
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036957                       # Number of seconds simulated
sim_ticks                                 36957403122                       # Number of ticks simulated
final_tick                               566521783059                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263592                       # Simulator instruction rate (inst/s)
host_op_rate                                   339207                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2245188                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932668                       # Number of bytes of host memory used
host_seconds                                 16460.72                       # Real time elapsed on the host
sim_insts                                  4338909846                       # Number of instructions simulated
sim_ops                                    5583593481                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2355200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2028416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       685440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       569216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5645568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1691904                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1691904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18400                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5355                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4447                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44106                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13218                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13218                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63727421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54885242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18546758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        58879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15401948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152758785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        58879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45779840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45779840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45779840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63727421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54885242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18546758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        58879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15401948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198538625                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88626867                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31003984                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25429461                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018743                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13152072                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093869                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159002                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87369                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32055111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170446044                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31003984                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15252871                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36614490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10829106                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8049907                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675825                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85497053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.449708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48882563     57.17%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3653585      4.27%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200420      3.74%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440054      4.02%     69.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2998723      3.51%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573246      1.84%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029368      1.20%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2721870      3.18%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17997224     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85497053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349826                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.923187                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33713123                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7633830                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34835461                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543554                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8771076                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080103                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6619                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202131122                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51200                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8771076                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35387556                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3871279                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1060331                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33670200                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2736603                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195273278                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13896                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1704465                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       753481                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           68                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271256893                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910581210                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910581210                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102997629                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34036                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17990                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7275081                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10034807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242311                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3208417                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184050086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147860401                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288850                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61096198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186729524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1953                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85497053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.729421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31229696     36.53%     36.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17875560     20.91%     57.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11994739     14.03%     71.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7646201      8.94%     80.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531848      8.81%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433817      5.19%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3388352      3.96%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744549      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652291      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85497053                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083243     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204156     13.20%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259765     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121638137     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018946      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750215     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437081      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147860401                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668347                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547205                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010464                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383053906                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245181317                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143713279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149407606                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263369                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026585                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1057                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2293134                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8771076                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3082419                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162245                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184084083                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238714                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10034807                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17975                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116770                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6683                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1057                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365427                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145270159                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793507                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590238                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989830                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20593769                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196323                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.639121                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143857972                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143713279                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93748269                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261849605                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621554                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358023                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61665744                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044356                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76725977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31402703     40.93%     40.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458220     26.66%     67.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8389056     10.93%     78.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293379      5.60%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680354      4.80%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806573      2.35%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2003397      2.61%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007572      1.31%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3684723      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76725977                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3684723                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257128918                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376954578                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3129814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886269                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886269                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128326                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128326                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655937026                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197143023                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189576589                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88626867                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31028855                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27132645                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962235                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15577375                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14930310                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2230566                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61909                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36591532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172697559                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31028855                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17160876                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35554561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9635177                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4575270                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18038703                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84383153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.167919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48828592     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1759271      2.08%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3225947      3.82%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025692      3.59%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4984757      5.91%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5183447      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227478      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921998      1.09%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15225971     18.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84383153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350107                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948591                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37748819                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4432247                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34408697                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137271                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7656118                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3370459                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5655                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193190979                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7656118                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39332326                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1761483                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       480126                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32948719                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2204380                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188121440                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751963                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       893077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249712588                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856269211                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856269211                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162694855                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87017724                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22145                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10839                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5888625                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28977066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6288770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102747                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1850093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178068180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150363997                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200335                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53271419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146337531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84383153                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29393339     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15778254     18.70%     53.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13551705     16.06%     69.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8381003      9.93%     79.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8804794     10.43%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5166807      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2283901      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604093      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       419257      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84383153                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590787     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189811     21.29%     87.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111110     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117905560     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1183592      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10822      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25908427     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5355596      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150363997                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696596                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891708                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386203189                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231361721                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145483716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151255705                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366968                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8250299                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          975                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1536234                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7656118                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1110143                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64521                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178089843                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28977066                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6288770                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10839                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          254                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200702                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147572345                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24908741                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2791651                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30131272                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22309219                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5222531                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665097                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145644759                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145483716                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89374665                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218029674                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641531                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409920                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109327573                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124174120                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53916436                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967439                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76727035                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35427345     46.17%     46.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16211893     21.13%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9079127     11.83%     79.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3071289      4.00%     83.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2939158      3.83%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1214835      1.58%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3277609      4.27%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       952587      1.24%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4553192      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76727035                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109327573                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124174120                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25479300                       # Number of memory references committed
system.switch_cpus1.commit.loads             20726764                       # Number of loads committed
system.switch_cpus1.commit.membars              10820                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19447041                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108391494                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1676927                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4553192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250264399                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363843652                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4243714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109327573                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124174120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109327573                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810654                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810654                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233571                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233571                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682731717                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190635012                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199216377                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21640                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88626867                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32361353                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26382040                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2160741                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13718586                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12652620                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3489678                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96226                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32370327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177741152                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32361353                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16142298                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39486113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11484175                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5450553                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15979833                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1046934                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86603807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47117694     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2613968      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4883362      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4863216      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3021926      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2403376      2.78%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1502945      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1412831      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18784489     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86603807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365142                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005500                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33754512                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5388964                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37930843                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       232930                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9296551                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5476046                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213245600                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9296551                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36203564                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1031760                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1002481                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35667711                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3401734                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205630661                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1415283                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1041271                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    288748564                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    959321341                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    959321341                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178602035                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110146529                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36681                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17586                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9468918                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19021841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9716698                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121801                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3295822                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         193876110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154453019                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       303979                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65555286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200501747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86603807                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783444                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897577                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29592132     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18860322     21.78%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12433196     14.36%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8163138      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8606401      9.94%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4152941      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3286474      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       745886      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       763317      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86603807                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         963242     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        182460     13.74%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       182272     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129186362     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2075028      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17585      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14944524      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8229520      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154453019                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742734                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1327974                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397141798                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259466922                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    150912812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     155780993                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481485                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7378865                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2341021                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9296551                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         527563                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92272                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    193911285                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       387994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19021841                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9716698                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17586                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1352823                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1198738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2551561                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152402979                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14258474                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2050040                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22292298                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21610363                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8033824                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719602                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             150960473                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            150912812                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96182528                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276014728                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702789                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348469                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104017260                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128075428                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65836335                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2186878                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77307256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656706                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150077                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29240888     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21699765     28.07%     65.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9018560     11.67%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4496753      5.82%     83.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4479797      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1812645      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1815820      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       973273      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3769755      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77307256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104017260                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128075428                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19018653                       # Number of memory references committed
system.switch_cpus2.commit.loads             11642976                       # Number of loads committed
system.switch_cpus2.commit.membars              17586                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18486336                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115386030                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2641503                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3769755                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           267449264                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          397126114                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2023060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104017260                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128075428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104017260                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852040                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852040                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173654                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173654                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       684616198                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      209631647                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195904820                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35172                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88626867                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33066911                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26978986                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2206698                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14002268                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13025907                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3419276                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97114                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34262880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             179631300                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33066911                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16445183                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38939643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11512347                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5845170                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16682639                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       853238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     88335108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.514467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.332190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49395465     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3202799      3.63%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4771348      5.40%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3318780      3.76%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2320906      2.63%     71.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2263097      2.56%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1375771      1.56%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2935356      3.32%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18751586     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     88335108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373103                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.026827                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35233895                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6085969                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37185483                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       542631                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9287124                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5569042                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     215146169                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9287124                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37205744                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         512839                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2722182                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35716295                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2890919                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     208761497                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1207011                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       983637                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    292857357                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    971750154                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    971750154                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180308589                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       112548763                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37707                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17974                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8584216                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19140225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9796940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       117566                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3157831                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         194561944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        155438407                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       308618                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64841839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    198418263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     88335108                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759645                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32044722     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17447798     19.75%     56.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12800972     14.49%     70.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8412533      9.52%     80.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8439668      9.55%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4070476      4.61%     94.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3617203      4.09%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       677092      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       824644      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     88335108                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         847325     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        167926     14.11%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174754     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    130028075     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1962321      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17911      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15275742      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8154358      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     155438407                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.753852                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1190005                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    400710545                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    259440080                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151140723                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156628412                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       488364                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7424141                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2346714                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9287124                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         264575                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50743                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    194597830                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       674500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19140225                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9796940                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17972                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1344288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1200974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2545262                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152582542                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14274807                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2855865                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22233374                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21684820                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7958567                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.721629                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151205792                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151140723                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         97927436                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        278237288                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.705360                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104835995                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129224846                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65373156                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2224392                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     79047983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634765                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.170282                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30680659     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22430391     28.38%     67.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8473233     10.72%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4747211      6.01%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4025913      5.09%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1799480      2.28%     91.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1724978      2.18%     93.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1173508      1.48%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3992610      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     79047983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104835995                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129224846                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19166310                       # Number of memory references committed
system.switch_cpus3.commit.loads             11716084                       # Number of loads committed
system.switch_cpus3.commit.membars              17912                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18749159                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116335533                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2672680                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3992610                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           269653375                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          398489130                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 291759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104835995                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129224846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104835995                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845386                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845386                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.182892                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.182892                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       685278349                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210270175                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      197743033                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35824                       # number of misc regfile writes
system.l20.replacements                         18411                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684174                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.717927                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.339128                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.046155                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5431.765083                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2747.849634                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001018                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000494                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663057                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335431                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77474                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77474                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17896                       # number of Writeback hits
system.l20.Writeback_hits::total                17896                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77474                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77474                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77474                       # number of overall hits
system.l20.overall_hits::total                  77474                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18400                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18411                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18400                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18411                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18400                       # number of overall misses
system.l20.overall_misses::total                18411                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3093814322                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3094891207                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3093814322                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3094891207                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3093814322                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3094891207                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95874                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95885                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17896                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17896                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95874                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95885                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95874                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95885                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191919                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192011                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191919                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192011                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191919                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192011                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168142.082717                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168100.114442                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168142.082717                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168100.114442                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168142.082717                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168100.114442                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4258                       # number of writebacks
system.l20.writebacks::total                     4258                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18400                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18411                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18400                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18411                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18400                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18411                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2884258031                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2885210286                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2884258031                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2885210286                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2884258031                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2885210286                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191919                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192011                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191919                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192011                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191919                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192011                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156753.153859                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156711.220792                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156753.153859                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156711.220792                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156753.153859                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156711.220792                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15862                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191058                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24054                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.942879                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.420753                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.806474                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5375.410968                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2611.361805                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024343                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656178                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.318770                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38116                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38116                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10386                       # number of Writeback hits
system.l21.Writeback_hits::total                10386                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38116                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38116                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38116                       # number of overall hits
system.l21.overall_hits::total                  38116                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15847                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15862                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15847                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15862                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15847                       # number of overall misses
system.l21.overall_misses::total                15862                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2417516102                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2419626357                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2417516102                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2419626357                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2417516102                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2419626357                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53963                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53978                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10386                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10386                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53963                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53978                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53963                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53978                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293664                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293860                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293664                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293860                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293664                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293860                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152553.549694                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152542.324864                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152553.549694                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152542.324864                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152553.549694                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152542.324864                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2465                       # number of writebacks
system.l21.writebacks::total                     2465                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15847                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15862                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15847                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15862                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15847                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15862                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2232571684                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2234504489                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2232571684                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2234504489                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2232571684                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2234504489                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293664                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293860                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293664                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293860                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293664                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293860                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140882.923203                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140871.547661                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140882.923203                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140871.547661                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140882.923203                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140871.547661                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5370                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361546                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13562                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.658752                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.781913                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.840544                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2570.332210                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5342.045333                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001445                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.313761                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.652105                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35165                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35165                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10687                       # number of Writeback hits
system.l22.Writeback_hits::total                10687                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35165                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35165                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35165                       # number of overall hits
system.l22.overall_hits::total                  35165                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5355                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5369                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5355                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5369                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5355                       # number of overall misses
system.l22.overall_misses::total                 5369                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1807536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    888364634                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      890172170                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1807536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    888364634                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       890172170                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1807536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    888364634                       # number of overall miss cycles
system.l22.overall_miss_latency::total      890172170                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40520                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40534                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10687                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10687                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40520                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40534                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40520                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40534                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132157                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132457                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132157                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132457                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132157                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132457                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165894.422782                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165798.504377                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165894.422782                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165798.504377                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165894.422782                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165798.504377                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3569                       # number of writebacks
system.l22.writebacks::total                     3569                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5355                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5369                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5355                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5369                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5355                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5369                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    827306539                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    828955455                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    827306539                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    828955455                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    827306539                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    828955455                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132157                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132457                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132157                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132457                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132157                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132457                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154492.350887                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154396.620413                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 154492.350887                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154396.620413                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 154492.350887                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154396.620413                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4464                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          317718                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12656                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.104140                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          383.312503                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.996762                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2153.560431                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5640.130304                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046791                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001831                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.262886                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.688492                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        30140                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  30140                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9841                       # number of Writeback hits
system.l23.Writeback_hits::total                 9841                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        30140                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30140                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30140                       # number of overall hits
system.l23.overall_hits::total                  30140                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4447                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4464                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4447                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4464                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4447                       # number of overall misses
system.l23.overall_misses::total                 4464                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3603679                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    713826019                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      717429698                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3603679                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    713826019                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       717429698                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3603679                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    713826019                       # number of overall miss cycles
system.l23.overall_miss_latency::total      717429698                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34587                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34604                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9841                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9841                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34587                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34604                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34587                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34604                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.128574                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129002                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128574                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.129002                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128574                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.129002                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 211981.117647                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 160518.556105                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160714.538082                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 211981.117647                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 160518.556105                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160714.538082                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 211981.117647                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 160518.556105                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160714.538082                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2926                       # number of writebacks
system.l23.writebacks::total                     2926                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4447                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4464                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4447                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4464                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4447                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4464                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3410329                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    663104601                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    666514930                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3410329                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    663104601                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    666514930                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3410329                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    663104601                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    666514930                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128574                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129002                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128574                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.129002                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128574                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.129002                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 200607.588235                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149112.795368                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149308.900090                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 200607.588235                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 149112.795368                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149308.900090                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 200607.588235                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 149112.795368                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149308.900090                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683475                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843345.689655                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996373                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675814                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675814                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675814                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675814                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675814                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675814                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675825                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675825                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675825                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675825                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95874                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892628                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96130                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.178383                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628193                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17181                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17181                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337603                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337603                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337603                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337603                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357498                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357613                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17706021010                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17706021010                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10269833                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10269833                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17716290843                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17716290843                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17716290843                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17716290843                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695216                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695216                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695216                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695216                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029827                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029827                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018157                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018157                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018157                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018157                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49527.608574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49527.608574                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 89302.895652                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89302.895652                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49540.399379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49540.399379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49540.399379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49540.399379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17896                       # number of writebacks
system.cpu0.dcache.writebacks::total            17896                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261624                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261624                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261739                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261739                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261739                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261739                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95874                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95874                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95874                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95874                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3742495426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3742495426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3742495426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3742495426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3742495426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3742495426                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004868                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004868                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004868                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004868                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39035.561529                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39035.561529                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39035.561529                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39035.561529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39035.561529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39035.561529                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993816                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929504677                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714953.278598                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993816                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18038687                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18038687                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18038687                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18038687                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18038687                       # number of overall hits
system.cpu1.icache.overall_hits::total       18038687                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18038703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18038703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18038703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18038703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18038703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18038703                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53963                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232339671                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54219                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4285.207603                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.141939                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.858061                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828679                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171321                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22617931                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22617931                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4730876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4730876                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10840                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10840                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27348807                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27348807                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27348807                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27348807                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174060                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174060                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174060                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174060                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174060                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174060                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16223293269                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16223293269                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16223293269                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16223293269                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16223293269                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16223293269                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22791991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22791991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4730876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4730876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27522867                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27522867                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27522867                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27522867                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007637                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007637                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006324                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006324                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006324                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006324                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93205.177921                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93205.177921                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93205.177921                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93205.177921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93205.177921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93205.177921                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10386                       # number of writebacks
system.cpu1.dcache.writebacks::total            10386                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120097                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120097                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120097                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120097                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53963                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53963                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53963                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53963                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2696400493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2696400493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2696400493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2696400493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2696400493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2696400493                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49967.579508                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49967.579508                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 49967.579508                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49967.579508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 49967.579508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49967.579508                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997780                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018939690                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200733.671706                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997780                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15979816                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15979816                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15979816                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15979816                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15979816                       # number of overall hits
system.cpu2.icache.overall_hits::total       15979816                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2426190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2426190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15979833                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15979833                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15979833                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15979833                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15979833                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15979833                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40520                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170357305                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40776                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4177.881720                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.895647                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.104353                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905842                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094158                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10881284                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10881284                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7341085                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7341085                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17586                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17586                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17586                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17586                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18222369                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18222369                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18222369                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18222369                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104635                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104635                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104635                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104635                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104635                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104635                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5794252486                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5794252486                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5794252486                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5794252486                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5794252486                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5794252486                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10985919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10985919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7341085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7341085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17586                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17586                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18327004                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18327004                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18327004                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18327004                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009524                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009524                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005709                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005709                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005709                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55375.854026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55375.854026                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55375.854026                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55375.854026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55375.854026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55375.854026                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10687                       # number of writebacks
system.cpu2.dcache.writebacks::total            10687                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64115                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64115                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64115                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64115                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64115                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64115                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40520                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40520                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40520                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40520                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40520                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40520                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1120147015                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1120147015                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1120147015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1120147015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1120147015                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1120147015                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27644.299482                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27644.299482                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27644.299482                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27644.299482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27644.299482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27644.299482                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.041301                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023033184                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209574.911447                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.041301                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025707                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740451                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16682619                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16682619                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16682619                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16682619                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16682619                       # number of overall hits
system.cpu3.icache.overall_hits::total       16682619                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4320287                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4320287                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4320287                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4320287                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4320287                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4320287                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16682639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16682639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16682639                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16682639                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16682639                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16682639                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 216014.350000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 216014.350000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 216014.350000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 216014.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 216014.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 216014.350000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3621000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3621000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3621000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3621000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3621000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3621000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       213000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       213000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       213000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       213000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       213000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       213000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34587                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165455382                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34843                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4748.597480                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.089268                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.910732                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902692                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097308                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10864423                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10864423                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7414403                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7414403                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17942                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17942                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17912                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17912                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18278826                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18278826                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18278826                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18278826                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69618                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69618                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69618                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69618                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69618                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69618                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2744987630                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2744987630                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2744987630                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2744987630                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2744987630                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2744987630                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10934041                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10934041                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7414403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7414403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18348444                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18348444                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18348444                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18348444                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006367                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39429.280215                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39429.280215                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39429.280215                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39429.280215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39429.280215                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39429.280215                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9841                       # number of writebacks
system.cpu3.dcache.writebacks::total             9841                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35031                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35031                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35031                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35031                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34587                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34587                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34587                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34587                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    950345230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    950345230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    950345230                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    950345230                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    950345230                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    950345230                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27476.948854                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27476.948854                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27476.948854                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27476.948854                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27476.948854                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27476.948854                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
