
[perf_model/dram]
num_controllers = 1
#controller_positions = "4,7"
type = "ddr"
latency = 45
per_controller_bandwidth = 57.6     # In GB/s, as measured by core_validation-dram
chips_per_dimm = 8
dimms_per_controller = 4
localdram_size=1024

[perf_model/dram/queue_model]
enabled="true"
type="basic"

[perf_model/dram/ddr]
num_banks=32
num_bank_groups=4
num_ranks=4
rank_offset=8
num_channels=2
channel_offset=0
data_bus_width=64
dram_speed=2400
dram_page_size=128 # in cache lines
open_page_mapping="true"
column_offset=0
randomize_address="false"
randomize_offset=0
column_bits_shift=14
bank_keep_open=120
constant_time_policy=false
selective_constant_time_policy=false
open_row_policy=true
bank_open_delay=15
bank_close_delay=15
access_cost=15
intercommand_delay=5
intercommand_delay_long=5
intercommand_delay_short=2.5
controller_delay=20
refresh_interval=64000000
refresh_length=15