$date
	Tue Nov  7 14:42:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! C [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module uut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 &
b1011 %
b1101 $
b1011 #
b1101 "
b1001 !
$end
#20
b1000 !
b1000 &
b1100 "
b1100 $
#30
