module mux_rejestr(
input [3:0] in1,
input [3:0] in2,
input [3:0] in3,
input [3:0] in4,
input [3:0] in5,
input [3:0] in6,
input [3:0] in7,
input [3:0] in8,
input [2:0] sel,
output reg [3:0] out
);

always @(*) 
begin
	case(sel)
		1'b0: out <= in1;
		1'b1: out <= in2;
	endcase
end

endmodule