m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/simulation/modelsim
vfull_adder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1537425431
!i10b 1
!s100 PaELMd[l`WQ6NDdb2bV7[1
I8kOF`EPA[JNVOmVYIVYEO2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 full_adder_sv_unit
S1
R0
w1537422491
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1537425431.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA
Z8 tCvgOpt 0
vHexDriver
R1
R2
!i10b 1
!s100 =R2i165HPJgkY;aA[TRmG3
IgoABPT0f3@gTHi07]6M9:1
R3
!s105 HexDriver_sv_unit
S1
R0
Z9 w1537393685
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv|
!i113 1
R6
R7
R8
n@hex@driver
vlab4_adders_toplevel
R1
R2
!i10b 1
!s100 [l@P<8ol1QERCIg9KkP[E2
IE29Ozgg5izOHzHk^_LbS92
R3
!s105 lab4_adders_toplevel_sv_unit
S1
R0
R9
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv
L0 17
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv|
!i113 1
R6
R7
R8
vripple_adder
R1
R2
!i10b 1
!s100 I`CefOJWG4W22H;C>WNi[0
II]dKVg6m@i5]:ZM[V0YG]1
R3
!s105 ripple_adder_sv_unit
S1
R0
w1537425272
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/ripple_adder.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/ripple_adder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/ripple_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/ripple_adder.sv|
!i113 1
R6
R7
R8
vtestbench
R1
R2
!i10b 1
!s100 lERoz^hAmB:Gj9SF=X;J42
If7J19O:ajkMh=ID]58<443
R3
!s105 testbench_sv_unit
S1
R0
w1537425392
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv|
!i113 1
R6
R7
R8
