-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Sep 23 11:51:39 2024
-- Host        : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u96v2_myarbpuf_My_First_Arb_Puf_0_0_sim_netlist.vhdl
-- Design      : u96v2_myarbpuf_My_First_Arb_Puf_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__6\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__6\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__6\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__7\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__7\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__7\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__1\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__1\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__10\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__10\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__10\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__10\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__100\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__100\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__100\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__100\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__101\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__101\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__101\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__101\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__102\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__102\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__102\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__102\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__103\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__103\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__103\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__103\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__104\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__104\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__104\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__104\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__105\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__105\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__105\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__105\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__106\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__106\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__106\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__106\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__107\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__107\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__107\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__107\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__108\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__108\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__108\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__108\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__109\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__109\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__109\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__109\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__11\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__11\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__11\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__11\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__110\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__110\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__110\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__110\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__111\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__111\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__111\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__111\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__112\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__112\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__112\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__112\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__113\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__113\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__113\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__113\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__114\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__114\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__114\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__114\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__115\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__115\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__115\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__115\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__116\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__116\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__116\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__116\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__117\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__117\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__117\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__117\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__118\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__118\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__118\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__118\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__119\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__119\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__119\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__119\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__12\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__12\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__12\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__12\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__120\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__120\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__120\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__120\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__121\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__121\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__121\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__121\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__122\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__122\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__122\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__122\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__123\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__123\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__123\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__123\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__124\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__124\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__124\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__124\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__125\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__125\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__125\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__125\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__126\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__126\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__126\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__126\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__127\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__127\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__127\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__127\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__128\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__128\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__128\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__128\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__129\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__129\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__129\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__129\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__13\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__13\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__13\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__13\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__130\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__130\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__130\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__130\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__131\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__131\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__131\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__131\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__132\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__132\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__132\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__132\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__133\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__133\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__133\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__133\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__134\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__134\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__134\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__134\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__135\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__135\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__135\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__135\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__136\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__136\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__136\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__136\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__137\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__137\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__137\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__137\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__138\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__138\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__138\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__138\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__139\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__139\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__139\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__139\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__14\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__14\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__14\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__14\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__140\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__140\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__140\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__140\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__141\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__141\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__141\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__141\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__142\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__142\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__142\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__142\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__143\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__143\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__143\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__143\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__144\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__144\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__144\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__144\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__145\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__145\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__145\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__145\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__146\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__146\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__146\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__146\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__147\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__147\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__147\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__147\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__148\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__148\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__148\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__148\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__149\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__149\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__149\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__149\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__15\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__15\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__15\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__15\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__150\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__150\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__150\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__150\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__151\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__151\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__151\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__151\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__152\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__152\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__152\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__152\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__153\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__153\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__153\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__153\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__154\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__154\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__154\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__154\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__155\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__155\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__155\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__155\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__156\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__156\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__156\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__156\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__157\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__157\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__157\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__157\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__158\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__158\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__158\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__158\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__159\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__159\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__159\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__159\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__159\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__16\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__16\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__16\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__16\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__160\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__160\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__160\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__160\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__160\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__161\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__161\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__161\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__161\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__161\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__162\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__162\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__162\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__162\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__162\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__163\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__163\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__163\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__163\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__163\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__164\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__164\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__164\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__164\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__164\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__165\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__165\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__165\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__165\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__165\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__166\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__166\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__166\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__166\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__166\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__167\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__167\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__167\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__167\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__167\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__168\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__168\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__168\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__168\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__168\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__169\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__169\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__169\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__169\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__169\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__17\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__17\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__17\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__17\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__170\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__170\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__170\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__170\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__170\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__171\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__171\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__171\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__171\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__171\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__172\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__172\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__172\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__172\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__172\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__173\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__173\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__173\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__173\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__173\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__174\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__174\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__174\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__174\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__174\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__175\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__175\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__175\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__175\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__175\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__176\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__176\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__176\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__176\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__176\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__177\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__177\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__177\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__177\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__177\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__178\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__178\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__178\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__178\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__178\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__179\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__179\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__179\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__179\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__179\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__18\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__18\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__18\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__18\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__180\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__180\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__180\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__180\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__180\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__181\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__181\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__181\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__181\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__181\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__182\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__182\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__182\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__182\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__182\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__183\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__183\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__183\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__183\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__183\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__184\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__184\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__184\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__184\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__184\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__185\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__185\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__185\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__185\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__185\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__186\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__186\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__186\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__186\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__186\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__187\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__187\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__187\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__187\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__187\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__188\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__188\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__188\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__188\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__188\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__189\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__189\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__189\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__189\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__189\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__19\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__19\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__19\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__19\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__190\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__190\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__190\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__190\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__190\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__191\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__191\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__191\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__191\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__191\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__192\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__192\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__192\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__192\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__192\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__193\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__193\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__193\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__193\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__193\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__194\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__194\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__194\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__194\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__194\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__195\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__195\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__195\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__195\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__195\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__196\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__196\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__196\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__196\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__196\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__197\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__197\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__197\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__197\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__197\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__198\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__198\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__198\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__198\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__198\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__199\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__199\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__199\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__199\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__199\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__2\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__2\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__2\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__20\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__20\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__20\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__20\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__200\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__200\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__200\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__200\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__200\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__201\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__201\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__201\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__201\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__201\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__202\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__202\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__202\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__202\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__202\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__203\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__203\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__203\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__203\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__203\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__204\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__204\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__204\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__204\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__204\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__205\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__205\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__205\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__205\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__205\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__206\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__206\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__206\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__206\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__206\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__207\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__207\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__207\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__207\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__207\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__208\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__208\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__208\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__208\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__208\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__209\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__209\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__209\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__209\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__209\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__21\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__21\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__21\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__21\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__210\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__210\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__210\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__210\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__210\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__211\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__211\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__211\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__211\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__211\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__212\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__212\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__212\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__212\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__212\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__213\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__213\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__213\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__213\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__213\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__214\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__214\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__214\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__214\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__214\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__215\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__215\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__215\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__215\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__215\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__216\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__216\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__216\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__216\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__216\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__217\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__217\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__217\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__217\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__217\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__218\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__218\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__218\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__218\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__218\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__219\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__219\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__219\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__219\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__219\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__22\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__22\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__22\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__22\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__220\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__220\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__220\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__220\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__220\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__221\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__221\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__221\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__221\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__221\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__222\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__222\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__222\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__222\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__222\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__223\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__223\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__223\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__223\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__223\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__224\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__224\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__224\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__224\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__224\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__225\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__225\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__225\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__225\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__225\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__226\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__226\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__226\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__226\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__226\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__227\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__227\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__227\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__227\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__227\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__228\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__228\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__228\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__228\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__228\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__229\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__229\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__229\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__229\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__229\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__23\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__23\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__23\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__23\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__230\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__230\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__230\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__230\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__230\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__231\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__231\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__231\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__231\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__231\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__232\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__232\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__232\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__232\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__232\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__233\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__233\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__233\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__233\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__233\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__234\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__234\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__234\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__234\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__234\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__235\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__235\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__235\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__235\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__235\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__236\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__236\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__236\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__236\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__236\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__237\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__237\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__237\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__237\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__237\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__238\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__238\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__238\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__238\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__238\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__239\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__239\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__239\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__239\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__239\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__24\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__24\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__24\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__24\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__240\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__240\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__240\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__240\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__240\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__241\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__241\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__241\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__241\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__241\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__242\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__242\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__242\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__242\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__242\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__243\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__243\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__243\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__243\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__243\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__244\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__244\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__244\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__244\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__244\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__245\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__245\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__245\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__245\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__245\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__246\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__246\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__246\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__246\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__246\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__247\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__247\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__247\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__247\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__247\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__248\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__248\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__248\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__248\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__248\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__249\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__249\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__249\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__249\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__249\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__25\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__25\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__25\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__25\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__250\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__250\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__250\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__250\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__250\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__251\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__251\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__251\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__251\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__251\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__252\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__252\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__252\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__252\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__252\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__253\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__253\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__253\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__253\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__253\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__254\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__254\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__254\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__254\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__254\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__255\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__255\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__255\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__255\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__255\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__26\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__26\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__26\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__26\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__27\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__27\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__27\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__27\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__28\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__28\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__28\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__28\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__29\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__29\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__29\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__29\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__3\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__3\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__3\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__30\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__30\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__30\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__30\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__31\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__31\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__31\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__31\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__32\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__32\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__32\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__32\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__33\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__33\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__33\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__33\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__34\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__34\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__34\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__34\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__35\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__35\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__35\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__35\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__36\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__36\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__36\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__36\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__37\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__37\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__37\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__37\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__38\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__38\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__38\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__38\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__39\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__39\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__39\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__39\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__4\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__4\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__4\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__40\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__40\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__40\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__40\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__41\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__41\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__41\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__41\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__42\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__42\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__42\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__42\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__43\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__43\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__43\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__43\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__44\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__44\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__44\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__44\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__45\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__45\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__45\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__45\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__46\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__46\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__46\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__46\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__47\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__47\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__47\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__47\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__48\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__48\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__48\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__48\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__49\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__49\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__49\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__49\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__5\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__5\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__5\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__50\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__50\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__50\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__50\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__51\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__51\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__51\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__51\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__52\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__52\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__52\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__52\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__53\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__53\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__53\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__53\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__54\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__54\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__54\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__54\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__55\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__55\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__55\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__55\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__56\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__56\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__56\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__56\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__57\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__57\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__57\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__57\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__58\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__58\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__58\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__58\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__59\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__59\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__59\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__59\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__6\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__6\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__6\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__6\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__60\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__60\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__60\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__60\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__61\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__61\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__61\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__61\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__62\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__62\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__62\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__62\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__63\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__63\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__63\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__63\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__64\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__64\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__64\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__64\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__65\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__65\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__65\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__65\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__66\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__66\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__66\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__66\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__67\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__67\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__67\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__67\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__68\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__68\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__68\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__68\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__69\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__69\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__69\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__69\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__7\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__7\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__7\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__7\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__70\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__70\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__70\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__70\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__71\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__71\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__71\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__71\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__72\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__72\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__72\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__72\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__73\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__73\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__73\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__73\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__74\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__74\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__74\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__74\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__75\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__75\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__75\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__75\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__76\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__76\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__76\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__76\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__77\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__77\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__77\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__77\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__78\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__78\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__78\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__78\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__79\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__79\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__79\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__79\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__8\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__8\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__8\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__8\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__80\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__80\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__80\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__80\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__81\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__81\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__81\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__81\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__82\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__82\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__82\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__82\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__83\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__83\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__83\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__83\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__84\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__84\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__84\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__84\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__85\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__85\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__85\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__85\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__86\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__86\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__86\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__86\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__87\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__87\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__87\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__87\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__88\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__88\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__88\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__88\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__89\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__89\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__89\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__89\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__9\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__9\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__9\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__9\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__90\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__90\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__90\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__90\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__90\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__91\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__91\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__91\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__91\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__92\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__92\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__92\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__92\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__93\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__93\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__93\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__93\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__94\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__94\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__94\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__94\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__95\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__95\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__95\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__95\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__96\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__96\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__96\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__96\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__96\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__97\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__97\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__97\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__97\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__98\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__98\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__98\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__98\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__99\ is
  port (
    ch : in STD_LOGIC;
    up_in : in STD_LOGIC;
    low_in : in STD_LOGIC;
    up_out : out STD_LOGIC;
    low_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__99\ : entity is "switch_block_lut6_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__99\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__99\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__99\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MUX2_1_LOW : label is "PRIMITIVE";
  attribute BOX_TYPE of MUX2_1_UP : label is "PRIMITIVE";
  attribute dont_touch of ch : signal is "true";
begin
MUX2_1_LOW: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => low_in,
      I2 => up_in,
      O => low_out
    );
MUX2_1_UP: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ch,
      I1 => up_in,
      I2 => low_in,
      O => up_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m : entity is "true";
  attribute n : integer;
  attribute n of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__23\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__22\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__21\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__20\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__19\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__18\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__17\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__16\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__15\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__14\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__13\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__12\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__11\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__10\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__9\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__8\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__7\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__6\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__5\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__4\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__31\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__3\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__2\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__1\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__30\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__29\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__28\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__27\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__26\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__25\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__24\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__41\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__42\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__43\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__44\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__45\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__46\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__47\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__48\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__49\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__50\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__32\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__51\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__52\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__53\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__54\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__55\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__56\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__57\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__58\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__59\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__60\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__33\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__61\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__62\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__63\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__34\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__35\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__36\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__37\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__38\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__39\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__40\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__73\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__74\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__75\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__76\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__77\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__78\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__79\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__80\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__81\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__82\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__64\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__83\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__84\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__85\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__86\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__87\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__88\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__89\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__90\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__91\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__92\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__65\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__93\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__94\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__95\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__66\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__67\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__68\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__69\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__70\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__71\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__72\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__105\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__106\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__107\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__108\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__109\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__110\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__111\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__112\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__113\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__114\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__96\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__115\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__116\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__117\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__118\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__119\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__120\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__121\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__122\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__123\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__124\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__97\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__125\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__126\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__127\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__98\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__99\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__100\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__101\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__102\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__103\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__104\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__137\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__138\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__139\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__140\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__141\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__142\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__143\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__144\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__145\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__146\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__128\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__147\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__148\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__149\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__150\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__151\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__152\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__153\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__154\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__155\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__156\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__129\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__157\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__158\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__159\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__130\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__131\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__132\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__133\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__134\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__135\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__136\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__169\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__170\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__171\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__172\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__173\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__174\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__175\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__176\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__177\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__178\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__160\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__179\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__180\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__181\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__182\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__183\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__184\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__185\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__186\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__187\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__188\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__161\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__189\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__190\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__191\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__162\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__163\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__164\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__165\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__166\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__167\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__168\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__6\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__201\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__202\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__203\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__204\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__205\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__206\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__207\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__208\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__209\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__210\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__192\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__211\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__212\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__213\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__214\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__215\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__216\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__217\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__218\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__219\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__220\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__193\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__221\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__222\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__223\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__194\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__195\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__196\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__197\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__198\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__199\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__200\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\ is
  port (
    enable : in STD_LOGIC;
    chal : in STD_LOGIC_VECTOR ( 31 downto 0 );
    resp : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\ : entity is "single_response_m";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\ : entity is "true";
  attribute n : integer;
  attribute n of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\ is
  signal path_vector_down : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of path_vector_down : signal is "true";
  signal path_vector_up : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute RTL_KEEP of path_vector_up : signal is "true";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER : label is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of START_LOW : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of START_LOW : label is std.standard.true;
  attribute BOX_TYPE of START_UP : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of START_UP : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \SW_BLK[10].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[10].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[11].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[11].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[12].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[12].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[13].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[13].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[14].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[14].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[15].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[15].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[16].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[16].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[17].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[17].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[18].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[18].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[19].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[19].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[1].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[1].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[20].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[20].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[21].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[21].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[22].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[22].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[23].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[23].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[24].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[24].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[25].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[25].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[26].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[26].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[27].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[27].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[28].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[28].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[29].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[29].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[2].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[2].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[30].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[30].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[31].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[31].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[32].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[32].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[3].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[3].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[4].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[4].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[5].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[5].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[6].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[6].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[7].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[7].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[8].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[8].SW_BLK_INST\ : label is "true";
  attribute DONT_TOUCH_boolean of \SW_BLK[9].SW_BLK_INST\ : label is std.standard.true;
  attribute KEEP_HIERARCHY of \SW_BLK[9].SW_BLK_INST\ : label is "true";
  attribute keep : string;
  attribute keep of chal : signal is "true";
begin
ARBITER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__7\
     port map (
      A => path_vector_up(0),
      B => path_vector_down(0),
      Q => resp
    );
START_LOW: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_down(32)
    );
START_UP: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      O => path_vector_up(32)
    );
\SW_BLK[10].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__233\
     port map (
      ch => chal(9),
      low_in => path_vector_down(10),
      low_out => path_vector_down(9),
      up_in => path_vector_up(10),
      up_out => path_vector_up(9)
    );
\SW_BLK[11].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__234\
     port map (
      ch => chal(10),
      low_in => path_vector_down(11),
      low_out => path_vector_down(10),
      up_in => path_vector_up(11),
      up_out => path_vector_up(10)
    );
\SW_BLK[12].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__235\
     port map (
      ch => chal(11),
      low_in => path_vector_down(12),
      low_out => path_vector_down(11),
      up_in => path_vector_up(12),
      up_out => path_vector_up(11)
    );
\SW_BLK[13].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__236\
     port map (
      ch => chal(12),
      low_in => path_vector_down(13),
      low_out => path_vector_down(12),
      up_in => path_vector_up(13),
      up_out => path_vector_up(12)
    );
\SW_BLK[14].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__237\
     port map (
      ch => chal(13),
      low_in => path_vector_down(14),
      low_out => path_vector_down(13),
      up_in => path_vector_up(14),
      up_out => path_vector_up(13)
    );
\SW_BLK[15].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__238\
     port map (
      ch => chal(14),
      low_in => path_vector_down(15),
      low_out => path_vector_down(14),
      up_in => path_vector_up(15),
      up_out => path_vector_up(14)
    );
\SW_BLK[16].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__239\
     port map (
      ch => chal(15),
      low_in => path_vector_down(16),
      low_out => path_vector_down(15),
      up_in => path_vector_up(16),
      up_out => path_vector_up(15)
    );
\SW_BLK[17].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__240\
     port map (
      ch => chal(16),
      low_in => path_vector_down(17),
      low_out => path_vector_down(16),
      up_in => path_vector_up(17),
      up_out => path_vector_up(16)
    );
\SW_BLK[18].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__241\
     port map (
      ch => chal(17),
      low_in => path_vector_down(18),
      low_out => path_vector_down(17),
      up_in => path_vector_up(18),
      up_out => path_vector_up(17)
    );
\SW_BLK[19].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__242\
     port map (
      ch => chal(18),
      low_in => path_vector_down(19),
      low_out => path_vector_down(18),
      up_in => path_vector_up(19),
      up_out => path_vector_up(18)
    );
\SW_BLK[1].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__224\
     port map (
      ch => chal(0),
      low_in => path_vector_down(1),
      low_out => path_vector_down(0),
      up_in => path_vector_up(1),
      up_out => path_vector_up(0)
    );
\SW_BLK[20].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__243\
     port map (
      ch => chal(19),
      low_in => path_vector_down(20),
      low_out => path_vector_down(19),
      up_in => path_vector_up(20),
      up_out => path_vector_up(19)
    );
\SW_BLK[21].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__244\
     port map (
      ch => chal(20),
      low_in => path_vector_down(21),
      low_out => path_vector_down(20),
      up_in => path_vector_up(21),
      up_out => path_vector_up(20)
    );
\SW_BLK[22].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__245\
     port map (
      ch => chal(21),
      low_in => path_vector_down(22),
      low_out => path_vector_down(21),
      up_in => path_vector_up(22),
      up_out => path_vector_up(21)
    );
\SW_BLK[23].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__246\
     port map (
      ch => chal(22),
      low_in => path_vector_down(23),
      low_out => path_vector_down(22),
      up_in => path_vector_up(23),
      up_out => path_vector_up(22)
    );
\SW_BLK[24].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__247\
     port map (
      ch => chal(23),
      low_in => path_vector_down(24),
      low_out => path_vector_down(23),
      up_in => path_vector_up(24),
      up_out => path_vector_up(23)
    );
\SW_BLK[25].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__248\
     port map (
      ch => chal(24),
      low_in => path_vector_down(25),
      low_out => path_vector_down(24),
      up_in => path_vector_up(25),
      up_out => path_vector_up(24)
    );
\SW_BLK[26].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__249\
     port map (
      ch => chal(25),
      low_in => path_vector_down(26),
      low_out => path_vector_down(25),
      up_in => path_vector_up(26),
      up_out => path_vector_up(25)
    );
\SW_BLK[27].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__250\
     port map (
      ch => chal(26),
      low_in => path_vector_down(27),
      low_out => path_vector_down(26),
      up_in => path_vector_up(27),
      up_out => path_vector_up(26)
    );
\SW_BLK[28].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__251\
     port map (
      ch => chal(27),
      low_in => path_vector_down(28),
      low_out => path_vector_down(27),
      up_in => path_vector_up(28),
      up_out => path_vector_up(27)
    );
\SW_BLK[29].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__252\
     port map (
      ch => chal(28),
      low_in => path_vector_down(29),
      low_out => path_vector_down(28),
      up_in => path_vector_up(29),
      up_out => path_vector_up(28)
    );
\SW_BLK[2].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__225\
     port map (
      ch => chal(1),
      low_in => path_vector_down(2),
      low_out => path_vector_down(1),
      up_in => path_vector_up(2),
      up_out => path_vector_up(1)
    );
\SW_BLK[30].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__253\
     port map (
      ch => chal(29),
      low_in => path_vector_down(30),
      low_out => path_vector_down(29),
      up_in => path_vector_up(30),
      up_out => path_vector_up(29)
    );
\SW_BLK[31].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__254\
     port map (
      ch => chal(30),
      low_in => path_vector_down(31),
      low_out => path_vector_down(30),
      up_in => path_vector_up(31),
      up_out => path_vector_up(30)
    );
\SW_BLK[32].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__255\
     port map (
      ch => chal(31),
      low_in => path_vector_down(32),
      low_out => path_vector_down(31),
      up_in => path_vector_up(32),
      up_out => path_vector_up(31)
    );
\SW_BLK[3].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__226\
     port map (
      ch => chal(2),
      low_in => path_vector_down(3),
      low_out => path_vector_down(2),
      up_in => path_vector_up(3),
      up_out => path_vector_up(2)
    );
\SW_BLK[4].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__227\
     port map (
      ch => chal(3),
      low_in => path_vector_down(4),
      low_out => path_vector_down(3),
      up_in => path_vector_up(4),
      up_out => path_vector_up(3)
    );
\SW_BLK[5].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__228\
     port map (
      ch => chal(4),
      low_in => path_vector_down(5),
      low_out => path_vector_down(4),
      up_in => path_vector_up(5),
      up_out => path_vector_up(4)
    );
\SW_BLK[6].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__229\
     port map (
      ch => chal(5),
      low_in => path_vector_down(6),
      low_out => path_vector_down(5),
      up_in => path_vector_up(6),
      up_out => path_vector_up(5)
    );
\SW_BLK[7].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__230\
     port map (
      ch => chal(6),
      low_in => path_vector_down(7),
      low_out => path_vector_down(6),
      up_in => path_vector_up(7),
      up_out => path_vector_up(6)
    );
\SW_BLK[8].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__231\
     port map (
      ch => chal(7),
      low_in => path_vector_down(8),
      low_out => path_vector_down(7),
      up_in => path_vector_up(8),
      up_out => path_vector_up(7)
    );
\SW_BLK[9].SW_BLK_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_block_lut6_m__232\
     port map (
      ch => chal(8),
      low_in => path_vector_down(9),
      low_out => path_vector_down(8),
      up_in => path_vector_up(9),
      up_out => path_vector_up(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m is
  port (
    challenge : in STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : in STD_LOGIC;
    response : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute chal_size : integer;
  attribute chal_size of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m : entity is 32;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m : entity is "true";
  attribute resp_size : integer;
  attribute resp_size of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m : entity is 8;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m is
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \RESP[0].RESP_INST\ : label is std.standard.true;
  attribute n : integer;
  attribute n of \RESP[0].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[1].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[1].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[2].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[2].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[3].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[3].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[4].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[4].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[5].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[5].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[6].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[6].RESP_INST\ : label is 32;
  attribute DONT_TOUCH_boolean of \RESP[7].RESP_INST\ : label is std.standard.true;
  attribute n of \RESP[7].RESP_INST\ : label is 32;
  attribute keep : string;
  attribute keep of challenge : signal is "yes";
begin
\RESP[0].RESP_INST\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(0)
    );
\RESP[1].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__7\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(1)
    );
\RESP[2].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__6\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(2)
    );
\RESP[3].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__5\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(3)
    );
\RESP[4].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__4\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(4)
    );
\RESP[5].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__3\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(5)
    );
\RESP[6].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__2\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(6)
    );
\RESP[7].RESP_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_response_m__1\
     port map (
      chal(31 downto 0) => challenge(31 downto 0),
      enable => enable,
      resp => response(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m is
  port (
    clk : in STD_LOGIC;
    enable : in STD_LOGIC;
    challenge : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ready : out STD_LOGIC;
    response : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute chal_size : integer;
  attribute chal_size of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m : entity is 32;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m : entity is "true";
  attribute resp_size : integer;
  attribute resp_size of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m : entity is 8;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m is
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal apuf_challenge_enable : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \apuf_challenge_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal apuf_pulse : STD_LOGIC;
  signal apuf_response : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ready\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of ready : signal is "yes";
  signal reset : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of ARBITER_PUF : label is std.standard.true;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ARBITER_PUF : label is "true";
  attribute chal_size of ARBITER_PUF : label is 32;
  attribute resp_size of ARBITER_PUF : label is 8;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute keep : string;
  attribute keep of enable : signal is "yes";
  attribute keep of ready : signal is "yes";
  attribute keep of challenge : signal is "yes";
  attribute keep of response : signal is "yes";
begin
  ready <= \^ready\;
ARBITER_PUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myArbiterPUF_m
     port map (
      challenge(31) => \apuf_challenge_reg_reg_n_0_[31]\,
      challenge(30) => \apuf_challenge_reg_reg_n_0_[30]\,
      challenge(29) => \apuf_challenge_reg_reg_n_0_[29]\,
      challenge(28) => \apuf_challenge_reg_reg_n_0_[28]\,
      challenge(27) => \apuf_challenge_reg_reg_n_0_[27]\,
      challenge(26) => \apuf_challenge_reg_reg_n_0_[26]\,
      challenge(25) => \apuf_challenge_reg_reg_n_0_[25]\,
      challenge(24) => \apuf_challenge_reg_reg_n_0_[24]\,
      challenge(23) => \apuf_challenge_reg_reg_n_0_[23]\,
      challenge(22) => \apuf_challenge_reg_reg_n_0_[22]\,
      challenge(21) => \apuf_challenge_reg_reg_n_0_[21]\,
      challenge(20) => \apuf_challenge_reg_reg_n_0_[20]\,
      challenge(19) => \apuf_challenge_reg_reg_n_0_[19]\,
      challenge(18) => \apuf_challenge_reg_reg_n_0_[18]\,
      challenge(17) => \apuf_challenge_reg_reg_n_0_[17]\,
      challenge(16) => \apuf_challenge_reg_reg_n_0_[16]\,
      challenge(15) => \apuf_challenge_reg_reg_n_0_[15]\,
      challenge(14) => \apuf_challenge_reg_reg_n_0_[14]\,
      challenge(13) => \apuf_challenge_reg_reg_n_0_[13]\,
      challenge(12) => \apuf_challenge_reg_reg_n_0_[12]\,
      challenge(11) => \apuf_challenge_reg_reg_n_0_[11]\,
      challenge(10) => \apuf_challenge_reg_reg_n_0_[10]\,
      challenge(9) => \apuf_challenge_reg_reg_n_0_[9]\,
      challenge(8) => \apuf_challenge_reg_reg_n_0_[8]\,
      challenge(7) => \apuf_challenge_reg_reg_n_0_[7]\,
      challenge(6) => \apuf_challenge_reg_reg_n_0_[6]\,
      challenge(5) => \apuf_challenge_reg_reg_n_0_[5]\,
      challenge(4) => \apuf_challenge_reg_reg_n_0_[4]\,
      challenge(3) => \apuf_challenge_reg_reg_n_0_[3]\,
      challenge(2) => \apuf_challenge_reg_reg_n_0_[2]\,
      challenge(1) => \apuf_challenge_reg_reg_n_0_[1]\,
      challenge(0) => \apuf_challenge_reg_reg_n_0_[0]\,
      enable => apuf_pulse,
      response(7 downto 0) => apuf_response(7 downto 0)
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => apuf_pulse,
      I2 => \^ready\,
      I3 => enable,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => enable,
      O => reset
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \^ready\,
      PRE => reset,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state_reg_n_0_[1]\,
      Q => apuf_pulse
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      CLR => reset,
      D => apuf_pulse,
      Q => \^ready\
    );
\apuf_challenge_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => enable,
      O => apuf_challenge_enable
    );
\apuf_challenge_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(0),
      Q => \apuf_challenge_reg_reg_n_0_[0]\,
      R => '0'
    );
\apuf_challenge_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(10),
      Q => \apuf_challenge_reg_reg_n_0_[10]\,
      R => '0'
    );
\apuf_challenge_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(11),
      Q => \apuf_challenge_reg_reg_n_0_[11]\,
      R => '0'
    );
\apuf_challenge_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(12),
      Q => \apuf_challenge_reg_reg_n_0_[12]\,
      R => '0'
    );
\apuf_challenge_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(13),
      Q => \apuf_challenge_reg_reg_n_0_[13]\,
      R => '0'
    );
\apuf_challenge_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(14),
      Q => \apuf_challenge_reg_reg_n_0_[14]\,
      R => '0'
    );
\apuf_challenge_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(15),
      Q => \apuf_challenge_reg_reg_n_0_[15]\,
      R => '0'
    );
\apuf_challenge_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(16),
      Q => \apuf_challenge_reg_reg_n_0_[16]\,
      R => '0'
    );
\apuf_challenge_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(17),
      Q => \apuf_challenge_reg_reg_n_0_[17]\,
      R => '0'
    );
\apuf_challenge_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(18),
      Q => \apuf_challenge_reg_reg_n_0_[18]\,
      R => '0'
    );
\apuf_challenge_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(19),
      Q => \apuf_challenge_reg_reg_n_0_[19]\,
      R => '0'
    );
\apuf_challenge_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(1),
      Q => \apuf_challenge_reg_reg_n_0_[1]\,
      R => '0'
    );
\apuf_challenge_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(20),
      Q => \apuf_challenge_reg_reg_n_0_[20]\,
      R => '0'
    );
\apuf_challenge_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(21),
      Q => \apuf_challenge_reg_reg_n_0_[21]\,
      R => '0'
    );
\apuf_challenge_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(22),
      Q => \apuf_challenge_reg_reg_n_0_[22]\,
      R => '0'
    );
\apuf_challenge_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(23),
      Q => \apuf_challenge_reg_reg_n_0_[23]\,
      R => '0'
    );
\apuf_challenge_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(24),
      Q => \apuf_challenge_reg_reg_n_0_[24]\,
      R => '0'
    );
\apuf_challenge_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(25),
      Q => \apuf_challenge_reg_reg_n_0_[25]\,
      R => '0'
    );
\apuf_challenge_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(26),
      Q => \apuf_challenge_reg_reg_n_0_[26]\,
      R => '0'
    );
\apuf_challenge_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(27),
      Q => \apuf_challenge_reg_reg_n_0_[27]\,
      R => '0'
    );
\apuf_challenge_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(28),
      Q => \apuf_challenge_reg_reg_n_0_[28]\,
      R => '0'
    );
\apuf_challenge_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(29),
      Q => \apuf_challenge_reg_reg_n_0_[29]\,
      R => '0'
    );
\apuf_challenge_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(2),
      Q => \apuf_challenge_reg_reg_n_0_[2]\,
      R => '0'
    );
\apuf_challenge_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(30),
      Q => \apuf_challenge_reg_reg_n_0_[30]\,
      R => '0'
    );
\apuf_challenge_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(31),
      Q => \apuf_challenge_reg_reg_n_0_[31]\,
      R => '0'
    );
\apuf_challenge_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(3),
      Q => \apuf_challenge_reg_reg_n_0_[3]\,
      R => '0'
    );
\apuf_challenge_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(4),
      Q => \apuf_challenge_reg_reg_n_0_[4]\,
      R => '0'
    );
\apuf_challenge_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(5),
      Q => \apuf_challenge_reg_reg_n_0_[5]\,
      R => '0'
    );
\apuf_challenge_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(6),
      Q => \apuf_challenge_reg_reg_n_0_[6]\,
      R => '0'
    );
\apuf_challenge_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(7),
      Q => \apuf_challenge_reg_reg_n_0_[7]\,
      R => '0'
    );
\apuf_challenge_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(8),
      Q => \apuf_challenge_reg_reg_n_0_[8]\,
      R => '0'
    );
\apuf_challenge_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(9),
      Q => \apuf_challenge_reg_reg_n_0_[9]\,
      R => '0'
    );
\apuf_response_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(0),
      Q => response(0),
      R => '0'
    );
\apuf_response_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(1),
      Q => response(1),
      R => '0'
    );
\apuf_response_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(2),
      Q => response(2),
      R => '0'
    );
\apuf_response_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(3),
      Q => response(3),
      R => '0'
    );
\apuf_response_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(4),
      Q => response(4),
      R => '0'
    );
\apuf_response_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(5),
      Q => response(5),
      R => '0'
    );
\apuf_response_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(6),
      Q => response(6),
      R => '0'
    );
\apuf_response_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response(7),
      Q => response(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0_PUF_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0_PUF_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0_PUF_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^puf_axi_bvalid\ : STD_LOGIC;
  signal \^puf_axi_rvalid\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of MY_ARB_PUF : label is std.standard.true;
  attribute chal_size : integer;
  attribute chal_size of MY_ARB_PUF : label is 32;
  attribute resp_size : integer;
  attribute resp_size of MY_ARB_PUF : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg1[31]_i_2\ : label is "soft_lutpair0";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  puf_axi_bvalid <= \^puf_axi_bvalid\;
  puf_axi_rvalid <= \^puf_axi_rvalid\;
MY_ARB_PUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topArbPUF_m
     port map (
      challenge(31 downto 0) => slv_reg1(31 downto 0),
      clk => puf_axi_aclk,
      enable => slv_reg0(0),
      ready => slv_reg2(0),
      response(7 downto 0) => slv_reg3(7 downto 0)
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => puf_axi_awvalid,
      I2 => puf_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => puf_axi_bready,
      I5 => \^puf_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(0),
      Q => axi_araddr(2),
      S => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(1),
      Q => axi_araddr(3),
      S => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => puf_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(0),
      Q => axi_awaddr(2),
      R => p_0_in
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(1),
      Q => axi_awaddr(3),
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => puf_axi_aresetn,
      O => p_0_in
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => puf_axi_wvalid,
      I2 => puf_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => puf_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => puf_axi_wvalid,
      I4 => puf_axi_bready,
      I5 => \^puf_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^puf_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[13]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[14]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[15]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[16]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[17]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[18]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[19]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => \slv_reg0_reg_n_0_[1]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[20]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[21]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[22]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[23]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[24]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[25]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[26]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[27]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[28]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[29]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => \slv_reg0_reg_n_0_[2]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[30]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => puf_axi_arvalid,
      I2 => \^puf_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[31]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => \slv_reg0_reg_n_0_[3]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \slv_reg0_reg_n_0_[4]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0_reg_n_0_[5]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => puf_axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => puf_axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => puf_axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => puf_axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => puf_axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => puf_axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => puf_axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => puf_axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => puf_axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => puf_axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => puf_axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => puf_axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => puf_axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => puf_axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => puf_axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => puf_axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => puf_axi_rdata(24),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => puf_axi_rdata(25),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => puf_axi_rdata(26),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => puf_axi_rdata(27),
      R => p_0_in
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => puf_axi_rdata(28),
      R => p_0_in
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => puf_axi_rdata(29),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => puf_axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => puf_axi_rdata(30),
      R => p_0_in
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => puf_axi_rdata(31),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => puf_axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => puf_axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => puf_axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => puf_axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => puf_axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => puf_axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => puf_axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => puf_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^puf_axi_rvalid\,
      I3 => puf_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^puf_axi_rvalid\,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => puf_axi_wvalid,
      I2 => puf_axi_awvalid,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(1),
      I3 => axi_awaddr(2),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(2),
      I3 => axi_awaddr(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(3),
      I3 => axi_awaddr(2),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(0),
      I3 => axi_awaddr(2),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(0),
      Q => slv_reg0(0),
      R => p_0_in
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => p_0_in
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => p_0_in
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => p_0_in
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => p_0_in
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => p_0_in
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => p_0_in
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => p_0_in
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => p_0_in
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => p_0_in
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => p_0_in
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => p_0_in
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => p_0_in
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => p_0_in
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => p_0_in
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => p_0_in
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => p_0_in
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => p_0_in
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => p_0_in
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => p_0_in
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => p_0_in
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => p_0_in
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => p_0_in
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => p_0_in
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => p_0_in
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => p_0_in
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => p_0_in
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => p_0_in
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => p_0_in
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => p_0_in
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => p_0_in
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => p_0_in
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => puf_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => puf_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(0),
      Q => slv_reg1(0),
      R => p_0_in
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(10),
      Q => slv_reg1(10),
      R => p_0_in
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(11),
      Q => slv_reg1(11),
      R => p_0_in
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(12),
      Q => slv_reg1(12),
      R => p_0_in
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(13),
      Q => slv_reg1(13),
      R => p_0_in
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(14),
      Q => slv_reg1(14),
      R => p_0_in
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(15),
      Q => slv_reg1(15),
      R => p_0_in
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(16),
      Q => slv_reg1(16),
      R => p_0_in
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(17),
      Q => slv_reg1(17),
      R => p_0_in
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(18),
      Q => slv_reg1(18),
      R => p_0_in
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(19),
      Q => slv_reg1(19),
      R => p_0_in
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(1),
      Q => slv_reg1(1),
      R => p_0_in
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(20),
      Q => slv_reg1(20),
      R => p_0_in
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(21),
      Q => slv_reg1(21),
      R => p_0_in
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(22),
      Q => slv_reg1(22),
      R => p_0_in
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(23),
      Q => slv_reg1(23),
      R => p_0_in
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(24),
      Q => slv_reg1(24),
      R => p_0_in
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(25),
      Q => slv_reg1(25),
      R => p_0_in
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(26),
      Q => slv_reg1(26),
      R => p_0_in
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(27),
      Q => slv_reg1(27),
      R => p_0_in
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(28),
      Q => slv_reg1(28),
      R => p_0_in
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(29),
      Q => slv_reg1(29),
      R => p_0_in
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(2),
      Q => slv_reg1(2),
      R => p_0_in
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(30),
      Q => slv_reg1(30),
      R => p_0_in
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(31),
      Q => slv_reg1(31),
      R => p_0_in
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(3),
      Q => slv_reg1(3),
      R => p_0_in
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(4),
      Q => slv_reg1(4),
      R => p_0_in
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(5),
      Q => slv_reg1(5),
      R => p_0_in
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(6),
      Q => slv_reg1(6),
      R => p_0_in
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(7),
      Q => slv_reg1(7),
      R => p_0_in
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(8),
      Q => slv_reg1(8),
      R => p_0_in
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(9),
      Q => slv_reg1(9),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0 is
begin
My_First_Arb_Puf_v1_0_PUF_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0_PUF_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      puf_axi_aclk => puf_axi_aclk,
      puf_axi_araddr(1 downto 0) => puf_axi_araddr(1 downto 0),
      puf_axi_aresetn => puf_axi_aresetn,
      puf_axi_arvalid => puf_axi_arvalid,
      puf_axi_awaddr(1 downto 0) => puf_axi_awaddr(1 downto 0),
      puf_axi_awvalid => puf_axi_awvalid,
      puf_axi_bready => puf_axi_bready,
      puf_axi_bvalid => puf_axi_bvalid,
      puf_axi_rdata(31 downto 0) => puf_axi_rdata(31 downto 0),
      puf_axi_rready => puf_axi_rready,
      puf_axi_rvalid => puf_axi_rvalid,
      puf_axi_wdata(31 downto 0) => puf_axi_wdata(31 downto 0),
      puf_axi_wstrb(3 downto 0) => puf_axi_wstrb(3 downto 0),
      puf_axi_wvalid => puf_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_awready : out STD_LOGIC;
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_wready : out STD_LOGIC;
    puf_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_arready : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_rready : in STD_LOGIC;
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "u96v2_myarbpuf_My_First_Arb_Puf_0_0,My_First_Arb_Puf_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "My_First_Arb_Puf_v1_0,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of puf_axi_aclk : signal is "xilinx.com:signal:clock:1.0 PUF_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of puf_axi_aclk : signal is "XIL_INTERFACENAME PUF_AXI_CLK, ASSOCIATED_BUSIF PUF_AXI, ASSOCIATED_RESET puf_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN u96v2_myarbpuf_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 PUF_AXI_RST RST";
  attribute x_interface_parameter of puf_axi_aresetn : signal is "XIL_INTERFACENAME PUF_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_arready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARREADY";
  attribute x_interface_info of puf_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARVALID";
  attribute x_interface_info of puf_axi_awready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWREADY";
  attribute x_interface_info of puf_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWVALID";
  attribute x_interface_info of puf_axi_bready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BREADY";
  attribute x_interface_info of puf_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BVALID";
  attribute x_interface_info of puf_axi_rready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RREADY";
  attribute x_interface_info of puf_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RVALID";
  attribute x_interface_info of puf_axi_wready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WREADY";
  attribute x_interface_info of puf_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WVALID";
  attribute x_interface_info of puf_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARADDR";
  attribute x_interface_info of puf_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARPROT";
  attribute x_interface_info of puf_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWADDR";
  attribute x_interface_parameter of puf_axi_awaddr : signal is "XIL_INTERFACENAME PUF_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN u96v2_myarbpuf_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWPROT";
  attribute x_interface_info of puf_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BRESP";
  attribute x_interface_info of puf_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RDATA";
  attribute x_interface_info of puf_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RRESP";
  attribute x_interface_info of puf_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WDATA";
  attribute x_interface_info of puf_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WSTRB";
begin
  puf_axi_bresp(1) <= \<const0>\;
  puf_axi_bresp(0) <= \<const0>\;
  puf_axi_rresp(1) <= \<const0>\;
  puf_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_My_First_Arb_Puf_v1_0
     port map (
      S_AXI_ARREADY => puf_axi_arready,
      S_AXI_AWREADY => puf_axi_awready,
      S_AXI_WREADY => puf_axi_wready,
      puf_axi_aclk => puf_axi_aclk,
      puf_axi_araddr(1 downto 0) => puf_axi_araddr(3 downto 2),
      puf_axi_aresetn => puf_axi_aresetn,
      puf_axi_arvalid => puf_axi_arvalid,
      puf_axi_awaddr(1 downto 0) => puf_axi_awaddr(3 downto 2),
      puf_axi_awvalid => puf_axi_awvalid,
      puf_axi_bready => puf_axi_bready,
      puf_axi_bvalid => puf_axi_bvalid,
      puf_axi_rdata(31 downto 0) => puf_axi_rdata(31 downto 0),
      puf_axi_rready => puf_axi_rready,
      puf_axi_rvalid => puf_axi_rvalid,
      puf_axi_wdata(31 downto 0) => puf_axi_wdata(31 downto 0),
      puf_axi_wstrb(3 downto 0) => puf_axi_wstrb(3 downto 0),
      puf_axi_wvalid => puf_axi_wvalid
    );
end STRUCTURE;
