Checking out Encounter license ...
Virtuoso_Digital_Implem 10.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s292_1 (32bit) 08/15/2012 15:12 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s033 NR120726-2234/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s064_1 (32bit) 06/28/2012 06:48:30 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 08/15/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s020_1 (32bit) Aug 15 2012 06:35:34 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s240
--- Starting "Encounter v10.13-s292_1" on Sun May  5 12:02:11 2019 (mem=46.1M) ---
--- Running on saturn.ece.iit.edu (x86_64 w/Linux 2.6.18-308.el5) ---
This version was compiled on Wed Aug 15 15:12:02 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "encounter.tcl" ...
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /apps/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sun May  5 12:02:12 2019
viaInitial ends at Sun May  5 12:02:12 2019
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'cpu32.vh'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#1 (Current mem = 210.828M, initial mem = 46.066M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=210.8M) ***
Set top cell to cpu32.
Reading common timing library '/apps/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.05min, fe_mem=211.1M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell cpu32 ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 4929 stdCell insts.

*** Memory Usage v#1 (Current mem = 214.820M, initial mem = 46.066M) ***
*info - Done with setDoAssign with 16 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'cpu32.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File cpu32.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=219.6M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> commitConfig
**WARN: (ENCSYT-3034):	commitConfig can only be run once per session.
 This command is skipped since it's already run by user or by loadConfig command implicitly.
<CMD> floorPlan -r 1.0 0.6 40.05 40.8 40.05 42
Adjusting Core to Left to: 40.0900. Core to Bottom to: 40.8500.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }

The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=220.8M) ***
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=220.8M)" ...
Options: clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=4929 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3987 #term=14850 #term/net=3.72, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=69
stdCell: 4929 single + 0 double + 0 multi
Total standard cell length = 5.5332 (mm), area = 0.0137 (mm^2)
**Info: (ENCSP-307): Design contains fractional 20 cells.
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 14561 (13667 um^2) / alloc_area 24217 (22730 um^2).
Pin Density = 1.020.
            = total # of pins 14850 / total Instance area 14561.
Found multi-fanin net a[31]
Found multi-fanin net a[30]
Found multi-fanin net a[29]
Found multi-fanin net a[28]
Found multi-fanin net a[27]
Found multi-fanin net a[26]
Found multi-fanin net a[25]
Found multi-fanin net a[24]
Found multi-fanin net a[23]
Found multi-fanin net a[22]
......
Found 64 (out of 3987) multi-fanin nets.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.713e+04 (1.71e+04 0.00e+00)
              Est.  stn bbox = 2.796e+04 (2.80e+04 0.00e+00)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.1M
Iteration  2: Total net bbox = 2.922e+04 (1.66e+04 1.26e+04)
              Est.  stn bbox = 4.843e+04 (2.68e+04 2.17e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 221.1M
Iteration  3: Total net bbox = 3.658e+04 (2.22e+04 1.44e+04)
              Est.  stn bbox = 5.772e+04 (3.42e+04 2.35e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 221.1M
Iteration  4: Total net bbox = 4.829e+04 (2.46e+04 2.37e+04)
              Est.  stn bbox = 7.328e+04 (3.65e+04 3.68e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 221.1M
Iteration  5: Total net bbox = 5.106e+04 (2.74e+04 2.37e+04)
              Est.  stn bbox = 7.628e+04 (3.95e+04 3.68e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.1M
Iteration  6: Total net bbox = 5.513e+04 (2.73e+04 2.78e+04)
              Est.  stn bbox = 8.122e+04 (3.94e+04 4.18e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.1M
Iteration  7: Total net bbox = 5.676e+04 (2.89e+04 2.79e+04)
              Est.  stn bbox = 8.356e+04 (4.17e+04 4.19e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 221.3M
Iteration  8: Total net bbox = 5.941e+04 (2.88e+04 3.06e+04)
              Est.  stn bbox = 8.701e+04 (4.16e+04 4.54e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.3M
Iteration  9: Total net bbox = 6.158e+04 (3.09e+04 3.07e+04)
              Est.  stn bbox = 8.948e+04 (4.40e+04 4.55e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.3M
Iteration 10: Total net bbox = 6.564e+04 (3.08e+04 3.48e+04)
              Est.  stn bbox = 9.371e+04 (4.39e+04 4.98e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 221.4M
Iteration 11: Total net bbox = 6.674e+04 (3.09e+04 3.59e+04)
              Est.  stn bbox = 9.489e+04 (4.40e+04 5.09e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 221.6M
Iteration 12: Total net bbox = 7.281e+04 (3.62e+04 3.67e+04)
              Est.  stn bbox = 1.013e+05 (4.96e+04 5.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 221.6M
*** cost = 7.281e+04 (3.62e+04 3.67e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**Info: (ENCSP-307): Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 468 insts, mean move: 0.46 um, max move: 2.47 um
	max move on inst (myram/m4/d/d18/q_reg): (70.11, 149.53) --> (70.11, 147.06)
Placement tweakage begins.
wire length = 7.285e+04 = 3.619e+04 H + 3.666e+04 V
wire length = 6.655e+04 = 3.206e+04 H + 3.449e+04 V
Placement tweakage ends.
move report: tweak moves 3561 insts, mean move: 4.36 um, max move: 70.30 um
	max move on inst (U506): (172.71, 119.89) --> (173.85, 50.73)
move report: rPlace moves 1006 insts, mean move: 0.33 um, max move: 7.22 um
	max move on inst (U118): (188.48, 189.05) --> (183.73, 186.58)
move report: overall moves 3650 insts, mean move: 4.25 um, max move: 70.30 um
	max move on inst (U506): (172.71, 119.89) --> (173.85, 50.73)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        70.30 um
  inst (U506) with max move: (172.71, 119.89) -> (173.85, 50.73)
  mean    (X+Y) =         4.25 um
Total instances flipped for legalization: 657
Total instances moved : 3650
*** cpu=0:00:00.8   mem=224.5M  mem(used)=3.2M***
Total net length = 6.701e+04 (3.207e+04 3.493e+04) (ext = 6.747e+03)
*** End of Placement (cpu=0:00:02.7, real=0:00:03.0, mem=224.5M) ***
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 6.12 % ( 3 / 49 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Sun May  5 12:02:15 2019 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/thernand/ece429/final_project/32bitsCPU
SPECIAL ROUTE ran on machine: saturn.ece.iit.edu (Linux 2.6.18-308.el5 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_28515.conf) srouteConnectPowerBump set to false
(from .sroute_28515.conf) routeSpecial set to true
(from .sroute_28515.conf) srouteConnectBlockPin set to false
(from .sroute_28515.conf) srouteFollowCorePinEnd set to 3
(from .sroute_28515.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_28515.conf) sroutePadPinAllPorts set to true
(from .sroute_28515.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 471.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 13 used
Read in 4929 components
  4929 core components: 0 unplaced, 4929 placed, 0 fixed
Read in 69 physical pins
  69 physical pins: 0 unplaced, 69 placed, 0 fixed
Read in 69 nets
Read in 2 special nets, 2 routed
Read in 9927 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 124
  Number of Followpin connections: 62
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 508.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 69 io pins ...
 Updating DB with 16 via definition ...

sroute post-processing starts at Sun May  5 12:02:15 2019
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun May  5 12:02:15 2019

sroute post-processing starts at Sun May  5 12:02:15 2019
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun May  5 12:02:15 2019
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 3.08 megs
sroute: Total Peak Memory used = 227.58 megs
<CMD> trialRoute
*** Starting trialRoute (mem=227.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (462640 467040)
coreBox:    (80180 81700) (382540 383040)
Number of multi-gpin terms=644, multi-gpins=1288, moved blk term=0/0

Phase 1a route (0:00:00.0 228.6M):
Est net length = 8.934e+04um = 4.559e+04H + 4.375e+04V
Usage: (11.0%H 9.5%V) = (5.091e+04um 7.452e+04um) = (52585 30289)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 229.9M):
Usage: (11.0%H 9.5%V) = (5.078e+04um 7.452e+04um) = (52452 30288)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 229.9M):
Usage: (10.9%H 9.5%V) = (5.066e+04um 7.441e+04um) = (52328 30244)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 229.9M):
Usage: (10.9%H 9.5%V) = (5.066e+04um 7.441e+04um) = (52328 30244)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 230.5M):
Usage: (10.9%H 9.5%V) = (5.066e+04um 7.441e+04um) = (52328 30244)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.9%H 9.5%V) = (5.066e+04um 7.441e+04um) = (52328 30244)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	16	 0.08%
  4:	0	 0.00%	110	 0.54%
  5:	0	 0.00%	249	 1.22%
  6:	0	 0.00%	451	 2.20%
  7:	0	 0.00%	809	 3.95%
  8:	0	 0.00%	1033	 5.04%
  9:	5	 0.02%	1429	 6.97%
 10:	12	 0.06%	1474	 7.19%
 11:	35	 0.17%	1486	 7.25%
 12:	57	 0.28%	3126	15.26%
 13:	81	 0.40%	2719	13.27%
 14:	141	 0.69%	1356	 6.62%
 15:	239	 1.17%	1333	 6.51%
 16:	408	 1.99%	901	 4.40%
 17:	525	 2.56%	122	 0.60%
 18:	1176	 5.74%	277	 1.35%
 19:	3037	14.82%	989	 4.83%
 20:	14772	72.10%	2607	12.72%

Global route (cpu=0.1s real=0.0s 229.3M)
Phase 1l route (0:00:00.2 229.7M):


*** After '-updateRemainTrks' operation: 

Usage: (11.2%H 9.9%V) = (5.165e+04um 7.734e+04um) = (53358 31432)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	2	 0.01%
  2:	0	 0.00%	6	 0.03%
  3:	0	 0.00%	57	 0.28%
  4:	0	 0.00%	166	 0.81%
  5:	0	 0.00%	288	 1.41%
  6:	0	 0.00%	506	 2.47%
  7:	0	 0.00%	810	 3.95%
  8:	1	 0.00%	1027	 5.01%
  9:	6	 0.03%	1363	 6.65%
 10:	16	 0.08%	1425	 6.96%
 11:	44	 0.21%	1449	 7.07%
 12:	55	 0.27%	3115	15.20%
 13:	82	 0.40%	2696	13.16%
 14:	162	 0.79%	1352	 6.60%
 15:	248	 1.21%	1330	 6.49%
 16:	428	 2.09%	901	 4.40%
 17:	566	 2.76%	122	 0.60%
 18:	1211	 5.91%	277	 1.35%
 19:	3025	14.76%	989	 4.83%
 20:	14644	71.48%	2607	12.72%



*** Completed Phase 1 route (0:00:00.4 229.0M) ***


Total length: 9.485e+04um, number of vias: 30925
M1(H) length: 1.055e+03um, number of vias: 14261
M2(V) length: 3.294e+04um, number of vias: 13919
M3(H) length: 4.399e+04um, number of vias: 2380
M4(V) length: 1.413e+04um, number of vias: 220
M5(H) length: 1.412e+03um, number of vias: 144
M6(V) length: 1.325e+03um, number of vias: 1
M7(H) length: 2.250e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 230.5M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=230.5M) ***
Peak Memory Usage was 233.7M 
*** Finished trialRoute (cpu=0:00:00.7 mem=230.5M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'cpu32' of instances=4929 and nets=4007 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 231.012M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 241.0M, InitMEM = 241.0M)
Start delay calculation (mem=241.035M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:01.4 real=0:00:02.0 mem=245.422M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 245.4M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
**WARN: (ENCTCM-77):	Option "-bufFootprint" for command createClockTreeSpec is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-invFootprint" for command createClockTreeSpec is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=251.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=250.8M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.
Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=250.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 251.965M)

Start to trace clock trees ...
*** Begin Tracer (mem=252.0M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=252.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 251.965M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          7.41(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          10.8(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          10.8(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          5.783000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 160(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 520
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 520
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (520-leaf) (mem=252.0M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=28[174,202*] N520 B52 G1 A91(91.0) L[5,5] score=33173 cpu=0:00:06.0 mem=252M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:06.7, real=0:00:07.0, mem=252.0M)



**** CK_START: Update Database (mem=252.0M)
52 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=252.0M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 5.783000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 225 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (clk__L3_I3): (106.59, 117.42) --> (105.83, 119.89)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 225 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (clk__L3_I3): (106.59, 117.42) --> (105.83, 119.89)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (clk__L3_I3) with max move: (106.59, 117.42) -> (105.83, 119.89)
  mean    (X+Y) =         0.66 um
Total instances moved : 225
*** cpu=0:00:00.4   mem=245.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 245.441M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.4 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=42	Sink=0	INVX8=42)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 52
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): mypc/d/d2/q_reg/CLK 197.8(ps)
Min trig. edge delay at sink(R): myram/m4/d/d7/q_reg/CLK 173.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 173.2~197.8(ps)        0~10(ps)            
Fall Phase Delay               : 180.7~204.3(ps)        0~10(ps)            
Trig. Edge Skew                : 24.6(ps)               160(ps)             
Rise Skew                      : 24.6(ps)               
Fall Skew                      : 23.6(ps)               
Max. Rise Buffer Tran.         : 64(ps)                 200(ps)             
Max. Fall Buffer Tran.         : 62.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 78.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 54.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 34.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 24.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 67.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L1_I0' from (216220 244720) to (109060 239780)
inserting cloning clk__I0(INVX8) loc=(349980 363280) of the inst clk__L4_I17
moving 'clk__L1_I0' from (109060 239780) to (110580 239780)
MaxTriggerDelay: 194.1 (ps)
MinTriggerDelay: 170 (ps)
Skew: 24.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.4 real=0:00:00.0 mem=245.4M) ***
Reducing the skew of clock tree 'clk' ...

moving 'clk__L4_I3' from (227620 299060) to (267140 338580)
moving 'clk__L4_I17' from (349980 363280) to (378860 363280)
moving 'clk__L4_I17' from (378860 363280) to (338580 378100)
MaxTriggerDelay: 194.1 (ps)
MinTriggerDelay: 175.1 (ps)
Skew: 19 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.4 real=0:00:01.0 mem=245.4M) ***
Resized (INVX8->INVX4): clk__I0
Inserted cell (INVX4): clk__I0
resized 1 standard cell(s).
inserted 1 standard cell(s).
deleted 0 standard cell(s).
moved 5 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.8 real=0:00:01.0 mem=245.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 7 insts, mean move: 0.49 um, max move: 0.76 um
	max move on inst (myram/m7/d/d27/q_reg): (53.77, 119.89) --> (53.01, 119.89)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7 insts, mean move: 0.49 um, max move: 0.76 um
	max move on inst (myram/m7/d/d27/q_reg): (53.77, 119.89) --> (53.01, 119.89)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (myram/m7/d/d27/q_reg) with max move: (53.77, 119.89) -> (53.01, 119.89)
  mean    (X+Y) =         0.49 um
Total instances moved : 7
*** cpu=0:00:00.3   mem=245.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.3  MEM: 245.441M)

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=42	Sink=0	INVX8=42)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 53
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m13/d/d26/q_reg/CLK 194.1(ps)
Min trig. edge delay at sink(R): myram/m1/d/d16/q_reg/CLK 175.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 175.1~194.1(ps)        0~10(ps)            
Fall Phase Delay               : 176.2~196.6(ps)        0~10(ps)            
Trig. Edge Skew                : 19(ps)                 160(ps)             
Rise Skew                      : 19(ps)                 
Fall Skew                      : 20.4(ps)               
Max. Rise Buffer Tran.         : 67.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 46.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 77.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 54.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.2(ps)               0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:01.1 real=0:00:01.0 mem=245.4M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=245.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 245.441M)

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 53
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m13/d/d26/q_reg/CLK 194.1(ps)
Min trig. edge delay at sink(R): myram/m1/d/d16/q_reg/CLK 175.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 175.1~194.1(ps)        0~10(ps)            
Fall Phase Delay               : 176.2~196.6(ps)        0~10(ps)            
Trig. Edge Skew                : 19(ps)                 160(ps)             
Rise Skew                      : 19(ps)                 
Fall Skew                      : 20.4(ps)               
Max. Rise Buffer Tran.         : 67.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 46.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 77.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 54.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Sun May  5 12:02:26 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 245.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s033 NR120726-2234/10_10_USR3-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun May  5 12:02:27 2019
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun May  5 12:02:27 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1040         188        6642    49.41%
#  Metal 2        V        1030         187        6642    13.01%
#  Metal 3        H        1229           0        6642     0.00%
#  Metal 4        V         811           0        6642     0.00%
#  Metal 5        H         819           0        6642     0.00%
#  Metal 6        V         811           0        6642     0.00%
#  Metal 7        H         245           0        6642     0.00%
#  Metal 8        V         275           0        6642     0.00%
#  Metal 9        H         136           0        6642     0.00%
#  Metal 10       V         137           0        6642     0.00%
#  --------------------------------------------------------------
#  Total                   6533       3.07%  66420     6.24%
#
#  54 nets (1.33%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 262.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 262.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 262.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 3411 um.
#Total half perimeter of net bounding box = 3066 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 68 um.
#Total wire length on LAYER metal3 = 2192 um.
#Total wire length on LAYER metal4 = 1151 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 891
#Up-Via Summary (total 891):
#           
#-----------------------
#  Metal 1           95
#  Metal 2          488
#  Metal 3          308
#-----------------------
#                   891 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 262.00 (Mb)
#Peak memory = 293.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 7.1% of the total area was rechecked for DRC, and 41.8% required routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 265.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 265.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 3797 um.
#Total half perimeter of net bounding box = 3066 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 117 um.
#Total wire length on LAYER metal3 = 2252 um.
#Total wire length on LAYER metal4 = 1428 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1798
#Up-Via Summary (total 1798):
#           
#-----------------------
#  Metal 1          647
#  Metal 2          625
#  Metal 3          526
#-----------------------
#                  1798 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 1.00 (Mb)
#Total memory = 263.00 (Mb)
#Peak memory = 293.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 17.00 (Mb)
#Total memory = 262.00 (Mb)
#Peak memory = 293.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May  5 12:02:32 2019
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 53
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m8/d/d20/q_reg/CLK 198.9(ps)
Min trig. edge delay at sink(R): myram/m1/d/d16/q_reg/CLK 177.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 177.1~198.9(ps)        0~10(ps)            
Fall Phase Delay               : 179.1~201.3(ps)        0~10(ps)            
Trig. Edge Skew                : 21.8(ps)               160(ps)             
Rise Skew                      : 21.8(ps)               
Fall Skew                      : 22.2(ps)               
Max. Rise Buffer Tran.         : 69.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 48.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 79.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 55.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 47.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 42.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=262.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=262.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 53
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m8/d/d20/q_reg/CLK 198.9(ps)
Min trig. edge delay at sink(R): myram/m1/d/d16/q_reg/CLK 177.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 177.1~198.9(ps)        0~10(ps)            
Fall Phase Delay               : 179.1~201.3(ps)        0~10(ps)            
Trig. Edge Skew                : 21.8(ps)               160(ps)             
Rise Skew                      : 21.8(ps)               
Fall Skew                      : 22.2(ps)               
Max. Rise Buffer Tran.         : 69.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 48.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 79.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 55.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 25.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 47.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 42.2(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:14.7, real=0:00:15.0, mem=262.1M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=262.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 54
There are 54 nets with 1 extra space.
routingBox: (0 0) (462640 467040)
coreBox:    (80180 81700) (382540 383040)
There are 54 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 262.6M):
Number of multi-gpin terms=641, multi-gpins=1282, moved blk term=0/0

Phase 1a route (0:00:00.0 262.6M):
Est net length = 8.703e+04um = 4.433e+04H + 4.269e+04V
Usage: (12.4%H 11.0%V) = (5.756e+04um 8.658e+04um) = (59526 35173)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1b route (0:00:00.0 262.6M):
Usage: (12.4%H 11.0%V) = (5.742e+04um 8.658e+04um) = (59385 35172)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1c route (0:00:00.0 262.6M):
Usage: (12.4%H 11.0%V) = (5.736e+04um 8.652e+04um) = (59313 35148)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1d route (0:00:00.0 262.6M):
Usage: (12.4%H 11.0%V) = (5.736e+04um 8.652e+04um) = (59313 35148)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Phase 1e route (0:00:00.0 262.6M):
Usage: (12.4%H 11.0%V) = (5.736e+04um 8.652e+04um) = (59313 35148)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Usage: (12.4%H 11.0%V) = (5.736e+04um 8.652e+04um) = (59313 35148)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.01%
  1:	0	 0.00%	7	 0.03%
  2:	0	 0.00%	22	 0.11%
  3:	0	 0.00%	61	 0.30%
  4:	3	 0.01%	212	 1.03%
  5:	1	 0.00%	402	 1.96%
  6:	2	 0.01%	615	 3.00%
  7:	1	 0.00%	878	 4.29%
  8:	5	 0.02%	1081	 5.28%
  9:	16	 0.08%	1394	 6.80%
 10:	56	 0.27%	1398	 6.82%
 11:	65	 0.32%	1377	 6.72%
 12:	132	 0.64%	3030	14.79%
 13:	207	 1.01%	2578	12.58%
 14:	249	 1.22%	1293	 6.31%
 15:	327	 1.60%	1275	 6.22%
 16:	468	 2.28%	865	 4.22%
 17:	655	 3.20%	122	 0.60%
 18:	1256	 6.13%	277	 1.35%
 19:	3052	14.90%	989	 4.83%
 20:	13993	68.30%	2607	12.72%

Global route (cpu=0.1s real=0.0s 262.6M)
Phase 1l route (0:00:00.2 262.6M):
There are 54 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 11.3%V) = (5.827e+04um 8.914e+04um) = (60261 36207)
Overflow: 4 = 0 (0.00% H) + 4 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	2	 0.01%
--------------------------------------
  0:	0	 0.00%	2	 0.01%
  1:	0	 0.00%	8	 0.04%
  2:	0	 0.00%	34	 0.17%
  3:	0	 0.00%	102	 0.50%
  4:	3	 0.01%	261	 1.27%
  5:	1	 0.00%	444	 2.17%
  6:	2	 0.01%	635	 3.10%
  7:	3	 0.01%	874	 4.27%
  8:	6	 0.03%	1071	 5.23%
  9:	21	 0.10%	1354	 6.61%
 10:	54	 0.26%	1353	 6.60%
 11:	73	 0.36%	1350	 6.59%
 12:	129	 0.63%	3018	14.73%
 13:	234	 1.14%	2566	12.52%
 14:	256	 1.25%	1278	 6.24%
 15:	327	 1.60%	1275	 6.22%
 16:	481	 2.35%	865	 4.22%
 17:	692	 3.38%	122	 0.60%
 18:	1282	 6.26%	277	 1.35%
 19:	3057	14.92%	989	 4.83%
 20:	13867	67.68%	2607	12.72%



*** Completed Phase 1 route (0:00:00.4 262.6M) ***


Total length: 9.662e+04um, number of vias: 31946
M1(H) length: 1.054e+03um, number of vias: 14908
M2(V) length: 3.269e+04um, number of vias: 14042
M3(H) length: 4.527e+04um, number of vias: 2684
M4(V) length: 1.513e+04um, number of vias: 185
M5(H) length: 1.157e+03um, number of vias: 126
M6(V) length: 1.314e+03um, number of vias: 1
M7(H) length: 2.250e-01um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 262.6M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=262.6M) ***
Peak Memory Usage was 266.6M 
*** Finished trialRoute (cpu=0:00:00.7 mem=262.6M) ***

<CMD> extractRC
Extraction called for design 'cpu32' of instances=4982 and nets=4060 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 262.566M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...
Extraction called for design 'cpu32' of instances=4982 and nets=4060 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 262.566M)
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...
..........|..........|......
Total number of adjacent register pair is 266276.

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 53
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m8/d/d17/q_reg/CLK 188(ps)
Min trig. edge delay at sink(R): mypc/d/d1/q_reg/CLK 167.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 167.1~188(ps)          0~10(ps)            
Fall Phase Delay               : 156.2~173.1(ps)        0~10(ps)            
Trig. Edge Skew                : 20.9(ps)               160(ps)             
Rise Skew                      : 20.9(ps)               
Fall Skew                      : 16.9(ps)               
Max. Rise Buffer Tran.         : 88.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 78.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 103.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 86.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 17.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 56.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 48(ps)                 0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 266276                 

Max. Local Skew                : -20.9(ps)              
  myram/m8/d/d17/q_reg/CLK(R)->
  mypc/d/d1/q_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.6)


*** End reportClockTree (cpu=0:00:00.6, real=0:00:01.0, mem=284.8M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...
Extraction called for design 'cpu32' of instances=4982 and nets=4060 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 269.082M)
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 5
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 5 (Total=520	Sink=520)
Level 4 (Total=43	Sink=0	INVX8=42	INVX4=1)
Level 3 (Total=7	Sink=0	INVX8=7)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 520

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 520
Nr. of Buffer                  : 53
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myram/m8/d/d17/q_reg/CLK 188(ps)
Min trig. edge delay at sink(R): mypc/d/d1/q_reg/CLK 167.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 167.1~188(ps)          0~10(ps)            
Fall Phase Delay               : 156.2~173.1(ps)        0~10(ps)            
Trig. Edge Skew                : 20.9(ps)               160(ps)             
Rise Skew                      : 20.9(ps)               
Fall Skew                      : 16.9(ps)               
Max. Rise Buffer Tran.         : 88.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 78.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 103.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 86.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 17.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 56.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 48(ps)                 0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=269.1M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 269.6M, InitMEM = 269.6M)
Start delay calculation (mem=269.582M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=269.582M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 269.6M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'cpu32' of instances=4982 and nets=4060 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 269.582M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'cpu32' of instances=4982 and nets=4060 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cpu32_zjDJ4y_28515.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 263.1M)
Creating parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 266.0M)
Extracted 20.003% (CPU Time= 0:00:00.1  MEM= 266.0M)
Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 266.1M)
Extracted 40.0039% (CPU Time= 0:00:00.2  MEM= 266.1M)
Extracted 50.0043% (CPU Time= 0:00:00.2  MEM= 267.2M)
Extracted 60.0026% (CPU Time= 0:00:00.3  MEM= 267.8M)
Extracted 70.003% (CPU Time= 0:00:00.3  MEM= 268.4M)
Extracted 80.0034% (CPU Time= 0:00:00.4  MEM= 268.7M)
Extracted 90.0039% (CPU Time= 0:00:00.5  MEM= 268.7M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 268.8M)
Nr. Extracted Resistors     : 78684
Nr. Extracted Ground Cap.   : 82677
Nr. Extracted Coupling Cap. : 175640
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 264.1M)
Creating parasitic data file './cpu32_zjDJ4y_28515.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './cpu32_zjDJ4y_28515.rcdb.d'. 4040 times net's RC data read were performed.
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 263.066M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 268.1M, InitMEM = 268.1M)
Start delay calculation (mem=268.078M)...
delayCal using detail RC...
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 274.6M)
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=275.207M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 275.2M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
**Info: (ENCSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 7853 filler insts (cell FILL / prefix FILL).
*INFO: Total 7853 filler insts added - prefix FILL (CPU: 0:00:00.1).
For 7853 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Sun May  5 12:02:38 2019
#
Closing parasitic data file './cpu32_zjDJ4y_28515.rcdb.d'. 4040 times net's RC data read were performed.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s033 NR120726-2234/10_10_USR3-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun May  5 12:02:39 2019
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun May  5 12:02:39 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1040         188        6642    49.41%
#  Metal 2        V        1030         187        6642    13.01%
#  Metal 3        H        1229           0        6642     0.00%
#  Metal 4        V         811           0        6642     0.00%
#  Metal 5        H         819           0        6642     0.00%
#  Metal 6        V         811           0        6642     0.00%
#  Metal 7        H         245           0        6642     0.00%
#  Metal 8        V         275           0        6642     0.00%
#  Metal 9        H         136           0        6642     0.00%
#  Metal 10       V         137           0        6642     0.00%
#  --------------------------------------------------------------
#  Total                   6533       3.07%  66420     6.24%
#
#  54 nets (1.33%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 276.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 277.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 281.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 282.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 282.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 89480 um.
#Total half perimeter of net bounding box = 74666 um.
#Total wire length on LAYER metal1 = 6 um.
#Total wire length on LAYER metal2 = 25339 um.
#Total wire length on LAYER metal3 = 36387 um.
#Total wire length on LAYER metal4 = 19046 um.
#Total wire length on LAYER metal5 = 8118 um.
#Total wire length on LAYER metal6 = 544 um.
#Total wire length on LAYER metal7 = 40 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 24552
#Up-Via Summary (total 24552):
#           
#-----------------------
#  Metal 1        12282
#  Metal 2         9546
#  Metal 3         2185
#  Metal 4          509
#  Metal 5           29
#  Metal 6            1
#-----------------------
#                 24552 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.00 (Mb)
#Total memory = 276.00 (Mb)
#Peak memory = 293.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 442
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 283.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 283.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 283.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 94515 um.
#Total half perimeter of net bounding box = 74666 um.
#Total wire length on LAYER metal1 = 2701 um.
#Total wire length on LAYER metal2 = 24616 um.
#Total wire length on LAYER metal3 = 35242 um.
#Total wire length on LAYER metal4 = 22531 um.
#Total wire length on LAYER metal5 = 8546 um.
#Total wire length on LAYER metal6 = 839 um.
#Total wire length on LAYER metal7 = 41 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 35314
#Up-Via Summary (total 35314):
#           
#-----------------------
#  Metal 1        15773
#  Metal 2        14302
#  Metal 3         4388
#  Metal 4          768
#  Metal 5           82
#  Metal 6            1
#-----------------------
#                 35314 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 4.00 (Mb)
#Total memory = 280.00 (Mb)
#Peak memory = 334.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:47
#Increased memory = -3.00 (Mb)
#Total memory = 274.00 (Mb)
#Peak memory = 334.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May  5 12:03:25 2019
#
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'cpu32' of instances=12835 and nets=4060 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design cpu32.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./cpu32_zjDJ4y_28515.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 274.6M)
Creating parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0033% (CPU Time= 0:00:00.1  MEM= 275.6M)
Extracted 20.0043% (CPU Time= 0:00:00.1  MEM= 275.6M)
Extracted 30.0033% (CPU Time= 0:00:00.1  MEM= 275.6M)
Extracted 40.0043% (CPU Time= 0:00:00.2  MEM= 275.6M)
Extracted 50.0033% (CPU Time= 0:00:00.2  MEM= 275.6M)
Extracted 60.0043% (CPU Time= 0:00:00.3  MEM= 275.6M)
Extracted 70.0033% (CPU Time= 0:00:00.3  MEM= 275.6M)
Extracted 80.0043% (CPU Time= 0:00:00.4  MEM= 275.6M)
Extracted 90.0033% (CPU Time= 0:00:00.5  MEM= 275.6M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 275.6M)
Nr. Extracted Resistors     : 81190
Nr. Extracted Ground Cap.   : 85103
Nr. Extracted Coupling Cap. : 180496
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 274.6M)
Creating parasitic data file './cpu32_zjDJ4y_28515.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './cpu32_zjDJ4y_28515.rcdb.d'. 4040 times net's RC data read were performed.
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 274.562M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 275.1M, InitMEM = 275.1M)
Start delay calculation (mem=275.062M)...
delayCal using detail RC...
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 277.6M)
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=277.578M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 277.6M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          12835

Ports/Pins                            69
    metal layer metal2                22
    metal layer metal3                35
    metal layer metal4                 3
    metal layer metal5                 7
    metal layer metal6                 1
    metal layer metal7                 1

Nets                               46194
    metal layer metal1              4996
    metal layer metal2             25200
    metal layer metal3             12274
    metal layer metal4              3190
    metal layer metal5               485
    metal layer metal6                48
    metal layer metal7                 1

    Via Instances                  35314

Special Nets                         194
    metal layer metal1               190
    metal layer metal2                 4

    Via Instances                    132

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  81
    metal layer metal1                 2
    metal layer metal2                22
    metal layer metal3                35
    metal layer metal4                 6
    metal layer metal5                14
    metal layer metal6                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './cpu32_zjDJ4y_28515.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.6  MEM= 281.5M)
Closing parasitic data file './cpu32_zjDJ4y_28515.rcdb.d'. 4040 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 277.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.6  MEM: 67.9M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun May  5 12:03:31 2019

Design Name: cpu32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (231.3200, 233.5200)
Error Limit = 1000; Warning Limit = 50
Check all nets
Time Elapsed: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun May  5 12:03:31 2019
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.500M)

<CMD> reportGateCount -limit 0 -outfile area.final
Gate area 2.8158 um^2
[0] cpu32 Gates=4915 Cells=4982 Area=13839.7 um^2
<CMD> report_power -outfile power.final


CPE found ground net: gnd
CPE found power net: vdd  voltage: 1.1V
**WARN: (ENCCTE-291):	FILL_1 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_2 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_3 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_4 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_5 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_6 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_7 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_8 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_9 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_10 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_11 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_12 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_13 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_14 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_15 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_16 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_17 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_18 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_19 is a physical only instance and is ignored.
**WARN: (ENCCTE-291):	FILL_20 is a physical only instance and is ignored.
**WARN: (EMS-62):	Message <ENCCTE-291> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
INFO (POWER-1606): Found clock 'clk' with frequency 250MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT)
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 5%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 10%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 15%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 20%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 25%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 30%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 35%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 40%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 45%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 50%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 55%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 60%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 65%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 70%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 75%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 80%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 85%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 90%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 95%

Finished Levelizing
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT)

Starting Activity Propagation
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 5%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 10%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 15%
2019-May-05 12:03:31 (2019-May-05 17:03:31 GMT): 20%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 25%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 30%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 35%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 40%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 45%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 50%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 55%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 60%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 65%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 70%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 75%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 80%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 85%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 90%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 95%

Finished Activity Propagation
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT)

Starting Calculating power
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT)

Calculating power dissipation...

 ... Calculating switching power
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 5%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 10%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 15%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 20%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 25%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 30%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 35%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 40%
 ... Calculating internal and leakage power
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 45%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 50%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 55%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 60%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 65%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 70%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 75%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 80%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 85%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 90%
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT): 95%

Finished Calculating power
2019-May-05 12:03:32 (2019-May-05 17:03:32 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       4.472      55.84%
Total Switching Power:       3.469      43.31%
Total Leakage Power:     0.06818     0.8512%
Total Power:        8.01
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:01 : peak memory (564M) 
Output file is power.final.

*** Memory Usage v#1 (Current mem = 343.051M, initial mem = 46.066M) ***
--- Ending "Encounter" (totcpu=0:01:22, real=0:01:38, mem=343.1M) ---
