`ifndef PCIE_PKG_SV// é˜²æ­¢é‡å¤åŒ…å«
`define PCIE_PKG_SV// åŒ…å«ä¿æŠ¤å®
`include "uvm_macros.svh"// å¼•å…¥ UVM å®å®šä¹‰
//æ•´ä¸ªæ–‡ä»¶æ˜¯ä¸€ä¸ª SystemVerilog åŒ…ï¼ˆpackageï¼‰ï¼Œç”¨äºå®šä¹‰ PCIe ç›¸å…³çš„æšä¸¾ç±»å‹ã€åˆ†æç«¯å£ã€åºåˆ—é¡¹ç±»ã€è¦†ç›–ç‡é‡‡é›†ç»„ä»¶ã€sequencerã€driver å’Œ monitor ç­‰ã€‚
package pcie_pkg;
  import uvm_pkg::*;// å¼•å…¥ UVM åŒ…å®å®šä¹‰
  typedef enum bit [1:0] {// å®šä¹‰ä¸€ä¸ªæšä¸¾ç±»å‹ tlp_type_eï¼Œè¡¨ç¤º TLP çš„äº‹åŠ¡ç±»å‹ã€‚æšä¸¾ç±»å‹æ˜¯ SystemVerilog ä¸­çš„ä¸€ç§æ•°æ®ç±»å‹ï¼Œç”¨äºå®šä¹‰ä¸€ç»„å‘½åçš„å¸¸é‡ã€‚è¿™é‡Œå®šä¹‰äº†å››ç§ TLP äº‹åŠ¡ç±»å‹ï¼šå†…å­˜è¯»ã€å†…å­˜å†™ã€é…ç½®è¯»å’Œé…ç½®å†™ã€‚

    TLP_MRd   = 2'd0,//TLP_MRd è¡¨ç¤ºå†…å­˜è¯»äº‹åŠ¡ï¼Œå€¼ä¸º 2'b00
    TLP_MWr   = 2'd1,// TLP_MWr è¡¨ç¤ºå†…å­˜å†™äº‹åŠ¡ï¼Œå€¼ä¸º 2'b01
    TLP_CfgRd = 2'd2,// TLP_CfgRd è¡¨ç¤ºé…ç½®è¯»äº‹åŠ¡ï¼Œå€¼ä¸º 2'd2
    TLP_CfgWr = 2'd3// TLP_CfgWr è¡¨ç¤ºé…ç½®å†™äº‹åŠ¡ï¼Œå€¼ä¸º 2'd3
  } tlp_type_e;//æšä¸¾ç±»å‹æ˜¯ SystemVerilog ä¸­çš„ä¸€ç§æ•°æ®ç±»å‹ï¼Œç”¨äºå®šä¹‰ä¸€ç»„å‘½åçš„å¸¸é‡ã€‚è¿™é‡Œå®šä¹‰äº†å››ç§ TLP äº‹åŠ¡ç±»å‹ï¼šå†…å­˜è¯»ã€å†…å­˜å†™ã€é…ç½®è¯»å’Œé…ç½®å†™ã€‚

  //  BAR/CFG å¸¸é‡
  localparam logic [63:0] CFG_BAR0_BASE_ADDR = 64'hFFFF_FF00;
  localparam logic [63:0] CFG_BAR0_SIZE_ADDR = 64'hFFFF_FF08;
  localparam int unsigned DEFAULT_BAR0_SIZE  = 4096;      // 4KB
  localparam logic [31:0] ERR_CODE_ILLEGAL   = 32'hE11E_BADC;
  localparam logic [63:0] MSI_ADDR = 64'hFEE0_0000_0000_1000;

  // -------- åˆ†æç«¯å£å£°æ˜ --------
  `uvm_analysis_imp_decl(_req)//å®šä¹‰ä¸€ä¸ªåˆ†æç«¯å£ï¼Œåå­—æ˜¯ _reqï¼Œç”¨äºæ¥æ”¶è¯·æ±‚ TLPã€‚`uvm_analysis_imp_declæ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºå£°æ˜ä¸€ä¸ªåˆ†æç«¯å£çš„å®ç°ç±»ã€‚
  `uvm_analysis_imp_decl(_cpl)// å®šä¹‰ä¸€ä¸ªåˆ†æç«¯å£ï¼Œåå­—æ˜¯ _cplï¼Œç”¨äºæ¥æ”¶å®Œæˆ TLPã€‚`uvm_analysis_imp_declæ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºå£°æ˜ä¸€ä¸ªåˆ†æç«¯å£çš„å®ç°ç±»ã€‚
  // -------- seq_itemï¼ˆä¸€ä¸ªTLPï¼‰ --------
  class pcie_seq_item extends uvm_sequence_item;//è¿™ä¸ªclass æ˜¯ä¸€ä¸ª UVM åºåˆ—é¡¹ç±»ï¼Œç»§æ‰¿è‡ª uvm_sequence_itemã€‚å®ƒè¡¨ç¤ºä¸€ä¸ª PCIe äº‹åŠ¡ï¼ˆTLPï¼‰ï¼ŒåŒ…å«äº† TLP çš„å„ç§å­—æ®µï¼Œå¦‚ç±»å‹ã€åœ°å€ã€é•¿åº¦ã€æ ‡ç­¾å’Œæ•°æ®ç­‰ã€‚
    rand tlp_type_e     tlp_type;// ä¸€ä¸ªå¯éšæœºåŒ–çš„æšä¸¾å­—æ®µï¼Œè¡¨ç¤º TLP çš„äº‹åŠ¡ç±»å‹ï¼Œåå­—æ˜¯ tlp_typeã€‚å®ƒçš„ç±»å‹æ˜¯ä¹‹å‰å®šä¹‰çš„æšä¸¾ç±»å‹ tlp_type_eã€‚
    rand bit [63:0]     addr;//å®šä¹‰äº†ä¸€ä¸ªå¯éšæœºåŒ–çš„ 64 ä½åœ°å€å­—æ®µï¼Œè¡¨ç¤º TLP çš„ç›®æ ‡åœ°å€ã€‚è¿™ä¸ªå­—æ®µçš„åå­—æ˜¯ addrã€‚
    rand bit [9:0]      len_dw;// å®šä¹‰äº†ä¸€ä¸ªå¯éšæœºåŒ–çš„ 10 ä½é•¿åº¦å­—æ®µï¼Œè¡¨ç¤º TLP çš„ä¼ è¾“é•¿åº¦ï¼Œä»¥ DWï¼ˆåŒå­—ï¼‰ä¸ºå•ä½ã€‚è¿™ä¸ªå­—æ®µçš„åå­—æ˜¯ len_dwã€‚
    rand bit [7:0]      tag;// å®šä¹‰äº†ä¸€ä¸ªå¯éšæœºåŒ–çš„ 8 ä½æ ‡ç­¾å­—æ®µï¼Œè¡¨ç¤º TLP çš„æ ‡ç­¾ã€‚è¿™ä¸ªå­—æ®µçš„åå­—æ˜¯ tagã€‚
    rand bit [31:0]     data;   // å®šä¹‰äº†ä¸€ä¸ªå¯éšæœºåŒ–çš„ 32 ä½æ•°æ®å­—æ®µï¼Œè¡¨ç¤º TLP çš„æ•°æ®ã€‚è¿™ä¸ªå­—æ®µçš„åå­—æ˜¯ dataã€‚
    bit                 retrain_toggle; // [LTSSM-ADD] ç”±åºåˆ—æ§åˆ¶æ˜¯å¦åœ¨è¯¥äº‹åŠ¡å‰è§¦å‘ä¸€æ¬¡é‡è®­ç»ƒï¼Œé»˜è®¤ 0

    `uvm_object_utils_begin(pcie_seq_item)// æ³¨å†Œ pcie_seq_item ç±»ä¸º UVM å¯¹è±¡ï¼Œ`uvm_object_utils_begin æ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºæ³¨å†Œ UVM å¯¹è±¡ç±»ï¼Œä½¿å…¶å¯ä»¥åœ¨ UVM ç¯å¢ƒä¸­ä½¿ç”¨ã€‚
      `uvm_field_enum(tlp_type_e, tlp_type, UVM_ALL_ON)// æ³¨å†Œ tlp_type å­—æ®µä¸ºæšä¸¾ç±»å‹ tlp_type_eï¼ŒUVM_ALL_ON è¡¨ç¤ºè¯¥å­—æ®µåœ¨æ‰€æœ‰é˜¶æ®µéƒ½å¯ç”¨ã€‚`uvm_field_enum æ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºæ³¨å†Œæšä¸¾ç±»å‹å­—æ®µã€‚
      `uvm_field_int(addr,  UVM_ALL_ON)// æ³¨å†Œ addr å­—æ®µä¸º 64 ä½æ•´æ•°ï¼ŒUVM_ALL_ON è¡¨ç¤ºè¯¥å­—æ®µåœ¨æ‰€æœ‰é˜¶æ®µéƒ½å¯ç”¨ã€‚`uvm_field_int æ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºæ³¨å†Œæ•´æ•°ç±»å‹å­—æ®µã€‚
      `uvm_field_int(len_dw,UVM_ALL_ON)// æ³¨å†Œ len_dw å­—æ®µä¸º 10 ä½æ•´æ•°ï¼ŒUVM_ALL_ON è¡¨ç¤ºè¯¥å­—æ®µåœ¨æ‰€æœ‰é˜¶æ®µéƒ½å¯ç”¨ã€‚
      `uvm_field_int(tag,   UVM_ALL_ON)// æ³¨å†Œ tag å­—æ®µä¸º 8 ä½æ•´æ•°ï¼ŒUVM_ALL_ON è¡¨ç¤ºè¯¥å­—æ®µåœ¨æ‰€æœ‰é˜¶æ®µéƒ½å¯ç”¨ã€‚
      `uvm_field_int(data,  UVM_ALL_ON)// æ³¨å†Œ data å­—æ®µä¸º 32 ä½æ•´æ•°ï¼ŒUVM_ALL_ON è¡¨ç¤ºè¯¥å­—æ®µåœ¨æ‰€æœ‰é˜¶æ®µéƒ½å¯ç”¨ã€‚
      `uvm_field_int(retrain_toggle, UVM_BIN) // [LTSSM-ADD]
    `uvm_object_utils_end// å®Œæˆæ³¨å†Œ

    function new(string name="pcie_seq_item"); // æ„é€ å‡½æ•°ï¼Œæ¥å—ä¸€ä¸ªå¯é€‰çš„å­—ç¬¦ä¸²å‚æ•° nameï¼Œé»˜è®¤ä¸º "pcie_seq_item"
      super.new(name); // è°ƒç”¨çˆ¶ç±»çš„æ„é€ å‡½æ•°ï¼Œä¼ å…¥ name å‚æ•°ã€‚
      retrain_toggle = 1'b0; // [LTSSM-ADD] ç¼ºçœä¸è§¦å‘é‡è®­ç»ƒ
    endfunction// æ„é€ å‡½æ•°ç»“æŸ
    constraint c_len {// å®šä¹‰ä¸€ä¸ªçº¦æŸ c_lenï¼Œç”¨äºé™åˆ¶ len_dw çš„å–å€¼èŒƒå›´ã€‚è¢«å¼•ç”¨åœ¨ pcie_if.sv ä¸­çš„ covergroup cg_req çš„ cp_len è¦†ç›–ç‚¹ã€‚
      len_dw inside {1,2,4,8,16};// é™åˆ¶ len_dw çš„å–å€¼èŒƒå›´ä¸º 1, 2, 4, 8, 16, 32, 64
       } // é™åˆ¶ len_dw çš„å–å€¼èŒƒå›´ä¸º 1 åˆ° 4
  endclass

  // ------------------------------------------------------------
  // è¦†ç›–ç‡é‡‡é›†ç»„ä»¶ï¼špcie_coverage
  // æ”¾åœ¨åŒ…é‡Œï¼Œå¤–éƒ¨ç”¨ pcie_pkg::pcie_coverage å³å¯å¼•ç”¨
  // ------------------------------------------------------------
  class pcie_coverage extends uvm_component;
    `uvm_component_utils(pcie_coverage)//

    // ä» monitor/scoreboard æ¥äº‹åŠ¡
    uvm_analysis_imp_req #(pcie_seq_item, pcie_coverage) imp_req;// å®šä¹‰ä¸€ä¸ªåˆ†æç«¯å£ imp_reqï¼Œç”¨äºæ¥æ”¶è¯·æ±‚ TLPã€‚uvm_analysis_imp_req æ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºå£°æ˜ä¸€ä¸ªåˆ†æç«¯å£çš„å®ç°ç±»ã€‚
    uvm_analysis_imp_cpl #(pcie_seq_item, pcie_coverage) imp_cpl;// å®šä¹‰ä¸€ä¸ªåˆ†æç«¯å£ imp_cplï¼Œç”¨äºæ¥æ”¶å®Œæˆ TLPã€‚uvm_analysis_imp_cpl æ˜¯ä¸€ä¸ªå®ï¼Œç”¨äºå£°æ˜ä¸€ä¸ªåˆ†æç«¯å£çš„å®ç°ç±»ã€‚

    // æ˜¯å¦å¯¹å®ŒæˆåŒ…ä¹Ÿé‡‡æ ·ï¼ˆå¯å…³ï¼‰
    bit enabled_cpl_cov = 1;//ä¸º 1 æ—¶ï¼Œå¯¹ Cpl æ–¹å‘ä¹Ÿé‡‡æ ·ï¼›ä¸º 0 æ—¶åªé‡‡ req ä¾§ã€‚è¿™ä¸ªå¼€å…³åœ¨ write_cpl() é‡Œç”¨åˆ°ã€‚

    // ---- è¦†ç›–ï¼šè¯·æ±‚ TLP ----
    covergroup cg_req with function sample(pcie_seq_item tr);//å®šä¹‰ä¸€ä¸ª covergroupï¼Œåå­— cg_reqã€‚with function sample(pcie_seq_item tr)ï¼šè¡¨ç¤ºä¸æ˜¯è‡ªåŠ¨è§¦å‘ï¼Œè€Œæ˜¯æ˜¾å¼è°ƒç”¨ cg_req.sample(tr) æ—¶æ‰é‡‡æ ·
      option.per_instance = 1;//æ¯ä¸ªå®ä¾‹ç‹¬ç«‹ç»Ÿè®¡è¦†ç›–ç‡

      // 1) ç±»å‹
      cp_type : coverpoint tr.tlp_type {// å®šä¹‰ä¸€ä¸ªè¦†ç›–ç‚¹ cp_typeï¼Œé‡‡æ · tr.tlp_type ä¿¡å·ã€‚
        bins MRd   = {TLP_MRd};// åœ¨ cp_type ä¸‹é¢å»ºç«‹ä¸€ä¸ªåä¸º MRd çš„ binï¼Œå–å€¼é›†åˆæ˜¯æšä¸¾å¸¸é‡ TLP_MRdã€‚å½“ tr.tlp_type == TLP_MRd ä¸”æ­¤æ—¶å‘ç”Ÿäº† sampleï¼Œè¿™ä¸ª bin çš„å‘½ä¸­æ•° +1
        bins MWr   = {TLP_MWr};
        bins CfgRd = {TLP_CfgRd};
        bins CfgWr = {TLP_CfgWr};
      }

      // 2) é•¿åº¦ï¼ˆDWï¼‰
      cp_len : coverpoint tr.len_dw iff (tr.len_dw != 0){// å®šä¹‰ä¸€ä¸ªè¦†ç›–ç‚¹ cp_lenï¼Œé‡‡æ · tr.len_dw ä¿¡å·ï¼Œä½†ä»…å½“ tr.len_dw ä¸ä¸º 0 æ—¶æ‰é‡‡æ ·
        bins len_1      = {1};
        bins len_2_4    = {[2:4]};
        bins len_5_8    = {[5:8]};
        bins len_9_16   = {[9:16]};
        //bins len_17_64  = {[17:64]};
        //bins len_65_256 = {[65:256]};
        ignore_bins len_gt16 = {[17:1023]};
        //illegal_bins len_huge   = {[257:$]};
      }

      // 3) åœ°å€èŒƒå›´ï¼ˆæŒ‰ä½ ç›®å‰è®¾è®¡å…ˆç²—åˆ†ï¼›ä¹‹åå¯æ›¿æ¢ä¸º BAR/çª—å£ï¼‰
      cp_addr_rng : coverpoint tr.addr[31:0] {// å®šä¹‰ä¸€ä¸ªè¦†ç›–ç‚¹ cp_addr_rngï¼Œé‡‡æ · tr.addr çš„ä½ 32 ä½
        bins R_LOW   = {[32'h0000_0000 : 32'h0000_FFFF]};
        bins R_MID   = {[32'h0001_0000 : 32'h000F_FFFF]};
        bins R_HIGH  = {[32'h0010_0000 : 32'h0FFF_FFFF]};
        bins R_MMIOH = {[32'h1000_0000 : 32'hFFFF_FFFF]};
      }

      // äº¤å‰
      x_type_len  : cross cp_type, cp_len{// å®šä¹‰ä¸€ä¸ªäº¤å‰è¦†ç›–ç‚¹ x_type_lenï¼Œäº¤å‰é‡‡æ · cp_type å’Œ cp_len
      // CfgRd/CfgWr åªå…è®¸ L1ï¼Œå…¶ä»–é•¿åº¦å¿½ç•¥
        ignore_bins cfg_len_invalid =// å¦‚æœ cp_type ä¸º CfgRd æˆ–è€… CfgWrï¼Œä¸” cp_len ä¸º [2:4] æˆ–è€… [5:8] æˆ–è€… [9:16]çš„æ—¶å€™ï¼Œå¿½ç•¥
          binsof(cp_type) intersect {TLP_CfgRd, TLP_CfgWr} &&
          binsof(cp_len)  intersect {[2:4], [5:8], [9:16]};
          //ignore_bins len_gt16_cross = binsof(cp_len) intersect {[17:256]};
      }
      x_type_addr : cross cp_type, cp_addr_rng;// å®šä¹‰ä¸€ä¸ªäº¤å‰è¦†ç›–ç‚¹ x_type_addrï¼Œäº¤å‰é‡‡æ · cp_type å’Œ cp_addr_rng
    endgroup

    // ---- è¦†ç›–ï¼šå®ŒæˆåŒ…ï¼ˆç¤ºä¾‹ï¼‰----
    covergroup cg_cpl with function sample(pcie_seq_item tr);// å®šä¹‰ä¸€ä¸ª covergroupï¼Œåå­— cg_cplã€‚with function sample(pcie_seq_item tr)ï¼šè¡¨ç¤ºä¸æ˜¯è‡ªåŠ¨è§¦å‘ï¼Œè€Œæ˜¯æ˜¾å¼è°ƒç”¨ cg_cpl.sample(tr) æ—¶æ‰é‡‡æ ·
      option.per_instance = 1;// æ¯ä¸ªå®ä¾‹ç‹¬ç«‹ç»Ÿè®¡è¦†ç›–ç‡
      cp_cpl_tag : coverpoint tr.tag {// å®šä¹‰ä¸€ä¸ªè¦†ç›–ç‚¹ cp_cpl_tagï¼Œé‡‡æ · tr.tag ä¿¡å·ã€‚
        bins tags[] = {[0:63]};             // åªç»Ÿè®¡ 0..63
        ignore_bins above63 = {[64:255]};   // å…¶ä»–å¿½ç•¥
      }
    endgroup

    // æ„é€ 
    function new(string name="pcie_coverage", uvm_component parent=null);
      super.new(name, parent);
      imp_req = new("imp_req", this);
      imp_cpl = new("imp_cpl", this);
      cg_req = new();
      cg_cpl = new();
    endfunction

    // analysis_imp å›è°ƒ
    function void write_req(pcie_seq_item tr);// å½“åˆ†æç«¯å£ imp_req æ¥æ”¶åˆ°ä¸€ä¸ª pcie_seq_item æ—¶è°ƒç”¨
      cg_req.sample(tr);// é‡‡æ · cg_reqï¼Œè®°å½•å½“å‰è¯·æ±‚ TLP çš„è¦†ç›–ä¿¡æ¯
    endfunction

    function void write_cpl(pcie_seq_item tr);// å½“åˆ†æç«¯å£ imp_cpl æ¥æ”¶åˆ°ä¸€ä¸ª pcie_seq_item æ—¶è°ƒç”¨
      if (enabled_cpl_cov) cg_cpl.sample(tr);// å¦‚æœ enabled_cpl_cov ä¸º 1ï¼Œåˆ™é‡‡æ · cg_cplï¼Œè®°å½•å½“å‰å®Œæˆ TLP çš„è¦†ç›–ä¿¡æ¯
    endfunction

    function void final_phase(uvm_phase phase);// åœ¨ final é˜¶æ®µæ‰“å°è¦†ç›–ç‡ä¿¡æ¯
      real cg  = cg_req.get_inst_coverage();//cgæ˜¯ cg_req çš„å®ä¾‹è¦†ç›–ç‡ï¼Œcg_req.get_inst_coverage() è¿”å› cg_req çš„å®ä¾‹è¦†ç›–ç‡ã€‚real cg æ˜¯ä¸€ä¸ªå®æ•°ç±»å‹ï¼Œç”¨äºå­˜å‚¨è¦†ç›–ç‡ç™¾åˆ†æ¯”ã€‚get_inst_coverage() æ–¹æ³•è¿”å›å½“å‰è¦†ç›–ç»„çš„å®ä¾‹è¦†ç›–ç‡ã€‚
      real ct  = cg_req.cp_type.get_coverage();// ct æ˜¯ cp_type çš„è¦†ç›–ç‡ï¼Œcg_req.cp_type.get_coverage() è¿”å› cp_type çš„è¦†ç›–ç‡ã€‚get_coverage() æ–¹æ³•è¿”å›å½“å‰è¦†ç›–ç‚¹çš„è¦†ç›–ç‡ç™¾åˆ†æ¯”ã€‚
      real cl  = cg_req.cp_len.get_coverage();// cl æ˜¯ cp_len çš„è¦†ç›–ç‡ï¼Œcg_req.cp_len.get_coverage() è¿”å› cp_len çš„è¦†ç›–ç‡ã€‚
      real ca  = cg_req.cp_addr_rng.get_coverage();// ca æ˜¯ cp_addr_rng çš„è¦†ç›–ç‡ï¼Œcg_req.cp_addr_rng.get_coverage() è¿”å› cp_addr_rng çš„è¦†ç›–ç‡ã€‚
      real cx1 = cg_req.x_type_len.get_coverage();// cx1 æ˜¯ cg_req.x_type_len çš„è¦†ç›–ç‡ï¼Œcg_req.x_type_len.get_coverage() è¿”å› cg_req.x_type_len çš„è¦†ç›–ç‡ã€‚
      real cx2 = cg_req.x_type_addr.get_coverage();// cx2 æ˜¯ cg_req.x_type_addr çš„è¦†ç›–ç‡ï¼Œcg_req.x_type_addr.get_coverage() è¿”å› cg_req.x_type_addr çš„è¦†ç›–ç‡ã€‚
      real cpl = cg_cpl.get_inst_coverage();// cpl æ˜¯ cg_cpl çš„å®ä¾‹è¦†ç›–ç‡ï¼Œcg_cpl.get_inst_coverage() è¿”å› cg_cpl çš„å®ä¾‹è¦†ç›–ç‡ã€‚
      `uvm_info("COV",// æ‰“å°è¦†ç›–ç‡ä¿¡æ¯
        $sformatf("REQ_CG=%.1f%%  (type=%.1f%%, len=%.1f%%, addr=%.1f%%, x_type_len=%.1f%%, x_type_addr=%.1f%%)  |  CPL_CG=%.1f%%",
                  cg, ct, cl, ca, cx1, cx2, cpl),// ä½¿ç”¨ $sformatf æ ¼å¼åŒ–å­—ç¬¦ä¸²ï¼Œè¾“å‡ºè¦†ç›–ç‡ä¿¡æ¯
        UVM_NONE)// UVM_NONE è¡¨ç¤ºæ²¡æœ‰ç‰¹å®šçš„æ—¥å¿—çº§åˆ«ï¼Œè¿™é‡Œä½¿ç”¨é»˜è®¤çº§åˆ«
    endfunction

  endclass

  // -------- sequencer --------
  class pcie_sequencer extends uvm_sequencer #(pcie_seq_item);// å®šä¹‰ä¸€ä¸ª sequencer ç±» pcie_sequencerï¼Œç»§æ‰¿è‡ª uvm_sequencerï¼Œæ¨¡æ¿å‚æ•°ä¸º pcie_seq_itemã€‚
    `uvm_component_utils(pcie_sequencer)// æ³¨å†Œ pcie_sequencer ç±»
    function new(string n, uvm_component p);// æ„é€ å‡½æ•°ï¼Œæ¥å—ä¸€ä¸ªå­—ç¬¦ä¸²å‚æ•° n å’Œä¸€ä¸ª uvm_component p
      super.new(n,p);// è°ƒç”¨çˆ¶ç±»çš„æ„é€ å‡½æ•°ï¼Œä¼ å…¥ n å’Œ p å‚æ•°ã€‚
    endfunction
  endclass//è¿™ä¸ªç±»ç”¨äºå¤„ç† PCIe äº‹åŠ¡çš„åºåˆ—é¡¹ï¼Œç»§æ‰¿è‡ª UVM çš„ uvm_sequencer ç±»ã€‚

  // -------- driverï¼šæŠŠ item æ˜ å°„åˆ° pcie_if --------
  class pcie_driver extends uvm_driver #(pcie_seq_item);//è¿™ä¸ªdriverå®ç°äº† PCIe äº‹åŠ¡çš„é©±åŠ¨åŠŸèƒ½ï¼ŒæŠŠ pcie_seq_item è½¬æ¢ä¸º pcie_if æ¥å£çš„ä¿¡å·ï¼Œå¹¶é©±åŠ¨å®ƒä»¬ã€‚task drive_req(pcie_seq_item tr) æ˜¯é©±åŠ¨çš„æ ¸å¿ƒä»»åŠ¡ï¼Œå°† pcie_seq_item è½¬æ¢ä¸º pcie_if æ¥å£çš„ä¿¡å·ï¼Œå¹¶é©±åŠ¨å®ƒä»¬ã€‚
    `uvm_component_utils(pcie_driver)// æ³¨å†Œ pcie_driver ç±»
    virtual pcie_if vif;// å£°æ˜ä¸€ä¸ªè™šæ‹Ÿæ¥å£ vifï¼Œç”¨äºé©±åŠ¨ pcie_if æ¥å£

    //bit sva_injected_once = 0; // [ADD] æ ‡è®°ï¼šåªè§¦å‘ä¸€æ¬¡è¿è§„

    function new(string n, uvm_component p);//è¿™ä¸ªfunctionçš„åŠŸèƒ½æ˜¯æ„é€ å‡½æ•°ï¼Œæ¥å—ä¸€ä¸ªå­—ç¬¦ä¸²å‚æ•° n å’Œä¸€ä¸ª uvm_component pã€‚
      super.new(n,p);//
    endfunction

    function void build_phase(uvm_phase phase);//è¿™ä¸ªfunctionçš„åŠŸèƒ½æ˜¯åœ¨æ„å»ºé˜¶æ®µè·å–è™šæ‹Ÿæ¥å£ vif çš„å¥æŸ„ã€‚
      super.build_phase(phase);
      if(!uvm_config_db#(virtual pcie_if)::get(this, "", "vif", vif))// ä»é…ç½®æ•°æ®åº“è·å–è™šæ‹Ÿæ¥å£ vif
        `uvm_fatal("NOVIF","pcie_if not set")// å¦‚æœæ²¡æœ‰è®¾ç½® vifï¼Œåˆ™æŠ¥é”™
    endfunction

  task drive_req(pcie_seq_item tr);// ä»»åŠ¡ drive_req çš„åŠŸèƒ½æ˜¯å°† pcie_seq_item è½¬æ¢ä¸º pcie_if æ¥å£çš„ä¿¡å·ï¼Œå¹¶é©±åŠ¨å®ƒä»¬ã€‚
    // [LTSSM-ADD] å…ˆå¤„ç† LTSSMï¼šå¿…è¦æ—¶è§¦å‘ä¸€æ¬¡é‡è®­ç»ƒï¼Œå¹¶ç­‰é“¾è·¯å¯ç”¨
    @(posedge vif.clk);
    if (tr.retrain_toggle) begin
      `uvm_info(get_type_name(), "Inject retrain before TX", UVM_MEDIUM)
      fork vif.do_retrain(5); join_none
    end
      // ç­‰é“¾è·¯è¿›å…¥å¯æ”¶å‘çª—å£
      wait (vif.link_up && !vif.link_retrain);
    //bit entered_wait;
    //entered_wait = 0;
    // å…ˆå‡†å¤‡å¥½å­—æ®µ
    @(negedge vif.clk);//åœ¨è¿™ä¸€æ‹å¯¹ä»¥ä¸‹ä¿¡å·èµ‹å€¼ï¼Œç¡®ä¿åœ¨ negedge æ—¶ä¿¡å·ç¨³å®š
    vif.req_type <= tlp_type_e'(tr.tlp_type);// å°† tr.tlp_type è½¬æ¢ä¸º tlp_type_e æšä¸¾ç±»å‹ï¼Œã€‚'æ˜¯ SystemVerilog ä¸­çš„ç±»å‹è½¬æ¢è¿ç®—ç¬¦ï¼Œç”¨äºå°†ä¸€ä¸ªå€¼è½¬æ¢ä¸ºæŒ‡å®šçš„ç±»å‹ã€‚ä¼ ç»™äº† vif.req_type ä¿¡å·ã€‚
    vif.req_addr <= tr.addr[31:0];// å°† tr.addr çš„ä½ 32 ä½èµ‹å€¼ç»™ vif.req_addr ä¿¡å·ã€‚
    vif.req_len  <= tr.len_dw;// å°† tr.len_dw èµ‹å€¼ç»™ vif.req_len ä¿¡å·ã€‚
    vif.req_tag  <= tr.tag;// å°† tr.tag èµ‹å€¼ç»™ vif.req_tag ä¿¡å·ã€‚
    vif.req_data <= tr.data;// å°† tr.data èµ‹å€¼ç»™ vif.req_data ä¿¡å·ã€‚
    @(posedge vif.clk);      // è®©åœ°å€å…ˆâ€œç¨³å®šâ€æ»¡ä¸€ä¸ªå‘¨æœŸ
    @(negedge vif.clk);     // åœ¨ negedge æ—¶å¼€å§‹æ¡æ‰‹
    vif.req_valid <= 1'b1;             // [CHANGED] åœ¨ negedge æ‹‰é«˜


    do @(posedge vif.clk); while (!vif.req_ready);// ç­‰å¾… req_ready æ‹‰é«˜

    @(negedge vif.clk);// åœ¨ negedge æ—¶å®Œæˆæ¡æ‰‹
    vif.req_valid <= 1'b0;                      // åœ¨ negedge æ‹‰ä½ï¼Œé¿å…åŒæ‹é‡‡æ ·ç«æ€
    @(posedge vif.clk);
    // =========================
    // å…³é”®ï¼šä¿è¯å…ˆè¿›å…¥ç­‰å¾…æœŸ (valid=1 && ready=0)
    // ç­–ç•¥ï¼šåªåœ¨â€œè§‚å¯Ÿåˆ° ready==0 çš„ posedgeâ€åï¼Œäºéšåçš„ negedge æ‹‰é«˜ validï¼›
    // å¦‚æœä¸‹ä¸€æ‹å‘ç° ready==1ï¼Œæ’¤é”€è¿™æ¬¡å°è¯•ï¼Œç»§ç»­ç­‰ä¸‹ä¸€æ¬¡ ready==0ã€‚
    // =========================
      // â€”â€” ç¡®ä¿è¿›å…¥ç­‰å¾…æœŸ(valid=1 && ready=0)
      //do begin
        //@(posedge vif.clk);
        //if (vif.req_ready == 1'b0) begin
          //@(negedge vif.clk);
          //vif.req_valid <= 1'b1;
          //@(posedge vif.clk);
          //if (vif.req_valid && !vif.req_ready) entered_wait = 1;
          //else begin
            //@(negedge vif.clk);
            //vif.req_valid <= 1'b0;
          //end
        //end
      //end while (!entered_wait);

      //`ifndef NO_SVA_INJECT
  //`ifdef INJECT_VALID_DROP
      // è§¦å‘ a_req_valid_hold ï¼šç­‰å¾…æœŸæŠŠ valid æ‰ä¸€ä¸‹
      //@(negedge vif.clk);
      //vif.req_valid <= 1'b0;
      //`uvm_info(get_type_name(), $sformatf("SVA inject: drop valid during wait @%0t", $time), UVM_MEDIUM)
      //@(posedge vif.clk); @(posedge vif.clk);
      //@(negedge vif.clk);
      //vif.req_valid <= 1'b1; // æ¢å¤ï¼Œç»§ç»­æ¡æ‰‹

  //`elsif INJECT_ADDR_TOGGLE
      // è§¦å‘ a_req_addr_stable ï¼šç­‰å¾…æœŸæ”¹åœ°å€
      //@(negedge vif.clk);
      //vif.req_addr <= vif.req_addr ^ 32'h1;
      //`uvm_info(get_type_name(), $sformatf("SVA inject: toggle addr during wait @%0t", $time), UVM_MEDIUM)
      //@(posedge vif.clk); @(posedge vif.clk);

  //`elsif INJECT_DATA_TOGGLE
      // è§¦å‘ a_req_data_stable ï¼šç­‰å¾…æœŸæ”¹æ•°æ®
      //@(negedge vif.clk);
      //vif.req_data <= ~vif.req_data;
      //`uvm_info(get_type_name(), $sformatf("SVA inject: toggle data during wait @%0t", $time), UVM_MEDIUM)
      //@(posedge vif.clk); @(posedge vif.clk);

  //`elsif INJECT_TYPE_TOGGLE
      // è§¦å‘ a_req_type_stable ï¼šç­‰å¾…æœŸæ”¹ TLP ç±»å‹
      //@(negedge vif.clk);
      //vif.req_type <= (vif.req_type==TLP_MWr) ? TLP_MRd : TLP_MWr;
      //`uvm_info(get_type_name(), $sformatf("SVA inject: toggle type during wait @%0t", $time), UVM_MEDIUM)
      //@(posedge vif.clk); @(posedge vif.clk);

  //`else
      // æ²¡å¼€å…·ä½“æ³¨å…¥å®æ—¶ï¼Œé»˜è®¤åšåœ°å€å˜åŠ¨è¿ä¾‹ï¼ˆä¹Ÿå¯ä»¥æ”¹æˆä¸æ³¨å…¥ï¼‰
      //@(negedge vif.clk);
      //vif.req_addr <= vif.req_addr ^ 32'h1;
      //`uvm_info(get_type_name(), $sformatf("SVA inject: toggle addr during wait (default) @%0t", $time), UVM_MEDIUM)
      //@(posedge vif.clk); @(posedge vif.clk);
  //`endif
//`endif

      // æ­£å¸¸å®Œæˆæ¡æ‰‹

    endtask

    task run_phase(uvm_phase phase);
      vif.drive_defaults();                // åˆå§‹åŒ–æ¥å£é»˜è®¤å€¼
      vif.set_link_up(1'b1);               //  [ADDED] æ˜¾å¼æ‹‰èµ·é“¾è·¯ï¼Œé¿å…åˆšå¼€è·‘è¢«æ–­è¨€æ‹¦ä½
      forever begin
        pcie_seq_item tr;
        seq_item_port.get_next_item(tr);
        drive_req(tr);
        seq_item_port.item_done();
      end
    endtask
  endclass

  // -------- monitorï¼šé‡‡ REQ/CPL ä¸¤ä¸ªæ–¹å‘ --------
  class pcie_monitor extends uvm_monitor;
    `uvm_component_utils(pcie_monitor)// æ³¨å†Œ pcie_monitor ç±»
    virtual pcie_if vif;// å£°æ˜ä¸€ä¸ªè™šæ‹Ÿæ¥å£ vifï¼Œç”¨äºç›‘æ§ pcie_if æ¥å£
    uvm_analysis_port #(pcie_seq_item) ap_req; //å®šä¹‰äº†ä¸€ä¸ªåˆ†æç«¯å£ ap_reqï¼Œç”¨äºå‘é€è¯·æ±‚ TLPã€‚uvm_analysis_port æ˜¯ UVM ä¸­çš„ä¸€ä¸ªç±»ï¼Œç”¨äºå®šä¹‰åˆ†æç«¯å£ã€‚
    uvm_analysis_port #(pcie_seq_item) ap_cpl; // å®šä¹‰äº†ä¸€ä¸ªåˆ†æç«¯å£ ap_cplï¼Œç”¨äºå‘é€å®Œæˆ TLPã€‚
    function new(string n, uvm_component p);
      super.new(n,p);// è°ƒç”¨çˆ¶ç±»æ„é€ å‡½æ•°
      ap_req = new("ap_req", this); // åˆ›å»ºè¯·æ±‚åˆ†æç«¯å£
      ap_cpl = new("ap_cpl", this);// åˆ›å»ºå®Œæˆåˆ†æç«¯å£
    endfunction
    function void build_phase(uvm_phase phase);
      if(!uvm_config_db#(virtual pcie_if)::get(this, "", "vif", vif))// ä»é…ç½®æ•°æ®åº“è·å–è™šæ‹Ÿæ¥å£ vif
        `uvm_fatal("NOVIF","pcie_if not set")// å¦‚æœæ²¡æœ‰è®¾ç½® vifï¼Œåˆ™æŠ¥é”™
    endfunction
    task run_phase(uvm_phase phase);//åœ¨æ¯ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿çœ‹æ¡æ‰‹ï¼Œä¸€æ—¦å‘ç°æŸä¸ªæ–¹å‘ valid&&readyï¼Œå°±æŠŠé‚£ä¸€æ‹çš„å­—æ®µé‡‡ä¸‹æ¥ã€æ‹¼æˆä¸€ä¸ª pcie_seq_itemï¼Œç„¶åé€šè¿‡ analysis_portï¼ˆap_req/ap_cplï¼‰å¹¿æ’­ç»™ scoreboardã€coverage ç­‰è®¢é˜…è€…ã€‚
      bit req_hs, cpl_hs;      // å˜é‡æå‰å£°æ˜
      bit req_hs_d, cpl_hs_d;  // ä¸Šä¸€æ‹æ¡æ‰‹çŠ¶æ€

      forever begin//
        @(posedge vif.clk);//
        req_hs = (vif.req_valid && vif.req_ready);
        if (req_hs && !req_hs_d) begin//
          pcie_seq_item tr = pcie_seq_item::type_id::create("req_tr");// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡
          tr.tlp_type  = tlp_type_e'(vif.req_type);// æŠŠäº‹åŠ¡ç±»å‹è½¬æ¢ä¸ºæšä¸¾ç±»å‹
          tr.addr  = vif.req_addr;
          tr.len_dw= vif.req_len;
          tr.tag   = vif.req_tag;
          tr.data  = vif.req_data;
          `uvm_info("MON", $sformatf("CAP %s addr=0x%0h tag=%0d data=0x%08h",
             (tr.tlp_type==TLP_MWr)?"MWr":"MRd",
             tr.addr, tr.tag, tr.data), UVM_MEDIUM)
          ap_req.write(tr);
        end
        req_hs_d = req_hs;

        // --- å®Œæˆæ–¹å‘ï¼ˆCplDï¼šåŒæ ·åªåœ¨æ¡æ‰‹æ²¿é‡‡ä¸€æ¬¡ï¼‰ ---
        cpl_hs = (vif.cpl_valid && vif.cpl_ready);
        if (cpl_hs && !cpl_hs_d) begin//
          pcie_seq_item c = pcie_seq_item::type_id::create("cpl_tr");
          c.tlp_type = TLP_MRd; // ç”¨äºæ¯”å¯¹ï¼›è¯»çš„CplD
          c.tag  = vif.cpl_tag;
          c.data = vif.cpl_data;
          `uvm_info("MON", $sformatf("CAP CplD tag=%0d data=0x%08h",
                c.tag, c.data), UVM_MEDIUM)
          ap_cpl.write(c);
        end
        cpl_hs_d = cpl_hs;
      end
    endtask
  endclass

  // -------- agent --------
  class pcie_agent extends uvm_agent;
    `uvm_component_utils(pcie_agent)
    pcie_sequencer sqr; // å£°æ˜ä¸€ä¸ª pcie_sequencer å¯¹è±¡ sqrï¼Œç”¨äºå‘é€äº‹åŠ¡
    pcie_driver drv; // å£°æ˜ä¸€ä¸ª pcie_driver å¯¹è±¡ drvï¼Œç”¨äºé©±åŠ¨ pcie_if æ¥å£
    pcie_monitor mon;// å£°æ˜ä¸€ä¸ª pcie_monitor å¯¹è±¡ monï¼Œç”¨äºç›‘æ§ pcie_if æ¥å£
    function new(string n, uvm_component p); 
      super.new(n,p); 
    endfunction
    function void build_phase(uvm_phase phase);
      sqr = pcie_sequencer::type_id::create("sqr", this);// åˆ›å»ºä¸€ä¸ª pcie_sequencer å®ä¾‹ sqr
      drv = pcie_driver   ::type_id::create("drv", this);// åˆ›å»ºä¸€ä¸ª pcie_driver å®ä¾‹ drv
      mon = pcie_monitor  ::type_id::create("mon", this);// åˆ›å»ºä¸€ä¸ª pcie_monitor å®ä¾‹ mon
    endfunction
    function void connect_phase(uvm_phase phase);
      drv.seq_item_port.connect(sqr.seq_item_export);// è¿æ¥é©±åŠ¨çš„ seq_item_port åˆ° sequencer çš„ seq_item_export
    endfunction
  endclass

  // -------- scoreboardï¼ˆæœ€å°ç‰ˆï¼šæŒ‰ tag åŒ¹é… MRd çš„CPLDï¼‰ --------
  class pcie_scoreboard extends uvm_component;
    `uvm_component_utils(pcie_scoreboard)// æ³¨å†Œ pcie_scoreboard ç±»
    uvm_analysis_imp_req #(pcie_seq_item, pcie_scoreboard) imp_req;// åˆ†æç«¯å£å®ç°ï¼šç”¨äºæ¥æ”¶è¯·æ±‚ TLP
    uvm_analysis_imp_cpl #(pcie_seq_item, pcie_scoreboard) imp_cpl;// åˆ†æç«¯å£å®ç°ï¼šç”¨äºæ¥æ”¶å®Œæˆ TLP
    // è®°å½• outstanding è¯»ï¼štag -> addr
    bit [63:0] tag2addr [byte]; // å£°æ˜ä¸€ä¸ªå…³è”æ•°ç»„ï¼Œç”¨äºå­˜å‚¨ tag åˆ° addr çš„æ˜ å°„å…³ç³»
    function new(string n, uvm_component p); 
      super.new(n,p);
      imp_req = new("imp_req", this);// åˆ›å»ºè¯·æ±‚åˆ†æç«¯å£å®ç°
      imp_cpl = new("imp_cpl", this);// åˆ›å»ºå®Œæˆåˆ†æç«¯å£å®ç°
    endfunction
    // æ¥å£ï¼šanalysis_imp éœ€è¦ write()
    function void write_req(input pcie_seq_item tr);//å®šä¹‰ write_req å‡½æ•°ï¼Œç”¨äºå†™å…¥è¯·æ±‚
      if (tr.tlp_type==TLP_MRd)// å¦‚æœäº‹åŠ¡ç±»å‹æ˜¯ MRd
      tag2addr[tr.tag] = tr.addr;// å°† tag å’Œ addr æ·»åŠ åˆ° tag2addr å…³è”æ•°ç»„ä¸­
    endfunction
    //  ä¸åœ¨è¡¨é‡Œçš„å®Œæˆ => è§†ä¸ºé MRdï¼ˆCfg/å…¶ä»–ï¼‰ï¼Œå¿½ç•¥è€Œä¸æ˜¯æŠ¥é”™
    function void write_cpl(pcie_seq_item c);
      if (!tag2addr.exists(c.tag)) begin
        `uvm_info("SB",
          $sformatf("Ignore non-MRd/unsolicited CPL tag=%0d data=0x%08h",
                    c.tag, c.data),
          UVM_LOW)
        return; //  ç›´æ¥è¿”å›ï¼Œä¸æŠ¥ UVM_ERROR
      end
      `uvm_info("SB",
        $sformatf("CPL matched tag=%0d addr=0x%0h data=0x%08h",
                  c.tag, tag2addr[c.tag], c.data),
        UVM_MEDIUM)
      tag2addr.delete(c.tag);
    endfunction

  endclass

  // -------- env --------
  class pcie_env extends uvm_env;
    `uvm_component_utils(pcie_env)// æ³¨å†Œ pcie_env ç±»
    pcie_agent agt;// å£°æ˜ä¸€ä¸ª pcie_agent å¯¹è±¡ agtï¼Œç”¨äºå¤„ç† PCIe äº‹åŠ¡
    pcie_scoreboard sb;// å£°æ˜ä¸€ä¸ª pcie_scoreboard å¯¹è±¡ sbï¼Œç”¨äºéªŒè¯äº‹åŠ¡class pcie_seq_item
    pcie_coverage   cov; 
    function new(string n, uvm_component p);
       super.new(n,p);
    endfunction
    function void build_phase(uvm_phase phase);// æ„å»ºé˜¶æ®µï¼šåˆ›å»º agent å’Œ scoreboard
      agt = pcie_agent     ::type_id::create("agt", this);// åˆ›å»ºä¸€ä¸ª pcie_agent å®ä¾‹ agt
      sb  = pcie_scoreboard::type_id::create("sb",  this);// åˆ›å»ºä¸€ä¸ª pcie_scoreboard å®ä¾‹ sb
      cov   = pcie_coverage  ::type_id::create("cov", this);
    endfunction
    function void connect_phase(uvm_phase phase);// è¿æ¥é˜¶æ®µï¼šå°† agent çš„åˆ†æç«¯å£è¿æ¥åˆ° scoreboard
      agt.mon.ap_req.connect(sb.imp_req);// å°† agent çš„è¯·æ±‚åˆ†æç«¯å£è¿æ¥åˆ° scoreboard çš„è¯·æ±‚ç«¯å£å®ç°
      agt.mon.ap_req.connect(cov.imp_req);// å°† agent çš„è¯·æ±‚åˆ†æç«¯å£è¿æ¥åˆ°è¦†ç›–ç‡çš„è¯·æ±‚ç«¯å£å®ç°
      agt.mon.ap_cpl.connect(sb.imp_cpl);// å°† agent çš„å®Œæˆåˆ†æç«¯å£è¿æ¥åˆ° scoreboard çš„å®Œæˆç«¯å£å®ç°
      agt.mon.ap_cpl.connect(cov.imp_cpl);// å°† agent çš„å®Œæˆåˆ†æç«¯å£è¿æ¥åˆ°è¦†ç›–ç‡çš„å®Œæˆç«¯å£å®ç°
    endfunction
  endclass

  // -------- sequenceï¼ˆå†’çƒŸï¼šå…ˆå†™åè¯»ï¼‰ --------
  class pcie_smoke_seq extends uvm_sequence #(pcie_seq_item);// å†’çƒŸæµ‹è¯•åºåˆ—ï¼šå…ˆå†™åè¯»ã€‚è¿™ä¸ªclassçš„åŠŸèƒ½æ˜¯ï¼šå‘é€ä¸€ç»„äº‹åŠ¡ï¼ŒåŒ…æ‹¬å†™å’Œè¯»ï¼Œç„¶åæ£€æŸ¥ç»“æœ
    `uvm_object_utils(pcie_smoke_seq)// æ³¨å†Œ pcie_smoke_seq ç±»
    function new(string n="pcie_smoke_seq"); 
      super.new(n); 
    endfunction
    task body();// åºåˆ—ä¸»ä½“ï¼šå‘é€ä¸€ç»„äº‹åŠ¡
      pcie_seq_item tr;// å£°æ˜ä¸€ä¸ª pcie_seq_item å¯¹è±¡
      // å†™ï¼šMWr addr=0x10 data=0xA5A50001
      tr = pcie_seq_item::type_id::create("wr");// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡
      start_item(tr);// å¼€å§‹äº‹åŠ¡
        tr.tlp_type   = TLP_MWr; // è®¾ç½®äº‹åŠ¡ç±»å‹ä¸º MWr
        tr.addr = 'h10; // è®¾ç½®åœ°å€ä¸º 0x10
        tr.len_dw=1; // è®¾ç½®ä¼ è¾“é•¿åº¦ä¸º 1 DW
        tr.data='hA5A5_0001; // è®¾ç½®æ•°æ®ä¸º 0xA5A50001
        tr.tag=8'h00;// è®¾ç½®æ ‡ç­¾ä¸º 0
        tr.retrain_toggle = 1'b0; // [LTSSM-ADD] å†’çƒŸé»˜è®¤ä¸è§¦å‘é‡è®­ç»ƒ
      finish_item(tr);// å®Œæˆäº‹åŠ¡
      `uvm_info("SEQ", $sformatf("SEND MWr addr=0x%0h data=0x%08h tag=%0d",
             tr.addr, tr.data, tr.tag), UVM_MEDIUM)// æ‰“å°ä¿¡æ¯
      // è¯»ï¼šMRd addr=0x10 tag=7
      tr = pcie_seq_item::type_id::create("rd");// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡
      start_item(tr);// å¼€å§‹äº‹åŠ¡
        tr.tlp_type   = TLP_MRd; // è®¾ç½®äº‹åŠ¡ç±»å‹ä¸º MRd
        tr.addr = 'h10;// è®¾ç½®åœ°å€ä¸º 0x10
        tr.len_dw=1; // è®¾ç½®ä¼ è¾“é•¿åº¦ä¸º 1 DW
        tr.tag=8'h07;// è®¾ç½®æ ‡ç­¾ä¸º 7
        tr.retrain_toggle = 1'b0; // [LTSSM-ADD]
      finish_item(tr);// å®Œæˆäº‹åŠ¡
      `uvm_info("SEQ", $sformatf("SEND MRd addr=0x%0h tag=%0d",
             tr.addr, tr.tag), UVM_MEDIUM)// æ‰“å°ä¿¡æ¯
    endtask
  endclass

  // ===================================================================
  // [ADDED] è¦†ç›–æ‹‰å‡ï¼šæ‰«ç½‘æ ¼ sequenceï¼ˆç±»å‹Ã—é•¿åº¦Ã—å¯¹é½/è¾¹ç•Œï¼‰
  // ===================================================================
  class pcie_cov_sweep_seq extends uvm_sequence #(pcie_seq_item);//è¿™ä¸ªclassçš„åŠŸèƒ½æ˜¯ï¼šå‘é€ä¸€ç»„äº‹åŠ¡ï¼ŒåŒ…æ‹¬å†™å’Œè¯»ï¼Œç„¶åæ£€æŸ¥ç»“æœã€‚ç‰¹ç‚¹æ˜¯ï¼šç±»å‹ï¼Œé•¿åº¦ï¼Œå¯¹é½/è¾¹ç•Œ
    `uvm_object_utils(pcie_cov_sweep_seq)
    function new(string name="pcie_cov_sweep_seq"); super.new(name); endfunction

  task body();
    int lens[] = '{1,2,4,8,16};// å®šä¹‰é•¿åº¦æ•°ç»„ï¼š1, 2, 4, 8, 16, 32, 64 DW
    tlp_type_e reqs[] = '{TLP_MRd,TLP_MWr,TLP_CfgRd,TLP_CfgWr};// å®šä¹‰è¯·æ±‚ç±»å‹æ•°ç»„ï¼šå†…å­˜è¯»ã€å†…å­˜å†™ã€é…ç½®è¯»å’Œé…ç½®å†™ã€‚tlp_type_e æ˜¯ä¸€ä¸ªæšä¸¾ç±»å‹ï¼Œè¡¨ç¤º TLP çš„äº‹åŠ¡ç±»å‹

    bit [31:0] base_addr[4] = '{// å®šä¹‰ base_addr æ•°ç»„ï¼Œè¡¨ç¤ºå››ä¸ªå¤§åŒºé—´ã€‚base_addr[0] è¡¨ç¤º LOWï¼Œbase_addr[1] è¡¨ç¤º MIDï¼Œbase_addr[2] è¡¨ç¤º HIGHï¼Œbase_addr[3] è¡¨ç¤º MMIOH
      32'h0000_0010, // LOW
      32'h0002_0000, // MID
      32'h0100_0000, // HIGH
      32'h9000_0000  // MMIOH
    };

    foreach (reqs[i])// éå†è¯·æ±‚ç±»å‹æ•°ç»„
      foreach (lens[j])// éå†é•¿åº¦ï¼Œé•¿åº¦æŒ‡çš„æ˜¯ä¼ è¾“é•¿åº¦ï¼Œè¢«å®šä¹‰åœ¨ lens æ•°ç»„
        foreach (base_addr[b])// éå† base_addr
          for (int k = 0; k < 2; k++) begin// éå†å¯¹é½/ä¸å¯¹é½
            pcie_seq_item tr = pcie_seq_item::type_id::create($sformatf("t_%0d_%0d_%0d_%0d", i,j,b,k));// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡ï¼Œåå­—æ ¼å¼ä¸º t_i_j_b_kã€‚træ˜¯ä¸€ä¸ª pcie_seq_item å¯¹è±¡ï¼Œç”¨äºè¡¨ç¤ºä¸€ä¸ª PCIE äº‹åŠ¡
            start_item(tr);//UVM çš„ sequence â†” driver æ¡æ‰‹ï¼Œå‘Šè¯‰ driverâ€œæˆ‘è¦å‘ä¸€ä¸ª item äº†ï¼Œç­‰æˆ‘å¡«å¥½å­—æ®µâ€ã€‚
            assert(tr.randomize() with {// å¯¹ tr è¿›è¡ŒéšæœºåŒ–
              tlp_type == reqs[i];// äº‹åŠ¡ç±»å‹ç­‰äºè¯·æ±‚ç±»å‹æ•°ç»„ä¸­çš„ç¬¬ i ä¸ªå…ƒç´ 
              !(tlp_type inside {TLP_CfgRd, TLP_CfgWr}) -> (len_dw == lens[j]);// å¦‚æœäº‹åŠ¡ç±»å‹ä¸æ˜¯é…ç½®è¯»æˆ–é…ç½®å†™ï¼Œåˆ™ä¼ è¾“é•¿åº¦ç­‰äºé•¿åº¦æ•°ç»„ä¸­çš„ç¬¬ j ä¸ªå…ƒç´ ã€‚->è¡¨ç¤ºæ¡ä»¶ï¼Œè¡¨ç¤ºåªæœ‰åœ¨äº‹åŠ¡ç±»å‹ä¸æ˜¯é…ç½®è¯»æˆ–é…ç½®å†™æ—¶ï¼Œä¼ è¾“é•¿åº¦ç­‰äºé•¿åº¦æ•°ç»„ä¸­çš„ç¬¬ j ä¸ªå…ƒç´ 
              (tlp_type inside {TLP_CfgRd, TLP_CfgWr})   -> (len_dw == 10'd1);// å¦‚æœäº‹åŠ¡ç±»å‹æ˜¯é…ç½®è¯»æˆ–é…ç½®å†™ï¼Œåˆ™ä¼ è¾“é•¿åº¦ç­‰äº 1
              // ä»¥ base_addr[b] ä¸ºåŸºå‡†ï¼Œåšå¯¹é½/ä¸å¯¹é½ + è´´4KBè¾¹ç•Œ
              addr[31:12] == base_addr[b][31:12];// åœ°å€çš„é«˜ 12 ä½ç­‰äº base_addr[b] çš„é«˜ 12 ä½
              (j%2==0) -> (addr[1:0] == 2'b00);// å¦‚æœ j ä¸ºå¶æ•°ï¼Œåˆ™åœ°å€çš„ä½ 2 ä½ç­‰äº 00
              (j%2==1) -> (addr[1:0] inside {[2'b01:2'b11]});// å¦‚æœ j ä¸ºå¥‡æ•°ï¼Œåˆ™åœ°å€çš„ä½ 2 ä½åœ¨ 01 åˆ° 11 ä¹‹é—´ã€‚->è¡¨ç¤ºæ¡ä»¶ï¼Œè¡¨ç¤ºåªæœ‰åœ¨ j ä¸ºå¥‡æ•°æ—¶ï¼Œåœ°å€çš„ä½ 2 ä½åœ¨ 01 åˆ° 11 ä¹‹é—´
              (k==0)   -> (addr[11:0] inside {[12'h000:12'h00F]});// å¦‚æœ k ä¸º 0ï¼Œåˆ™åœ°å€çš„ä½ 12 ä½åœ¨ 000 åˆ° 00F ä¹‹é—´
              (k==1)   -> (addr[11:0] inside {[12'hFF0:12'hFFF]});// å¦‚æœ k ä¸º 1ï¼Œåˆ™åœ°å€çš„ä½ 12 ä½åœ¨ FF0 åˆ° FFF ä¹‹é—´

              tag inside {[0:15]};// æ ‡ç­¾åœ¨ 0 åˆ° 15 ä¹‹é—´ï¼Œtag ç”¨äºæ ‡è¯†äº‹åŠ¡
            });//è¿™æ®µä»£ç å®šä¹‰äº†ä¸€ä¸ª pcie_seq_item å¯¹è±¡ tr çš„éšæœºåŒ–æ¡ä»¶ï¼ŒåŒ…æ‹¬äº‹åŠ¡ç±»å‹ã€ä¼ è¾“é•¿åº¦ã€åœ°å€ã€æ ‡ç­¾ç­‰ã€‚
            // [LTSSM-ADD] è¦†ç›–æ‰«ç½‘æ ¼é»˜è®¤ä¸è§¦å‘é‡è®­ç»ƒ
            tr.retrain_toggle = 1'b0;
            finish_item(tr);

            if (tr.tlp_type == TLP_MWr) begin// å¦‚æœäº‹åŠ¡ç±»å‹æ˜¯å†…å­˜å†™
              pcie_seq_item rd = pcie_seq_item::type_id::create($sformatf("rd_after_wr_%0d_%0d_%0d_%0d", i,j,b,k));// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡ï¼Œåå­—æ ¼å¼ä¸º rd_after_wr_i_j_b_kã€‚rdæ˜¯ä¸€ä¸ª pcie_seq_item å¯¹è±¡ï¼Œç”¨äºè¡¨ç¤ºä¸€ä¸ª PCIE å†…å­˜è¯»äº‹åŠ¡
              start_item(rd);// å¼€å§‹å†…å­˜è¯»äº‹åŠ¡
              assert(rd.randomize() with { tlp_type==TLP_MRd; addr==tr.addr; len_dw==tr.len_dw; tag inside {[0:15]}; });// å¯¹ rd è¿›è¡ŒéšæœºåŒ–ï¼Œç¡®ä¿äº‹åŠ¡ç±»å‹æ˜¯å†…å­˜è¯»ï¼Œåœ°å€ã€ä¼ è¾“é•¿åº¦ã€æ ‡ç­¾ç­‰å­—æ®µä¸ tr ä¸€è‡´
              rd.retrain_toggle = 1'b0; // [LTSSM-ADD]
              finish_item(rd);
            end
          end
  endtask  

  endclass
  // ===================================================================
  // [ADDED] è¦†ç›–æ‹‰å‡ï¼šæ´å¡«å…… sequenceï¼ˆæœªå‘½ä¸­ bins / B2B / outstandingï¼‰
  // ===================================================================
  class pcie_cov_holes_seq extends uvm_sequence #(pcie_seq_item);
    `uvm_object_utils(pcie_cov_holes_seq)
    function new(string name="pcie_cov_holes_seq"); super.new(name); endfunction

    task body();
      pcie_seq_item tr;// å£°æ˜ä¸€ä¸ª pcie_seq_item å¯¹è±¡

      // æ´1ï¼šCfgWr + ä¸å¯¹é½ + L1
      tr = pcie_seq_item::type_id::create("cfgwr_unaligned_L1");// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡ï¼Œåå­—ä¸º cfgwr_unaligned_L1
      start_item(tr);// å¼€å§‹äº‹åŠ¡
      assert(tr.randomize() with {// å¯¹ tr è¿›è¡ŒéšæœºåŒ–ã€‚assert è¯­å¥ç”¨äºæ£€æŸ¥ tr çš„éšæœºåŒ–æ¡ä»¶æ˜¯å¦æ»¡è¶³ï¼Œå¦‚æœæ»¡è¶³åˆ™æ‰§è¡Œåé¢çš„è¯­å¥ï¼Œå¦åˆ™æŠ¥é”™
        tlp_type == TLP_CfgWr;//æ£€æŸ¥äº‹åŠ¡ç±»å‹æ˜¯å¦ç­‰äº TLP_CfgWr
        len_dw   == 1;//æ£€æŸ¥ä¼ è¾“é•¿åº¦æ˜¯å¦ç­‰äº 1
        addr[1:0] inside {[2'b01:2'b11]};//æ£€æŸ¥åœ°å€çš„ä½ 2 ä½æ˜¯å¦åœ¨ 01 åˆ° 11 ä¹‹é—´
      });
      tr.retrain_toggle = 1'b0; // [LTSSM-ADD]
      finish_item(tr);// å®Œæˆäº‹åŠ¡

      // æ´2ï¼šMRd L16 ç´§è´´ 4KB é«˜ç«¯
      tr = pcie_seq_item::type_id::create("mrd_L16_near_4k");// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡ï¼Œåå­—ä¸º mrd_L16_near_4k
      start_item(tr);// å¼€å§‹äº‹åŠ¡
      assert(tr.randomize() with {// å¯¹ tr è¿›è¡ŒéšæœºåŒ–
        tlp_type == TLP_MRd;//å½“äº‹åŠ¡ç±»å‹ç­‰äº TLP_MRd æ—¶
        len_dw   == 16;//å½“ä¼ è¾“é•¿åº¦ç­‰äº 16 æ—¶
        addr[11:0] inside {[12'hFF0:12'hFFF]};//å½“åœ°å€çš„ä½ 12 ä½åœ¨ FF0 åˆ° FFF ä¹‹é—´æ—¶
      });
      tr.retrain_toggle = 1'b0; // [LTSSM-ADD]
      finish_item(tr);

      // æ´3ï¼šMWr è¿å‘ 8 æ¬¡ï¼ˆback-to-back / outstandingï¼‰
      for (int i=0; i<8; i++) begin// éå† 8 æ¬¡
        tr = pcie_seq_item::type_id::create($sformatf("mwr_b2b_%0d", i));// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡ï¼Œåå­—æ ¼å¼ä¸º mwr_b2b_i
        start_item(tr);
        assert(tr.randomize() with {
          tlp_type == TLP_MWr;//äº‹åŠ¡ç±»å‹ä¸º TLP_MWr
          len_dw   inside {4,8};//ä¼ è¾“é•¿åº¦ä¸º 4 æˆ– 8
          addr[1:0] == 2'b00;//åœ°å€çš„ä½ 2 ä½ä¸º 00
        });
        tr.retrain_toggle = 1'b0; // [LTSSM-ADD]
        finish_item(tr);
      end
    endtask
  endclass

  // ç”Ÿæˆå¤§é‡ MRdï¼ˆè¦†ç›– tag æ®µã€é•¿åº¦æ®µï¼‰ï¼Œå¿«é€Ÿæ‹‰é«˜ CPL_CG
  class pcie_cpl_tag_spray_seq extends uvm_sequence #(pcie_seq_item);
    `uvm_object_utils(pcie_cpl_tag_spray_seq)
    function new(string name="pcie_cpl_tag_spray_seq"); super.new(name); endfunction

    task body();
      // ä½  DUT èƒ½ç¨³å®šè¿”å›çš„åœ°å€ï¼šè‹¥ 0x10 æœ‰è¿”å›ï¼ˆdead_beefï¼‰ï¼Œå°±å›ºå®šç”¨ 0x10
      bit [63:0] base = 64'h10;// åŸºç¡€åœ°å€ï¼Œé»˜è®¤ä¸º 0x10

      // è¦†ç›– tag 0..63ï¼ˆæˆ– 0..255ï¼Œå¦‚æœ DUT æ”¯æŒå¹¶å‘æ›´å¤§ï¼‰
      for (int t = 0; t < 64; t++) begin// éå† 0..63
        pcie_seq_item rd = pcie_seq_item::type_id::create($sformatf("spray_rd_%0d", t));// åˆ›å»ºä¸€ä¸ªæ–°çš„ pcie_seq_item å¯¹è±¡ï¼Œåå­—æ ¼å¼ä¸º spray_rd_t
        start_item(rd);
        assert(rd.randomize() with {
          tlp_type == TLP_MRd;
          addr     == base;
          len_dw   inside {1,2,4,8,16};
          tag      == t[7:0];
        });
        rd.retrain_toggle = 1'b0; // [LTSSM-ADD]
        finish_item(rd);
      end
    endtask
  endclass

  class pcie_msi_ping_seq extends uvm_sequence #(pcie_seq_item);
    `uvm_object_utils(pcie_msi_ping_seq)
    function new(string n="pcie_msi_ping_seq"); super.new(n); endfunction
    task body();
      pcie_seq_item tr = pcie_seq_item::type_id::create("msi");
      start_item(tr);
      assert(tr.randomize() with {
        tlp_type == TLP_MWr;                 // ğŸŸ§ [ADDED] MSI æœ¬è´¨æ˜¯ MWr
        addr     == MSI_ADDR[63:0];          // ğŸŸ§ [ADDED] é—¨é“ƒåœ°å€
        len_dw   == 1;
        data     inside {[32'h40:32'h7F]};   // ğŸŸ§ [ADDED] éšä¾¿æ¥ä¸ªå‘é‡å·
        tag      == 8'h00;                   // Postedï¼Œæ— éœ€ Cpl
      });
      tr.retrain_toggle = 1'b0;
      finish_item(tr);
    endtask
  endclass


  // ===================================================================
  // [ADDED] è¦†ç›–æ‹‰å‡ç”¨ testï¼šä¸²è¡Œè·‘ sweep -> holes
  // ===================================================================
  class pcie_cov_test extends uvm_test;
    `uvm_component_utils(pcie_cov_test)
    pcie_env env;

    function new(string n, uvm_component p); super.new(n,p); endfunction

    function void build_phase(uvm_phase phase);
      env = pcie_env::type_id::create("env", this);
    endfunction

  task run_phase(uvm_phase phase);
    pcie_cov_sweep_seq     sweep;//è°ƒç”¨ pcie_cov_sweep_seq ç±»å‹çš„ sweep
    pcie_cpl_tag_spray_seq spray; // è°ƒç”¨ pcie_cpl_tag_spray_seq ç±»å‹çš„ spray
    pcie_cov_holes_seq     holes;//è°ƒç”¨ pcie_cov_holes_seq ç±»å‹çš„ holes
    pcie_msi_ping_seq      msi;

    phase.raise_objection(this);// ç”³è¯·é˜»å¡

    // å…ˆæ‰«ç½‘æ ¼
    sweep = pcie_cov_sweep_seq::type_id::create("sweep");// åˆ›å»ºä¸€ä¸ª pcie_cov_sweep_seq å¯¹è±¡ï¼Œåå­—ä¸º sweep
    sweep.start(env.agt.sqr);// å¯åŠ¨åºåˆ—

    // å†å–· MRd æ‹‰é«˜ CPL è¦†ç›–
    spray = pcie_cpl_tag_spray_seq::type_id::create("spray");// åˆ›å»ºä¸€ä¸ª pcie_cpl_tag_spray_seq å¯¹è±¡ï¼Œåå­—ä¸º spray
    spray.start(env.agt.sqr);// å¯åŠ¨åºåˆ—

    // æœ€åè¡¥æ´
    holes = pcie_cov_holes_seq::type_id::create("holes");// åˆ›å»ºä¸€ä¸ª pcie_cov_holes_seq å¯¹è±¡ï¼Œåå­—ä¸º holes
    holes.start(env.agt.sqr);// å¯åŠ¨åºåˆ—

    msi = pcie_msi_ping_seq::type_id::create("msi"); //  [FIXED]
    msi.start(env.agt.sqr);                                            //  [ADDED]
    
    phase.drop_objection(this);// ç»“æŸæµ‹è¯•ï¼Œæ’¤é”€å¼‚è®®
  endtask

  endclass


  // -------- test --------
  class pcie_base_test extends uvm_test;
    `uvm_component_utils(pcie_base_test)
    pcie_env env; // å£°æ˜ä¸€ä¸ª pcie_env å¯¹è±¡ envï¼Œç”¨äºç¯å¢ƒé…ç½®
    function new(string n, uvm_component p); 
      super.new(n,p); 
    endfunction
    function void build_phase(uvm_phase phase);
      env = pcie_env::type_id::create("env", this);// åˆ›å»ºä¸€ä¸ª pcie_env å®ä¾‹ env
    endfunction
    task run_phase(uvm_phase phase);
      pcie_smoke_seq seq_h;// å£°æ˜ä¸€ä¸ª pcie_smoke_seq å¯¹è±¡ seq_h
      phase.raise_objection(this);
      
      seq_h = pcie_smoke_seq::type_id::create("seq_h");// åˆ›å»ºä¸€ä¸ª pcie_smoke_seq å¯¹è±¡ seq_h
      seq_h.start(env.agt.sqr);// å¯åŠ¨åºåˆ— seqï¼Œå‘é€äº‹åŠ¡åˆ° sequencer
      #200ns;
      phase.drop_objection(this);// ç»“æŸæµ‹è¯•ï¼Œæ’¤é”€å¼‚è®®
    endtask
  endclass

endpackage
`endif