Reading timing models for corner max_ff_n40C_5v50…
Reading cell library for the 'max_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_ff_n40C_5v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000294    0.351932 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.016979    0.141990    0.484022    0.835953 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.141991    0.000158    0.836111 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005835    0.193110    0.147965    0.984076 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.193110    0.000119    0.984195 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004759    0.120754    0.098033    1.082228 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.120754    0.000097    1.082325 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.082325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000294    0.351932 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451932   clock uncertainty
                                  0.000000    0.451932   clock reconvergence pessimism
                                  0.083553    0.535485   library hold time
                                              0.535485   data required time
---------------------------------------------------------------------------------------------
                                              0.535485   data required time
                                             -1.082325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.546841   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437    0.352891 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015645    0.134485    0.478260    0.831151 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.134486    0.000214    0.831365 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005351    0.165320    0.133138    0.964503 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.165320    0.000059    0.964562 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004665    0.146078    0.119617    1.084179 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.146078    0.000058    1.084237 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.084237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437    0.352891 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452891   clock uncertainty
                                  0.000000    0.452891   clock reconvergence pessimism
                                  0.079110    0.532001   library hold time
                                              0.532001   data required time
---------------------------------------------------------------------------------------------
                                              0.532001   data required time
                                             -1.084237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552236   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000264    0.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.031248    0.371225    0.703459    1.055361 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.371225    0.000356    1.055717 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004478    0.137754    0.083935    1.139652 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.137754    0.000090    1.139742 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.139742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000264    0.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451902   clock uncertainty
                                  0.000000    0.451902   clock reconvergence pessimism
                                  0.080478    0.532380   library hold time
                                              0.532380   data required time
---------------------------------------------------------------------------------------------
                                              0.532380   data required time
                                             -1.139742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607361   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179    0.351817 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027695    0.205443    0.528334    0.880151 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.205444    0.000376    0.880527 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005456    0.181964    0.183288    1.063815 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.181964    0.000107    1.063923 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004228    0.113681    0.092705    1.156628 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.113681    0.000082    1.156710 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.156710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179    0.351817 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451817   clock uncertainty
                                  0.000000    0.451817   clock reconvergence pessimism
                                  0.084832    0.536650   library hold time
                                              0.536650   data required time
---------------------------------------------------------------------------------------------
                                              0.536650   data required time
                                             -1.156710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620060   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409    0.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022846    0.176382    0.508666    0.861529 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.176385    0.000475    0.862004 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004136    0.097695    0.254263    1.116267 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.097695    0.000048    1.116314 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006329    0.091580    0.235588    1.351902 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.091580    0.000097    1.351999 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.351999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409    0.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452863   clock uncertainty
                                  0.000000    0.452863   clock reconvergence pessimism
                                  0.089265    0.542128   library hold time
                                              0.542128   data required time
---------------------------------------------------------------------------------------------
                                              0.542128   data required time
                                             -1.351999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809871   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000364    0.352002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005873    0.118690    0.541079    0.893081 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.118690    0.000076    0.893157 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006104    0.107388    0.096785    0.989942 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.107388    0.000068    0.990011 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.017118    0.295791    0.208166    1.198177 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.295791    0.000200    1.198377 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005390    0.127732    0.083830    1.282206 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.127732    0.000112    1.282318 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006231    0.083376    0.191550    1.473868 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.083376    0.000134    1.474002 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.474002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000388    0.352842 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452842   clock uncertainty
                                  0.000000    0.452842   clock reconvergence pessimism
                                  0.090983    0.543825   library hold time
                                              0.543825   data required time
---------------------------------------------------------------------------------------------
                                              0.543825   data required time
                                             -1.474002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.930177   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278819    0.001249    5.046649 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000388    0.352842 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452842   clock uncertainty
                                  0.000000    0.452842   clock reconvergence pessimism
                                  0.226626    0.679468   library removal time
                                              0.679468   data required time
---------------------------------------------------------------------------------------------
                                              0.679468   data required time
                                             -5.046649   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367180   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278822    0.001356    5.046755 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409    0.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452863   clock uncertainty
                                  0.000000    0.452863   clock reconvergence pessimism
                                  0.226626    0.679489   library removal time
                                              0.679489   data required time
---------------------------------------------------------------------------------------------
                                              0.679489   data required time
                                             -5.046755   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367266   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278859    0.002248    5.047648 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638    0.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207    0.352454 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437    0.352891 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452891   clock uncertainty
                                  0.000000    0.452891   clock reconvergence pessimism
                                  0.226628    0.679519   library removal time
                                              0.679519   data required time
---------------------------------------------------------------------------------------------
                                              0.679519   data required time
                                             -5.047648   data arrival time
---------------------------------------------------------------------------------------------
                                              4.368129   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278821    0.001329    5.046728 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000294    0.351932 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451932   clock uncertainty
                                  0.000000    0.451932   clock reconvergence pessimism
                                  0.226533    0.678465   library removal time
                                              0.678465   data required time
---------------------------------------------------------------------------------------------
                                              0.678465   data required time
                                             -5.046728   data arrival time
---------------------------------------------------------------------------------------------
                                              4.368263   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002402    5.047801 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000338    0.351976 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451976   clock uncertainty
                                  0.000000    0.451976   clock reconvergence pessimism
                                  0.226536    0.678512   library removal time
                                              0.678512   data required time
---------------------------------------------------------------------------------------------
                                              0.678512   data required time
                                             -5.047801   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369289   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278869    0.002434    5.047834 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000364    0.352002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452002   clock uncertainty
                                  0.000000    0.452002   clock reconvergence pessimism
                                  0.226536    0.678538   library removal time
                                              0.678538   data required time
---------------------------------------------------------------------------------------------
                                              0.678538   data required time
                                             -5.047834   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369296   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002397    5.047797 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000219    0.351858 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451858   clock uncertainty
                                  0.000000    0.451858   clock reconvergence pessimism
                                  0.226536    0.678393   library removal time
                                              0.678393   data required time
---------------------------------------------------------------------------------------------
                                              0.678393   data required time
                                             -5.047797   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369403   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278872    0.002497    5.047896 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179    0.351817 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451817   clock uncertainty
                                  0.000000    0.451817   clock reconvergence pessimism
                                  0.226536    0.678353   library removal time
                                              0.678353   data required time
---------------------------------------------------------------------------------------------
                                              0.678353   data required time
                                             -5.047896   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369543   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278880    0.002642    5.048042 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023980    0.085966    0.041008    0.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000    0.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602    0.201610 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000413    0.202022 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149616    0.351638 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000264    0.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451902   clock uncertainty
                                  0.000000    0.451902   clock reconvergence pessimism
                                  0.226536    0.678438   library removal time
                                              0.678438   data required time
---------------------------------------------------------------------------------------------
                                              0.678438   data required time
                                             -5.048042   data arrival time
---------------------------------------------------------------------------------------------
                                              4.369604   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278880    0.002642    5.048042 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000263   20.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251902   clock uncertainty
                                  0.000000   20.251902   clock reconvergence pessimism
                                  0.100046   20.351948   library recovery time
                                             20.351948   data required time
---------------------------------------------------------------------------------------------
                                             20.351948   data required time
                                             -5.048042   data arrival time
---------------------------------------------------------------------------------------------
                                             15.303906   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278872    0.002497    5.047896 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047896   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179   20.351818 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251818   clock uncertainty
                                  0.000000   20.251818   clock reconvergence pessimism
                                  0.100047   20.351866   library recovery time
                                             20.351866   data required time
---------------------------------------------------------------------------------------------
                                             20.351866   data required time
                                             -5.047896   data arrival time
---------------------------------------------------------------------------------------------
                                             15.303970   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002397    5.047797 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047797   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000218   20.351858 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251858   clock uncertainty
                                  0.000000   20.251858   clock reconvergence pessimism
                                  0.100048   20.351906   library recovery time
                                             20.351906   data required time
---------------------------------------------------------------------------------------------
                                             20.351906   data required time
                                             -5.047797   data arrival time
---------------------------------------------------------------------------------------------
                                             15.304109   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278867    0.002402    5.047801 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000338   20.351976 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251976   clock uncertainty
                                  0.000000   20.251976   clock reconvergence pessimism
                                  0.100048   20.352024   library recovery time
                                             20.352024   data required time
---------------------------------------------------------------------------------------------
                                             20.352024   data required time
                                             -5.047801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.304224   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278869    0.002434    5.047834 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047834   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000362   20.352001 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252001   clock uncertainty
                                  0.000000   20.252001   clock reconvergence pessimism
                                  0.100048   20.352049   library recovery time
                                             20.352049   data required time
---------------------------------------------------------------------------------------------
                                             20.352049   data required time
                                             -5.047834   data arrival time
---------------------------------------------------------------------------------------------
                                             15.304215   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278821    0.001329    5.046728 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046728   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000293   20.351933 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251932   clock uncertainty
                                  0.000000   20.251932   clock reconvergence pessimism
                                  0.100057   20.351990   library recovery time
                                             20.351990   data required time
---------------------------------------------------------------------------------------------
                                             20.351990   data required time
                                             -5.046728   data arrival time
---------------------------------------------------------------------------------------------
                                             15.305262   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278859    0.002248    5.047648 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.047648   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437   20.352892 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252892   clock uncertainty
                                  0.000000   20.252892   clock reconvergence pessimism
                                  0.100292   20.353184   library recovery time
                                             20.353184   data required time
---------------------------------------------------------------------------------------------
                                             20.353184   data required time
                                             -5.047648   data arrival time
---------------------------------------------------------------------------------------------
                                             15.305535   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278822    0.001356    5.046755 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046755   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409   20.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252863   clock uncertainty
                                  0.000000   20.252863   clock reconvergence pessimism
                                  0.100299   20.353161   library recovery time
                                             20.353161   data required time
---------------------------------------------------------------------------------------------
                                             20.353161   data required time
                                             -5.046755   data arrival time
---------------------------------------------------------------------------------------------
                                             15.306405   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278819    0.001249    5.046649 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.046649   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000389   20.352844 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252844   clock uncertainty
                                  0.000000   20.252844   clock reconvergence pessimism
                                  0.100299   20.353142   library recovery time
                                             20.353142   data required time
---------------------------------------------------------------------------------------------
                                             20.353142   data required time
                                             -5.046649   data arrival time
---------------------------------------------------------------------------------------------
                                             15.306495   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.291997    0.000357    4.479322 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004665    0.257426    0.209078    4.688400 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.257426    0.000058    4.688458 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.688458   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437   20.352892 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252892   clock uncertainty
                                  0.000000   20.252892   clock reconvergence pessimism
                                 -0.220066   20.032825   library setup time
                                             20.032825   data required time
---------------------------------------------------------------------------------------------
                                             20.032825   data required time
                                             -4.688458   data arrival time
---------------------------------------------------------------------------------------------
                                             15.344368   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.292000    0.000584    4.479549 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004759    0.181204    0.171420    4.650969 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.181204    0.000097    4.651066 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.651066   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000293   20.351933 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251932   clock uncertainty
                                  0.000000   20.251932   clock reconvergence pessimism
                                 -0.207570   20.044363   library setup time
                                             20.044363   data required time
---------------------------------------------------------------------------------------------
                                             20.044363   data required time
                                             -4.651066   data arrival time
---------------------------------------------------------------------------------------------
                                             15.393298   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.292000    0.000625    4.479590 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004228    0.172875    0.165280    4.644870 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.172875    0.000082    4.644952 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.644952   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000179   20.351818 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251818   clock uncertainty
                                  0.000000   20.251818   clock reconvergence pessimism
                                 -0.206022   20.045797   library setup time
                                             20.045797   data required time
---------------------------------------------------------------------------------------------
                                             20.045797   data required time
                                             -4.644952   data arrival time
---------------------------------------------------------------------------------------------
                                             15.400844   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.292000    0.000579    4.479544 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004478    0.181555    0.156598    4.636142 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.181555    0.000090    4.636232 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.636232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000263   20.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251902   clock uncertainty
                                  0.000000   20.251902   clock reconvergence pessimism
                                 -0.207635   20.044268   library setup time
                                             20.044268   data required time
---------------------------------------------------------------------------------------------
                                             20.044268   data required time
                                             -4.636232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.408034   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220033    0.000361    4.257751 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006329    0.138669    0.302716    4.560467 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.138669    0.000097    4.560564 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.560564   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000409   20.352863 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252863   clock uncertainty
                                  0.000000   20.252863   clock reconvergence pessimism
                                 -0.199475   20.053389   library setup time
                                             20.053389   data required time
---------------------------------------------------------------------------------------------
                                             20.053389   data required time
                                             -4.560564   data arrival time
---------------------------------------------------------------------------------------------
                                             15.492826   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000496    4.257886 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006231    0.111707    0.208156    4.466042 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.111707    0.000134    4.466176 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.466176   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062715    0.000389   20.352844 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252844   clock uncertainty
                                  0.000000   20.252844   clock reconvergence pessimism
                                 -0.194462   20.058382   library setup time
                                             20.058382   data required time
---------------------------------------------------------------------------------------------
                                             20.058382   data required time
                                             -4.466176   data arrival time
---------------------------------------------------------------------------------------------
                                             15.592207   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004748    0.081443    0.031923    4.031923 ^ rst_n (in)
                                                         rst_n (net)
                      0.081443    0.000000    4.031923 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038725    0.440692    0.347181    4.379104 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.440696    0.000707    4.379811 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058829    0.336234    0.313991    4.693802 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.336260    0.001652    4.695454 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.096085    0.278800    0.349945    5.045399 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.278880    0.002642    5.048042 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.048042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072978    0.000414   20.202024 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028973    0.061904    0.149615   20.351639 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061904    0.000263   20.351902 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251902   clock uncertainty
                                  0.000000   20.251902   clock reconvergence pessimism
                                  0.100046   20.351948   library recovery time
                                             20.351948   data required time
---------------------------------------------------------------------------------------------
                                             20.351948   data required time
                                             -5.048042   data arrival time
---------------------------------------------------------------------------------------------
                                             15.303906   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005731    0.091771    0.038470    4.038470 ^ ena (in)
                                                         ena (net)
                      0.091771    0.000000    4.038470 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017975    0.220031    0.218920    4.257390 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.220034    0.000546    4.257936 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027685    0.291996    0.221029    4.478965 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.291997    0.000357    4.479322 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004665    0.257426    0.209078    4.688400 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.257426    0.000058    4.688458 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.688458   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023980    0.085966    0.041007   20.041008 ^ clk (in)
                                                         clk (net)
                      0.085967    0.000000   20.041008 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048736    0.072977    0.160602   20.201611 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072979    0.000638   20.202248 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030422    0.062715    0.150207   20.352455 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.062716    0.000437   20.352892 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252892   clock uncertainty
                                  0.000000   20.252892   clock reconvergence pessimism
                                 -0.220066   20.032825   library setup time
                                             20.032825   data required time
---------------------------------------------------------------------------------------------
                                             20.032825   data required time
                                             -4.688458   data arrival time
---------------------------------------------------------------------------------------------
                                             15.344368   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ff_n40C_5v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ff_n40C_5v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.078343e-03 4.808670e-04 4.167216e-08 1.559252e-03  58.9%
Combinational        1.346425e-04 1.433837e-04 5.160530e-08 2.780778e-04  10.5%
Clock                6.453752e-04 1.635487e-04 5.842825e-08 8.089824e-04  30.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.858360e-03 7.877997e-04 1.517056e-07 2.646312e-03 100.0%
                            70.2%        29.8%         0.0%
%OL_METRIC_F power__internal__total 0.0018583604833111167
%OL_METRIC_F power__switching__total 0.0007877996540628374
%OL_METRIC_F power__leakage__total 1.5170560629940155e-7
%OL_METRIC_F power__total 0.0026463118847459555

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ff_n40C_5v50 -0.10107377720865277
======================= max_ff_n40C_5v50 Corner ===================================

Clock clk
0.351817 source latency _665_/CLK ^
-0.352891 target latency _666_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101074 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ff_n40C_5v50 0.10107377720865277
======================= max_ff_n40C_5v50 Corner ===================================

Clock clk
0.352891 source latency _666_/CLK ^
-0.351817 target latency _665_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101074 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ff_n40C_5v50 0.5468406438005866
max_ff_n40C_5v50: 0.5468406438005866
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ff_n40C_5v50 15.303906131084702
max_ff_n40C_5v50: 15.303906131084702
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ff_n40C_5v50 0
max_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ff_n40C_5v50 0.546841
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.351817         network latency _665_/CLK
        1.862384 network latency _706_/CLK
---------------
0.351817 1.862384 latency
        1.510567 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.398965         network latency _656_/CLK
        1.745936 network latency _706_/CLK
---------------
1.398965 1.745936 latency
        0.346971 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.323966         network latency _665_/CLK
        0.325079 network latency _666_/CLK
---------------
0.323966 0.325079 latency
        0.001113 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.96 fmax = 510.03
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ff_n40C_5v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/54-openroad-stapostpnr/max_ff_n40C_5v50/tiny_tonegen__max_ff_n40C_5v50.lib…
