{
  "design": {
    "design_info": {
      "boundary_crc": "0x6129035F2232D938",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../CODEC_IQMOD_IP.gen/sources_1/bd/IQCODECBLK",
      "name": "IQCODECBLK",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_vip_0": "",
      "xlconcat_0": "",
      "IQ_Modulation_Select_0": "",
      "audio_codec_0": "",
      "dds_compiler_0": "",
      "axis_data_fifo_0": ""
    },
    "ports": {
      "CWKeyerEnable": {
        "direction": "I"
      },
      "CWRampLength": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "CWHangTime": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "CWPttDelay": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "TXIQIn_tdata": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "TXIQIn_tvalid": {
        "direction": "I"
      },
      "TXIQIn_tready": {
        "direction": "O"
      },
      "Deinterleave": {
        "direction": "I"
      },
      "IQEnable": {
        "direction": "I"
      },
      "Modulation_Setup": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "TXTestFreq": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "TX_ENABLE": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "TX_Strobe": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "cw_key_down": {
        "direction": "I"
      },
      "protocol_2": {
        "direction": "I"
      },
      "Byteswap": {
        "direction": "I"
      },
      "cw_ptt": {
        "direction": "O"
      },
      "TX_OUTPUTENABLE": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "CWSampleSelect": {
        "direction": "O"
      },
      "m_axis_TXMod_tdata": {
        "direction": "O",
        "left": "47",
        "right": "0"
      },
      "m_axis_TXMod_tvalid": {
        "direction": "O"
      },
      "m_axis_TXMod_tready": {
        "direction": "I"
      },
      "m_axis_sidetoneampl_tdata": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "m_axis_sidetoneampl_tvalid": {
        "direction": "O"
      },
      "Codec_Config": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "IQCODECBLK_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aclk12": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn:aresetn12"
          },
          "CLK_DOMAIN": {
            "value": "IQCODECBLK_aclk12",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12288000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn12": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "IQCODECBLK_axi_vip_0_0",
        "xci_path": "ip\\IQCODECBLK_axi_vip_0_0\\IQCODECBLK_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "IQCODECBLK_xlconcat_0_0",
        "xci_path": "ip\\IQCODECBLK_xlconcat_0_0\\IQCODECBLK_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "10"
          },
          "IN2_WIDTH": {
            "value": "13"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "IQ_Modulation_Select_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "IQ_Modulation_Select.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "IQ_Modulation_Select.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "IQ_Modulation_Select.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "IQ_Modulation_Select.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI_keyerBRAM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "default_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "auto_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "auto_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              }
            }
          },
          "TX_IQ_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "strong"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            }
          },
          "m_axis_TXMod": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "8",
                "value_src": "auto_prop"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "auto_prop"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "auto_prop"
              }
            }
          },
          "m_axis_envelope": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          },
          "m_axis_sidetoneampl": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "const_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          }
        },
        "ports": {
          "CWSampleSelect": {
            "direction": "O"
          },
          "Deinterleave": {
            "direction": "I"
          },
          "IQEnable": {
            "direction": "I"
          },
          "Modulation_Setup": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "TXTestFreq": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TX_ENABLE": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "TX_OUTPUTENABLE": {
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "TX_Strobe": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "clk122": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI_keyerBRAM:TX_IQ_in:m_axis_TXMod:m_axis_envelope:m_axis_sidetoneampl",
                "value_src": "strong"
              },
              "ASSOCIATED_CLKEN": {
                "value": "aclken",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn:aresetn",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "cw_key_down": {
            "direction": "I"
          },
          "cw_ptt": {
            "direction": "O"
          },
          "keyer_config": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "32",
                "value_src": "ip_prop"
              }
            }
          },
          "protocol_2": {
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              },
              "TYPE": {
                "value": "INTERCONNECT",
                "value_src": "strong"
              }
            }
          },
          "Byteswap": {
            "direction": "I"
          }
        },
        "post_compiled_compname": "IQ_Modulation_Select_inst_0",
        "architecture": "artix7",
        "variant_info": {
          "IQ_Modulation_Select.bd": {
            "scoped_diagram": "IQ_Modulation_Select_inst_0.bd",
            "design_checksum": "0xE6B4B58C",
            "ref_name": "IQ_Modulation_Select",
            "ref_subinst_path": "IQCODECBLK_IQ_Modulation_Select_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "audio_codec_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "audio_codec.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "audio_codec.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "audio_codec.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "audio_codec.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "RX_Audio_Data": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk12",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "default"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "default"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "default"
              }
            }
          },
          "S_AXIS_KeyerAmpl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk12",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "default_prop"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "default_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "default_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "default_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            }
          },
          "LR_Spkr_data": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk12",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 29} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 29} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 13} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 13} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              }
            }
          }
        },
        "ports": {
          "BCLK": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "audio_codec_inst_0_i2s_clk_lrclk_gen_0_0_BCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "const_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "CodecConfig": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "LRCLK": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "audio_codec_inst_0_i2s_clk_lrclk_gen_0_0_LRCLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "const_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "MCLK": {
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk12",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "arstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "clk12": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "RX_Audio_Data:S_AXIS_KeyerAmpl:LR_Spkr_data",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "arstn:aresetn:aresetn12",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "IQCODECBLK_aclk12",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "12288000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "i2srxd": {
            "direction": "I"
          },
          "i2stxd": {
            "direction": "O"
          },
          "Byteswap": {
            "direction": "I"
          }
        },
        "post_compiled_compname": "audio_codec_inst_0",
        "architecture": "artix7",
        "variant_info": {
          "audio_codec.bd": {
            "scoped_diagram": "audio_codec_inst_0.bd",
            "design_checksum": "0xB9638D01",
            "ref_name": "audio_codec",
            "ref_subinst_path": "IQCODECBLK_audio_codec_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "IQCODECBLK_dds_compiler_0_0",
        "xci_path": "ip\\IQCODECBLK_dds_compiler_0_0\\IQCODECBLK_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DDS_Clock_Rate": {
            "value": "0.048"
          },
          "Frequency_Resolution": {
            "value": "1"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Has_TREADY": {
            "value": "true"
          },
          "Latency": {
            "value": "7"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0.00078"
          },
          "Output_Width": {
            "value": "13"
          },
          "PINC1": {
            "value": "10000101000"
          },
          "Phase_Width": {
            "value": "16"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "76"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "IQCODECBLK_axis_data_fifo_0_0",
        "xci_path": "ip\\IQCODECBLK_axis_data_fifo_0_0\\IQCODECBLK_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "IQ_Modulation_Select_0_m_axis_sidetoneampl": {
        "interface_ports": [
          "axis_data_fifo_0/S_AXIS",
          "IQ_Modulation_Select_0/m_axis_sidetoneampl"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "IQ_Modulation_Select_0/S_AXI_keyerBRAM"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "audio_codec_0/S_AXIS_KeyerAmpl"
        ]
      },
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_0/M_AXIS_DATA",
          "audio_codec_0/LR_Spkr_data"
        ]
      }
    },
    "nets": {
      "Byteswap_0_1": {
        "ports": [
          "Byteswap",
          "IQ_Modulation_Select_0/Byteswap",
          "audio_codec_0/Byteswap"
        ]
      },
      "CWKeyerEnable_1": {
        "ports": [
          "CWKeyerEnable",
          "xlconcat_0/In3"
        ]
      },
      "ClockDivider_0_ClockOut": {
        "ports": [
          "aclk12",
          "audio_codec_0/clk12",
          "dds_compiler_0/aclk",
          "axis_data_fifo_0/m_axis_aclk"
        ]
      },
      "CodecConfig_0_1": {
        "ports": [
          "Codec_Config",
          "audio_codec_0/CodecConfig"
        ]
      },
      "Deinterleave_0_1": {
        "ports": [
          "Deinterleave",
          "IQ_Modulation_Select_0/Deinterleave"
        ]
      },
      "IQEnable_0_1": {
        "ports": [
          "IQEnable",
          "IQ_Modulation_Select_0/IQEnable"
        ]
      },
      "IQ_Modulation_Select_0_CWSampleSelect": {
        "ports": [
          "IQ_Modulation_Select_0/CWSampleSelect",
          "CWSampleSelect"
        ]
      },
      "IQ_Modulation_Select_0_TX_IQ_in_tready": {
        "ports": [
          "IQ_Modulation_Select_0/TX_IQ_in_tready",
          "TXIQIn_tready"
        ]
      },
      "IQ_Modulation_Select_0_TX_OUTPUTENABLE": {
        "ports": [
          "IQ_Modulation_Select_0/TX_OUTPUTENABLE",
          "TX_OUTPUTENABLE"
        ]
      },
      "IQ_Modulation_Select_0_cw_ptt": {
        "ports": [
          "IQ_Modulation_Select_0/cw_ptt",
          "cw_ptt"
        ]
      },
      "IQ_Modulation_Select_0_m_axis_TXMod_tdata": {
        "ports": [
          "IQ_Modulation_Select_0/m_axis_TXMod_tdata",
          "m_axis_TXMod_tdata"
        ]
      },
      "IQ_Modulation_Select_0_m_axis_TXMod_tvalid": {
        "ports": [
          "IQ_Modulation_Select_0/m_axis_TXMod_tvalid",
          "m_axis_TXMod_tvalid"
        ]
      },
      "In0_0_1": {
        "ports": [
          "CWPttDelay",
          "xlconcat_0/In0"
        ]
      },
      "In1_0_1": {
        "ports": [
          "CWHangTime",
          "xlconcat_0/In1"
        ]
      },
      "In2_0_1": {
        "ports": [
          "CWRampLength",
          "xlconcat_0/In2"
        ]
      },
      "Modulation_Setup_0_1": {
        "ports": [
          "Modulation_Setup",
          "IQ_Modulation_Select_0/Modulation_Setup"
        ]
      },
      "TXTestFreq_0_1": {
        "ports": [
          "TXTestFreq",
          "IQ_Modulation_Select_0/TXTestFreq"
        ]
      },
      "TX_ENABLE_0_1": {
        "ports": [
          "TX_ENABLE",
          "IQ_Modulation_Select_0/TX_ENABLE"
        ]
      },
      "TX_IQ_in_tdata_0_1": {
        "ports": [
          "TXIQIn_tdata",
          "IQ_Modulation_Select_0/TX_IQ_in_tdata"
        ]
      },
      "TX_IQ_in_tvalid_0_1": {
        "ports": [
          "TXIQIn_tvalid",
          "IQ_Modulation_Select_0/TX_IQ_in_tvalid"
        ]
      },
      "TX_Strobe_0_1": {
        "ports": [
          "TX_Strobe",
          "IQ_Modulation_Select_0/TX_Strobe"
        ]
      },
      "aclk_0_1": {
        "ports": [
          "aclk",
          "axi_vip_0/aclk",
          "IQ_Modulation_Select_0/clk122",
          "axis_data_fifo_0/s_axis_aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn",
          "axi_vip_0/aresetn",
          "IQ_Modulation_Select_0/resetn",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      },
      "arstn_1": {
        "ports": [
          "aresetn12",
          "audio_codec_0/arstn",
          "dds_compiler_0/aresetn"
        ]
      },
      "cw_key_down_0_1": {
        "ports": [
          "cw_key_down",
          "IQ_Modulation_Select_0/cw_key_down"
        ]
      },
      "m_axis_TXMod_tready_0_1": {
        "ports": [
          "m_axis_TXMod_tready",
          "IQ_Modulation_Select_0/m_axis_TXMod_tready"
        ]
      },
      "protocol_2_0_1": {
        "ports": [
          "protocol_2",
          "IQ_Modulation_Select_0/protocol_2"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "IQ_Modulation_Select_0/keyer_config"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/IQ_Modulation_Select_0/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x001C0000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}