#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  8 19:25:06 2023
# Process ID: 16180
# Current directory: C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15204 C:\Users\liuzhouquan\Desktop\remotes\liuzhouquan_lizhaoyang\vivado\verilog\project_1.xpr
# Log file: C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/vivado.log
# Journal file: C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top window_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/window_tb_behav.wcfg]
launch_simulation
open_wave_config C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/window_tb_behav.wcfg
source window_tb.tcl
run all
restart
run 15700 ns
save_wave_config {C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/window_tb_behav.wcfg}
set_property is_enabled false [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/window_tb_behav.wcfg]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top conv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg]
launch_simulation
open_wave_config C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg
source conv_tb.tcl
restart
run 16800 ns
save_wave_config {C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg}
set_property is_enabled false [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/conv_tb_behav.wcfg]
set_property is_enabled true [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/maxpooling_tb_behav.wcfg]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top maxpooling_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/maxpooling_tb_behav.wcfg
source maxpooling_tb.tcl
restart
run 12000 ns
run 12000 ns
restart
run 12000 ns
save_wave_config {C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/maxpooling_tb_behav.wcfg}
set_property is_enabled false [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/maxpooling_tb_behav.wcfg]
set_property is_enabled true [get_files  C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/fc_tb_behav.wcfg]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/liuzhouquan/Desktop/remotes/liuzhouquan_lizhaoyang/vivado/verilog/project_1.sim/sim_1/disable/fc_tb_behav.wcfg
source fc_tb.tcl
restart
run 100 ns
restart
run all
