
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `PCIE_trans.v' to AST representation.
Generating RTLIL representation for module `\dual_port_memory'.
Generating RTLIL representation for module `\fifo'.
Generating RTLIL representation for module `\fsmControl'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\Demux_D0_D1'.
Generating RTLIL representation for module `\demux'.
Generating RTLIL representation for module `\PCIE_trans'.
Warning: Identifier `\data_in_VC1' is implicitly declared at PCIE_trans.v:60.
Warning: Identifier `\Fifo_Data_out_VC0' is implicitly declared at PCIE_trans.v:69.
Warning: Identifier `\Almost_Empty_VC0' is implicitly declared at PCIE_trans.v:70.
Warning: Identifier `\Almost_Full_VC0' is implicitly declared at PCIE_trans.v:71.
Warning: Identifier `\Fifo_Full_VC0' is implicitly declared at PCIE_trans.v:74.
Warning: Identifier `\Error_Fifo_VC0' is implicitly declared at PCIE_trans.v:75.
Warning: Identifier `\Fifo_Data_out_VC1' is implicitly declared at PCIE_trans.v:82.
Warning: Identifier `\Almost_Empty_VC1' is implicitly declared at PCIE_trans.v:83.
Warning: Identifier `\Almost_Full_VC1' is implicitly declared at PCIE_trans.v:84.
Warning: Identifier `\Fifo_Full_VC1' is implicitly declared at PCIE_trans.v:87.
Warning: Identifier `\Error_Fifo_VC1' is implicitly declared at PCIE_trans.v:88.
Warning: Identifier `\push_D0' is implicitly declared at PCIE_trans.v:105.
Warning: Identifier `\push_D1' is implicitly declared at PCIE_trans.v:106.
Warning: Identifier `\FIFO_error' is implicitly declared at PCIE_trans.v:142.
Warning: Identifier `\FIFO_empty' is implicitly declared at PCIE_trans.v:143.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     \fifo
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     \demux

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Generating RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Found cached RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \ADDR_WIDTH = 16
Generating RTLIL representation for module `$paramod\fifo\N=4\ADDR_WIDTH=16'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \ADDR_WIDTH = 16
Found cached RTLIL representation for module `$paramod\fifo\N=4\ADDR_WIDTH=16'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Found cached RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.8. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\ADDR_WIDTH=16
Used module:     \demux

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.11. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\ADDR_WIDTH=16
Used module:     \demux

2.12. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\ADDR_WIDTH=16
Used module:     \demux
Removing unused module `\fifo'.
Removing unused module `\dual_port_memory'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$82'.
     1/2: $1\oDataOut[5:0]
     2/2: $0\oDataOut[5:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$78'.
     1/3: $0$memwr$\Ram$dual_port_memory.v:18$77_EN[5:0]$81
     2/3: $0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80
     3/3: $0$memwr$\Ram$dual_port_memory.v:18$77_ADDR[1:0]$79
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:165$69'.
     1/3: $0\pop_vc1[0:0]
     2/3: $0\pop_vc0[0:0]
     3/3: $0\pausaD0D1[0:0]
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:150$65'.
     1/1: $0\pop[0:0]
Creating decoders for process `\demux.$proc$demux.v:33$59'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\demux.$proc$demux.v:24$57'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$49'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\mux.$proc$mux.v:23$44'.
     1/2: $0\valid_out[0:0]
     2/2: $0\dataout[5:0]
Creating decoders for process `\mux.$proc$mux.v:14$41'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\fsmControl.$proc$fsm_Control.v:40$31'.
     1/6: $0\nxt_state[4:0]
     2/6: $0\state[4:0]
     3/6: $0\error_out[0:0]
     4/6: $0\idle_out[0:0]
     5/6: $0\active_out[0:0]
     6/6: $0\umbrales_I[13:0]
Creating decoders for process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:130$124'.
     1/1: $1\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:102$114'.
     1/3: $0\num_mem[4:0]
     2/3: $0\rd_ptr[3:0]
     3/3: $0\wr_ptr[3:0]
Creating decoders for process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
     1/6: $0\Error_Fifo[0:0]
     2/6: $0\Fifo_Full[0:0]
     3/6: $0\Fifo_Empty[0:0]
     4/6: $0\Pausa[0:0]
     5/6: $0\Almost_Full[0:0]
     6/6: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:130$102'.
     1/1: $1\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:102$92'.
     1/3: $0\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
     1/6: $0\Error_Fifo[0:0]
     2/6: $0\Fifo_Full[0:0]
     3/6: $0\Fifo_Empty[0:0]
     4/6: $0\Pausa[0:0]
     5/6: $0\Almost_Full[0:0]
     6/6: $0\Almost_Empty[0:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.\oDataOut' from process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$82'.
No latch inferred for signal `\demux.\selectorL1' from process `\demux.$proc$demux.v:24$57'.
No latch inferred for signal `\Demux_D0_D1.\selectorL1' from process `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$49'.
No latch inferred for signal `\mux.\selectorL1' from process `\mux.$proc$mux.v:14$41'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$77_ADDR' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$78'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$77_DATA' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$78'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$77_EN' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$78'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\PCIE_trans.\pausaD0D1' using process `\PCIE_trans.$proc$PCIE_trans.v:165$69'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\PCIE_trans.\pop_vc0' using process `\PCIE_trans.$proc$PCIE_trans.v:165$69'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\PCIE_trans.\pop_vc1' using process `\PCIE_trans.$proc$PCIE_trans.v:165$69'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\PCIE_trans.\pop' using process `\PCIE_trans.$proc$PCIE_trans.v:150$65'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\demux.\dataout0' using process `\demux.$proc$demux.v:33$59'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\demux.\dataout1' using process `\demux.$proc$demux.v:33$59'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\demux.\valid_0' using process `\demux.$proc$demux.v:33$59'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\demux.\valid_1' using process `\demux.$proc$demux.v:33$59'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\mux.\dataout' using process `\mux.$proc$mux.v:23$44'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\mux.\valid_out' using process `\mux.$proc$mux.v:23$44'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\fsmControl.\umbrales_I' using process `\fsmControl.$proc$fsm_Control.v:40$31'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\fsmControl.\active_out' using process `\fsmControl.$proc$fsm_Control.v:40$31'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\fsmControl.\idle_out' using process `\fsmControl.$proc$fsm_Control.v:40$31'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\fsmControl.\error_out' using process `\fsmControl.$proc$fsm_Control.v:40$31'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\fsmControl.\state' using process `\fsmControl.$proc$fsm_Control.v:40$31'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\fsmControl.\nxt_state' using process `\fsmControl.$proc$fsm_Control.v:40$31'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Error_Fifo' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:130$124'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\wr_ptr' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:102$114'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\rd_ptr' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:102$114'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:102$114'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Almost_Empty' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Almost_Full' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Pausa' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Fifo_Empty' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Fifo_Full' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Error_Fifo' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:130$102'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:102$92'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:102$92'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:102$92'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
  created $dff cell `$procdff$702' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$82'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$82'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$78'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$78'.
Found and cleaned up 1 empty switch in `\PCIE_trans.$proc$PCIE_trans.v:165$69'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:165$69'.
Found and cleaned up 3 empty switches in `\PCIE_trans.$proc$PCIE_trans.v:150$65'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:150$65'.
Found and cleaned up 7 empty switches in `\demux.$proc$demux.v:33$59'.
Removing empty process `demux.$proc$demux.v:33$59'.
Found and cleaned up 1 empty switch in `\demux.$proc$demux.v:24$57'.
Removing empty process `demux.$proc$demux.v:24$57'.
Found and cleaned up 7 empty switches in `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:24$51'.
Found and cleaned up 1 empty switch in `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$49'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:15$49'.
Found and cleaned up 3 empty switches in `\mux.$proc$mux.v:23$44'.
Removing empty process `mux.$proc$mux.v:23$44'.
Found and cleaned up 1 empty switch in `\mux.$proc$mux.v:14$41'.
Removing empty process `mux.$proc$mux.v:14$41'.
Found and cleaned up 11 empty switches in `\fsmControl.$proc$fsm_Control.v:40$31'.
Removing empty process `fsmControl.$proc$fsm_Control.v:40$31'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:130$124'.
Removing empty process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:130$124'.
Found and cleaned up 5 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:102$114'.
Removing empty process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:102$114'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
Removing empty process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:44$107'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:130$102'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:130$102'.
Found and cleaned up 5 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:102$92'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:102$92'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:44$85'.
Cleaned up 63 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$procmux$148' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$145' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$142' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$223' in module `demux'.
Replacing $eq cell `$eq$demux.v:51$64' (1) in module `\demux' with constant driver `$eq$demux.v:51$64_Y = \valid_1'.
Replacing $eq cell `$eq$demux.v:48$63' in module `demux' with inverter.
Optimizing away select inverter for $mux cell `$procmux$172' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$175' in module `demux'.
Replacing $eq cell `$eq$demux.v:42$62' in module `demux' with inverter.
Optimizing away select inverter for $mux cell `$procmux$187' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$190' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$202' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$205' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$217' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$220' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$170' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$185' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$200' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$215' in module `demux'.
Replacing $eq cell `$eq$Demux_D0_D1.v:33$54' in module `Demux_D0_D1' with inverter.
Replacing $eq cell `$eq$Demux_D0_D1.v:39$55' in module `Demux_D0_D1' with inverter.
Replacing $eq cell `$eq$Demux_D0_D1.v:42$56' (1) in module `\Demux_D0_D1' with constant driver `$eq$Demux_D0_D1.v:42$56_Y = \valid_1'.
Optimizing away select inverter for $mux cell `$procmux$289' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$238' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$241' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$253' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$256' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$268' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$271' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$283' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$286' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$236' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$251' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$266' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$281' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$298' in module `mux'.
Optimizing away select inverter for $mux cell `$procmux$307' in module `mux'.
Replacing $ne cell `$ne$fsm_Control.v:73$33' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:84$34' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:87$35' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:90$36' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:98$37' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:101$38' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:111$39' in module `fsmControl' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$316' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$320' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$353' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$356' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$367' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$383' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$399' in module `fsmControl'.
Replacing $eq cell `$eq$fifo.v:55$109' in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:115$119' in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:134$126' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$eq$fifo.v:134$126_Y = \Fifo_Empty'.
Replacing $eq cell `$eq$fifo.v:134$127' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$eq$fifo.v:134$127_Y = \pop'.
Optimizing away select inverter for $mux cell `$procmux$424' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$436' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$445' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$451' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$469' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$483' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$501' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$517' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$532' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $eq cell `$eq$fifo.v:55$87' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:115$97' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:134$104' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:134$104_Y = \Fifo_Empty'.
Replacing $eq cell `$eq$fifo.v:134$105' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:134$105_Y = \pop'.
Optimizing away select inverter for $mux cell `$procmux$550' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$562' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$571' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$577' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$595' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$609' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$627' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$643' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$658' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
  Cell `$logic_not$demux.v:25$58' is identical to cell `$logic_not$demux.v:34$60'.
    Redirecting output \Y: $logic_not$demux.v:25$58_Y = $logic_not$demux.v:34$60_Y
    Removing $logic_not cell `$logic_not$demux.v:25$58' from module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
  Cell `$logic_not$Demux_D0_D1.v:16$50' is identical to cell `$logic_not$Demux_D0_D1.v:25$52'.
    Redirecting output \Y: $logic_not$Demux_D0_D1.v:16$50_Y = $logic_not$Demux_D0_D1.v:25$52_Y
    Removing $logic_not cell `$logic_not$Demux_D0_D1.v:16$50' from module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
  Cell `$procmux$397_CMP0' is identical to cell `$procmux$407_CMP0'.
    Redirecting output \Y: $procmux$397_CMP = $procmux$407_CMP
    Removing $eq cell `$procmux$397_CMP0' from module `\fsmControl'.
  Cell `$procmux$396_CMP0' is identical to cell `$procmux$406_CMP0'.
    Redirecting output \Y: $procmux$396_CMP = $procmux$406_CMP
    Removing $eq cell `$procmux$396_CMP0' from module `\fsmControl'.
  Cell `$procmux$381_CMP0' is identical to cell `$procmux$407_CMP0'.
    Redirecting output \Y: $procmux$381_CMP = $procmux$407_CMP
    Removing $eq cell `$procmux$381_CMP0' from module `\fsmControl'.
  Cell `$procmux$380_CMP0' is identical to cell `$procmux$406_CMP0'.
    Redirecting output \Y: $procmux$380_CMP = $procmux$406_CMP
    Removing $eq cell `$procmux$380_CMP0' from module `\fsmControl'.
  Cell `$procmux$379_CMP0' is identical to cell `$procmux$395_CMP0'.
    Redirecting output \Y: $procmux$379_CMP = $procmux$395_CMP
    Removing $eq cell `$procmux$379_CMP0' from module `\fsmControl'.
  Cell `$procmux$372_CMP0' is identical to cell `$procmux$394_CMP0'.
    Redirecting output \Y: $procmux$372_CMP = $procmux$394_CMP
    Removing $eq cell `$procmux$372_CMP0' from module `\fsmControl'.
  Cell `$procmux$371_CMP0' is identical to cell `$procmux$387_CMP0'.
    Redirecting output \Y: $procmux$371_CMP = $procmux$387_CMP
    Removing $eq cell `$procmux$371_CMP0' from module `\fsmControl'.
  Cell `$procmux$365_CMP0' is identical to cell `$procmux$407_CMP0'.
    Redirecting output \Y: $procmux$365_CMP = $procmux$407_CMP
    Removing $eq cell `$procmux$365_CMP0' from module `\fsmControl'.
  Cell `$procmux$364_CMP0' is identical to cell `$procmux$406_CMP0'.
    Redirecting output \Y: $procmux$364_CMP = $procmux$406_CMP
    Removing $eq cell `$procmux$364_CMP0' from module `\fsmControl'.
  Cell `$procmux$363_CMP0' is identical to cell `$procmux$387_CMP0'.
    Redirecting output \Y: $procmux$363_CMP = $procmux$387_CMP
    Removing $eq cell `$procmux$363_CMP0' from module `\fsmControl'.
  Cell `$procmux$348_CMP0' is identical to cell `$procmux$407_CMP0'.
    Redirecting output \Y: $procmux$348_CMP = $procmux$407_CMP
    Removing $eq cell `$procmux$348_CMP0' from module `\fsmControl'.
  Cell `$procmux$347_CMP0' is identical to cell `$procmux$406_CMP0'.
    Redirecting output \Y: $procmux$347_CMP = $procmux$406_CMP
    Removing $eq cell `$procmux$347_CMP0' from module `\fsmControl'.
  Cell `$procmux$343_CMP0' is identical to cell `$procmux$395_CMP0'.
    Redirecting output \Y: $procmux$343_CMP = $procmux$395_CMP
    Removing $eq cell `$procmux$343_CMP0' from module `\fsmControl'.
  Cell `$procmux$333_CMP0' is identical to cell `$procmux$394_CMP0'.
    Redirecting output \Y: $procmux$333_CMP = $procmux$394_CMP
    Removing $eq cell `$procmux$333_CMP0' from module `\fsmControl'.
  Cell `$procmux$326_CMP0' is identical to cell `$procmux$387_CMP0'.
    Redirecting output \Y: $procmux$326_CMP = $procmux$387_CMP
    Removing $eq cell `$procmux$326_CMP0' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:98$37' is identical to cell `$ne$fsm_Control.v:111$39'.
    Redirecting output \Y: $ne$fsm_Control.v:98$37_Y = $ne$fsm_Control.v:111$39_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:98$37' from module `\fsmControl'.
  Cell `$eq$fsm_Control.v:87$35' is identical to cell `$eq$fsm_Control.v:101$38'.
    Redirecting output \Y: $eq$fsm_Control.v:87$35_Y = $eq$fsm_Control.v:101$38_Y
    Removing $logic_not cell `$eq$fsm_Control.v:87$35' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:84$34' is identical to cell `$ne$fsm_Control.v:111$39'.
    Redirecting output \Y: $ne$fsm_Control.v:84$34_Y = $ne$fsm_Control.v:111$39_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:84$34' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:73$33' is identical to cell `$ne$fsm_Control.v:111$39'.
    Redirecting output \Y: $ne$fsm_Control.v:73$33_Y = $ne$fsm_Control.v:111$39_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:73$33' from module `\fsmControl'.
  Cell `$not$fsm_Control.v:41$32' is identical to cell `$not$fsm_Control.v:114$40'.
    Redirecting output \Y: $not$fsm_Control.v:41$32_Y = $not$fsm_Control.v:114$40_Y
    Removing $not cell `$not$fsm_Control.v:41$32' from module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:114$118' is identical to cell `$add$fifo.v:125$123'.
    Redirecting output \Y: $add$fifo.v:114$118_Y = $add$fifo.v:125$123_Y
    Removing $add cell `$add$fifo.v:114$118' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:111$117' is identical to cell `$add$fifo.v:124$122'.
    Redirecting output \Y: $add$fifo.v:111$117_Y = $add$fifo.v:124$122_Y
    Removing $add cell `$add$fifo.v:111$117' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:83$113' is identical to cell `$eq$fifo.v:131$125'.
    Redirecting output \Y: $eq$fifo.v:83$113_Y = $eq$fifo.v:131$125_Y
    Removing $eq cell `$eq$fifo.v:83$113' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:55$109' is identical to cell `$eq$fifo.v:115$119'.
    Redirecting output \Y: $eq$fifo.v:55$109_Y = $eq$fifo.v:115$119_Y
    Removing $logic_not cell `$eq$fifo.v:55$109' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:45$108' is identical to cell `$logic_not$fifo.v:103$115'.
    Redirecting output \Y: $logic_not$fifo.v:45$108_Y = $logic_not$fifo.v:103$115_Y
    Removing $logic_not cell `$logic_not$fifo.v:45$108' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:114$96' is identical to cell `$add$fifo.v:125$101'.
    Redirecting output \Y: $add$fifo.v:114$96_Y = $add$fifo.v:125$101_Y
    Removing $add cell `$add$fifo.v:114$96' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:111$95' is identical to cell `$add$fifo.v:124$100'.
    Redirecting output \Y: $add$fifo.v:111$95_Y = $add$fifo.v:124$100_Y
    Removing $add cell `$add$fifo.v:111$95' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:83$91' is identical to cell `$eq$fifo.v:131$103'.
    Redirecting output \Y: $eq$fifo.v:83$91_Y = $eq$fifo.v:131$103_Y
    Removing $eq cell `$eq$fifo.v:83$91' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:55$87' is identical to cell `$eq$fifo.v:115$97'.
    Redirecting output \Y: $eq$fifo.v:55$87_Y = $eq$fifo.v:115$97_Y
    Removing $logic_not cell `$eq$fifo.v:55$87' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:45$86' is identical to cell `$logic_not$fifo.v:103$93'.
    Redirecting output \Y: $logic_not$fifo.v:45$86_Y = $logic_not$fifo.v:103$93_Y
    Removing $logic_not cell `$logic_not$fifo.v:45$86' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Removed a total of 32 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$139 (pure)
    Root of a mux tree: $procmux$136 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $procmux$130 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$157 (pure)
    Root of a mux tree: $procmux$148 (pure)
    Root of a mux tree: $procmux$145 (pure)
    Root of a mux tree: $procmux$142 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$223 (pure)
    Root of a mux tree: $procmux$220 (pure)
    Root of a mux tree: $procmux$205 (pure)
    Root of a mux tree: $procmux$190 (pure)
      Replacing known input bits on port A of cell $procmux$185: \valid_0 -> 1'0
    Root of a mux tree: $procmux$175 (pure)
      Replacing known input bits on port A of cell $procmux$170: \valid_1 -> 1'0
      Replacing known input bits on port A of cell $procmux$167: \valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$211.
    dead port 2/2 on $mux $procmux$196.
    dead port 2/2 on $mux $procmux$181.
    dead port 2/2 on $mux $procmux$167.
    dead port 2/2 on $mux $procmux$163.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$289 (pure)
    Root of a mux tree: $procmux$286 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$256 (pure)
      Replacing known input bits on port A of cell $procmux$251: \valid_0 -> 1'0
    Root of a mux tree: $procmux$241 (pure)
      Replacing known input bits on port A of cell $procmux$236: \valid_1 -> 1'0
      Replacing known input bits on port A of cell $procmux$233: \valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$277.
    dead port 2/2 on $mux $procmux$262.
    dead port 2/2 on $mux $procmux$247.
    dead port 2/2 on $mux $procmux$233.
    dead port 2/2 on $mux $procmux$229.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$310 (pure)
    Root of a mux tree: $procmux$307 (pure)
    Root of a mux tree: $procmux$298 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$370 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$362 (pure)
    Root of a mux tree: $procmux$356
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$325 (pure)
    Root of a mux tree: $procmux$316
    Root of a mux tree: $procmux$386 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$532 (pure)
    Root of a mux tree: $procmux$517 (pure)
    Root of a mux tree: $procmux$501 (pure)
    Root of a mux tree: $procmux$483 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$451 (pure)
    Root of a mux tree: $procmux$448 (pure)
    Root of a mux tree: $procmux$439 (pure)
    Root of a mux tree: $procmux$427 (pure)
    Root of a mux tree: $procmux$412 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$658 (pure)
    Root of a mux tree: $procmux$643 (pure)
    Root of a mux tree: $procmux$627 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$595 (pure)
    Root of a mux tree: $procmux$577 (pure)
    Root of a mux tree: $procmux$574 (pure)
    Root of a mux tree: $procmux$565 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$538 (pure)
  Analyzing evaluation results.
Removed 10 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$133:
      Old ports: A=6'000000, B=6'111111, Y=$procmux$133_Y
      New ports: A=1'0, B=1'1, Y=$procmux$133_Y [0]
      New connections: $procmux$133_Y [5:1] = { $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] $procmux$133_Y [0] }
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
    New ctrl vector for $mux cell $procmux$185: { }
    New ctrl vector for $mux cell $procmux$170: { }
  Optimizing cells in module \demux.
  Optimizing cells in module \Demux_D0_D1.
    New ctrl vector for $mux cell $procmux$251: { }
    New ctrl vector for $mux cell $procmux$236: { }
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \mux.
  Optimizing cells in module \fsmControl.
    New ctrl vector for $pmux cell $procmux$370: { $procmux$395_CMP $auto$opt_reduce.cc:132:opt_mux$704 }
    New ctrl vector for $pmux cell $procmux$362: { $auto$opt_reduce.cc:132:opt_mux$706 $procmux$387_CMP }
    New ctrl vector for $pmux cell $procmux$386: { $procmux$394_CMP $auto$opt_reduce.cc:132:opt_mux$708 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$703: { $procmux$387_CMP $procmux$394_CMP $procmux$406_CMP $procmux$407_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$705: { $procmux$406_CMP $procmux$407_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$707: { $procmux$387_CMP $procmux$395_CMP $procmux$406_CMP $procmux$407_CMP }
  Optimizing cells in module \fsmControl.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
Performed a total of 11 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$454' is identical to cell `$procmux$486'.
    Redirecting output \Y: $procmux$454_Y = $procmux$486_Y
    Removing $mux cell `$procmux$454' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$457' is identical to cell `$procmux$489'.
    Redirecting output \Y: $procmux$457_Y = $procmux$489_Y
    Removing $mux cell `$procmux$457' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$580' is identical to cell `$procmux$612'.
    Redirecting output \Y: $procmux$580_Y = $procmux$612_Y
    Removing $mux cell `$procmux$580' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$583' is identical to cell `$procmux$615'.
    Redirecting output \Y: $procmux$583_Y = $procmux$615_Y
    Removing $mux cell `$procmux$583' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Removed a total of 4 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$692 ($dff) from module $paramod\fifo\N=4\ADDR_WIDTH=16.
Removing $procdff$702 ($dff) from module $paramod\fifo\N=2\ADDR_WIDTH=4.
Replaced 2 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$logic_not' cell `$logic_not$PCIE_trans.v:166$70'.
Finding unused cells or wires in module \demux..
  removing unused `$logic_not' cell `$logic_not$demux.v:34$60'.
  removing unused `$not' cell `$not$demux.v:41$61'.
  removing unused `$not' cell `$eq$demux.v:42$62'.
  removing unused `$not' cell `$eq$demux.v:48$63'.
Finding unused cells or wires in module \Demux_D0_D1..
  removing unused `$logic_not' cell `$logic_not$Demux_D0_D1.v:25$52'.
  removing unused `$not' cell `$not$Demux_D0_D1.v:32$53'.
  removing unused `$not' cell `$eq$Demux_D0_D1.v:33$54'.
  removing unused `$not' cell `$eq$Demux_D0_D1.v:39$55'.
Finding unused cells or wires in module \mux..
  removing unused `$logic_not' cell `$logic_not$mux.v:24$45'.
Finding unused cells or wires in module \fsmControl..
  removing unused `$not' cell `$not$fsm_Control.v:114$40'.
  removing unused non-port wire \nxt_umbral_VC1.
  removing unused non-port wire \nxt_umbral_VC0.
  removed 2 unused temporary wires.
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
  removing unused `$logic_not' cell `$logic_not$fifo.v:103$115'.
  removing unused `$logic_and' cell `$logic_and$fifo.v:134$128'.
  removing unused `$mux' cell `$procmux$409'.
  removing unused `$mux' cell `$procmux$412'.
  removing unused `$mux' cell `$procmux$451'.
  removing unused `$dff' cell `$procdff$683'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:103$93'.
  removing unused `$logic_and' cell `$logic_and$fifo.v:134$106'.
  removing unused `$mux' cell `$procmux$535'.
  removing unused `$mux' cell `$procmux$538'.
  removing unused `$mux' cell `$procmux$577'.
  removing unused `$dff' cell `$procdff$693'.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$130 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $procmux$136 (pure)
    Root of a mux tree: $procmux$139 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$565 (pure)
    Root of a mux tree: $procmux$574 (pure)
    Root of a mux tree: $procmux$595 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$615
    Root of a mux tree: $procmux$627 (pure)
    Root of a mux tree: $procmux$643 (pure)
    Root of a mux tree: $procmux$658 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$427 (pure)
    Root of a mux tree: $procmux$439 (pure)
    Root of a mux tree: $procmux$448 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$483 (pure)
    Root of a mux tree: $procmux$489
    Root of a mux tree: $procmux$501 (pure)
    Root of a mux tree: $procmux$517 (pure)
    Root of a mux tree: $procmux$532 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$241 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$286 (pure)
    Root of a mux tree: $procmux$289 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$142 (pure)
    Root of a mux tree: $procmux$145 (pure)
    Root of a mux tree: $procmux$148 (pure)
    Root of a mux tree: $procmux$157 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$175 (pure)
    Root of a mux tree: $procmux$190 (pure)
    Root of a mux tree: $procmux$205 (pure)
    Root of a mux tree: $procmux$220 (pure)
    Root of a mux tree: $procmux$223 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$316
    Root of a mux tree: $procmux$325 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356
    Root of a mux tree: $procmux$362 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$370 (pure)
    Root of a mux tree: $procmux$386 (pure)
    Root of a mux tree: $procmux$405 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$298 (pure)
    Root of a mux tree: $procmux$307 (pure)
    Root of a mux tree: $procmux$310 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$77_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking fsmControl.nxt_state as FSM state register:
    Users of register don't seem to benefit from recoding.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$130 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $procmux$136 (pure)
    Root of a mux tree: $procmux$139 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$565 (pure)
    Root of a mux tree: $procmux$574 (pure)
    Root of a mux tree: $procmux$595 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$615
    Root of a mux tree: $procmux$627 (pure)
    Root of a mux tree: $procmux$643 (pure)
    Root of a mux tree: $procmux$658 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$427 (pure)
    Root of a mux tree: $procmux$439 (pure)
    Root of a mux tree: $procmux$448 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$483 (pure)
    Root of a mux tree: $procmux$489
    Root of a mux tree: $procmux$501 (pure)
    Root of a mux tree: $procmux$517 (pure)
    Root of a mux tree: $procmux$532 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$241 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$286 (pure)
    Root of a mux tree: $procmux$289 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$142 (pure)
    Root of a mux tree: $procmux$145 (pure)
    Root of a mux tree: $procmux$148 (pure)
    Root of a mux tree: $procmux$157 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$175 (pure)
    Root of a mux tree: $procmux$190 (pure)
    Root of a mux tree: $procmux$205 (pure)
    Root of a mux tree: $procmux$220 (pure)
    Root of a mux tree: $procmux$223 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$316
    Root of a mux tree: $procmux$325 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356
    Root of a mux tree: $procmux$362 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$370 (pure)
    Root of a mux tree: $procmux$386 (pure)
    Root of a mux tree: $procmux$405 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$298 (pure)
    Root of a mux tree: $procmux$307 (pure)
    Root of a mux tree: $procmux$310 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\Ram$dual_port_memory.v:18$84' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': merged $dff to cell.
Checking cell `$memrd$\Ram$dual_port_memory.v:24$83' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': no (compatible) $dff found.

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  removing unused `$dff' cell `$procdff$661'.
  removing unused `$dff' cell `$procdff$660'.
  removing unused `$dff' cell `$procdff$662'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\Ram' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3':
  $memwr$\Ram$dual_port_memory.v:18$84 ($memwr)
  $memrd$\Ram$dual_port_memory.v:24$83 ($memrd)

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \Ram in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3:
  created 4 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$745' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$746 = $0$memwr$\Ram$dual_port_memory.v:18$77_ADDR[1:0]$79 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$737' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$738 = $0$memwr$\Ram$dual_port_memory.v:18$77_ADDR[1:0]$79 [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$727' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$729' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\Ram$wrmux[2][0][0]$751 (pure)
    Root of a mux tree: $memory\Ram$wrmux[1][0][0]$743 (pure)
    Root of a mux tree: $memory\Ram$wrmux[0][0][0]$735 (pure)
    Root of a mux tree: $memory\Ram$wrmux[3][0][0]$757 (pure)
    Root of a mux tree: $procmux$130 (pure)
    Root of a mux tree: $procmux$133 (pure)
    Root of a mux tree: $procmux$136
    Root of a mux tree: $procmux$139 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$565 (pure)
    Root of a mux tree: $procmux$574 (pure)
    Root of a mux tree: $procmux$595 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$615
    Root of a mux tree: $procmux$627 (pure)
    Root of a mux tree: $procmux$643 (pure)
    Root of a mux tree: $procmux$658 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$427 (pure)
    Root of a mux tree: $procmux$439 (pure)
    Root of a mux tree: $procmux$448 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$483 (pure)
    Root of a mux tree: $procmux$489
    Root of a mux tree: $procmux$501 (pure)
    Root of a mux tree: $procmux$517 (pure)
    Root of a mux tree: $procmux$532 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$241 (pure)
    Root of a mux tree: $procmux$256 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$286 (pure)
    Root of a mux tree: $procmux$289 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$142 (pure)
    Root of a mux tree: $procmux$145 (pure)
    Root of a mux tree: $procmux$148 (pure)
    Root of a mux tree: $procmux$157 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$175 (pure)
    Root of a mux tree: $procmux$190 (pure)
    Root of a mux tree: $procmux$205 (pure)
    Root of a mux tree: $procmux$220 (pure)
    Root of a mux tree: $procmux$223 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$316
    Root of a mux tree: $procmux$325 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356
    Root of a mux tree: $procmux$362 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$370 (pure)
    Root of a mux tree: $procmux$386 (pure)
    Root of a mux tree: $procmux$405 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$298 (pure)
    Root of a mux tree: $procmux$307 (pure)
    Root of a mux tree: $procmux$310 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping fsmControl.$ne$fsm_Control.v:90$36 ($reduce_bool) with simplemap.
Mapping fsmControl.$eq$fsm_Control.v:101$38 ($logic_not) with simplemap.
Mapping fsmControl.$ne$fsm_Control.v:111$39 ($reduce_bool) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$703 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$705 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$707 ($reduce_or) with simplemap.
Mapping fsmControl.$procmux$313 ($mux) with simplemap.
Mapping fsmControl.$procmux$316 ($mux) with simplemap.
Mapping fsmControl.$procmux$320 ($mux) with simplemap.
Mapping fsmControl.$procmux$323 ($mux) with simplemap.

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=5'.

9.3. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$325 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=5.
Mapping fsmControl.$procmux$328 ($mux) with simplemap.
Mapping fsmControl.$procmux$331 ($mux) with simplemap.
Mapping fsmControl.$procmux$335 ($mux) with simplemap.
Mapping fsmControl.$procmux$338 ($mux) with simplemap.
Mapping fsmControl.$procmux$341 ($mux) with simplemap.
Mapping fsmControl.$procmux$345 ($mux) with simplemap.
Mapping fsmControl.$procmux$350 ($mux) with simplemap.
Mapping fsmControl.$procmux$353 ($mux) with simplemap.
Mapping fsmControl.$procmux$356 ($mux) with simplemap.
Mapping fsmControl.$procmux$360 ($mux) with simplemap.

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

9.5. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$362 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$367 ($mux) with simplemap.
Mapping fsmControl.$procmux$370 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$374 ($mux) with simplemap.
Mapping fsmControl.$procmux$377 ($mux) with simplemap.
Mapping fsmControl.$procmux$383 ($mux) with simplemap.
Mapping fsmControl.$procmux$387_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$386 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$389 ($mux) with simplemap.
Mapping fsmControl.$procmux$392 ($mux) with simplemap.
Mapping fsmControl.$procmux$394_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$395_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$399 ($mux) with simplemap.
Mapping fsmControl.$procmux$406_CMP0 ($eq) with simplemap.

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 14
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=14\S_WIDTH=2'.

9.7. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$405 using $paramod\_90_pmux\WIDTH=14\S_WIDTH=2.
Mapping fsmControl.$procmux$407_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procdff$677 ($dff) with simplemap.
Mapping fsmControl.$procdff$678 ($dff) with simplemap.
Mapping fsmControl.$procdff$679 ($dff) with simplemap.
Mapping fsmControl.$procdff$680 ($dff) with simplemap.
Mapping fsmControl.$procdff$681 ($dff) with simplemap.
Mapping fsmControl.$procdff$682 ($dff) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$reduce_or$<techmap.v>:441$867 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$reduce_or$<techmap.v>:441$868 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$and$<techmap.v>:434$861 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$reduce_or$<techmap.v>:445$857 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$and$<techmap.v>:434$862 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$ternary$<techmap.v>:445$858 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$and$<techmap.v>:434$863 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$and$<techmap.v>:434$859 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$reduce_or$<techmap.v>:441$864 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$reduce_or$<techmap.v>:441$865 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$and$<techmap.v>:434$860 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$325.$reduce_or$<techmap.v>:441$866 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$362.$and$<techmap.v>:434$914 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$362.$reduce_or$<techmap.v>:441$915 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$362.$and$<techmap.v>:434$913 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$362.$ternary$<techmap.v>:445$912 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$362.$reduce_or$<techmap.v>:445$911 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$370.$and$<techmap.v>:434$914 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$370.$reduce_or$<techmap.v>:441$915 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$370.$and$<techmap.v>:434$913 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$370.$ternary$<techmap.v>:445$912 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$370.$reduce_or$<techmap.v>:445$911 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$386.$and$<techmap.v>:434$914 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$386.$reduce_or$<techmap.v>:441$915 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$386.$and$<techmap.v>:434$913 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$386.$ternary$<techmap.v>:445$912 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$386.$reduce_or$<techmap.v>:445$911 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1024 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1025 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1023 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1022 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1021 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1020 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1019 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1018 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1017 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1016 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1015 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1014 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1013 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:441$1012 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$and$<techmap.v>:434$1011 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$and$<techmap.v>:434$1010 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$ternary$<techmap.v>:445$1009 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$405.$reduce_or$<techmap.v>:445$1008 ($reduce_or) with simplemap.
Mapping mux.$logic_not$mux.v:15$42 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:15$43 ($logic_and) with simplemap.
Mapping mux.$logic_not$mux.v:28$46 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:28$47 ($logic_and) with simplemap.
Mapping mux.$logic_and$mux.v:32$48 ($logic_and) with simplemap.
Mapping mux.$procmux$292 ($mux) with simplemap.
Mapping mux.$procmux$295 ($mux) with simplemap.
Mapping mux.$procmux$298 ($mux) with simplemap.
Mapping mux.$procmux$301 ($mux) with simplemap.
Mapping mux.$procmux$304 ($mux) with simplemap.
Mapping mux.$procmux$307 ($mux) with simplemap.
Mapping mux.$procmux$310 ($mux) with simplemap.
Mapping mux.$procdff$675 ($dff) with simplemap.
Mapping mux.$procdff$676 ($dff) with simplemap.
Mapping Demux_D0_D1.$procmux$227 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$238 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$241 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$245 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$253 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$256 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$260 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$266 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$268 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$271 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$275 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$281 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$283 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$286 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$289 ($mux) with simplemap.
Mapping Demux_D0_D1.$procdff$671 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$672 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$673 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$674 ($dff) with simplemap.
Mapping demux.$procmux$179 ($mux) with simplemap.
Mapping demux.$procmux$175 ($mux) with simplemap.
Mapping demux.$procmux$172 ($mux) with simplemap.
Mapping demux.$procmux$161 ($mux) with simplemap.
Mapping demux.$procmux$187 ($mux) with simplemap.
Mapping demux.$procmux$190 ($mux) with simplemap.
Mapping demux.$procmux$194 ($mux) with simplemap.
Mapping demux.$procmux$200 ($mux) with simplemap.
Mapping demux.$procmux$202 ($mux) with simplemap.
Mapping demux.$procmux$205 ($mux) with simplemap.
Mapping demux.$procmux$209 ($mux) with simplemap.
Mapping demux.$procmux$215 ($mux) with simplemap.
Mapping demux.$procmux$217 ($mux) with simplemap.
Mapping demux.$procmux$220 ($mux) with simplemap.
Mapping demux.$procmux$223 ($mux) with simplemap.
Mapping demux.$procdff$667 ($dff) with simplemap.
Mapping demux.$procdff$668 ($dff) with simplemap.
Mapping demux.$procdff$669 ($dff) with simplemap.
Mapping demux.$procdff$670 ($dff) with simplemap.
Mapping PCIE_trans.$procmux$157 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$155 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$151 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$148 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$145 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$142 ($mux) with simplemap.
Mapping PCIE_trans.$logic_not$PCIE_trans.v:154$66 ($logic_not) with simplemap.
Mapping PCIE_trans.$logic_not$PCIE_trans.v:154$67 ($logic_not) with simplemap.
Mapping PCIE_trans.$logic_or$PCIE_trans.v:154$68 ($logic_or) with simplemap.
Mapping PCIE_trans.$xor$PCIE_trans.v:171$71 ($xor) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:172$72 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:172$73 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:173$74 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:173$75 ($and) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:173$76 ($and) with simplemap.
Mapping PCIE_trans.$procdff$663 ($dff) with simplemap.
Mapping PCIE_trans.$procdff$664 ($dff) with simplemap.
Mapping PCIE_trans.$procdff$665 ($dff) with simplemap.
Mapping PCIE_trans.$procdff$666 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$133 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$139 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$130 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$136 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[0]$710 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[1]$712 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][0][0]$718 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[3]$716 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[2]$714 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[3][0][0]$757 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[3][0][0]$755 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$753 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[2][0][0]$751 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[2][0][0]$749 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$747 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[1][0][0]$743 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[1][0][0]$741 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$739 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[0][0][0]$735 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[0][0][0]$733 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$731 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$729 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$727 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][1]$724 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][0]$721 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:62$88 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:69$89 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:76$90 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$1557
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:110$94 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:115$97 ($logic_not) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$1565
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$sub$fifo.v:118$98 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:121$99 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$1569
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:124$100 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:125$101 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:131$103 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$542 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$544 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$547 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$550 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$553 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$556 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$559 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$562 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$565 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$568 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$571 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$574 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$586 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$589 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$592 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$595 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$606 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$609 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$612 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$615 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$618 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$621 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$624 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$627 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$634 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$637 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$640 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$643 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$652 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$655 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$658 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$694 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$695 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$696 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$697 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$698 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$699 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$700 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$701 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32'.

9.15. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647 ($and) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.19. Executing PROC pass (convert processes to netlists).

9.19.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.19.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.19.3. Executing PROC_INIT pass (extract init attributes).

9.19.4. Executing PROC_ARST pass (detect async resets in processes).

9.19.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1819'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.19.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1819'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1819'.

9.19.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.19.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$1819'.
Cleaned up 0 empty switches.

9.20. Executing OPT pass (performing simple optimizations).

9.20.1. Executing OPT_EXPR pass (perform const folding).

9.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.20.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$1824'.
  removing unused `$and' cell `$and$<techmap.v>:222$1872'.
  removing unused `$and' cell `$and$<techmap.v>:222$1896'.
  removing unused `$and' cell `$and$<techmap.v>:222$1908'.
  removing unused `$and' cell `$and$<techmap.v>:222$1914'.
  removing unused `$and' cell `$and$<techmap.v>:230$1917'.
  removing unused `$and' cell `$and$<techmap.v>:230$1920'.
  removing unused `$and' cell `$and$<techmap.v>:230$1923'.
  removing unused `$and' cell `$and$<techmap.v>:230$1926'.
  removing unused `$and' cell `$and$<techmap.v>:230$1929'.
  removing unused `$and' cell `$and$<techmap.v>:230$1932'.
  removing unused `$and' cell `$and$<techmap.v>:230$1935'.
  removing unused `$and' cell `$and$<techmap.v>:230$1938'.
  removing unused `$and' cell `$and$<techmap.v>:230$1941'.
  removing unused `$and' cell `$and$<techmap.v>:230$1944'.
  removing unused `$and' cell `$and$<techmap.v>:230$1947'.
  removing unused `$and' cell `$and$<techmap.v>:230$1950'.
  removing unused `$and' cell `$and$<techmap.v>:230$1953'.
  removing unused `$and' cell `$and$<techmap.v>:230$1956'.
  removing unused `$and' cell `$and$<techmap.v>:230$1959'.
  removing unused `$and' cell `$and$<techmap.v>:230$1962'.
  removing unused `$and' cell `$and$<techmap.v>:230$1965'.
  removing unused `$and' cell `$and$<techmap.v>:230$1968'.
  removing unused `$and' cell `$and$<techmap.v>:230$1971'.
  removing unused `$and' cell `$and$<techmap.v>:230$1974'.
  removing unused `$and' cell `$and$<techmap.v>:230$1977'.
  removing unused `$and' cell `$and$<techmap.v>:230$1980'.
  removing unused `$and' cell `$and$<techmap.v>:230$1983'.
  removing unused `$and' cell `$and$<techmap.v>:230$1986'.
  removing unused `$and' cell `$and$<techmap.v>:230$1989'.
  removing unused `$and' cell `$and$<techmap.v>:230$1992'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.20.5. Finished fast OPT passes.

9.21. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:62$110 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:69$111 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:76$112 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$3162
  created 1 $alu and 0 $macc cells.

9.23. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$add$fifo.v:110$116 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:115$119 ($logic_not) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$3173
  created 1 $alu and 0 $macc cells.

9.25. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$sub$fifo.v:118$120 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$logic_and$fifo.v:121$121 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$3177
  created 1 $alu and 0 $macc cells.

9.27. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$add$fifo.v:124$122 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$add$fifo.v:125$123 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:131$125 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$416 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$418 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$421 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$424 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$427 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$430 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$433 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$436 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$439 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$442 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$445 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$448 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$460 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$463 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$466 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$469 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$480 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$483 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$486 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$489 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$492 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$495 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$498 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$501 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$508 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$511 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$514 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$517 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$526 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$529 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$532 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$684 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$685 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$686 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$687 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$688 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$689 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$690 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$691 ($dff) with simplemap.

9.28. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32'.

9.29. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32'.

9.31. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:212$1820 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1822 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1825 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1828 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1831 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1834 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1837 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1840 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1843 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1846 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1849 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1852 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1855 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1858 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1861 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1867 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1870 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1873 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1876 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1879 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1882 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1885 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1888 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1891 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1894 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1897 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1900 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1903 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1906 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1909 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1912 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1827 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1830 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1833 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1836 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1839 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1842 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1845 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1848 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1851 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1854 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1857 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1860 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1863 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1915 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1918 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1921 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1924 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1927 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1930 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1933 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1936 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1939 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1942 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1945 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1948 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1951 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1954 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1957 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1960 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1963 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1966 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1969 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1972 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1975 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1978 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1981 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1984 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1987 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1990 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:212$1821 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1823 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1826 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1829 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1832 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1835 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1838 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1841 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1844 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1847 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1850 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1853 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1856 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1859 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1862 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1868 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1871 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1874 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1877 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1880 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1883 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1886 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1889 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1892 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1895 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1898 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1901 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1904 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1907 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1910 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1913 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1916 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1919 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1922 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1925 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1928 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1931 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1934 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1937 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1940 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1943 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1946 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1949 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1952 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1955 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1958 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1961 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1964 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1967 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1970 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1973 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1976 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1979 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1982 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1985 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1988 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:229$1991 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1427' (01?) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$0$memwr$\Ram$dual_port_memory.v:18$77_EN[5:0]$81 [5] = \iWriteEnable'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2025' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2026' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2198' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2166' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2069' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2197' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2165' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2068' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2196' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2164' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2067' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2056' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2024' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [31] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2055' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2023' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2054' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2022' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2053' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2021' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2052' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2020' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2051' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2019' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2050' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2018' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2049' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2017' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2048' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2016' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2047' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2015' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2046' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2014' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2045' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2013' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2195' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2163' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2066' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2044' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2012' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2043' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2011' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2042' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2010' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2194' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2162' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2065' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2193' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2161' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2064' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2192' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2160' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2063' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2191' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2159' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2062' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2190' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2158' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2061' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2189' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2157' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2060' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2188' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2156' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2186' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2154' (101) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2057' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [0] = \num_mem [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2187' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2155' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2041' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2040' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2039' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2038' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2037' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2036' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2035' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2034' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2033' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1994' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1993' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [0] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2027' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1995' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2032' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2031' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2030' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2029' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2028' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$not$<techmap.v>:258$1645_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1996' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2009' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2008' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2007' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2006' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2005' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2004' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2003' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2002' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2001' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2000' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1999' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1998' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1997' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$ternary$<techmap.v>:258$1646_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1521' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1518 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1522' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1518 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1535' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1531 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1546' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1544 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1547' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1544 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1575' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1572 [1] = \num_mem [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2122' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2682' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:212$1820_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2766' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1586' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1585' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2123' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1587' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1656' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [1] = \num_mem [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1720' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2647' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:212$1820_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2586' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1687' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [0] = $techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1657' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1721' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2585' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [1] = $techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2509' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2477' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2380' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2508' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2476' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2444' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2966' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:212$1820_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3050' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [0] = \rd_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2411' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [0] = $techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2348' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2316' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2219' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2347' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2315' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2283' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2824' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:212$1820_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [0] = \wr_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2250' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [0] = $techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1620' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1621' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1614' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1615' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1616' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1618' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1622' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1623' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1624' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1626' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1627' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1628' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1630' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1631' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1658' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1659' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1660' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1661' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1662' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1663' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1664' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1665' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1666' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1667' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1668' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1669' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1670' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1671' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1672' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1673' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1674' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1675' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1676' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1677' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1678' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1679' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1680' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1681' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1682' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1683' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1684' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1685' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1686' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1722' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2681' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [2] = $techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1948_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1690' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [3] = $techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1948_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1723' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2644' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1825_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2584' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1826_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2651' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1827_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2619' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2604' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1691' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1724' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2553' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1951_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2680' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1692' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2650' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1830_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2567' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1725' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2642' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2583' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2609' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1693' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1726' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2552' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2679' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1694' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2649' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1833_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2615' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1875_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2575' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1894_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1727' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2641' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2582' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2618' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2603' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2595' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1695' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1728' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2551' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1957_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2678' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1696' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2648' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1836_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2566' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1729' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2639' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2608' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1697' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1730' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2549' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1960_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1698' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1731' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2637' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2555' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2645' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1839_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2617' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2602' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2596' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1878_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2653' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2612' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1699' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1732' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2547' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1963_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2676' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1700' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2636' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2550' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2643' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1842_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2565' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2560' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1701' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2660' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1966_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1702' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2640' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1845_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2580' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1881_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2541' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2571' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2574' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1735' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2634' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2548' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2616' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2601' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2594' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2666' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1703' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1736' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2659' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1969_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1704' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1737' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2632' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2546' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2638' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1848_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2564' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2559' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1705' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1738' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2658' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1972_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2673' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1706' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2635' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1851_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2545' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1884_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2569' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1739' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2630' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2664' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2600' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2611' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1707' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1740' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2657' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1975_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2672' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1708' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2633' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1854_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2563' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1939_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1741' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2628' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2663' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2558' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1709' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1742' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2591' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2671' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1710' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2631' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1857_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2544' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1887_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2573' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2578' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1743' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2627' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2662' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2599' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2593' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2540' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2654' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1915_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2613' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1711' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1744' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2590' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1981_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2670' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1712' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2629' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1860_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2562' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1942_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1745' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2625' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2661' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1713' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1746' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2589' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2669' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1714' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2626' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1863_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2543' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2568' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2577' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1747' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2623' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2598' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2610' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1715' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1748' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2588' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2668' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1716' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2624' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1866_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2561' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1945_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1749' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2622' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2556' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1717' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1750' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2587' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:229$1990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2667' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1718' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2621' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1869_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2542' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1893_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2656' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2655' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:222$1911_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2652' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2570' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2572' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2576' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1751' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$and$<techmap.v>:260$1647_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2620' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2597' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2592' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2665' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2614' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:110$94.$auto$alumacc.cc:484:replace_alu$1559 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1719' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:263$1649_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2199' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2167' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2070' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2200' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2168' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2071' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2201' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2169' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2072' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2202' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2170' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2073' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2203' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2171' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2074' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2204' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2172' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2075' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2205' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2173' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2076' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2206' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2174' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2077' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2207' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2175' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2078' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2208' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2176' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2079' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2209' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2177' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2080' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2210' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2178' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2081' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2211' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2179' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2082' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2212' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2180' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2083' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2213' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2181' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2084' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2214' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2182' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2085' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2215' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2183' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2086' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2216' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2184' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2087' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2217' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$not$<techmap.v>:258$1645_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2185' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$ternary$<techmap.v>:258$1646_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2088' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2124' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2714' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1827_Y = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2125' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2684' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1825_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2768' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1826_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2126' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2752' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1951_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2810' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [4] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2715' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1830_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2744' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1927_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2127' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2685' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2769' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2802' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [5] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2128' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2753' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1954_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2811' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [6] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1833_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2729' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1875_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1894_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2700' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2129' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2686' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2770' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2784' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2791' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [7] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2130' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2754' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1957_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2812' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [8] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1836_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2745' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1930_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2131' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2687' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2771' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2803' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [9] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2132' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2755' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1960_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2813' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [10] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2718' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1839_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2730' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1878_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2741' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1918_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2701' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2133' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2688' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2772' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2785' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2799' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [11] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2134' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2756' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1963_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2814' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [12] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2719' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1842_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2746' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1933_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2135' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2689' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2773' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2804' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [13] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2136' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2757' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1966_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [14] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2720' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1845_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2731' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1881_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2736' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1899_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2711' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1906_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2702' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2137' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2690' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2774' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2786' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2792' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2795' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [15] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2138' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2758' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1969_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [16] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2721' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1848_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2747' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1936_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2139' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2691' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2775' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2805' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [17] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2140' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2759' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1972_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [18] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2722' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1851_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2732' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1884_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2742' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1921_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2703' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2141' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2692' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2776' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2787' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2800' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [19] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2142' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2760' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1975_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2818' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [20] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2723' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1854_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2748' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1939_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2143' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2693' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2777' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2806' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [21] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2144' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2761' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1978_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2819' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [22] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2724' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1857_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2733' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1887_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2737' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1902_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2740' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1915_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2709' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2704' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2145' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2694' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2778' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2788' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2793' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2798' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [23] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2146' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2762' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1981_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2820' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [24] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2725' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1860_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2749' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1942_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2147' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2695' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2779' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2807' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [25] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2148' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2763' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1984_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2821' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [26] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2726' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1863_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2734' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1890_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2743' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1924_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2705' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2149' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2696' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2780' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2789' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2801' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [27] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2150' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2764' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1987_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2822' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [28] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2727' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1866_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2750' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1945_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2151' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2697' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2781' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2808' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [29] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2152' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2765' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1990_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2823' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [30] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2728' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1869_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2735' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1893_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2738' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1905_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2739' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:222$1911_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2713' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1912_Y = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2712' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2710' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2706' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2153' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$and$<techmap.v>:260$1647_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2698' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2782' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2790' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2794' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2796' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2797' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [31] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2121' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [32] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2349' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2317' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2220' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2350' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2318' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2221' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2351' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2319' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2222' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2352' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2320' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2223' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2353' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2321' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2224' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2354' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2322' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2225' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2355' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2323' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2226' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2356' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2324' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2227' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2357' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2325' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2228' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2358' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2326' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2229' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2359' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2327' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2230' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2360' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2328' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2231' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2361' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2329' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2232' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2362' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2330' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2233' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2363' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2331' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2234' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2364' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2332' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2235' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2365' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2333' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2236' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2366' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2334' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2237' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2367' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2335' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2238' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2368' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2336' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2239' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2369' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2337' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2240' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2370' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2338' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2241' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2371' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2339' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2242' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2372' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2340' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2243' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2373' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2341' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2244' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2374' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2342' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2245' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2375' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2343' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2246' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2376' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2344' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2247' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2377' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2345' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2248' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2378' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2346' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2249' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2284' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [1] = $techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2252' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [2] = $techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2285' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2951' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2253' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2856' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1827_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2841' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2286' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2826' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1825_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1826_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2925' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2254' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2287' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1951_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2952' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2255' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2857' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1830_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2886' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2288' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2827' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2944' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2256' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2289' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2953' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2257' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2858' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1833_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2871' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1875_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2849' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1894_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2842' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2290' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2828' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2926' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2933' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2258' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2291' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2896' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1957_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2259' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2859' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1836_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2887' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2292' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2829' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2913' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2945' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2260' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2293' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2897' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1960_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2955' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2261' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2860' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1839_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2872' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1878_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2883' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2843' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2294' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2830' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2914' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2927' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2941' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2262' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2295' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2898' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1963_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2263' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2861' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1842_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2888' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1933_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2296' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2831' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2915' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2946' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2264' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2297' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2899' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1966_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2957' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2265' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2862' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1845_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2873' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1881_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2878' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2853' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2844' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2298' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2832' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2916' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2928' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2934' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2937' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2266' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2299' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2900' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1969_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2958' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2267' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2863' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1848_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2889' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1936_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2300' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2917' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2947' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2268' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2301' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1972_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2959' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2269' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2864' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1851_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1884_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2884' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2845' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2302' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2918' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2929' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2942' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2270' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2303' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2902' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1975_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2960' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2271' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1854_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2890' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1939_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2304' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2919' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2948' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2272' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2305' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2903' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2961' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2273' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1857_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1887_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2879' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2882' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1915_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2846' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2306' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2920' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2930' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2935' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2940' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2274' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2307' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1981_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2962' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2275' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2867' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1860_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2891' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1942_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2308' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2837' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2921' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2949' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2276' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2309' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2905' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2963' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2277' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2868' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1863_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2876' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2885' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2847' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2310' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2838' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2922' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2931' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2943' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2278' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2311' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2964' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2279' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2869' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1866_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1945_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2312' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2839' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2923' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2950' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2280' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2313' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2965' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2281' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2870' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1869_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2877' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1893_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2880' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2881' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1911_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2855' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2854' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2848' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2314' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2840' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2924' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2932' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2936' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2938' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2939' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:124$100.$auto$alumacc.cc:484:replace_alu$1571 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2282' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:124$100.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2510' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2478' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2381' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2511' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2479' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2382' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2512' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2480' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2383' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2513' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2481' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2384' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2514' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2482' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2385' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2515' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2483' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2386' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2516' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2484' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2387' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2517' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2485' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2388' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2518' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2486' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2389' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2519' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2487' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2390' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2520' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2488' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2391' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2521' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2489' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2392' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2522' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2490' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2393' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2523' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2491' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2394' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2524' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2492' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2395' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2525' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2493' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2396' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2526' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2494' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2397' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2527' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2495' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2398' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2528' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2496' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2399' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2529' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2497' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2400' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2530' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2498' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2401' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2531' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2499' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2402' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2532' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2500' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2403' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2533' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2501' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2404' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2534' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2502' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2405' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2535' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2503' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2406' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2536' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2504' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2407' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2537' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2505' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2408' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2538' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2506' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2409' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2539' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$not$<techmap.v>:258$1650_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2507' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$ternary$<techmap.v>:258$1651_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2410' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:262$1653_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2445' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3051' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [1] = $techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2413' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [2] = $techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2446' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3035' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3093' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2414' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2998' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1827_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1870_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2447' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2968' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1825_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3052' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1826_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3067' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2415' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2448' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3036' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1951_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3094' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2416' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2999' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1830_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2449' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2969' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3053' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3086' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2417' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2450' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3037' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3095' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2418' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3000' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1833_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3013' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1875_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2991' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1894_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2984' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2451' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2970' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3054' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3068' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3075' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2419' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2452' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3038' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1957_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3096' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2420' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3001' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1836_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3029' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2453' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2971' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3055' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3087' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2421' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2454' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3039' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1960_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3097' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2422' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3002' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1839_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3014' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1878_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3025' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2985' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2455' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2972' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3056' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3069' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3083' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2423' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2456' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3040' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1963_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3098' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2424' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3003' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1842_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3030' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1933_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2457' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2973' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3057' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3088' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2425' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2458' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3041' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1966_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3099' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2426' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3004' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1845_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3015' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1881_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3020' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2995' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2992' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2986' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2459' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2974' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3058' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3070' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3076' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3079' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2427' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2460' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3042' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1969_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3100' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2428' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3005' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1848_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3031' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1936_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2461' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2975' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3059' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3089' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2429' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2462' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3043' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1972_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3101' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2430' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3006' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1851_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3016' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1884_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3026' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2987' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2463' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2976' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3060' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3071' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2431' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2464' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3044' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1975_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3102' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2432' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3007' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1854_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3032' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1939_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2465' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2977' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3061' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3090' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2433' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2466' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3045' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3103' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2434' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3008' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1857_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3017' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1887_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3021' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3024' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1915_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2993' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2988' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2467' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2978' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3062' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3072' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3077' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3082' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2435' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2468' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3046' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1981_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3104' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2436' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3009' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1860_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3033' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1942_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2469' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2979' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3063' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3091' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2437' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2470' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3047' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3105' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2438' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3010' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1863_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3018' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3027' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2989' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2471' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2980' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3073' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3085' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2439' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2472' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3048' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3106' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2440' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3011' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1866_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3034' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1945_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2473' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2981' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3065' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3092' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2441' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2474' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3049' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:229$1990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3107' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2442' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3012' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1869_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3019' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1893_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3022' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3023' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:222$1911_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2997' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2996' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2994' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2990' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2475' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$and$<techmap.v>:260$1652_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3066' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3074' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3078' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3080' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3081' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:125$101.$auto$alumacc.cc:484:replace_alu$1571 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2443' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:125$101.$auto$alumacc.cc:470:replace_alu$1569.$xor$<techmap.v>:263$1654_Y [32] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3111' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3108 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3108 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3108 [3] = \num_mem [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3108 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3130' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3126 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3131' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3126 [3] = \num_mem [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3126 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3146' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3144 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3144 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3144 [3] = \num_mem [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3144 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3183' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3180 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3185' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3180 [3] = \num_mem [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3180 [4] = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3589' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3557' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3588' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3556' (101) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3524' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3492' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4084' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:212$1820_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4168' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3199' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3198' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3590' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3558' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3525' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3200' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3591' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3559' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3526' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [2] = \num_mem [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3201' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3592' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3560' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3527' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3202' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3428' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3396' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3332' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3427' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3395' (100) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3363' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3942' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:212$1820_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4026' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [0] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3429' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3397' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3333' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3364' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4027' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [1] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3430' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3398' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [3] = \num_mem [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3365' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4069' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [2] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1948_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3431' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3399' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [4] = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3366' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3944' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1825_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4028' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1826_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4043' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [3] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1870_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3911' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3879' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3910' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3878' (100) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4368' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:212$1820_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4452' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [0] = \rd_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3781' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [0] = $techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3912' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3880' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3816' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [2] = \rd_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4453' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [1] = $techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3913' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3881' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3817' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [3] = \rd_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3848' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4495' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [2] = $techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1948_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3750' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3718' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3654' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3749' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3717' (100) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3685' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4226' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:212$1820_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4310' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [0] = \wr_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3620' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [0] = $techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3751' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3719' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3655' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [2] = \wr_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3686' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4311' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [1] = $techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1822_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3752' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3720' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3656' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [3] = \wr_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3687' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4353' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [2] = $techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1948_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3257' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3258' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3251' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3252' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3253' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3255' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3259' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3260' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3261' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3263' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3264' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3265' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3267' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3268' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3432' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3400' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4070' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [4] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1951_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [5] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3433' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3401' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3975' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1830_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4004' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3368' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4029' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4062' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3434' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3402' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3338' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3369' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4013' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4071' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3435' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3403' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3976' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1833_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3989' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1875_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3967' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1894_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3370' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4030' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4044' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4051' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3436' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3404' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3371' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4014' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1957_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4072' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3437' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3405' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3977' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1836_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4005' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3372' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3947' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4031' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4063' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3308' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3438' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3406' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3373' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4015' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1960_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3309' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3439' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3407' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3978' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1839_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3990' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1878_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4001' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3961' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3374' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3948' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4032' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4045' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4059' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3310' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3440' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3408' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3375' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4016' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1963_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4074' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3311' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3441' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3409' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3979' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1842_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4006' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1933_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3376' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4033' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4064' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3312' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3442' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3410' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3377' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4017' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1966_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4075' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3443' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3411' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3980' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1845_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1881_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3968' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3962' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3378' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4034' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4046' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4052' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4055' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3444' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3412' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4018' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1969_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4076' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3445' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3413' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3981' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1848_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4007' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1936_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4035' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4065' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3446' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3414' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4019' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1972_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4077' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3447' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3415' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3351' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3982' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1851_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1884_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4002' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3963' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4036' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4047' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4060' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3448' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3416' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4020' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1975_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4078' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3449' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3417' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3983' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1854_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4008' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1939_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4037' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4066' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3320' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3450' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3418' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3354' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3385' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4021' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4079' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3321' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3451' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3419' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3355' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3984' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1857_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1887_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3997' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4000' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1915_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3969' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3964' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3386' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4038' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4048' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4053' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4058' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3322' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3452' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3420' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3356' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3387' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4022' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1981_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4080' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3323' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3453' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3421' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3357' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3985' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1860_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4009' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1942_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3388' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4067' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3324' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3454' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3422' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3389' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4023' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4081' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3455' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3423' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3986' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1863_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4003' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3965' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3390' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4049' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4061' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3456' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3424' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4024' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4082' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3327' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3457' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3425' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3987' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1866_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4010' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1945_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3392' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4041' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4068' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3328' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3458' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$not$<techmap.v>:258$3288_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3426' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$ternary$<techmap.v>:258$3289_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3393' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4025' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:229$1990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4083' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3329' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3988' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1869_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1893_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3998' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3999' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:222$1911_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3966' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3394' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$and$<techmap.v>:260$3290_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4042' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4050' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4054' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4056' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4057' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:110$116.$auto$alumacc.cc:484:replace_alu$3164 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3330' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:263$3292_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3593' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3561' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3497' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3528' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [4] = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3594' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3562' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3498' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4117' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1830_Y = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3529' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4087' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1828_Y = \num_mem [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4171' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1829_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3595' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3563' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3530' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4155' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1954_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4213' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [6] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3596' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3564' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4118' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1833_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4131' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1875_Y = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4102' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1873_Y = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3531' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4088' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4172' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4186' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1874_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3597' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3565' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3501' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3532' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4156' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1957_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4214' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [8] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3598' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3566' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3502' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4119' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1836_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4147' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1930_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3533' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4089' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4173' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4205' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [9] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3599' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3567' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3503' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3534' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4157' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1960_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4215' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [10] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3600' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3568' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3504' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1839_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4132' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1878_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4143' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1918_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3535' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4090' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4174' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4187' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4201' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [11] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3601' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3569' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3505' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3536' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4158' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1963_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4216' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [12] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3602' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3570' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3506' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4121' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1842_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4148' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1933_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3537' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4091' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4175' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4206' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [13] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3603' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3571' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3507' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3538' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4159' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1966_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4217' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [14] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3604' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3572' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1845_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4133' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1881_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1899_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4113' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1906_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4110' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4104' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3539' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4092' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4176' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4188' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4194' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4197' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [15] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3605' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3573' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3540' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4160' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1969_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4218' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [16] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3606' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3574' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4123' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1848_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4149' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1936_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3541' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4093' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4177' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4207' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [17] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3607' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3575' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3511' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3542' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4161' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1972_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4219' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [18] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3608' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3576' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1851_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1884_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4144' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1921_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4105' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3543' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4178' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4189' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4202' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [19] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3609' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3577' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4162' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1975_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4220' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [20] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3610' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3578' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3514' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4125' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1854_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4150' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1939_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4095' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4179' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4208' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [21] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3611' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3579' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4163' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1978_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4221' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [22] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3612' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3580' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4126' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1857_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1887_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1902_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4142' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1915_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4111' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4106' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4180' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4190' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4195' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4200' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [23] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3613' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3581' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4164' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1981_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4222' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [24] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3614' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3582' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4127' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1860_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4151' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1942_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4097' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4181' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4209' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [25] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3615' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3583' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3550' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4165' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1984_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4223' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [26] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3616' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3584' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3520' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4128' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1863_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4136' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1890_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4145' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1924_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4107' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3551' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4098' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4182' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4191' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4203' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [27] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3617' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3585' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3521' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3552' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4166' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1987_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4224' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [28] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3618' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3586' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3522' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4129' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1866_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4152' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1945_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3553' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4099' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4183' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4210' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [29] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3619' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$not$<techmap.v>:258$3288_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3587' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$ternary$<techmap.v>:258$3289_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3554' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4167' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1990_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4225' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [30] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4130' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1869_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1893_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1905_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4141' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:222$1911_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4115' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1912_Y = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4114' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4112' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4108' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3555' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$and$<techmap.v>:260$3290_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4100' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4184' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4192' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4196' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4198' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4199' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [31] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3491' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [32] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3753' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3721' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3657' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3688' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4228' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1825_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4312' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1826_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4327' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [3] = $techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1870_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3624' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [4] = $techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1870_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3754' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3722' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3658' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3689' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4296' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1951_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4354' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3625' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3755' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3723' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3659' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1830_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4288' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3690' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4229' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4313' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4346' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3626' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3756' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3724' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3660' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3691' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4297' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4355' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3627' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3757' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3725' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3661' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1833_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4273' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1875_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4251' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1894_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4244' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3692' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4230' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4314' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4328' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4335' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3628' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3758' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3726' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3662' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3693' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4298' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1957_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4356' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3629' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3759' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3727' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3663' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1836_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4289' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3694' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4231' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4315' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4347' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3630' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3760' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3728' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3664' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3695' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4299' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1960_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4357' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3761' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3729' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3665' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4262' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1839_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4274' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1878_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4285' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4245' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3696' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4232' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4316' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4329' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4343' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3632' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3762' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3730' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3666' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3697' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4300' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1963_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4358' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3633' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3763' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3731' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3667' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4263' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1842_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4290' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1933_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3698' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4233' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4317' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4348' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3634' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3764' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3732' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3668' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3699' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4301' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1966_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4359' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3635' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3765' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3733' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3669' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4264' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1845_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4275' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1881_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4255' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4252' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4246' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3700' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4234' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4318' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4330' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4336' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4339' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3636' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3766' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3734' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3670' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3701' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4302' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1969_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4360' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3637' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3767' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3735' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3671' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4265' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1848_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4291' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1936_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3702' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4235' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4319' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4349' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3638' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3768' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3736' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3672' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3703' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4303' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1972_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4361' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3639' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3769' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3737' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3673' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4266' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1851_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4276' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1884_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4286' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4247' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3704' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4236' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4320' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4331' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4344' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3640' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3770' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3738' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3674' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3705' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4304' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1975_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4362' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3641' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3771' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3739' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3675' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4267' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1854_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4292' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1939_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3706' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4237' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4321' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4350' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3642' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3772' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3740' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3676' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3707' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4305' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4363' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3643' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3773' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3741' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3677' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4268' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1857_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1887_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4284' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1915_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4253' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4248' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3708' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4238' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4322' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4332' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4337' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4342' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3644' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3774' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3742' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3678' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4306' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1981_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4364' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3645' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3775' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3743' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3679' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4269' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1860_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4293' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1942_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4239' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4323' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4351' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3646' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3776' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3744' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3680' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4307' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4365' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3647' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3777' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3745' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3681' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4270' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1863_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4287' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4249' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4240' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4324' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4333' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4345' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3648' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3778' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3746' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3682' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4308' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4366' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3649' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3779' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3747' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3683' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4271' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1866_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4294' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1945_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4241' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4325' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4352' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3650' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3780' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3748' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3684' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3715' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4309' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4367' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3651' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4272' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1869_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1893_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4282' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4283' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1911_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4257' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4256' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4254' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4250' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3716' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4242' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4326' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4334' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4338' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4340' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4341' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:124$122.$auto$alumacc.cc:484:replace_alu$3179 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3652' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:124$122.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3914' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3882' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3818' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3849' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4370' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1825_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4454' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1826_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4469' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [3] = $techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1870_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [4] = $techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1870_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3915' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3883' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3819' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4438' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1951_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4496' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3916' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3884' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3820' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4401' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1830_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4430' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4371' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1828_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4455' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1829_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4488' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3917' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3885' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3821' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4439' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4497' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3918' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3886' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3822' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4402' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1833_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4415' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1875_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4393' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1894_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4386' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4372' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1831_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4456' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1832_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4470' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1874_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4477' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3919' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3887' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3823' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4440' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1957_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4498' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3920' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3888' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3824' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4403' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1836_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4431' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4373' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1834_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4457' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1835_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4489' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3921' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3889' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3825' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4441' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1960_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4499' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3922' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3890' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3826' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4404' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1839_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4416' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1878_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4387' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4374' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1837_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4458' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1838_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4471' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1877_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4485' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3923' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3891' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3858' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4442' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1963_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4500' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3924' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3892' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3828' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4405' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1842_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4432' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1933_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3859' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4375' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1840_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4459' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1841_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4490' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3925' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3893' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3860' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4443' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1966_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4501' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3926' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3894' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4406' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1845_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4417' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1881_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4422' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1899_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4397' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4394' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4388' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3861' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4376' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4460' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1844_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4472' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1880_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4478' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1898_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4481' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3927' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3895' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3831' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3862' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4444' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1969_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4502' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3928' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3896' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4407' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1848_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4433' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1936_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3863' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4377' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1846_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4461' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1847_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4491' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3929' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3897' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3833' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3864' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4445' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1972_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4503' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3930' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3898' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4408' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1851_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4418' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1884_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4428' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4389' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4378' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1849_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1850_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4473' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1883_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4486' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3801' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3931' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3899' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3866' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4446' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1975_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4504' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3802' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3932' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3900' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4409' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1854_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4434' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1939_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3867' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4379' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1852_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4463' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1853_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4492' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3803' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3933' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3901' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3868' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4447' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1978_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4505' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3804' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3934' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3902' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4410' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1857_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4419' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1887_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4423' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1902_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4426' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1915_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4395' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4390' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3869' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4380' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1855_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4464' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1856_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4474' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1886_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4479' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1901_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4484' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3935' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3903' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3839' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4448' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1981_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4506' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3806' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3936' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3904' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3840' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4411' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1860_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4435' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1942_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4381' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1858_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4465' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1859_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4493' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3807' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3937' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3905' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3841' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4449' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1984_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4507' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3808' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3938' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3906' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3842' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4412' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1863_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4420' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1890_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4429' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4391' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4382' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1861_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4466' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4475' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1889_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4487' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3809' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3939' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3907' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3843' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4450' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1987_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4508' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3810' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3940' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3908' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3844' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4413' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1866_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4436' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1945_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4383' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4467' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1865_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4494' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3811' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3941' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$not$<techmap.v>:258$3293_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3909' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$ternary$<techmap.v>:258$3294_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3845' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:262$3296_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4451' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:229$1990_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4509' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3812' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4414' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1869_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4421' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1893_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4424' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1905_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4425' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:222$1911_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4399' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4398' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4396' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4392' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3877' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$and$<techmap.v>:260$3295_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4384' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$and$<techmap.v>:221$1867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4468' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1868_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4476' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1892_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4480' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1904_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4482' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.lcu.$or$<techmap.v>:221$1910_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4483' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:125$123.$auto$alumacc.cc:484:replace_alu$3179 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3813' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:125$123.$auto$alumacc.cc:470:replace_alu$3177.$xor$<techmap.v>:263$3297_Y [32] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1270' (01?) in module `\Demux_D0_D1' with constant driver `$procmux$227_Y = \selectorL1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1409' (01?) in module `\PCIE_trans' with constant driver `$procmux$155_Y = \Fifo_Empty_MF'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1342' (01?) in module `\demux' with constant driver `$procmux$161_Y = \selectorL1'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$898' (01?) in module `\fsmControl' with constant driver `$procmux$345_Y [4] = $ne$fsm_Control.v:111$39_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$870' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$869' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$871' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' in module `fsmControl'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$922' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$920 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$923' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$920 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$924' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$920 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$925' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$920 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$964' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$958 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$960' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$958 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$961' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$958 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$963' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$958 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$996' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$990 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$992' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$990 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$994' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$990 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$995' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$990 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1032' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1026 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1029' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1026 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1030' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1026 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1031' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1026 [3] = \state [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$917' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$895' (00?) in module `\fsmControl' with constant driver `$procmux$345_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$851' (01?) in module `\fsmControl' with constant driver `$procmux$320_Y [4] = \reset_L'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$850' (00?) in module `\fsmControl' with constant driver `$procmux$320_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$855' (00?) in module `\fsmControl' with constant driver `$procmux$323_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$849' (00?) in module `\fsmControl' with constant driver `$procmux$320_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$854' (00?) in module `\fsmControl' with constant driver `$procmux$323_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$848' (00?) in module `\fsmControl' with constant driver `$procmux$320_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$853' (00?) in module `\fsmControl' with constant driver `$procmux$323_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$946' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$940 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$942' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$940 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$943' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$940 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$944' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$940 [2] = \state [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$897' (00?) in module `\fsmControl' with constant driver `$procmux$345_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$894' (00?) in module `\fsmControl' with constant driver `$procmux$345_Y [0] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$938' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1115' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$859_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1072' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1071 [0] = $techmap$procmux$325.$and$<techmap.v>:434$860_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1100' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$862_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1073' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1071 [1] = $techmap$procmux$325.$and$<techmap.v>:434$861_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1110' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$863_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1077' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$325.$reduce_or$<techmap.v>:441$867_Y = $auto$simplemap.cc:127:simplemap_reduce$1074'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1111' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$863_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1084' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$325.$reduce_or$<techmap.v>:441$868_Y = $auto$simplemap.cc:127:simplemap_reduce$1081'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1098' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$862_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1097' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$862_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1108' (1?) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$863_Y [1] = $procmux$348_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1113' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$859_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1125' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1124 [0] = $techmap$procmux$325.$and$<techmap.v>:434$860_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1126' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1124 [1] = $techmap$procmux$325.$and$<techmap.v>:434$861_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1107' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$863_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1119' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1117 [1] = $techmap$procmux$325.$and$<techmap.v>:434$861_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1123' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$325.$reduce_or$<techmap.v>:441$864_Y = $auto$simplemap.cc:127:simplemap_reduce$1120'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1109' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$863_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1114' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$325.$and$<techmap.v>:434$859_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1137' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1136 [0] = $techmap$procmux$325.$and$<techmap.v>:434$860_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1142' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$325.$reduce_or$<techmap.v>:441$866_Y = $auto$simplemap.cc:127:simplemap_reduce$1139'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1143' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$362.$and$<techmap.v>:434$914_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1145' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$362.$reduce_or$<techmap.v>:441$915_Y = $techmap$procmux$362.$and$<techmap.v>:434$913_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1153' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$370.$and$<techmap.v>:434$913_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1152' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$370.$reduce_or$<techmap.v>:441$915_Y = $techmap$procmux$370.$and$<techmap.v>:434$914_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1160' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$386.$and$<techmap.v>:434$913_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1159' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$386.$reduce_or$<techmap.v>:441$915_Y = $techmap$procmux$386.$and$<techmap.v>:434$914_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1204' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1165' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1024_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1205' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1167' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1025_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1203' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1169' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1023_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1202' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1171' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1022_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1201' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1173' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1021_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1200' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1175' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1020_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1199' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1177' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1019_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1198' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1179' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1018_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1197' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1181' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1017_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1196' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1183' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1016_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1195' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1185' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1015_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1194' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1187' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1014_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1193' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1189' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1013_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1192' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$405.$and$<techmap.v>:434$1011_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1191' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$405.$reduce_or$<techmap.v>:441$1012_Y = $techmap$procmux$405.$and$<techmap.v>:434$1010_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$938' (01?) in module `\fsmControl' with constant driver `$procmux$389_Y = $auto$simplemap.cc:168:logic_reduce$815'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1262' (01?) in module `\mux' with constant driver `\selectorL1 = $logic_and$mux.v:15$43_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1241' (01?) in module `\mux' with constant driver `$procmux$292_Y = $logic_and$mux.v:32$48_Y'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2097' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [8] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2097' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2100' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [11] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2100' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2105' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [16] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2105' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2106' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [17] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2106' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2120' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [31] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2120' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [7] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1655' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2089'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:110$94.$auto$alumacc.cc:470:replace_alu$1557.$xor$<techmap.v>:262$1648_Y [0] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1655' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2119' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [30] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2119' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2112' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [23] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2112' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2108' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [19] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2108' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2103' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [14] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2103' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2113' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [24] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2113' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2111' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [22] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2111' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2117' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [28] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2117' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2116' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [27] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2116' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2093' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [4] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2093' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2110' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [21] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2110' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2094' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [5] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2109' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [20] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2109' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2098' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [9] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2098' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2095' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [6] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2114' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [25] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2114' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2102' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [13] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2102' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1574' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2089'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1572 [0] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1574' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1576' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1572 [2] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1576' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1552' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1561'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1551 = $auto$simplemap.cc:168:logic_reduce$1560
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1552' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2115' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [26] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2115' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2118' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [29] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2118' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2059'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1544 [2] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1548' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2058'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1531 [1] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:262$1648_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1534' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1533' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2089'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1531 [0] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1533' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2104' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [15] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2104' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1520' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2089'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1518 [0] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1520' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2101' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [12] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2101' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2699'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:229$1948_Y = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.lcu.$and$<techmap.v>:221$1870_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2751' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1618' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1564'.
    Redirecting output \Y: $procmux$606_Y = $eq$fifo.v:115$97_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$1618' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1620' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1584'.
    Redirecting output \Y: $procmux$580_Y = $eq$fifo.v:131$103_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$1620' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1626' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1543'.
    Redirecting output \Y: $procmux$634_Y = $eq$fifo.v:69$89_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$1626' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1630' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1530'.
    Redirecting output \Y: $procmux$652_Y = $eq$fifo.v:62$88_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$1630' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2107' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [18] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2107' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1526' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1580'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1525 = $auto$simplemap.cc:127:simplemap_reduce$1579
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1526' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2783' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2809'.
    Redirecting output \Y: $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [3] = $techmap$sub$fifo.v:118$98.$auto$alumacc.cc:484:replace_alu$1567 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2783' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2092' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [3] = $techmap$techmap$sub$fifo.v:118$98.$auto$alumacc.cc:470:replace_alu$1565.$xor$<techmap.v>:263$1649_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2092' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3486' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [27] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3468' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [9] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3483' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [24] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3484' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [25] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3487' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [28] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3487' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3469' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [10] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3482' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [23] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3475' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [16] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3475' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3474' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [15] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3474' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3467' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [8] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3459' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3331'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [0] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3459' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3489' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [30] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3489' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3488' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [29] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3488' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3478' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [19] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3471' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [12] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3472' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [13] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3479' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [20] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3477' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [18] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3480' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [21] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3480' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3184' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3494'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3180 [2] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3184' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3182' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3331'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3180 [0] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3182' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3154' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3166'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3153 [0] = $auto$simplemap.cc:168:logic_reduce$3165 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3154' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3481' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [22] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3481' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3148' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3494'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3144 [2] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4146' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4109'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1927_Y = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1894_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4146' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3137' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3167'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3135 [1] = $auto$simplemap.cc:168:logic_reduce$3165 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3137' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3466' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3465'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [7] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3129' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3493'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3126 [1] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:262$3291_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3128' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3331'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3126 [0] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3473' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [14] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3473' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3119' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3167'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3117 [1] = $auto$simplemap.cc:168:logic_reduce$3165 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3119' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3470' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [11] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3470' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3110' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3331'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3108 [0] = $techmap$techmap$add$fifo.v:110$116.$auto$alumacc.cc:470:replace_alu$3162.$xor$<techmap.v>:262$3291_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3110' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3485' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [26] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4154' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4109'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:229$1951_Y = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.lcu.$and$<techmap.v>:221$1894_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4154' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3255' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3172'.
    Redirecting output \Y: $procmux$480_Y = $eq$fifo.v:115$119_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3255' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3257' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3197'.
    Redirecting output \Y: $procmux$454_Y = $eq$fifo.v:131$125_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3257' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3263' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3143'.
    Redirecting output \Y: $procmux$508_Y = $eq$fifo.v:69$111_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3263' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3267' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3125'.
    Redirecting output \Y: $procmux$526_Y = $eq$fifo.v:62$110_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3267' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3490' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [31] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4212' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4204'.
    Redirecting output \Y: $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [4] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4212' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4193' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4204'.
    Redirecting output \Y: $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [7] = $techmap$sub$fifo.v:118$120.$auto$alumacc.cc:484:replace_alu$3175 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4193' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3155' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3153 [1] = $auto$simplemap.cc:127:simplemap_reduce$3189 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3155' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [6] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3118' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3117 [0] = $auto$simplemap.cc:127:simplemap_reduce$3189 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3118' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3464' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [5] = $techmap$techmap$sub$fifo.v:118$120.$auto$alumacc.cc:470:replace_alu$3173.$xor$<techmap.v>:263$3292_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3464' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1001' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$999 [1] = $auto$simplemap.cc:127:simplemap_reduce$1035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1001' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$950' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$949 [0] = $auto$simplemap.cc:127:simplemap_reduce$967 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$950' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$931' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1037'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$929 [1] = $auto$simplemap.cc:127:simplemap_reduce$1035 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$931' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$930' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$929 [0] = $auto$simplemap.cc:127:simplemap_reduce$967 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$930' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$840' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$902'.
    Redirecting output \Y: $procmux$313_Y [3] = $procmux$350_Y [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$840' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$837' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$899'.
    Redirecting output \Y: $procmux$313_Y [0] = $procmux$350_Y [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$837' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$827' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1091'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$825 [1] = $auto$simplemap.cc:127:simplemap_reduce$1090 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$827' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$826' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$833'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$825 [0] = $auto$simplemap.cc:127:simplemap_reduce$832 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$826' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$805' is identical to cell `$auto$simplemap.cc:177:logic_reduce$812'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$803 [1] = $auto$simplemap.cc:168:logic_reduce$810 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$805' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$804' is identical to cell `$auto$simplemap.cc:177:logic_reduce$811'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$803 [0] = $auto$simplemap.cc:168:logic_reduce$810 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$804' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$831' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$833'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$706 = $auto$simplemap.cc:127:simplemap_reduce$832 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$831' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$903' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$841'.
    Redirecting output \Y: $procmux$350_Y [4] = $procmux$313_Y [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$903' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1235' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$833'.
    Redirecting output \Y: $techmap$procmux$405.$reduce_or$<techmap.v>:445$1008_Y = $auto$simplemap.cc:127:simplemap_reduce$832 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1235' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$807' is identical to cell `$auto$simplemap.cc:177:logic_reduce$814'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$806 = $auto$simplemap.cc:168:logic_reduce$813
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$807' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$809' is identical to cell `$auto$simplemap.cc:177:logic_reduce$816'.
    Redirecting output \Y: $ne$fsm_Control.v:90$36_Y = $auto$simplemap.cc:168:logic_reduce$815
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$809' from module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 104 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1556'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2099'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2554'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2699'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2809'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2825'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2967'.
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3161'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3476'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4012'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4109'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4204'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4243'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4258'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4385'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4400'.
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$817'.
Finding unused cells or wires in module \mux..

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing FLATTEN pass (flatten design).
Mapping PCIE_trans.MainFifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.demux1 using demux.
Mapping PCIE_trans.VC0Fifo using $paramod\fifo\N=4\ADDR_WIDTH=16.
Mapping PCIE_trans.VC1Fifo using $paramod\fifo\N=4\ADDR_WIDTH=16.
Mapping PCIE_trans.mux1 using mux.
Mapping PCIE_trans.Demux_D0_D1 using Demux_D0_D1.
Mapping PCIE_trans.D0Fifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.D1Fifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.fsm_Control1 using fsmControl.
Mapping PCIE_trans.D1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.D0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.MainFifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
No more expansions possible.
Deleting now unused module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Deleting now unused module $paramod\fifo\N=2\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=4\ADDR_WIDTH=16.
Deleting now unused module Demux_D0_D1.
Deleting now unused module demux.
Deleting now unused module fsmControl.
Deleting now unused module mux.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$820' (00) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$818 [1] = 1'0'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$819' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$818 [0] = \FIFO_error'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$822' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$821 = \FIFO_error'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$812' (00) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$803 [1] = 1'0'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$811' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$803 [0] = \FIFO_empty'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$814' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$806 = \FIFO_empty'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$816' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:168:logic_reduce$815 = \FIFO_empty'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$824' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$ne$fsm_Control.v:111$39_Y = \FIFO_error'.
Replacing $_AND_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1219' (const_and) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$procmux$405.B_AND_S [13] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1249' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$301_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1255' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$304_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1261' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1248' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$301_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1254' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$304_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1260' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1247' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$301_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1253' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$304_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1259' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1246' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$301_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1252' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$304_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1258' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1245' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$301_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1251' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$304_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1257' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [1] = 1'0'.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
  Cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1440' is identical to cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441'.
    Redirecting output \Y: $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [4] = $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [5]
    Removing $_MUX_ cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1440' from module `\PCIE_trans'.
  Cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1439' is identical to cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441'.
    Redirecting output \Y: $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [3] = $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [5]
    Removing $_MUX_ cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1439' from module `\PCIE_trans'.
  Cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1438' is identical to cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441'.
    Redirecting output \Y: $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [2] = $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [5]
    Removing $_MUX_ cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1438' from module `\PCIE_trans'.
  Cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1437' is identical to cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441'.
    Redirecting output \Y: $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [1] = $techmap\VC1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [5]
    Removing $_MUX_ cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1437' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1267' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1268'.
    Redirecting output \Q: \mux1.dataout [4] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1267' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1266' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1268'.
    Redirecting output \Q: \mux1.dataout [3] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1266' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1265' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1268'.
    Redirecting output \Q: \mux1.dataout [2] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1265' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1264' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1268'.
    Redirecting output \Q: \mux1.dataout [1] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1264' from module `\PCIE_trans'.
Removed a total of 8 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1268 ($_DFF_P_) from module PCIE_trans.
Replaced 1 DFF cells.

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1631'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1629'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1624'.
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:206:simplemap_lognot$1584'.
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:206:simplemap_lognot$1543'.
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:206:simplemap_lognot$1530'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1048'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1614'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1615'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1616'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1617'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1621'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1622'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1623'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1625'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1627'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1628'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1632'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$1530'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$1543'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$1564'.
  removing unused `$_OR_' cell `$techmap\MainFifo.$auto$simplemap.cc:136:simplemap_reduce$1582'.
  removing unused `$_OR_' cell `$techmap\MainFifo.$auto$simplemap.cc:136:simplemap_reduce$1580'.
  removing unused `$_OR_' cell `$techmap\MainFifo.$auto$simplemap.cc:136:simplemap_reduce$1554'.
  removing unused `$_OR_' cell `$techmap\MainFifo.$auto$simplemap.cc:136:simplemap_reduce$1541'.
  removing unused `$_OR_' cell `$techmap\MainFifo.$auto$simplemap.cc:136:simplemap_reduce$1528'.
  removing unused `$_OR_' cell `$techmap\MainFifo.$auto$simplemap.cc:136:simplemap_reduce$1539'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1217'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1215'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1214'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1213'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1212'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1208'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1218'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1216'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1211'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1207'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1206'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1210'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1209'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1057'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1055'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1053'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1051'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1054'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1052'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1056'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1049'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1050'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$987'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1627'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1628'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1629'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1631'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1632'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$1640'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$1641'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$1643'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$1644'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1614'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1615'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1616'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1617'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1619'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$978'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$976'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$988'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1047'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1046'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$983'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1045'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1044'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$984'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$977'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$981'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$985'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$982'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$979'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$980'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$986'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$989'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$1644'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$1643'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$1641'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$1640'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1632'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1631'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1629'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1628'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1627'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1619'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1617'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1616'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1615'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1614'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$1564'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$1543'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$1530'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1229'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1231'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1233'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3784'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3783'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3623'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3622'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1226'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1225'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1224'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1223'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3287'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3284'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3283'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3272'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3273'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3277'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3269'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3276'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3268'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3266'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3265'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3264'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3254'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3252'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3253'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3251'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3250'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3249'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3246'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3245'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3237'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3242'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3234'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3241'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3233'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3238'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3230'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3229'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3226'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3225'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$3143'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$3125'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1230'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1232'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1228'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1222'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4437'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4369'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4295'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4227'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$3784'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$3783'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$3623'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$3622'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3287'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3284'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3283'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3277'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3276'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3273'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3272'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3269'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3268'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3266'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3265'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3264'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3254'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3253'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3252'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3251'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3250'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3249'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3246'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3245'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3242'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3241'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3238'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3237'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3234'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3233'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3230'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3229'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3226'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3225'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1464'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1451'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1493'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1484'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1470'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1463'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1492'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1431'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1469'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1453'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1446'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1508'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1469'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1461'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1516'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1509'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1490'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1481'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1457'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1467'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1444'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1515'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1498'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1489'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1475'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1456'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1450'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1468'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1445'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1515'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1500'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1489'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1476'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1456'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1433'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1451'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1443'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1510'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1497'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1484'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1474'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1437'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1463'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1449'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1515'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:206:simplemap_lognot$3143'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:206:simplemap_lognot$3125'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1470'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1462'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1449'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1517'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1510'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1491'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1482'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1458'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1468'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1461'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1445'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1516'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1499'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1490'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1476'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1457'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1467'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1451'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1471'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1463'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1450'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1511'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1492'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1483'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1459'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1469'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1462'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1446'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1500'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1491'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1458'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1468'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1452'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1485'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1473'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1501'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1491'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1482'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1458'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1439'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1500'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1490'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1477'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1457'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1434'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1405'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1404'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1403'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1402'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1401'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1399'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1398'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1397'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1396'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1395'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1392'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1391'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1390'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1389'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1388'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1386'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1385'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1384'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1383'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1382'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1380'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1379'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1378'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1377'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1376'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1374'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1373'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1372'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1371'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1370'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1368'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1367'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1366'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1365'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1364'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1362'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1361'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1360'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1359'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1358'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1356'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1355'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1354'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1353'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1352'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1350'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1349'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1348'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1347'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1346'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$1644'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$1642'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$1641'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$1640'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1492'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1483'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1459'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1440'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1507'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1493'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1484'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1227'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1220'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1221'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1467'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1444'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1499'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1475'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1432'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1450'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1509'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1483'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1462'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1514'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4437'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1501'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1434'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1438'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1516'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1439'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1517'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4369'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1447'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1508'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1514'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1455'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1465'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1445'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1507'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1513'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1444'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1443'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1440'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1435'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1446'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1477'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1452'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1464'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1453'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1514'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1455'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1473'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1471'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1443'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1498'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1474'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1431'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1449'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1508'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1482'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1461'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1513'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1465'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1497'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1507'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1434'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1433'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1511'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1510'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1509'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1432'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1473'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1481'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1452'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1513'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1485'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1464'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1470'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1447'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1499'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1476'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1433'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4295'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1435'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4227'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1481'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1438'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1437'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1489'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1456'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1498'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1475'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1432'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1497'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1431'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1474'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1455'.
  removing unused non-port wire \fsm_Control1.umbrales_I.
  removing unused non-port wire \fsm_Control1.umbral_MF.
  removing unused non-port wire \D1Fifo.Fifo_Full.
  removing unused non-port wire \D1Fifo.Fifo_Empty.
  removing unused non-port wire \D1Fifo.Error_Fifo.
  removing unused non-port wire \D1Fifo.Almost_Full.
  removing unused non-port wire \D1Fifo.Almost_Empty.
  removing unused non-port wire \D0Fifo.Fifo_Full.
  removing unused non-port wire \D0Fifo.Fifo_Empty.
  removing unused non-port wire \D0Fifo.Error_Fifo.
  removing unused non-port wire \D0Fifo.Almost_Full.
  removing unused non-port wire \D0Fifo.Almost_Empty.
  removing unused non-port wire \VC1Fifo.Fifo_Full.
  removing unused non-port wire \VC1Fifo.Error_Fifo.
  removing unused non-port wire \VC1Fifo.Almost_Full.
  removing unused non-port wire \VC1Fifo.Almost_Empty.
  removing unused non-port wire \VC0Fifo.Fifo_Full.
  removing unused non-port wire \VC0Fifo.Error_Fifo.
  removing unused non-port wire \VC0Fifo.Almost_Full.
  removing unused non-port wire \VC0Fifo.Almost_Empty.
  removing unused non-port wire \MainFifo.Pausa.
  removing unused non-port wire \MainFifo.Fifo_Full.
  removing unused non-port wire \MainFifo.Error_Fifo.
  removing unused non-port wire \MainFifo.Almost_Full.
  removing unused non-port wire \MainFifo.Almost_Empty.
  removing unused non-port wire \Almost_Empty_D0.
  removing unused non-port wire \Almost_Empty_D1.
  removing unused non-port wire \Almost_Empty_MF.
  removing unused non-port wire \Almost_Empty_VC0.
  removing unused non-port wire \Almost_Empty_VC1.
  removing unused non-port wire \Almost_Full_D0.
  removing unused non-port wire \Almost_Full_D1.
  removing unused non-port wire \Almost_Full_MF.
  removing unused non-port wire \Almost_Full_VC0.
  removing unused non-port wire \Almost_Full_VC1.
  removing unused non-port wire \Error_Fifo_D0.
  removing unused non-port wire \Error_Fifo_D1.
  removing unused non-port wire \Error_Fifo_MF.
  removing unused non-port wire \Error_Fifo_VC0.
  removing unused non-port wire \Error_Fifo_VC1.
  removing unused non-port wire \Fifo_Empty_D0.
  removing unused non-port wire \Fifo_Empty_D1.
  removing unused non-port wire \Fifo_Full_D0.
  removing unused non-port wire \Fifo_Full_D1.
  removing unused non-port wire \Fifo_Full_MF.
  removing unused non-port wire \Fifo_Full_VC0.
  removing unused non-port wire \Fifo_Full_VC1.
  removing unused non-port wire \Pausa_MF.
  removing unused non-port wire \umbrales_I.
  removed 49 unused temporary wires.

12.8. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1324' (00?) in module `\PCIE_trans' with constant driver `\Demux_D0_D1.selectorL1 = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1304' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$275_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1305' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$275_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1303' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$275_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1302' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$275_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1301' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$275_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1300' (??0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$275_Y [0] = \mux1.dataout [0]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1281' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$260_Y [5] = \Demux_D0_D1.dataout1 [5]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1280' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$260_Y [4] = \Demux_D0_D1.dataout1 [4]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1279' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$260_Y [3] = \Demux_D0_D1.dataout1 [3]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1278' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$260_Y [2] = \Demux_D0_D1.dataout1 [2]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1277' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$260_Y [1] = \Demux_D0_D1.dataout1 [1]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1276' (??0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$260_Y [0] = \Demux_D0_D1.dataout1 [0]'.
Replacing $_NOT_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1273' (0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$245_Y = 1'1'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1274' (01?) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$253_Y = \mux1.valid_out'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1271' (00?) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$238_Y = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1272' (00?) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$0\valid_1[0:0] = 1'0'.

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1338 ($_DFF_P_) from module PCIE_trans.
Replaced 1 DFF cells.

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused non-port wire \D1Fifo.memoria.iWriteEnable.
  removing unused non-port wire \D1Fifo.push.
  removing unused non-port wire \Demux_D0_D1.selectorL1.
  removing unused non-port wire \Demux_D0_D1.valid_1.
  removing unused non-port wire \push_D1.
  removed 5 unused temporary wires.

12.15. Executing OPT_EXPR pass (perform const folding).
Replacing $_AND_ cell `$techmap\D1Fifo.$auto$simplemap.cc:235:simplemap_logbin$1568' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$logic_and$fifo.v:121$99_Y = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1429' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_ADDR[1:0]$79 [1] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1428' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_ADDR[1:0]$79 [0] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1437' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [1] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1436' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [0] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1591' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$547_Y [0] = $techmap\D1Fifo.$procmux$544_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1592' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$547_Y [1] = $techmap\D1Fifo.$procmux$544_Y [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1593' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$547_Y [2] = $techmap\D1Fifo.$procmux$544_Y [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1597' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\num_mem[2:0] [0] = $techmap\D1Fifo.$procmux$550_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1598' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\num_mem[2:0] [1] = $techmap\D1Fifo.$procmux$550_Y [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1599' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\num_mem[2:0] [2] = $techmap\D1Fifo.$procmux$550_Y [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1602' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$559_Y [0] = $techmap\D1Fifo.$procmux$556_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1603' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$559_Y [1] = $techmap\D1Fifo.$procmux$556_Y [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1606' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\rd_ptr[1:0] [0] = $techmap\D1Fifo.$procmux$562_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1607' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\rd_ptr[1:0] [1] = $techmap\D1Fifo.$procmux$562_Y [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1608' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$568_Y [0] = \D1Fifo.wr_ptr [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1609' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$568_Y [1] = \D1Fifo.wr_ptr [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1612' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\wr_ptr[1:0] [0] = $techmap\D1Fifo.$procmux$571_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1613' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$0\wr_ptr[1:0] [1] = $techmap\D1Fifo.$procmux$571_Y [1]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1287' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$266_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1286' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$266_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1285' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$266_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1284' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$266_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1283' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$266_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1282' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$266_Y [0] = 1'0'.
Replacing $_NOT_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:37:simplemap_not$1504' (x) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1641:Eq$730 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1495' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$740 = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1441' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [5] = 1'x'.
Replacing $_NOT_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:37:simplemap_not$1505' (x) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1641:Eq$728 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1503' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$732 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1502' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[0][0][0]$y$734 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1501' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$736 [5] = \D1Fifo.memoria.Ram[0] [5]'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1494' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[1][0][0]$y$742 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1489' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$744 [1] = \D1Fifo.memoria.Ram[1] [1]'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1487' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$748 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1486' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[2][0][0]$y$750 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1480' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$752 [0] = \D1Fifo.memoria.Ram[2] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1438' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [2] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1498' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$736 [2] = \D1Fifo.memoria.Ram[0] [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1440' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [4] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1484' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$752 [4] = \D1Fifo.memoria.Ram[2] [4]'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1479' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$754 = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1493' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$744 [5] = \D1Fifo.memoria.Ram[1] [5]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1439' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$77_DATA[5:0]$80 [3] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1483' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$752 [3] = \D1Fifo.memoria.Ram[2] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1499' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$736 [3] = \D1Fifo.memoria.Ram[0] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1485' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$752 [5] = \D1Fifo.memoria.Ram[2] [5]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1500' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$736 [4] = \D1Fifo.memoria.Ram[0] [4]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1488' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$744 [0] = \D1Fifo.memoria.Ram[1] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1492' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$744 [4] = \D1Fifo.memoria.Ram[1] [4]'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1478' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[3][0][0]$y$756 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1472' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$758 [0] = \D1Fifo.memoria.Ram[3] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1473' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$758 [1] = \D1Fifo.memoria.Ram[3] [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1497' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$736 [1] = \D1Fifo.memoria.Ram[0] [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1477' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$758 [5] = \D1Fifo.memoria.Ram[3] [5]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1476' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$758 [4] = \D1Fifo.memoria.Ram[3] [4]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1475' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$758 [3] = \D1Fifo.memoria.Ram[3] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1474' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$758 [2] = \D1Fifo.memoria.Ram[3] [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1496' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$736 [0] = \D1Fifo.memoria.Ram[0] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1482' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$752 [2] = \D1Fifo.memoria.Ram[2] [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1491' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$744 [3] = \D1Fifo.memoria.Ram[1] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1490' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$744 [2] = \D1Fifo.memoria.Ram[1] [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1481' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$752 [1] = \D1Fifo.memoria.Ram[2] [1]'.

12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.20. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1442 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1443 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1444 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1445 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1446 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1447 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1448 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1449 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1450 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1451 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1452 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1453 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1460 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1461 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1462 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1463 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1464 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1465 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1466 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1467 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1468 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1469 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1470 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1471 ($_DFF_P_) from module PCIE_trans.
Replaced 24 DFF cells.

12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$1633'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$1634'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$1688'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$1689'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2218'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2251'.
  removing unused `$_AND_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2646'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1610'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1611'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1336'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1335'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1334'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1333'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1332'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1331'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1299'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1298'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1297'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1296'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1295'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1294'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1293'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1292'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1291'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1290'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1289'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1288'.
  removing unused non-port wire \D1Fifo.Fifo_Data_in.
  removing unused non-port wire \D1Fifo.memoria.iDataIn.
  removing unused non-port wire \D1Fifo.memoria.iWriteAddress.
  removing unused non-port wire \D1Fifo.wr_ptr.
  removing unused non-port wire \Demux_D0_D1.dataout1.
  removing unused non-port wire \data_in_D1.
  removed 6 unused temporary wires.

12.22. Executing OPT_EXPR pass (perform const folding).

12.23. Rerunning OPT passes. (Maybe there is more to do..)

12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.27. Executing OPT_RMDFF pass (remove dff with constant values).

12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..

12.29. Executing OPT_EXPR pass (perform const folding).

12.30. Finished OPT passes. (There is nothing left to do.)

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused non-port wire \D0Fifo.Fifo_Data_out.
  removing unused non-port wire \D0Fifo.clk.
  removing unused non-port wire \D0Fifo.memoria.Clock.
  removing unused non-port wire \D0Fifo.memoria.iDataIn.
  removing unused non-port wire \D0Fifo.memoria.iReadEnable.
  removing unused non-port wire \D0Fifo.memoria.oDataOut.
  removing unused non-port wire \D0Fifo.pop.
  removing unused non-port wire \D0Fifo.push.
  removing unused non-port wire \D0Fifo.rd_ptr.
  removing unused non-port wire \D0Fifo.reset_L.
  removing unused non-port wire \D0Fifo.wr_ptr.
  removing unused non-port wire \D1Fifo.Fifo_Data_out.
  removing unused non-port wire \D1Fifo.clk.
  removing unused non-port wire \D1Fifo.memoria.Clock.
  removing unused non-port wire \D1Fifo.memoria.iReadEnable.
  removing unused non-port wire \D1Fifo.memoria.oDataOut.
  removing unused non-port wire \D1Fifo.pop.
  removing unused non-port wire \D1Fifo.rd_ptr.
  removing unused non-port wire \D1Fifo.reset_L.
  removing unused non-port wire \Demux_D0_D1.clk.
  removing unused non-port wire \Demux_D0_D1.dataout0.
  removing unused non-port wire \Demux_D0_D1.reset_L.
  removing unused non-port wire \Demux_D0_D1.valid_0.
  removing unused non-port wire \MainFifo.Fifo_Data_in.
  removing unused non-port wire \MainFifo.Fifo_Data_out.
  removing unused non-port wire \MainFifo.Fifo_Empty.
  removing unused non-port wire \MainFifo.clk.
  removing unused non-port wire \MainFifo.memoria.Clock.
  removing unused non-port wire \MainFifo.memoria.iDataIn.
  removing unused non-port wire \MainFifo.memoria.iWriteEnable.
  removing unused non-port wire \MainFifo.memoria.oDataOut.
  removing unused non-port wire \MainFifo.pop.
  removing unused non-port wire \MainFifo.push.
  removing unused non-port wire \MainFifo.rd_ptr.
  removing unused non-port wire \MainFifo.reset_L.
  removing unused non-port wire \MainFifo.wr_ptr.
  removing unused non-port wire \Pausa_D0.
  removing unused non-port wire \Pausa_D1.
  removing unused non-port wire \VC0Fifo.Fifo_Data_out.
  removing unused non-port wire \VC0Fifo.Fifo_Empty.
  removing unused non-port wire \VC0Fifo.Pausa.
  removing unused non-port wire \VC0Fifo.clk.
  removing unused non-port wire \VC0Fifo.memoria.Clock.
  removing unused non-port wire \VC0Fifo.memoria.iDataIn.
  removing unused non-port wire \VC0Fifo.memoria.oDataOut.
  removing unused non-port wire \VC0Fifo.pop.
  removing unused non-port wire \VC0Fifo.push.
  removing unused non-port wire \VC0Fifo.rd_ptr.
  removing unused non-port wire \VC0Fifo.reset_L.
  removing unused non-port wire \VC0Fifo.wr_ptr.
  removing unused non-port wire \VC1Fifo.Fifo_Data_in.
  removing unused non-port wire \VC1Fifo.Fifo_Data_out.
  removing unused non-port wire \VC1Fifo.Fifo_Empty.
  removing unused non-port wire \VC1Fifo.Pausa.
  removing unused non-port wire \VC1Fifo.clk.
  removing unused non-port wire \VC1Fifo.memoria.Clock.
  removing unused non-port wire \VC1Fifo.memoria.iDataIn.
  removing unused non-port wire \VC1Fifo.memoria.oDataOut.
  removing unused non-port wire \VC1Fifo.pop.
  removing unused non-port wire \VC1Fifo.push.
  removing unused non-port wire \VC1Fifo.rd_ptr.
  removing unused non-port wire \VC1Fifo.reset_L.
  removing unused non-port wire \VC1Fifo.wr_ptr.
  removing unused non-port wire \data_in_D0.
  removing unused non-port wire \data_in_VC0.
  removing unused non-port wire \dataout_VCs.
  removing unused non-port wire \demux1.clk.
  removing unused non-port wire \demux1.data_in.
  removing unused non-port wire \demux1.dataout0.
  removing unused non-port wire \demux1.dataout1.
  removing unused non-port wire \demux1.reset_L.
  removing unused non-port wire \demux1.valid_0.
  removing unused non-port wire \demux1.valid_1.
  removing unused non-port wire \demux1.valid_in.
  removing unused non-port wire \fsm_Control1.FIFO_empty.
  removing unused non-port wire \fsm_Control1.FIFO_error.
  removing unused non-port wire \fsm_Control1.active_out.
  removing unused non-port wire \fsm_Control1.clk.
  removing unused non-port wire \fsm_Control1.error_out.
  removing unused non-port wire \fsm_Control1.idle_out.
  removing unused non-port wire \fsm_Control1.init.
  removing unused non-port wire \fsm_Control1.reset_L.
  removing unused non-port wire \fsm_Control1.umbral_D0.
  removing unused non-port wire \fsm_Control1.umbral_D1.
  removing unused non-port wire \fsm_Control1.umbral_VC0.
  removing unused non-port wire \fsm_Control1.umbral_VC1.
  removing unused non-port wire \mux1.clk.
  removing unused non-port wire \mux1.data_in_VC0.
  removing unused non-port wire \mux1.data_in_VC1.
  removing unused non-port wire \mux1.dataout.
  removing unused non-port wire \mux1.reset_L.
  removing unused non-port wire \mux1.valid_in_VC0.
  removing unused non-port wire \mux1.valid_in_VC1.
  removing unused non-port wire \mux1.valid_out.
  removing unused non-port wire \pop.
  removing unused non-port wire \pop_vc0.
  removing unused non-port wire \pop_vc1.
  removing unused non-port wire \push_D0.
  removing unused non-port wire \push_Demux.
  removing unused non-port wire \push_vc0.
  removing unused non-port wire \push_vc1.
  removed 101 unused temporary wires.

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `\PCIE_trans' to `<abc-temp-dir>/input.blif'..
Extracted 672 gates and 822 wires to a netlist network with 121 inputs and 126 outputs.

14.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: Warning: Constant-0 drivers added to 26 non-driven nets in network "netlist":
ABC: n269, n270, n257, n258 ...
ABC: + read_lib -w /home/xu/git/03julio/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/03julio/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      368
ABC RESULTS:               NOR cells:      266
ABC RESULTS:               NOT cells:      134
ABC RESULTS:          _const0_ cells:        7
ABC RESULTS:        internal signals:      575
ABC RESULTS:           input signals:      121
ABC RESULTS:          output signals:      126
Removing temp directory.

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `\PCIE_trans':
  mapped 114 $_DFF_P_ cells to \DFF cells.
Removed 0 unused cells and 524 unused wires.

16. Executing Verilog backend.
Dumping module `\PCIE_trans'.

End of script. Logfile hash: 95ca76bc97
CPU: user 2.08s system 0.01s, MEM: 45.75 MB total, 18.52 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 23% 16x opt_expr (0 sec), 20% 16x opt_merge (0 sec), ...
