
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1377391                       # Simulator instruction rate (inst/s)
host_mem_usage                              201517280                       # Number of bytes of host memory used
host_op_rate                                  1543566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4200.79                       # Real time elapsed on the host
host_tick_rate                              254918837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5786129935                       # Number of instructions simulated
sim_ops                                    6484198165                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   42                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   76                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       713686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1427324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                136043610                       # Number of branches fetched
system.switch_cpus0.committedInsts          910692768                       # Number of instructions committed
system.switch_cpus0.committedOps           1014552922                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2568011240                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2568011240                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    261986082                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    256494396                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    116129134                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           11030524                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    868024699                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           868024699                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1376336738                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    802191122                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          215182240                       # Number of load instructions
system.switch_cpus0.num_mem_refs            302040782                       # number of memory refs
system.switch_cpus0.num_store_insts          86858542                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses     90908506                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts            90908506                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    118863133                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes     71974180                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        616849267     60.80%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        35701306      3.52%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           686426      0.07%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       11412108      1.12%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        7551122      0.74%     66.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3106890      0.31%     66.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      10296889      1.01%     67.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     12390090      1.22%     68.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1733256      0.17%     68.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      12098396      1.19%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu          686432      0.07%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       215182240     21.21%     91.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       86858542      8.56%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1014552964                       # Class of executed instruction
system.switch_cpus1.Branches                176168269                       # Number of branches fetched
system.switch_cpus1.committedInsts          892885314                       # Number of instructions committed
system.switch_cpus1.committedOps           1013752113                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    273000351                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    263061902                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    141555831                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           19962819                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    819466173                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           819466173                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1384511102                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    721775746                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          200454211                       # Number of load instructions
system.switch_cpus1.num_mem_refs            336531463                       # number of memory refs
system.switch_cpus1.num_store_insts         136077252                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    158263880                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           158263880                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    212588817                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes    126555574                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        568623542     56.09%     56.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         3742166      0.37%     56.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       20662965      2.04%     58.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       13665552      1.35%     59.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5624931      0.55%     60.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      18634661      1.84%     62.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     22426696      2.21%     64.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3138753      0.31%     64.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      19459210      1.92%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1242250      0.12%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       200454211     19.77%     86.58% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      136077252     13.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1013752189                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4629452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9258904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            196                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             699205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       326312                       # Transaction distribution
system.membus.trans_dist::CleanEvict           387327                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14480                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        699205                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1070604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1070405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2141009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2141009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     66545152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     66574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    133119616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               133119616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            713685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  713685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              713685                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2353601583                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2355714314                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6761389164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     26143360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     19536640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          45680000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     20865152                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       20865152                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       204245                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       152630                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             356875                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       163009                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            163009                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     24413409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     18243867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             42657276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      19484469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            19484469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      19484469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     24413409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     18243867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            62141745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    326018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    408392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    305136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001047644920                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        18196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        18196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1506676                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            308046                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     356875                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    163009                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   713750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  326018                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            42792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            45778                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            46705                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            48688                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            46042                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            45338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            47154                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            48601                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            49547                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            43268                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           41028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           39662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           42982                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           41219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           42792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           41932                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            20080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            20507                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            20278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            21046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19972                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            18982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            21578                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            22598                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            23656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            21548                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           18542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           17302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           20192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           18476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           20858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           20378                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 14076699142                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3567640000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            27455349142                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19728.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38478.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  418483                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 148517                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.65                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.55                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               713750                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              326018                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 354422                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 354678                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2345                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2083                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 17303                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 17335                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 18213                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 18217                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 18212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 18211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 18209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 18207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 18211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 18214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 18211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 18204                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 18209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 18221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 18211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 18196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 18196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 18196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       472521                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   140.796587                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.587561                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    87.948374                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        34791      7.36%      7.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       412839     87.37%     94.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         8504      1.80%     96.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         4644      0.98%     97.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4284      0.91%     98.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3726      0.79%     99.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3719      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       472521                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        18196                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     39.212904                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    37.252607                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.474535                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            13      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           96      0.53%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          393      2.16%      2.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          846      4.65%      7.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1502      8.25%     15.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2070     11.38%     27.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2473     13.59%     40.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2474     13.60%     54.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2131     11.71%     65.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1756      9.65%     75.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1400      7.69%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1022      5.62%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          754      4.14%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          481      2.64%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          299      1.64%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          206      1.13%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          130      0.71%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           63      0.35%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           43      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           21      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           13      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            7      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        18196                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        18196                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.915641                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.909493                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.456609                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             868      4.77%      4.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              25      0.14%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           17177     94.40%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              26      0.14%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             100      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        18196                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              45665792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  14208                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               20863552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               45680000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            20865152                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       42.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       19.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    42.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    19.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.49                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070847521973                       # Total gap between requests
system.mem_ctrls0.avgGap                   2059781.65                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     26137088                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     19528704                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     20863552                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 24407552.074352070689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 18236456.173870921135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 19482974.993080802262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       408490                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       305260                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       326018                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  14954244140                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  12501105002                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24703904742834                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     36608.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     40952.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  75774665.03                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   54.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1663962720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           884417160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2444950200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         840169440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    207278278140                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    236658902400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      534303348540                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       498.947580                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 613067316219                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 422035051505                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1709837220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           908800035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2649639720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         861514020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    213151919520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    231711160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      535525539795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       500.088897                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 600155753856                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 434946613868                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     26106112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     19565568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          45671680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     20902784                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       20902784                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       203954                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       152856                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             356810                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       163303                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            163303                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     24378626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     18270881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             42649507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      19519611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            19519611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      19519611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     24378626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     18270881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            62169118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    326606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    407769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    305564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001089929550                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        18235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        18235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1506670                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            308581                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     356810                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    163303                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   713620                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  326606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            42621                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            45517                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            46772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            48811                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            46054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            45163                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            47384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            48464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            49287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            43673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           40042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           43185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           40880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           42994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           41550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            20276                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            20634                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            20374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            19974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            18892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            21677                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            22062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            23564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            21548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           18502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           17504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           20432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           18514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           20984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           20168                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 14113186177                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3566665000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            27488179927                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19784.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38534.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  418336                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 148733                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                58.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.54                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               713620                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              326606                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 354334                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 354601                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2338                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2060                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 17278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 17309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 18241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 18252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 18256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 18250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 18256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 18256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 18251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 18247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 18249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 18249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 18253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 18262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 18248                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 18235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 18235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 18235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       472845                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   140.753304                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.551300                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    87.874662                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        34982      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       412928     87.33%     94.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         8538      1.81%     96.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4696      0.99%     97.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4320      0.91%     98.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3592      0.76%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3778      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       472845                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        18235                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     39.116918                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    37.136776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.554120                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            11      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          100      0.55%      0.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          424      2.33%      2.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          867      4.75%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1549      8.49%     16.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2038     11.18%     27.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2411     13.22%     40.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2437     13.36%     53.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2234     12.25%     66.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1840     10.09%     76.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1364      7.48%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1023      5.61%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          709      3.89%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          443      2.43%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          300      1.65%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          192      1.05%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          117      0.64%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           67      0.37%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           44      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           25      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           17      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            7      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           11      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        18235                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        18235                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.909570                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.903023                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.471165                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             931      5.11%      5.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              25      0.14%      5.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           17146     94.03%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              28      0.15%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             105      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        18235                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              45653312                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  18368                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               20901184                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               45671680                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            20902784                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       42.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       19.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    42.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    19.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.49                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070849732073                       # Total gap between requests
system.mem_ctrls1.avgGap                   2058879.00                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     26097216                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     19556096                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     20901184                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 24370318.472953610122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 18262035.598266657442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 19518116.819119799882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       407908                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       305712                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       326606                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  14937778653                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  12550401274                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24705253831839                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     36620.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     41053.02                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  75642375.93                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   54.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1664648160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           884781480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2445785580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         841547520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    207623787630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    236368565280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      534361784130                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       499.002149                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 612309424983                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 422792942741                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1711465140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           909665295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2647412040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         863205300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    212824982340                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    231989372640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      535478771235                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       500.045223                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 600879991931                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 434222375793                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    910692811                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2910897175                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204364                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    910692811                       # number of overall hits
system.cpu0.icache.overall_hits::total     2910897175                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::total          874                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    910692811                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2910898049                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    910692811                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2910898049                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.replacements                   250                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    910692811                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2910897175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    910692811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2910898049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.933965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2910898049                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3330546.966819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.933965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     113525024785                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    113525024785                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    633374898                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    288507592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       921882490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    633374898                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    288507592                       # number of overall hits
system.cpu0.dcache.overall_hits::total      921882490                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6166974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2669021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8835995                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6166974                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2669021                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8835995                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  61044300570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  61044300570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  61044300570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  61044300570                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    639541872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    291176613                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    930718485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    639541872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    291176613                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    930718485                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009643                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.009166                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009494                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009643                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.009166                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009494                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 22871.420109                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  6908.593834                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 22871.420109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  6908.593834                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2660454                       # number of writebacks
system.cpu0.dcache.writebacks::total          2660454                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2669021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2669021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2669021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2669021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  58818337056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  58818337056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  58818337056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58818337056                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.009166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002868                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.009166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002868                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 22037.420109                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22037.420109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 22037.420109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22037.420109                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8835844                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    453489019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    207835281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      661324300                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5828617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2621247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8449864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  59350268928                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  59350268928                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    210456528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    669774164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012616                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 22641.997846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7023.813511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2621247                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2621247                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  57164148930                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  57164148930                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 21807.997846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21807.997846                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179885879                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     80672311                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     260558190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338357                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        47774                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       386131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1694031642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1694031642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     80720085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    260944321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001877                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000592                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001480                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35459.279985                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4387.194092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        47774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        47774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1654188126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1654188126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 34625.279985                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34625.279985                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     13495618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      6178108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     19673726                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           32                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       350280                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       350280                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      6178140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     19673831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10946.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total         3336                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       323592                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       323592                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10112.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10112.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     13495691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      6178140                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     19673831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      6178140                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     19673831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          970066147                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8836100                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           109.784424                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   136.730165                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   119.269147                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.534102                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.465895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      31050952804                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     31050952804                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1982756274                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    892885391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2875641665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1982756274                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    892885391                       # number of overall hits
system.cpu1.icache.overall_hits::total     2875641665                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          869                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           869                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          869                       # number of overall misses
system.cpu1.icache.overall_misses::total          869                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1982757143                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    892885391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2875642534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1982757143                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    892885391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2875642534                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu1.icache.writebacks::total              245                       # number of writebacks
system.cpu1.icache.replacements                   245                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1982756274                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    892885391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2875641665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          869                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1982757143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    892885391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2875642534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.882102                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2875642534                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              869                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3309139.855006                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.882102                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     112150059695                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    112150059695                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    668262567                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    313452266                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       981714833                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    668262567                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    313452266                       # number of overall hits
system.cpu1.dcache.overall_hits::total      981714833                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4653212                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1960365                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6613577                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4653212                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1960365                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6613577                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  46643463276                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46643463276                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  46643463276                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46643463276                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    672915779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    315412631                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    988328410                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    672915779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    315412631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    988328410                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006915                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.006215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006915                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006215                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006692                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23793.254458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7052.683181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23793.254458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7052.683181                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3008947                       # number of writebacks
system.cpu1.dcache.writebacks::total          3008947                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1960365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1960365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1960365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1960365                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  45008518866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  45008518866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  45008518866                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  45008518866                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006215                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001984                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006215                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001984                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22959.254458                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22959.254458                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22959.254458                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22959.254458                       # average overall mshr miss latency
system.cpu1.dcache.replacements               6613453                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    380660924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    188556567                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      569217491                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3901019                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1959556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5860575                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  46611539841                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46611539841                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    384561943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    190516123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    575078066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 23786.786313                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7953.407275                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1959556                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1959556                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  44977270137                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44977270137                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22952.786313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22952.786313                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    287601643                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    124895699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     412497342                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          809                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       753002                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     31923435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     31923435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    288353836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    124896508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    413250344                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 39460.364648                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total    42.394887                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          809                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          809                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     31248729                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     31248729                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 38626.364648                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38626.364648                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22466546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     11180710                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     33647256                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           34                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       374883                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       374883                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22466644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     11180744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     33647388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11025.970588                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2840.022727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       346527                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       346527                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10191.970588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10191.970588                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22466644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     11180744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     33647388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22466644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     11180744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     33647388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1055623186                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          6613709                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           159.611375                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   148.812158                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   107.187154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.581297                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.418700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      33786555661                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     33786555661                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2260854                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      1654913                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3915767                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2260854                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      1654913                       # number of overall hits
system.l2.overall_hits::total                 3915767                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       408199                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       305486                       # number of demand (read+write) misses
system.l2.demand_misses::total                 713685                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       408199                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       305486                       # number of overall misses
system.l2.overall_misses::total                713685                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  35677011711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  28061198931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63738210642                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  35677011711                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  28061198931                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63738210642                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      2669053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      1960399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4629452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2669053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      1960399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4629452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.152938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.155828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.152938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.155828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87401.026732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 91857.561168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89308.603434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87401.026732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 91857.561168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89308.603434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              326312                       # number of writebacks
system.l2.writebacks::total                    326312                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       408199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       305486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            713685                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       408199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       305486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           713685                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  32184182565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  25446172033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57630354598                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  32184182565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  25446172033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57630354598                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.152938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.155828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.152938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.155828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 78844.344462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 83297.342703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80750.407530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 78844.344462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 83297.342703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80750.407530                       # average overall mshr miss latency
system.l2.replacements                         713746                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1462757                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1462757                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1462757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1462757                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        33612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34103                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        14162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14480                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1299334053                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     25936983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1325271036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        47774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.296437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.393078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.298047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91747.920703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 81562.839623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91524.242818                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        14162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1177930952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     23218223                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1201149175                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.296437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.393078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.298047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83175.466177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73013.279874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82952.291091                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2227242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      1654422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3881664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       394037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       305168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          699205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  34377677658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  28035261948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  62412939606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2621279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      1959590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4580869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.150322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.155731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 87244.795940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91868.288772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89262.719240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       394037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       305168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       699205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  31006251613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  25422953810                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  56429205423                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.150322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.155731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.152636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78688.680538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83308.059200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80704.808208                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    22411943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    746514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.022134                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.317221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     2234.737882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1680.306645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 16155.590385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 12692.047867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.068199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.051279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.493029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.387331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26271                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 148855058                       # Number of tag accesses
system.l2.tags.data_accesses                148855058                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4580869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1789069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3554129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4580869                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8007159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5881197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13888356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    432289408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    347513344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              779802752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          713746                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41767936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5343198                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5342930     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    266      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5343198                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6300841644                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4087549227                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5565088241                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
