{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578088213238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578088213264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:50:12 2020 " "Processing started: Fri Jan 03 22:50:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578088213264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088213264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum -c sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088213264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578088215802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578088215802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumator_mantys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumator_mantys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumator_mantys-main " "Found design unit 1: sumator_mantys-main" {  } { { "sumator_mantys.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/sumator_mantys.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243024 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumator_mantys " "Found entity 1: sumator_mantys" {  } { { "sumator_mantys.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/sumator_mantys.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088243024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_project-main " "Found design unit 1: main_project-main" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243038 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_project " "Found entity 1: main_project" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088243038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rozklad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rozklad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rozklad-main " "Found design unit 1: rozklad-main" {  } { { "rozklad.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/rozklad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243051 ""} { "Info" "ISGN_ENTITY_NAME" "1 rozklad " "Found entity 1: rozklad" {  } { { "rozklad.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/rozklad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088243051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tworzenie_liczby.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tworzenie_liczby.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tworzenie_liczby-main " "Found design unit 1: tworzenie_liczby-main" {  } { { "tworzenie_liczby.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/tworzenie_liczby.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243064 ""} { "Info" "ISGN_ENTITY_NAME" "1 tworzenie_liczby " "Found entity 1: tworzenie_liczby" {  } { { "tworzenie_liczby.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/tworzenie_liczby.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578088243064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088243064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_project " "Elaborating entity \"main_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578088243307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rozklad rozklad:rozklad_instancja " "Elaborating entity \"rozklad\" for hierarchy \"rozklad:rozklad_instancja\"" {  } { { "main_project.vhd" "rozklad_instancja" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578088243323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumator_mantys sumator_mantys:suma_instancja " "Elaborating entity \"sumator_mantys\" for hierarchy \"sumator_mantys:suma_instancja\"" {  } { { "main_project.vhd" "suma_instancja" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578088243416 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maks_eksp sumator_mantys.vhd(33) " "VHDL Process Statement warning at sumator_mantys.vhd(33): signal \"maks_eksp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sumator_mantys.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/sumator_mantys.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578088243422 "|main_project|sumator_mantys:suma_instancja"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tworzenie_liczby tworzenie_liczby:tworzenie_instancja " "Elaborating entity \"tworzenie_liczby\" for hierarchy \"tworzenie_liczby:tworzenie_instancja\"" {  } { { "main_project.vhd" "tworzenie_instancja" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578088243485 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wynikowa_liczba tworzenie_liczby.vhd(10) " "VHDL Signal Declaration warning at tworzenie_liczby.vhd(10): used implicit default value for signal \"wynikowa_liczba\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tworzenie_liczby.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/tworzenie_liczby.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578088243489 "|main_project|tworzenie_liczby:tworzenie_instancja"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[0\] GND " "Pin \"wynik\[0\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[1\] GND " "Pin \"wynik\[1\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[2\] GND " "Pin \"wynik\[2\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[3\] GND " "Pin \"wynik\[3\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[4\] GND " "Pin \"wynik\[4\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[5\] GND " "Pin \"wynik\[5\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[6\] GND " "Pin \"wynik\[6\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[7\] GND " "Pin \"wynik\[7\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[8\] GND " "Pin \"wynik\[8\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[9\] GND " "Pin \"wynik\[9\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[10\] GND " "Pin \"wynik\[10\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[11\] GND " "Pin \"wynik\[11\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[12\] GND " "Pin \"wynik\[12\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[13\] GND " "Pin \"wynik\[13\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[14\] GND " "Pin \"wynik\[14\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[15\] GND " "Pin \"wynik\[15\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[16\] GND " "Pin \"wynik\[16\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[17\] GND " "Pin \"wynik\[17\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[18\] GND " "Pin \"wynik\[18\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[19\] GND " "Pin \"wynik\[19\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[20\] GND " "Pin \"wynik\[20\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[21\] GND " "Pin \"wynik\[21\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[22\] GND " "Pin \"wynik\[22\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[23\] GND " "Pin \"wynik\[23\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[24\] GND " "Pin \"wynik\[24\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[25\] GND " "Pin \"wynik\[25\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[26\] GND " "Pin \"wynik\[26\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[27\] GND " "Pin \"wynik\[27\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[28\] GND " "Pin \"wynik\[28\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[29\] GND " "Pin \"wynik\[29\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[30\] GND " "Pin \"wynik\[30\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wynik\[31\] GND " "Pin \"wynik\[31\]\" is stuck at GND" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578088245405 "|main_project|wynik[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578088245405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578088245931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578088245931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[0\] " "No output dependent on input pin \"liczba1\[0\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[1\] " "No output dependent on input pin \"liczba1\[1\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[2\] " "No output dependent on input pin \"liczba1\[2\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[3\] " "No output dependent on input pin \"liczba1\[3\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[4\] " "No output dependent on input pin \"liczba1\[4\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[5\] " "No output dependent on input pin \"liczba1\[5\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[6\] " "No output dependent on input pin \"liczba1\[6\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[7\] " "No output dependent on input pin \"liczba1\[7\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[8\] " "No output dependent on input pin \"liczba1\[8\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[9\] " "No output dependent on input pin \"liczba1\[9\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[10\] " "No output dependent on input pin \"liczba1\[10\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[11\] " "No output dependent on input pin \"liczba1\[11\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[12\] " "No output dependent on input pin \"liczba1\[12\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[13\] " "No output dependent on input pin \"liczba1\[13\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[14\] " "No output dependent on input pin \"liczba1\[14\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[15\] " "No output dependent on input pin \"liczba1\[15\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[16\] " "No output dependent on input pin \"liczba1\[16\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[17\] " "No output dependent on input pin \"liczba1\[17\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[18\] " "No output dependent on input pin \"liczba1\[18\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[19\] " "No output dependent on input pin \"liczba1\[19\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[20\] " "No output dependent on input pin \"liczba1\[20\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[21\] " "No output dependent on input pin \"liczba1\[21\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[22\] " "No output dependent on input pin \"liczba1\[22\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[23\] " "No output dependent on input pin \"liczba1\[23\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[24\] " "No output dependent on input pin \"liczba1\[24\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[25\] " "No output dependent on input pin \"liczba1\[25\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[26\] " "No output dependent on input pin \"liczba1\[26\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[27\] " "No output dependent on input pin \"liczba1\[27\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[28\] " "No output dependent on input pin \"liczba1\[28\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[29\] " "No output dependent on input pin \"liczba1\[29\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[30\] " "No output dependent on input pin \"liczba1\[30\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba1\[31\] " "No output dependent on input pin \"liczba1\[31\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[0\] " "No output dependent on input pin \"liczba2\[0\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[1\] " "No output dependent on input pin \"liczba2\[1\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[2\] " "No output dependent on input pin \"liczba2\[2\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[3\] " "No output dependent on input pin \"liczba2\[3\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[4\] " "No output dependent on input pin \"liczba2\[4\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[5\] " "No output dependent on input pin \"liczba2\[5\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[6\] " "No output dependent on input pin \"liczba2\[6\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[7\] " "No output dependent on input pin \"liczba2\[7\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[8\] " "No output dependent on input pin \"liczba2\[8\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[9\] " "No output dependent on input pin \"liczba2\[9\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[10\] " "No output dependent on input pin \"liczba2\[10\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[11\] " "No output dependent on input pin \"liczba2\[11\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[12\] " "No output dependent on input pin \"liczba2\[12\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[13\] " "No output dependent on input pin \"liczba2\[13\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[14\] " "No output dependent on input pin \"liczba2\[14\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[15\] " "No output dependent on input pin \"liczba2\[15\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[16\] " "No output dependent on input pin \"liczba2\[16\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[17\] " "No output dependent on input pin \"liczba2\[17\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[18\] " "No output dependent on input pin \"liczba2\[18\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[19\] " "No output dependent on input pin \"liczba2\[19\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[20\] " "No output dependent on input pin \"liczba2\[20\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[21\] " "No output dependent on input pin \"liczba2\[21\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[22\] " "No output dependent on input pin \"liczba2\[22\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[23\] " "No output dependent on input pin \"liczba2\[23\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[24\] " "No output dependent on input pin \"liczba2\[24\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[25\] " "No output dependent on input pin \"liczba2\[25\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[26\] " "No output dependent on input pin \"liczba2\[26\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[27\] " "No output dependent on input pin \"liczba2\[27\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[28\] " "No output dependent on input pin \"liczba2\[28\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[29\] " "No output dependent on input pin \"liczba2\[29\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[30\] " "No output dependent on input pin \"liczba2\[30\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "liczba2\[31\] " "No output dependent on input pin \"liczba2\[31\]\"" {  } { { "main_project.vhd" "" { Text "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/main_project.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578088246046 "|main_project|liczba2[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578088246046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578088246059 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578088246059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578088246059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578088246102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:50:46 2020 " "Processing ended: Fri Jan 03 22:50:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578088246102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578088246102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578088246102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578088246102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578088249908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578088249928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:50:48 2020 " "Processing started: Fri Jan 03 22:50:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578088249928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578088249928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sum -c sum " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578088249928 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578088250456 ""}
{ "Info" "0" "" "Project  = sum" {  } {  } 0 0 "Project  = sum" 0 0 "Fitter" 0 0 1578088250458 ""}
{ "Info" "0" "" "Revision = sum" {  } {  } 0 0 "Revision = sum" 0 0 "Fitter" 0 0 1578088250458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578088251011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578088251012 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sum 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"sum\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578088251039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578088251324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578088251324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578088253886 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578088254002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578088254860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 96 " "No exact pin location assignment(s) for 96 pins of 96 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1578088256029 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1578088294048 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578088297001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578088297012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578088297013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578088297016 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578088297017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578088297018 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578088297018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578088297019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1578088297019 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578088297019 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:43 " "Fitter preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578088297190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sum.sdc " "Synopsys Design Constraints File file not found: 'sum.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578088316821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578088316822 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1578088316823 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1578088316825 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578088316827 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1578088316828 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1578088316831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578088316850 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1578088317214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:28 " "Fitter placement preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578088344979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578088361517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578088363056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578088363056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578088367494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578088391122 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578088391122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578088392379 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1578088392379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578088392379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578088392387 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578088399949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578088400035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578088401143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578088401143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578088403072 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578088417592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/output_files/sum.fit.smsg " "Generated suppressed messages file C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/output_files/sum.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578088419228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2105 " "Peak virtual memory: 2105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578088421874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:53:41 2020 " "Processing ended: Fri Jan 03 22:53:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578088421874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578088421874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:50 " "Total CPU time (on all processors): 00:03:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578088421874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578088421874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578088425177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578088425198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:53:44 2020 " "Processing started: Fri Jan 03 22:53:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578088425198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578088425198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sum -c sum " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578088425199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578088429455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578088458486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578088460194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:54:20 2020 " "Processing ended: Fri Jan 03 22:54:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578088460194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578088460194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578088460194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578088460194 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578088461275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578088463979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578088463996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:54:22 2020 " "Processing started: Fri Jan 03 22:54:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578088463996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1578088463996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sum -c sum " "Command: quartus_sta sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1578088463996 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1578088464527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1578088467383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1578088467383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578088467567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578088467568 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sum.sdc " "Synopsys Design Constraints File file not found: 'sum.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1578088469582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1578088469583 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1578088469583 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1578088469584 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1578088469584 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1578088469584 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1578088469586 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1578088469603 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578088469606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088469619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088469645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088469655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088469667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088469675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088469678 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578088469685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578088469773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578088471570 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1578088471825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1578088471825 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1578088471826 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1578088471826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088471845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088471860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088471886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088471902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088471911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088471920 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578088471926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578088472303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578088474451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1578088474560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1578088474561 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1578088474561 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1578088474562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474607 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578088474616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1578088474962 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1578088474962 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1578088474962 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1578088474963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088474998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088475008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1578088475012 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578088481103 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578088481103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578088481210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:54:41 2020 " "Processing ended: Fri Jan 03 22:54:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578088481210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578088481210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578088481210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1578088481210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1578088484019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578088484034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 22:54:43 2020 " "Processing started: Fri Jan 03 22:54:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578088484034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578088484034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sum -c sum " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sum -c sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578088484034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1578088487206 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1578088487372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum.vho C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/simulation/modelsim/ simulation " "Generated file sum.vho in folder \"C:/Users/Jan/Documents/QuartusVHDL_Projekty/sumator_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578088487925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578088488161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 22:54:48 2020 " "Processing ended: Fri Jan 03 22:54:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578088488161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578088488161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578088488161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578088488161 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus Prime Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578088489140 ""}
