

================================================================
== Vitis HLS Report for 'module3_fine_sync'
================================================================
* Date:           Wed Feb  4 21:04:51 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        system_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.480 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      646|      646|  6.460 us|  6.460 us|  647|  647|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |split_input_U0       |split_input       |      642|      642|  6.420 us|  6.420 us|  640|  640|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |run_1_U0             |run_1             |      167|      167|  1.670 us|  1.670 us|  167|  167|                                              no|
        |run_2_U0             |run_2             |      167|      167|  1.670 us|  1.670 us|  167|  167|                                              no|
        |run_U0               |run               |      167|      167|  1.670 us|  1.670 us|  167|  167|                                              no|
        |combine_and_peak_U0  |combine_and_peak  |      646|      646|  6.460 us|  6.460 us|  646|  646|                                              no|
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|     594|    408|    -|
|Instance         |        0|  488|    1286|   1526|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  488|    1880|   1938|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  221|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-----+-----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP |  FF | LUT | URAM|
    +---------------------+------------------+---------+-----+-----+-----+-----+
    |combine_and_peak_U0  |combine_and_peak  |        0|    8|  531|  745|    0|
    |run_U0               |run               |        0|  160|  236|  213|    0|
    |run_1_U0             |run_1             |        0|  160|  236|  213|    0|
    |run_2_U0             |run_2             |        0|  160|  236|  213|    0|
    |split_input_U0       |split_input       |        0|    0|   47|  142|    0|
    +---------------------+------------------+---------+-----+-----+-----+-----+
    |Total                |                  |        0|  488| 1286| 1526|    0|
    +---------------------+------------------+---------+-----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |im_out_U      |        0|  99|   0|    -|     2|   40|       80|
    |im_stream_U   |        0|  99|   0|    -|     2|   16|       32|
    |re_out_U      |        0|  99|   0|    -|     2|   40|       80|
    |re_stream_U   |        0|  99|   0|    -|     2|   16|       32|
    |sum_out_U     |        0|  99|   0|    -|     2|   40|       80|
    |sum_stream_U  |        0|  99|   0|    -|     2|   16|       32|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 594|   0|    0|    12|  168|      336|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |ap_idle                      |       and|   0|  0|   2|           1|           1|
    |split_input_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|   4|           2|           2|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|m2_search_buffer_dout     |   in|   32|     ap_fifo|   m2_search_buffer|       pointer|
|m2_search_buffer_empty_n  |   in|    1|     ap_fifo|   m2_search_buffer|       pointer|
|m2_search_buffer_read     |  out|    1|     ap_fifo|   m2_search_buffer|       pointer|
|m3_fineOffset_din         |  out|   16|     ap_fifo|      m3_fineOffset|       pointer|
|m3_fineOffset_full_n      |   in|    1|     ap_fifo|      m3_fineOffset|       pointer|
|m3_fineOffset_write       |  out|    1|     ap_fifo|      m3_fineOffset|       pointer|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  module3_fine_sync|  return value|
+--------------------------+-----+-----+------------+-------------------+--------------+

