osd_rom.v,verilog,xil_defaultlib,../../../../vga_char.srcs/sources_1/ip/osd_rom/sim/osd_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
