<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>UIRET - User-Interrupt Return </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › UIRET - User-Interrupt Return </div>
<div id="body">
<h1>UIRET—User-Interrupt Return</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F3 0F 01 EC UIRET</td>
<td>ZO</td>
<td>V/I</td>
<td>UINTR</td>
<td>Return from handling a user interrupt.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>ZO</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>UIRET returns from the handling of a user interrupt. It can be executed regardless of CPL.</p>
<p>Execution of UIRET inside a transactional region causes a transactional abort; the abort loads EAX as it would have had it been due to an execution of IRET.</p>
<p>UIRET can be tracked by Architectural Last Branch Records (LBRs), Intel Processor Trace (Intel PT), and Perfor-mance Monitoring. For both Intel PT and LBRs, UIRET is recorded in precisely the same manner as IRET. Hence for LBRs, UIRETs fall into the OTHER_BRANCH category, which implies that IA32_LBR_CTL.OTHER_BRANCH[bit 22] must be set to record user-interrupt delivery, and that the IA32_LBR_x_INFO.BR_TYPE field will indicate OTHER_BRANCH for any recorded user interrupt. For Intel PT, control flow tracing must be enabled by setting IA32_RTIT_CTL.BranchEn[bit 13].</p>
<p>UIRET will also increment performance counters for which counting BR_INST_RETIRED.FAR_BRANCH is enabled.</p>
<h2>Operation</h2>
<pre>    Pop tempRIP;
    Pop tempRFLAGS;
                         // see below for how this is used to load RFLAGS
    Pop tempRSP;
    IF tempRIP is not canonical in current paging mode
         THEN #GP(0);
    FI;
    IF ShadowStackEnabled(CPL)
         THEN
              PopShadowStack SSRIP;
              IF SSRIP ≠ tempRIP
                    THEN #CP (FAR-RET/IRET);
              FI;
    FI;
    RIP := tempRIP;
    // update in RFLAGS only CF, PF, AF, ZF, SF, TF, DF, OF, NT, RF, AC, and ID
    RFLAGS := (RFLAGS &amp; ~254DD5H) | (tempRFLAGS &amp; 254DD5H);
    RSP := tempRSP;
    UIF := 1;
    Clear any cache-line monitoring established by MONITOR or UMONITOR;</pre>
<h2>Flags Affected</h2>
<p>See the Operation section.</p>
<h2>Protected Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>The UIRET instruction is not recognized in protected mode.</td></tr></table>
<h2>Real-Address Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>The UIRET instruction is not recognized in real-address mode.</td></tr></table>
<h2>Virtual-8086 Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>The UIRET instruction is not recognized in virtual-8086 mode.</td></tr></table>
<h2>Compatibility Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>The UIRET instruction is not recognized in compatibility mode.</td></tr></table>
<h2>64-Bit Mode Exceptions</h2>
<table class="exception-table">
<tr>
<td>#GP(0)</td>
<td>If the return instruction pointer is non-canonical.</td></tr>
<tr>
<td>#SS(0)</td>
<td>If an attempt to pop a value off the stack causes a non-canonical address to be referenced.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td></tr>
<tr>
<td>#CP</td>
<td>If return instruction pointer from stack and shadow stack do not match.</td></tr>
<tr>
<td>#UD</td>
<td>
<p>If the LOCK prefix is used.</p>
<p>If executed inside an enclave.</p>
<p>If CR4.UINTR = 0.</p>
<p>If CPUID.07H.0H:EDX.UINTR[bit 5] = 0.</p></td></tr></table></div></body></html>