module partsel_00779(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [7:31] x4;
  wire signed [4:25] x5;
  wire [27:6] x6;
  wire [1:30] x7;
  wire signed [30:1] x8;
  wire [25:0] x9;
  wire [5:30] x10;
  wire [27:6] x11;
  wire [24:6] x12;
  wire signed [28:3] x13;
  wire signed [24:4] x14;
  wire signed [27:1] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [31:0] p0 = 512263366;
  localparam [26:0] p1 = 930128851;
  localparam [2:30] p2 = 497713206;
  localparam [2:27] p3 = 824123656;
  assign x4 = (x3[12 +: 2] & x3);
  assign x5 = x4;
  assign x6 = {p1[16 -: 4], ({2{({2{x3}} | p2[20])}} | ({2{x0[12]}} | x5[17 -: 3]))};
  assign x7 = (ctrl[1] && !ctrl[3] && ctrl[2] ? p0 : {2{(((!ctrl[3] && ctrl[2] || !ctrl[1] ? (x3[10 +: 1] - x5[20 + s3 +: 4]) : p2[16 +: 2]) - x4) | p0[12 -: 1])}});
  assign x8 = (ctrl[2] && !ctrl[2] || ctrl[3] ? {{2{((p1[8 + s1] - x2) + p3[9 +: 2])}}, (x0[20] - p2)} : x0[16 -: 4]);
  assign x9 = p3[30 + s0 -: 5];
  assign x10 = {x4, x1[6 + s3]};
  assign x11 = x3[15 -: 4];
  assign x12 = x3;
  assign x13 = p1[15 +: 3];
  assign x14 = p0[24 + s3 +: 4];
  assign x15 = (((ctrl[0] || !ctrl[0] && !ctrl[1] ? p0[15 + s0] : {2{x5}}) + p2[9 + s2]) + (ctrl[0] || !ctrl[3] && !ctrl[0] ? (!ctrl[1] && !ctrl[3] && ctrl[3] ? ((p0[7 + s3 +: 6] & x2[30 + s3 -: 8]) & ((p1[13 +: 1] - p3[19 +: 1]) & ((p1[16 +: 3] & p2[9 + s3 +: 7]) + x8[14]))) : p1[27 + s3 -: 4]) : p3[10 + s1 +: 4]));
  assign y0 = {2{p3[17 +: 2]}};
  assign y1 = x11;
  assign y2 = (x11[18 + s3] - p0);
  assign y3 = x4[4 + s1 +: 4];
endmodule
