

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Tue Mar 22 23:34:55 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        histogram_2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ histogram                           |     -|  0.18|       27|  270.000|         -|       28|     -|        no|     -|   -|  149 (~0%)|  317 (~0%)|    -|
    | + histogram_Pipeline_VITIS_LOOP_7_1  |     -|  0.18|       23|  230.000|         -|       23|     -|        no|     -|   -|  107 (~0%)|  202 (~0%)|    -|
    |  o VITIS_LOOP_7_1                    |    II|  7.30|       21|  210.000|         4|        2|    10|       yes|     -|   -|          -|          -|    -|
    +--------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| hist_address0 | 4        |
| hist_d0       | 32       |
| hist_q0       | 32       |
| in_r_address0 | 4        |
| in_r_q0       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | in        | int*     |
| hist     | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| in       | in_r_address0 | port    | offset   |
| in       | in_r_ce0      | port    |          |
| in       | in_r_q0       | port    |          |
| hist     | hist_address0 | port    | offset   |
| hist     | hist_ce0      | port    |          |
| hist     | hist_we0      | port    |          |
| hist     | hist_d0       | port    |          |
| hist     | hist_q0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+----------+-----+--------+---------+
| + histogram                          | 0   |        |          |     |        |         |
|  + histogram_Pipeline_VITIS_LOOP_7_1 | 0   |        |          |     |        |         |
|    add_ln7_fu_136_p2                 | -   |        | add_ln7  | add | fabric | 0       |
|    acc_1_fu_192_p2                   | -   |        | acc_1    | add | fabric | 0       |
+--------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------+
| Type     | Options | Location                       |
+----------+---------+--------------------------------+
| pipeline | II=1    | histogramSW.cpp:8 in histogram |
+----------+---------+--------------------------------+


