

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Wed Oct 12 10:20:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  6.948 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.324 us|  0.324 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_writeOutcome_Pipeline_1_fu_279  |writeOutcome_Pipeline_1  |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       6|     91|    -|
|Memory           |        0|    -|      64|      4|    0|
|Multiplexer      |        -|    -|       -|    150|    -|
|Register         |        -|    -|     202|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     272|    247|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+---+----+-----+
    |              Instance              |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------+---------+----+---+----+-----+
    |grp_writeOutcome_Pipeline_1_fu_279  |writeOutcome_Pipeline_1  |        0|   0|  6|  91|    0|
    +------------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                               |                         |        0|   0|  6|  91|    0|
    +------------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outcome_AOV_U  |writeOutcome_outcome_AOV_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state8  |       and|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         10|    1|         10|
    |failedTask_blk_n      |   9|          2|    1|          2|
    |outcomeInRam_we0      |   9|          2|   36|         72|
    |outcome_AOV_address0  |  31|          6|    3|         18|
    |outcome_AOV_address1  |  25|          5|    3|         15|
    |outcome_AOV_ce0       |  14|          3|    1|          3|
    |outcome_AOV_we0       |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 150|         30|   46|        122|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   9|   0|    9|          0|
    |grp_writeOutcome_Pipeline_1_fu_279_ap_start_reg  |   1|   0|    1|          0|
    |outcome_AOV_load_1_reg_419                       |  32|   0|   32|          0|
    |outcome_AOV_load_2_reg_434                       |  32|   0|   32|          0|
    |outcome_AOV_load_3_reg_439                       |  32|   0|   32|          0|
    |outcome_AOV_load_4_reg_454                       |  32|   0|   32|          0|
    |outcome_AOV_load_5_reg_459                       |  32|   0|   32|          0|
    |outcome_AOV_load_reg_414                         |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 202|   0|  202|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|errorInTask_address0   |  out|    4|   ap_memory|   errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_d0         |  out|    8|   ap_memory|   errorInTask|         array|
|errorInTask1           |   in|    4|     ap_none|  errorInTask1|        scalar|
|checkId                |   in|    8|     ap_none|       checkId|        scalar|
|taskId                 |   in|    8|     ap_none|        taskId|        scalar|
|uniId                  |   in|   16|     ap_none|         uniId|        scalar|
|error                  |   in|    1|     ap_none|         error|        scalar|
|outcomeInRam_address0  |  out|    4|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|  outcomeInRam|         array|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read1                |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2                |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3                |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4                |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5                |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6                |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7                |   in|   32|     ap_none|       p_read7|        scalar|
|failedTask             |  out|    8|       ap_hs|    failedTask|       pointer|
|failedTask_ap_vld      |  out|    1|       ap_hs|    failedTask|       pointer|
|failedTask_ap_ack      |   in|    1|       ap_hs|    failedTask|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.94>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 10 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 11 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 12 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 13 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 14 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 15 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 16 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 17 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%outcome_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 18 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [2/2] (4.62ns)   --->   "%call_ln0 = call void @writeOutcome_Pipeline_1, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %outcome_AOV"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @writeOutcome_Pipeline_1, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %outcome_AOV"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'outcome_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 22 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 1"   --->   Operation 23 'getelementptr' 'outcome_AOV_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 24 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 25 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 25 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 26 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 26 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'outcome_AOV_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 28 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 30 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 31 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 31 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 32 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 32 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 4"   --->   Operation 33 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 34 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 5"   --->   Operation 35 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 36 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 37 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 37 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 38 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 38 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 6"   --->   Operation 39 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 40 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 7"   --->   Operation 41 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 42 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%uniId_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %uniId"   --->   Operation 43 'read' 'uniId_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%checkId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %checkId"   --->   Operation 44 'read' 'checkId_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 45 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 46 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0"   --->   Operation 47 'getelementptr' 'outcomeInRam_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %outcome_AOV_load"   --->   Operation 48 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %outcome_AOV_load_1"   --->   Operation 49 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_49 = bitcast i32 %outcome_AOV_load_2"   --->   Operation 50 'bitcast' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_50 = bitcast i32 %outcome_AOV_load_3"   --->   Operation 51 'bitcast' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_51 = bitcast i32 %outcome_AOV_load_4"   --->   Operation 52 'bitcast' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %outcome_AOV_load_5"   --->   Operation 53 'bitcast' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %outcome_AOV_load_6"   --->   Operation 54 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %outcome_AOV_load_7"   --->   Operation 55 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8, i32 %empty_54, i32 %empty_53, i32 %empty_52, i32 %empty_51, i32 %empty_50, i32 %empty_49, i32 %empty_48, i32 %empty, i16 %uniId_read, i8 0, i8 %checkId_read"   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i288, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476735"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 58 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%error_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %error"   --->   Operation 59 'read' 'error_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%taskId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %taskId"   --->   Operation 60 'read' 'taskId_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%errorInTask1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %errorInTask1"   --->   Operation 61 'read' 'errorInTask1_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%errorInTask1_cast = zext i4 %errorInTask1_read"   --->   Operation 62 'zext' 'errorInTask1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_13, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_13, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i288, i4 %outcomeInRam_addr, i288 %tmp_s, i36 68719476735"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i1 %error_read" [detector_solid/abs_solid_detector.cpp:538]   --->   Operation 68 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i8 %errorInTask, i64 0, i64 %errorInTask1_cast" [detector_solid/abs_solid_detector.cpp:538]   --->   Operation 69 'getelementptr' 'errorInTask_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln538 = store i8 %zext_ln538, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:538]   --->   Operation 70 'store' 'store_ln538' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %error_read, void %if.end, void %if.then" [detector_solid/abs_solid_detector.cpp:539]   --->   Operation 71 'br' 'br_ln539' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln540 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %failedTask, i8 %taskId_read" [detector_solid/abs_solid_detector.cpp:540]   --->   Operation 72 'write' 'write_ln540' <Predicate = (error_read)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln540 = br void %if.end" [detector_solid/abs_solid_detector.cpp:540]   --->   Operation 73 'br' 'br_ln540' <Predicate = (error_read)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln543 = ret" [detector_solid/abs_solid_detector.cpp:543]   --->   Operation 74 'ret' 'ret_ln543' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ errorInTask1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ checkId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ taskId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uniId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ failedTask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_9                   (read                  ) [ 0010000000]
p_read_10                  (read                  ) [ 0010000000]
p_read_11                  (read                  ) [ 0010000000]
p_read_12                  (read                  ) [ 0010000000]
p_read_13                  (read                  ) [ 0010000000]
p_read_14                  (read                  ) [ 0010000000]
p_read_15                  (read                  ) [ 0010000000]
p_read_16                  (read                  ) [ 0010000000]
outcome_AOV                (alloca                ) [ 0011111000]
call_ln0                   (call                  ) [ 0000000000]
outcome_AOV_addr           (getelementptr         ) [ 0000100000]
outcome_AOV_addr_1         (getelementptr         ) [ 0000100000]
outcome_AOV_load           (load                  ) [ 0000011100]
outcome_AOV_load_1         (load                  ) [ 0000011100]
outcome_AOV_addr_2         (getelementptr         ) [ 0000010000]
outcome_AOV_addr_3         (getelementptr         ) [ 0000010000]
outcome_AOV_load_2         (load                  ) [ 0000001100]
outcome_AOV_load_3         (load                  ) [ 0000001100]
outcome_AOV_addr_4         (getelementptr         ) [ 0000001000]
outcome_AOV_addr_5         (getelementptr         ) [ 0000001000]
outcome_AOV_load_4         (load                  ) [ 0000000100]
outcome_AOV_load_5         (load                  ) [ 0000000100]
outcome_AOV_addr_6         (getelementptr         ) [ 0000000100]
outcome_AOV_addr_7         (getelementptr         ) [ 0000000100]
uniId_read                 (read                  ) [ 0000000000]
checkId_read               (read                  ) [ 0000000000]
outcome_AOV_load_6         (load                  ) [ 0000000000]
outcome_AOV_load_7         (load                  ) [ 0000000000]
outcomeInRam_addr          (getelementptr         ) [ 0000000010]
empty                      (bitcast               ) [ 0000000000]
empty_48                   (bitcast               ) [ 0000000000]
empty_49                   (bitcast               ) [ 0000000000]
empty_50                   (bitcast               ) [ 0000000000]
empty_51                   (bitcast               ) [ 0000000000]
empty_52                   (bitcast               ) [ 0000000000]
empty_53                   (bitcast               ) [ 0000000000]
empty_54                   (bitcast               ) [ 0000000000]
tmp_s                      (bitconcatenate        ) [ 0000000010]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
error_read                 (read                  ) [ 0000000010]
taskId_read                (read                  ) [ 0000000000]
errorInTask1_read          (read                  ) [ 0000000000]
errorInTask1_cast          (zext                  ) [ 0000000000]
specmemcore_ln0            (specmemcore           ) [ 0000000000]
specmemcore_ln0            (specmemcore           ) [ 0000000000]
specinterface_ln0          (specinterface         ) [ 0000000000]
specinterface_ln0          (specinterface         ) [ 0000000000]
store_ln0                  (store                 ) [ 0000000000]
zext_ln538                 (zext                  ) [ 0000000000]
errorInTask_addr           (getelementptr         ) [ 0000000000]
store_ln538                (store                 ) [ 0000000000]
br_ln539                   (br                    ) [ 0000000000]
write_ln540                (write                 ) [ 0000000000]
br_ln540                   (br                    ) [ 0000000000]
ret_ln543                  (ret                   ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="errorInTask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="errorInTask1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="checkId">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checkId"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="taskId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="uniId">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniId"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="error">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outcomeInRam">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="failedTask">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="failedTask"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i288"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="outcome_AOV_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcome_AOV/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_9_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_10_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_11_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_12_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_13_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_14_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_15_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_16_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="uniId_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uniId_read/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="checkId_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checkId_read/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="error_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="error_read/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="taskId_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="taskId_read/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="errorInTask1_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="errorInTask1_read/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln540_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln540/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="outcome_AOV_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcome_AOV_load/3 outcome_AOV_load_1/3 outcome_AOV_load_2/4 outcome_AOV_load_3/4 outcome_AOV_load_4/5 outcome_AOV_load_5/5 outcome_AOV_load_6/6 outcome_AOV_load_7/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="outcome_AOV_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_1/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="outcome_AOV_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_2/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="outcome_AOV_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_3/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="outcome_AOV_addr_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_4/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="outcome_AOV_addr_5_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_5/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="outcome_AOV_addr_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_6/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="outcome_AOV_addr_7_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_7/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="outcomeInRam_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="288" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcomeInRam_addr/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="0" index="1" bw="288" slack="0"/>
<pin id="264" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="errorInTask_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln538_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln538/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_writeOutcome_Pipeline_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="0" index="3" bw="32" slack="0"/>
<pin id="284" dir="0" index="4" bw="32" slack="0"/>
<pin id="285" dir="0" index="5" bw="32" slack="0"/>
<pin id="286" dir="0" index="6" bw="32" slack="0"/>
<pin id="287" dir="0" index="7" bw="32" slack="0"/>
<pin id="288" dir="0" index="8" bw="32" slack="0"/>
<pin id="289" dir="0" index="9" bw="32" slack="0"/>
<pin id="290" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_48_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="3"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_48/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_49_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_49/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_50_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_50/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_51_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_51/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_52_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_52/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_53_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_53/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="empty_54_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_54/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="288" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="0" index="3" bw="32" slack="0"/>
<pin id="332" dir="0" index="4" bw="32" slack="0"/>
<pin id="333" dir="0" index="5" bw="32" slack="0"/>
<pin id="334" dir="0" index="6" bw="32" slack="0"/>
<pin id="335" dir="0" index="7" bw="32" slack="0"/>
<pin id="336" dir="0" index="8" bw="32" slack="0"/>
<pin id="337" dir="0" index="9" bw="16" slack="0"/>
<pin id="338" dir="0" index="10" bw="1" slack="0"/>
<pin id="339" dir="0" index="11" bw="8" slack="0"/>
<pin id="340" dir="1" index="12" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="errorInTask1_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="errorInTask1_cast/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln538_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/8 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_read_9_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_read_10_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_read_11_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_read_12_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_read_13_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_read_14_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="394" class="1005" name="p_read_15_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="399" class="1005" name="p_read_16_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="404" class="1005" name="outcome_AOV_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="1"/>
<pin id="406" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="outcome_AOV_addr_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="outcome_AOV_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="3"/>
<pin id="416" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="outcome_AOV_load_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="outcome_AOV_addr_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="1"/>
<pin id="426" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="outcome_AOV_addr_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="1"/>
<pin id="431" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="outcome_AOV_load_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="outcome_AOV_load_3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="2"/>
<pin id="441" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="outcome_AOV_addr_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="1"/>
<pin id="446" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_4 "/>
</bind>
</comp>

<comp id="449" class="1005" name="outcome_AOV_addr_5_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="1"/>
<pin id="451" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_5 "/>
</bind>
</comp>

<comp id="454" class="1005" name="outcome_AOV_load_4_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_4 "/>
</bind>
</comp>

<comp id="459" class="1005" name="outcome_AOV_load_5_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_5 "/>
</bind>
</comp>

<comp id="464" class="1005" name="outcome_AOV_addr_6_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_6 "/>
</bind>
</comp>

<comp id="469" class="1005" name="outcome_AOV_addr_7_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="1"/>
<pin id="471" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_7 "/>
</bind>
</comp>

<comp id="474" class="1005" name="outcomeInRam_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_s_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="288" slack="1"/>
<pin id="481" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="88" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="160" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="196"><net_src comp="180" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="292"><net_src comp="136" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="293"><net_src comp="130" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="294"><net_src comp="124" pin="2"/><net_sink comp="279" pin=3"/></net>

<net id="295"><net_src comp="118" pin="2"/><net_sink comp="279" pin=4"/></net>

<net id="296"><net_src comp="112" pin="2"/><net_sink comp="279" pin=5"/></net>

<net id="297"><net_src comp="106" pin="2"/><net_sink comp="279" pin=6"/></net>

<net id="298"><net_src comp="100" pin="2"/><net_sink comp="279" pin=7"/></net>

<net id="299"><net_src comp="94" pin="2"/><net_sink comp="279" pin=8"/></net>

<net id="300"><net_src comp="90" pin="1"/><net_sink comp="279" pin=9"/></net>

<net id="322"><net_src comp="187" pin="7"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="187" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="343"><net_src comp="319" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="344"><net_src comp="316" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="345"><net_src comp="313" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="346"><net_src comp="310" pin="1"/><net_sink comp="327" pin=5"/></net>

<net id="347"><net_src comp="307" pin="1"/><net_sink comp="327" pin=6"/></net>

<net id="348"><net_src comp="304" pin="1"/><net_sink comp="327" pin=7"/></net>

<net id="349"><net_src comp="301" pin="1"/><net_sink comp="327" pin=8"/></net>

<net id="350"><net_src comp="142" pin="2"/><net_sink comp="327" pin=9"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="327" pin=10"/></net>

<net id="352"><net_src comp="148" pin="2"/><net_sink comp="327" pin=11"/></net>

<net id="353"><net_src comp="327" pin="12"/><net_sink comp="261" pin=1"/></net>

<net id="357"><net_src comp="166" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="362"><net_src comp="154" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="367"><net_src comp="94" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="372"><net_src comp="100" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="279" pin=7"/></net>

<net id="377"><net_src comp="106" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="382"><net_src comp="112" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="279" pin=5"/></net>

<net id="387"><net_src comp="118" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="392"><net_src comp="124" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="279" pin=3"/></net>

<net id="397"><net_src comp="130" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="402"><net_src comp="136" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="407"><net_src comp="180" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="412"><net_src comp="197" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="417"><net_src comp="187" pin="7"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="422"><net_src comp="187" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="427"><net_src comp="205" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="432"><net_src comp="213" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="437"><net_src comp="187" pin="7"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="442"><net_src comp="187" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="447"><net_src comp="221" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="452"><net_src comp="229" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="457"><net_src comp="187" pin="7"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="462"><net_src comp="187" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="467"><net_src comp="237" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="472"><net_src comp="245" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="477"><net_src comp="253" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="482"><net_src comp="327" pin="12"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="261" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {8 }
	Port: outcomeInRam | {7 8 }
	Port: failedTask | {8 }
 - Input state : 
	Port: writeOutcome : errorInTask | {}
	Port: writeOutcome : errorInTask1 | {8 }
	Port: writeOutcome : checkId | {7 }
	Port: writeOutcome : taskId | {8 }
	Port: writeOutcome : uniId | {7 }
	Port: writeOutcome : error | {8 }
	Port: writeOutcome : outcomeInRam | {}
	Port: writeOutcome : p_read | {1 }
	Port: writeOutcome : p_read1 | {1 }
	Port: writeOutcome : p_read2 | {1 }
	Port: writeOutcome : p_read3 | {1 }
	Port: writeOutcome : p_read4 | {1 }
	Port: writeOutcome : p_read5 | {1 }
	Port: writeOutcome : p_read6 | {1 }
	Port: writeOutcome : p_read7 | {1 }
	Port: writeOutcome : failedTask | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		outcome_AOV_load : 1
		outcome_AOV_load_1 : 1
	State 4
		outcome_AOV_load_2 : 1
		outcome_AOV_load_3 : 1
	State 5
		outcome_AOV_load_4 : 1
		outcome_AOV_load_5 : 1
	State 6
		outcome_AOV_load_6 : 1
		outcome_AOV_load_7 : 1
	State 7
		empty_53 : 1
		empty_54 : 1
		tmp_s : 2
		store_ln0 : 3
	State 8
		errorInTask_addr : 1
		store_ln538 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | grp_writeOutcome_Pipeline_1_fu_279 |    4    |    64   |
|----------|------------------------------------|---------|---------|
|          |         p_read_9_read_fu_94        |    0    |    0    |
|          |        p_read_10_read_fu_100       |    0    |    0    |
|          |        p_read_11_read_fu_106       |    0    |    0    |
|          |        p_read_12_read_fu_112       |    0    |    0    |
|          |        p_read_13_read_fu_118       |    0    |    0    |
|          |        p_read_14_read_fu_124       |    0    |    0    |
|   read   |        p_read_15_read_fu_130       |    0    |    0    |
|          |        p_read_16_read_fu_136       |    0    |    0    |
|          |       uniId_read_read_fu_142       |    0    |    0    |
|          |      checkId_read_read_fu_148      |    0    |    0    |
|          |       error_read_read_fu_154       |    0    |    0    |
|          |       taskId_read_read_fu_160      |    0    |    0    |
|          |    errorInTask1_read_read_fu_166   |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln540_write_fu_172      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|            tmp_s_fu_327            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |      errorInTask1_cast_fu_354      |    0    |    0    |
|          |          zext_ln538_fu_359         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    4    |    64   |
|----------|------------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|outcome_AOV|    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| outcomeInRam_addr_reg_474|    4   |
|outcome_AOV_addr_1_reg_409|    3   |
|outcome_AOV_addr_2_reg_424|    3   |
|outcome_AOV_addr_3_reg_429|    3   |
|outcome_AOV_addr_4_reg_444|    3   |
|outcome_AOV_addr_5_reg_449|    3   |
|outcome_AOV_addr_6_reg_464|    3   |
|outcome_AOV_addr_7_reg_469|    3   |
| outcome_AOV_addr_reg_404 |    3   |
|outcome_AOV_load_1_reg_419|   32   |
|outcome_AOV_load_2_reg_434|   32   |
|outcome_AOV_load_3_reg_439|   32   |
|outcome_AOV_load_4_reg_454|   32   |
|outcome_AOV_load_5_reg_459|   32   |
| outcome_AOV_load_reg_414 |   32   |
|     p_read_10_reg_369    |   32   |
|     p_read_11_reg_374    |   32   |
|     p_read_12_reg_379    |   32   |
|     p_read_13_reg_384    |   32   |
|     p_read_14_reg_389    |   32   |
|     p_read_15_reg_394    |   32   |
|     p_read_16_reg_399    |   32   |
|     p_read_9_reg_364     |   32   |
|       tmp_s_reg_479      |   288  |
+--------------------------+--------+
|           Total          |   764  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_187         |  p0  |   8  |   3  |   24   ||    42   |
|          grp_access_fu_187         |  p2  |   8  |   0  |    0   ||    42   |
|          grp_access_fu_261         |  p1  |   2  |  288 |   576  ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p2  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p3  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p4  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p5  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p6  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p7  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_279 |  p8  |   2  |  32  |   64   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |  1112  || 18.8996 ||   165   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    4   |   64   |    -   |
|   Memory  |    0   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |   18   |    -   |   165  |    -   |
|  Register |    -   |    -   |   764  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   18   |   832  |   233  |    0   |
+-----------+--------+--------+--------+--------+--------+
