{
  "module_name": "xlnx-versal-resets.h",
  "hash_id": "bf1cdff4794541187211376f9786dd980eedd51d154cabad945120e2e6790816",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/xlnx-versal-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_VERSAL_RESETS_H\n#define _DT_BINDINGS_VERSAL_RESETS_H\n\n#define VERSAL_RST_PMC_POR\t\t\t(0xc30c001U)\n#define VERSAL_RST_PMC\t\t\t\t(0xc410002U)\n#define VERSAL_RST_PS_POR\t\t\t(0xc30c003U)\n#define VERSAL_RST_PL_POR\t\t\t(0xc30c004U)\n#define VERSAL_RST_NOC_POR\t\t\t(0xc30c005U)\n#define VERSAL_RST_FPD_POR\t\t\t(0xc30c006U)\n#define VERSAL_RST_ACPU_0_POR\t\t\t(0xc30c007U)\n#define VERSAL_RST_ACPU_1_POR\t\t\t(0xc30c008U)\n#define VERSAL_RST_OCM2_POR\t\t\t(0xc30c009U)\n#define VERSAL_RST_PS_SRST\t\t\t(0xc41000aU)\n#define VERSAL_RST_PL_SRST\t\t\t(0xc41000bU)\n#define VERSAL_RST_NOC\t\t\t\t(0xc41000cU)\n#define VERSAL_RST_NPI\t\t\t\t(0xc41000dU)\n#define VERSAL_RST_SYS_RST_1\t\t\t(0xc41000eU)\n#define VERSAL_RST_SYS_RST_2\t\t\t(0xc41000fU)\n#define VERSAL_RST_SYS_RST_3\t\t\t(0xc410010U)\n#define VERSAL_RST_FPD\t\t\t\t(0xc410011U)\n#define VERSAL_RST_PL0\t\t\t\t(0xc410012U)\n#define VERSAL_RST_PL1\t\t\t\t(0xc410013U)\n#define VERSAL_RST_PL2\t\t\t\t(0xc410014U)\n#define VERSAL_RST_PL3\t\t\t\t(0xc410015U)\n#define VERSAL_RST_APU\t\t\t\t(0xc410016U)\n#define VERSAL_RST_ACPU_0\t\t\t(0xc410017U)\n#define VERSAL_RST_ACPU_1\t\t\t(0xc410018U)\n#define VERSAL_RST_ACPU_L2\t\t\t(0xc410019U)\n#define VERSAL_RST_ACPU_GIC\t\t\t(0xc41001aU)\n#define VERSAL_RST_RPU_ISLAND\t\t\t(0xc41001bU)\n#define VERSAL_RST_RPU_AMBA\t\t\t(0xc41001cU)\n#define VERSAL_RST_R5_0\t\t\t\t(0xc41001dU)\n#define VERSAL_RST_R5_1\t\t\t\t(0xc41001eU)\n#define VERSAL_RST_SYSMON_PMC_SEQ_RST\t\t(0xc41001fU)\n#define VERSAL_RST_SYSMON_PMC_CFG_RST\t\t(0xc410020U)\n#define VERSAL_RST_SYSMON_FPD_CFG_RST\t\t(0xc410021U)\n#define VERSAL_RST_SYSMON_FPD_SEQ_RST\t\t(0xc410022U)\n#define VERSAL_RST_SYSMON_LPD\t\t\t(0xc410023U)\n#define VERSAL_RST_PDMA_RST1\t\t\t(0xc410024U)\n#define VERSAL_RST_PDMA_RST0\t\t\t(0xc410025U)\n#define VERSAL_RST_ADMA\t\t\t\t(0xc410026U)\n#define VERSAL_RST_TIMESTAMP\t\t\t(0xc410027U)\n#define VERSAL_RST_OCM\t\t\t\t(0xc410028U)\n#define VERSAL_RST_OCM2_RST\t\t\t(0xc410029U)\n#define VERSAL_RST_IPI\t\t\t\t(0xc41002aU)\n#define VERSAL_RST_SBI\t\t\t\t(0xc41002bU)\n#define VERSAL_RST_LPD\t\t\t\t(0xc41002cU)\n#define VERSAL_RST_QSPI\t\t\t\t(0xc10402dU)\n#define VERSAL_RST_OSPI\t\t\t\t(0xc10402eU)\n#define VERSAL_RST_SDIO_0\t\t\t(0xc10402fU)\n#define VERSAL_RST_SDIO_1\t\t\t(0xc104030U)\n#define VERSAL_RST_I2C_PMC\t\t\t(0xc104031U)\n#define VERSAL_RST_GPIO_PMC\t\t\t(0xc104032U)\n#define VERSAL_RST_GEM_0\t\t\t(0xc104033U)\n#define VERSAL_RST_GEM_1\t\t\t(0xc104034U)\n#define VERSAL_RST_SPARE\t\t\t(0xc104035U)\n#define VERSAL_RST_USB_0\t\t\t(0xc104036U)\n#define VERSAL_RST_UART_0\t\t\t(0xc104037U)\n#define VERSAL_RST_UART_1\t\t\t(0xc104038U)\n#define VERSAL_RST_SPI_0\t\t\t(0xc104039U)\n#define VERSAL_RST_SPI_1\t\t\t(0xc10403aU)\n#define VERSAL_RST_CAN_FD_0\t\t\t(0xc10403bU)\n#define VERSAL_RST_CAN_FD_1\t\t\t(0xc10403cU)\n#define VERSAL_RST_I2C_0\t\t\t(0xc10403dU)\n#define VERSAL_RST_I2C_1\t\t\t(0xc10403eU)\n#define VERSAL_RST_GPIO_LPD\t\t\t(0xc10403fU)\n#define VERSAL_RST_TTC_0\t\t\t(0xc104040U)\n#define VERSAL_RST_TTC_1\t\t\t(0xc104041U)\n#define VERSAL_RST_TTC_2\t\t\t(0xc104042U)\n#define VERSAL_RST_TTC_3\t\t\t(0xc104043U)\n#define VERSAL_RST_SWDT_FPD\t\t\t(0xc104044U)\n#define VERSAL_RST_SWDT_LPD\t\t\t(0xc104045U)\n#define VERSAL_RST_USB\t\t\t\t(0xc104046U)\n#define VERSAL_RST_DPC\t\t\t\t(0xc208047U)\n#define VERSAL_RST_PMCDBG\t\t\t(0xc208048U)\n#define VERSAL_RST_DBG_TRACE\t\t\t(0xc208049U)\n#define VERSAL_RST_DBG_FPD\t\t\t(0xc20804aU)\n#define VERSAL_RST_DBG_TSTMP\t\t\t(0xc20804bU)\n#define VERSAL_RST_RPU0_DBG\t\t\t(0xc20804cU)\n#define VERSAL_RST_RPU1_DBG\t\t\t(0xc20804dU)\n#define VERSAL_RST_HSDP\t\t\t\t(0xc20804eU)\n#define VERSAL_RST_DBG_LPD\t\t\t(0xc20804fU)\n#define VERSAL_RST_CPM_POR\t\t\t(0xc30c050U)\n#define VERSAL_RST_CPM\t\t\t\t(0xc410051U)\n#define VERSAL_RST_CPMDBG\t\t\t(0xc208052U)\n#define VERSAL_RST_PCIE_CFG\t\t\t(0xc410053U)\n#define VERSAL_RST_PCIE_CORE0\t\t\t(0xc410054U)\n#define VERSAL_RST_PCIE_CORE1\t\t\t(0xc410055U)\n#define VERSAL_RST_PCIE_DMA\t\t\t(0xc410056U)\n#define VERSAL_RST_CMN\t\t\t\t(0xc410057U)\n#define VERSAL_RST_L2_0\t\t\t\t(0xc410058U)\n#define VERSAL_RST_L2_1\t\t\t\t(0xc410059U)\n#define VERSAL_RST_ADDR_REMAP\t\t\t(0xc41005aU)\n#define VERSAL_RST_CPI0\t\t\t\t(0xc41005bU)\n#define VERSAL_RST_CPI1\t\t\t\t(0xc41005cU)\n#define VERSAL_RST_XRAM\t\t\t\t(0xc30c05dU)\n#define VERSAL_RST_AIE_ARRAY\t\t\t(0xc10405eU)\n#define VERSAL_RST_AIE_SHIM\t\t\t(0xc10405fU)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}