{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625143669758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625143669765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 20:47:49 2021 " "Processing started: Thu Jul 01 20:47:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625143669765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143669765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightBit_Computer -c EightBit_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightBit_Computer -c EightBit_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143669765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625143670129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625143670129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbit_computer.vhd 2 1 " "Using design file eightbit_computer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBit_Computer-EightBit_Computer_arch " "Found design unit 1: EightBit_Computer-EightBit_Computer_arch" {  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683061 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBit_Computer " "Found entity 1: EightBit_Computer" {  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightBit_Computer " "Elaborating entity \"EightBit_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625143683069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 2 1 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Generator-CLK_Generator_arch " "Found design unit 1: CLK_Generator-CLK_Generator_arch" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683084 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Generator " "Found entity 1: CLK_Generator" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Generator CLK_Generator:M0 " "Elaborating entity \"CLK_Generator\" for hierarchy \"CLK_Generator:M0\"" {  } { { "eightbit_computer.vhd" "M0" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683085 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_TEMP clk_generator.vhd(14) " "VHDL Process Statement warning at clk_generator.vhd(14): inferring latch(es) for signal or variable \"CLK_TEMP\", which holds its previous value in one or more paths through the process" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683086 "|EightBit_Computer|CLK_Generator:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_TEMP clk_generator.vhd(14) " "Inferred latch for \"CLK_TEMP\" at clk_generator.vhd(14)" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683086 "|EightBit_Computer|CLK_Generator:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683099 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:M1 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:M1\"" {  } { { "eightbit_computer.vhd" "M1" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-CTRL_arch " "Found design unit 1: CTRL-CTRL_arch" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683113 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:M2 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:M2\"" {  } { { "eightbit_computer.vhd" "M2" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(25) " "VHDL Process Statement warning at ctrl.vhd(25): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(25) " "VHDL Process Statement warning at ctrl.vhd(25): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683116 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(29) " "VHDL Process Statement warning at ctrl.vhd(29): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(30) " "VHDL Process Statement warning at ctrl.vhd(30): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(31) " "VHDL Process Statement warning at ctrl.vhd(31): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(32) " "VHDL Process Statement warning at ctrl.vhd(32): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(34) " "VHDL Process Statement warning at ctrl.vhd(34): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMAR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IMAR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IIR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IIR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IA ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IA\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IDR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_ADD ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_ADD\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SUB ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SUB\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_AND ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_AND\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_OR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_OR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_XOR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_XOR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_NOT ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_NOT\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_NEG ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_NEG\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SHL ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SHL\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SHR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SHR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESUM ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ESUM\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EA ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"EA\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"EDR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683117 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDR ctrl.vhd(16) " "Inferred latch for \"EDR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EA ctrl.vhd(16) " "Inferred latch for \"EA\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESUM ctrl.vhd(16) " "Inferred latch for \"ESUM\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SHR ctrl.vhd(16) " "Inferred latch for \"ALU_SHR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SHL ctrl.vhd(16) " "Inferred latch for \"ALU_SHL\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_NEG ctrl.vhd(16) " "Inferred latch for \"ALU_NEG\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_NOT ctrl.vhd(16) " "Inferred latch for \"ALU_NOT\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_XOR ctrl.vhd(16) " "Inferred latch for \"ALU_XOR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OR ctrl.vhd(16) " "Inferred latch for \"ALU_OR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_AND ctrl.vhd(16) " "Inferred latch for \"ALU_AND\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SUB ctrl.vhd(16) " "Inferred latch for \"ALU_SUB\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ADD ctrl.vhd(16) " "Inferred latch for \"ALU_ADD\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDR ctrl.vhd(16) " "Inferred latch for \"IDR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IA ctrl.vhd(16) " "Inferred latch for \"IA\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR ctrl.vhd(16) " "Inferred latch for \"IIR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMAR ctrl.vhd(16) " "Inferred latch for \"IMAR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683118 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:M3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:M3\"" {  } { { "eightbit_computer.vhd" "M3" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acc.vhd 2 1 " "Using design file acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_arch " "Found design unit 1: ACC-ACC_arch" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:M4 " "Elaborating entity \"ACC\" for hierarchy \"ACC:M4\"" {  } { { "eightbit_computer.vhd" "M4" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dr.vhd 2 1 " "Using design file dr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-DR_arch " "Found design unit 1: DR-DR_arch" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683169 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:M5 " "Elaborating entity \"DR\" for hierarchy \"DR:M5\"" {  } { { "eightbit_computer.vhd" "M5" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "pc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683184 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:M6 " "Elaborating entity \"PC\" for hierarchy \"PC:M6\"" {  } { { "eightbit_computer.vhd" "M6" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.vhd 2 1 " "Using design file mar.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_arch " "Found design unit 1: MAR-MAR_arch" {  } { { "mar.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/mar.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683202 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/mar.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:M7 " "Elaborating entity \"MAR\" for hierarchy \"MAR:M7\"" {  } { { "eightbit_computer.vhd" "M7" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir.vhd 2 1 " "Using design file ir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arch " "Found design unit 1: IR-IR_arch" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683218 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:M8 " "Elaborating entity \"IR\" for hierarchy \"IR:M8\"" {  } { { "eightbit_computer.vhd" "M8" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683220 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_LD ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_LD\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_add ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_add\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_sub ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_sub\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_and ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_and\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_or ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_or\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_xor ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_xor\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_not ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_not\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_neg ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_neg\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_shl ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_shl\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_shr ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_shr\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HALT ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"HALT\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683223 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT ir.vhd(23) " "Inferred latch for \"HALT\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_shr ir.vhd(23) " "Inferred latch for \"cmd_shr\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_shl ir.vhd(23) " "Inferred latch for \"cmd_shl\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_neg ir.vhd(23) " "Inferred latch for \"cmd_neg\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_not ir.vhd(23) " "Inferred latch for \"cmd_not\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_xor ir.vhd(23) " "Inferred latch for \"cmd_xor\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_or ir.vhd(23) " "Inferred latch for \"cmd_or\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_and ir.vhd(23) " "Inferred latch for \"cmd_and\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_sub ir.vhd(23) " "Inferred latch for \"cmd_sub\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_add ir.vhd(23) " "Inferred latch for \"cmd_add\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_LD ir.vhd(23) " "Inferred latch for \"cmd_LD\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683224 "|EightBit_Computer|IR:M8"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_arch " "Found design unit 1: RAM-RAM_arch" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683238 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625143683238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625143683238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:M9 " "Elaborating entity \"RAM\" for hierarchy \"RAM:M9\"" {  } { { "eightbit_computer.vhd" "M9" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143683239 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_IN ram.vhd(55) " "VHDL Process Statement warning at ram.vhd(55): signal \"DATA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625143683240 "|EightBit_Computer|RAM:M9"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram.vhd(55) " "Verilog HDL or VHDL warning at the ram.vhd(55): index expression is not wide enough to address all of the elements in the array" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1625143683240 "|EightBit_Computer|RAM:M9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT ram.vhd(17) " "VHDL Process Statement warning at ram.vhd(17): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625143683244 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[0\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[1\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[2\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[3\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[4\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[5\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[6\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[7\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143683245 "|EightBit_Computer|RAM:M9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[5\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[5\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[4\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[4\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[3\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[3\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[2\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[2\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[1\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[1\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[0\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[0\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[7\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[7\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[6\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[6\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625143683336 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[0\] r_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[0\]\" to the node \"r_out\[0\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[1\] r_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[1\]\" to the node \"r_out\[1\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[2\] r_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[2\]\" to the node \"r_out\[2\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[3\] r_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[3\]\" to the node \"r_out\[3\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[4\] r_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[4\]\" to the node \"r_out\[4\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[5\] r_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[5\]\" to the node \"r_out\[5\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[6\] r_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[6\]\" to the node \"r_out\[6\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[7\] r_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[7\]\" to the node \"r_out\[7\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[0\] d_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[0\]\" to the node \"d_out\[0\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[1\] d_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[1\]\" to the node \"d_out\[1\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[2\] d_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[2\]\" to the node \"d_out\[2\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[3\] d_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[3\]\" to the node \"d_out\[3\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[4\] d_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[4\]\" to the node \"d_out\[4\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[5\] d_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[5\]\" to the node \"d_out\[5\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[6\] d_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[6\]\" to the node \"d_out\[6\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[7\] d_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[7\]\" to the node \"d_out\[7\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625143683994 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1625143683994 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[0\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[0\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[1\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[1\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[2\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[2\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[3\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[3\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[4\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[4\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[5\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[5\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[6\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[6\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[7\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[7\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[0\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[0\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[1\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[1\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[2\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[2\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[3\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[3\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[4\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[4\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[5\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[5\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[6\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[6\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[7\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[7\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625143683995 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1625143683995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_LD " "Latch IR:M8\|cmd_LD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_add " "Latch IR:M8\|cmd_add has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_sub " "Latch IR:M8\|cmd_sub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_and " "Latch IR:M8\|cmd_and has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_or " "Latch IR:M8\|cmd_or has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_xor " "Latch IR:M8\|cmd_xor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_not " "Latch IR:M8\|cmd_not has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_neg " "Latch IR:M8\|cmd_neg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_shl " "Latch IR:M8\|cmd_shl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684001 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|cmd_shr " "Latch IR:M8\|cmd_shr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684002 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IR:M8\|HALT " "Latch IR:M8\|HALT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625143684002 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625143684002 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625143684005 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625143684005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625143684225 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:M1\|TEMP\[0\] High " "Register counter:M1\|TEMP\[0\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625143684367 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1625143684367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625143685156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625143685156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625143685228 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625143685228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625143685228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625143685228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625143685260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 20:48:05 2021 " "Processing ended: Thu Jul 01 20:48:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625143685260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625143685260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625143685260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625143685260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625143686853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625143686864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 20:48:06 2021 " "Processing started: Thu Jul 01 20:48:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625143686864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625143686864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EightBit_Computer -c EightBit_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EightBit_Computer -c EightBit_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625143686865 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1625143686982 ""}
{ "Info" "0" "" "Project  = EightBit_Computer" {  } {  } 0 0 "Project  = EightBit_Computer" 0 0 "Fitter" 0 0 1625143686982 ""}
{ "Info" "0" "" "Revision = EightBit_Computer" {  } {  } 0 0 "Revision = EightBit_Computer" 0 0 "Fitter" 0 0 1625143686982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1625143687097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625143687098 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EightBit_Computer EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"EightBit_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625143687125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625143687185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625143687185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625143687328 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625143687545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625143687545 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625143687545 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625143687545 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625143687547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625143687547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625143687547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625143687547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1625143687547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625143687547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625143687549 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 39 " "No exact pin location assignment(s) for 37 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1625143687840 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1625143688250 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EightBit_Computer.sdc " "Synopsys Design Constraints File file not found: 'EightBit_Computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1625143688251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1625143688251 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "M0\|CLK_TEMP~0\|combout " "Node \"M0\|CLK_TEMP~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625143688257 ""} { "Warning" "WSTA_SCC_NODE" "M0\|CLK_TEMP~0\|datab " "Node \"M0\|CLK_TEMP~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625143688257 ""}  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1625143688257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|CLK_TEMP~0  from: datad  to: combout " "Cell: M0\|CLK_TEMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143688260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~0  from: dataa  to: combout " "Cell: M8\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143688260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~4  from: datad  to: combout " "Cell: M8\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143688260 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1625143688260 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1625143688262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1625143688263 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1625143688264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_Generator:M0\|CLK_TEMP~0  " "Automatically promoted node CLK_Generator:M0\|CLK_TEMP~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Generator:M0\|CLK_TEMP~0 " "Destination node CLK_Generator:M0\|CLK_TEMP~0" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[4\] " "Destination node IR:M8\|REGQ\[4\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[3\] " "Destination node IR:M8\|REGQ\[3\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[2\] " "Destination node IR:M8\|REGQ\[2\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[1\] " "Destination node IR:M8\|REGQ\[1\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[7\] " "Destination node IR:M8\|REGQ\[7\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[5\] " "Destination node IR:M8\|REGQ\[5\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|REGQ\[6\] " "Destination node IR:M8\|REGQ\[6\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_out~output " "Destination node clk_out~output" {  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688303 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625143688303 ""}  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625143688303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR:M8\|HALT  " "Automatically promoted node IR:M8\|HALT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625143688304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CTRL:M2\|IPC~2 " "Destination node CTRL:M2\|IPC~2" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:M8\|HALT " "Destination node IR:M8\|HALT" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HALT1~output " "Destination node HALT1~output" {  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625143688304 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625143688304 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625143688304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR:M8\|Mux11~3  " "Automatically promoted node IR:M8\|Mux11~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625143688305 ""}  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625143688305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLR~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625143688305 ""}  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625143688305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625143688616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625143688616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625143688616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625143688617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625143688618 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625143688619 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625143688619 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625143688620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625143688621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1625143688621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625143688621 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 0 36 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 0 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1625143688625 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1625143688625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1625143688625 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1625143688625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1625143688625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1625143688625 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[0\] " "Node \"cout\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[1\] " "Node \"cout\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[2\] " "Node \"cout\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[3\] " "Node \"cout\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[4\] " "Node \"cout\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[5\] " "Node \"cout\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[6\] " "Node \"cout\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cout\[7\] " "Node \"cout\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cout\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "se\[0\] " "Node \"se\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "se\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "se\[1\] " "Node \"se\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "se\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "se\[2\] " "Node \"se\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "se\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "se\[3\] " "Node \"se\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "se\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1625143688660 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1625143688660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625143688662 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1625143688672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625143689311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625143689426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625143689441 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625143691573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625143691573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625143691884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625143692673 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625143692673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625143693915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625143693915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625143693919 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625143694087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625143694094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625143694291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625143694291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625143694523 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625143695013 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1625143695351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/output_files/EightBit_Computer.fit.smsg " "Generated suppressed messages file C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/output_files/EightBit_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625143695427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625143695995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 20:48:15 2021 " "Processing ended: Thu Jul 01 20:48:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625143695995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625143695995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625143695995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625143695995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625143697387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625143697401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 20:48:17 2021 " "Processing started: Thu Jul 01 20:48:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625143697401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625143697401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EightBit_Computer -c EightBit_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EightBit_Computer -c EightBit_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625143697401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1625143697765 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1625143698313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625143698350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625143698576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 20:48:18 2021 " "Processing ended: Thu Jul 01 20:48:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625143698576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625143698576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625143698576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625143698576 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625143699269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625143699986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625143699994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 20:48:19 2021 " "Processing started: Thu Jul 01 20:48:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625143699994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143699994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EightBit_Computer -c EightBit_Computer " "Command: quartus_sta EightBit_Computer -c EightBit_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143699995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1625143700121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700464 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EightBit_Computer.sdc " "Synopsys Design Constraints File file not found: 'EightBit_Computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700669 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50Mhz CLK_50Mhz " "create_clock -period 1.000 -name CLK_50Mhz CLK_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625143700672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_Generator:M0\|COUNTER\[0\] CLK_Generator:M0\|COUNTER\[0\] " "create_clock -period 1.000 -name CLK_Generator:M0\|COUNTER\[0\] CLK_Generator:M0\|COUNTER\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625143700672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR:M8\|HALT IR:M8\|HALT " "create_clock -period 1.000 -name IR:M8\|HALT IR:M8\|HALT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625143700672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR:M8\|REGQ\[0\] IR:M8\|REGQ\[0\] " "create_clock -period 1.000 -name IR:M8\|REGQ\[0\] IR:M8\|REGQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1625143700672 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700672 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "M0\|CLK_TEMP~0\|combout " "Node \"M0\|CLK_TEMP~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625143700672 ""} { "Warning" "WSTA_SCC_NODE" "M0\|CLK_TEMP~0\|dataa " "Node \"M0\|CLK_TEMP~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625143700672 ""}  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|CLK_TEMP~0  from: datac  to: combout " "Cell: M0\|CLK_TEMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143700674 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~0  from: datac  to: combout " "Cell: M8\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143700674 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~4  from: datad  to: combout " "Cell: M8\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143700674 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700674 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700676 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1625143700677 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1625143700687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1625143700714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.087 " "Worst-case setup slack is -7.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.087             -52.942 IR:M8\|REGQ\[0\]  " "   -7.087             -52.942 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.568             -74.778 IR:M8\|HALT  " "   -6.568             -74.778 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.572            -105.816 CLK_Generator:M0\|COUNTER\[0\]  " "   -5.572            -105.816 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508              -5.937 CLK_50Mhz  " "   -1.508              -5.937 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.173 " "Worst-case hold slack is -0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -0.173 CLK_Generator:M0\|COUNTER\[0\]  " "   -0.173              -0.173 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 IR:M8\|REGQ\[0\]  " "    0.516               0.000 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 CLK_50Mhz  " "    0.531               0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326               0.000 IR:M8\|HALT  " "    1.326               0.000 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.286 " "Worst-case recovery slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286             -16.423 CLK_50Mhz  " "   -3.286             -16.423 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.240 " "Worst-case removal slack is 1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240               0.000 CLK_50Mhz  " "    1.240               0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.435 CLK_50Mhz  " "   -3.000             -10.435 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 CLK_Generator:M0\|COUNTER\[0\]  " "   -1.487             -74.350 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.054 IR:M8\|REGQ\[0\]  " "   -0.009              -0.054 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 IR:M8\|HALT  " "    0.369               0.000 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143700781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143700781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1625143700966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701514 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|CLK_TEMP~0  from: datac  to: combout " "Cell: M0\|CLK_TEMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143701620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~0  from: datac  to: combout " "Cell: M8\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143701620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~4  from: datad  to: combout " "Cell: M8\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143701620 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1625143701636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.145 " "Worst-case setup slack is -7.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.145             -53.751 IR:M8\|REGQ\[0\]  " "   -7.145             -53.751 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.904             -66.652 IR:M8\|HALT  " "   -5.904             -66.652 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.034             -95.524 CLK_Generator:M0\|COUNTER\[0\]  " "   -5.034             -95.524 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.300              -5.042 CLK_50Mhz  " "   -1.300              -5.042 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.086 " "Worst-case hold slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.086 CLK_Generator:M0\|COUNTER\[0\]  " "   -0.086              -0.086 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 CLK_50Mhz  " "    0.489               0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 IR:M8\|REGQ\[0\]  " "    0.664               0.000 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 IR:M8\|HALT  " "    1.152               0.000 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.047 " "Worst-case recovery slack is -3.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.047             -15.228 CLK_50Mhz  " "   -3.047             -15.228 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.246 " "Worst-case removal slack is 1.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.246               0.000 CLK_50Mhz  " "    1.246               0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.435 CLK_50Mhz  " "   -3.000             -10.435 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 CLK_Generator:M0\|COUNTER\[0\]  " "   -1.487             -74.350 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -5.943 IR:M8\|REGQ\[0\]  " "   -0.271              -5.943 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 IR:M8\|HALT  " "    0.229               0.000 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143701685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143701685 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1625143701849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|CLK_TEMP~0  from: datac  to: combout " "Cell: M0\|CLK_TEMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143702013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~0  from: datac  to: combout " "Cell: M8\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143702013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M8\|Mux11~4  from: datad  to: combout " "Cell: M8\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1625143702013 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1625143702017 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.795 " "Worst-case setup slack is -2.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795             -17.855 IR:M8\|REGQ\[0\]  " "   -2.795             -17.855 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.712             -30.333 IR:M8\|HALT  " "   -2.712             -30.333 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290             -25.385 CLK_Generator:M0\|COUNTER\[0\]  " "   -2.290             -25.385 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556              -1.913 CLK_50Mhz  " "   -0.556              -1.913 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.087 " "Worst-case hold slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.203 CLK_Generator:M0\|COUNTER\[0\]  " "   -0.087              -0.203 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 IR:M8\|REGQ\[0\]  " "    0.172               0.000 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLK_50Mhz  " "    0.189               0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 IR:M8\|HALT  " "    0.522               0.000 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.811 " "Worst-case recovery slack is -0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811              -4.052 CLK_50Mhz  " "   -0.811              -4.052 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.363 " "Worst-case removal slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLK_50Mhz  " "    0.363               0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.215 CLK_50Mhz  " "   -3.000              -8.215 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 CLK_Generator:M0\|COUNTER\[0\]  " "   -1.000             -50.000 CLK_Generator:M0\|COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 IR:M8\|REGQ\[0\]  " "    0.136               0.000 IR:M8\|REGQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 IR:M8\|HALT  " "    0.377               0.000 IR:M8\|HALT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625143702065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143702841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625143703051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 20:48:23 2021 " "Processing ended: Thu Jul 01 20:48:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625143703051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625143703051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625143703051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143703051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1625143704347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625143704354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 20:48:24 2021 " "Processing started: Thu Jul 01 20:48:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625143704354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625143704354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EightBit_Computer -c EightBit_Computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EightBit_Computer -c EightBit_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625143704354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1625143705019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_8_1200mv_85c_slow.vho C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_8_1200mv_85c_slow.vho in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705276 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_8_1200mv_0c_slow.vho C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_8_1200mv_0c_slow.vho in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_min_1200mv_0c_fast.vho C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_min_1200mv_0c_fast.vho in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer.vho C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer.vho in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_8_1200mv_85c_vhd_slow.sdo C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_8_1200mv_0c_vhd_slow.sdo C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_min_1200mv_0c_vhd_fast.sdo C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EightBit_Computer_vhd.sdo C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/ simulation " "Generated file EightBit_Computer_vhd.sdo in folder \"C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625143705767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625143705835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 20:48:25 2021 " "Processing ended: Thu Jul 01 20:48:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625143705835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625143705835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625143705835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625143705835 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 169 s " "Quartus Prime Full Compilation was successful. 0 errors, 169 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625143706500 ""}
