// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "jikken")
  (DATE "06/16/2016 16:04:23")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tck\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tdi\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (598:598:598) (598:598:598))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (537:537:537))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (3417:3417:3417) (3417:3417:3417))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2953:2953:2953) (2953:2953:2953))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2633:2633:2633) (2633:2633:2633))
        (PORT datad (1181:1181:1181) (1181:1181:1181))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datac (553:553:553) (553:553:553))
        (PORT datad (1255:1255:1255) (1255:1255:1255))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3612:3612:3612) (3612:3612:3612))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datac (1317:1317:1317) (1317:1317:1317))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3774:3774:3774) (3774:3774:3774))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (PORT datad (1280:1280:1280) (1280:1280:1280))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3612:3612:3612) (3612:3612:3612))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2469:2469:2469) (2469:2469:2469))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (2468:2468:2468) (2468:2468:2468))
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2634:2634:2634) (2634:2634:2634))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3774:3774:3774) (3774:3774:3774))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (548:548:548))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (561:561:561) (561:561:561))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3774:3774:3774) (3774:3774:3774))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2616:2616:2616) (2616:2616:2616))
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (1180:1180:1180) (1180:1180:1180))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1270:1270:1270))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (781:781:781) (781:781:781))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4596:4596:4596) (4596:4596:4596))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (735:735:735) (735:735:735))
        (PORT datad (1613:1613:1613) (1613:1613:1613))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4143:4143:4143) (4143:4143:4143))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2954:2954:2954) (2954:2954:2954))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3407:3407:3407) (3407:3407:3407))
        (PORT datac (799:799:799) (799:799:799))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datac (583:583:583) (583:583:583))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4596:4596:4596) (4596:4596:4596))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3403:3403:3403) (3403:3403:3403))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (801:801:801) (801:801:801))
        (PORT datad (557:557:557) (557:557:557))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (4596:4596:4596) (4596:4596:4596))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (PORT datab (2685:2685:2685) (2685:2685:2685))
        (PORT datac (1874:1874:1874) (1874:1874:1874))
        (PORT datad (1224:1224:1224) (1224:1224:1224))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2524:2524:2524) (2524:2524:2524))
        (PORT datac (1989:1989:1989) (1989:1989:1989))
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2564:2564:2564) (2564:2564:2564))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (618:618:618) (618:618:618))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1290:1290:1290))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (3422:3422:3422) (3422:3422:3422))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (819:819:819))
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (PORT datad (1277:1277:1277) (1277:1277:1277))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1260:1260:1260))
        (PORT datab (701:701:701) (701:701:701))
        (PORT datac (1131:1131:1131) (1131:1131:1131))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (588:588:588))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (617:617:617) (617:617:617))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (528:528:528) (528:528:528))
        (PORT datac (1100:1100:1100) (1100:1100:1100))
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (2232:2232:2232) (2232:2232:2232))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (526:526:526))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1309:1309:1309) (1309:1309:1309))
        (PORT datad (1542:1542:1542) (1542:1542:1542))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1664:1664:1664) (1664:1664:1664))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1767:1767:1767))
        (PORT datab (765:765:765) (765:765:765))
        (PORT datac (1713:1713:1713) (1713:1713:1713))
        (PORT datad (1665:1665:1665) (1665:1665:1665))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1387:1387:1387) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1502:1502:1502) (1502:1502:1502))
        (PORT aclr (5096:5096:5096) (5096:5096:5096))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (1183:1183:1183) (1183:1183:1183))
        (PORT datac (1695:1695:1695) (1695:1695:1695))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (1695:1695:1695) (1695:1695:1695))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1337:1337:1337))
        (PORT datab (1649:1649:1649) (1649:1649:1649))
        (PORT datac (1730:1730:1730) (1730:1730:1730))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1729:1729:1729) (1729:1729:1729))
        (PORT datac (1261:1261:1261) (1261:1261:1261))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1279:1279:1279))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1377:1377:1377) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1492:1492:1492) (1492:1492:1492))
        (PORT aclr (5096:5096:5096) (5096:5096:5096))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (567:567:567) (567:567:567))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (531:531:531))
        (PORT datac (1284:1284:1284) (1284:1284:1284))
        (PORT datad (1666:1666:1666) (1666:1666:1666))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1636:1636:1636))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2606:2606:2606) (2606:2606:2606))
        (PORT datac (569:569:569) (569:569:569))
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2627:2627:2627) (2627:2627:2627))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1307:1307:1307) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1422:1422:1422) (1422:1422:1422))
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1768:1768:1768))
        (PORT datab (765:765:765) (765:765:765))
        (PORT datac (1716:1716:1716) (1716:1716:1716))
        (PORT datad (1828:1828:1828) (1828:1828:1828))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1761:1761:1761))
        (PORT datac (1708:1708:1708) (1708:1708:1708))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1284:1284:1284) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1399:1399:1399) (1399:1399:1399))
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~24\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (816:816:816) (816:816:816))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (1685:1685:1685) (1685:1685:1685))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1284:1284:1284) (1284:1284:1284))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (826:826:826))
        (PORT datab (814:814:814) (814:814:814))
        (PORT datac (739:739:739) (739:739:739))
        (PORT datad (1829:1829:1829) (1829:1829:1829))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1290:1290:1290))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (1751:1751:1751) (1751:1751:1751))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5146:5146:5146) (5146:5146:5146))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (535:535:535))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1755:1755:1755))
        (PORT datab (528:528:528) (528:528:528))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5146:5146:5146) (5146:5146:5146))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (1273:1273:1273) (1273:1273:1273))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (1749:1749:1749) (1749:1749:1749))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5146:5146:5146) (5146:5146:5146))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (1350:1350:1350) (1350:1350:1350))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (1260:1260:1260) (1260:1260:1260))
        (PORT datad (1750:1750:1750) (1750:1750:1750))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5146:5146:5146) (5146:5146:5146))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1253:1253:1253))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (1348:1348:1348) (1348:1348:1348))
        (PORT datad (1238:1238:1238) (1238:1238:1238))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5148:5148:5148) (5148:5148:5148))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1213:1213:1213))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (1351:1351:1351) (1351:1351:1351))
        (PORT datad (1335:1335:1335) (1335:1335:1335))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (837:837:837) (837:837:837))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2510:2510:2510) (2510:2510:2510))
        (PORT datac (952:952:952) (952:952:952))
        (PORT aclr (6519:6519:6519) (6519:6519:6519))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (521:521:521))
        (PORT datac (2453:2453:2453) (2453:2453:2453))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2510:2510:2510) (2510:2510:2510))
        (PORT datac (2568:2568:2568) (2568:2568:2568))
        (PORT aclr (6519:6519:6519) (6519:6519:6519))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datac (559:559:559) (559:559:559))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2510:2510:2510) (2510:2510:2510))
        (PORT datac (674:674:674) (674:674:674))
        (PORT aclr (6519:6519:6519) (6519:6519:6519))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datac (557:557:557) (557:557:557))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2510:2510:2510) (2510:2510:2510))
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (6519:6519:6519) (6519:6519:6519))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (561:561:561) (561:561:561))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2510:2510:2510) (2510:2510:2510))
        (PORT datac (676:676:676) (676:676:676))
        (PORT aclr (6519:6519:6519) (6519:6519:6519))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datac (1377:1377:1377) (1377:1377:1377))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2510:2510:2510) (2510:2510:2510))
        (PORT datac (1492:1492:1492) (1492:1492:1492))
        (PORT aclr (6519:6519:6519) (6519:6519:6519))
        (PORT clk (5294:5294:5294) (5294:5294:5294))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (PORT datac (824:824:824) (824:824:824))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2944:2944:2944) (2944:2944:2944))
        (PORT datac (939:939:939) (939:939:939))
        (PORT aclr (5887:5887:5887) (5887:5887:5887))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datac (549:549:549) (549:549:549))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2944:2944:2944) (2944:2944:2944))
        (PORT datac (664:664:664) (664:664:664))
        (PORT aclr (5887:5887:5887) (5887:5887:5887))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datac (822:822:822) (822:822:822))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2944:2944:2944) (2944:2944:2944))
        (PORT datac (937:937:937) (937:937:937))
        (PORT aclr (5887:5887:5887) (5887:5887:5887))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (552:552:552) (552:552:552))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2944:2944:2944) (2944:2944:2944))
        (PORT datac (667:667:667) (667:667:667))
        (PORT aclr (5887:5887:5887) (5887:5887:5887))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (847:847:847) (847:847:847))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2944:2944:2944) (2944:2944:2944))
        (PORT datac (962:962:962) (962:962:962))
        (PORT aclr (5887:5887:5887) (5887:5887:5887))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (3126:3126:3126) (3126:3126:3126))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2944:2944:2944) (2944:2944:2944))
        (PORT datac (3241:3241:3241) (3241:3241:3241))
        (PORT aclr (5887:5887:5887) (5887:5887:5887))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1340:1340:1340) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1455:1455:1455) (1455:1455:1455))
        (PORT aclr (5096:5096:5096) (5096:5096:5096))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1749:1749:1749))
        (PORT datab (1264:1264:1264) (1264:1264:1264))
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1565:1565:1565) (1565:1565:1565))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5096:5096:5096) (5096:5096:5096))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (565:565:565))
        (PORT datac (1756:1756:1756) (1756:1756:1756))
        (PORT datad (884:884:884) (884:884:884))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (509:509:509))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (592:592:592) (592:592:592))
        (PORT datac (1580:1580:1580) (1580:1580:1580))
        (PORT datad (879:879:879) (879:879:879))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (2780:2780:2780) (2780:2780:2780))
        (PORT datad (1756:1756:1756) (1756:1756:1756))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (1353:1353:1353) (1353:1353:1353))
        (PORT datad (1335:1335:1335) (1335:1335:1335))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\clk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (600:600:600))
        (PORT datac (574:574:574) (574:574:574))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (595:595:595))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (880:880:880) (880:880:880))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (884:884:884) (884:884:884))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|16addcout\|inst\|inst3\|half1\|inst2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (884:884:884) (884:884:884))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datab (478:478:478) (478:478:478))
        (PORT datad (606:606:606) (606:606:606))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (483:483:483) (483:483:483))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (609:609:609) (609:609:609))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|16addcout\|inst\|inst6\|half1\|inst2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (482:482:482) (482:482:482))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datad (581:581:581) (581:581:581))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1325:1325:1325))
        (PORT datab (1295:1295:1295) (1295:1295:1295))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1329:1329:1329))
        (PORT datab (1297:1297:1297) (1297:1297:1297))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|16addcout\|inst\|inst16\|half1\|inst2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1329:1329:1329))
        (PORT datab (1294:1294:1294) (1294:1294:1294))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datad (568:568:568) (568:568:568))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\pcmawari\|pc\|dd\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\pcmawari\|pc\|dd\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1485:1485:1485) (1485:1485:1485))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3413:3413:3413))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2087:2087:2087))
        (PORT d[1] (2093:2093:2093) (2093:2093:2093))
        (PORT d[2] (2108:2108:2108) (2108:2108:2108))
        (PORT d[3] (2087:2087:2087) (2087:2087:2087))
        (PORT d[4] (2322:2322:2322) (2322:2322:2322))
        (PORT d[5] (2480:2480:2480) (2480:2480:2480))
        (PORT d[6] (1901:1901:1901) (1901:1901:1901))
        (PORT d[7] (1910:1910:1910) (1910:1910:1910))
        (PORT d[8] (5433:5433:5433) (5433:5433:5433))
        (PORT d[9] (1867:1867:1867) (1867:1867:1867))
        (PORT d[10] (3237:3237:3237) (3237:3237:3237))
        (PORT d[11] (1879:1879:1879) (1879:1879:1879))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2256:2256:2256))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2514:2514:2514))
        (PORT d[1] (2467:2467:2467) (2467:2467:2467))
        (PORT d[2] (3324:3324:3324) (3324:3324:3324))
        (PORT d[3] (2716:2716:2716) (2716:2716:2716))
        (PORT d[4] (4073:4073:4073) (4073:4073:4073))
        (PORT d[5] (3678:3678:3678) (3678:3678:3678))
        (PORT d[6] (3174:3174:3174) (3174:3174:3174))
        (PORT d[7] (3766:3766:3766) (3766:3766:3766))
        (PORT d[8] (2908:2908:2908) (2908:2908:2908))
        (PORT d[9] (4679:4679:4679) (4679:4679:4679))
        (PORT d[10] (3188:3188:3188) (3188:3188:3188))
        (PORT d[11] (3162:3162:3162) (3162:3162:3162))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1904:1904:1904))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2937:2937:2937))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2717:2717:2717))
        (PORT d[1] (2747:2747:2747) (2747:2747:2747))
        (PORT d[2] (2743:2743:2743) (2743:2743:2743))
        (PORT d[3] (2741:2741:2741) (2741:2741:2741))
        (PORT d[4] (2798:2798:2798) (2798:2798:2798))
        (PORT d[5] (3138:3138:3138) (3138:3138:3138))
        (PORT d[6] (3129:3129:3129) (3129:3129:3129))
        (PORT d[7] (2725:2725:2725) (2725:2725:2725))
        (PORT d[8] (5989:5989:5989) (5989:5989:5989))
        (PORT d[9] (3070:3070:3070) (3070:3070:3070))
        (PORT d[10] (3706:3706:3706) (3706:3706:3706))
        (PORT d[11] (2745:2745:2745) (2745:2745:2745))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2246:2246:2246))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3741:3741:3741))
        (PORT d[1] (3112:3112:3112) (3112:3112:3112))
        (PORT d[2] (3175:3175:3175) (3175:3175:3175))
        (PORT d[3] (3151:3151:3151) (3151:3151:3151))
        (PORT d[4] (3671:3671:3671) (3671:3671:3671))
        (PORT d[5] (3182:3182:3182) (3182:3182:3182))
        (PORT d[6] (3858:3858:3858) (3858:3858:3858))
        (PORT d[7] (3716:3716:3716) (3716:3716:3716))
        (PORT d[8] (3796:3796:3796) (3796:3796:3796))
        (PORT d[9] (3715:3715:3715) (3715:3715:3715))
        (PORT d[10] (4006:4006:4006) (4006:4006:4006))
        (PORT d[11] (3819:3819:3819) (3819:3819:3819))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2867:2867:2867))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2931:2931:2931))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2097:2097:2097))
        (PORT d[1] (2103:2103:2103) (2103:2103:2103))
        (PORT d[2] (2115:2115:2115) (2115:2115:2115))
        (PORT d[3] (2099:2099:2099) (2099:2099:2099))
        (PORT d[4] (2809:2809:2809) (2809:2809:2809))
        (PORT d[5] (3109:3109:3109) (3109:3109:3109))
        (PORT d[6] (2582:2582:2582) (2582:2582:2582))
        (PORT d[7] (2336:2336:2336) (2336:2336:2336))
        (PORT d[8] (6006:6006:6006) (6006:6006:6006))
        (PORT d[9] (3628:3628:3628) (3628:3628:3628))
        (PORT d[10] (3271:3271:3271) (3271:3271:3271))
        (PORT d[11] (2378:2378:2378) (2378:2378:2378))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2268:2268:2268))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3213:3213:3213))
        (PORT d[1] (3644:3644:3644) (3644:3644:3644))
        (PORT d[2] (3334:3334:3334) (3334:3334:3334))
        (PORT d[3] (2765:2765:2765) (2765:2765:2765))
        (PORT d[4] (4077:4077:4077) (4077:4077:4077))
        (PORT d[5] (3178:3178:3178) (3178:3178:3178))
        (PORT d[6] (4403:4403:4403) (4403:4403:4403))
        (PORT d[7] (3763:3763:3763) (3763:3763:3763))
        (PORT d[8] (3618:3618:3618) (3618:3618:3618))
        (PORT d[9] (3760:3760:3760) (3760:3760:3760))
        (PORT d[10] (3628:3628:3628) (3628:3628:3628))
        (PORT d[11] (3834:3834:3834) (3834:3834:3834))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2477:2477:2477))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2935:2935:2935))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2736:2736:2736))
        (PORT d[1] (2744:2744:2744) (2744:2744:2744))
        (PORT d[2] (2741:2741:2741) (2741:2741:2741))
        (PORT d[3] (2737:2737:2737) (2737:2737:2737))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (3178:3178:3178) (3178:3178:3178))
        (PORT d[6] (2610:2610:2610) (2610:2610:2610))
        (PORT d[7] (3209:3209:3209) (3209:3209:3209))
        (PORT d[8] (5986:5986:5986) (5986:5986:5986))
        (PORT d[9] (3169:3169:3169) (3169:3169:3169))
        (PORT d[10] (3696:3696:3696) (3696:3696:3696))
        (PORT d[11] (2356:2356:2356) (2356:2356:2356))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2264:2264:2264))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3214:3214:3214))
        (PORT d[1] (3640:3640:3640) (3640:3640:3640))
        (PORT d[2] (2766:2766:2766) (2766:2766:2766))
        (PORT d[3] (3181:3181:3181) (3181:3181:3181))
        (PORT d[4] (3141:3141:3141) (3141:3141:3141))
        (PORT d[5] (3140:3140:3140) (3140:3140:3140))
        (PORT d[6] (4372:4372:4372) (4372:4372:4372))
        (PORT d[7] (3712:3712:3712) (3712:3712:3712))
        (PORT d[8] (4259:4259:4259) (4259:4259:4259))
        (PORT d[9] (3716:3716:3716) (3716:3716:3716))
        (PORT d[10] (4063:4063:4063) (4063:4063:4063))
        (PORT d[11] (3840:3840:3840) (3840:3840:3840))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2481:2481:2481))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3369:3369:3369))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3426:3426:3426))
        (PORT d[1] (3442:3442:3442) (3442:3442:3442))
        (PORT d[2] (3543:3543:3543) (3543:3543:3543))
        (PORT d[3] (3525:3525:3525) (3525:3525:3525))
        (PORT d[4] (3337:3337:3337) (3337:3337:3337))
        (PORT d[5] (3930:3930:3930) (3930:3930:3930))
        (PORT d[6] (3799:3799:3799) (3799:3799:3799))
        (PORT d[7] (3265:3265:3265) (3265:3265:3265))
        (PORT d[8] (3761:3761:3761) (3761:3761:3761))
        (PORT d[9] (3832:3832:3832) (3832:3832:3832))
        (PORT d[10] (3203:3203:3203) (3203:3203:3203))
        (PORT d[11] (3258:3258:3258) (3258:3258:3258))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2730:2730:2730))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3135:3135:3135))
        (PORT d[1] (2917:2917:2917) (2917:2917:2917))
        (PORT d[2] (2773:2773:2773) (2773:2773:2773))
        (PORT d[3] (3430:3430:3430) (3430:3430:3430))
        (PORT d[4] (3448:3448:3448) (3448:3448:3448))
        (PORT d[5] (2726:2726:2726) (2726:2726:2726))
        (PORT d[6] (2767:2767:2767) (2767:2767:2767))
        (PORT d[7] (3176:3176:3176) (3176:3176:3176))
        (PORT d[8] (3103:3103:3103) (3103:3103:3103))
        (PORT d[9] (3051:3051:3051) (3051:3051:3051))
        (PORT d[10] (2838:2838:2838) (2838:2838:2838))
        (PORT d[11] (3137:3137:3137) (3137:3137:3137))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2405:2405:2405))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2264:2264:2264))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2129:2129:2129))
        (PORT d[1] (2123:2123:2123) (2123:2123:2123))
        (PORT d[2] (2118:2118:2118) (2118:2118:2118))
        (PORT d[3] (2094:2094:2094) (2094:2094:2094))
        (PORT d[4] (2381:2381:2381) (2381:2381:2381))
        (PORT d[5] (2571:2571:2571) (2571:2571:2571))
        (PORT d[6] (3774:3774:3774) (3774:3774:3774))
        (PORT d[7] (4305:4305:4305) (4305:4305:4305))
        (PORT d[8] (2493:2493:2493) (2493:2493:2493))
        (PORT d[9] (2527:2527:2527) (2527:2527:2527))
        (PORT d[10] (2870:2870:2870) (2870:2870:2870))
        (PORT d[11] (2362:2362:2362) (2362:2362:2362))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1470:1470:1470))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2310:2310:2310))
        (PORT clk (5299:5299:5299) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2335:2335:2335))
        (PORT d[1] (2462:2462:2462) (2462:2462:2462))
        (PORT d[2] (3839:3839:3839) (3839:3839:3839))
        (PORT d[3] (2289:2289:2289) (2289:2289:2289))
        (PORT d[4] (2442:2442:2442) (2442:2442:2442))
        (PORT d[5] (2255:2255:2255) (2255:2255:2255))
        (PORT d[6] (2488:2488:2488) (2488:2488:2488))
        (PORT d[7] (4080:4080:4080) (4080:4080:4080))
        (PORT d[8] (2414:2414:2414) (2414:2414:2414))
        (PORT d[9] (2961:2961:2961) (2961:2961:2961))
        (PORT d[10] (2747:2747:2747) (2747:2747:2747))
        (PORT d[11] (3669:3669:3669) (3669:3669:3669))
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1896:1896:1896))
        (PORT clk (5288:5288:5288) (5288:5288:5288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2825:2825:2825))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2804:2804:2804))
        (PORT d[1] (2818:2818:2818) (2818:2818:2818))
        (PORT d[2] (2882:2882:2882) (2882:2882:2882))
        (PORT d[3] (2828:2828:2828) (2828:2828:2828))
        (PORT d[4] (2891:2891:2891) (2891:2891:2891))
        (PORT d[5] (4475:4475:4475) (4475:4475:4475))
        (PORT d[6] (3182:3182:3182) (3182:3182:3182))
        (PORT d[7] (4109:4109:4109) (4109:4109:4109))
        (PORT d[8] (4329:4329:4329) (4329:4329:4329))
        (PORT d[9] (3196:3196:3196) (3196:3196:3196))
        (PORT d[10] (3769:3769:3769) (3769:3769:3769))
        (PORT d[11] (2791:2791:2791) (2791:2791:2791))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2266:2266:2266))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4050:4050:4050))
        (PORT d[1] (2404:2404:2404) (2404:2404:2404))
        (PORT d[2] (3878:3878:3878) (3878:3878:3878))
        (PORT d[3] (3334:3334:3334) (3334:3334:3334))
        (PORT d[4] (2816:2816:2816) (2816:2816:2816))
        (PORT d[5] (2295:2295:2295) (2295:2295:2295))
        (PORT d[6] (2284:2284:2284) (2284:2284:2284))
        (PORT d[7] (2552:2552:2552) (2552:2552:2552))
        (PORT d[8] (2465:2465:2465) (2465:2465:2465))
        (PORT d[9] (2444:2444:2444) (2444:2444:2444))
        (PORT d[10] (2372:2372:2372) (2372:2372:2372))
        (PORT d[11] (2511:2511:2511) (2511:2511:2511))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1896:1896:1896))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3385:3385:3385))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2811:2811:2811))
        (PORT d[1] (2827:2827:2827) (2827:2827:2827))
        (PORT d[2] (2888:2888:2888) (2888:2888:2888))
        (PORT d[3] (2864:2864:2864) (2864:2864:2864))
        (PORT d[4] (2919:2919:2919) (2919:2919:2919))
        (PORT d[5] (4490:4490:4490) (4490:4490:4490))
        (PORT d[6] (4312:4312:4312) (4312:4312:4312))
        (PORT d[7] (3272:3272:3272) (3272:3272:3272))
        (PORT d[8] (4298:4298:4298) (4298:4298:4298))
        (PORT d[9] (3249:3249:3249) (3249:3249:3249))
        (PORT d[10] (3742:3742:3742) (3742:3742:3742))
        (PORT d[11] (3280:3280:3280) (3280:3280:3280))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2237:2237:2237))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3106:3106:3106))
        (PORT d[1] (2459:2459:2459) (2459:2459:2459))
        (PORT d[2] (3635:3635:3635) (3635:3635:3635))
        (PORT d[3] (3173:3173:3173) (3173:3173:3173))
        (PORT d[4] (4007:4007:4007) (4007:4007:4007))
        (PORT d[5] (3232:3232:3232) (3232:3232:3232))
        (PORT d[6] (3674:3674:3674) (3674:3674:3674))
        (PORT d[7] (2326:2326:2326) (2326:2326:2326))
        (PORT d[8] (4045:4045:4045) (4045:4045:4045))
        (PORT d[9] (2770:2770:2770) (2770:2770:2770))
        (PORT d[10] (2359:2359:2359) (2359:2359:2359))
        (PORT d[11] (2523:2523:2523) (2523:2523:2523))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1904:1904:1904))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2117:2117:2117))
        (PORT d[1] (2132:2132:2132) (2132:2132:2132))
        (PORT d[2] (2193:2193:2193) (2193:2193:2193))
        (PORT d[3] (2102:2102:2102) (2102:2102:2102))
        (PORT d[4] (2414:2414:2414) (2414:2414:2414))
        (PORT d[5] (2631:2631:2631) (2631:2631:2631))
        (PORT d[6] (3745:3745:3745) (3745:3745:3745))
        (PORT d[7] (3757:3757:3757) (3757:3757:3757))
        (PORT d[8] (2499:2499:2499) (2499:2499:2499))
        (PORT d[9] (2543:2543:2543) (2543:2543:2543))
        (PORT d[10] (2880:2880:2880) (2880:2880:2880))
        (PORT d[11] (2793:2793:2793) (2793:2793:2793))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1470:1470:1470))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2248:2248:2248))
        (PORT clk (5299:5299:5299) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1825:1825:1825))
        (PORT d[1] (1862:1862:1862) (1862:1862:1862))
        (PORT d[2] (1815:1815:1815) (1815:1815:1815))
        (PORT d[3] (1844:1844:1844) (1844:1844:1844))
        (PORT d[4] (1890:1890:1890) (1890:1890:1890))
        (PORT d[5] (1791:1791:1791) (1791:1791:1791))
        (PORT d[6] (2510:2510:2510) (2510:2510:2510))
        (PORT d[7] (2233:2233:2233) (2233:2233:2233))
        (PORT d[8] (2511:2511:2511) (2511:2511:2511))
        (PORT d[9] (3567:3567:3567) (3567:3567:3567))
        (PORT d[10] (2457:2457:2457) (2457:2457:2457))
        (PORT d[11] (2444:2444:2444) (2444:2444:2444))
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1358:1358:1358))
        (PORT clk (5288:5288:5288) (5288:5288:5288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3335:3335:3335))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2809:2809:2809))
        (PORT d[1] (2800:2800:2800) (2800:2800:2800))
        (PORT d[2] (2886:2886:2886) (2886:2886:2886))
        (PORT d[3] (2855:2855:2855) (2855:2855:2855))
        (PORT d[4] (2896:2896:2896) (2896:2896:2896))
        (PORT d[5] (4471:4471:4471) (4471:4471:4471))
        (PORT d[6] (4317:4317:4317) (4317:4317:4317))
        (PORT d[7] (4064:4064:4064) (4064:4064:4064))
        (PORT d[8] (4350:4350:4350) (4350:4350:4350))
        (PORT d[9] (3199:3199:3199) (3199:3199:3199))
        (PORT d[10] (3769:3769:3769) (3769:3769:3769))
        (PORT d[11] (2837:2837:2837) (2837:2837:2837))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2255:2255:2255))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4050:4050:4050))
        (PORT d[1] (2457:2457:2457) (2457:2457:2457))
        (PORT d[2] (3643:3643:3643) (3643:3643:3643))
        (PORT d[3] (3298:3298:3298) (3298:3298:3298))
        (PORT d[4] (4012:4012:4012) (4012:4012:4012))
        (PORT d[5] (3259:3259:3259) (3259:3259:3259))
        (PORT d[6] (4103:4103:4103) (4103:4103:4103))
        (PORT d[7] (2556:2556:2556) (2556:2556:2556))
        (PORT d[8] (2467:2467:2467) (2467:2467:2467))
        (PORT d[9] (2446:2446:2446) (2446:2446:2446))
        (PORT d[10] (2375:2375:2375) (2375:2375:2375))
        (PORT d[11] (2516:2516:2516) (2516:2516:2516))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1924:1924:1924))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2803:2803:2803))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2141:2141:2141))
        (PORT d[1] (2113:2113:2113) (2113:2113:2113))
        (PORT d[2] (2209:2209:2209) (2209:2209:2209))
        (PORT d[3] (2103:2103:2103) (2103:2103:2103))
        (PORT d[4] (2385:2385:2385) (2385:2385:2385))
        (PORT d[5] (2647:2647:2647) (2647:2647:2647))
        (PORT d[6] (3737:3737:3737) (3737:3737:3737))
        (PORT d[7] (2775:2775:2775) (2775:2775:2775))
        (PORT d[8] (4915:4915:4915) (4915:4915:4915))
        (PORT d[9] (3218:3218:3218) (3218:3218:3218))
        (PORT d[10] (2774:2774:2774) (2774:2774:2774))
        (PORT d[11] (3756:3756:3756) (3756:3756:3756))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1831:1831:1831))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2454:2454:2454))
        (PORT d[1] (2423:2423:2423) (2423:2423:2423))
        (PORT d[2] (3829:3829:3829) (3829:3829:3829))
        (PORT d[3] (3360:3360:3360) (3360:3360:3360))
        (PORT d[4] (4017:4017:4017) (4017:4017:4017))
        (PORT d[5] (2318:2318:2318) (2318:2318:2318))
        (PORT d[6] (1848:1848:1848) (1848:1848:1848))
        (PORT d[7] (1830:1830:1830) (1830:1830:1830))
        (PORT d[8] (1836:1836:1836) (1836:1836:1836))
        (PORT d[9] (2780:2780:2780) (2780:2780:2780))
        (PORT d[10] (2948:2948:2948) (2948:2948:2948))
        (PORT d[11] (1819:1819:1819) (1819:1819:1819))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1893:1893:1893))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1672:1672:1672) (1672:1672:1672))
        (PORT datad (2332:2332:2332) (2332:2332:2332))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1991:1991:1991))
        (PORT datac (2790:2790:2790) (2790:2790:2790))
        (PORT datad (1053:1053:1053) (1053:1053:1053))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1471:1471:1471) (1471:1471:1471))
        (PORT datac (1992:1992:1992) (1992:1992:1992))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datac (1989:1989:1989) (1989:1989:1989))
        (PORT datad (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1501:1501:1501))
        (PORT datac (1989:1989:1989) (1989:1989:1989))
        (PORT datad (530:530:530) (530:530:530))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1658:1658:1658))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (1987:1987:1987) (1987:1987:1987))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1987:1987:1987))
        (PORT datab (1547:1547:1547) (1547:1547:1547))
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2806:2806:2806))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2113:2113:2113))
        (PORT d[1] (2107:2107:2107) (2107:2107:2107))
        (PORT d[2] (2164:2164:2164) (2164:2164:2164))
        (PORT d[3] (2098:2098:2098) (2098:2098:2098))
        (PORT d[4] (2423:2423:2423) (2423:2423:2423))
        (PORT d[5] (2620:2620:2620) (2620:2620:2620))
        (PORT d[6] (3772:3772:3772) (3772:3772:3772))
        (PORT d[7] (4300:4300:4300) (4300:4300:4300))
        (PORT d[8] (4925:4925:4925) (4925:4925:4925))
        (PORT d[9] (2555:2555:2555) (2555:2555:2555))
        (PORT d[10] (2831:2831:2831) (2831:2831:2831))
        (PORT d[11] (3772:3772:3772) (3772:3772:3772))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1470:1470:1470))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2268:2268:2268))
        (PORT clk (5299:5299:5299) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2504:2504:2504))
        (PORT d[1] (2409:2409:2409) (2409:2409:2409))
        (PORT d[2] (3843:3843:3843) (3843:3843:3843))
        (PORT d[3] (2325:2325:2325) (2325:2325:2325))
        (PORT d[4] (2420:2420:2420) (2420:2420:2420))
        (PORT d[5] (3325:3325:3325) (3325:3325:3325))
        (PORT d[6] (2473:2473:2473) (2473:2473:2473))
        (PORT d[7] (2325:2325:2325) (2325:2325:2325))
        (PORT d[8] (2411:2411:2411) (2411:2411:2411))
        (PORT d[9] (2463:2463:2463) (2463:2463:2463))
        (PORT d[10] (2711:2711:2711) (2711:2711:2711))
        (PORT d[11] (3695:3695:3695) (3695:3695:3695))
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1894:1894:1894))
        (PORT clk (5288:5288:5288) (5288:5288:5288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (1516:1516:1516) (1516:1516:1516))
        (PORT datac (1990:1990:1990) (1990:1990:1990))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1991:1991:1991))
        (PORT datac (1928:1928:1928) (1928:1928:1928))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3376:3376:3376))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2813:2813:2813))
        (PORT d[1] (2806:2806:2806) (2806:2806:2806))
        (PORT d[2] (3538:3538:3538) (3538:3538:3538))
        (PORT d[3] (3522:3522:3522) (3522:3522:3522))
        (PORT d[4] (2881:2881:2881) (2881:2881:2881))
        (PORT d[5] (3975:3975:3975) (3975:3975:3975))
        (PORT d[6] (4308:4308:4308) (4308:4308:4308))
        (PORT d[7] (3223:3223:3223) (3223:3223:3223))
        (PORT d[8] (4318:4318:4318) (4318:4318:4318))
        (PORT d[9] (3829:3829:3829) (3829:3829:3829))
        (PORT d[10] (3760:3760:3760) (3760:3760:3760))
        (PORT d[11] (3254:3254:3254) (3254:3254:3254))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2256:2256:2256))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3154:3154:3154))
        (PORT d[1] (2937:2937:2937) (2937:2937:2937))
        (PORT d[2] (3601:3601:3601) (3601:3601:3601))
        (PORT d[3] (3444:3444:3444) (3444:3444:3444))
        (PORT d[4] (3438:3438:3438) (3438:3438:3438))
        (PORT d[5] (3251:3251:3251) (3251:3251:3251))
        (PORT d[6] (3657:3657:3657) (3657:3657:3657))
        (PORT d[7] (2537:2537:2537) (2537:2537:2537))
        (PORT d[8] (3992:3992:3992) (3992:3992:3992))
        (PORT d[9] (2274:2274:2274) (2274:2274:2274))
        (PORT d[10] (2383:2383:2383) (2383:2383:2383))
        (PORT d[11] (2499:2499:2499) (2499:2499:2499))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2404:2404:2404))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (1637:1637:1637) (1637:1637:1637))
        (PORT datac (1988:1988:1988) (1988:1988:1988))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2226:2226:2226))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1854:1854:1854))
        (PORT d[1] (1853:1853:1853) (1853:1853:1853))
        (PORT d[2] (1392:1392:1392) (1392:1392:1392))
        (PORT d[3] (1387:1387:1387) (1387:1387:1387))
        (PORT d[4] (1929:1929:1929) (1929:1929:1929))
        (PORT d[5] (1862:1862:1862) (1862:1862:1862))
        (PORT d[6] (2311:2311:2311) (2311:2311:2311))
        (PORT d[7] (4284:4284:4284) (4284:4284:4284))
        (PORT d[8] (5427:5427:5427) (5427:5427:5427))
        (PORT d[9] (2534:2534:2534) (2534:2534:2534))
        (PORT d[10] (2316:2316:2316) (2316:2316:2316))
        (PORT d[11] (2282:2282:2282) (2282:2282:2282))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2698:2698:2698))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2517:2517:2517))
        (PORT d[1] (2466:2466:2466) (2466:2466:2466))
        (PORT d[2] (2307:2307:2307) (2307:2307:2307))
        (PORT d[3] (3793:3793:3793) (3793:3793:3793))
        (PORT d[4] (2971:2971:2971) (2971:2971:2971))
        (PORT d[5] (2300:2300:2300) (2300:2300:2300))
        (PORT d[6] (2268:2268:2268) (2268:2268:2268))
        (PORT d[7] (3770:3770:3770) (3770:3770:3770))
        (PORT d[8] (3143:3143:3143) (3143:3143:3143))
        (PORT d[9] (3291:3291:3291) (3291:3291:3291))
        (PORT d[10] (2726:2726:2726) (2726:2726:2726))
        (PORT d[11] (3134:3134:3134) (3134:3134:3134))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2331:2331:2331))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1984:1984:1984))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (1536:1536:1536) (1536:1536:1536))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2926:2926:2926))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2096:2096:2096))
        (PORT d[1] (2125:2125:2125) (2125:2125:2125))
        (PORT d[2] (2114:2114:2114) (2114:2114:2114))
        (PORT d[3] (2097:2097:2097) (2097:2097:2097))
        (PORT d[4] (3248:3248:3248) (3248:3248:3248))
        (PORT d[5] (3668:3668:3668) (3668:3668:3668))
        (PORT d[6] (2582:2582:2582) (2582:2582:2582))
        (PORT d[7] (2854:2854:2854) (2854:2854:2854))
        (PORT d[8] (2476:2476:2476) (2476:2476:2476))
        (PORT d[9] (2536:2536:2536) (2536:2536:2536))
        (PORT d[10] (3258:3258:3258) (3258:3258:3258))
        (PORT d[11] (2373:2373:2373) (2373:2373:2373))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1845:1845:1845))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3181:3181:3181))
        (PORT d[1] (2961:2961:2961) (2961:2961:2961))
        (PORT d[2] (3318:3318:3318) (3318:3318:3318))
        (PORT d[3] (2791:2791:2791) (2791:2791:2791))
        (PORT d[4] (2874:2874:2874) (2874:2874:2874))
        (PORT d[5] (3693:3693:3693) (3693:3693:3693))
        (PORT d[6] (4405:4405:4405) (4405:4405:4405))
        (PORT d[7] (3201:3201:3201) (3201:3201:3201))
        (PORT d[8] (3739:3739:3739) (3739:3739:3739))
        (PORT d[9] (4639:4639:4639) (4639:4639:4639))
        (PORT d[10] (3103:3103:3103) (3103:3103:3103))
        (PORT d[11] (3180:3180:3180) (3180:3180:3180))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2453:2453:2453))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2328:2328:2328) (2328:2328:2328))
        (PORT datac (1723:1723:1723) (1723:1723:1723))
        (PORT datad (1052:1052:1052) (1052:1052:1052))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2340:2340:2340) (2340:2340:2340))
        (PORT datab (1516:1516:1516) (1516:1516:1516))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2232:2232:2232))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2092:2092:2092))
        (PORT d[1] (2121:2121:2121) (2121:2121:2121))
        (PORT d[2] (2110:2110:2110) (2110:2110:2110))
        (PORT d[3] (2094:2094:2094) (2094:2094:2094))
        (PORT d[4] (2352:2352:2352) (2352:2352:2352))
        (PORT d[5] (2513:2513:2513) (2513:2513:2513))
        (PORT d[6] (2571:2571:2571) (2571:2571:2571))
        (PORT d[7] (2835:2835:2835) (2835:2835:2835))
        (PORT d[8] (2523:2523:2523) (2523:2523:2523))
        (PORT d[9] (2505:2505:2505) (2505:2505:2505))
        (PORT d[10] (3247:3247:3247) (3247:3247:3247))
        (PORT d[11] (2347:2347:2347) (2347:2347:2347))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2250:2250:2250))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3199:3199:3199))
        (PORT d[1] (2711:2711:2711) (2711:2711:2711))
        (PORT d[2] (3322:3322:3322) (3322:3322:3322))
        (PORT d[3] (2759:2759:2759) (2759:2759:2759))
        (PORT d[4] (3109:3109:3109) (3109:3109:3109))
        (PORT d[5] (3674:3674:3674) (3674:3674:3674))
        (PORT d[6] (4382:4382:4382) (4382:4382:4382))
        (PORT d[7] (3737:3737:3737) (3737:3737:3737))
        (PORT d[8] (3105:3105:3105) (3105:3105:3105))
        (PORT d[9] (3068:3068:3068) (3068:3068:3068))
        (PORT d[10] (3098:3098:3098) (3098:3098:3098))
        (PORT d[11] (3166:3166:3166) (3166:3166:3166))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2447:2447:2447))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2333:2333:2333) (2333:2333:2333))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (1479:1479:1479) (1479:1479:1479))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2341:2341:2341))
        (PORT datab (1499:1499:1499) (1499:1499:1499))
        (PORT datac (548:548:548) (548:548:548))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2338:2338:2338))
        (PORT datab (1497:1497:1497) (1497:1497:1497))
        (PORT datac (547:547:547) (547:547:547))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2340:2340:2340) (2340:2340:2340))
        (PORT datab (1491:1491:1491) (1491:1491:1491))
        (PORT datac (547:547:547) (547:547:547))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (1786:1786:1786) (1786:1786:1786))
        (PORT datad (829:829:829) (829:829:829))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1719:1719:1719) (1719:1719:1719))
        (PORT datad (1678:1678:1678) (1678:1678:1678))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datab (1254:1254:1254) (1254:1254:1254))
        (PORT datac (2143:2143:2143) (2143:2143:2143))
        (PORT datad (1107:1107:1107) (1107:1107:1107))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (617:617:617) (617:617:617))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (627:627:627) (627:627:627))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (627:627:627) (627:627:627))
        (PORT datad (645:645:645) (645:645:645))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (607:607:607))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (1144:1144:1144) (1144:1144:1144))
        (PORT datad (501:501:501) (501:501:501))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (588:588:588) (588:588:588))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (649:649:649) (649:649:649))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (592:592:592) (592:592:592))
        (PORT datac (489:489:489) (489:489:489))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (648:648:648) (648:648:648))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2128:2128:2128))
        (PORT datab (600:600:600) (600:600:600))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (499:499:499) (499:499:499))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1851:1851:1851))
        (PORT datab (1088:1088:1088) (1088:1088:1088))
        (PORT datac (2239:2239:2239) (2239:2239:2239))
        (PORT datad (1147:1147:1147) (1147:1147:1147))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3061:3061:3061) (3061:3061:3061))
        (PORT datab (1630:1630:1630) (1630:1630:1630))
        (PORT datac (2244:2244:2244) (2244:2244:2244))
        (PORT datad (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2222:2222:2222))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (1671:1671:1671) (1671:1671:1671))
        (PORT datad (1232:1232:1232) (1232:1232:1232))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (750:750:750))
        (PORT datab (1135:1135:1135) (1135:1135:1135))
        (PORT datac (2229:2229:2229) (2229:2229:2229))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (2242:2242:2242) (2242:2242:2242))
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (757:757:757))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (1218:1218:1218) (1218:1218:1218))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1261:1261:1261) (1261:1261:1261))
        (PORT datac (1253:1253:1253) (1253:1253:1253))
        (PORT datad (1755:1755:1755) (1755:1755:1755))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (824:824:824))
        (PORT datad (1251:1251:1251) (1251:1251:1251))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1761:1761:1761))
        (PORT datac (861:861:861) (861:861:861))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (788:788:788))
        (PORT datab (758:758:758) (758:758:758))
        (PORT datac (788:788:788) (788:788:788))
        (PORT datad (1153:1153:1153) (1153:1153:1153))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (903:903:903) (903:903:903))
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (787:787:787) (787:787:787))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (769:769:769) (769:769:769))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (548:548:548) (548:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (663:663:663))
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (785:785:785) (785:785:785))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (512:512:512) (512:512:512))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (786:786:786) (786:786:786))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (671:671:671))
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (552:552:552) (552:552:552))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (667:667:667) (667:667:667))
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (717:717:717))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (787:787:787) (787:787:787))
        (PORT datad (1104:1104:1104) (1104:1104:1104))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1763:1763:1763))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (861:861:861) (861:861:861))
        (PORT datad (1644:1644:1644) (1644:1644:1644))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (558:558:558))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1707:1707:1707) (1707:1707:1707))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2480:2480:2480) (2480:2480:2480))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (555:555:555))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1707:1707:1707) (1707:1707:1707))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2480:2480:2480) (2480:2480:2480))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (555:555:555))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1707:1707:1707) (1707:1707:1707))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2480:2480:2480) (2480:2480:2480))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (555:555:555))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1707:1707:1707) (1707:1707:1707))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2480:2480:2480) (2480:2480:2480))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1707:1707:1707) (1707:1707:1707))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2480:2480:2480) (2480:2480:2480))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datad (587:587:587) (587:587:587))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1560:1560:1560))
        (PORT datab (527:527:527) (527:527:527))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (854:854:854))
        (PORT datab (852:852:852) (852:852:852))
        (PORT datac (881:881:881) (881:881:881))
        (PORT datad (860:860:860) (860:860:860))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (839:839:839) (839:839:839))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (899:899:899) (899:899:899))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1612:1612:1612))
        (PORT datab (592:592:592) (592:592:592))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (609:609:609) (609:609:609))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1289:1289:1289) (1289:1289:1289))
        (PORT datac (1736:1736:1736) (1736:1736:1736))
        (PORT datad (1223:1223:1223) (1223:1223:1223))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2590:2590:2590) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2705:2705:2705) (2705:2705:2705))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (561:561:561) (561:561:561))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (676:676:676) (676:676:676))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (557:557:557) (557:557:557))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2103:2103:2103))
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (PORT datac (1735:1735:1735) (1735:1735:1735))
        (PORT datad (1223:1223:1223) (1223:1223:1223))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (852:852:852))
        (PORT datab (875:875:875) (875:875:875))
        (PORT datac (889:889:889) (889:889:889))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datab (854:854:854) (854:854:854))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (862:862:862) (862:862:862))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (878:878:878) (878:878:878))
        (PORT datad (897:897:897) (897:897:897))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (856:856:856))
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (878:878:878) (878:878:878))
        (PORT datad (898:898:898) (898:898:898))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (862:862:862))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (896:896:896) (896:896:896))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (868:868:868))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (898:898:898) (898:898:898))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (851:851:851))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (857:857:857) (857:857:857))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (559:559:559) (559:559:559))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (674:674:674) (674:674:674))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1660:1660:1660) (1660:1660:1660))
        (PORT datad (1735:1735:1735) (1735:1735:1735))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1643:1643:1643))
        (PORT datab (1663:1663:1663) (1663:1663:1663))
        (PORT datad (1732:1732:1732) (1732:1732:1732))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (1335:1335:1335) (1335:1335:1335))
        (PORT datac (2594:2594:2594) (2594:2594:2594))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1691:1691:1691) (1691:1691:1691))
        (PORT datac (2709:2709:2709) (2709:2709:2709))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (560:560:560))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (675:675:675))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1209:1209:1209))
        (PORT datab (1337:1337:1337) (1337:1337:1337))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (778:778:778) (778:778:778))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1691:1691:1691) (1691:1691:1691))
        (PORT datac (665:665:665) (665:665:665))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1267:1267:1267))
        (PORT datab (742:742:742) (742:742:742))
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (1348:1348:1348) (1348:1348:1348))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1691:1691:1691) (1691:1691:1691))
        (PORT datac (657:657:657) (657:657:657))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1220:1220:1220))
        (PORT datab (740:740:740) (740:740:740))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (1349:1349:1349) (1349:1349:1349))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1691:1691:1691) (1691:1691:1691))
        (PORT datac (659:659:659) (659:659:659))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1846:1846:1846) (1846:1846:1846))
        (PORT datac (2231:2231:2231) (2231:2231:2231))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (3074:3074:3074) (3074:3074:3074))
        (PORT datad (1851:1851:1851) (1851:1851:1851))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (1843:1843:1843) (1843:1843:1843))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (1846:1846:1846) (1846:1846:1846))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (1848:1848:1848) (1848:1848:1848))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1762:1762:1762))
        (PORT datab (1273:1273:1273) (1273:1273:1273))
        (PORT datac (1658:1658:1658) (1658:1658:1658))
        (PORT datad (1276:1276:1276) (1276:1276:1276))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3388:3388:3388) (3388:3388:3388))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (1221:1221:1221) (1221:1221:1221))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~17\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1326:1326:1326))
        (PORT datab (1311:1311:1311) (1311:1311:1311))
        (PORT datac (2187:2187:2187) (2187:2187:2187))
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (576:576:576) (576:576:576))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (567:567:567))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~14\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (573:573:573) (573:573:573))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (548:548:548))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (580:580:580) (580:580:580))
        (PORT datad (610:610:610) (610:610:610))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1309:1309:1309))
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datac (2189:2189:2189) (2189:2189:2189))
        (PORT datad (1277:1277:1277) (1277:1277:1277))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (613:613:613) (613:613:613))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1304:1304:1304))
        (PORT datab (1345:1345:1345) (1345:1345:1345))
        (PORT datac (2184:2184:2184) (2184:2184:2184))
        (PORT datad (1216:1216:1216) (1216:1216:1216))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1268:1268:1268))
        (PORT datab (2567:2567:2567) (2567:2567:2567))
        (PORT datac (2182:2182:2182) (2182:2182:2182))
        (PORT datad (1225:1225:1225) (1225:1225:1225))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\~16\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1323:1323:1323))
        (PORT datab (1310:1310:1310) (1310:1310:1310))
        (PORT datac (2185:2185:2185) (2185:2185:2185))
        (PORT datad (1360:1360:1360) (1360:1360:1360))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (2081:2081:2081) (2081:2081:2081))
        (PORT datad (1772:1772:1772) (1772:1772:1772))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1236:1236:1236))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (2188:2188:2188) (2188:2188:2188))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1305:1305:1305))
        (PORT datab (518:518:518) (518:518:518))
        (PORT datac (2186:2186:2186) (2186:2186:2186))
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datac (2116:2116:2116) (2116:2116:2116))
        (PORT datad (1769:1769:1769) (1769:1769:1769))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (1342:1342:1342) (1342:1342:1342))
        (PORT datac (2181:2181:2181) (2181:2181:2181))
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (1675:1675:1675) (1675:1675:1675))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (1752:1752:1752) (1752:1752:1752))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (PORT datad (1750:1750:1750) (1750:1750:1750))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3028:3028:3028) (3028:3028:3028))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2145:2145:2145) (2145:2145:2145))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (3377:3377:3377) (3377:3377:3377))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1437:1437:1437) (1437:1437:1437))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (1108:1108:1108) (1108:1108:1108))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5275:5275:5275) (5275:5275:5275))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3405:3405:3405) (3405:3405:3405))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1766:1766:1766))
        (PORT datab (1609:1609:1609) (1609:1609:1609))
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT datad (1646:1646:1646) (1646:1646:1646))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1230:1230:1230))
        (PORT datab (2957:2957:2957) (2957:2957:2957))
        (PORT datac (3370:3370:3370) (3370:3370:3370))
        (PORT datad (1203:1203:1203) (1203:1203:1203))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (PORT datab (2953:2953:2953) (2953:2953:2953))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (450:450:450) (450:450:450))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5280:5280:5280) (5280:5280:5280))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\ram2\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1764:1764:1764))
        (PORT datab (815:815:815) (815:815:815))
        (PORT datac (1711:1711:1711) (1711:1711:1711))
        (PORT datad (1664:1664:1664) (1664:1664:1664))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tms\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1608:1608:1608) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1155:1155:1155) (1155:1155:1155))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3077:3077:3077) (3077:3077:3077))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3066:3066:3066) (3066:3066:3066))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3099:3099:3099) (3099:3099:3099))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2582:2582:2582) (2582:2582:2582))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3051:3051:3051) (3051:3051:3051))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3499:3499:3499) (3499:3499:3499))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3072:3072:3072) (3072:3072:3072))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3060:3060:3060) (3060:3060:3060))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3057:3057:3057) (3057:3057:3057))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3718:3718:3718) (3718:3718:3718))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4122:4122:4122) (4122:4122:4122))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4116:4116:4116) (4116:4116:4116))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3713:3713:3713) (3713:3713:3713))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4112:4112:4112) (4112:4112:4112))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4128:4128:4128) (4128:4128:4128))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\IR\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4137:4137:4137) (4137:4137:4137))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE \\altera_reserved_tdo\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
)
