ㄧ個針對多目標最佳化多層次繞線問題提出的改善策略  
An Enhanced Methodology on Multi-level Routing Problem for Multi-objective Optimization 
 
計畫編號：NSC 94－2215－E－275－002－ 
執行期間：94年 8月 1日 至 95年 7月 31日 
主持人：李志宏 嶺東科技大學資訊管理系助理教授 
 
一、 中文摘要 
繞線問題是積體電路實體設計中非常重要
的一個部份，由於製程技術持續進步與電路複
雜度急速增加，導致晶片單位面積繞線密度隨
之大幅提升，對繞線階段造成重大影響，例如：
(1)局部繞線資源不足，導致訊號無法在滿足傳
遞延遲之時間限制條件下完成繞線處理。(2)繞
線階段耗費過多時間，使電路設計所需時間過
長與設計週期不易掌控。(3)訊號間串音現象之
干擾，導致電路無法正常運作。如何有效提升
繞線品質與繞線速度為重要研究課題。 
    早期繞線相關研究主要針對繞線總長度及
繞線擁擠度之最小化進行探討，但因製程縮小
與對電路運作效能要求大幅提高，導致繞線總
長度無法完全反映訊號所產生的延遲效應。為
解決提升繞線速度與繞線品質之需求，近期相
關研究 [1][2][3][4] 針對訊號延遲、繞線串
音及可繞度等多目標最佳化繞線問題提出多層
次架構繞線演算法以加速求解效能。 
本計畫針對多層次架構繞線系統於全域繞
線階段之需求探討線路連線效能導向繞線樹建
構問題，提出快速之時序導向繞線樹建構演算
法。 
 
    英文摘要 
    Routing problem has been a very important 
part in VLSI physical design flow for a long time. 
As fabrication technology entered very deep 
sub-micron (VDSM) era, rapidly increasing of 
circuit complexity and wire density made a great 
impact on routing problem. To speedup the 
process of routing stage and obtain good quality 
results, solving the following problems has 
become important issues: (1) Insufficient local 
routing resource will lead the signals unable to be 
routed under given delay constraints. (2) Too 
much time consumed in routing stage will cause 
the design time too long to be estimated. (3) 
Crosstalk introduced by two coupling wires will 
make the logic value differ from the expected one.  
    In early years, researchers mainly focus on 
the minimization of total wire length and wire 
congestion. However, as the shrinking of 
fabrication technology and the speed-up 
requirement of circuit operation rate, total wire 
length is no longer able to reflect the overall 
signal delay effect. In order to improve the routing 
speed and quality, some excellent technical 
literatures [1][2][3][4] proposed multilevel 
routing algorithms to solve routing problem 
efficiently with the consideration of 
multi-objective optimization such as signal delay, 
crosstalk and routability … and so on. 
    This project proposes a fast timing driven 
routing tree construction algorithm for the 
requirement in the global routing stage of 
multilevel routing systems. 
 
二、 計畫的緣由與目的 
    由於在全域繞線階段時可全盤考量繞線路
徑及繞線擁擠度，並針對各訊號終端節點的分
法所產生之結果，圖三(c)為本計畫提出的具考
量訊號源位置並引入區域分割概念之以
Delaney triangulation為基礎的繞線樹建構演算
法執行後的結果。針對此三種方法的繞線結果
進行比較後可發現在繞線總長度上的表現來說
前兩種未考量號源位置及引入區域分割概念的
方法較佳，圖三(c)的繞線總長度約為圖三(a)
及(b)之 1.2 倍左右。但以連線延遲效應來看，
圖三(c)卻大約只有圖三(a)及(b)的一半。由此
例可知連線延遲效應與繞線總長度並不具絕對
相依性，因此本計畫針對多層次繞線架構提出
一個針對訊號延遲效應的改善方案。 
 
三、 研究方法及成果 
由於先前多層次繞線結構之相關研究大多先採
用 spanning graph 、最小擴張樹 (MST) 或
Delaney triangulation 等方式快速建構出基
礎繞線樹後再進入多層次架構的粗糙化及精細
化流程產生精細繞線結果。然而該類方法並無
法有效考量特定路徑之繞線延遲現象，故不適
於應用在延遲效應最佳化的繞線之求解，如何
建構出延遲最小化繞線樹演算法為本計畫之求
解重點。 
 
 
   圖四  以訊號源為中心分割出 R1~R8共八   
         個區域，並於各區域建構 Delaney   
          Triangulation 
 
 
圖五 具時序考量所建構出之繞線樹 
 
針對前一章節之例，本計畫所提演算法之
策略將先針對訊號源作為基準點，以其為中心
分割出 R1~R8 共八個區域，並於各區域建構
Delaney triangulation(如圖四)，接著對各區域內
之各三角形區域進行繞線長度估算，於各區域
內以近似最小擴張樹建構方法，圖五為具時序
考量所建構出之繞線樹。 
以下是本計畫所提出之 Timing Driven 
DT-based routing tree construction algorithm: 
Algorithm : Timing-Driven Global Routing Tree Construction 
Input         : A set N of multi-terminal nets 
Output      :  A set T of global routing trees corresponding to 
                    the given 
 
nets which reduces the maximum 
                    source-to-sink delay of the 
     for each multi-terminal net   N
           Take the source as the center point and
           divide the si
i
i
begin
N
S
∈
 nks into eight regions (1 8)
     for each region 
           Generate a dealunay triangulation graph ;
     for each triangle  in 
           Compute the minimized connection wirelength 
r
r
r
j r
j
R r
R
DT
DT
l
≤ ≤
∆
           for points on ;
    for each 
           Sort those connection wirelength cost   of   with 
           increasing order;
           while (the number of subtree >1) do
                
j
r
j r
DT
l DT
∆
    Route terminals on each triangle  in  with  
                    minimized wirelength cost; 
                    Merge the subtrees to generate  in Kruskal-like 
                    style;
j r
i
DT
T
end
∆
 
 
四、 結論與討論 
