digraph "CFG for '_Z12SimpleKerneliPf' function" {
	label="CFG for '_Z12SimpleKerneliPf' function";

	Node0x622ac50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = icmp slt i32 %11, %0\l  br i1 %12, label %13, label %132\l|{<s0>T|<s1>F}}"];
	Node0x622ac50:s0 -> Node0x622cb50;
	Node0x622ac50:s1 -> Node0x622cbe0;
	Node0x622cb50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%13:\l13:                                               \l  %14 = sext i32 %11 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %1, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7\l  br label %17\l}"];
	Node0x622cb50 -> Node0x622c610;
	Node0x622c610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%17:\l17:                                               \l  %18 = phi i32 [ 0, %13 ], [ %129, %17 ]\l  %19 = phi float [ %16, %13 ], [ %128, %17 ]\l  %20 = sitofp i32 %18 to float\l  %21 = fadd contract float %19, %20\l  %22 = tail call float @llvm.fabs.f32(float %21)\l  %23 = tail call float @llvm.fmuladd.f32(float %22, float -5.000000e-01,\l... float 5.000000e-01)\l  %24 = fmul float %21, %21\l  %25 = fcmp oge float %22, 5.000000e-01\l  %26 = select i1 %25, float %23, float %24\l  %27 = tail call float @llvm.fmuladd.f32(float %26, float 0x3FA38434E0000000,\l... float 0x3F8BF8BB40000000)\l  %28 = tail call float @llvm.fmuladd.f32(float %26, float %27, float\l... 0x3FA0698780000000)\l  %29 = tail call float @llvm.fmuladd.f32(float %26, float %28, float\l... 0x3FA6C83620000000)\l  %30 = tail call float @llvm.fmuladd.f32(float %26, float %29, float\l... 0x3FB3337900000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %26, float %30, float\l... 0x3FC5555580000000)\l  %32 = fmul float %26, %31\l  %33 = tail call float @llvm.sqrt.f32(float %26)\l  %34 = tail call float @llvm.fmuladd.f32(float %33, float %32, float %33)\l  %35 = fmul float %34, 2.000000e+00\l  %36 = fsub float 0x3FF921FB60000000, %35\l  %37 = tail call float @llvm.fmuladd.f32(float %22, float %32, float %22)\l  %38 = fcmp olt float %22, 5.000000e-01\l  %39 = select i1 %38, float %37, float %36\l  %40 = tail call float @llvm.copysign.f32(float %39, float %21)\l  %41 = add nuw nsw i32 %18, 1\l  %42 = sitofp i32 %41 to float\l  %43 = fadd contract float %40, %42\l  %44 = tail call float @llvm.fabs.f32(float %43)\l  %45 = tail call float @llvm.fmuladd.f32(float %44, float -5.000000e-01,\l... float 5.000000e-01)\l  %46 = fmul float %43, %43\l  %47 = fcmp oge float %44, 5.000000e-01\l  %48 = select i1 %47, float %45, float %46\l  %49 = tail call float @llvm.fmuladd.f32(float %48, float 0x3FA38434E0000000,\l... float 0x3F8BF8BB40000000)\l  %50 = tail call float @llvm.fmuladd.f32(float %48, float %49, float\l... 0x3FA0698780000000)\l  %51 = tail call float @llvm.fmuladd.f32(float %48, float %50, float\l... 0x3FA6C83620000000)\l  %52 = tail call float @llvm.fmuladd.f32(float %48, float %51, float\l... 0x3FB3337900000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %48, float %52, float\l... 0x3FC5555580000000)\l  %54 = fmul float %48, %53\l  %55 = tail call float @llvm.sqrt.f32(float %48)\l  %56 = tail call float @llvm.fmuladd.f32(float %55, float %54, float %55)\l  %57 = fmul float %56, 2.000000e+00\l  %58 = fsub float 0x3FF921FB60000000, %57\l  %59 = tail call float @llvm.fmuladd.f32(float %44, float %54, float %44)\l  %60 = fcmp olt float %44, 5.000000e-01\l  %61 = select i1 %60, float %59, float %58\l  %62 = tail call float @llvm.copysign.f32(float %61, float %43)\l  %63 = add nuw nsw i32 %18, 2\l  %64 = sitofp i32 %63 to float\l  %65 = fadd contract float %62, %64\l  %66 = tail call float @llvm.fabs.f32(float %65)\l  %67 = tail call float @llvm.fmuladd.f32(float %66, float -5.000000e-01,\l... float 5.000000e-01)\l  %68 = fmul float %65, %65\l  %69 = fcmp oge float %66, 5.000000e-01\l  %70 = select i1 %69, float %67, float %68\l  %71 = tail call float @llvm.fmuladd.f32(float %70, float 0x3FA38434E0000000,\l... float 0x3F8BF8BB40000000)\l  %72 = tail call float @llvm.fmuladd.f32(float %70, float %71, float\l... 0x3FA0698780000000)\l  %73 = tail call float @llvm.fmuladd.f32(float %70, float %72, float\l... 0x3FA6C83620000000)\l  %74 = tail call float @llvm.fmuladd.f32(float %70, float %73, float\l... 0x3FB3337900000000)\l  %75 = tail call float @llvm.fmuladd.f32(float %70, float %74, float\l... 0x3FC5555580000000)\l  %76 = fmul float %70, %75\l  %77 = tail call float @llvm.sqrt.f32(float %70)\l  %78 = tail call float @llvm.fmuladd.f32(float %77, float %76, float %77)\l  %79 = fmul float %78, 2.000000e+00\l  %80 = fsub float 0x3FF921FB60000000, %79\l  %81 = tail call float @llvm.fmuladd.f32(float %66, float %76, float %66)\l  %82 = fcmp olt float %66, 5.000000e-01\l  %83 = select i1 %82, float %81, float %80\l  %84 = tail call float @llvm.copysign.f32(float %83, float %65)\l  %85 = add nuw nsw i32 %18, 3\l  %86 = sitofp i32 %85 to float\l  %87 = fadd contract float %84, %86\l  %88 = tail call float @llvm.fabs.f32(float %87)\l  %89 = tail call float @llvm.fmuladd.f32(float %88, float -5.000000e-01,\l... float 5.000000e-01)\l  %90 = fmul float %87, %87\l  %91 = fcmp oge float %88, 5.000000e-01\l  %92 = select i1 %91, float %89, float %90\l  %93 = tail call float @llvm.fmuladd.f32(float %92, float 0x3FA38434E0000000,\l... float 0x3F8BF8BB40000000)\l  %94 = tail call float @llvm.fmuladd.f32(float %92, float %93, float\l... 0x3FA0698780000000)\l  %95 = tail call float @llvm.fmuladd.f32(float %92, float %94, float\l... 0x3FA6C83620000000)\l  %96 = tail call float @llvm.fmuladd.f32(float %92, float %95, float\l... 0x3FB3337900000000)\l  %97 = tail call float @llvm.fmuladd.f32(float %92, float %96, float\l... 0x3FC5555580000000)\l  %98 = fmul float %92, %97\l  %99 = tail call float @llvm.sqrt.f32(float %92)\l  %100 = tail call float @llvm.fmuladd.f32(float %99, float %98, float %99)\l  %101 = fmul float %100, 2.000000e+00\l  %102 = fsub float 0x3FF921FB60000000, %101\l  %103 = tail call float @llvm.fmuladd.f32(float %88, float %98, float %88)\l  %104 = fcmp olt float %88, 5.000000e-01\l  %105 = select i1 %104, float %103, float %102\l  %106 = tail call float @llvm.copysign.f32(float %105, float %87)\l  %107 = add nuw nsw i32 %18, 4\l  %108 = sitofp i32 %107 to float\l  %109 = fadd contract float %106, %108\l  %110 = tail call float @llvm.fabs.f32(float %109)\l  %111 = tail call float @llvm.fmuladd.f32(float %110, float -5.000000e-01,\l... float 5.000000e-01)\l  %112 = fmul float %109, %109\l  %113 = fcmp oge float %110, 5.000000e-01\l  %114 = select i1 %113, float %111, float %112\l  %115 = tail call float @llvm.fmuladd.f32(float %114, float\l... 0x3FA38434E0000000, float 0x3F8BF8BB40000000)\l  %116 = tail call float @llvm.fmuladd.f32(float %114, float %115, float\l... 0x3FA0698780000000)\l  %117 = tail call float @llvm.fmuladd.f32(float %114, float %116, float\l... 0x3FA6C83620000000)\l  %118 = tail call float @llvm.fmuladd.f32(float %114, float %117, float\l... 0x3FB3337900000000)\l  %119 = tail call float @llvm.fmuladd.f32(float %114, float %118, float\l... 0x3FC5555580000000)\l  %120 = fmul float %114, %119\l  %121 = tail call float @llvm.sqrt.f32(float %114)\l  %122 = tail call float @llvm.fmuladd.f32(float %121, float %120, float %121)\l  %123 = fmul float %122, 2.000000e+00\l  %124 = fsub float 0x3FF921FB60000000, %123\l  %125 = tail call float @llvm.fmuladd.f32(float %110, float %120, float %110)\l  %126 = fcmp olt float %110, 5.000000e-01\l  %127 = select i1 %126, float %125, float %124\l  %128 = tail call float @llvm.copysign.f32(float %127, float %109)\l  %129 = add nuw nsw i32 %18, 5\l  %130 = icmp eq i32 %129, 1000\l  br i1 %130, label %131, label %17, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x622c610:s0 -> Node0x6230da0;
	Node0x622c610:s1 -> Node0x622c610;
	Node0x6230da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%131:\l131:                                              \l  store float %128, float addrspace(1)* %15, align 4, !tbaa !7\l  br label %132\l}"];
	Node0x6230da0 -> Node0x622cbe0;
	Node0x622cbe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%132:\l132:                                              \l  ret void\l}"];
}
