
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023896                       # Number of seconds simulated
sim_ticks                                 23895850608                       # Number of ticks simulated
final_tick                                23895850608                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88089                       # Simulator instruction rate (inst/s)
host_op_rate                                    88089                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17908094                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696608                       # Number of bytes of host memory used
host_seconds                                  1334.36                       # Real time elapsed on the host
sim_insts                                   117542779                       # Number of instructions simulated
sim_ops                                     117542779                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        183360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       3204288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         59840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2716864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst         16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       2572928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst         13504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2633280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst         27264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       2758144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2668416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst         14976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2590208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst         17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2609472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2733760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2635136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2604736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         15424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2601856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       2736064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         39936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2767040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst         14976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2593408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2761920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43712704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       183360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        59840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst        16704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst        13504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst        27264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst        17088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        16704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        19264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        15424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        525184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30912704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30912704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          50067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          42451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst            261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          40202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst            211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          41145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst            426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          43096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst            266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          41694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst            234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          40472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst            267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          40773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          42715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          41174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          40699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          40654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          42751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          43235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst            234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          40522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          43155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              683011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        483011                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             483011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          7673299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        134093908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          2504200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        113696057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           699033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        107672585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           565119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        110198212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1140951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        115423554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           712425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        111668592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           626720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        108395723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           715103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        109201888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           699033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        114403126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           806165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        110275882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           656181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        109003695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           645468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        108883172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           924010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        114499544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1671252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        115795836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           626720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        108529637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1312362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        115581573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1829301025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      7673299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      2504200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       699033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       565119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1140951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       712425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       626720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       715103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       699033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       806165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       656181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       645468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       924010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1671252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       626720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1312362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21978042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1293643173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1293643173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1293643173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         7673299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       134093908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         2504200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       113696057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          699033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       107672585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          565119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       110198212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1140951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       115423554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          712425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       111668592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          626720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       108395723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          715103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       109201888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          699033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       114403126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          806165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       110275882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          656181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       109003695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          645468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       108883172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          924010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       114499544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1671252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       115795836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          626720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       108529637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1312362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       115581573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3122944197                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                583202                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          468120                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           11204                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             394814                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                272727                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           69.077338                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 45177                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               85                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          8813                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             7980                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            833                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          257                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    5853194                       # DTB read hits
system.cpu00.dtb.read_misses                     8536                       # DTB read misses
system.cpu00.dtb.read_acv                           5                       # DTB read access violations
system.cpu00.dtb.read_accesses                5861730                       # DTB read accesses
system.cpu00.dtb.write_hits                    649834                       # DTB write hits
system.cpu00.dtb.write_misses                   10011                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                659845                       # DTB write accesses
system.cpu00.dtb.data_hits                    6503028                       # DTB hits
system.cpu00.dtb.data_misses                    18547                       # DTB misses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_accesses                6521575                       # DTB accesses
system.cpu00.itb.fetch_hits                    839730                       # ITB hits
system.cpu00.itb.fetch_misses                     248                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                839978                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls              66236                       # Number of system calls
system.cpu00.numCycles                       19557547                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           225343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      9328091                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    583202                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           325884                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18854461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 29596                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       51                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.MiscStallCycles                866                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles        10197                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles         1715                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  839730                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                3857                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         19107431                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.488192                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.767763                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               17502727     91.60%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 121224      0.63%     92.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 131472      0.69%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 120784      0.63%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 156886      0.82%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 109382      0.57%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                 108130      0.57%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  96271      0.50%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 760555      3.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           19107431                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.029820                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.476956                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 394351                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            17531103                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  621031                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              548672                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                12274                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              54789                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2575                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              9026264                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts               10229                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                12274                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 584150                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles              11552780                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       812795                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  915578                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             5229854                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              8955386                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                5010                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1463826                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              2798245                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents              1326513                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           7171209                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            13248335                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        6922707                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         6324257                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             6841085                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 330124                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts            14372                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts        12908                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3368955                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            2317040                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            690259                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           92910                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          68341                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  8737304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded             19454                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                12201751                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            8570                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        417012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       250012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved         2565                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     19107431                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.638587                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.478075                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          14917132     78.07%     78.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1330102      6.96%     85.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            758934      3.97%     89.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            422372      2.21%     91.21% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            985851      5.16%     96.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            317336      1.66%     98.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            176260      0.92%     98.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             96531      0.51%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8            102913      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      19107431                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  9625      0.93%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               56010      5.40%      6.32% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult              92213      8.89%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                  42      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               856089     82.49%     97.70% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               23847      2.30%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             2662705     21.82%     21.82% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                902      0.01%     21.83% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     21.83% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           2140137     17.54%     39.37% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp            114813      0.94%     40.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           738418      6.05%     46.36% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              9052      0.07%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.44% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            5873269     48.13%     94.57% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            662455      5.43%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             12201751                       # Type of FU issued
system.cpu00.iq.rate                         0.623890                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   1037826                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.085055                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         27121173                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         3803648                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      3301276                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          17436156                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          5371848                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      5272060                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4089210                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               9150367                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          37913                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        95951                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation         1755                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        64339                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads         1076                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      3700040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                12274                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               6977447                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles             3662198                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           8900480                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2011                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             2317040                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             690259                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts            12718                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents               116902                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents             3433418                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents         1755                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         4135                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         5770                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               9905                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            12185052                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             5861773                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           16699                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      143722                       # number of nop insts executed
system.cpu00.iew.exec_refs                    6521636                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 499465                       # Number of branches executed
system.cpu00.iew.exec_stores                   659863                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.623036                       # Inst execution rate
system.cpu00.iew.wb_sent                      8596381                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     8573336                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 5813913                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 7326039                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.438365                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.793596                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        418029                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls         16889                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            8680                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     19044115                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.444727                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.605890                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     17129829     89.95%     89.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       425647      2.24%     92.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       293588      1.54%     93.72% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       195029      1.02%     94.75% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4       136129      0.71%     95.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       106570      0.56%     96.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        89700      0.47%     96.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        85037      0.45%     96.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       582586      3.06%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     19044115                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            8469423                       # Number of instructions committed
system.cpu00.commit.committedOps              8469423                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                      2847009                       # Number of memory references committed
system.cpu00.commit.loads                     2221089                       # Number of loads committed
system.cpu00.commit.membars                      5497                       # Number of memory barriers committed
system.cpu00.commit.branches                   465826                       # Number of branches committed
system.cpu00.commit.fp_insts                  5254312                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 5444108                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              33964                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       129678      1.53%      1.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        2495208     29.46%     30.99% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           772      0.01%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      2131333     25.17%     56.17% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp       114742      1.35%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       736169      8.69%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         9014      0.11%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead       2226586     26.29%     92.61% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       625921      7.39%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         8469423                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              582586                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   27315506                       # The number of ROB reads
system.cpu00.rob.rob_writes                  17835690                       # The number of ROB writes
system.cpu00.timesIdled                          9576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        450116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                    1024585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   8339745                       # Number of Instructions Simulated
system.cpu00.committedOps                     8339745                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.345101                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.345101                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.426421                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.426421                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               10249186                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2324366                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 6291049                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                4702701                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                 30869                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                13952                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          337695                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.550753                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1770254                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          337759                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            5.241175                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72188658                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.550753                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.992981                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.992981                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         6065924                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        6065924                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1420908                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1420908                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       327475                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       327475                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         6229                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6229                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         6969                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6969                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1748383                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1748383                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1748383                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1748383                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       806844                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       806844                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       291472                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       291472                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          834                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          834                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1098316                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1098316                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1098316                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1098316                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data 116801596944                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total 116801596944                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  61771053563                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  61771053563                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data     10346832                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total     10346832                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        32508                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        32508                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data 178572650507                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total 178572650507                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data 178572650507                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total 178572650507                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      2227752                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2227752                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       618947                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       618947                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         7063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         6972                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6972                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      2846699                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      2846699                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      2846699                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      2846699                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.362179                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.362179                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.470916                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.470916                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.118080                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.118080                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.385821                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.385821                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.385821                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.385821                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 144763.544061                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 144763.544061                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 211927.916105                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 211927.916105                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12406.273381                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12406.273381                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        10836                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        10836                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 162587.680146                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 162587.680146                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 162587.680146                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 162587.680146                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      8890604                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          240362                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    36.988393                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       227828                       # number of writebacks
system.cpu00.dcache.writebacks::total          227828                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       530655                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       530655                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data       219044                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total       219044                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          446                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          446                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       749699                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       749699                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       749699                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       749699                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       276189                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       276189                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        72428                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        72428                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          388                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       348617                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       348617                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       348617                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       348617                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  51571269378                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  51571269378                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data  16820035397                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total  16820035397                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      5528682                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      5528682                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  68391304775                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  68391304775                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  68391304775                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  68391304775                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.123977                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.123977                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.117018                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.117018                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.054934                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.054934                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.122464                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.122464                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.122464                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.122464                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 186724.559552                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 186724.559552                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 232231.117758                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 232231.117758                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 14249.180412                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14249.180412                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         9675                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         9675                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 196178.914898                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 196178.914898                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 196178.914898                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 196178.914898                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11744                       # number of replacements
system.cpu00.icache.tags.tagsinuse         510.049823                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            825666                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           12256                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           67.368309                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle      1350086265                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   510.049823                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.996191                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.996191                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1691676                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1691676                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       825666                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        825666                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       825666                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         825666                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       825666                       # number of overall hits
system.cpu00.icache.overall_hits::total        825666                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        14044                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        14044                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        14044                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        14044                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        14044                       # number of overall misses
system.cpu00.icache.overall_misses::total        14044                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst   1291490545                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total   1291490545                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst   1291490545                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total   1291490545                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst   1291490545                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total   1291490545                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       839710                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       839710                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       839710                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       839710                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       839710                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       839710                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016725                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016725                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016725                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016725                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016725                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016725                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 91960.306537                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 91960.306537                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 91960.306537                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 91960.306537                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 91960.306537                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 91960.306537                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1045                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              32                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    32.656250                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11744                       # number of writebacks
system.cpu00.icache.writebacks::total           11744                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1787                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1787                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1787                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1787                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1787                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1787                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst        12257                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total        12257                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst        12257                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total        12257                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst        12257                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total        12257                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    992615476                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    992615476                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    992615476                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    992615476                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    992615476                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    992615476                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.014597                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.014597                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.014597                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.014597                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.014597                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.014597                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 80983.558456                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 80983.558456                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 80983.558456                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 80983.558456                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 80983.558456                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 80983.558456                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                314691                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          281885                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            3612                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             194359                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                155379                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           79.944330                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 12427                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            26                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             26                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5532766                       # DTB read hits
system.cpu01.dtb.read_misses                     2522                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5535288                       # DTB read accesses
system.cpu01.dtb.write_hits                    460772                       # DTB write hits
system.cpu01.dtb.write_misses                     570                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                461342                       # DTB write accesses
system.cpu01.dtb.data_hits                    5993538                       # DTB hits
system.cpu01.dtb.data_misses                     3092                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                5996630                       # DTB accesses
system.cpu01.itb.fetch_hits                    608628                       # ITB hits
system.cpu01.itb.fetch_misses                      94                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                608722                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       17995144                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           168907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      7564789                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    314691                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           167806                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17569271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  9045                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.MiscStallCycles                283                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         6936                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles         1278                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  608628                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                1013                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17751216                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.426156                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.673012                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               16483964     92.86%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  88699      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  94132      0.53%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  92786      0.52%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 115050      0.65%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  77887      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  75092      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  79567      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 644039      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17751216                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.017488                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.420379                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 284296                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            16526826                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  438990                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              496925                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 4169                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              18446                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 361                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              7438784                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1418                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 4169                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 450039                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles              11308205                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles       448513                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  706281                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             4833999                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              7411899                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                4210                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1469033                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              2775646                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents               965985                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           6171894                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11280738                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4982859                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         6297876                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             6073412                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  98482                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             4660                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         4661                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3117843                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            2021895                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            470261                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           46054                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          36440                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  7349199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              4623                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                10835080                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4858                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        115408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        81214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          330                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17751216                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.610385                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.437299                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          13965522     78.67%     78.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1240764      6.99%     85.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            677457      3.82%     89.48% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            368945      2.08%     91.56% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            918980      5.18%     96.74% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            271303      1.53%     98.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            143450      0.81%     99.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             78928      0.44%     99.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             85867      0.48%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17751216                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5515      0.56%      0.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               55871      5.65%      6.20% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult              91403      9.24%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                  14      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               826786     83.54%     98.98% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               10139      1.02%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1852168     17.09%     17.09% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                298      0.00%     17.10% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     17.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           2121084     19.58%     36.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp            114756      1.06%     37.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           739303      6.82%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              9039      0.08%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.64% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5536859     51.10%     95.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            461569      4.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             10835080                       # Type of FU issued
system.cpu01.iq.rate                         0.602111                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    989728                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.091345                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         23199671                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2163955                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2055772                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          17216291                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          5305497                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      5238386                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2789742                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               9035062                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          14100                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        35199                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        11820                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          851                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      3642058                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 4169                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               7261638                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles             3169802                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           7397651                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             642                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             2021895                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             470261                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             4603                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents               124131                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents             2930734                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          223                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1763                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         1756                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               3519                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            10830762                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5535293                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            4318                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       43829                       # number of nop insts executed
system.cpu01.iew.exec_refs                    5996635                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 295008                       # Number of branches executed
system.cpu01.iew.exec_stores                   461342                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.601871                       # Inst execution rate
system.cpu01.iew.wb_sent                      7298075                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     7294158                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 5168731                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 6353180                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.405340                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.813566                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        116590                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          4293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            3259                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17731060                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.410610                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.554731                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     16118779     90.91%     90.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       339111      1.91%     92.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       242513      1.37%     94.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       173393      0.98%     95.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       102515      0.58%     95.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        91933      0.52%     96.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        80263      0.45%     96.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        75490      0.43%     97.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       507063      2.86%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17731060                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            7280553                       # Number of instructions committed
system.cpu01.commit.committedOps              7280553                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      2445137                       # Number of memory references committed
system.cpu01.commit.loads                     1986696                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.branches                   286606                       # Number of branches committed
system.cpu01.commit.fp_insts                  5228589                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 4367310                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10375                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        42143      0.58%      0.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1813857     24.91%     25.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           296      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      2117610     29.09%     54.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp       114677      1.58%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       737818     10.13%     66.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1986710     27.29%     93.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       458442      6.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         7280553                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              507063                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   24611780                       # The number of ROB reads
system.cpu01.rob.rob_writes                  14811937                       # The number of ROB writes
system.cpu01.timesIdled                          9446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                        243928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                    2494269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   7238414                       # Number of Instructions Simulated
system.cpu01.committedOps                     7238414                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.486062                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.486062                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.402243                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.402243                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                8447233                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1445931                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 6271790                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                4680021                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  4620                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   33                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          307585                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          59.919014                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1443514                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          307649                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.692081                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1637393130                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    59.919014                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.936235                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.936235                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5209212                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5209212                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1214439                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1214439                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       222114                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       222114                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           11                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1436553                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1436553                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1436553                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1436553                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       775717                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       775717                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       236312                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       236312                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data      1012029                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1012029                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data      1012029                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1012029                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data 114403470174                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total 114403470174                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data  51658100871                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total  51658100871                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        52245                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        52245                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        39474                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        39474                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data 166061571045                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total 166061571045                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data 166061571045                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total 166061571045                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1990156                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1990156                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       458426                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       458426                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2448582                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2448582                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2448582                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2448582                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.389777                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.389777                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.515486                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.515486                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.413312                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.413312                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.413312                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.413312                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 147480.937216                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 147480.937216                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 218601.259652                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 218601.259652                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  7463.571429                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  7463.571429                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9868.500000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9868.500000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 164087.759387                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 164087.759387                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 164087.759387                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 164087.759387                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      8742772                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          235080                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    37.190624                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          137                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       205963                       # number of writebacks
system.cpu01.dcache.writebacks::total          205963                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       520555                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       520555                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data       176088                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total       176088                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       696643                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       696643                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       696643                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       696643                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       255162                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       255162                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        60224                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        60224                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       315386                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       315386                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       315386                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       315386                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data  51239988477                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total  51239988477                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data  14800959516                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total  14800959516                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  66040947993                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  66040947993                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  66040947993                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  66040947993                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.128212                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.128212                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.131371                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.131371                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.128804                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.128804                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.128804                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.128804                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 200813.555612                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 200813.555612                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 245765.135428                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 245765.135428                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8707.500000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8707.500000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 209397.208478                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 209397.208478                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 209397.208478                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 209397.208478                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3885                       # number of replacements
system.cpu01.icache.tags.tagsinuse         465.365901                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            603669                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4397                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          137.291108                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle      6376153950                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   465.365901                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.908918                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.908918                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1221629                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1221629                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       603669                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        603669                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       603669                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         603669                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       603669                       # number of overall hits
system.cpu01.icache.overall_hits::total        603669                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4947                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4947                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4947                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4947                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4947                       # number of overall misses
system.cpu01.icache.overall_misses::total         4947                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    599145619                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    599145619                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    599145619                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    599145619                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    599145619                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    599145619                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       608616                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       608616                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       608616                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       608616                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       608616                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       608616                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.008128                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008128                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.008128                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008128                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.008128                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008128                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 121112.920760                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 121112.920760                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 121112.920760                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 121112.920760                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 121112.920760                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 121112.920760                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3885                       # number of writebacks
system.cpu01.icache.writebacks::total            3885                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          550                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          550                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          550                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          550                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          550                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          550                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         4397                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         4397                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         4397                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         4397                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         4397                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         4397                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst    519105118                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total    519105118                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst    519105118                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total    519105118                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst    519105118                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total    519105118                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.007225                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.007225                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.007225                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.007225                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.007225                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.007225                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 118058.930635                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 118058.930635                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 118058.930635                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 118058.930635                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 118058.930635                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 118058.930635                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                320383                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          286391                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            3454                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             203046                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                159595                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           78.600416                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 12214                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5607667                       # DTB read hits
system.cpu02.dtb.read_misses                     4099                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5611766                       # DTB read accesses
system.cpu02.dtb.write_hits                    461551                       # DTB write hits
system.cpu02.dtb.write_misses                    1205                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                462756                       # DTB write accesses
system.cpu02.dtb.data_hits                    6069218                       # DTB hits
system.cpu02.dtb.data_misses                     5304                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                6074522                       # DTB accesses
system.cpu02.itb.fetch_hits                    614774                       # ITB hits
system.cpu02.itb.fetch_misses                      89                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                614863                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       18187066                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           113820                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      7629246                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    320383                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           171809                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17902496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  9213                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                640                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         4451                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles         1934                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  614774                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 912                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         18027957                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.423190                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.665904                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               16746064     92.89%     92.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  88536      0.49%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  98702      0.55%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  94284      0.52%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 118041      0.65%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  78489      0.44%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77540      0.43%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79803      0.44%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 646498      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           18027957                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.017616                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.419487                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 269059                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            16811348                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  436243                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              506996                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 4301                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              19664                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 315                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              7498632                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1366                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 4301                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 437853                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles              11702919                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles       374015                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  709776                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             4799083                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              7471180                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                2682                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1484021                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              2714171                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents               996026                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           6215893                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11361624                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        5052077                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         6309544                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             6096418                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 119475                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             4534                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts         4564                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3167679                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            2044400                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            474257                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           46357                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38133                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  7406700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              4482                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                10941128                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4724                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        141392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        96774                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          325                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     18027957                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.606898                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.432626                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          14200395     78.77%     78.77% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1251950      6.94%     85.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            688579      3.82%     89.53% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            379417      2.10%     91.64% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            927841      5.15%     96.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            268997      1.49%     98.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            145962      0.81%     99.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             76880      0.43%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             87936      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      18027957                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  6085      0.61%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               56594      5.67%      6.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult              91178      9.14%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                  11      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     15.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               835149     83.69%     99.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                8942      0.90%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1878758     17.17%     17.17% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                163      0.00%     17.17% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     17.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           2124757     19.42%     36.59% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp            114754      1.05%     37.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           737156      6.74%     44.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9038      0.08%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.46% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5613553     51.31%     95.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            462945      4.23%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             10941128                       # Type of FU issued
system.cpu02.iq.rate                         0.601588                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    997959                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.091212                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         23575411                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2212592                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2092451                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          17337485                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          5340187                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      5248877                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2840544                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               9098539                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          14085                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        43824                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        15375                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          850                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      3699914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 4301                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               7133658                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles             3675306                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           7454531                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             855                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             2044400                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             474257                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts             4467                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents               118622                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents             3443588                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1824                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect         1611                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               3435                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            10936816                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5611766                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            4312                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       43349                       # number of nop insts executed
system.cpu02.iew.exec_refs                    6074522                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 300178                       # Number of branches executed
system.cpu02.iew.exec_stores                   462756                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.601351                       # Inst execution rate
system.cpu02.iew.wb_sent                      7347711                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     7341328                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 5194221                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 6394102                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.403657                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.812346                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        141293                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          4157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            3149                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     18005148                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.406077                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.542189                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     16373494     90.94%     90.94% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       348654      1.94%     92.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       244702      1.36%     94.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       171075      0.95%     95.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       113787      0.63%     95.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        92370      0.51%     96.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        83179      0.46%     96.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        78979      0.44%     97.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       498908      2.77%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     18005148                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            7311472                       # Number of instructions committed
system.cpu02.commit.committedOps              7311472                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      2459458                       # Number of memory references committed
system.cpu02.commit.loads                     2000576                       # Number of loads committed
system.cpu02.commit.membars                        11                       # Number of memory barriers committed
system.cpu02.commit.branches                   290320                       # Number of branches committed
system.cpu02.commit.fp_insts                  5232851                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 4398703                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              10026                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        41686      0.57%      0.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1832283     25.06%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           161      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2000587     27.36%     93.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       458883      6.28%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         7311472                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              498908                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   24946304                       # The number of ROB reads
system.cpu02.rob.rob_writes                  14925803                       # The number of ROB writes
system.cpu02.timesIdled                          7196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                        159109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    2295097                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   7269790                       # Number of Instructions Simulated
system.cpu02.committedOps                     7269790                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.501732                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.501732                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.399723                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.399723                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                8564354                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1472013                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 6275541                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                4689138                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  4498                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          314336                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          59.931252                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1452651                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          314397                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            4.620435                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1637408223                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    59.931252                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.936426                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.936426                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         5255570                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        5255570                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1223415                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1223415                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       223778                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       223778                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           13                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           11                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1447193                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1447193                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1447193                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1447193                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       786224                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       786224                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       235090                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       235090                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            3                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data      1021314                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1021314                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data      1021314                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1021314                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data 117704066625                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total 117704066625                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data  52896093007                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total  52896093007                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        22059                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        20898                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data 170600159632                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total 170600159632                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data 170600159632                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total 170600159632                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2009639                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2009639                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       458868                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       458868                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      2468507                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      2468507                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      2468507                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      2468507                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.391226                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.391226                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.512326                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.512326                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.413738                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.413738                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.413738                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.413738                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 149708.056006                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 149708.056006                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 225003.585891                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 225003.585891                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         7353                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 167039.871804                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 167039.871804                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 167039.871804                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 167039.871804                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      8794927                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          240473                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    36.573449                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       211022                       # number of writebacks
system.cpu02.dcache.writebacks::total          211022                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       525120                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       525120                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data       174424                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total       174424                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       699544                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       699544                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       699544                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       699544                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       261104                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       261104                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        60666                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        60666                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       321770                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       321770                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       321770                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       321770                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data  51990750288                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total  51990750288                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data  15047964998                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total  15047964998                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  67038715286                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  67038715286                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  67038715286                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  67038715286                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.129926                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.129926                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.132208                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.132208                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.130350                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.130350                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.130350                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.130350                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 199118.934555                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 199118.934555                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 248046.104869                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 248046.104869                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 208343.584815                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 208343.584815                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 208343.584815                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 208343.584815                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3325                       # number of replacements
system.cpu02.icache.tags.tagsinuse         465.759476                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            610463                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3837                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          159.099036                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle      6373786671                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   465.759476                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.909686                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.909686                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1233347                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1233347                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       610463                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        610463                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       610463                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         610463                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       610463                       # number of overall hits
system.cpu02.icache.overall_hits::total        610463                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         4292                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4292                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         4292                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4292                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         4292                       # number of overall misses
system.cpu02.icache.overall_misses::total         4292                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst    395982220                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total    395982220                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst    395982220                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total    395982220                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst    395982220                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total    395982220                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       614755                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       614755                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       614755                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       614755                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       614755                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       614755                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006982                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006982                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006982                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006982                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006982                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006982                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 92260.535881                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 92260.535881                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 92260.535881                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 92260.535881                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 92260.535881                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 92260.535881                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         3325                       # number of writebacks
system.cpu02.icache.writebacks::total            3325                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          455                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          455                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          455                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3837                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3837                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3837                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3837                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3837                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3837                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst    341439601                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total    341439601                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst    341439601                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total    341439601                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst    341439601                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total    341439601                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006242                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006242                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006242                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006242                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006242                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006242                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 88986.083138                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 88986.083138                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 88986.083138                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 88986.083138                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 88986.083138                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 88986.083138                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                319530                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          285969                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            3327                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             210694                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                159177                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           75.548900                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 11988                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5598666                       # DTB read hits
system.cpu03.dtb.read_misses                     4221                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5602887                       # DTB read accesses
system.cpu03.dtb.write_hits                    461168                       # DTB write hits
system.cpu03.dtb.write_misses                    1147                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                462315                       # DTB write accesses
system.cpu03.dtb.data_hits                    6059834                       # DTB hits
system.cpu03.dtb.data_misses                     5368                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                6065202                       # DTB accesses
system.cpu03.itb.fetch_hits                    613655                       # ITB hits
system.cpu03.itb.fetch_misses                      94                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                613749                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       18087648                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           116976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      7620576                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    319530                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           171165                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17786264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  8957                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.TlbCycles                       31                       # Number of cycles fetch has spent waiting for tlb
system.cpu03.fetch.MiscStallCycles                573                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         4884                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles         2799                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  613655                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 892                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.rateDist::samples         17916015                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.425350                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.670090                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               16635503     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  90294      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  96004      0.54%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  95096      0.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 117511      0.66%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  79869      0.45%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  74535      0.42%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  81237      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 645966      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17916015                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.017666                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.421314                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 273315                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            16696368                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  435516                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              506630                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 4176                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              19545                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 307                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              7492331                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1300                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 4176                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 440187                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles              11521269                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles       397463                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  710706                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             4842204                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              7465588                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                2392                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1471713                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              2727983                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents              1026311                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           6210563                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11352744                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        5048414                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         6304327                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             6096850                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 113713                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts             4491                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts         4517                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3167768                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2043332                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            474174                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           46240                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          38645                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  7403470                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              4450                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                10930811                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            4637                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        137517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        94551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17916015                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.610114                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.435774                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          14098651     78.69%     78.69% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1242311      6.93%     85.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            689464      3.85%     89.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            371127      2.07%     91.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            933437      5.21%     96.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            272919      1.52%     98.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            144957      0.81%     99.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             77086      0.43%     99.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             86063      0.48%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17916015                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5295      0.53%      0.53% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               55841      5.61%      6.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult              91281      9.16%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   4      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     15.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               834545     83.79%     99.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                9056      0.91%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1878486     17.19%     17.19% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                163      0.00%     17.19% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     17.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           2124493     19.44%     36.62% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp            114758      1.05%     37.67% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     37.67% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           736924      6.74%     44.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9040      0.08%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.50% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5604453     51.27%     95.77% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            462490      4.23%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             10930811                       # Type of FU issued
system.cpu03.iq.rate                         0.604325                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    996022                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.091121                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23404008                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2210797                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2092064                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          17374288                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          5334840                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      5247014                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2807698                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               9119131                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          14069                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        42648                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        15255                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      3692066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 4176                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               7004270                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             3614112                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           7451168                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             778                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2043332                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             474174                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts             4435                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents               116552                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents             3384603                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          202                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1770                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect         1536                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               3306                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            10926418                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5602890                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            4393                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       43248                       # number of nop insts executed
system.cpu03.iew.exec_refs                    6065205                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 300077                       # Number of branches executed
system.cpu03.iew.exec_stores                   462315                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.604082                       # Inst execution rate
system.cpu03.iew.wb_sent                      7345315                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     7339078                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5174426                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 6360709                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.405751                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.813498                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        136847                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          4193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            3025                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17893580                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.408641                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.550127                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     16272221     90.94%     90.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       341818      1.91%     92.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       242805      1.36%     94.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       172597      0.96%     95.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       106432      0.59%     95.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        94759      0.53%     96.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        80791      0.45%     96.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        74695      0.42%     97.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       507462      2.84%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17893580                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            7312049                       # Number of instructions committed
system.cpu03.commit.committedOps              7312049                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      2459603                       # Number of memory references committed
system.cpu03.commit.loads                     2000684                       # Number of loads committed
system.cpu03.commit.membars                        11                       # Number of memory barriers committed
system.cpu03.commit.branches                   290500                       # Number of branches committed
system.cpu03.commit.fp_insts                  5232852                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 4399244                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              10098                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        41650      0.57%      0.57% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1832751     25.06%     25.63% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           161      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       2000695     27.36%     93.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       458920      6.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         7312049                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              507462                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   24822326                       # The number of ROB reads
system.cpu03.rob.rob_writes                  14917523                       # The number of ROB writes
system.cpu03.timesIdled                          7614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                        171633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    2393839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   7270403                       # Number of Instructions Simulated
system.cpu03.committedOps                     7270403                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.487847                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.487847                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.401954                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.401954                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                8554162                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1471818                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 6273749                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                4687208                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  7571                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          309729                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          59.759529                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1452394                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          309791                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            4.688303                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1636731360                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    59.759529                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.933743                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.933743                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5250980                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5250980                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1223396                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1223396                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       221469                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       221469                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           13                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           11                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1444865                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1444865                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1444865                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1444865                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       784944                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       784944                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       237436                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       237436                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data      1022380                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1022380                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data      1022380                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1022380                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data 117139202973                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total 117139202973                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data  53010119711                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total  53010119711                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        23220                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        20898                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data 170149322684                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total 170149322684                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data 170149322684                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total 170149322684                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2008340                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2008340                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       458905                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       458905                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2467245                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2467245                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2467245                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2467245                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.390842                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.390842                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.517397                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.517397                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.414381                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.414381                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.414381                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.414381                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 149232.560505                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 149232.560505                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 223260.666921                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 223260.666921                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         7740                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         6966                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 166424.737068                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 166424.737068                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 166424.737068                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 166424.737068                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      8733969                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          237380                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    36.793197                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       208023                       # number of writebacks
system.cpu03.dcache.writebacks::total          208023                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       525584                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       525584                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data       176511                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total       176511                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       702095                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       702095                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       702095                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       702095                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       259360                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       259360                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        60925                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        60925                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       320285                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       320285                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       320285                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       320285                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data  51595228935                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total  51595228935                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data  15000836587                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total  15000836587                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  66596065522                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  66596065522                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  66596065522                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  66596065522                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.129141                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.129141                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.132762                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.132762                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.129815                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.129815                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.129815                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.129815                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 198932.869120                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 198932.869120                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 246218.081034                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 246218.081034                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         5805                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 207927.519309                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 207927.519309                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 207927.519309                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 207927.519309                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3343                       # number of replacements
system.cpu03.icache.tags.tagsinuse         465.391301                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            609347                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3855                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          158.066667                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle      6374152386                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   465.391301                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.908967                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.908967                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1231129                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1231129                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       609347                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        609347                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       609347                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         609347                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       609347                       # number of overall hits
system.cpu03.icache.overall_hits::total        609347                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4290                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4290                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4290                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4290                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4290                       # number of overall misses
system.cpu03.icache.overall_misses::total         4290                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst    407241576                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total    407241576                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst    407241576                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total    407241576                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst    407241576                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total    407241576                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       613637                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       613637                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       613637                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       613637                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       613637                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       613637                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.006991                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.006991                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.006991                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.006991                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.006991                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.006991                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 94928.106294                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 94928.106294                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 94928.106294                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 94928.106294                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 94928.106294                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 94928.106294                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3343                       # number of writebacks
system.cpu03.icache.writebacks::total            3343                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          435                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          435                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          435                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          435                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          435                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          435                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         3855                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         3855                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         3855                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         3855                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         3855                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         3855                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst    354353382                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total    354353382                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst    354353382                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total    354353382                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst    354353382                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total    354353382                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006282                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006282                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006282                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006282                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006282                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006282                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 91920.462257                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 91920.462257                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 91920.462257                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 91920.462257                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 91920.462257                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 91920.462257                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                317936                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          284518                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            3495                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             189713                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                157165                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           82.843558                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 11956                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    5553835                       # DTB read hits
system.cpu04.dtb.read_misses                     2700                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                5556535                       # DTB read accesses
system.cpu04.dtb.write_hits                    460731                       # DTB write hits
system.cpu04.dtb.write_misses                     484                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                461215                       # DTB write accesses
system.cpu04.dtb.data_hits                    6014566                       # DTB hits
system.cpu04.dtb.data_misses                     3184                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                6017750                       # DTB accesses
system.cpu04.itb.fetch_hits                    611072                       # ITB hits
system.cpu04.itb.fetch_misses                      85                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                611157                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       18006213                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           145921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      7603267                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    317936                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           169121                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    17645306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  8797                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       27                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.MiscStallCycles               1912                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         5327                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles         2085                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  611072                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 894                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         17804986                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.427030                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.674552                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               16529930     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  90926      0.51%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  94754      0.53%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  93645      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 114642      0.64%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  77914      0.44%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  75383      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80874      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 646918      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17804986                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.017657                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.422258                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 273457                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            16586584                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  443893                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              496945                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 4097                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              19648                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 308                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              7478871                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1291                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 4097                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 438898                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles              11335745                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles       468450                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  709772                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             4848014                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              7453539                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                2973                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1435813                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              2739262                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents              1025560                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           6209029                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11347811                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        5030755                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         6317053                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             6101582                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 107447                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts             4517                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts         4519                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3114552                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            2033084                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            470612                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           46493                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          35830                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  7389384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              4480                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                10882045                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5236                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        123960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        87957                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          311                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17804986                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.611180                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.441660                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          14022954     78.76%     78.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1222519      6.87%     85.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            684459      3.84%     89.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            367847      2.07%     91.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            923404      5.19%     96.72% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            268216      1.51%     98.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            146475      0.82%     99.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             79375      0.45%     99.50% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             89737      0.50%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17804986                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5727      0.58%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               55712      5.63%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult              90212      9.12%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   8      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     15.34% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               827350     83.67%     99.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                9857      1.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1871079     17.19%     17.19% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                165      0.00%     17.20% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     17.20% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           2127024     19.55%     36.74% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp            114748      1.05%     37.80% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.80% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           740396      6.80%     44.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9035      0.08%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.68% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5558186     51.08%     95.76% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            461408      4.24%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             10882045                       # Type of FU issued
system.cpu04.iq.rate                         0.604349                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    988866                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.090871                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23285400                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2191790                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2077856                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          17277778                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          5326237                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      5252428                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2804779                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               9066128                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          14090                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        37630                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        12200                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      3651880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 4097                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               7332945                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             3070932                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           7436962                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1133                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             2033084                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             470612                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts             4465                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents               117826                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents             2837756                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1782                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect         1725                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               3507                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            10877962                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5556540                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            4083                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       43098                       # number of nop insts executed
system.cpu04.iew.exec_refs                    6017755                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 298558                       # Number of branches executed
system.cpu04.iew.exec_stores                   461215                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.604123                       # Inst execution rate
system.cpu04.iew.wb_sent                      7334545                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     7330284                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5184453                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6374513                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.407097                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.813310                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        124227                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          4169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            3194                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17784405                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.411124                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.552400                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     16150326     90.81%     90.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       357405      2.01%     92.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       240209      1.35%     94.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       169335      0.95%     95.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       114790      0.65%     95.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        92631      0.52%     96.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        81357      0.46%     96.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        71507      0.40%     97.15% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       506845      2.85%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17784405                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            7311594                       # Number of instructions committed
system.cpu04.commit.committedOps              7311594                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      2453866                       # Number of memory references committed
system.cpu04.commit.loads                     1995454                       # Number of loads committed
system.cpu04.commit.membars                        11                       # Number of memory barriers committed
system.cpu04.commit.branches                   289338                       # Number of branches committed
system.cpu04.commit.fp_insts                  5241425                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 4390783                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              10052                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        41694      0.57%      0.57% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1829979     25.03%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           161      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      2123372     29.04%     54.64% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       738833     10.10%     66.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9000      0.12%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1995465     27.29%     93.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       458413      6.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         7311594                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              506845                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   24703813                       # The number of ROB reads
system.cpu04.rob.rob_writes                  14889776                       # The number of ROB writes
system.cpu04.timesIdled                          8733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                        201227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    2482658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   7269904                       # Number of Instructions Simulated
system.cpu04.committedOps                     7269904                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.476816                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.476816                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.403744                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.403744                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                8499980                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1463532                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 6286454                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                4694151                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  5143                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          306914                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          59.773383                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1459477                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          306976                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.754368                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1637315343                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    59.773383                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.933959                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.933959                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5229220                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5229220                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1231136                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1231136                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       220903                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       220903                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           13                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           11                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1452039                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1452039                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1452039                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1452039                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       769211                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       769211                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       237495                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       237495                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data      1006706                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1006706                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data      1006706                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1006706                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data 113810660091                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total 113810660091                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data  51835382045                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total  51835382045                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        23220                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        20898                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data 165646042136                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total 165646042136                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data 165646042136                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total 165646042136                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2000347                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2000347                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       458398                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       458398                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2458745                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2458745                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2458745                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2458745                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.384539                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.384539                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.518098                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.518098                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.409439                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.409439                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.409439                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.409439                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 147957.660630                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 147957.660630                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 218258.835112                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 218258.835112                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         7740                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 164542.619331                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 164542.619331                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 164542.619331                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 164542.619331                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      8638319                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          232460                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    37.160453                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       207704                       # number of writebacks
system.cpu04.dcache.writebacks::total          207704                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       514744                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       514744                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data       176511                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total       176511                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       691255                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       691255                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       691255                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       691255                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       254467                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       254467                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        60984                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        60984                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       315451                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       315451                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       315451                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       315451                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data  50718319830                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total  50718319830                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data  15038494139                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total  15038494139                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  65756813969                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  65756813969                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  65756813969                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  65756813969                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.127211                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.127211                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.133037                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.133037                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.128298                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.128298                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.128298                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.128298                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 199311.972987                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 199311.972987                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 246597.372081                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 246597.372081                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 208453.338138                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 208453.338138                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 208453.338138                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 208453.338138                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3897                       # number of replacements
system.cpu04.icache.tags.tagsinuse         465.024977                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            606226                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4409                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          137.497392                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle      6375617568                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   465.024977                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.908252                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.908252                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1226513                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1226513                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       606226                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        606226                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       606226                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         606226                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       606226                       # number of overall hits
system.cpu04.icache.overall_hits::total        606226                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         4826                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4826                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         4826                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4826                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         4826                       # number of overall misses
system.cpu04.icache.overall_misses::total         4826                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst    471768544                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total    471768544                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst    471768544                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total    471768544                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst    471768544                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total    471768544                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       611052                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       611052                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       611052                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       611052                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       611052                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       611052                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007898                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007898                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007898                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007898                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007898                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007898                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 97755.603813                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 97755.603813                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 97755.603813                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 97755.603813                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 97755.603813                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 97755.603813                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3897                       # number of writebacks
system.cpu04.icache.writebacks::total            3897                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          417                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          417                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          417                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          417                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          417                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          417                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         4409                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         4409                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         4409                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         4409                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         4409                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         4409                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst    425240308                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total    425240308                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst    425240308                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total    425240308                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst    425240308                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total    425240308                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007215                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007215                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007215                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007215                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007215                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007215                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 96448.244046                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 96448.244046                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 96448.244046                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 96448.244046                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 96448.244046                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 96448.244046                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                323783                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          289879                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            3482                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             207595                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                159221                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           76.697897                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 12221                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5574010                       # DTB read hits
system.cpu05.dtb.read_misses                     5707                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5579717                       # DTB read accesses
system.cpu05.dtb.write_hits                    461249                       # DTB write hits
system.cpu05.dtb.write_misses                     657                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                461906                       # DTB write accesses
system.cpu05.dtb.data_hits                    6035259                       # DTB hits
system.cpu05.dtb.data_misses                     6364                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                6041623                       # DTB accesses
system.cpu05.itb.fetch_hits                    614496                       # ITB hits
system.cpu05.itb.fetch_misses                      95                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                614591                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       18125602                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           121330                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      7627612                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    323783                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           171442                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    17830966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  9325                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                      423                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                275                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         6123                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles         1741                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  614496                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 872                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         17965530                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.424569                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.668904                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               16683983     92.87%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  90584      0.50%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  97479      0.54%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  94521      0.53%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 114379      0.64%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  81082      0.45%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  75435      0.42%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  81565      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 646502      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           17965530                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.017863                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.420820                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 264459                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            16754920                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  439051                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              502737                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 4353                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              19454                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 321                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              7486941                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1376                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 4353                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 430585                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles              11516343                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles       411065                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  709794                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             4893380                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              7458624                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                1271                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1485482                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              2795268                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents               994080                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           6201124                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11337035                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        5034099                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         6302933                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             6082098                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 119026                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts             4536                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts         4555                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3146017                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            2039300                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            475152                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           45207                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          36866                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  7397066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              4491                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                10903019                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5983                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        145422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       101481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          320                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     17965530                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.606885                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.432878                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          14144842     78.73%     78.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1262012      7.02%     85.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            684233      3.81%     89.57% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            368587      2.05%     91.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            925108      5.15%     96.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            270378      1.50%     98.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            144524      0.80%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             79454      0.44%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             86392      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      17965530                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4810      0.48%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               55952      5.64%      6.12% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult              90180      9.09%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                  26      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     15.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               831002     83.73%     98.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               10463      1.05%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1873113     17.18%     17.18% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                163      0.00%     17.18% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     17.18% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           2126378     19.50%     36.68% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp            114758      1.05%     37.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.74% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           736158      6.75%     44.49% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              9041      0.08%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5581334     51.19%     95.76% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            462070      4.24%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             10903019                       # Type of FU issued
system.cpu05.iq.rate                         0.601526                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    992433                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.091024                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         23491163                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2207819                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2081101                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          17278821                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          5339349                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      5247107                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2828629                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               9066819                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          14009                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        45559                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        16349                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      3673784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 4353                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               7304288                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             3318196                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           7444345                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             841                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             2039300                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             475152                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts             4477                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents               127718                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents             3073816                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1861                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1605                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               3466                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            10898988                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5579730                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            4031                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       42788                       # number of nop insts executed
system.cpu05.iew.exec_refs                    6041636                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 302148                       # Number of branches executed
system.cpu05.iew.exec_stores                   461906                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.601304                       # Inst execution rate
system.cpu05.iew.wb_sent                      7335277                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     7328208                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5182814                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 6376013                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.404301                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.812861                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        145124                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          4171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            3173                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17941798                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.406727                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.547004                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     16324803     90.99%     90.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       338797      1.89%     92.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       244476      1.36%     94.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       173176      0.97%     95.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       104196      0.58%     95.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        92713      0.52%     96.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        81607      0.45%     96.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        76086      0.42%     97.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       505944      2.82%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17941798                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            7297422                       # Number of instructions committed
system.cpu05.commit.committedOps              7297422                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      2452544                       # Number of memory references committed
system.cpu05.commit.loads                     1993741                       # Number of loads committed
system.cpu05.commit.membars                        11                       # Number of memory barriers committed
system.cpu05.commit.branches                   291557                       # Number of branches committed
system.cpu05.commit.fp_insts                  5233253                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 4386343                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              10025                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        41291      0.57%      0.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1824565     25.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1993752     27.32%     93.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       458803      6.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         7297422                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              505944                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   24865049                       # The number of ROB reads
system.cpu05.rob.rob_writes                  14906207                       # The number of ROB writes
system.cpu05.timesIdled                          7513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                        160072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    2362539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   7256135                       # Number of Instructions Simulated
system.cpu05.committedOps                     7256135                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.497969                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.497969                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.400325                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.400325                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                8518542                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1461024                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 6270478                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                4684754                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  5539                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          310866                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.713817                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1446325                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          310928                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.651640                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1636840494                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.713817                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.933028                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.933028                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         5236122                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        5236122                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1220114                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1220114                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       217297                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       217297                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           11                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1437411                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1437411                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1437411                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1437411                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       781117                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       781117                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       241494                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       241494                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            1                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data      1022611                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1022611                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data      1022611                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1022611                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data 115610030136                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total 115610030136                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data  53040737840                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total  53040737840                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data 168650767976                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total 168650767976                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data 168650767976                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total 168650767976                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2001231                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2001231                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       458791                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       458791                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2460022                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2460022                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2460022                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2460022                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.390318                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.390318                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.526370                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.526370                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.415692                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.415692                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.415692                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.415692                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 148006.035121                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 148006.035121                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 219635.841222                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 219635.841222                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 164921.722900                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 164921.722900                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 164921.722900                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 164921.722900                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      8805729                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          238351                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    36.944376                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       208172                       # number of writebacks
system.cpu05.dcache.writebacks::total          208172                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       522945                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       522945                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data       179202                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total       179202                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       702147                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       702147                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       702147                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       702147                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       258172                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       258172                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        62292                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        62292                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       320464                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       320464                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       320464                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       320464                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data  51588363942                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total  51588363942                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data  15268107703                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total  15268107703                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  66856471645                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  66856471645                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  66856471645                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  66856471645                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.129007                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.129007                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.135774                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.135774                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.130269                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.130269                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.130269                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.130269                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 199821.684544                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 199821.684544                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 245105.434133                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 245105.434133                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 208623.969135                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 208623.969135                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 208623.969135                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 208623.969135                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3480                       # number of replacements
system.cpu05.icache.tags.tagsinuse         464.071190                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            610107                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3992                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          152.832415                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle      9632778687                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   464.071190                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.906389                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.906389                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1232964                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1232964                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       610107                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        610107                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       610107                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         610107                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       610107                       # number of overall hits
system.cpu05.icache.overall_hits::total        610107                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4379                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4379                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4379                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4379                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4379                       # number of overall misses
system.cpu05.icache.overall_misses::total         4379                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst    396390884                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total    396390884                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst    396390884                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total    396390884                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst    396390884                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total    396390884                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       614486                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       614486                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       614486                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       614486                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       614486                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       614486                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007126                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007126                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007126                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007126                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007126                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007126                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 90520.868691                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 90520.868691                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 90520.868691                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 90520.868691                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 90520.868691                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 90520.868691                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3480                       # number of writebacks
system.cpu05.icache.writebacks::total            3480                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          387                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          387                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          387                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          387                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          387                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          387                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         3992                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         3992                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         3992                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         3992                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         3992                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         3992                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst    352653692                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total    352653692                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst    352653692                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total    352653692                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst    352653692                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total    352653692                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006496                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006496                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006496                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006496                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006496                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006496                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 88340.103206                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 88340.103206                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 88340.103206                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 88340.103206                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 88340.103206                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 88340.103206                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                333320                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          297524                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            3695                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             227844                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165034                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           72.432893                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 12605                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5624440                       # DTB read hits
system.cpu06.dtb.read_misses                     8228                       # DTB read misses
system.cpu06.dtb.read_acv                           4                       # DTB read access violations
system.cpu06.dtb.read_accesses                5632668                       # DTB read accesses
system.cpu06.dtb.write_hits                    462827                       # DTB write hits
system.cpu06.dtb.write_misses                    1069                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                463896                       # DTB write accesses
system.cpu06.dtb.data_hits                    6087267                       # DTB hits
system.cpu06.dtb.data_misses                     9297                       # DTB misses
system.cpu06.dtb.data_acv                           4                       # DTB access violations
system.cpu06.dtb.data_accesses                6096564                       # DTB accesses
system.cpu06.itb.fetch_hits                    625411                       # ITB hits
system.cpu06.itb.fetch_misses                      89                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                625500                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       18183495                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           108871                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      7726415                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    333320                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           177639                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    17872043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 10449                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                447                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         4777                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles         2070                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  625411                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 937                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         17993442                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.429402                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.676897                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               16692458     92.77%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  92625      0.51%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 101194      0.56%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  94796      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 117579      0.65%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  80789      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78111      0.43%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  83033      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 652857      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           17993442                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.018331                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.424914                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 266920                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            16768720                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  443456                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              509397                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 4939                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              20496                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 296                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              7567306                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1142                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 4939                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 437039                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles              11720480                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles       333356                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  717467                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             4780151                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              7534845                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                1799                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1468665                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              2714479                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents               971818                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           6255112                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11440060                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        5126838                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         6313219                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             6112513                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 142599                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts             4568                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts         4590                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3183504                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2065502                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            482211                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           46248                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          38436                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  7470442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              4517                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                10994196                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            4759                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        178816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       123447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          497                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     17993442                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.611011                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.438113                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          14150373     78.64%     78.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1257401      6.99%     85.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            690050      3.84%     89.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            383823      2.13%     91.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            927765      5.16%     96.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            269519      1.50%     98.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            145442      0.81%     99.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             78633      0.44%     99.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             90436      0.50%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      17993442                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  6285      0.63%      0.63% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.63% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.63% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               56204      5.63%      6.26% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult              90776      9.09%     15.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                  11      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     15.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               836253     83.72%     99.07% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                9283      0.93%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1907526     17.35%     17.35% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                172      0.00%     17.35% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     17.35% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           2130588     19.38%     36.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp            114748      1.04%     37.77% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.77% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           733681      6.67%     44.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              9035      0.08%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.53% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5634390     51.25%     95.78% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            464052      4.22%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             10994196                       # Type of FU issued
system.cpu06.iq.rate                         0.604625                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    998812                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.090849                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23624713                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2277086                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2128137                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          17360692                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          5376871                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      5257798                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2883149                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               9109855                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          13981                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        55507                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        22299                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      3705057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 4939                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               7169079                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles             3652513                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           7517828                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             845                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2065502                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             482211                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts             4503                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents               123299                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents             3416939                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         2060                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect         1637                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               3697                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            10990174                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5632688                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            4022                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       42869                       # number of nop insts executed
system.cpu06.iew.exec_refs                    6096584                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 308969                       # Number of branches executed
system.cpu06.iew.exec_stores                   463896                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.604404                       # Inst execution rate
system.cpu06.iew.wb_sent                      7396260                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     7385935                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5218574                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6431293                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.406189                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811435                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        177976                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          4020                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            3410                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17965947                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.408411                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.546497                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     16327986     90.88%     90.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       351048      1.95%     92.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       246063      1.37%     94.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       171256      0.95%     95.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       112587      0.63%     95.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        93257      0.52%     96.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        83460      0.46%     96.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        79168      0.44%     97.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       501122      2.79%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17965947                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            7337487                       # Number of instructions committed
system.cpu06.commit.committedOps              7337487                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      2469907                       # Number of memory references committed
system.cpu06.commit.loads                     2009995                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                   295858                       # Number of branches committed
system.cpu06.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 4424971                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               9723                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        41348      0.56%      0.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1846836     25.17%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2010006     27.39%     93.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       459912      6.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         7337487                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              501122                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   24962348                       # The number of ROB reads
system.cpu06.rob.rob_writes                  15056121                       # The number of ROB writes
system.cpu06.timesIdled                          6661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                        190053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    2296471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   7296143                       # Number of Instructions Simulated
system.cpu06.committedOps                     7296143                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.492206                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.492206                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.401251                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.401251                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                8625801                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1496011                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 6273525                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                4692966                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  6915                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          315874                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.605790                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1462841                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          315936                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.630181                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1636726716                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.605790                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.931340                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.931340                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5286353                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5286353                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1233890                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1233890                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       222679                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       222679                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           11                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1456569                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1456569                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1456569                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1456569                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       788295                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       788295                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       237221                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       237221                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            1                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data      1025516                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1025516                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data      1025516                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1025516                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data 116974911024                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total 116974911024                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data  52673687777                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total  52673687777                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        16254                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data         5805                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data 169648598801                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total 169648598801                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data 169648598801                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total 169648598801                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2022185                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2022185                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       459900                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       459900                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2482085                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2482085                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2482085                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2482085                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.389823                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.389823                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.515810                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.515810                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.413167                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.413167                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.413167                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.413167                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 148389.766552                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 148389.766552                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 222044.792733                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 222044.792733                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         8127                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 165427.549449                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 165427.549449                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 165427.549449                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 165427.549449                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      8789599                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          241956                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    36.327262                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       211492                       # number of writebacks
system.cpu06.dcache.writebacks::total          211492                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       524520                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       524520                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data       175211                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total       175211                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       699731                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       699731                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       699731                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       699731                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       263775                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       263775                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        62010                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        62010                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       325785                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       325785                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       325785                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       325785                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data  51828281109                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total  51828281109                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data  15040152851                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total  15040152851                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  66868433960                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  66868433960                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  66868433960                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  66868433960                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.130441                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.130441                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.134834                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.134834                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.131255                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.131255                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.131255                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.131255                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 196486.706887                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 196486.706887                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 242543.990502                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 242543.990502                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 205253.261998                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 205253.261998                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 205253.261998                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 205253.261998                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3097                       # number of replacements
system.cpu06.icache.tags.tagsinuse         463.409711                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            621350                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3609                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          172.166805                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle     12499984287                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   463.409711                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.905097                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.905097                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1254393                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1254393                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       621350                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        621350                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       621350                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         621350                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       621350                       # number of overall hits
system.cpu06.icache.overall_hits::total        621350                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4042                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4042                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4042                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4042                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4042                       # number of overall misses
system.cpu06.icache.overall_misses::total         4042                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst    436900477                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total    436900477                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst    436900477                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total    436900477                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst    436900477                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total    436900477                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       625392                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       625392                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       625392                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       625392                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       625392                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       625392                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006463                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006463                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006463                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006463                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006463                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006463                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 108090.172439                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 108090.172439                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 108090.172439                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 108090.172439                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 108090.172439                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 108090.172439                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3097                       # number of writebacks
system.cpu06.icache.writebacks::total            3097                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          433                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          433                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          433                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          433                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3609                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3609                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3609                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3609                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3609                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst    383297107                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total    383297107                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst    383297107                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total    383297107                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst    383297107                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total    383297107                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.005771                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.005771                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.005771                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.005771                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.005771                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.005771                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 106205.903851                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 106205.903851                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 106205.903851                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 106205.903851                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 106205.903851                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 106205.903851                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                332845                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          297480                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            3610                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             244968                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                164678                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           67.224291                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 12402                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    5628761                       # DTB read hits
system.cpu07.dtb.read_misses                     8143                       # DTB read misses
system.cpu07.dtb.read_acv                           3                       # DTB read access violations
system.cpu07.dtb.read_accesses                5636904                       # DTB read accesses
system.cpu07.dtb.write_hits                    462504                       # DTB write hits
system.cpu07.dtb.write_misses                    1131                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                463635                       # DTB write accesses
system.cpu07.dtb.data_hits                    6091265                       # DTB hits
system.cpu07.dtb.data_misses                     9274                       # DTB misses
system.cpu07.dtb.data_acv                           3                       # DTB access violations
system.cpu07.dtb.data_accesses                6100539                       # DTB accesses
system.cpu07.itb.fetch_hits                    624290                       # ITB hits
system.cpu07.itb.fetch_misses                      95                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                624385                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       18153797                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           106597                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      7718060                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    332845                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           177080                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    17836839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 10279                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.MiscStallCycles                569                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         4389                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles         2296                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  624290                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 895                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu07.fetch.rateDist::samples         17955841                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.429836                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.677939                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               16656776     92.77%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  93073      0.52%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  99860      0.56%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  94137      0.52%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 118567      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  81028      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  75974      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  83804      0.47%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 652622      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17955841                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.018335                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.425149                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 267684                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            16731585                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  441984                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              509724                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 4854                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              20473                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 296                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              7561665                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1099                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 4854                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 435786                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles              11597110                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles       342880                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  717215                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             4857986                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              7530811                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                2071                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1497600                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              2775443                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents               992867                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           6251720                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11433680                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        5123598                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         6310079                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             6113473                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 138247                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             4565                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         4591                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3189517                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2064435                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            482131                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           45934                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          39941                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  7468086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              4520                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                10998329                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4627                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        175103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       120933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          420                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17955841                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.612521                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.437924                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14110704     78.59%     78.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1257541      7.00%     85.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            690176      3.84%     89.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            374238      2.08%     91.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            940523      5.24%     96.76% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            271457      1.51%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            146818      0.82%     99.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             77635      0.43%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             86749      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17955841                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5093      0.51%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               56209      5.63%      6.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult              90783      9.09%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   6      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     15.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               837572     83.85%     99.08% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                9217      0.92%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1907809     17.35%     17.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                172      0.00%     17.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     17.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           2130371     19.37%     36.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp            114754      1.04%     37.76% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.76% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           733864      6.67%     44.43% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9038      0.08%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5638510     51.27%     95.78% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            463807      4.22%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             10998329                       # Type of FU issued
system.cpu07.iq.rate                         0.605842                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    998880                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.090821                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         23572993                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2274735                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2128211                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          17383013                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          5373161                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      5256531                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2874944                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               9122261                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          13983                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        54200                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        22139                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      3710157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 4854                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               7049375                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             3622967                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           7515343                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1119                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2064435                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             482131                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts             4506                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents               114321                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents             3394852                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         2003                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1583                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               3586                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            10993755                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5636938                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            4574                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       42737                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6100573                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 308842                       # Number of branches executed
system.cpu07.iew.exec_stores                   463635                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.605590                       # Inst execution rate
system.cpu07.iew.wb_sent                      7394981                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     7384742                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 5200522                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6402083                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.406788                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812317                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        174024                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          4100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            3325                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17928631                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.409332                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.551048                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     16299915     90.92%     90.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       344799      1.92%     92.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       243692      1.36%     94.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       171894      0.96%     95.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       108409      0.60%     95.76% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        94565      0.53%     96.29% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        81948      0.46%     96.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        74519      0.42%     97.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       508890      2.84%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17928631                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7338767                       # Number of instructions committed
system.cpu07.commit.committedOps              7338767                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      2470227                       # Number of memory references committed
system.cpu07.commit.loads                     2010235                       # Number of loads committed
system.cpu07.commit.membars                        11                       # Number of memory barriers committed
system.cpu07.commit.branches                   296258                       # Number of branches committed
system.cpu07.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 4426171                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               9883                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        41268      0.56%      0.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1847876     25.18%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2010246     27.39%     93.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       459992      6.27%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7338767                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              508890                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   24914761                       # The number of ROB reads
system.cpu07.rob.rob_writes                  15050281                       # The number of ROB writes
system.cpu07.timesIdled                          6916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                        197956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    2326633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7297503                       # Number of Instructions Simulated
system.cpu07.committedOps                     7297503                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.487672                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.487672                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.401982                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.401982                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                8629281                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1496539                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 6272734                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                4691836                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  7743                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          312740                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.621019                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1461249                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          312802                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.671482                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1637611398                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.621019                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.931578                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.931578                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5282615                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5282615                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1233432                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1233432                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       219419                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       219419                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           11                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1452851                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1452851                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1452851                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1452851                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       788102                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       788102                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       240561                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       240561                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            1                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data      1028663                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1028663                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data      1028663                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1028663                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data 116626832775                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total 116626832775                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data  53272863046                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total  53272863046                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data 169899695821                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total 169899695821                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data 169899695821                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total 169899695821                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2021534                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2021534                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       459980                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       459980                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2481514                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2481514                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2481514                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2481514                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.389853                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.389853                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.522981                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.522981                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.414530                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.414530                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.414530                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.414530                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 147984.439546                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 147984.439546                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 221452.617199                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 221452.617199                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 165165.555504                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 165165.555504                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 165165.555504                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 165165.555504                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      8678915                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          239572                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    36.226750                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       213148                       # number of writebacks
system.cpu07.dcache.writebacks::total          213148                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       526310                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       526310                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data       178292                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total       178292                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       704602                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       704602                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       704602                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       704602                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       261792                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       261792                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        62269                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        62269                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       324061                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       324061                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       324061                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       324061                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data  51441341868                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total  51441341868                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data  15150384263                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total  15150384263                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  66591726131                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  66591726131                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  66591726131                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  66591726131                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.129502                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.129502                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.135373                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.135373                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.130590                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.130590                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.130590                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.130590                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 196496.997112                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 196496.997112                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 243305.404985                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 243305.404985                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 205491.330740                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 205491.330740                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 205491.330740                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 205491.330740                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3084                       # number of replacements
system.cpu07.icache.tags.tagsinuse         463.299351                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            620272                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3596                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          172.489433                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle     12499983126                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   463.299351                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.904882                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.904882                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1252136                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1252136                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       620272                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        620272                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       620272                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         620272                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       620272                       # number of overall hits
system.cpu07.icache.overall_hits::total        620272                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         3998                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         3998                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         3998                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         3998                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         3998                       # number of overall misses
system.cpu07.icache.overall_misses::total         3998                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst    443046823                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total    443046823                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst    443046823                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total    443046823                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst    443046823                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total    443046823                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       624270                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       624270                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       624270                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       624270                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       624270                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       624270                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006404                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006404                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006404                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006404                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006404                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006404                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 110817.114307                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 110817.114307                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 110817.114307                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 110817.114307                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 110817.114307                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 110817.114307                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3084                       # number of writebacks
system.cpu07.icache.writebacks::total            3084                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          402                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          402                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          402                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          402                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          402                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          402                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3596                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3596                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3596                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3596                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3596                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3596                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst    389650111                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total    389650111                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst    389650111                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total    389650111                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst    389650111                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total    389650111                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.005760                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.005760                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.005760                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.005760                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.005760                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.005760                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 108356.538098                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 108356.538098                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 108356.538098                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 108356.538098                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 108356.538098                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 108356.538098                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                328803                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          293484                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            3723                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             219629                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                161381                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           73.478912                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 12380                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    5604757                       # DTB read hits
system.cpu08.dtb.read_misses                     5480                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                5610237                       # DTB read accesses
system.cpu08.dtb.write_hits                    461399                       # DTB write hits
system.cpu08.dtb.write_misses                     632                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                462031                       # DTB write accesses
system.cpu08.dtb.data_hits                    6066156                       # DTB hits
system.cpu08.dtb.data_misses                     6112                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                6072268                       # DTB accesses
system.cpu08.itb.fetch_hits                    619261                       # ITB hits
system.cpu08.itb.fetch_misses                      88                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                619349                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       18208312                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           128057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      7683355                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    328803                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           173761                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    17885391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  9887                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                322                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         5457                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles         1441                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  619261                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 903                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         18025621                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.426246                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.672772                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               16734588     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  93819      0.52%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  98061      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  94787      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 112341      0.62%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  80530      0.45%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  75978      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82965      0.46%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 652552      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           18025621                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.018058                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.421970                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 270830                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            16801629                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  447433                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              501070                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 4649                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              20650                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 303                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              7537949                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1186                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 4649                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 437708                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles              11517120                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles       427842                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  715560                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             4922732                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              7508632                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                1948                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1490503                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              2780075                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents              1045521                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           6245921                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11416819                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        5093581                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         6323235                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             6118359                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 127562                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts             4585                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts         4588                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3143620                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2051271                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            475461                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           46042                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          37178                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  7443684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              4543                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10964303                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5999                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        151025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       110637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          384                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     18025621                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.608262                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.436920                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          14199030     78.77%     78.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1250042      6.93%     85.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            689653      3.83%     89.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            371516      2.06%     91.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            933299      5.18%     96.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            266836      1.48%     98.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            144823      0.80%     99.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             79283      0.44%     99.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             91139      0.51%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      18025621                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5719      0.58%      0.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               55735      5.61%      6.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult              90532      9.11%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     15.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               832064     83.72%     99.01% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                9827      0.99%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1895805     17.29%     17.29% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                172      0.00%     17.29% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     17.29% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           2132841     19.45%     36.74% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp            114750      1.05%     37.79% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     37.79% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           737357      6.73%     44.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9038      0.08%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.60% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5612130     51.19%     95.78% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            462206      4.22%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10964303                       # Type of FU issued
system.cpu08.iq.rate                         0.602159                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    993877                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.090647                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         23605713                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2242005                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2107886                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          17348390                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          5357436                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      5261581                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2856102                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               9102074                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          14023                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        46251                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        16172                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      3692845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 4649                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               7470679                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles             3105856                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           7490954                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1210                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2051271                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             475461                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts             4529                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents               123413                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents             2864392                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         2024                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1688                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               3712                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            10959764                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5610248                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            4539                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       42727                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6072279                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 305917                       # Number of branches executed
system.cpu08.iew.exec_stores                   462031                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.601910                       # Inst execution rate
system.cpu08.iew.wb_sent                      7376636                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     7369467                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5209412                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6406456                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.404731                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813150                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        150044                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          4159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            3429                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     18001509                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.407660                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.546217                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     16360635     90.88%     90.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       359152      2.00%     92.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       243268      1.35%     94.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       167928      0.93%     95.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       114887      0.64%     95.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        92521      0.51%     96.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        83093      0.46%     96.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71889      0.40%     97.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       508136      2.82%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     18001509                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            7338494                       # Number of instructions committed
system.cpu08.commit.committedOps              7338494                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      2464309                       # Number of memory references committed
system.cpu08.commit.loads                     2005020                       # Number of loads committed
system.cpu08.commit.membars                        11                       # Number of memory barriers committed
system.cpu08.commit.branches                   295418                       # Number of branches committed
system.cpu08.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 4418021                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              10002                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        41296      0.56%      0.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1845762     25.15%     25.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      2127820     29.00%     54.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp       114677      1.56%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2005031     27.32%     93.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       459289      6.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         7338494                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              508136                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   24968079                       # The number of ROB reads
system.cpu08.rob.rob_writes                  14998684                       # The number of ROB writes
system.cpu08.timesIdled                          7733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                        182691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    2279095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   7297202                       # Number of Instructions Simulated
system.cpu08.committedOps                     7297202                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.495246                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.495246                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.400762                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.400762                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                8587313                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1483576                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 6286183                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                4699541                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  5568                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          311990                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.600941                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1464372                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          312052                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            4.692718                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1637519679                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.600941                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931265                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931265                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         5261015                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        5261015                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1237103                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1237103                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       218752                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       218752                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1455855                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1455855                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1455855                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1455855                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       775513                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       775513                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data       240525                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       240525                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            1                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data      1016038                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1016038                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data      1016038                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1016038                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data 115721504712                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total 115721504712                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data  52386379717                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total  52386379717                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data 168107884429                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total 168107884429                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data 168107884429                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total 168107884429                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2012616                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2012616                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       459277                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       459277                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2471893                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2471893                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2471893                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2471893                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.385326                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.385326                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.523704                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.523704                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.411036                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.411036                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.411036                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.411036                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 149219.297049                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 149219.297049                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 217800.144338                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 217800.144338                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 165454.327918                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 165454.327918                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 165454.327918                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 165454.327918                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      8763226                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          238131                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    36.800022                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       211722                       # number of writebacks
system.cpu08.dcache.writebacks::total          211722                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       516759                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       516759                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data       177935                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total       177935                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       694694                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       694694                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       694694                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       694694                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       258754                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       258754                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        62590                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        62590                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       321344                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       321344                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       321344                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       321344                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data  51420594798                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total  51420594798                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data  15339416095                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total  15339416095                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  66760010893                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  66760010893                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  66760010893                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  66760010893                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.128566                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.128566                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.136279                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.136279                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.129999                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.129999                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.129999                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.129999                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 198723.864358                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 198723.864358                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 245077.745566                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 245077.745566                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 207752.473651                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 207752.473651                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 207752.473651                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 207752.473651                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3631                       # number of replacements
system.cpu08.icache.tags.tagsinuse         462.499057                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            614700                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4143                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          148.370746                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle     17783531586                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   462.499057                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.903318                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.903318                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1242645                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1242645                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       614700                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        614700                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       614700                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         614700                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       614700                       # number of overall hits
system.cpu08.icache.overall_hits::total        614700                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4551                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4551                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4551                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4551                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4551                       # number of overall misses
system.cpu08.icache.overall_misses::total         4551                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst    435330844                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total    435330844                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst    435330844                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total    435330844                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst    435330844                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total    435330844                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       619251                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       619251                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       619251                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       619251                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       619251                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       619251                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.007349                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007349                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.007349                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007349                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.007349                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007349                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 95656.085256                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 95656.085256                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 95656.085256                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 95656.085256                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 95656.085256                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 95656.085256                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3631                       # number of writebacks
system.cpu08.icache.writebacks::total            3631                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          408                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          408                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          408                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4143                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4143                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4143                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4143                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4143                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4143                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst    386796400                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total    386796400                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst    386796400                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total    386796400                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst    386796400                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total    386796400                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006690                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006690                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006690                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006690                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006690                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006690                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 93361.428916                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 93361.428916                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 93361.428916                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 93361.428916                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 93361.428916                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 93361.428916                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                323409                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          289413                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            3472                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             213713                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                159047                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           74.420835                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 12243                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5585591                       # DTB read hits
system.cpu09.dtb.read_misses                     5683                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5591274                       # DTB read accesses
system.cpu09.dtb.write_hits                    461524                       # DTB write hits
system.cpu09.dtb.write_misses                     625                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                462149                       # DTB write accesses
system.cpu09.dtb.data_hits                    6047115                       # DTB hits
system.cpu09.dtb.data_misses                     6308                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                6053423                       # DTB accesses
system.cpu09.itb.fetch_hits                    614459                       # ITB hits
system.cpu09.itb.fetch_misses                      97                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                614556                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       18087364                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           133011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      7624902                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    323409                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171290                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    17769883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  9317                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                      520                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.MiscStallCycles                954                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         6085                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles         2254                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  614459                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 897                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17917375                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.425559                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.670706                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               16636567     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  90244      0.50%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  97307      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  94702      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 113527      0.63%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  82046      0.46%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  75239      0.42%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  81778      0.46%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 645965      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17917375                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.017880                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.421560                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 272874                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            16698451                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  440365                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              501319                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 4356                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              19514                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 312                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              7485521                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1302                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 4356                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 439211                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles              11429748                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles       434351                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  710181                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             4899518                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              7456652                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                3646                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1480808                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              2820229                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents               978486                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           6199271                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11333677                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        5031923                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         6301751                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             6082302                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 116969                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             4574                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         4589                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3136034                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2038691                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            475175                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           44764                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          37419                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  7394663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              4532                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                10914155                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5716                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        142748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        98595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          344                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17917375                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.609138                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.436548                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14101077     78.70%     78.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1257818      7.02%     85.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            678770      3.79%     89.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            368717      2.06%     91.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            928844      5.18%     96.75% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            270776      1.51%     98.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            143787      0.80%     99.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             80020      0.45%     99.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             87566      0.49%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17917375                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  5278      0.53%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               56284      5.64%      6.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult              90234      9.05%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                  37      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     15.22% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               835139     83.71%     98.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               10638      1.07%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1872947     17.16%     17.16% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                165      0.00%     17.16% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     17.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           2126143     19.48%     36.64% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp            114758      1.05%     37.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.69% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           735816      6.74%     44.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              9040      0.08%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.52% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5592972     51.25%     95.76% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            462310      4.24%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             10914155                       # Type of FU issued
system.cpu09.iq.rate                         0.603413                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    997610                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.091405                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23431300                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2205526                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2081284                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          17317711                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          5336598                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      5246121                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2822728                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               9089033                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          14006                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        44899                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        16332                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      3686065                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 4356                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               7286421                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles             3238075                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           7442067                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             676                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2038691                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             475175                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             4518                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents               125770                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents             2996076                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1807                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1657                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               3464                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            10909904                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5591276                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            4251                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       42872                       # number of nop insts executed
system.cpu09.iew.exec_refs                    6053425                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 302146                       # Number of branches executed
system.cpu09.iew.exec_stores                   462149                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.603178                       # Inst execution rate
system.cpu09.iew.wb_sent                      7334405                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7327405                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5187516                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 6382100                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.405112                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812823                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        142361                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          4188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            3170                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17894009                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.407830                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.549798                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16278582     90.97%     90.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       339329      1.90%     92.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       243333      1.36%     94.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       172455      0.96%     95.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       102790      0.57%     95.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        92640      0.52%     96.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        81667      0.46%     96.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        75709      0.42%     97.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       507504      2.84%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17894009                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7297717                       # Number of instructions committed
system.cpu09.commit.committedOps              7297717                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2452635                       # Number of memory references committed
system.cpu09.commit.loads                     1993792                       # Number of loads committed
system.cpu09.commit.membars                        11                       # Number of memory barriers committed
system.cpu09.commit.branches                   291642                       # Number of branches committed
system.cpu09.commit.fp_insts                  5233276                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 4386621                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              10059                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        41274      0.57%      0.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1824786     25.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      2121080     29.06%     54.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1993803     27.32%     93.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       458843      6.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7297717                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              507504                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   24813102                       # The number of ROB reads
system.cpu09.rob.rob_writes                  14900919                       # The number of ROB writes
system.cpu09.timesIdled                          8011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                        169989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    2399860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7256447                       # Number of Instructions Simulated
system.cpu09.committedOps                     7256447                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.492592                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.492592                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.401189                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.401189                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8530220                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1461279                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 6269215                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                4683645                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  6272                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          308964                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.452469                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1448115                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          309025                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.686077                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1637538255                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.452469                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928945                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928945                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5234201                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5234201                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1221103                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1221103                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       219142                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       219142                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           11                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1440245                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1440245                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1440245                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1440245                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       779743                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       779743                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       239689                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       239689                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            1                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data      1019432                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1019432                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data      1019432                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1019432                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data 115456887270                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total 115456887270                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data  52780664995                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total  52780664995                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        16254                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data 168237552265                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total 168237552265                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data 168237552265                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total 168237552265                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2000846                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2000846                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       458831                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       458831                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      2459677                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2459677                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      2459677                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2459677                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.389707                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.389707                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.522391                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.522391                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.414458                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.414458                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.414458                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.414458                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 148070.437657                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 148070.437657                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 220204.786181                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 220204.786181                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         8127                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 165030.676166                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 165030.676166                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 165030.676166                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 165030.676166                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      8820821                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          238446                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    36.992950                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       209669                       # number of writebacks
system.cpu09.dcache.writebacks::total          209669                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       522682                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       522682                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data       178060                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total       178060                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       700742                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       700742                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       700742                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       700742                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       257061                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       257061                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        61629                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        61629                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       318690                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       318690                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       318690                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       318690                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data  51572707857                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total  51572707857                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data  15140473000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total  15140473000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  66713180857                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  66713180857                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  66713180857                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  66713180857                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.128476                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.128476                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.134317                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.134317                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.129566                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.129566                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.129566                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.129566                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 200624.395988                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 200624.395988                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 245671.242435                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 245671.242435                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 209335.658028                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 209335.658028                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 209335.658028                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 209335.658028                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3469                       # number of replacements
system.cpu09.icache.tags.tagsinuse         462.595347                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            610058                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3981                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          153.242401                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle      9632811195                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   462.595347                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.903507                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.903507                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1232863                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1232863                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       610058                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        610058                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       610058                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         610058                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       610058                       # number of overall hits
system.cpu09.icache.overall_hits::total        610058                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4383                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4383                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4383                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4383                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4383                       # number of overall misses
system.cpu09.icache.overall_misses::total         4383                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    419701437                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    419701437                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    419701437                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    419701437                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    419701437                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    419701437                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       614441                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       614441                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       614441                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       614441                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       614441                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       614441                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.007133                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007133                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.007133                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.007133                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 95756.659138                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 95756.659138                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 95756.659138                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 95756.659138                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 95756.659138                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 95756.659138                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3469                       # number of writebacks
system.cpu09.icache.writebacks::total            3469                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          402                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          402                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          402                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          402                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          402                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          402                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3981                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3981                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3981                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3981                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3981                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3981                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst    374243643                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total    374243643                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst    374243643                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total    374243643                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst    374243643                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total    374243643                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006479                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006479                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006479                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006479                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006479                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006479                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 94007.446119                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 94007.446119                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 94007.446119                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 94007.446119                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 94007.446119                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 94007.446119                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                333514                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          298031                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            3614                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             235189                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                164873                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           70.102343                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 12462                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    5615545                       # DTB read hits
system.cpu10.dtb.read_misses                     8582                       # DTB read misses
system.cpu10.dtb.read_acv                           2                       # DTB read access violations
system.cpu10.dtb.read_accesses                5624127                       # DTB read accesses
system.cpu10.dtb.write_hits                    462577                       # DTB write hits
system.cpu10.dtb.write_misses                    1175                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                463752                       # DTB write accesses
system.cpu10.dtb.data_hits                    6078122                       # DTB hits
system.cpu10.dtb.data_misses                     9757                       # DTB misses
system.cpu10.dtb.data_acv                           2                       # DTB access violations
system.cpu10.dtb.data_accesses                6087879                       # DTB accesses
system.cpu10.itb.fetch_hits                    625232                       # ITB hits
system.cpu10.itb.fetch_misses                      86                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                625318                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       18155309                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           112993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      7728977                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    333514                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           177335                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17833576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 10403                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                513                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         4539                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles         2610                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  625232                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 941                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         17959442                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.430357                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.678482                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               16657510     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  92525      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 101978      0.57%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  94807      0.53%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 117936      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  80506      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78550      0.44%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  82539      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 653091      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           17959442                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.018370                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.425714                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 269641                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            16731427                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  443165                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              510283                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 4916                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              20583                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 294                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7572680                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1122                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 4916                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 439697                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles              11677229                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles       344731                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  717834                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             4775025                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7541242                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                2714                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1461400                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              2717455                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents               972594                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           6260737                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11448771                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        5132242                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         6316526                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             6113557                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 147180                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts             4593                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts         4624                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3184630                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            2066768                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            482179                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46273                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          39025                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7476295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              4548                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10988395                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            4547                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        183218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       127348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          441                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     17959442                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.611845                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.438168                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          14117412     78.61%     78.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1255582      6.99%     85.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            690482      3.84%     89.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            386157      2.15%     91.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            926045      5.16%     96.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            269990      1.50%     98.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            146220      0.81%     99.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             78504      0.44%     99.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             89050      0.50%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      17959442                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  6061      0.61%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               56152      5.64%      6.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult              90004      9.04%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                  27      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     15.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               833928     83.80%     99.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                8914      0.90%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1909945     17.38%     17.38% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                172      0.00%     17.38% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           2130974     19.39%     36.78% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            114748      1.04%     37.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     37.82% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           733798      6.68%     44.50% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              9041      0.08%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.58% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5625829     51.20%     95.78% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            463884      4.22%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10988395                       # Type of FU issued
system.cpu10.iq.rate                         0.605244                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    995086                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.090558                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         23559554                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2282319                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2131015                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          17376311                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          5381934                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      5258320                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2865737                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               9117740                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          14003                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        56512                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        22177                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      3695413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 4916                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               7109680                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             3674897                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7523637                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             897                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             2066768                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             482179                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts             4534                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents               122676                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents             3439978                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         2045                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1584                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               3629                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            10984215                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5624160                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            4180                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       42794                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6087912                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 309492                       # Number of branches executed
system.cpu10.iew.exec_stores                   463752                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.605014                       # Inst execution rate
system.cpu10.iew.wb_sent                      7400321                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     7389335                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5217812                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6427182                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.407007                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811835                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        182395                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          4107                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            3329                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17931355                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.409276                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.548473                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16295099     90.87%     90.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       349187      1.95%     92.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       245654      1.37%     94.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       171868      0.96%     95.15% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       112662      0.63%     95.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        92492      0.52%     96.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        83117      0.46%     96.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        79235      0.44%     97.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       502041      2.80%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17931355                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            7338882                       # Number of instructions committed
system.cpu10.commit.committedOps              7338882                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2470258                       # Number of memory references committed
system.cpu10.commit.loads                     2010256                       # Number of loads committed
system.cpu10.commit.membars                        11                       # Number of memory barriers committed
system.cpu10.commit.branches                   296293                       # Number of branches committed
system.cpu10.commit.fp_insts                  5240814                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4426279                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               9897                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        41261      0.56%      0.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1847967     25.18%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2010267     27.39%     93.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       460002      6.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         7338882                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              502041                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24932144                       # The number of ROB reads
system.cpu10.rob.rob_writes                  15068213                       # The number of ROB writes
system.cpu10.timesIdled                          6840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                        195867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    2325649                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   7297625                       # Number of Instructions Simulated
system.cpu10.committedOps                     7297625                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.487838                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.487838                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.401955                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.401955                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                8619984                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1498525                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 6274323                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                4693901                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  8231                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          312911                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.382824                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1468394                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          312972                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.691774                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1637533611                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.382824                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927857                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927857                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5286316                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5286316                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1238597                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1238597                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       223029                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       223029                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1461626                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1461626                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1461626                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1461626                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       784478                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       784478                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       236961                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       236961                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            1                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data      1021439                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1021439                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data      1021439                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1021439                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data 116642409912                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 116642409912                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data  52975785475                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  52975785475                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        16254                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data 169618195387                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 169618195387                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data 169618195387                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 169618195387                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      2023075                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      2023075                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       459990                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       459990                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2483065                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2483065                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2483065                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2483065                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.387765                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.387765                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.515144                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.515144                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.411362                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.411362                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.411362                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.411362                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 148687.929951                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 148687.929951                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 223563.309891                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 223563.309891                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         8127                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 166058.076289                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 166058.076289                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 166058.076289                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 166058.076289                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      8757524                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          240161                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    36.465221                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       211512                       # number of writebacks
system.cpu10.dcache.writebacks::total          211512                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       522098                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       522098                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data       175137                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       175137                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       697235                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       697235                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       697235                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       697235                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       262380                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       262380                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        61824                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        61824                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       324204                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       324204                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       324204                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       324204                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data  51601586571                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  51601586571                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data  15075310462                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  15075310462                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  66676897033                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  66676897033                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  66676897033                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  66676897033                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.129694                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.129694                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.134403                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.134403                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.130566                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.130566                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.130566                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.130566                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 196667.377738                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 196667.377738                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 243842.366427                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 243842.366427                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 205663.400307                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 205663.400307                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 205663.400307                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 205663.400307                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3083                       # number of replacements
system.cpu10.icache.tags.tagsinuse         462.362510                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            621175                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3595                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          172.788595                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle     12499984287                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   462.362510                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.903052                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.903052                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1254017                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1254017                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       621175                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        621175                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       621175                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         621175                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       621175                       # number of overall hits
system.cpu10.icache.overall_hits::total        621175                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4036                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4036                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4036                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4036                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4036                       # number of overall misses
system.cpu10.icache.overall_misses::total         4036                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst    448663723                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total    448663723                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst    448663723                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total    448663723                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst    448663723                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total    448663723                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       625211                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       625211                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       625211                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       625211                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       625211                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       625211                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006455                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006455                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006455                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006455                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006455                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006455                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 111165.441774                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 111165.441774                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 111165.441774                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 111165.441774                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 111165.441774                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 111165.441774                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3083                       # number of writebacks
system.cpu10.icache.writebacks::total            3083                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          441                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          441                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          441                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          441                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          441                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          441                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         3595                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         3595                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         3595                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         3595                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         3595                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         3595                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst    393532477                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total    393532477                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst    393532477                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total    393532477                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst    393532477                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total    393532477                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005750                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005750                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005750                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005750                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005750                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005750                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 109466.613908                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 109466.613908                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 109466.613908                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 109466.613908                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 109466.613908                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 109466.613908                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                333643                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          297869                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            3681                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             244494                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165269                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           67.596342                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 12622                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    5612194                       # DTB read hits
system.cpu11.dtb.read_misses                     8058                       # DTB read misses
system.cpu11.dtb.read_acv                           8                       # DTB read access violations
system.cpu11.dtb.read_accesses                5620252                       # DTB read accesses
system.cpu11.dtb.write_hits                    462672                       # DTB write hits
system.cpu11.dtb.write_misses                    1257                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                463929                       # DTB write accesses
system.cpu11.dtb.data_hits                    6074866                       # DTB hits
system.cpu11.dtb.data_misses                     9315                       # DTB misses
system.cpu11.dtb.data_acv                           8                       # DTB access violations
system.cpu11.dtb.data_accesses                6084181                       # DTB accesses
system.cpu11.itb.fetch_hits                    625526                       # ITB hits
system.cpu11.itb.fetch_misses                      92                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                625618                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       18134192                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           111284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      7725995                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    333643                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           177891                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    17808997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 10493                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                       37                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.MiscStallCycles                564                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         4191                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles         1746                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  625526                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 926                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.rateDist::samples         17932075                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.430848                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.679969                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               16632248     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  92727      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  99929      0.56%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  94332      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 118501      0.66%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  80926      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  76070      0.42%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  83376      0.46%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 653966      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17932075                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.018399                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.426046                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 266897                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            16707776                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  444193                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              508239                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 4960                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              20429                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 297                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              7566136                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1131                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 4960                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 435705                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles              11525968                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles       345902                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  717680                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             4901850                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              7534105                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                1515                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1486631                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              2800105                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents              1009973                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           6253664                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11438137                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        5126806                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         6311328                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             6112729                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 140935                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts             4589                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts         4610                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3186875                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2065296                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            482715                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           45990                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          39115                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7470996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              4540                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                10982704                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            4944                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        179086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       123690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          502                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17932075                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.612461                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.437609                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14089410     78.57%     78.57% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1258602      7.02%     85.59% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            690882      3.85%     89.44% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            374139      2.09%     91.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            936817      5.22%     96.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            271725      1.52%     98.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            146521      0.82%     99.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             76930      0.43%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             87049      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17932075                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  5084      0.51%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               56265      5.65%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult              90555      9.09%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   1      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     15.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               834768     83.81%     99.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                9302      0.93%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1908410     17.38%     17.38% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                172      0.00%     17.38% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           2130517     19.40%     36.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            114756      1.04%     37.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           733853      6.68%     44.50% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              9039      0.08%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.59% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5621870     51.19%     95.77% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            464083      4.23%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             10982704                       # Type of FU issued
system.cpu11.iq.rate                         0.605635                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    995975                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.090686                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         23538166                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2278286                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2128656                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          17360236                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          5376518                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      5256792                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2869075                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               9109600                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          13978                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        55247                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        22784                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      3693991                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 4960                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               6986912                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles             3615840                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           7518321                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts            1052                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2065296                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             482715                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts             4526                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents               114779                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             3388199                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         2057                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect         1602                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               3659                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            10978053                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5620283                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            4651                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       42785                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6084212                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 308932                       # Number of branches executed
system.cpu11.iew.exec_stores                   463929                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.605379                       # Inst execution rate
system.cpu11.iew.wb_sent                      7395756                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     7385448                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 5202538                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 6404828                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.407266                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812284                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        177702                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          4038                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            3395                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17904555                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.409827                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.551957                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     16276638     90.91%     90.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       343518      1.92%     92.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       244396      1.36%     94.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       172303      0.96%     95.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       107259      0.60%     95.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        95207      0.53%     96.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        82139      0.46%     96.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        74108      0.41%     97.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       508987      2.84%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17904555                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7337776                       # Number of instructions committed
system.cpu11.commit.committedOps              7337776                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2469980                       # Number of memory references committed
system.cpu11.commit.loads                     2010049                       # Number of loads committed
system.cpu11.commit.membars                        11                       # Number of memory barriers committed
system.cpu11.commit.branches                   295948                       # Number of branches committed
system.cpu11.commit.fp_insts                  5240812                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 4425242                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               9759                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        41330      0.56%      0.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1847070     25.17%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2010060     27.39%     93.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       459931      6.27%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7337776                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              508987                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   24892781                       # The number of ROB reads
system.cpu11.rob.rob_writes                  15056116                       # The number of ROB writes
system.cpu11.timesIdled                          6757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                        202117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    2345177                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7296450                       # Number of Instructions Simulated
system.cpu11.committedOps                     7296450                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.485345                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.485345                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.402359                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.402359                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8613667                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1496662                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 6273054                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                4691881                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  7891                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          312553                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.442418                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1461669                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          312615                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.675620                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1637170218                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.442418                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.928788                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.928788                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5282239                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5282239                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1233925                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1233925                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       218762                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       218762                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           10                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1452687                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1452687                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1452687                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1452687                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       787601                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       787601                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       241157                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       241157                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data      1028758                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1028758                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data      1028758                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1028758                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data 116254149453                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 116254149453                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data  53490308113                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  53490308113                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        13932                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data 169744457566                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 169744457566                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data 169744457566                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 169744457566                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2021526                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2021526                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       459919                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       459919                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2481445                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2481445                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2481445                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2481445                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.389607                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.389607                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.524347                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.524347                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.414580                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.414580                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.414580                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.414580                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 147605.385789                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 147605.385789                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 221806.989277                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 221806.989277                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         6966                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 164999.404686                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 164999.404686                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 164999.404686                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 164999.404686                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      8645213                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          238668                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    36.222757                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       214552                       # number of writebacks
system.cpu11.dcache.writebacks::total          214552                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       525803                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       525803                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data       178969                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       178969                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       704772                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       704772                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       704772                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       704772                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       261798                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       261798                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        62188                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        62188                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            2                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       323986                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       323986                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       323986                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       323986                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data  51294614688                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  51294614688                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data  15174323490                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  15174323490                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  66468938178                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  66468938178                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  66468938178                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  66468938178                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.129505                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.129505                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.135215                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.135215                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.130563                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.130563                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.130563                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.130563                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 195932.034194                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 195932.034194                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 244007.260082                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 244007.260082                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         5805                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 205159.908694                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 205159.908694                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 205159.908694                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 205159.908694                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3054                       # number of replacements
system.cpu11.icache.tags.tagsinuse         462.222956                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            621506                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3566                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          174.286596                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle     12499984287                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   462.222956                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.902779                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.902779                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1254574                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1254574                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       621506                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        621506                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       621506                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         621506                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       621506                       # number of overall hits
system.cpu11.icache.overall_hits::total        621506                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         3998                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3998                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         3998                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3998                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         3998                       # number of overall misses
system.cpu11.icache.overall_misses::total         3998                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    456464499                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    456464499                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    456464499                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    456464499                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    456464499                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    456464499                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       625504                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       625504                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       625504                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       625504                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       625504                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       625504                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.006392                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006392                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.006392                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006392                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.006392                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006392                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 114173.211356                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 114173.211356                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 114173.211356                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 114173.211356                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 114173.211356                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 114173.211356                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3054                       # number of writebacks
system.cpu11.icache.writebacks::total            3054                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          432                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          432                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          432                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          432                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          432                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          432                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         3566                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         3566                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         3566                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         3566                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         3566                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         3566                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst    400619238                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total    400619238                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst    400619238                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total    400619238                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst    400619238                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total    400619238                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005701                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005701                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005701                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005701                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005701                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005701                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 112344.149748                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 112344.149748                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 112344.149748                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 112344.149748                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 112344.149748                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 112344.149748                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                327934                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          293192                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            3621                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             199461                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                160833                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.633808                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 12082                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            27                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             27                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    5612356                       # DTB read hits
system.cpu12.dtb.read_misses                     5398                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                5617754                       # DTB read accesses
system.cpu12.dtb.write_hits                    461511                       # DTB write hits
system.cpu12.dtb.write_misses                     461                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                461972                       # DTB write accesses
system.cpu12.dtb.data_hits                    6073867                       # DTB hits
system.cpu12.dtb.data_misses                     5859                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                6079726                       # DTB accesses
system.cpu12.itb.fetch_hits                    618265                       # ITB hits
system.cpu12.itb.fetch_misses                      90                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                618355                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       18181986                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           131167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      7676854                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    327934                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           172915                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    17846433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  9693                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                        7                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                483                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         5310                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles         1609                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  618265                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 911                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.rateDist::samples         17989865                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.426732                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.673921                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               16700446     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  93336      0.52%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  98341      0.55%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  94557      0.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 111918      0.62%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  80466      0.45%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  75554      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  82137      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 653110      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           17989865                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.018036                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.422223                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 271571                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            16765700                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  447795                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              500236                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 4553                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              20558                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 302                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              7535700                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1140                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 4553                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 439196                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles              11531782                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles       444763                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  715261                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             4854300                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7506991                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                2981                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1470078                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              2702979                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents              1057992                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           6244270                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11413117                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        5091680                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         6321434                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             6118755                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 125515                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts             4539                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts         4538                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3141998                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2051605                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            475465                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           45572                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          36822                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  7442852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              4490                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                10971676                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5825                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        149579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       108002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          298                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     17989865                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.609881                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.438184                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14163726     78.73%     78.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1244317      6.92%     85.65% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            691290      3.84%     89.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            373990      2.08%     91.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            934617      5.20%     96.77% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            267553      1.49%     98.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            144649      0.80%     99.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             79102      0.44%     99.50% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             90621      0.50%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      17989865                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5512      0.55%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               55826      5.60%      6.16% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult              90644      9.10%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     15.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               834311     83.76%     99.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                9767      0.98%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1895985     17.28%     17.28% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                172      0.00%     17.28% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     17.28% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           2132887     19.44%     36.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            114750      1.05%     37.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     37.77% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           737023      6.72%     44.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9036      0.08%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.57% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5619650     51.22%     95.79% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            462169      4.21%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             10971676                       # Type of FU issued
system.cpu12.iq.rate                         0.603437                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    996060                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.090785                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         23561004                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2241166                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2108405                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          17374098                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          5355940                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      5261403                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2851102                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               9116630                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          14025                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        46486                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        16143                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      3699971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 4553                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               7463741                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             3127970                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7489981                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1240                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2051605                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             475465                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts             4476                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents               123458                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             2887583                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1932                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect         1687                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               3619                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            10967171                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5617761                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            4505                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       42639                       # number of nop insts executed
system.cpu12.iew.exec_refs                    6079733                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 306036                       # Number of branches executed
system.cpu12.iew.exec_stores                   461972                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.603189                       # Inst execution rate
system.cpu12.iew.wb_sent                      7376782                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7369808                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 5210199                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 6404076                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.405336                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.813575                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        149505                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          4192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            3328                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17965675                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.408502                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.547598                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     16324662     90.87%     90.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       358500      2.00%     92.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       243341      1.35%     94.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       168455      0.94%     95.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       116540      0.65%     95.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        91249      0.51%     96.31% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        82967      0.46%     96.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        71420      0.40%     97.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       508541      2.83%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17965675                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            7339022                       # Number of instructions committed
system.cpu12.commit.committedOps              7339022                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2464441                       # Number of memory references committed
system.cpu12.commit.loads                     2005119                       # Number of loads committed
system.cpu12.commit.membars                        11                       # Number of memory barriers committed
system.cpu12.commit.branches                   295583                       # Number of branches committed
system.cpu12.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 4418516                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              10068                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        41263      0.56%      0.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1846191     25.16%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      2127820     28.99%     54.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp       114677      1.56%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2005130     27.32%     93.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       459322      6.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7339022                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              508541                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   24931725                       # The number of ROB reads
system.cpu12.rob.rob_writes                  14998633                       # The number of ROB writes
system.cpu12.timesIdled                          8166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                        192121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    2305796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   7297763                       # Number of Instructions Simulated
system.cpu12.committedOps                     7297763                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.491446                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.491446                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.401373                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.401373                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8595046                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1484123                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 6285663                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                4699170                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  5901                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          311180                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.420403                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1466501                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          311242                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.711771                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1637475561                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.420403                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.928444                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.928444                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5260772                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5260772                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1239280                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1239280                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       219707                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       219707                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           11                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1458987                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1458987                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1458987                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1458987                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       773435                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       773435                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       239603                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       239603                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            1                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data      1013038                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1013038                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data      1013038                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1013038                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data 115654434903                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 115654434903                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data  52302448420                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  52302448420                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        16254                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data 167956883323                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 167956883323                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data 167956883323                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 167956883323                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2012715                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2012715                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       459310                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       459310                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      2472025                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2472025                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      2472025                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2472025                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.384274                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.384274                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.521659                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.521659                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.409801                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.409801                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.409801                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.409801                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 149533.490084                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 149533.490084                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 218287.953072                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 218287.953072                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         8127                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 165795.244920                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 165795.244920                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 165795.244920                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 165795.244920                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      8728229                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          237361                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    36.771959                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    23.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       211856                       # number of writebacks
system.cpu12.dcache.writebacks::total          211856                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       515293                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       515293                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data       176979                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       176979                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       692272                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       692272                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       692272                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       692272                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       258142                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       258142                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        62624                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        62624                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       320766                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       320766                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       320766                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       320766                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data  51298181280                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  51298181280                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data  15302810885                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  15302810885                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  66600992165                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  66600992165                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  66600992165                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  66600992165                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.128256                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.128256                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.136344                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.136344                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.129758                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.129758                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.129758                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.129758                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 198720.786544                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 198720.786544                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 244360.163595                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 244360.163595                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 207631.083609                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 207631.083609                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 207631.083609                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 207631.083609                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3592                       # number of replacements
system.cpu12.icache.tags.tagsinuse         462.181217                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            613730                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4104                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          149.544347                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle     17783530425                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   462.181217                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.902698                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.902698                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1240608                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1240608                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       613730                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        613730                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       613730                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         613730                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       613730                       # number of overall hits
system.cpu12.icache.overall_hits::total        613730                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4522                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4522                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4522                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4522                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4522                       # number of overall misses
system.cpu12.icache.overall_misses::total         4522                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst    448841407                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total    448841407                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst    448841407                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total    448841407                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst    448841407                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total    448841407                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       618252                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       618252                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       618252                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       618252                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       618252                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       618252                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007314                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007314                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007314                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007314                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007314                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007314                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 99257.277090                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 99257.277090                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 99257.277090                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 99257.277090                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 99257.277090                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 99257.277090                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3592                       # number of writebacks
system.cpu12.icache.writebacks::total            3592                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          418                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          418                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          418                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4104                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4104                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4104                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4104                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4104                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4104                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst    401960227                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total    401960227                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst    401960227                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total    401960227                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst    401960227                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total    401960227                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006638                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006638                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006638                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006638                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006638                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006638                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 97943.525097                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 97943.525097                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 97943.525097                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 97943.525097                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 97943.525097                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 97943.525097                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                320550                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          286477                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            3532                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             217424                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                158669                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           72.976764                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 12366                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    5520478                       # DTB read hits
system.cpu13.dtb.read_misses                     4563                       # DTB read misses
system.cpu13.dtb.read_acv                           4                       # DTB read access violations
system.cpu13.dtb.read_accesses                5525041                       # DTB read accesses
system.cpu13.dtb.write_hits                    461237                       # DTB write hits
system.cpu13.dtb.write_misses                     461                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                461698                       # DTB write accesses
system.cpu13.dtb.data_hits                    5981715                       # DTB hits
system.cpu13.dtb.data_misses                     5024                       # DTB misses
system.cpu13.dtb.data_acv                           4                       # DTB access violations
system.cpu13.dtb.data_accesses                5986739                       # DTB accesses
system.cpu13.itb.fetch_hits                    614571                       # ITB hits
system.cpu13.itb.fetch_misses                      91                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                614662                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       17948049                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           152508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      7607230                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    320550                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           171035                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17560122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  9077                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                      405                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.MiscStallCycles                519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         6257                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles         2130                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  614571                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 979                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17726489                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.429145                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.678060                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               16450260     92.80%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  89938      0.51%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  96490      0.54%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  93592      0.53%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 113813      0.64%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  80259      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  74738      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  80631      0.45%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 646768      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17726489                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.017860                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.423847                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 281527                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            16500258                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  444602                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              495860                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 4232                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              19523                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 317                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              7473693                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1286                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 4232                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 446755                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles              11286314                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles       455971                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  710956                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             4822251                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              7445605                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                2570                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1448757                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              2767463                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents               974893                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           6196759                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11327574                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        5015635                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         6311936                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             6090447                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 106312                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts             4608                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts         4627                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3109384                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            2031782                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            472464                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           47825                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          37698                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7383325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              4566                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                10846541                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            4400                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        128908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        87114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          417                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17726489                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.611883                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.441312                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          13946587     78.68%     78.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1235026      6.97%     85.64% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            677182      3.82%     89.46% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            367842      2.08%     91.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            914119      5.16%     96.70% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            272345      1.54%     98.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            145491      0.82%     99.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             80698      0.46%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             87199      0.49%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17726489                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  5697      0.58%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               55639      5.64%      6.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult              90994      9.23%     15.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                 155      0.02%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     15.47% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               823410     83.52%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                9947      1.01%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1866494     17.21%     17.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                165      0.00%     17.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     17.21% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           2127129     19.61%     36.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            114754      1.06%     37.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     37.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           740366      6.83%     44.70% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              9040      0.08%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.79% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5526693     50.95%     95.74% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            461896      4.26%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             10846541                       # Type of FU issued
system.cpu13.iq.rate                         0.604330                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    985842                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.090890                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23153627                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2189702                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2072546                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          17256186                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          5327308                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      5252074                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2776507                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               9055872                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          14131                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        37653                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        14152                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      3620363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 4232                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               7175808                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             3239503                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7431437                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             739                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             2031782                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             472464                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts             4552                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents               126285                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             2999095                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1813                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1650                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               3463                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            10842405                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5525046                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            4136                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       43546                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5986744                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 299699                       # Number of branches executed
system.cpu13.iew.exec_stores                   461698                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.604099                       # Inst execution rate
system.cpu13.iew.wb_sent                      7330392                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7324620                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 5187422                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 6381594                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.408101                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.812872                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        128204                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          4149                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            3226                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17705195                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.412358                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.559206                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16092514     90.89%     90.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       338829      1.91%     92.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       241292      1.36%     94.17% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       172118      0.97%     95.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       102155      0.58%     95.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        92388      0.52%     96.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        79502      0.45%     96.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        75641      0.43%     97.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       510756      2.88%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17705195                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7300874                       # Number of instructions committed
system.cpu13.commit.committedOps              7300874                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2452441                       # Number of memory references committed
system.cpu13.commit.loads                     1994129                       # Number of loads committed
system.cpu13.commit.membars                        11                       # Number of memory barriers committed
system.cpu13.commit.branches                   289629                       # Number of branches committed
system.cpu13.commit.fp_insts                  5241452                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4380091                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              10013                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        41895      0.57%      0.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1820344     24.93%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           161      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      2123554     29.09%     54.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp       114677      1.57%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       738791     10.12%     66.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         9000      0.12%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1994140     27.31%     93.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       458312      6.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7300874                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              510756                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   24612805                       # The number of ROB reads
system.cpu13.rob.rob_writes                  14877118                       # The number of ROB writes
system.cpu13.timesIdled                          8988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                        221560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    2540464                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7258983                       # Number of Instructions Simulated
system.cpu13.committedOps                     7258983                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.472529                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.472529                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.404444                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.404444                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8456271                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1456704                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 6284413                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                4692198                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  5509                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          306251                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.307911                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1457066                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          306313                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.756788                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1637977113                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.307911                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.926686                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.926686                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5225648                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5225648                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1228413                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1228413                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       220140                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       220140                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           12                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           11                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1448553                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1448553                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1448553                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1448553                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       770459                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       770459                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       238160                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       238160                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data      1008619                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1008619                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data      1008619                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1008619                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data 113620679856                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 113620679856                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data  52211065896                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  52211065896                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data 165831745752                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 165831745752                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data 165831745752                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 165831745752                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1998872                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1998872                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       458300                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       458300                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      2457172                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2457172                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      2457172                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2457172                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.385447                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.385447                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.519660                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.519660                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.410480                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.410480                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.410480                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.410480                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 147471.416203                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 147471.416203                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 219226.847061                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 219226.847061                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         8127                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 164414.655833                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 164414.655833                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 164414.655833                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 164414.655833                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      8619679                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          233395                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    36.931721                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    10.333333                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       203760                       # number of writebacks
system.cpu13.dcache.writebacks::total          203760                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       516492                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       516492                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data       177150                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       177150                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       693642                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       693642                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       693642                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       693642                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       253967                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       253967                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        61010                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        61010                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       314977                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       314977                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       314977                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       314977                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data  50672578752                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  50672578752                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data  14974959979                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  14974959979                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  65647538731                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  65647538731                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  65647538731                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  65647538731                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.127055                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.127055                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.133122                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.133122                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.128187                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.128187                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.128187                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.128187                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 199524.263987                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 199524.263987                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 245450.909343                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 245450.909343                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 208420.102836                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 208420.102836                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 208420.102836                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 208420.102836                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3723                       # number of replacements
system.cpu13.icache.tags.tagsinuse         462.173313                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            609874                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4235                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          144.008028                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle      9627915258                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   462.173313                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.902682                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.902682                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1233347                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1233347                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       609874                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        609874                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       609874                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         609874                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       609874                       # number of overall hits
system.cpu13.icache.overall_hits::total        609874                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4682                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4682                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4682                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4682                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4682                       # number of overall misses
system.cpu13.icache.overall_misses::total         4682                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst    521449146                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total    521449146                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst    521449146                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total    521449146                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst    521449146                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total    521449146                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       614556                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       614556                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       614556                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       614556                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       614556                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       614556                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007619                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007619                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007619                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007619                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007619                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007619                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 111373.162324                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 111373.162324                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 111373.162324                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 111373.162324                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 111373.162324                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 111373.162324                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3723                       # number of writebacks
system.cpu13.icache.writebacks::total            3723                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          447                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          447                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          447                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4235                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4235                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4235                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4235                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4235                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4235                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst    462614310                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total    462614310                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst    462614310                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total    462614310                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst    462614310                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total    462614310                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006891                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006891                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006891                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006891                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006891                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006891                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 109235.964581                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 109235.964581                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 109235.964581                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 109235.964581                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 109235.964581                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 109235.964581                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                328469                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          292643                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            3550                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             216280                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                163266                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           75.488256                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 12193                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5618356                       # DTB read hits
system.cpu14.dtb.read_misses                     6704                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                5625060                       # DTB read accesses
system.cpu14.dtb.write_hits                    461744                       # DTB write hits
system.cpu14.dtb.write_misses                    1041                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                462785                       # DTB write accesses
system.cpu14.dtb.data_hits                    6080100                       # DTB hits
system.cpu14.dtb.data_misses                     7745                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                6087845                       # DTB accesses
system.cpu14.itb.fetch_hits                    622101                       # ITB hits
system.cpu14.itb.fetch_misses                      87                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                622188                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       18241746                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           118829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      7690417                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    328469                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           175459                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    17948026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  9751                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         4582                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles         1623                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  622101                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                1002                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18078356                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.425394                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.669508                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               16784319     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  90503      0.50%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 101226      0.56%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  93728      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 118254      0.65%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  80325      0.44%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  78416      0.43%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  81539      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 650046      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18078356                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.018006                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.421583                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 276803                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            16846663                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  440867                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              509439                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 4574                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              21404                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 309                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              7550933                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1240                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 4574                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 446871                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles              11776438                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles       347578                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  715180                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             4787705                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              7521345                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                2465                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1455090                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              2707128                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents               987555                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           6253934                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11430246                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        5100893                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         6329350                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             6122140                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 131794                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts             4508                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts         4537                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3183706                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            2059524                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            477573                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           47313                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          40427                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  7456226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              4463                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                10983546                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            4495                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        159670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       109632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          295                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18078356                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.607552                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.431355                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          14226694     78.69%     78.69% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1263911      6.99%     85.69% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            693331      3.84%     89.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            384535      2.13%     91.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            930680      5.15%     96.80% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            269322      1.49%     98.29% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            146250      0.81%     99.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             76526      0.42%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             87107      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18078356                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  5960      0.60%      0.60% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               56187      5.65%      6.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult              90739      9.12%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                  59      0.01%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               832964     83.73%     99.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                8856      0.89%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1898601     17.29%     17.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                172      0.00%     17.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     17.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           2132634     19.42%     36.70% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            114752      1.04%     37.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           738648      6.73%     44.47% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              9039      0.08%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5626731     51.23%     95.78% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            462965      4.22%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             10983546                       # Type of FU issued
system.cpu14.iq.rate                         0.602110                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    994765                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.090569                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         23594423                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2249744                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2116325                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          17450285                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          5370824                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      5266055                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2820597                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               9157710                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          14069                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        48818                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        18176                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      3699358                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 4574                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               7122348                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             3752687                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           7504021                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             942                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             2059524                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             477573                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts             4449                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents               121212                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             3517936                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1944                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect         1592                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               3536                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            10979428                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5625092                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            4118                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       43332                       # number of nop insts executed
system.cpu14.iew.exec_refs                    6087877                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 306553                       # Number of branches executed
system.cpu14.iew.exec_stores                   462785                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.601885                       # Inst execution rate
system.cpu14.iew.wb_sent                      7391249                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     7382380                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5220130                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6423483                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.404697                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.812663                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        158576                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          4168                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            3249                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18053163                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.406731                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.543586                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     16413259     90.92%     90.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       351924      1.95%     92.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       246994      1.37%     94.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       171620      0.95%     95.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       112248      0.62%     95.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        93104      0.52%     96.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        82587      0.46%     96.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        79432      0.44%     97.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       501995      2.78%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18053163                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            7342790                       # Number of instructions committed
system.cpu14.commit.committedOps              7342790                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      2470103                       # Number of memory references committed
system.cpu14.commit.loads                     2010706                       # Number of loads committed
system.cpu14.commit.membars                        11                       # Number of memory barriers committed
system.cpu14.commit.branches                   294874                       # Number of branches committed
system.cpu14.commit.fp_insts                  5248376                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 4420426                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              10051                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        41775      0.57%      0.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1844583     25.12%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           161      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      2126371     28.96%     54.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp       114677      1.56%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       736109     10.02%     66.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       2010717     27.38%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       459397      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         7342790                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              501995                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   25037662                       # The number of ROB reads
system.cpu14.rob.rob_writes                  15025357                       # The number of ROB writes
system.cpu14.timesIdled                          7207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                        163390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    2240914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   7301019                       # Number of Instructions Simulated
system.cpu14.committedOps                     7301019                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.498521                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.498521                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.400237                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.400237                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                8604026                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1488757                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 6292119                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                4705048                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  4889                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          315150                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          59.428464                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1462932                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          315212                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.641105                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1638060705                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    59.428464                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.928570                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.928570                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5280943                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5280943                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1234095                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1234095                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       223329                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       223329                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           12                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1457424                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1457424                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1457424                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1457424                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       787204                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       787204                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       236056                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       236056                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            1                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data      1023260                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1023260                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data      1023260                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1023260                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data 117510789150                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 117510789150                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data  53203661813                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  53203661813                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        16254                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data 170714450963                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 170714450963                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data 170714450963                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 170714450963                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2021299                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2021299                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       459385                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       459385                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      2480684                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2480684                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      2480684                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2480684                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.389455                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.389455                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.513852                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.513852                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.412491                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.412491                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.412491                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.412491                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 149276.158594                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 149276.158594                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 225385.763603                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 225385.763603                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 166833.894575                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 166833.894575                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 166833.894575                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 166833.894575                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      8767828                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          240248                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    36.494905                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       211848                       # number of writebacks
system.cpu14.dcache.writebacks::total          211848                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       524909                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       524909                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data       175370                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       175370                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       700279                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       700279                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       700279                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       700279                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       262295                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       262295                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        60686                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        60686                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       322981                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       322981                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       322981                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       322981                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data  52067086038                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  52067086038                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data  15060113029                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  15060113029                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  67127199067                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  67127199067                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  67127199067                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  67127199067                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.129766                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.129766                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.132103                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.132103                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.130198                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.130198                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.130198                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.130198                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 198505.827553                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 198505.827553                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 248164.535956                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 248164.535956                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 207836.371387                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 207836.371387                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 207836.371387                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 207836.371387                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3419                       # number of replacements
system.cpu14.icache.tags.tagsinuse         461.641744                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            617664                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3931                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          157.126431                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle     23680341144                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   461.641744                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.901644                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.901644                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1248103                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1248103                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       617664                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        617664                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       617664                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         617664                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       617664                       # number of overall hits
system.cpu14.icache.overall_hits::total        617664                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4422                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4422                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4422                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4422                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4422                       # number of overall misses
system.cpu14.icache.overall_misses::total         4422                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst    407811650                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total    407811650                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst    407811650                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total    407811650                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst    407811650                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total    407811650                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       622086                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       622086                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       622086                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       622086                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       622086                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       622086                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007108                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007108                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007108                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007108                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007108                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007108                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 92223.349163                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 92223.349163                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 92223.349163                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 92223.349163                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 92223.349163                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 92223.349163                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3419                       # number of writebacks
system.cpu14.icache.writebacks::total            3419                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          491                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          491                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          491                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          491                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          491                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          491                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3931                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3931                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3931                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3931                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3931                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3931                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst    353580179                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total    353580179                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst    353580179                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total    353580179                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst    353580179                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total    353580179                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006319                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006319                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006319                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006319                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006319                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006319                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 89946.624014                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 89946.624014                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 89946.624014                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 89946.624014                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 89946.624014                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 89946.624014                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                326535                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          290458                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            3708                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             244297                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                161606                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           66.151447                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 12355                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    5546902                       # DTB read hits
system.cpu15.dtb.read_misses                     4626                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                5551528                       # DTB read accesses
system.cpu15.dtb.write_hits                    461170                       # DTB write hits
system.cpu15.dtb.write_misses                     342                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                461512                       # DTB write accesses
system.cpu15.dtb.data_hits                    6008072                       # DTB hits
system.cpu15.dtb.data_misses                     4968                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                6013040                       # DTB accesses
system.cpu15.itb.fetch_hits                    620045                       # ITB hits
system.cpu15.itb.fetch_misses                      92                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                620137                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       17979980                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           158387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      7662530                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    326535                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           173961                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    17592812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  9465                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.TlbCycles                       10                       # Number of cycles fetch has spent waiting for tlb
system.cpu15.fetch.MiscStallCycles               1089                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         5848                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles         2224                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  620045                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 933                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu15.fetch.rateDist::samples         17765112                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.431325                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.681598                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               16477456     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  92320      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  97439      0.55%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  95007      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 114693      0.65%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  80894      0.46%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  74533      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  82289      0.46%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 650481      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17765112                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.018161                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.426170                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 283593                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            16529775                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  449338                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              497965                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 4431                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              21327                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              7523604                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1219                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 4431                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 450675                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles              11293467                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles       451287                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  716147                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             4849095                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              7495381                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                2110                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1445829                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              2756536                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents              1020552                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           6240611                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11404283                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        5069480                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         6334800                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             6126055                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 114556                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts             4548                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts         4566                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3120490                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            2046020                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            473133                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           47770                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          40421                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  7431207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              4520                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10904099                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            4649                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        136474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        93552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          445                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17765112                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.613793                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.443800                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          13972567     78.65%     78.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1227234      6.91%     85.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            686765      3.87%     89.43% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            371578      2.09%     91.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            921490      5.19%     96.70% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            269339      1.52%     98.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            147020      0.83%     99.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             79126      0.45%     99.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             89993      0.51%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17765112                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  5948      0.60%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               55035      5.59%      6.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult              90817      9.23%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   2      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               823040     83.62%     99.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                9472      0.96%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1888808     17.32%     17.32% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                172      0.00%     17.32% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     17.32% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           2134300     19.57%     36.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            114756      1.05%     37.95% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     37.95% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           742005      6.80%     44.75% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              9040      0.08%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5553299     50.93%     95.77% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            461715      4.23%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10904099                       # Type of FU issued
system.cpu15.iq.rate                         0.606458                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    984314                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.090270                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         23311944                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2221497                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2099715                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          17250329                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          5350916                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      5268292                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2839564                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               9048845                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          14116                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        40680                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        14343                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      3633240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 4431                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               7251478                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles             3118674                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           7479196                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts            1029                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             2046020                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             473133                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts             4506                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents               117241                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             2886847                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1965                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect         1742                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               3707                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10899989                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5551640                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            4110                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       43469                       # number of nop insts executed
system.cpu15.iew.exec_refs                    6013152                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 304497                       # Number of branches executed
system.cpu15.iew.exec_stores                   461512                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.606229                       # Inst execution rate
system.cpu15.iew.wb_sent                      7374092                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     7368007                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5210108                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6405425                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.409789                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813390                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        135004                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          4075                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            3407                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17743198                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.413749                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.557963                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     16104475     90.76%     90.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       358416      2.02%     92.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       241221      1.36%     94.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       168664      0.95%     95.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       115056      0.65%     95.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        91306      0.51%     96.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        81389      0.46%     96.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        72078      0.41%     97.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       510593      2.88%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17743198                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            7341228                       # Number of instructions committed
system.cpu15.commit.committedOps              7341228                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      2464130                       # Number of memory references committed
system.cpu15.commit.loads                     2005340                       # Number of loads committed
system.cpu15.commit.membars                        11                       # Number of memory barriers committed
system.cpu15.commit.branches                   293293                       # Number of branches committed
system.cpu15.commit.fp_insts                  5256926                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 4410835                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               9867                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        41979      0.57%      0.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1840779     25.07%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           161      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      2130314     29.02%     54.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp       114677      1.56%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       740177     10.08%     66.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         9000      0.12%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       2005351     27.32%     93.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       458790      6.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         7341228                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              510593                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   24697839                       # The number of ROB reads
system.cpu15.rob.rob_writes                  14972184                       # The number of ROB writes
system.cpu15.timesIdled                          9003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                        214868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    2509252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   7299253                       # Number of Instructions Simulated
system.cpu15.committedOps                     7299253                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.463263                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.463263                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.405966                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.405966                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                8518989                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1478680                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 6302580                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                4708719                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                 10299                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   25                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          307386                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.327769                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1473555                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          307448                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.792859                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1634893497                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.327769                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.926996                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.926996                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5251984                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5251984                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1245099                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1245099                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       222118                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       222118                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           12                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           11                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1467217                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1467217                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1467217                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1467217                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       766094                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       766094                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       236660                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       236660                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            1                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data      1002754                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1002754                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data      1002754                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1002754                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data 114109536321                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 114109536321                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data  51249238331                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  51249238331                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data 165358774652                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 165358774652                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data 165358774652                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 165358774652                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2011193                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2011193                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       458778                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       458778                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2469971                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2469971                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2469971                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2469971                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.380915                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.380915                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.515849                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.515849                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.405978                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.405978                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.405978                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.405978                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 148949.784649                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 148949.784649                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 216552.177516                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 216552.177516                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 164904.627308                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 164904.627308                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 164904.627308                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 164904.627308                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      8551595                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          231256                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    36.978911                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       207677                       # number of writebacks
system.cpu15.dcache.writebacks::total          207677                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       511517                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       511517                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data       175940                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       175940                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       687457                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       687457                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       687457                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       687457                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       254577                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       254577                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        60720                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        60720                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       315297                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       315297                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       315297                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       315297                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data  50576943699                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  50576943699                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data  14871175600                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  14871175600                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  65448119299                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  65448119299                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  65448119299                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  65448119299                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.126580                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.126580                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.132352                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.132352                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.127652                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.127652                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.127652                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.127652                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 198670.515007                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 198670.515007                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 244913.959157                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 244913.959157                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 207576.092697                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 207576.092697                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 207576.092697                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 207576.092697                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3996                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.681872                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            615086                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4508                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          136.443212                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle      9629245764                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   461.681872                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.901722                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.901722                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1244556                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1244556                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       615086                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        615086                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       615086                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         615086                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       615086                       # number of overall hits
system.cpu15.icache.overall_hits::total        615086                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4938                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4938                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4938                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4938                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4938                       # number of overall misses
system.cpu15.icache.overall_misses::total         4938                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst    509430504                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total    509430504                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst    509430504                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total    509430504                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst    509430504                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total    509430504                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       620024                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       620024                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       620024                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       620024                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       620024                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       620024                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007964                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007964                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007964                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007964                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007964                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007964                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 103165.351154                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 103165.351154                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 103165.351154                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 103165.351154                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 103165.351154                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 103165.351154                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3996                       # number of writebacks
system.cpu15.icache.writebacks::total            3996                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          430                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          430                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          430                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4508                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4508                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4508                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4508                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4508                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4508                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst    456981168                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total    456981168                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst    456981168                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total    456981168                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst    456981168                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total    456981168                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.007271                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.007271                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.007271                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.007271                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.007271                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.007271                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 101371.155280                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 101371.155280                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 101371.155280                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 101371.155280                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 101371.155280                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 101371.155280                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    670421                       # number of replacements
system.l2.tags.tagsinuse                 15417.996518                       # Cycle average of tags in use
system.l2.tags.total_refs                     7912918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    686784                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.521698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                2178104499                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10101.702998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      127.053938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      345.035376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       27.771796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      334.180151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.305471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      299.568393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        6.077550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      305.476838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       11.277673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      338.024913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        5.979710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      323.624093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        7.235310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      298.688218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        4.225374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      289.191266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        5.004404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      315.511246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        5.332501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      314.354072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        4.723528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      296.978838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        4.411106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      294.233373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        7.636756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      320.765039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       12.241632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      340.222513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.864302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      306.973895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       14.068043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      339.256201                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.616559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.007755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.021059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.020397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.018284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.018645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.020631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.019752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.018230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.017651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.019257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.019187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.018126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.017959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.019578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.020766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.018736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.020707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941040                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 307942218                       # Number of tag accesses
system.l2.tags.data_accesses                307942218                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3372777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3372777                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11257                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data            1105                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data             506                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data             805                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data             814                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data             482                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data             903                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data             789                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data            1108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data             819                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data             604                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data             822                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data            1323                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data             682                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data             461                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data             858                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data             204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12285                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            36661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            34173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            34339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            33699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            34825                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            35196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            34166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            33476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            35803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            35053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            33185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            32954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            35850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            34286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            33626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            34835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                552127                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          8567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst          2705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          2885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          2837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          3164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          2975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          2396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          2373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          2979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          2903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          2359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          2327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          2872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          2757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          2871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          3113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50083                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       241621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data       225498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data       225584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data       226792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data       224391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data       225984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data       226719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data       226526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data       226458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data       225495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data       225121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data       226653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data       225309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data       222719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data       224421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data       224630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3623921                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                8567                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              278282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2705                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data              259671                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                2885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data              259923                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                2837                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data              260491                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3164                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data              259216                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2975                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data              261180                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2396                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data              260885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2373                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data              260002                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2979                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data              262261                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data              260548                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data              258306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2327                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data              259607                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                2872                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data              261159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                2757                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data              257005                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2871                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data              258047                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                3113                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data              259465                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4226131                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               8567                       # number of overall hits
system.l2.overall_hits::cpu00.data             278282                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2705                       # number of overall hits
system.l2.overall_hits::cpu01.data             259671                       # number of overall hits
system.l2.overall_hits::cpu02.inst               2885                       # number of overall hits
system.l2.overall_hits::cpu02.data             259923                       # number of overall hits
system.l2.overall_hits::cpu03.inst               2837                       # number of overall hits
system.l2.overall_hits::cpu03.data             260491                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3164                       # number of overall hits
system.l2.overall_hits::cpu04.data             259216                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2975                       # number of overall hits
system.l2.overall_hits::cpu05.data             261180                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2396                       # number of overall hits
system.l2.overall_hits::cpu06.data             260885                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2373                       # number of overall hits
system.l2.overall_hits::cpu07.data             260002                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2979                       # number of overall hits
system.l2.overall_hits::cpu08.data             262261                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2903                       # number of overall hits
system.l2.overall_hits::cpu09.data             260548                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2359                       # number of overall hits
system.l2.overall_hits::cpu10.data             258306                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2327                       # number of overall hits
system.l2.overall_hits::cpu11.data             259607                       # number of overall hits
system.l2.overall_hits::cpu12.inst               2872                       # number of overall hits
system.l2.overall_hits::cpu12.data             261159                       # number of overall hits
system.l2.overall_hits::cpu13.inst               2757                       # number of overall hits
system.l2.overall_hits::cpu13.data             257005                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2871                       # number of overall hits
system.l2.overall_hits::cpu14.data             258047                       # number of overall hits
system.l2.overall_hits::cpu15.inst               3113                       # number of overall hits
system.l2.overall_hits::cpu15.data             259465                       # number of overall hits
system.l2.overall_hits::total                 4226131                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data          2043                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          1802                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          1230                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          1791                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          1240                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          2236                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          1815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          2159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          1541                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          2172                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          2147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          2080                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          1342                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          2361                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          1393                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          1537                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28889                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          29936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data          22260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data          21107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data          21969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data          22544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data          21874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data          21611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data          22107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data          22459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data          21696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data          22208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data          22462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data          22617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data          22519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data          21289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data          22449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              361107                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         3690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst         1692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst         1018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst         1245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst         1017                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst         1213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst         1223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst         1164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst         1078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst         1236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst         1239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst         1232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst         1478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst         1060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst         1395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21932                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        21160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        20980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        19684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        20237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        21468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        20422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        19941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        19924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        21166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        20145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        19893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        19565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        21054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        21495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        19853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        21604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          328591                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              3690                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             51096                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst              1692                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             43240                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               952                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             40791                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst              1018                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             42206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst              1245                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             44012                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst              1017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             42296                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst              1213                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             41552                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst              1223                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             42031                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst              1164                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             43625                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst              1078                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             41841                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst              1236                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             42101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst              1239                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             42027                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst              1232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             43671                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst              1478                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             44014                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst              1060                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             41142                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst              1395                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             44053                       # number of demand (read+write) misses
system.l2.demand_misses::total                 711630                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             3690                       # number of overall misses
system.l2.overall_misses::cpu00.data            51096                       # number of overall misses
system.l2.overall_misses::cpu01.inst             1692                       # number of overall misses
system.l2.overall_misses::cpu01.data            43240                       # number of overall misses
system.l2.overall_misses::cpu02.inst              952                       # number of overall misses
system.l2.overall_misses::cpu02.data            40791                       # number of overall misses
system.l2.overall_misses::cpu03.inst             1018                       # number of overall misses
system.l2.overall_misses::cpu03.data            42206                       # number of overall misses
system.l2.overall_misses::cpu04.inst             1245                       # number of overall misses
system.l2.overall_misses::cpu04.data            44012                       # number of overall misses
system.l2.overall_misses::cpu05.inst             1017                       # number of overall misses
system.l2.overall_misses::cpu05.data            42296                       # number of overall misses
system.l2.overall_misses::cpu06.inst             1213                       # number of overall misses
system.l2.overall_misses::cpu06.data            41552                       # number of overall misses
system.l2.overall_misses::cpu07.inst             1223                       # number of overall misses
system.l2.overall_misses::cpu07.data            42031                       # number of overall misses
system.l2.overall_misses::cpu08.inst             1164                       # number of overall misses
system.l2.overall_misses::cpu08.data            43625                       # number of overall misses
system.l2.overall_misses::cpu09.inst             1078                       # number of overall misses
system.l2.overall_misses::cpu09.data            41841                       # number of overall misses
system.l2.overall_misses::cpu10.inst             1236                       # number of overall misses
system.l2.overall_misses::cpu10.data            42101                       # number of overall misses
system.l2.overall_misses::cpu11.inst             1239                       # number of overall misses
system.l2.overall_misses::cpu11.data            42027                       # number of overall misses
system.l2.overall_misses::cpu12.inst             1232                       # number of overall misses
system.l2.overall_misses::cpu12.data            43671                       # number of overall misses
system.l2.overall_misses::cpu13.inst             1478                       # number of overall misses
system.l2.overall_misses::cpu13.data            44014                       # number of overall misses
system.l2.overall_misses::cpu14.inst             1060                       # number of overall misses
system.l2.overall_misses::cpu14.data            41142                       # number of overall misses
system.l2.overall_misses::cpu15.inst             1395                       # number of overall misses
system.l2.overall_misses::cpu15.data            44053                       # number of overall misses
system.l2.overall_misses::total                711630                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data     16757874                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data     18888309                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data      6772113                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data     14219928                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data      9556191                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data     25992468                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data     11568204                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data     13094919                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data     16428444                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data     24622488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data     14702904                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data     13581378                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data     13248171                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data     28261062                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data      9457506                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data     13039191                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    250191150                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   6429056324                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   4790584084                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   4580035617                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   4691508532                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   4839193166                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   4755401436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   4593844069                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   4673417900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   4825035390                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   4690428656                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   4660524088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   4712779182                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   4849474242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   4854014644                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   4609484354                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   4814772937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   77369554621                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    768453445                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst    336640631                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst    175661211                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst    185559549                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst    233926169                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst    184364315                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst    223884697                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst    227820693                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst    212840071                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst    199831519                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst    229656218                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst    234271438                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst    230750602                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst    284337177                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst    192410760                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst    264478442                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4184886937                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data   4646004075                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   4614791102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   4323675280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   4438276325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   4725071953                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   4484355889                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   4384789989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   4382647757                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   4648581612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   4429604013                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   4378399183                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   4310855665                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   4627664886                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   4728406205                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   4358476455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4753895479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  72235495868                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    768453445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  11075060399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst    336640631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   9405375186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst    175661211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   8903710897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst    185559549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   9129784857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst    233926169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   9564265119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst    184364315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   9239757325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst    223884697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   8978634058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst    227820693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   9056065657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst    212840071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   9473617002                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst    199831519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   9120032669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst    229656218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   9038923271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst    234271438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   9023634847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst    230750602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   9477139128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst    284337177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   9582420849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst    192410760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   8967960809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst    264478442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   9568668416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     153789937426                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    768453445                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  11075060399                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst    336640631                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   9405375186                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst    175661211                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   8903710897                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst    185559549                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   9129784857                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst    233926169                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   9564265119                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst    184364315                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   9239757325                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst    223884697                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   8978634058                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst    227820693                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   9056065657                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst    212840071                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   9473617002                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst    199831519                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   9120032669                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst    229656218                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   9038923271                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst    234271438                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   9023634847                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst    230750602                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   9477139128                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst    284337177                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   9582420849                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst    192410760                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   8967960809                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst    264478442                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   9568668416                       # number of overall miss cycles
system.l2.overall_miss_latency::total    153789937426                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3372777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3372777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11257                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data         3148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2308                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         2035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2605                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         1722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         3139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         2604                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         3267                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         2360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         2776                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         2969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         3403                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         2024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         2822                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         2251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         1741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41174                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        66597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        56433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        55446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        55668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        57369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        57070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        55777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        55583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        58262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        56749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        55393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        55416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        58467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        56805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        54915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        57284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            913234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst        12257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         4397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         3837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         3855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         4409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         3992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         3609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         3596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         4143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         3981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         3595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         3566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         4104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         4235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         3931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         4508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       262781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data       246478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data       245268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data       247029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data       245859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data       246406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data       246660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data       246450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       247624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data       245640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       245014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       246218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       246363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data       244214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       244274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       246234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3952512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst           12257                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          329378                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            4397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data          302911                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3837                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data          300714                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            3855                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data          302697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            4409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data          303228                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            3992                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data          303476                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3609                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data          302437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3596                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data          302033                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          305886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data          302389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            3595                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          300407                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            3566                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          301634                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4104                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          304830                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4235                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data          301019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3931                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          299189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4508                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          303518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4937761                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst          12257                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         329378                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           4397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data         302911                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3837                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data         300714                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           3855                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data         302697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           4409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data         303228                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           3992                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data         303476                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3609                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data         302437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3596                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data         302033                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         305886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data         302389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           3595                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         300407                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           3566                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         301634                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4104                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         304830                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4235                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data         301019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3931                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         299189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4508                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         303518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4937761                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.648983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.780763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.604423                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.687524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.720093                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.712329                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.697005                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.660851                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.652966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.782421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.723139                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.611225                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.663043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.836641                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.618836                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.882826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.701632                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.449510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.394450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.380677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.394643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.392965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.383284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.387454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.397730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.385483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.382315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.400917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.405334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.386834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.396426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.387672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.391890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395416                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.301052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.384808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.248111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.264073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.282377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.254760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.336104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.340100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.280956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.270786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.343811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.347448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.300195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.348996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.269651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.309450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.304548                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.080523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.085119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.080255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.081922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.087318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.082879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.080844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.080844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.085476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.082010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.081191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.079462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.085459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.088017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.081273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.087738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083135                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.301052                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.155129                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.384808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.142748                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.248111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.135647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.264073                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.139433                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.282377                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.145145                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.254760                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.139372                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.336104                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.137391                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.340100                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.139160                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.280956                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.142618                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.270786                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.138368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.343811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.140147                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.347448                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.139331                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.300195                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.143263                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.348996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.146217                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.269651                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.137512                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.309450                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.145141                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144120                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.301052                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.155129                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.384808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.142748                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.248111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.135647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.264073                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.139433                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.282377                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.145145                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.254760                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.139372                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.336104                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.137391                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.340100                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.139160                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.280956                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.142618                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.270786                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.138368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.343811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.140147                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.347448                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.139331                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.300195                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.143263                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.348996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.146217                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.269651                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.137512                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.309450                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.145141                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144120                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  8202.581498                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data 10481.858491                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  5505.782927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  7939.658291                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  7706.605645                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 11624.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  6373.666116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  6065.270496                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 10660.898118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 11336.320442                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  6848.115510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  6529.508654                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  9871.960507                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 11969.954257                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  6789.307968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  8483.533507                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8660.429575                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 214760.032202                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 215210.426056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216991.311745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 213551.301015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 214655.481104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217399.718204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 212569.713063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 211399.914054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 214837.498998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 216188.636431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 209857.893012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 209811.200338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 214417.218995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 215551.962521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216519.533750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 214476.054034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 214256.590487                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 208252.966125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 198960.183806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 184518.078782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 182278.535363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 187892.505221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 181282.512291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 184571.061006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 186280.206868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182852.294674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 185372.466605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 185806.001618                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 189081.063761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 187297.566558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 192379.686739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 181519.584906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 189590.281004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 190811.915785                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 219565.409972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 219961.444328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 219654.301971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 219314.934279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 220098.376793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 219584.560229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 219888.169550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 219968.267266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 219624.946235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 219886.026955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 220097.480672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 220335.071045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 219799.795098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 219977.027448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 219537.422808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 220047.004212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219834.066873                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 208252.966125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216750.046951                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 198960.183806                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217515.614847                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 184518.078782                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 218276.357456                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 182278.535363                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216314.857058                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 187892.505221                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217310.395324                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 181282.512291                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 218454.636963                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 184571.061006                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216081.874711                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 186280.206868                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 215461.579715                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182852.294674                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 217160.275117                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 185372.466605                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 217968.802586                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 185806.001618                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 214696.165673                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 189081.063761                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 214710.420611                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 187297.566558                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 217012.184928                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 192379.686739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 217713.019698                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 181519.584906                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217975.810826                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 189590.281004                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217208.099698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216109.407172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 208252.966125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216750.046951                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 198960.183806                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217515.614847                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 184518.078782                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 218276.357456                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 182278.535363                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216314.857058                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 187892.505221                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217310.395324                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 181282.512291                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 218454.636963                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 184571.061006                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216081.874711                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 186280.206868                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 215461.579715                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182852.294674                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 217160.275117                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 185372.466605                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 217968.802586                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 185806.001618                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 214696.165673                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 189081.063761                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 214710.420611                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 187297.566558                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 217012.184928                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 192379.686739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 217713.019698                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 181519.584906                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217975.810826                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 189590.281004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217208.099698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216109.407172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1847964                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            47986                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    208909                       # number of cycles access was blocked
system.l2.blocked::no_targets                     409                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.845785                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   117.325183                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               483011                       # number of writebacks
system.l2.writebacks::total                    483011                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu01.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu02.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu04.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu05.data           63                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu06.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data           10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu08.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu09.data           35                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu10.data           56                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu12.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu13.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu14.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu15.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              254                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst          825                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst          757                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst          691                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst          807                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst          819                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst          751                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst          979                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst          956                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst          903                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst          777                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst          991                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst          998                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst          887                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst          854                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst          826                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst          905                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13726                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data          221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          199                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          241                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data          233                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data          255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data          164                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data          220                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3365                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst            825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst            757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst            691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst            807                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst            819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst            751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst            979                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst            956                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data            243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst            903                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst            777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst            991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst            998                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data            168                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst            887                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data            226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst            854                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst            826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst            905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17345                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst           825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst           757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst           691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst           807                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst           819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst           751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst           979                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst           956                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data           243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst           903                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst           777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst           991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst           998                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data           168                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst           887                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data           226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst           854                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst           826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst           905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17345                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data         2043                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1802                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         1230                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         1791                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         1240                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         2236                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         1815                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         2159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         1541                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         2172                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         2147                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         2080                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         1342                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         2361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         1393                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         1537                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28889                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        29919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data        22252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data        21100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data        21968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data        22542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data        21811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data        21591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data        22097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data        22457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data        21661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data        22152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data        22458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data        22611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data        22508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data        21288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data        22438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         360853                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst          261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst          211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst          234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst          261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst          245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst          624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst          234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8206                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        20939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        20798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        19485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        19951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        21227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        20201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        19739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        19691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        20911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        19973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        19715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        19401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        20834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        21291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        19670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        21400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325226                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        50858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        43050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst          261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        40585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        41919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst          426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        43769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst          266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        42012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        41330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst          267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        41788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst          261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        43368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        41634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst          245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        41867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        41859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst          345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        43445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst          624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        43799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        40958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst          490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        43838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            694285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        50858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        43050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        40585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        41919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst          426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        43769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        42012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        41330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        41788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        43368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        41634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst          245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        41867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        41859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        43445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst          624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        43799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        40958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        43838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           694285                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data     26947005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     23261669                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data     16490694                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data     23885108                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data     16423665                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data     29156761                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data     24442115                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data     29145076                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data     20325047                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data     28574253                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data     28973868                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data     27979686                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data     17857479                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data     30599314                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data     18727242                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data     20254542                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    383043524                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13755                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        13531                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        27286                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   6304919730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   4698640027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   4493071162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   4601606212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   4746861276                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   4659326761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   4503274360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   4582079520                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   4733119768                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   4598813416                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   4564006486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   4620674443                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   4756339169                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   4761187326                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   4522497867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   4721842336                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75868259859                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    614886271                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst    201812846                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     56454419                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     45650883                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     92135462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     57512283                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     50631993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     57911749                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     56416930                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     65020283                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     52991786                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst     52217332                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     74591298                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst    134738351                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     50552467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst    105753406                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1769277759                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data   4535491508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   4503860438                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   4221097535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   4322634915                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   4598832546                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   4375771981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   4280447461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   4270104321                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   4530264970                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   4328205392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   4275694502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   4208048586                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   4514928893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   4611081404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   4261035714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4634431448                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70471931614                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    614886271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  10840411238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst    201812846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   9202500465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     56454419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   8714168697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     45650883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   8924241127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     92135462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   9345693822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     57512283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   9035098742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     50631993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   8783721821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     57911749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   8852183841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     56416930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   9263384738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     65020283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   8927018808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     52991786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   8839700988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst     52217332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   8828723029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     74591298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   9271268062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst    134738351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   9372268730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     50552467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   8783533581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst    105753406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   9356273784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148109469232                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    614886271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  10840411238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst    201812846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   9202500465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     56454419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   8714168697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     45650883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   8924241127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     92135462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   9345693822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     57512283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   9035098742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     50631993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   8783721821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     57911749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   8852183841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     56416930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   9263384738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     65020283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   8927018808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     52991786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   8839700988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst     52217332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   8828723029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     74591298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   9271268062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst    134738351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   9372268730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     50552467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   8783533581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst    105753406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   9356273784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 148109469232                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.648983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.780763                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.604423                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.687524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.720093                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.712329                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.697005                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.660851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.652966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.782421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.723139                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.611225                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.663043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.836641                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.618836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.882826                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.701632                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.449254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.394308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.380550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.394625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.392930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.382180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.387095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.397550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.385448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.381698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.399906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.405262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.386731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.396233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.387654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.391698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.233744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.212645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.068022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.054734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.096621                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.066633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.064838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.074249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.062998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.075609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.068150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.067583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.084064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.147344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.059527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.108696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.079682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.084381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.079444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.080764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.086338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.081983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.080025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.079899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.084447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.081310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.080465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.078796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.084566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.087182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.080524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.086909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082283                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.233744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.154406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.212645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.142121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.068022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.134962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.054734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.138485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.096621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.144344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.066633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.138436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.064838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.136657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.074249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.138356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.062998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.141778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.075609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.137684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.068150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.139368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.067583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.138774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.084064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.142522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.147344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.145502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.059527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.136897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.108696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.144433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140607                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.233744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.154406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.212645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.142121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.068022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.134962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.054734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.138485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.096621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.144344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.066633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.138436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.064838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.136657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.074249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.138356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.062998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.141778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.075609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.137684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.068150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.139368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.067583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.138774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.084064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.142522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.147344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.145502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.059527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.136897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.108696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.144433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140607                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13189.919236                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12908.806326                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13407.068293                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 13336.185371                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13244.891129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13039.696333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13466.730028                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13499.340435                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13189.517846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 13155.733425                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13495.047974                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 13451.772115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13306.616244                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12960.319356                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 13443.820531                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13177.971373                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13259.147911                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13755                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13531                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13643                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 210732.970019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 211155.852373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212941.761232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 209468.600328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 210578.532340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213622.794049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 208571.829003                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 207362.063629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 210763.671372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 212308.453719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 206031.350939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 205747.370336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 210355.100128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 211533.113826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 212443.530017                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 210439.537214                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 210246.997694                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214619.989878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215842.616043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 216300.455939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 216354.895735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 216280.427230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 216211.590226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216376.038462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 216897.936330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216156.819923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216014.229236                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216293.004082                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 216669.427386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 216206.660870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215926.844551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 216036.183761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215823.277551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215607.818547                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216604.971966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216552.574190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216633.181165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216662.569044                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216650.141141                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216611.651948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216852.295506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216855.635620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216645.065755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216702.818405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216875.196652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216898.540591                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216709.652155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216574.205251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216626.116624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216562.217196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216686.032525                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214619.989878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213150.561131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215842.616043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213763.077003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 216300.455939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214714.024812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 216354.895735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 212892.510007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 216280.427230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213523.128744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 216211.590226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 215059.952918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216376.038462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212526.538132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 216897.936330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 211835.547071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216156.819923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 213599.537401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216014.229236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214416.553970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216293.004082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 211137.673776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 216669.427386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 210915.765522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 216206.660870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213402.418276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215926.844551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213983.623599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 216036.183761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 214452.209117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215823.277551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213428.390529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213326.615485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214619.989878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213150.561131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215842.616043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213763.077003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 216300.455939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214714.024812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 216354.895735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 212892.510007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 216280.427230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213523.128744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 216211.590226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 215059.952918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216376.038462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212526.538132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 216897.936330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 211835.547071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216156.819923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 213599.537401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216014.229236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214416.553970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216293.004082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 211137.673776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 216669.427386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 210915.765522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 216206.660870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213402.418276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215926.844551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213983.623599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 216036.183761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 214452.209117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215823.277551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213428.390529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213326.615485                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             333422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       483011                       # Transaction distribution
system.membus.trans_dist::CleanEvict           181175                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            61439                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::ReadExReq            352974                       # Transaction distribution
system.membus.trans_dist::ReadExResp           349588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        333423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2095056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2095056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74625344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74625344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24684                       # Total snoops (count)
system.membus.snoop_fanout::samples           1841336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1841336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1841336                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4276215898                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3415050000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10477248                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4896145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       962368                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6265                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5747                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4228557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3855788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1808529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           62450                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           935503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          935503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         72015                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4156543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        36257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1018257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       928048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        10999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       938533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        11053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       934505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       927178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        11464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       937630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        10315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       946187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       941190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        11917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       941366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        11431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       932512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       939632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        10186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       940474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       938584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       924634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        11281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       939061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        13012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       927555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15263197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1536000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     35629504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       530048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     32563584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       458368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     32747520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       460672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32661952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       531584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     32693376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       478208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     32737920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       429184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32882304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       427520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32950464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       497536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     33119616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       476800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     32767744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       427392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32751744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       423680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     33004480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       492544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     33055232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       509312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     32298304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       470400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32700032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       544256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     32701696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              535958976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          918019                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6001941                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.550021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.229810                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5301699     88.33%     88.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 310545      5.17%     93.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79439      1.32%     94.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34316      0.57%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  23971      0.40%     95.80% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21608      0.36%     96.16% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  20514      0.34%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21169      0.35%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  19851      0.33%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  19980      0.33%     97.52% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 21022      0.35%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 21741      0.36%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 20656      0.34%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 21403      0.36%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24552      0.41%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 35808      0.60%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3667      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6001941                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20250014083                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             84.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44118827                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1221997009                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16452036                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1106682239                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14294738                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1129525202                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14471163                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1123296523                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          16486957                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1106928871                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14918670                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy       1122949279                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         13785271                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1143192287                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         13729625                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1135373868                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         15616683                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1126455133                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         14942796                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1117244768                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         13780036                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1136410633                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy         13665087                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy       1134955386                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         15472482                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1124620706                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         15949027                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy       1105594068                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14758734                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1132868450                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         16966400                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1107617390                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
