# do Punto_A_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/simon/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Reg_despl/Reg_Despl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:53 on May 06,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Reg_despl/Reg_Despl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_Despl
# -- Compiling architecture behav of Reg_Despl
# End time: 13:50:53 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:53 on May 06,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/FSM_Reg_Despl/FSM_Reg_Despl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM_Reg_Despl
# -- Compiling architecture behav of FSM_Reg_Despl
# End time: 13:50:53 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/cont_bin/cont_bin.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:53 on May 06,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/cont_bin/cont_bin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cont_bin
# -- Compiling architecture behav of cont_bin
# End time: 13:50:53 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/FFD/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:53 on May 06,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/FFD/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture behav of FFD
# End time: 13:50:53 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Punto_A/Punto_A.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:53 on May 06,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Punto_A/Punto_A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Punto_A
# -- Compiling architecture behav of Punto_A
# End time: 13:50:53 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Punto_A/tb_Punto_A.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:53 on May 06,2020
# vcom -reportprogress 300 -93 -work work /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Punto_A/tb_Punto_A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Punto_A
# -- Compiling architecture behav of tb_Punto_A
# ** Warning: /home/simon/Documentos/Sistemas Digitales Avanzados/Laboratorios/Laboratorio_5/Punto_A/Punto_A/tb_Punto_A.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:50:53 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_Punto_A
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tb_Punto_A 
# Start time: 13:50:53 on May 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_punto_a(behav)
# Loading work.punto_a(behav)
# Loading work.reg_despl(behav)
# Loading work.ffd(behav)
# Loading work.cont_bin(behav)
# Loading work.fsm_reg_despl(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# stdin: <EOF>
# End time: 13:52:23 on May 06,2020, Elapsed time: 0:01:30
# Errors: 0, Warnings: 1
