// Seed: 1358770638
module module_0 (
    input  tri   id_0,
    output tri1  id_1,
    input  tri1  id_2,
    output tri0  id_3,
    output wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    input  uwire id_7
);
  assign id_1 = 1;
  final $display;
  wire id_9;
  wire id_10;
  wire id_11 = id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wire id_10,
    output logic id_11,
    input wor id_12,
    input wor id_13
);
  wire id_15;
  supply0 id_16;
  assign id_3 = id_16;
  always @(1 or posedge 1) id_11 <= 1;
  wire id_17;
  module_0(
      id_6, id_2, id_13, id_2, id_16, id_5, id_8, id_12
  );
endmodule
