
prog_Mini-projMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e7bc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020cc  0800e98c  0800e98c  0001e98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a58  08010a58  000300c0  2**0
                  CONTENTS
  4 .ARM          00000008  08010a58  08010a58  00020a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a60  08010a60  000300c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a60  08010a60  00020a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010a64  08010a64  00020a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  08010a68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008cb0  200000c0  08010b28  000300c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008d70  08010b28  00038d70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c9b2  00000000  00000000  000300f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005533  00000000  00000000  0005caa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002600  00000000  00000000  00061fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002368  00000000  00000000  000645d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e209  00000000  00000000  00066940  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f60f  00000000  00000000  00094b49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00114b91  00000000  00000000  000b4158  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c8ce9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a3bc  00000000  00000000  001c8d64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c0 	.word	0x200000c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e974 	.word	0x0800e974

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000c4 	.word	0x200000c4
 800020c:	0800e974 	.word	0x0800e974

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80005be:	b480      	push	{r7}
 80005c0:	b083      	sub	sp, #12
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
 80005c6:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80005c8:	bf00      	nop
 80005ca:	370c      	adds	r7, #12
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
	...

080005e4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4a07      	ldr	r2, [pc, #28]	; (8000610 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <vApplicationGetIdleTaskMemory+0x30>)
 80005fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000602:	bf00      	nop
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	200000dc 	.word	0x200000dc
 8000614:	20000134 	.word	0x20000134

08000618 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000622:	20c8      	movs	r0, #200	; 0xc8
 8000624:	f002 f966 	bl	80028f4 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000628:	f000 f9b4 	bl	8000994 <ft5336_I2C_InitializeIfRequired>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b084      	sub	sp, #16
 800064e:	af00      	add	r7, sp, #0
 8000650:	4603      	mov	r3, r0
 8000652:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 800065c:	2300      	movs	r3, #0
 800065e:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000660:	f000 f998 	bl	8000994 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000664:	2300      	movs	r3, #0
 8000666:	73fb      	strb	r3, [r7, #15]
 8000668:	e010      	b.n	800068c <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	21a8      	movs	r1, #168	; 0xa8
 8000670:	4618      	mov	r0, r3
 8000672:	f002 f921 	bl	80028b8 <TS_IO_Read>
 8000676:	4603      	mov	r3, r0
 8000678:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	b2db      	uxtb	r3, r3
 800067e:	2b51      	cmp	r3, #81	; 0x51
 8000680:	d101      	bne.n	8000686 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	3301      	adds	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	2b02      	cmp	r3, #2
 8000690:	d802      	bhi.n	8000698 <ft5336_ReadID+0x4e>
 8000692:	7bbb      	ldrb	r3, [r7, #14]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d0e8      	beq.n	800066a <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8000698:	7b7b      	ldrb	r3, [r7, #13]
 800069a:	b2db      	uxtb	r3, r3
 800069c:	b29b      	uxth	r3, r3
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	4603      	mov	r3, r0
 80006ae:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80006b0:	88fb      	ldrh	r3, [r7, #6]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f97e 	bl	80009b4 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80006b8:	88fb      	ldrh	r3, [r7, #6]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f932 	bl	8000924 <ft5336_TS_DisableIT>
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80006d6:	88fb      	ldrh	r3, [r7, #6]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	2102      	movs	r1, #2
 80006dc:	4618      	mov	r0, r3
 80006de:	f002 f8eb 	bl	80028b8 <TS_IO_Read>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b05      	cmp	r3, #5
 80006f8:	d901      	bls.n	80006fe <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <ft5336_TS_DetectTouch+0x50>)
 8000704:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <ft5336_TS_DetectTouch+0x50>)
 8000708:	2200      	movs	r2, #0
 800070a:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	b2db      	uxtb	r3, r3
}
 8000710:	4618      	mov	r0, r3
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000334 	.word	0x20000334

0800071c <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 800073e:	4b6d      	ldr	r3, [pc, #436]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 8000740:	789a      	ldrb	r2, [r3, #2]
 8000742:	4b6c      	ldr	r3, [pc, #432]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 8000744:	785b      	ldrb	r3, [r3, #1]
 8000746:	429a      	cmp	r2, r3
 8000748:	f080 80cf 	bcs.w	80008ea <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 800074c:	4b69      	ldr	r3, [pc, #420]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 800074e:	789b      	ldrb	r3, [r3, #2]
 8000750:	2b09      	cmp	r3, #9
 8000752:	d871      	bhi.n	8000838 <ft5336_TS_GetXY+0x11c>
 8000754:	a201      	add	r2, pc, #4	; (adr r2, 800075c <ft5336_TS_GetXY+0x40>)
 8000756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800075a:	bf00      	nop
 800075c:	08000785 	.word	0x08000785
 8000760:	08000797 	.word	0x08000797
 8000764:	080007a9 	.word	0x080007a9
 8000768:	080007bb 	.word	0x080007bb
 800076c:	080007cd 	.word	0x080007cd
 8000770:	080007df 	.word	0x080007df
 8000774:	080007f1 	.word	0x080007f1
 8000778:	08000803 	.word	0x08000803
 800077c:	08000815 	.word	0x08000815
 8000780:	08000827 	.word	0x08000827
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8000784:	2304      	movs	r3, #4
 8000786:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000788:	2303      	movs	r3, #3
 800078a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 800078c:	2306      	movs	r3, #6
 800078e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000790:	2305      	movs	r3, #5
 8000792:	753b      	strb	r3, [r7, #20]
      break;
 8000794:	e051      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8000796:	230a      	movs	r3, #10
 8000798:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 800079a:	2309      	movs	r3, #9
 800079c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 800079e:	230c      	movs	r3, #12
 80007a0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80007a2:	230b      	movs	r3, #11
 80007a4:	753b      	strb	r3, [r7, #20]
      break;
 80007a6:	e048      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80007a8:	2310      	movs	r3, #16
 80007aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80007ac:	230f      	movs	r3, #15
 80007ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80007b0:	2312      	movs	r3, #18
 80007b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80007b4:	2311      	movs	r3, #17
 80007b6:	753b      	strb	r3, [r7, #20]
      break;
 80007b8:	e03f      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80007ba:	2316      	movs	r3, #22
 80007bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80007be:	2315      	movs	r3, #21
 80007c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80007c2:	2318      	movs	r3, #24
 80007c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80007c6:	2317      	movs	r3, #23
 80007c8:	753b      	strb	r3, [r7, #20]
      break;
 80007ca:	e036      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80007cc:	231c      	movs	r3, #28
 80007ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80007d0:	231b      	movs	r3, #27
 80007d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80007d4:	231e      	movs	r3, #30
 80007d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80007d8:	231d      	movs	r3, #29
 80007da:	753b      	strb	r3, [r7, #20]
      break;
 80007dc:	e02d      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80007de:	2322      	movs	r3, #34	; 0x22
 80007e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80007e2:	2321      	movs	r3, #33	; 0x21
 80007e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80007e6:	2324      	movs	r3, #36	; 0x24
 80007e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80007ea:	2323      	movs	r3, #35	; 0x23
 80007ec:	753b      	strb	r3, [r7, #20]
      break;
 80007ee:	e024      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80007f0:	2328      	movs	r3, #40	; 0x28
 80007f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80007f4:	2327      	movs	r3, #39	; 0x27
 80007f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 80007f8:	232a      	movs	r3, #42	; 0x2a
 80007fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 80007fc:	2329      	movs	r3, #41	; 0x29
 80007fe:	753b      	strb	r3, [r7, #20]
      break;
 8000800:	e01b      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000802:	232e      	movs	r3, #46	; 0x2e
 8000804:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000806:	232d      	movs	r3, #45	; 0x2d
 8000808:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800080a:	2330      	movs	r3, #48	; 0x30
 800080c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800080e:	232f      	movs	r3, #47	; 0x2f
 8000810:	753b      	strb	r3, [r7, #20]
      break;
 8000812:	e012      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000814:	2334      	movs	r3, #52	; 0x34
 8000816:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000818:	2333      	movs	r3, #51	; 0x33
 800081a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 800081c:	2336      	movs	r3, #54	; 0x36
 800081e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000820:	2335      	movs	r3, #53	; 0x35
 8000822:	753b      	strb	r3, [r7, #20]
      break;
 8000824:	e009      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8000826:	233a      	movs	r3, #58	; 0x3a
 8000828:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800082a:	2339      	movs	r3, #57	; 0x39
 800082c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 800082e:	233c      	movs	r3, #60	; 0x3c
 8000830:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000832:	233b      	movs	r3, #59	; 0x3b
 8000834:	753b      	strb	r3, [r7, #20]
      break;
 8000836:	e000      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000838:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800083a:	89fb      	ldrh	r3, [r7, #14]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	7dfa      	ldrb	r2, [r7, #23]
 8000840:	4611      	mov	r1, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f002 f838 	bl	80028b8 <TS_IO_Read>
 8000848:	4603      	mov	r3, r0
 800084a:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800084c:	7cfb      	ldrb	r3, [r7, #19]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	b29a      	uxth	r2, r3
 8000852:	4b29      	ldr	r3, [pc, #164]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000854:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000856:	89fb      	ldrh	r3, [r7, #14]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	7dba      	ldrb	r2, [r7, #22]
 800085c:	4611      	mov	r1, r2
 800085e:	4618      	mov	r0, r3
 8000860:	f002 f82a 	bl	80028b8 <TS_IO_Read>
 8000864:	4603      	mov	r3, r0
 8000866:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000868:	7cfb      	ldrb	r3, [r7, #19]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000872:	b21a      	sxth	r2, r3
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	b21b      	sxth	r3, r3
 800087a:	4313      	orrs	r3, r2
 800087c:	b21b      	sxth	r3, r3
 800087e:	b29a      	uxth	r2, r3
 8000880:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000882:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000886:	881a      	ldrh	r2, [r3, #0]
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 800088c:	89fb      	ldrh	r3, [r7, #14]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	7d7a      	ldrb	r2, [r7, #21]
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f002 f80f 	bl	80028b8 <TS_IO_Read>
 800089a:	4603      	mov	r3, r0
 800089c:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800089e:	7cfb      	ldrb	r3, [r7, #19]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008a6:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80008a8:	89fb      	ldrh	r3, [r7, #14]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	7d3a      	ldrb	r2, [r7, #20]
 80008ae:	4611      	mov	r1, r2
 80008b0:	4618      	mov	r0, r3
 80008b2:	f002 f801 	bl	80028b8 <TS_IO_Read>
 80008b6:	4603      	mov	r3, r0
 80008b8:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80008ba:	7cfb      	ldrb	r3, [r7, #19]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008c8:	881b      	ldrh	r3, [r3, #0]
 80008ca:	b21b      	sxth	r3, r3
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b21b      	sxth	r3, r3
 80008d0:	b29a      	uxth	r2, r3
 80008d2:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008d4:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 80008e0:	789b      	ldrb	r3, [r3, #2]
 80008e2:	3301      	adds	r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4b03      	ldr	r3, [pc, #12]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 80008e8:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80008ea:	bf00      	nop
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000334 	.word	0x20000334
 80008f8:	20000338 	.word	0x20000338

080008fc <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800090a:	2301      	movs	r3, #1
 800090c:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	7bfa      	ldrb	r2, [r7, #15]
 8000914:	21a4      	movs	r1, #164	; 0xa4
 8000916:	4618      	mov	r0, r3
 8000918:	f001 ffb4 	bl	8002884 <TS_IO_Write>
}
 800091c:	bf00      	nop
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000932:	2300      	movs	r3, #0
 8000934:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	7bfa      	ldrb	r2, [r7, #15]
 800093c:	21a4      	movs	r1, #164	; 0xa4
 800093e:	4618      	mov	r0, r3
 8000940:	f001 ffa0 	bl	8002884 <TS_IO_Write>
}
 8000944:	bf00      	nop
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
	...

0800097c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000980:	4b03      	ldr	r3, [pc, #12]	; (8000990 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000982:	781b      	ldrb	r3, [r3, #0]
}
 8000984:	4618      	mov	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	20000334 	.word	0x20000334

08000994 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000998:	f7ff fff0 	bl	800097c <ft5336_Get_I2C_InitializedStatus>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d104      	bne.n	80009ac <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 80009a2:	f001 ff65 	bl	8002870 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 80009a6:	4b02      	ldr	r3, [pc, #8]	; (80009b0 <ft5336_I2C_InitializeIfRequired+0x1c>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]
  }
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000334 	.word	0x20000334

080009b4 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b085      	sub	sp, #20
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 80009c2:	68fb      	ldr	r3, [r7, #12]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d0:	b5b0      	push	{r4, r5, r7, lr}
 80009d2:	b0b0      	sub	sp, #192	; 0xc0
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d6:	f004 f9a4 	bl	8004d22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009da:	f000 f92b 	bl	8000c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009de:	f000 ff9d 	bl	800191c <MX_GPIO_Init>
  MX_ADC3_Init();
 80009e2:	f000 fa29 	bl	8000e38 <MX_ADC3_Init>
  MX_I2C1_Init();
 80009e6:	f000 fad5 	bl	8000f94 <MX_I2C1_Init>
  MX_I2C3_Init();
 80009ea:	f000 fb13 	bl	8001014 <MX_I2C3_Init>
  MX_LTDC_Init();
 80009ee:	f000 fb51 	bl	8001094 <MX_LTDC_Init>
  MX_RTC_Init();
 80009f2:	f000 fbd1 	bl	8001198 <MX_RTC_Init>
  MX_SPI2_Init();
 80009f6:	f000 fc75 	bl	80012e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 80009fa:	f000 fcb1 	bl	8001360 <MX_TIM1_Init>
  MX_TIM2_Init();
 80009fe:	f000 fd03 	bl	8001408 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000a02:	f000 fd4f 	bl	80014a4 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000a06:	f000 fdb3 	bl	8001570 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000a0a:	f000 fdff 	bl	800160c <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000a0e:	f000 fed7 	bl	80017c0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000a12:	f000 ff05 	bl	8001820 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000a16:	f000 f9bd 	bl	8000d94 <MX_ADC1_Init>
  MX_DAC_Init();
 8000a1a:	f000 fa5f 	bl	8000edc <MX_DAC_Init>
  MX_UART7_Init();
 8000a1e:	f000 fe9f 	bl	8001760 <MX_UART7_Init>
  MX_FMC_Init();
 8000a22:	f000 ff2d 	bl	8001880 <MX_FMC_Init>
  MX_DMA2D_Init();
 8000a26:	f000 fa83 	bl	8000f30 <MX_DMA2D_Init>
  /* USER CODE BEGIN 2 */
	BSP_LCD_Init();
 8000a2a:	f001 ff6f 	bl	800290c <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000a2e:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000a32:	2000      	movs	r0, #0
 8000a34:	f002 f802 	bl	8002a3c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(1,
			LCD_FB_START_ADDRESS + BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4);
 8000a38:	f001 ffd8 	bl	80029ec <BSP_LCD_GetXSize>
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	f001 ffe9 	bl	8002a14 <BSP_LCD_GetYSize>
 8000a42:	4603      	mov	r3, r0
 8000a44:	fb03 f304 	mul.w	r3, r3, r4
	BSP_LCD_LayerDefaultInit(1,
 8000a48:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	4619      	mov	r1, r3
 8000a50:	2001      	movs	r0, #1
 8000a52:	f001 fff3 	bl	8002a3c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 8000a56:	f002 fe6b 	bl	8003730 <BSP_LCD_DisplayOn>
	BSP_LCD_SelectLayer(1);
 8000a5a:	2001      	movs	r0, #1
 8000a5c:	f002 f84e 	bl	8002afc <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000a60:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a64:	f002 f8bc 	bl	8002be0 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font12);
 8000a68:	485e      	ldr	r0, [pc, #376]	; (8000be4 <main+0x214>)
 8000a6a:	f002 f889 	bl	8002b80 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8000a72:	f002 f853 	bl	8002b1c <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000a76:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a7a:	f002 f867 	bl	8002b4c <BSP_LCD_SetBackColor>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000a7e:	f001 ffb5 	bl	80029ec <BSP_LCD_GetXSize>
 8000a82:	4603      	mov	r3, r0
 8000a84:	b29c      	uxth	r4, r3
 8000a86:	f001 ffc5 	bl	8002a14 <BSP_LCD_GetYSize>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4620      	mov	r0, r4
 8000a92:	f003 fadb 	bl	800404c <BSP_TS_Init>
	HAL_UART_Receive_IT(&huart7,rxbuffer,4);
 8000a96:	2204      	movs	r2, #4
 8000a98:	4953      	ldr	r1, [pc, #332]	; (8000be8 <main+0x218>)
 8000a9a:	4854      	ldr	r0, [pc, #336]	; (8000bec <main+0x21c>)
 8000a9c:	f00a f800 	bl	800aaa0 <HAL_UART_Receive_IT>
	BSP_LCD_DisplayStringAtLine(9, (uint8_t*) "Appuyez sur BP2 pour commencer");
 8000aa0:	4953      	ldr	r1, [pc, #332]	; (8000bf0 <main+0x220>)
 8000aa2:	2009      	movs	r0, #9
 8000aa4:	f002 f9cc 	bl	8002e40 <BSP_LCD_DisplayStringAtLine>
	while(HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin));
 8000aa8:	bf00      	nop
 8000aaa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aae:	4851      	ldr	r0, [pc, #324]	; (8000bf4 <main+0x224>)
 8000ab0:	f005 fe2e 	bl	8006710 <HAL_GPIO_ReadPin>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d1f7      	bne.n	8000aaa <main+0xda>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000aba:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000abe:	f002 f88f 	bl	8002be0 <BSP_LCD_Clear>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex_LCD */
  osMutexDef(myMutex_LCD);
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000ac8:	2300      	movs	r3, #0
 8000aca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  myMutex_LCDHandle = osMutexCreate(osMutex(myMutex_LCD));
 8000ace:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f00b f8d3 	bl	800bc7e <osMutexCreate>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	4b47      	ldr	r3, [pc, #284]	; (8000bf8 <main+0x228>)
 8000adc:	601a      	str	r2, [r3, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueU2H */
  osMessageQDef(myQueueU2H, 1, uint8_t);
 8000ade:	4b47      	ldr	r3, [pc, #284]	; (8000bfc <main+0x22c>)
 8000ae0:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8000ae4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ae6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueU2HHandle = osMessageCreate(osMessageQ(myQueueU2H), NULL);
 8000aea:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000aee:	2100      	movs	r1, #0
 8000af0:	4618      	mov	r0, r3
 8000af2:	f00b f8dc 	bl	800bcae <osMessageCreate>
 8000af6:	4602      	mov	r2, r0
 8000af8:	4b41      	ldr	r3, [pc, #260]	; (8000c00 <main+0x230>)
 8000afa:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000afc:	4b41      	ldr	r3, [pc, #260]	; (8000c04 <main+0x234>)
 8000afe:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000b02:	461d      	mov	r5, r3
 8000b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b10:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f00b f851 	bl	800bbbe <osThreadCreate>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	4b3a      	ldr	r3, [pc, #232]	; (8000c08 <main+0x238>)
 8000b20:	601a      	str	r2, [r3, #0]

  /* definition and creation of horloge */
  osThreadDef(horloge, Starthorloge, osPriorityBelowNormal, 0, 1024);
 8000b22:	4b3a      	ldr	r3, [pc, #232]	; (8000c0c <main+0x23c>)
 8000b24:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000b28:	461d      	mov	r5, r3
 8000b2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  horlogeHandle = osThreadCreate(osThread(horloge), NULL);
 8000b36:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f00b f83e 	bl	800bbbe <osThreadCreate>
 8000b42:	4602      	mov	r2, r0
 8000b44:	4b32      	ldr	r3, [pc, #200]	; (8000c10 <main+0x240>)
 8000b46:	601a      	str	r2, [r3, #0]

  /* definition and creation of LRacket */
  osThreadDef(LRacket, StartLRacket, osPriorityAboveNormal, 0, 1024);
 8000b48:	4b32      	ldr	r3, [pc, #200]	; (8000c14 <main+0x244>)
 8000b4a:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000b4e:	461d      	mov	r5, r3
 8000b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b54:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b58:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LRacketHandle = osThreadCreate(osThread(LRacket), NULL);
 8000b5c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b60:	2100      	movs	r1, #0
 8000b62:	4618      	mov	r0, r3
 8000b64:	f00b f82b 	bl	800bbbe <osThreadCreate>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	4b2b      	ldr	r3, [pc, #172]	; (8000c18 <main+0x248>)
 8000b6c:	601a      	str	r2, [r3, #0]

  /* definition and creation of Ball */
  osThreadDef(Ball, StartBall, osPriorityHigh, 0, 1024);
 8000b6e:	4b2b      	ldr	r3, [pc, #172]	; (8000c1c <main+0x24c>)
 8000b70:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000b74:	461d      	mov	r5, r3
 8000b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BallHandle = osThreadCreate(osThread(Ball), NULL);
 8000b82:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b86:	2100      	movs	r1, #0
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f00b f818 	bl	800bbbe <osThreadCreate>
 8000b8e:	4602      	mov	r2, r0
 8000b90:	4b23      	ldr	r3, [pc, #140]	; (8000c20 <main+0x250>)
 8000b92:	601a      	str	r2, [r3, #0]

  /* definition and creation of BgChanger */
  osThreadDef(BgChanger, StartBgChanger, osPriorityBelowNormal, 0, 1024);
 8000b94:	4b23      	ldr	r3, [pc, #140]	; (8000c24 <main+0x254>)
 8000b96:	f107 041c 	add.w	r4, r7, #28
 8000b9a:	461d      	mov	r5, r3
 8000b9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ba4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BgChangerHandle = osThreadCreate(osThread(BgChanger), NULL);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f00b f805 	bl	800bbbe <osThreadCreate>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <main+0x258>)
 8000bb8:	601a      	str	r2, [r3, #0]

  /* definition and creation of Transmit */
  osThreadDef(Transmit, StartTransmit, osPriorityAboveNormal, 0, 128);
 8000bba:	4b1c      	ldr	r3, [pc, #112]	; (8000c2c <main+0x25c>)
 8000bbc:	463c      	mov	r4, r7
 8000bbe:	461d      	mov	r5, r3
 8000bc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TransmitHandle = osThreadCreate(osThread(Transmit), NULL);
 8000bcc:	463b      	mov	r3, r7
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f00a fff4 	bl	800bbbe <osThreadCreate>
 8000bd6:	4602      	mov	r2, r0
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <main+0x260>)
 8000bda:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000bdc:	f00a ffe8 	bl	800bbb0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000be0:	e7fe      	b.n	8000be0 <main+0x210>
 8000be2:	bf00      	nop
 8000be4:	20000040 	.word	0x20000040
 8000be8:	20008c38 	.word	0x20008c38
 8000bec:	20008714 	.word	0x20008714
 8000bf0:	0800e98c 	.word	0x0800e98c
 8000bf4:	40020000 	.word	0x40020000
 8000bf8:	20008c34 	.word	0x20008c34
 8000bfc:	0800e9ac 	.word	0x0800e9ac
 8000c00:	20008c48 	.word	0x20008c48
 8000c04:	0800e9c8 	.word	0x0800e9c8
 8000c08:	20008660 	.word	0x20008660
 8000c0c:	0800e9ec 	.word	0x0800e9ec
 8000c10:	20008990 	.word	0x20008990
 8000c14:	0800ea10 	.word	0x0800ea10
 8000c18:	2000865c 	.word	0x2000865c
 8000c1c:	0800ea34 	.word	0x0800ea34
 8000c20:	20008c44 	.word	0x20008c44
 8000c24:	0800ea5c 	.word	0x0800ea5c
 8000c28:	200089dc 	.word	0x200089dc
 8000c2c:	0800ea84 	.word	0x0800ea84
 8000c30:	200089e0 	.word	0x200089e0

08000c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b0b4      	sub	sp, #208	; 0xd0
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000c3e:	2230      	movs	r2, #48	; 0x30
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f00d fa91 	bl	800e16a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c58:	f107 0308 	add.w	r3, r7, #8
 8000c5c:	2284      	movs	r2, #132	; 0x84
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f00d fa82 	bl	800e16a <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c66:	f006 fead 	bl	80079c4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	4b47      	ldr	r3, [pc, #284]	; (8000d88 <SystemClock_Config+0x154>)
 8000c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c6e:	4a46      	ldr	r2, [pc, #280]	; (8000d88 <SystemClock_Config+0x154>)
 8000c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c74:	6413      	str	r3, [r2, #64]	; 0x40
 8000c76:	4b44      	ldr	r3, [pc, #272]	; (8000d88 <SystemClock_Config+0x154>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c82:	4b42      	ldr	r3, [pc, #264]	; (8000d8c <SystemClock_Config+0x158>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a41      	ldr	r2, [pc, #260]	; (8000d8c <SystemClock_Config+0x158>)
 8000c88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	4b3f      	ldr	r3, [pc, #252]	; (8000d8c <SystemClock_Config+0x158>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c96:	603b      	str	r3, [r7, #0]
 8000c98:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000c9a:	2309      	movs	r3, #9
 8000c9c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ca0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000cb8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000cbc:	2319      	movs	r3, #25
 8000cbe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000cc2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000cd0:	2309      	movs	r3, #9
 8000cd2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f006 fed2 	bl	8007a84 <HAL_RCC_OscConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000ce6:	f001 fc69 	bl	80025bc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000cea:	f006 fe7b 	bl	80079e4 <HAL_PWREx_EnableOverDrive>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000cf4:	f001 fc62 	bl	80025bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d0a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000d1a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000d1e:	2106      	movs	r1, #6
 8000d20:	4618      	mov	r0, r3
 8000d22:	f007 f953 	bl	8007fcc <HAL_RCC_ClockConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8000d2c:	f001 fc46 	bl	80025bc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 8000d30:	4b17      	ldr	r3, [pc, #92]	; (8000d90 <SystemClock_Config+0x15c>)
 8000d32:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000d34:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d38:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000d42:	2303      	movs	r3, #3
 8000d44:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000d46:	2301      	movs	r3, #1
 8000d48:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000d4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d4e:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d54:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d56:	2300      	movs	r3, #0
 8000d58:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d62:	2300      	movs	r3, #0
 8000d64:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d6a:	f107 0308 	add.w	r3, r7, #8
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f007 fb30 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <SystemClock_Config+0x14a>
  {
    Error_Handler();
 8000d7a:	f001 fc1f 	bl	80025bc <Error_Handler>
  }
}
 8000d7e:	bf00      	nop
 8000d80:	37d0      	adds	r7, #208	; 0xd0
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40007000 	.word	0x40007000
 8000d90:	00015868 	.word	0x00015868

08000d94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000da6:	4b21      	ldr	r3, [pc, #132]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000da8:	4a21      	ldr	r2, [pc, #132]	; (8000e30 <MX_ADC1_Init+0x9c>)
 8000daa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000dac:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000dae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000db2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dba:	4b1c      	ldr	r3, [pc, #112]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dc6:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dce:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dd4:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000dd6:	4a17      	ldr	r2, [pc, #92]	; (8000e34 <MX_ADC1_Init+0xa0>)
 8000dd8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dda:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000de0:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000de6:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dee:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000df4:	480d      	ldr	r0, [pc, #52]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000df6:	f003 ffe3 	bl	8004dc0 <HAL_ADC_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000e00:	f001 fbdc 	bl	80025bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e10:	463b      	mov	r3, r7
 8000e12:	4619      	mov	r1, r3
 8000e14:	4805      	ldr	r0, [pc, #20]	; (8000e2c <MX_ADC1_Init+0x98>)
 8000e16:	f004 f969 	bl	80050ec <HAL_ADC_ConfigChannel>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000e20:	f001 fbcc 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20008948 	.word	0x20008948
 8000e30:	40012000 	.word	0x40012000
 8000e34:	0f000001 	.word	0x0f000001

08000e38 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e3e:	463b      	mov	r3, r7
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000e4a:	4b21      	ldr	r3, [pc, #132]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e4c:	4a21      	ldr	r2, [pc, #132]	; (8000ed4 <MX_ADC3_Init+0x9c>)
 8000e4e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e50:	4b1f      	ldr	r3, [pc, #124]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e56:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000e64:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e72:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e78:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e7a:	4a17      	ldr	r2, [pc, #92]	; (8000ed8 <MX_ADC3_Init+0xa0>)
 8000e7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e7e:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000e8a:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e92:	4b0f      	ldr	r3, [pc, #60]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000e98:	480d      	ldr	r0, [pc, #52]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000e9a:	f003 ff91 	bl	8004dc0 <HAL_ADC_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000ea4:	f001 fb8a 	bl	80025bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ea8:	2308      	movs	r3, #8
 8000eaa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eac:	2301      	movs	r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <MX_ADC3_Init+0x98>)
 8000eba:	f004 f917 	bl	80050ec <HAL_ADC_ConfigChannel>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000ec4:	f001 fb7a 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000ec8:	bf00      	nop
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20008994 	.word	0x20008994
 8000ed4:	40012200 	.word	0x40012200
 8000ed8:	0f000001 	.word	0x0f000001

08000edc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000ee2:	463b      	mov	r3, r7
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <MX_DAC_Init+0x4c>)
 8000eec:	4a0f      	ldr	r2, [pc, #60]	; (8000f2c <MX_DAC_Init+0x50>)
 8000eee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000ef0:	480d      	ldr	r0, [pc, #52]	; (8000f28 <MX_DAC_Init+0x4c>)
 8000ef2:	f004 fc21 	bl	8005738 <HAL_DAC_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000efc:	f001 fb5e 	bl	80025bc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f08:	463b      	mov	r3, r7
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4806      	ldr	r0, [pc, #24]	; (8000f28 <MX_DAC_Init+0x4c>)
 8000f10:	f004 fc88 	bl	8005824 <HAL_DAC_ConfigChannel>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000f1a:	f001 fb4f 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20008a64 	.word	0x20008a64
 8000f2c:	40007400 	.word	0x40007400

08000f30 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f36:	4a16      	ldr	r2, [pc, #88]	; (8000f90 <MX_DMA2D_Init+0x60>)
 8000f38:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000f64:	4809      	ldr	r0, [pc, #36]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f66:	f004 fe93 	bl	8005c90 <HAL_DMA2D_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000f70:	f001 fb24 	bl	80025bc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000f74:	2101      	movs	r1, #1
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <MX_DMA2D_Init+0x5c>)
 8000f78:	f004 ffe8 	bl	8005f4c <HAL_DMA2D_ConfigLayer>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000f82:	f001 fb1b 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20008b7c 	.word	0x20008b7c
 8000f90:	4002b000 	.word	0x4002b000

08000f94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	; (8001008 <MX_I2C1_Init+0x74>)
 8000f9a:	4a1c      	ldr	r2, [pc, #112]	; (800100c <MX_I2C1_Init+0x78>)
 8000f9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	; (8001010 <MX_I2C1_Init+0x7c>)
 8000fa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000faa:	4b17      	ldr	r3, [pc, #92]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fb0:	4b15      	ldr	r3, [pc, #84]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fb6:	4b14      	ldr	r3, [pc, #80]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fc2:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fce:	480e      	ldr	r0, [pc, #56]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fd0:	f005 fbd0 	bl	8006774 <HAL_I2C_Init>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fda:	f001 faef 	bl	80025bc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4809      	ldr	r0, [pc, #36]	; (8001008 <MX_I2C1_Init+0x74>)
 8000fe2:	f006 f8df 	bl	80071a4 <HAL_I2CEx_ConfigAnalogFilter>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fec:	f001 fae6 	bl	80025bc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4805      	ldr	r0, [pc, #20]	; (8001008 <MX_I2C1_Init+0x74>)
 8000ff4:	f006 f921 	bl	800723a <HAL_I2CEx_ConfigDigitalFilter>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ffe:	f001 fadd 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200087d4 	.word	0x200087d4
 800100c:	40005400 	.word	0x40005400
 8001010:	00c0eaff 	.word	0x00c0eaff

08001014 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001018:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <MX_I2C3_Init+0x74>)
 800101a:	4a1c      	ldr	r2, [pc, #112]	; (800108c <MX_I2C3_Init+0x78>)
 800101c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 800101e:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <MX_I2C3_Init+0x74>)
 8001020:	4a1b      	ldr	r2, [pc, #108]	; (8001090 <MX_I2C3_Init+0x7c>)
 8001022:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001024:	4b18      	ldr	r3, [pc, #96]	; (8001088 <MX_I2C3_Init+0x74>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <MX_I2C3_Init+0x74>)
 800102c:	2201      	movs	r2, #1
 800102e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <MX_I2C3_Init+0x74>)
 8001032:	2200      	movs	r2, #0
 8001034:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001036:	4b14      	ldr	r3, [pc, #80]	; (8001088 <MX_I2C3_Init+0x74>)
 8001038:	2200      	movs	r2, #0
 800103a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <MX_I2C3_Init+0x74>)
 800103e:	2200      	movs	r2, #0
 8001040:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001042:	4b11      	ldr	r3, [pc, #68]	; (8001088 <MX_I2C3_Init+0x74>)
 8001044:	2200      	movs	r2, #0
 8001046:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001048:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <MX_I2C3_Init+0x74>)
 800104a:	2200      	movs	r2, #0
 800104c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800104e:	480e      	ldr	r0, [pc, #56]	; (8001088 <MX_I2C3_Init+0x74>)
 8001050:	f005 fb90 	bl	8006774 <HAL_I2C_Init>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800105a:	f001 faaf 	bl	80025bc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800105e:	2100      	movs	r1, #0
 8001060:	4809      	ldr	r0, [pc, #36]	; (8001088 <MX_I2C3_Init+0x74>)
 8001062:	f006 f89f 	bl	80071a4 <HAL_I2CEx_ConfigAnalogFilter>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800106c:	f001 faa6 	bl	80025bc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001070:	2100      	movs	r1, #0
 8001072:	4805      	ldr	r0, [pc, #20]	; (8001088 <MX_I2C3_Init+0x74>)
 8001074:	f006 f8e1 	bl	800723a <HAL_I2CEx_ConfigDigitalFilter>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800107e:	f001 fa9d 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20008664 	.word	0x20008664
 800108c:	40005c00 	.word	0x40005c00
 8001090:	00c0eaff 	.word	0x00c0eaff

08001094 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08e      	sub	sp, #56	; 0x38
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	2234      	movs	r2, #52	; 0x34
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f00d f862 	bl	800e16a <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80010a6:	4b3a      	ldr	r3, [pc, #232]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010a8:	4a3a      	ldr	r2, [pc, #232]	; (8001194 <MX_LTDC_Init+0x100>)
 80010aa:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80010ac:	4b38      	ldr	r3, [pc, #224]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80010b2:	4b37      	ldr	r3, [pc, #220]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80010b8:	4b35      	ldr	r3, [pc, #212]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80010be:	4b34      	ldr	r3, [pc, #208]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 80010c4:	4b32      	ldr	r3, [pc, #200]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010c6:	2228      	movs	r2, #40	; 0x28
 80010c8:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80010ca:	4b31      	ldr	r3, [pc, #196]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010cc:	2209      	movs	r2, #9
 80010ce:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80010d0:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010d2:	2235      	movs	r2, #53	; 0x35
 80010d4:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80010d6:	4b2e      	ldr	r3, [pc, #184]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010d8:	220b      	movs	r2, #11
 80010da:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 80010dc:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010de:	f240 2215 	movw	r2, #533	; 0x215
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80010e4:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010e6:	f240 121b 	movw	r2, #283	; 0x11b
 80010ea:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 80010ec:	4b28      	ldr	r3, [pc, #160]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010ee:	f240 2235 	movw	r2, #565	; 0x235
 80010f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010f6:	f240 121d 	movw	r2, #285	; 0x11d
 80010fa:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80010fc:	4b24      	ldr	r3, [pc, #144]	; (8001190 <MX_LTDC_Init+0xfc>)
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001104:	4b22      	ldr	r3, [pc, #136]	; (8001190 <MX_LTDC_Init+0xfc>)
 8001106:	2200      	movs	r2, #0
 8001108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800110c:	4b20      	ldr	r3, [pc, #128]	; (8001190 <MX_LTDC_Init+0xfc>)
 800110e:	2200      	movs	r2, #0
 8001110:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001114:	481e      	ldr	r0, [pc, #120]	; (8001190 <MX_LTDC_Init+0xfc>)
 8001116:	f006 f8dd 	bl	80072d4 <HAL_LTDC_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001120:	f001 fa4c 	bl	80025bc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001128:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800112c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001132:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001136:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001138:	2302      	movs	r3, #2
 800113a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800113c:	23ff      	movs	r3, #255	; 0xff
 800113e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001144:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001148:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800114a:	2307      	movs	r3, #7
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800114e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001154:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 800115a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	2200      	movs	r2, #0
 8001176:	4619      	mov	r1, r3
 8001178:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_LTDC_Init+0xfc>)
 800117a:	f006 fa3d 	bl	80075f8 <HAL_LTDC_ConfigLayer>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001184:	f001 fa1a 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3738      	adds	r7, #56	; 0x38
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200088a0 	.word	0x200088a0
 8001194:	40016800 	.word	0x40016800

08001198 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b092      	sub	sp, #72	; 0x48
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800119e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]
 80011ae:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 80011b0:	2300      	movs	r3, #0
 80011b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 80011b4:	463b      	mov	r3, r7
 80011b6:	222c      	movs	r2, #44	; 0x2c
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f00c ffd5 	bl	800e16a <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80011c0:	4b46      	ldr	r3, [pc, #280]	; (80012dc <MX_RTC_Init+0x144>)
 80011c2:	4a47      	ldr	r2, [pc, #284]	; (80012e0 <MX_RTC_Init+0x148>)
 80011c4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80011c6:	4b45      	ldr	r3, [pc, #276]	; (80012dc <MX_RTC_Init+0x144>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80011cc:	4b43      	ldr	r3, [pc, #268]	; (80012dc <MX_RTC_Init+0x144>)
 80011ce:	227f      	movs	r2, #127	; 0x7f
 80011d0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80011d2:	4b42      	ldr	r3, [pc, #264]	; (80012dc <MX_RTC_Init+0x144>)
 80011d4:	22ff      	movs	r2, #255	; 0xff
 80011d6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80011d8:	4b40      	ldr	r3, [pc, #256]	; (80012dc <MX_RTC_Init+0x144>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80011de:	4b3f      	ldr	r3, [pc, #252]	; (80012dc <MX_RTC_Init+0x144>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80011e4:	4b3d      	ldr	r3, [pc, #244]	; (80012dc <MX_RTC_Init+0x144>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80011ea:	483c      	ldr	r0, [pc, #240]	; (80012dc <MX_RTC_Init+0x144>)
 80011ec:	f007 fce0 	bl	8008bb0 <HAL_RTC_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80011f6:	f001 f9e1 	bl	80025bc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001200:	2300      	movs	r3, #0
 8001202:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 8001206:	2300      	movs	r3, #0
 8001208:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800120c:	2300      	movs	r3, #0
 800120e:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001210:	2300      	movs	r3, #0
 8001212:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001214:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001218:	2201      	movs	r2, #1
 800121a:	4619      	mov	r1, r3
 800121c:	482f      	ldr	r0, [pc, #188]	; (80012dc <MX_RTC_Init+0x144>)
 800121e:	f007 fd43 	bl	8008ca8 <HAL_RTC_SetTime>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001228:	f001 f9c8 	bl	80025bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800122c:	2301      	movs	r3, #1
 800122e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001232:	2301      	movs	r3, #1
 8001234:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8001238:	2301      	movs	r3, #1
 800123a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 800123e:	2300      	movs	r3, #0
 8001240:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001244:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001248:	2201      	movs	r2, #1
 800124a:	4619      	mov	r1, r3
 800124c:	4823      	ldr	r0, [pc, #140]	; (80012dc <MX_RTC_Init+0x144>)
 800124e:	f007 fe47 	bl	8008ee0 <HAL_RTC_SetDate>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001258:	f001 f9b0 	bl	80025bc <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800125c:	2300      	movs	r3, #0
 800125e:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001260:	2300      	movs	r3, #0
 8001262:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001264:	2300      	movs	r3, #0
 8001266:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001268:	2300      	movs	r3, #0
 800126a:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800126c:	2300      	movs	r3, #0
 800126e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001274:	2300      	movs	r3, #0
 8001276:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800127c:	2300      	movs	r3, #0
 800127e:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001280:	2301      	movs	r3, #1
 8001282:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8001286:	f44f 7380 	mov.w	r3, #256	; 0x100
 800128a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800128c:	463b      	mov	r3, r7
 800128e:	2201      	movs	r2, #1
 8001290:	4619      	mov	r1, r3
 8001292:	4812      	ldr	r0, [pc, #72]	; (80012dc <MX_RTC_Init+0x144>)
 8001294:	f007 ff1c 	bl	80090d0 <HAL_RTC_SetAlarm>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800129e:	f001 f98d 	bl	80025bc <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 80012a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012a6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80012a8:	463b      	mov	r3, r7
 80012aa:	2201      	movs	r2, #1
 80012ac:	4619      	mov	r1, r3
 80012ae:	480b      	ldr	r0, [pc, #44]	; (80012dc <MX_RTC_Init+0x144>)
 80012b0:	f007 ff0e 	bl	80090d0 <HAL_RTC_SetAlarm>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_RTC_Init+0x126>
  {
    Error_Handler();
 80012ba:	f001 f97f 	bl	80025bc <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80012be:	2202      	movs	r2, #2
 80012c0:	2100      	movs	r1, #0
 80012c2:	4806      	ldr	r0, [pc, #24]	; (80012dc <MX_RTC_Init+0x144>)
 80012c4:	f008 f8ac 	bl	8009420 <HAL_RTCEx_SetTimeStamp>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80012ce:	f001 f975 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	3748      	adds	r7, #72	; 0x48
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20008a78 	.word	0x20008a78
 80012e0:	40002800 	.word	0x40002800

080012e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012e8:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <MX_SPI2_Init+0x74>)
 80012ea:	4a1c      	ldr	r2, [pc, #112]	; (800135c <MX_SPI2_Init+0x78>)
 80012ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012ee:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <MX_SPI2_Init+0x74>)
 80012f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012f6:	4b18      	ldr	r3, [pc, #96]	; (8001358 <MX_SPI2_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80012fc:	4b16      	ldr	r3, [pc, #88]	; (8001358 <MX_SPI2_Init+0x74>)
 80012fe:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001302:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001304:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MX_SPI2_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <MX_SPI2_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001310:	4b11      	ldr	r3, [pc, #68]	; (8001358 <MX_SPI2_Init+0x74>)
 8001312:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001316:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <MX_SPI2_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800131e:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MX_SPI2_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001324:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <MX_SPI2_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132a:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <MX_SPI2_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001330:	4b09      	ldr	r3, [pc, #36]	; (8001358 <MX_SPI2_Init+0x74>)
 8001332:	2207      	movs	r2, #7
 8001334:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MX_SPI2_Init+0x74>)
 8001338:	2200      	movs	r2, #0
 800133a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <MX_SPI2_Init+0x74>)
 800133e:	2208      	movs	r2, #8
 8001340:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <MX_SPI2_Init+0x74>)
 8001344:	f008 f941 	bl	80095ca <HAL_SPI_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800134e:	f001 f935 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200086b0 	.word	0x200086b0
 800135c:	40003800 	.word	0x40003800

08001360 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800137e:	4b20      	ldr	r3, [pc, #128]	; (8001400 <MX_TIM1_Init+0xa0>)
 8001380:	4a20      	ldr	r2, [pc, #128]	; (8001404 <MX_TIM1_Init+0xa4>)
 8001382:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001384:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <MX_TIM1_Init+0xa0>)
 8001386:	2200      	movs	r2, #0
 8001388:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138a:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <MX_TIM1_Init+0xa0>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <MX_TIM1_Init+0xa0>)
 8001392:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001396:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001398:	4b19      	ldr	r3, [pc, #100]	; (8001400 <MX_TIM1_Init+0xa0>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <MX_TIM1_Init+0xa0>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a4:	4b16      	ldr	r3, [pc, #88]	; (8001400 <MX_TIM1_Init+0xa0>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013aa:	4815      	ldr	r0, [pc, #84]	; (8001400 <MX_TIM1_Init+0xa0>)
 80013ac:	f008 f99f 	bl	80096ee <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80013b6:	f001 f901 	bl	80025bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013c0:	f107 0310 	add.w	r3, r7, #16
 80013c4:	4619      	mov	r1, r3
 80013c6:	480e      	ldr	r0, [pc, #56]	; (8001400 <MX_TIM1_Init+0xa0>)
 80013c8:	f008 fc52 	bl	8009c70 <HAL_TIM_ConfigClockSource>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80013d2:	f001 f8f3 	bl	80025bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	4619      	mov	r1, r3
 80013e6:	4806      	ldr	r0, [pc, #24]	; (8001400 <MX_TIM1_Init+0xa0>)
 80013e8:	f009 f986 	bl	800a6f8 <HAL_TIMEx_MasterConfigSynchronization>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80013f2:	f001 f8e3 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013f6:	bf00      	nop
 80013f8:	3720      	adds	r7, #32
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20008a98 	.word	0x20008a98
 8001404:	40010000 	.word	0x40010000

08001408 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b088      	sub	sp, #32
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140e:	f107 0310 	add.w	r3, r7, #16
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001426:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <MX_TIM2_Init+0x98>)
 8001428:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800142c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800142e:	4b1c      	ldr	r3, [pc, #112]	; (80014a0 <MX_TIM2_Init+0x98>)
 8001430:	2200      	movs	r2, #0
 8001432:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001434:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <MX_TIM2_Init+0x98>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800143a:	4b19      	ldr	r3, [pc, #100]	; (80014a0 <MX_TIM2_Init+0x98>)
 800143c:	f04f 32ff 	mov.w	r2, #4294967295
 8001440:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001442:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <MX_TIM2_Init+0x98>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001448:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <MX_TIM2_Init+0x98>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800144e:	4814      	ldr	r0, [pc, #80]	; (80014a0 <MX_TIM2_Init+0x98>)
 8001450:	f008 f94d 	bl	80096ee <HAL_TIM_Base_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800145a:	f001 f8af 	bl	80025bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800145e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001462:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001464:	f107 0310 	add.w	r3, r7, #16
 8001468:	4619      	mov	r1, r3
 800146a:	480d      	ldr	r0, [pc, #52]	; (80014a0 <MX_TIM2_Init+0x98>)
 800146c:	f008 fc00 	bl	8009c70 <HAL_TIM_ConfigClockSource>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001476:	f001 f8a1 	bl	80025bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4806      	ldr	r0, [pc, #24]	; (80014a0 <MX_TIM2_Init+0x98>)
 8001488:	f009 f936 	bl	800a6f8 <HAL_TIMEx_MasterConfigSynchronization>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001492:	f001 f893 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	3720      	adds	r7, #32
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20008bbc 	.word	0x20008bbc

080014a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	; 0x30
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014aa:	f107 0320 	add.w	r3, r7, #32
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c8:	463b      	mov	r3, r7
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014d2:	4b25      	ldr	r3, [pc, #148]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014d4:	4a25      	ldr	r2, [pc, #148]	; (800156c <MX_TIM3_Init+0xc8>)
 80014d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014d8:	4b23      	ldr	r3, [pc, #140]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014de:	4b22      	ldr	r3, [pc, #136]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014e4:	4b20      	ldr	r3, [pc, #128]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ec:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f2:	4b1d      	ldr	r3, [pc, #116]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014f8:	481b      	ldr	r0, [pc, #108]	; (8001568 <MX_TIM3_Init+0xc4>)
 80014fa:	f008 f8f8 	bl	80096ee <HAL_TIM_Base_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001504:	f001 f85a 	bl	80025bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001508:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800150c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800150e:	f107 0320 	add.w	r3, r7, #32
 8001512:	4619      	mov	r1, r3
 8001514:	4814      	ldr	r0, [pc, #80]	; (8001568 <MX_TIM3_Init+0xc4>)
 8001516:	f008 fbab 	bl	8009c70 <HAL_TIM_ConfigClockSource>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001520:	f001 f84c 	bl	80025bc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001528:	2300      	movs	r3, #0
 800152a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	4619      	mov	r1, r3
 8001532:	480d      	ldr	r0, [pc, #52]	; (8001568 <MX_TIM3_Init+0xc4>)
 8001534:	f008 fc56 	bl	8009de4 <HAL_TIM_SlaveConfigSynchro>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800153e:	f001 f83d 	bl	80025bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800154a:	463b      	mov	r3, r7
 800154c:	4619      	mov	r1, r3
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <MX_TIM3_Init+0xc4>)
 8001550:	f009 f8d2 	bl	800a6f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 800155a:	f001 f82f 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	3730      	adds	r7, #48	; 0x30
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20008860 	.word	0x20008860
 800156c:	40000400 	.word	0x40000400

08001570 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001576:	f107 0310 	add.w	r3, r7, #16
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800158e:	4b1d      	ldr	r3, [pc, #116]	; (8001604 <MX_TIM5_Init+0x94>)
 8001590:	4a1d      	ldr	r2, [pc, #116]	; (8001608 <MX_TIM5_Init+0x98>)
 8001592:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <MX_TIM5_Init+0x94>)
 8001596:	2200      	movs	r2, #0
 8001598:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <MX_TIM5_Init+0x94>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015a0:	4b18      	ldr	r3, [pc, #96]	; (8001604 <MX_TIM5_Init+0x94>)
 80015a2:	f04f 32ff 	mov.w	r2, #4294967295
 80015a6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a8:	4b16      	ldr	r3, [pc, #88]	; (8001604 <MX_TIM5_Init+0x94>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <MX_TIM5_Init+0x94>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80015b4:	4813      	ldr	r0, [pc, #76]	; (8001604 <MX_TIM5_Init+0x94>)
 80015b6:	f008 f89a 	bl	80096ee <HAL_TIM_Base_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80015c0:	f000 fffc 	bl	80025bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	4619      	mov	r1, r3
 80015d0:	480c      	ldr	r0, [pc, #48]	; (8001604 <MX_TIM5_Init+0x94>)
 80015d2:	f008 fb4d 	bl	8009c70 <HAL_TIM_ConfigClockSource>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80015dc:	f000 ffee 	bl	80025bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	4619      	mov	r1, r3
 80015ec:	4805      	ldr	r0, [pc, #20]	; (8001604 <MX_TIM5_Init+0x94>)
 80015ee:	f009 f883 	bl	800a6f8 <HAL_TIMEx_MasterConfigSynchronization>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80015f8:	f000 ffe0 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	3720      	adds	r7, #32
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20008820 	.word	0x20008820
 8001608:	40000c00 	.word	0x40000c00

0800160c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b09a      	sub	sp, #104	; 0x68
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001612:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001620:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800162c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]
 800163c:	615a      	str	r2, [r3, #20]
 800163e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	222c      	movs	r2, #44	; 0x2c
 8001644:	2100      	movs	r1, #0
 8001646:	4618      	mov	r0, r3
 8001648:	f00c fd8f 	bl	800e16a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800164c:	4b42      	ldr	r3, [pc, #264]	; (8001758 <MX_TIM8_Init+0x14c>)
 800164e:	4a43      	ldr	r2, [pc, #268]	; (800175c <MX_TIM8_Init+0x150>)
 8001650:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001652:	4b41      	ldr	r3, [pc, #260]	; (8001758 <MX_TIM8_Init+0x14c>)
 8001654:	2200      	movs	r2, #0
 8001656:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001658:	4b3f      	ldr	r3, [pc, #252]	; (8001758 <MX_TIM8_Init+0x14c>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800165e:	4b3e      	ldr	r3, [pc, #248]	; (8001758 <MX_TIM8_Init+0x14c>)
 8001660:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001664:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001666:	4b3c      	ldr	r3, [pc, #240]	; (8001758 <MX_TIM8_Init+0x14c>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800166c:	4b3a      	ldr	r3, [pc, #232]	; (8001758 <MX_TIM8_Init+0x14c>)
 800166e:	2200      	movs	r2, #0
 8001670:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001672:	4b39      	ldr	r3, [pc, #228]	; (8001758 <MX_TIM8_Init+0x14c>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001678:	4837      	ldr	r0, [pc, #220]	; (8001758 <MX_TIM8_Init+0x14c>)
 800167a:	f008 f838 	bl	80096ee <HAL_TIM_Base_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001684:	f000 ff9a 	bl	80025bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001688:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800168c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800168e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001692:	4619      	mov	r1, r3
 8001694:	4830      	ldr	r0, [pc, #192]	; (8001758 <MX_TIM8_Init+0x14c>)
 8001696:	f008 faeb 	bl	8009c70 <HAL_TIM_ConfigClockSource>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 80016a0:	f000 ff8c 	bl	80025bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80016a4:	482c      	ldr	r0, [pc, #176]	; (8001758 <MX_TIM8_Init+0x14c>)
 80016a6:	f008 f877 	bl	8009798 <HAL_TIM_PWM_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80016b0:	f000 ff84 	bl	80025bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b4:	2300      	movs	r3, #0
 80016b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016c4:	4619      	mov	r1, r3
 80016c6:	4824      	ldr	r0, [pc, #144]	; (8001758 <MX_TIM8_Init+0x14c>)
 80016c8:	f009 f816 	bl	800a6f8 <HAL_TIMEx_MasterConfigSynchronization>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80016d2:	f000 ff73 	bl	80025bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016d6:	2360      	movs	r3, #96	; 0x60
 80016d8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016de:	2300      	movs	r3, #0
 80016e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e2:	2300      	movs	r3, #0
 80016e4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016f2:	220c      	movs	r2, #12
 80016f4:	4619      	mov	r1, r3
 80016f6:	4818      	ldr	r0, [pc, #96]	; (8001758 <MX_TIM8_Init+0x14c>)
 80016f8:	f008 f9a2 	bl	8009a40 <HAL_TIM_PWM_ConfigChannel>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8001702:	f000 ff5b 	bl	80025bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001706:	2300      	movs	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800171a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800171e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001728:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001732:	2300      	movs	r3, #0
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	4619      	mov	r1, r3
 800173a:	4807      	ldr	r0, [pc, #28]	; (8001758 <MX_TIM8_Init+0x14c>)
 800173c:	f009 f86a 	bl	800a814 <HAL_TIMEx_ConfigBreakDeadTime>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001746:	f000 ff39 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800174a:	4803      	ldr	r0, [pc, #12]	; (8001758 <MX_TIM8_Init+0x14c>)
 800174c:	f003 f832 	bl	80047b4 <HAL_TIM_MspPostInit>

}
 8001750:	bf00      	nop
 8001752:	3768      	adds	r7, #104	; 0x68
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20008794 	.word	0x20008794
 800175c:	40010400 	.word	0x40010400

08001760 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <MX_UART7_Init+0x58>)
 8001766:	4a15      	ldr	r2, [pc, #84]	; (80017bc <MX_UART7_Init+0x5c>)
 8001768:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <MX_UART7_Init+0x58>)
 800176c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001770:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <MX_UART7_Init+0x58>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <MX_UART7_Init+0x58>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <MX_UART7_Init+0x58>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001784:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <MX_UART7_Init+0x58>)
 8001786:	220c      	movs	r2, #12
 8001788:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178a:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <MX_UART7_Init+0x58>)
 800178c:	2200      	movs	r2, #0
 800178e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <MX_UART7_Init+0x58>)
 8001792:	2200      	movs	r2, #0
 8001794:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001796:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <MX_UART7_Init+0x58>)
 8001798:	2200      	movs	r2, #0
 800179a:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <MX_UART7_Init+0x58>)
 800179e:	2200      	movs	r2, #0
 80017a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_UART7_Init+0x58>)
 80017a4:	f009 f8d2 	bl	800a94c <HAL_UART_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 80017ae:	f000 ff05 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20008714 	.word	0x20008714
 80017bc:	40007800 	.word	0x40007800

080017c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017c4:	4b14      	ldr	r3, [pc, #80]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017c6:	4a15      	ldr	r2, [pc, #84]	; (800181c <MX_USART1_UART_Init+0x5c>)
 80017c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017ca:	4b13      	ldr	r3, [pc, #76]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017f6:	4b08      	ldr	r3, [pc, #32]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	; (8001818 <MX_USART1_UART_Init+0x58>)
 8001804:	f009 f8a2 	bl	800a94c <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800180e:	f000 fed5 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200089e4 	.word	0x200089e4
 800181c:	40011000 	.word	0x40011000

08001820 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001824:	4b14      	ldr	r3, [pc, #80]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001826:	4a15      	ldr	r2, [pc, #84]	; (800187c <MX_USART6_UART_Init+0x5c>)
 8001828:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <MX_USART6_UART_Init+0x58>)
 800182c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001830:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <MX_USART6_UART_Init+0x58>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001846:	220c      	movs	r2, #12
 8001848:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <MX_USART6_UART_Init+0x58>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001858:	2200      	movs	r2, #0
 800185a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_USART6_UART_Init+0x58>)
 800185e:	2200      	movs	r2, #0
 8001860:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <MX_USART6_UART_Init+0x58>)
 8001864:	f009 f872 	bl	800a94c <HAL_UART_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800186e:	f000 fea5 	bl	80025bc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20008afc 	.word	0x20008afc
 800187c:	40011400 	.word	0x40011400

08001880 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
 8001894:	615a      	str	r2, [r3, #20]
 8001896:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001898:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <MX_FMC_Init+0x94>)
 800189a:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <MX_FMC_Init+0x98>)
 800189c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800189e:	4b1d      	ldr	r3, [pc, #116]	; (8001914 <MX_FMC_Init+0x94>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <MX_FMC_Init+0x94>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <MX_FMC_Init+0x94>)
 80018ac:	2204      	movs	r2, #4
 80018ae:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80018b0:	4b18      	ldr	r3, [pc, #96]	; (8001914 <MX_FMC_Init+0x94>)
 80018b2:	2210      	movs	r2, #16
 80018b4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80018b6:	4b17      	ldr	r3, [pc, #92]	; (8001914 <MX_FMC_Init+0x94>)
 80018b8:	2240      	movs	r2, #64	; 0x40
 80018ba:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80018bc:	4b15      	ldr	r3, [pc, #84]	; (8001914 <MX_FMC_Init+0x94>)
 80018be:	2280      	movs	r2, #128	; 0x80
 80018c0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80018c2:	4b14      	ldr	r3, [pc, #80]	; (8001914 <MX_FMC_Init+0x94>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80018c8:	4b12      	ldr	r3, [pc, #72]	; (8001914 <MX_FMC_Init+0x94>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <MX_FMC_Init+0x94>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <MX_FMC_Init+0x94>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80018da:	2310      	movs	r3, #16
 80018dc:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80018de:	2310      	movs	r3, #16
 80018e0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80018e2:	2310      	movs	r3, #16
 80018e4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80018e6:	2310      	movs	r3, #16
 80018e8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80018ea:	2310      	movs	r3, #16
 80018ec:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80018ee:	2310      	movs	r3, #16
 80018f0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80018f2:	2310      	movs	r3, #16
 80018f4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80018f6:	1d3b      	adds	r3, r7, #4
 80018f8:	4619      	mov	r1, r3
 80018fa:	4806      	ldr	r0, [pc, #24]	; (8001914 <MX_FMC_Init+0x94>)
 80018fc:	f007 fde6 	bl	80094cc <HAL_SDRAM_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001906:	f000 fe59 	bl	80025bc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800190a:	bf00      	nop
 800190c:	3720      	adds	r7, #32
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20008c00 	.word	0x20008c00
 8001918:	a0000140 	.word	0xa0000140

0800191c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b090      	sub	sp, #64	; 0x40
 8001920:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	60da      	str	r2, [r3, #12]
 8001930:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001932:	4bb0      	ldr	r3, [pc, #704]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4aaf      	ldr	r2, [pc, #700]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001938:	f043 0310 	orr.w	r3, r3, #16
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4bad      	ldr	r3, [pc, #692]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0310 	and.w	r3, r3, #16
 8001946:	62bb      	str	r3, [r7, #40]	; 0x28
 8001948:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800194a:	4baa      	ldr	r3, [pc, #680]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4aa9      	ldr	r2, [pc, #676]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4ba7      	ldr	r3, [pc, #668]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	4ba4      	ldr	r3, [pc, #656]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4aa3      	ldr	r2, [pc, #652]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4ba1      	ldr	r3, [pc, #644]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	623b      	str	r3, [r7, #32]
 8001978:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800197a:	4b9e      	ldr	r3, [pc, #632]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4a9d      	ldr	r2, [pc, #628]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4b9b      	ldr	r3, [pc, #620]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800198e:	61fb      	str	r3, [r7, #28]
 8001990:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001992:	4b98      	ldr	r3, [pc, #608]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4a97      	ldr	r2, [pc, #604]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001998:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4b95      	ldr	r3, [pc, #596]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019a6:	61bb      	str	r3, [r7, #24]
 80019a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019aa:	4b92      	ldr	r3, [pc, #584]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a91      	ldr	r2, [pc, #580]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b8f      	ldr	r3, [pc, #572]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80019c2:	4b8c      	ldr	r3, [pc, #560]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a8b      	ldr	r2, [pc, #556]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b89      	ldr	r3, [pc, #548]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80019da:	4b86      	ldr	r3, [pc, #536]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a85      	ldr	r2, [pc, #532]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b83      	ldr	r3, [pc, #524]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f2:	4b80      	ldr	r3, [pc, #512]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a7f      	ldr	r2, [pc, #508]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b7d      	ldr	r3, [pc, #500]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0a:	4b7a      	ldr	r3, [pc, #488]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a79      	ldr	r2, [pc, #484]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a10:	f043 0320 	orr.w	r3, r3, #32
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b77      	ldr	r3, [pc, #476]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0320 	and.w	r3, r3, #32
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a22:	4b74      	ldr	r3, [pc, #464]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	4a73      	ldr	r2, [pc, #460]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2e:	4b71      	ldr	r3, [pc, #452]	; (8001bf4 <MX_GPIO_Init+0x2d8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2110      	movs	r1, #16
 8001a3e:	486e      	ldr	r0, [pc, #440]	; (8001bf8 <MX_GPIO_Init+0x2dc>)
 8001a40:	f004 fe7e 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001a44:	2200      	movs	r2, #0
 8001a46:	2160      	movs	r1, #96	; 0x60
 8001a48:	486c      	ldr	r0, [pc, #432]	; (8001bfc <MX_GPIO_Init+0x2e0>)
 8001a4a:	f004 fe79 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2120      	movs	r1, #32
 8001a52:	486b      	ldr	r0, [pc, #428]	; (8001c00 <MX_GPIO_Init+0x2e4>)
 8001a54:	f004 fe74 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2108      	movs	r1, #8
 8001a5c:	4868      	ldr	r0, [pc, #416]	; (8001c00 <MX_GPIO_Init+0x2e4>)
 8001a5e:	f004 fe6f 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2108      	movs	r1, #8
 8001a66:	4867      	ldr	r0, [pc, #412]	; (8001c04 <MX_GPIO_Init+0x2e8>)
 8001a68:	f004 fe6a 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2108      	movs	r1, #8
 8001a70:	4865      	ldr	r0, [pc, #404]	; (8001c08 <MX_GPIO_Init+0x2ec>)
 8001a72:	f004 fe65 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001a76:	2201      	movs	r2, #1
 8001a78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a7c:	4861      	ldr	r0, [pc, #388]	; (8001c04 <MX_GPIO_Init+0x2e8>)
 8001a7e:	f004 fe5f 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001a82:	2200      	movs	r2, #0
 8001a84:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001a88:	4860      	ldr	r0, [pc, #384]	; (8001c0c <MX_GPIO_Init+0x2f0>)
 8001a8a:	f004 fe59 	bl	8006740 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2108      	movs	r1, #8
 8001a92:	485f      	ldr	r0, [pc, #380]	; (8001c10 <MX_GPIO_Init+0x2f4>)
 8001a94:	f004 fe54 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a98:	2308      	movs	r3, #8
 8001a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4854      	ldr	r0, [pc, #336]	; (8001bfc <MX_GPIO_Init+0x2e0>)
 8001aac:	f004 fb7c 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001ab0:	f643 0323 	movw	r3, #14371	; 0x3823
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ac2:	230a      	movs	r3, #10
 8001ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aca:	4619      	mov	r1, r3
 8001acc:	484a      	ldr	r0, [pc, #296]	; (8001bf8 <MX_GPIO_Init+0x2dc>)
 8001ace:	f004 fb6b 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001ad2:	2310      	movs	r3, #16
 8001ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001ae2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4843      	ldr	r0, [pc, #268]	; (8001bf8 <MX_GPIO_Init+0x2dc>)
 8001aea:	f004 fb5d 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin;
 8001aee:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af4:	2300      	movs	r3, #0
 8001af6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b00:	4619      	mov	r1, r3
 8001b02:	4844      	ldr	r0, [pc, #272]	; (8001c14 <MX_GPIO_Init+0x2f8>)
 8001b04:	f004 fb50 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001b08:	2360      	movs	r3, #96	; 0x60
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2300      	movs	r3, #0
 8001b16:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4837      	ldr	r0, [pc, #220]	; (8001bfc <MX_GPIO_Init+0x2e0>)
 8001b20:	f004 fb42 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001b24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b36:	4619      	mov	r1, r3
 8001b38:	4837      	ldr	r0, [pc, #220]	; (8001c18 <MX_GPIO_Init+0x2fc>)
 8001b3a:	f004 fb35 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001b3e:	2340      	movs	r3, #64	; 0x40
 8001b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b42:	4b36      	ldr	r3, [pc, #216]	; (8001c1c <MX_GPIO_Init+0x300>)
 8001b44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b4e:	4619      	mov	r1, r3
 8001b50:	482b      	ldr	r0, [pc, #172]	; (8001c00 <MX_GPIO_Init+0x2e4>)
 8001b52:	f004 fb29 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001b56:	2328      	movs	r3, #40	; 0x28
 8001b58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4824      	ldr	r0, [pc, #144]	; (8001c00 <MX_GPIO_Init+0x2e4>)
 8001b6e:	f004 fb1b 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LCD_DISP_Pin;
 8001b72:	f241 0308 	movw	r3, #4104	; 0x1008
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b80:	2300      	movs	r3, #0
 8001b82:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b88:	4619      	mov	r1, r3
 8001b8a:	481e      	ldr	r0, [pc, #120]	; (8001c04 <MX_GPIO_Init+0x2e8>)
 8001b8c:	f004 fb0c 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001b90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b96:	2300      	movs	r3, #0
 8001b98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001b9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	481e      	ldr	r0, [pc, #120]	; (8001c20 <MX_GPIO_Init+0x304>)
 8001ba6:	f004 faff 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001baa:	2308      	movs	r3, #8
 8001bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001bba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4811      	ldr	r0, [pc, #68]	; (8001c08 <MX_GPIO_Init+0x2ec>)
 8001bc2:	f004 faf1 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001bc6:	2310      	movs	r3, #16
 8001bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4809      	ldr	r0, [pc, #36]	; (8001c00 <MX_GPIO_Init+0x2e4>)
 8001bda:	f004 fae5 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001bde:	f248 0304 	movw	r3, #32772	; 0x8004
 8001be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	e017      	b.n	8001c24 <MX_GPIO_Init+0x308>
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40020400 	.word	0x40020400
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40020c00 	.word	0x40020c00
 8001c04:	40022000 	.word	0x40022000
 8001c08:	40022800 	.word	0x40022800
 8001c0c:	40021c00 	.word	0x40021c00
 8001c10:	40021800 	.word	0x40021800
 8001c14:	40020000 	.word	0x40020000
 8001c18:	40022400 	.word	0x40022400
 8001c1c:	10120000 	.word	0x10120000
 8001c20:	40020800 	.word	0x40020800
 8001c24:	4836      	ldr	r0, [pc, #216]	; (8001d00 <MX_GPIO_Init+0x3e4>)
 8001c26:	f004 fabf 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001c2a:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c30:	2301      	movs	r3, #1
 8001c32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c40:	4619      	mov	r1, r3
 8001c42:	482f      	ldr	r0, [pc, #188]	; (8001d00 <MX_GPIO_Init+0x3e4>)
 8001c44:	f004 fab0 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001c48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c4e:	4b2d      	ldr	r3, [pc, #180]	; (8001d04 <MX_GPIO_Init+0x3e8>)
 8001c50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001c56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	482a      	ldr	r0, [pc, #168]	; (8001d08 <MX_GPIO_Init+0x3ec>)
 8001c5e:	f004 faa3 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001c62:	2310      	movs	r3, #16
 8001c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c72:	230a      	movs	r3, #10
 8001c74:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001c76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4820      	ldr	r0, [pc, #128]	; (8001d00 <MX_GPIO_Init+0x3e4>)
 8001c7e:	f004 fa93 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_JOYSTICK_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = BP_JOYSTICK_Pin|RMII_RXER_Pin;
 8001c82:	2384      	movs	r3, #132	; 0x84
 8001c84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c92:	4619      	mov	r1, r3
 8001c94:	481d      	ldr	r0, [pc, #116]	; (8001d0c <MX_GPIO_Init+0x3f0>)
 8001c96:	f004 fa87 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001c9a:	2305      	movs	r3, #5
 8001c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001caa:	230a      	movs	r3, #10
 8001cac:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4816      	ldr	r0, [pc, #88]	; (8001d10 <MX_GPIO_Init+0x3f4>)
 8001cb6:	f004 fa77 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001cca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480e      	ldr	r0, [pc, #56]	; (8001d0c <MX_GPIO_Init+0x3f0>)
 8001cd2:	f004 fa69 	bl	80061a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001cd6:	2328      	movs	r3, #40	; 0x28
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ce6:	230a      	movs	r3, #10
 8001ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4808      	ldr	r0, [pc, #32]	; (8001d14 <MX_GPIO_Init+0x3f8>)
 8001cf2:	f004 fa59 	bl	80061a8 <HAL_GPIO_Init>

}
 8001cf6:	bf00      	nop
 8001cf8:	3740      	adds	r7, #64	; 0x40
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40021c00 	.word	0x40021c00
 8001d04:	10120000 	.word	0x10120000
 8001d08:	40022000 	.word	0x40022000
 8001d0c:	40021800 	.word	0x40021800
 8001d10:	40020800 	.word	0x40020800
 8001d14:	40020000 	.word	0x40020000

08001d18 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	//Rception des coordonnes de la raquette droite
	x_RRacket = (rxbuffer[0] << 8) | rxbuffer[1];
 8001d20:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <HAL_UART_RxCpltCallback+0x5c>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	021b      	lsls	r3, r3, #8
 8001d26:	b21a      	sxth	r2, r3
 8001d28:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <HAL_UART_RxCpltCallback+0x5c>)
 8001d2a:	785b      	ldrb	r3, [r3, #1]
 8001d2c:	b21b      	sxth	r3, r3
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <HAL_UART_RxCpltCallback+0x60>)
 8001d34:	801a      	strh	r2, [r3, #0]
	y_RRacket = (rxbuffer[2] << 8) | rxbuffer[3];
 8001d36:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <HAL_UART_RxCpltCallback+0x5c>)
 8001d38:	789b      	ldrb	r3, [r3, #2]
 8001d3a:	021b      	lsls	r3, r3, #8
 8001d3c:	b21a      	sxth	r2, r3
 8001d3e:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_UART_RxCpltCallback+0x5c>)
 8001d40:	78db      	ldrb	r3, [r3, #3]
 8001d42:	b21b      	sxth	r3, r3
 8001d44:	4313      	orrs	r3, r2
 8001d46:	b21a      	sxth	r2, r3
 8001d48:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <HAL_UART_RxCpltCallback+0x64>)
 8001d4a:	801a      	strh	r2, [r3, #0]

	//Offset des coordones de la raquette droite
	x_RRacket += 480;
 8001d4c:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <HAL_UART_RxCpltCallback+0x60>)
 8001d4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	b21a      	sxth	r2, r3
 8001d5c:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_UART_RxCpltCallback+0x60>)
 8001d5e:	801a      	strh	r2, [r3, #0]

	//Attente d'une nouvelle rception sur interruption
	HAL_UART_Receive_IT(&huart7,rxbuffer,4);
 8001d60:	2204      	movs	r2, #4
 8001d62:	4904      	ldr	r1, [pc, #16]	; (8001d74 <HAL_UART_RxCpltCallback+0x5c>)
 8001d64:	4806      	ldr	r0, [pc, #24]	; (8001d80 <HAL_UART_RxCpltCallback+0x68>)
 8001d66:	f008 fe9b 	bl	800aaa0 <HAL_UART_Receive_IT>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20008c38 	.word	0x20008c38
 8001d78:	2000002c 	.word	0x2000002c
 8001d7c:	2000002e 	.word	0x2000002e
 8001d80:	20008714 	.word	0x20008714

08001d84 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 8001d8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d90:	f009 ff61 	bl	800bc56 <osDelay>
 8001d94:	e7fa      	b.n	8001d8c <StartDefaultTask+0x8>
	...

08001d98 <Starthorloge>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Starthorloge */
void Starthorloge(void const * argument)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b090      	sub	sp, #64	; 0x40
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Starthorloge */
	//Initialisation du texte d'affichage
	char text[50] = { };
 8001da0:	f107 030c 	add.w	r3, r7, #12
 8001da4:	2232      	movs	r2, #50	; 0x32
 8001da6:	2100      	movs	r1, #0
 8001da8:	4618      	mov	r0, r3
 8001daa:	f00c f9de 	bl	800e16a <memset>


	/* Infinite loop */
	for (;;) {
		//Rcupration des grandeurs temps et date (mme si la date ne nous sert pas)
		HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001dae:	2200      	movs	r2, #0
 8001db0:	4915      	ldr	r1, [pc, #84]	; (8001e08 <Starthorloge+0x70>)
 8001db2:	4816      	ldr	r0, [pc, #88]	; (8001e0c <Starthorloge+0x74>)
 8001db4:	f007 f836 	bl	8008e24 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001db8:	2200      	movs	r2, #0
 8001dba:	4915      	ldr	r1, [pc, #84]	; (8001e10 <Starthorloge+0x78>)
 8001dbc:	4813      	ldr	r0, [pc, #76]	; (8001e0c <Starthorloge+0x74>)
 8001dbe:	f007 f937 	bl	8009030 <HAL_RTC_GetDate>

		//Conversion en chaine de caractres et stockage dans le texte d'affichage
		sprintf(text, "%2u:%2u", time.Minutes, time.Seconds);
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <Starthorloge+0x70>)
 8001dc4:	785b      	ldrb	r3, [r3, #1]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <Starthorloge+0x70>)
 8001dca:	789b      	ldrb	r3, [r3, #2]
 8001dcc:	f107 000c 	add.w	r0, r7, #12
 8001dd0:	4910      	ldr	r1, [pc, #64]	; (8001e14 <Starthorloge+0x7c>)
 8001dd2:	f00c f9d3 	bl	800e17c <siprintf>

		// Accaparement de la ressource
		xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <Starthorloge+0x80>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f04f 31ff 	mov.w	r1, #4294967295
 8001dde:	4618      	mov	r0, r3
 8001de0:	f00a fad8 	bl	800c394 <xQueueSemaphoreTake>

		//Affichage du chronomtre de jeu
		BSP_LCD_DisplayStringAtLine(1, (uint8_t*) text);
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	4619      	mov	r1, r3
 8001dea:	2001      	movs	r0, #1
 8001dec:	f001 f828 	bl	8002e40 <BSP_LCD_DisplayStringAtLine>

		//Libration de la ressource
		xSemaphoreGive(myMutex_LCDHandle);
 8001df0:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <Starthorloge+0x80>)
 8001df2:	6818      	ldr	r0, [r3, #0]
 8001df4:	2300      	movs	r3, #0
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	f00a f9c9 	bl	800c190 <xQueueGenericSend>

		osDelay(500);
 8001dfe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e02:	f009 ff28 	bl	800bc56 <osDelay>
		HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001e06:	e7d2      	b.n	8001dae <Starthorloge+0x16>
 8001e08:	20008ae4 	.word	0x20008ae4
 8001e0c:	20008a78 	.word	0x20008a78
 8001e10:	20008bfc 	.word	0x20008bfc
 8001e14:	0800eaa0 	.word	0x0800eaa0
 8001e18:	20008c34 	.word	0x20008c34

08001e1c <StartLRacket>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLRacket */
void StartLRacket(void const * argument)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	; 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLRacket */

	//Initialisation des variables pour le joystick
	int32_t joystick_h, joystick_v;
	joystick_h = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61fb      	str	r3, [r7, #28]
	joystick_v = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61bb      	str	r3, [r7, #24]
	//Initialisation du stockage des coordonnes de la raquette gauche
	int32_t x_LRacket_hold;
	int32_t y_LRacket_hold;

	//Initialisation du CAN du joystick (ADC_CHANNEL_8)
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001e2c:	f107 0308 	add.w	r3, r7, #8
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001e42:	f107 0308 	add.w	r3, r7, #8
 8001e46:	4619      	mov	r1, r3
 8001e48:	485c      	ldr	r0, [pc, #368]	; (8001fbc <StartLRacket+0x1a0>)
 8001e4a:	f003 f94f 	bl	80050ec <HAL_ADC_ConfigChannel>

	/* Infinite loop */
	for (;;) {
		//Capture des valeurs des joysticks sur ADC_CHANNEL_8
		sConfig.Channel = ADC_CHANNEL_8;
 8001e4e:	2308      	movs	r3, #8
 8001e50:	60bb      	str	r3, [r7, #8]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001e52:	f107 0308 	add.w	r3, r7, #8
 8001e56:	4619      	mov	r1, r3
 8001e58:	4858      	ldr	r0, [pc, #352]	; (8001fbc <StartLRacket+0x1a0>)
 8001e5a:	f003 f947 	bl	80050ec <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 8001e5e:	4857      	ldr	r0, [pc, #348]	; (8001fbc <StartLRacket+0x1a0>)
 8001e60:	f002 fff2 	bl	8004e48 <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK)
 8001e64:	bf00      	nop
 8001e66:	2164      	movs	r1, #100	; 0x64
 8001e68:	4854      	ldr	r0, [pc, #336]	; (8001fbc <StartLRacket+0x1a0>)
 8001e6a:	f003 f8ad 	bl	8004fc8 <HAL_ADC_PollForConversion>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1f8      	bne.n	8001e66 <StartLRacket+0x4a>
			;
		joystick_v = HAL_ADC_GetValue(&hadc3);
 8001e74:	4851      	ldr	r0, [pc, #324]	; (8001fbc <StartLRacket+0x1a0>)
 8001e76:	f003 f92b 	bl	80050d0 <HAL_ADC_GetValue>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	61bb      	str	r3, [r7, #24]

		HAL_ADC_Start(&hadc1);
 8001e7e:	4850      	ldr	r0, [pc, #320]	; (8001fc0 <StartLRacket+0x1a4>)
 8001e80:	f002 ffe2 	bl	8004e48 <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK)
 8001e84:	bf00      	nop
 8001e86:	2164      	movs	r1, #100	; 0x64
 8001e88:	484d      	ldr	r0, [pc, #308]	; (8001fc0 <StartLRacket+0x1a4>)
 8001e8a:	f003 f89d 	bl	8004fc8 <HAL_ADC_PollForConversion>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1f8      	bne.n	8001e86 <StartLRacket+0x6a>
			;
		joystick_h = HAL_ADC_GetValue(&hadc1);
 8001e94:	484a      	ldr	r0, [pc, #296]	; (8001fc0 <StartLRacket+0x1a4>)
 8001e96:	f003 f91b 	bl	80050d0 <HAL_ADC_GetValue>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	61fb      	str	r3, [r7, #28]

		//Actualisation des coordonnes de la raquette gauche
		x_LRacket -= (joystick_h - 2080)/100;
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 8001ea4:	4a47      	ldr	r2, [pc, #284]	; (8001fc4 <StartLRacket+0x1a8>)
 8001ea6:	fb82 1203 	smull	r1, r2, r2, r3
 8001eaa:	1152      	asrs	r2, r2, #5
 8001eac:	17db      	asrs	r3, r3, #31
 8001eae:	1a9b      	subs	r3, r3, r2
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	4b45      	ldr	r3, [pc, #276]	; (8001fc8 <StartLRacket+0x1ac>)
 8001eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	4413      	add	r3, r2
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	b21a      	sxth	r2, r3
 8001ec0:	4b41      	ldr	r3, [pc, #260]	; (8001fc8 <StartLRacket+0x1ac>)
 8001ec2:	801a      	strh	r2, [r3, #0]
		y_LRacket -= (joystick_v - 2080)/150;
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 8001eca:	4a40      	ldr	r2, [pc, #256]	; (8001fcc <StartLRacket+0x1b0>)
 8001ecc:	fb82 1203 	smull	r1, r2, r2, r3
 8001ed0:	1112      	asrs	r2, r2, #4
 8001ed2:	17db      	asrs	r3, r3, #31
 8001ed4:	1a9b      	subs	r3, r3, r2
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	4b3d      	ldr	r3, [pc, #244]	; (8001fd0 <StartLRacket+0x1b4>)
 8001eda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	b21a      	sxth	r2, r3
 8001ee6:	4b3a      	ldr	r3, [pc, #232]	; (8001fd0 <StartLRacket+0x1b4>)
 8001ee8:	801a      	strh	r2, [r3, #0]

		// Cadrage des coordonnes LRacket
		if (x_LRacket >= 239 - width_rackets) x_LRacket = 239-width_rackets;
 8001eea:	4b37      	ldr	r3, [pc, #220]	; (8001fc8 <StartLRacket+0x1ac>)
 8001eec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef0:	2be6      	cmp	r3, #230	; 0xe6
 8001ef2:	dd02      	ble.n	8001efa <StartLRacket+0xde>
 8001ef4:	4b34      	ldr	r3, [pc, #208]	; (8001fc8 <StartLRacket+0x1ac>)
 8001ef6:	22e7      	movs	r2, #231	; 0xe7
 8001ef8:	801a      	strh	r2, [r3, #0]
		if (x_LRacket <= 0) x_LRacket = 0;
 8001efa:	4b33      	ldr	r3, [pc, #204]	; (8001fc8 <StartLRacket+0x1ac>)
 8001efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	dc02      	bgt.n	8001f0a <StartLRacket+0xee>
 8001f04:	4b30      	ldr	r3, [pc, #192]	; (8001fc8 <StartLRacket+0x1ac>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	801a      	strh	r2, [r3, #0]
		if (y_LRacket <= 0) y_LRacket = 0;
 8001f0a:	4b31      	ldr	r3, [pc, #196]	; (8001fd0 <StartLRacket+0x1b4>)
 8001f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	dc02      	bgt.n	8001f1a <StartLRacket+0xfe>
 8001f14:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <StartLRacket+0x1b4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	801a      	strh	r2, [r3, #0]
		if (y_LRacket + height_rackets >= 272) y_LRacket = 272 - height_rackets;
 8001f1a:	4b2d      	ldr	r3, [pc, #180]	; (8001fd0 <StartLRacket+0x1b4>)
 8001f1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f20:	3328      	adds	r3, #40	; 0x28
 8001f22:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001f26:	db02      	blt.n	8001f2e <StartLRacket+0x112>
 8001f28:	4b29      	ldr	r3, [pc, #164]	; (8001fd0 <StartLRacket+0x1b4>)
 8001f2a:	22e8      	movs	r2, #232	; 0xe8
 8001f2c:	801a      	strh	r2, [r3, #0]

		//Trac de LRacket
		//Accaparement de la ressource
		xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001f2e:	4b29      	ldr	r3, [pc, #164]	; (8001fd4 <StartLRacket+0x1b8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f04f 31ff 	mov.w	r1, #4294967295
 8001f36:	4618      	mov	r0, r3
 8001f38:	f00a fa2c 	bl	800c394 <xQueueSemaphoreTake>

		//Effaage du prcedent rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001f3c:	4b26      	ldr	r3, [pc, #152]	; (8001fd8 <StartLRacket+0x1bc>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d102      	bne.n	8001f4a <StartLRacket+0x12e>
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295
 8001f48:	e001      	b.n	8001f4e <StartLRacket+0x132>
 8001f4a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 fde4 	bl	8002b1c <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_LRacket_hold, y_LRacket_hold, width_rackets,
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f56:	b298      	uxth	r0, r3
 8001f58:	6a3b      	ldr	r3, [r7, #32]
 8001f5a:	b299      	uxth	r1, r3
 8001f5c:	2328      	movs	r3, #40	; 0x28
 8001f5e:	2208      	movs	r2, #8
 8001f60:	f001 f9e8 	bl	8003334 <BSP_LCD_FillRect>
				height_rackets);

		//Cration du nouveau rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8001f64:	4b1c      	ldr	r3, [pc, #112]	; (8001fd8 <StartLRacket+0x1bc>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d102      	bne.n	8001f72 <StartLRacket+0x156>
 8001f6c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001f70:	e001      	b.n	8001f76 <StartLRacket+0x15a>
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 fdd0 	bl	8002b1c <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_LRacket, y_LRacket, width_rackets, height_rackets);
 8001f7c:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <StartLRacket+0x1ac>)
 8001f7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f82:	b298      	uxth	r0, r3
 8001f84:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <StartLRacket+0x1b4>)
 8001f86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f8a:	b299      	uxth	r1, r3
 8001f8c:	2328      	movs	r3, #40	; 0x28
 8001f8e:	2208      	movs	r2, #8
 8001f90:	f001 f9d0 	bl	8003334 <BSP_LCD_FillRect>

		//Libration de la ressource
		xSemaphoreGive(myMutex_LCDHandle);
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <StartLRacket+0x1b8>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	f00a f8f7 	bl	800c190 <xQueueGenericSend>

		//Stockage des dernires coordonnes de la raquette gauche
		x_LRacket_hold = x_LRacket;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <StartLRacket+0x1ac>)
 8001fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
		y_LRacket_hold = y_LRacket;
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <StartLRacket+0x1b4>)
 8001fac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb0:	623b      	str	r3, [r7, #32]

		osDelay(100);
 8001fb2:	2064      	movs	r0, #100	; 0x64
 8001fb4:	f009 fe4f 	bl	800bc56 <osDelay>
		sConfig.Channel = ADC_CHANNEL_8;
 8001fb8:	e749      	b.n	8001e4e <StartLRacket+0x32>
 8001fba:	bf00      	nop
 8001fbc:	20008994 	.word	0x20008994
 8001fc0:	20008948 	.word	0x20008948
 8001fc4:	51eb851f 	.word	0x51eb851f
 8001fc8:	20000028 	.word	0x20000028
 8001fcc:	1b4e81b5 	.word	0x1b4e81b5
 8001fd0:	2000002a 	.word	0x2000002a
 8001fd4:	20008c34 	.word	0x20008c34
 8001fd8:	20000035 	.word	0x20000035

08001fdc <StartBall>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBall */
void StartBall(void const * argument)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b094      	sub	sp, #80	; 0x50
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBall */

	//Initialisation de la rgularit de lancement de la tache
	TickType_t xFrequency=20;
 8001fe4:	2314      	movs	r3, #20
 8001fe6:	647b      	str	r3, [r7, #68]	; 0x44
	TickType_t xLastWakeTime=xTaskGetTickCount();
 8001fe8:	f00a ff4c 	bl	800ce84 <xTaskGetTickCount>
 8001fec:	4603      	mov	r3, r0
 8001fee:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Initialisation des anciennes coordonnes de la balle
	uint16_t x_balle_hold = 480;
 8001ff0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001ff4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint16_t y_balle_hold = 136;
 8001ff8:	2388      	movs	r3, #136	; 0x88
 8001ffa:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	//Initialisation des sens de dplacement
	int8_t x_sens;
	int8_t y_sens;

	//Rcupration des grandeurs temps et date pour gnrer un dpart alatoire
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001ffe:	2200      	movs	r2, #0
 8002000:	49b4      	ldr	r1, [pc, #720]	; (80022d4 <StartBall+0x2f8>)
 8002002:	48b5      	ldr	r0, [pc, #724]	; (80022d8 <StartBall+0x2fc>)
 8002004:	f006 ff0e 	bl	8008e24 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8002008:	2200      	movs	r2, #0
 800200a:	49b4      	ldr	r1, [pc, #720]	; (80022dc <StartBall+0x300>)
 800200c:	48b2      	ldr	r0, [pc, #712]	; (80022d8 <StartBall+0x2fc>)
 800200e:	f007 f80f 	bl	8009030 <HAL_RTC_GetDate>

	uint8_t time2 = time.SubSeconds;
 8002012:	4bb0      	ldr	r3, [pc, #704]	; (80022d4 <StartBall+0x2f8>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	if(time2%2==1){
 800201a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <StartBall+0x54>
		//Si le temps depuis le dmarrage est impair, on part  gauche
		x_sens = -1;
 8002028:	23ff      	movs	r3, #255	; 0xff
 800202a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800202e:	e009      	b.n	8002044 <StartBall+0x68>
	}
	else if(time2%2==0){
 8002030:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002034:	f003 0301 	and.w	r3, r3, #1
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d102      	bne.n	8002044 <StartBall+0x68>
		//Si le temps depuis le dmarrage est pair, on part  droite
		x_sens = 1;
 800203e:	2301      	movs	r3, #1
 8002040:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	}
	if((time2*time2)%2==1){
 8002044:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002048:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800204c:	fb02 f303 	mul.w	r3, r2, r3
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <StartBall+0x84>
		//Si le temps au carr depuis le dmarrage est impair, on part en haut
		y_sens = -1;
 8002058:	23ff      	movs	r3, #255	; 0xff
 800205a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 800205e:	e00c      	b.n	800207a <StartBall+0x9e>
	}
	else if((time2*time2)%2==0){
 8002060:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002064:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b00      	cmp	r3, #0
 8002072:	d102      	bne.n	800207a <StartBall+0x9e>
		//Si le temps au carr depuis le dmarrage est pair, on part en bas
		y_sens = 1;
 8002074:	2301      	movs	r3, #1
 8002076:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	}

	x_balle = 480 - 128 + (time2 & 0xFF);
 800207a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800207e:	b29b      	uxth	r3, r3
 8002080:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8002084:	b29a      	uxth	r2, r3
 8002086:	4b96      	ldr	r3, [pc, #600]	; (80022e0 <StartBall+0x304>)
 8002088:	801a      	strh	r2, [r3, #0]
	y_balle = 136 - 32 + (time2 & 0x3F);
 800208a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800208e:	b29b      	uxth	r3, r3
 8002090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002094:	b29b      	uxth	r3, r3
 8002096:	3368      	adds	r3, #104	; 0x68
 8002098:	b29a      	uxth	r2, r3
 800209a:	4b92      	ldr	r3, [pc, #584]	; (80022e4 <StartBall+0x308>)
 800209c:	801a      	strh	r2, [r3, #0]

  /* Infinite loop */
  for(;;)
  {
	  //Mouvement de la balle
	  x_balle += vitesse*x_sens;
 800209e:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	4b8e      	ldr	r3, [pc, #568]	; (80022e0 <StartBall+0x304>)
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	4413      	add	r3, r2
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	4b8c      	ldr	r3, [pc, #560]	; (80022e0 <StartBall+0x304>)
 80020ae:	801a      	strh	r2, [r3, #0]
	  y_balle += vitesse*y_sens;
 80020b0:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	4b8b      	ldr	r3, [pc, #556]	; (80022e4 <StartBall+0x308>)
 80020b8:	881b      	ldrh	r3, [r3, #0]
 80020ba:	4413      	add	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	4b89      	ldr	r3, [pc, #548]	; (80022e4 <StartBall+0x308>)
 80020c0:	801a      	strh	r2, [r3, #0]

	  //Gestion des rebonds sur les bords horizontaux : cadrage vertical des coordonnes de la balle
	  if((y_balle-radius_balle <= 0) || (y_balle+radius_balle >= 271)){
 80020c2:	4b88      	ldr	r3, [pc, #544]	; (80022e4 <StartBall+0x308>)
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	4b87      	ldr	r3, [pc, #540]	; (80022e8 <StartBall+0x30c>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	dd08      	ble.n	80020e4 <StartBall+0x108>
 80020d2:	4b84      	ldr	r3, [pc, #528]	; (80022e4 <StartBall+0x308>)
 80020d4:	881b      	ldrh	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b83      	ldr	r3, [pc, #524]	; (80022e8 <StartBall+0x30c>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	4413      	add	r3, r2
 80020de:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80020e2:	dd05      	ble.n	80020f0 <StartBall+0x114>
		  y_sens = -y_sens;
 80020e4:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80020e8:	425b      	negs	r3, r3
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	  }

	  //Gestion des rebonds sur les raquettes ou de la perte de la balle : cadrage horizontal des coordonnes de la balle
	  if(x_sens==-1){
 80020f0:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 80020f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f8:	d15c      	bne.n	80021b4 <StartBall+0x1d8>
		  //Dans le sens droite vers gauche, le rebond doit avoir lieu, s'il existe, sur LRacket
		  if(((x_balle - radius_balle) <= (x_LRacket + width_rackets)) && ((x_balle - radius_balle) >= x_LRacket))
 80020fa:	4b79      	ldr	r3, [pc, #484]	; (80022e0 <StartBall+0x304>)
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	461a      	mov	r2, r3
 8002100:	4b79      	ldr	r3, [pc, #484]	; (80022e8 <StartBall+0x30c>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	1ad2      	subs	r2, r2, r3
 8002106:	4b79      	ldr	r3, [pc, #484]	; (80022ec <StartBall+0x310>)
 8002108:	f9b3 3000 	ldrsh.w	r3, [r3]
 800210c:	3308      	adds	r3, #8
 800210e:	429a      	cmp	r2, r3
 8002110:	dc21      	bgt.n	8002156 <StartBall+0x17a>
 8002112:	4b73      	ldr	r3, [pc, #460]	; (80022e0 <StartBall+0x304>)
 8002114:	881b      	ldrh	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	4b73      	ldr	r3, [pc, #460]	; (80022e8 <StartBall+0x30c>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	4a73      	ldr	r2, [pc, #460]	; (80022ec <StartBall+0x310>)
 8002120:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002124:	4293      	cmp	r3, r2
 8002126:	db16      	blt.n	8002156 <StartBall+0x17a>
		  {
			  //Si l'on est horizontalement "dans" la raquette
			  if((y_balle >= y_LRacket) && (y_balle <= (y_LRacket + height_rackets)))
 8002128:	4b6e      	ldr	r3, [pc, #440]	; (80022e4 <StartBall+0x308>)
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	4b70      	ldr	r3, [pc, #448]	; (80022f0 <StartBall+0x314>)
 8002130:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002134:	429a      	cmp	r2, r3
 8002136:	f2c0 809f 	blt.w	8002278 <StartBall+0x29c>
 800213a:	4b6a      	ldr	r3, [pc, #424]	; (80022e4 <StartBall+0x308>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	4b6b      	ldr	r3, [pc, #428]	; (80022f0 <StartBall+0x314>)
 8002142:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002146:	3328      	adds	r3, #40	; 0x28
 8002148:	429a      	cmp	r2, r3
 800214a:	f300 8095 	bgt.w	8002278 <StartBall+0x29c>
			  {
				  //Et verticallement "dans" la raquette, il y a rebond, donc le sens horizontal passe  1
				  x_sens = 1;
 800214e:	2301      	movs	r3, #1
 8002150:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			  if((y_balle >= y_LRacket) && (y_balle <= (y_LRacket + height_rackets)))
 8002154:	e090      	b.n	8002278 <StartBall+0x29c>
			  }
		  }
		  else if(x_balle<=radius_balle)
 8002156:	4b64      	ldr	r3, [pc, #400]	; (80022e8 <StartBall+0x30c>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	b29a      	uxth	r2, r3
 800215c:	4b60      	ldr	r3, [pc, #384]	; (80022e0 <StartBall+0x304>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	f0c0 808c 	bcc.w	800227e <StartBall+0x2a2>
		  {
			  //Si la balle touche le bord gauche de l'cran, on a perdu
			  perdu = 1;
 8002166:	4b63      	ldr	r3, [pc, #396]	; (80022f4 <StartBall+0x318>)
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]

			  //Capture de la ressource
			  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 800216c:	4b62      	ldr	r3, [pc, #392]	; (80022f8 <StartBall+0x31c>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f04f 31ff 	mov.w	r1, #4294967295
 8002174:	4618      	mov	r0, r3
 8002176:	f00a f90d 	bl	800c394 <xQueueSemaphoreTake>

			  //Affichage du message de perte sous le chronomtre
			  BSP_LCD_Clear(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 800217a:	4b60      	ldr	r3, [pc, #384]	; (80022fc <StartBall+0x320>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d102      	bne.n	8002188 <StartBall+0x1ac>
 8002182:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002186:	e001      	b.n	800218c <StartBall+0x1b0>
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
 800218c:	4618      	mov	r0, r3
 800218e:	f000 fd27 	bl	8002be0 <BSP_LCD_Clear>
			  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002192:	4b5a      	ldr	r3, [pc, #360]	; (80022fc <StartBall+0x320>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d102      	bne.n	80021a0 <StartBall+0x1c4>
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	e001      	b.n	80021a4 <StartBall+0x1c8>
 80021a0:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 fcb9 	bl	8002b1c <BSP_LCD_SetTextColor>

			  BSP_LCD_DisplayStringAtLine(12, (uint8_t*) "Perdu ! Appuyez sur reset pour rejouer");
 80021aa:	4955      	ldr	r1, [pc, #340]	; (8002300 <StartBall+0x324>)
 80021ac:	200c      	movs	r0, #12
 80021ae:	f000 fe47 	bl	8002e40 <BSP_LCD_DisplayStringAtLine>
			  while(1);
 80021b2:	e7fe      	b.n	80021b2 <StartBall+0x1d6>
		  }
	  }
	  else if(x_sens==1){
 80021b4:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d160      	bne.n	800227e <StartBall+0x2a2>
		  //Dans le sens gauche vers droite, le rebond doit avoir lieu, s'il existe, sur RRacket
		  if(((x_balle + radius_balle) >= x_RRacket) && ((x_balle + radius_balle) <= (x_RRacket + width_rackets)))
 80021bc:	4b48      	ldr	r3, [pc, #288]	; (80022e0 <StartBall+0x304>)
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b49      	ldr	r3, [pc, #292]	; (80022e8 <StartBall+0x30c>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	4413      	add	r3, r2
 80021c8:	4a4e      	ldr	r2, [pc, #312]	; (8002304 <StartBall+0x328>)
 80021ca:	f9b2 2000 	ldrsh.w	r2, [r2]
 80021ce:	4293      	cmp	r3, r2
 80021d0:	db20      	blt.n	8002214 <StartBall+0x238>
 80021d2:	4b43      	ldr	r3, [pc, #268]	; (80022e0 <StartBall+0x304>)
 80021d4:	881b      	ldrh	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	4b43      	ldr	r3, [pc, #268]	; (80022e8 <StartBall+0x30c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	441a      	add	r2, r3
 80021de:	4b49      	ldr	r3, [pc, #292]	; (8002304 <StartBall+0x328>)
 80021e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021e4:	3308      	adds	r3, #8
 80021e6:	429a      	cmp	r2, r3
 80021e8:	dc14      	bgt.n	8002214 <StartBall+0x238>
		  {
			  //Si l'on est horizontalement "dans" la raquette
			  if((y_balle >= y_RRacket) && (y_balle <= (y_RRacket + height_rackets)))
 80021ea:	4b3e      	ldr	r3, [pc, #248]	; (80022e4 <StartBall+0x308>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4b45      	ldr	r3, [pc, #276]	; (8002308 <StartBall+0x32c>)
 80021f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	db40      	blt.n	800227c <StartBall+0x2a0>
 80021fa:	4b3a      	ldr	r3, [pc, #232]	; (80022e4 <StartBall+0x308>)
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	461a      	mov	r2, r3
 8002200:	4b41      	ldr	r3, [pc, #260]	; (8002308 <StartBall+0x32c>)
 8002202:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002206:	3328      	adds	r3, #40	; 0x28
 8002208:	429a      	cmp	r2, r3
 800220a:	dc37      	bgt.n	800227c <StartBall+0x2a0>
			  {
				  //Et verticallement "dans" la raquette, il y a rebond, donc le sens horizontal passe  -1
				  x_sens = -1;
 800220c:	23ff      	movs	r3, #255	; 0xff
 800220e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			  if((y_balle >= y_RRacket) && (y_balle <= (y_RRacket + height_rackets)))
 8002212:	e033      	b.n	800227c <StartBall+0x2a0>
			  }
		  }
		  else if(x_balle>=(959-radius_balle))
 8002214:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <StartBall+0x304>)
 8002216:	881b      	ldrh	r3, [r3, #0]
 8002218:	461a      	mov	r2, r3
 800221a:	4b33      	ldr	r3, [pc, #204]	; (80022e8 <StartBall+0x30c>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	4619      	mov	r1, r3
 8002220:	f240 33bf 	movw	r3, #959	; 0x3bf
 8002224:	1a5b      	subs	r3, r3, r1
 8002226:	429a      	cmp	r2, r3
 8002228:	db29      	blt.n	800227e <StartBall+0x2a2>
		  {
			  //Si la balle touche le bord droit de l'cran, on a perdu
			  perdu = 1;
 800222a:	4b32      	ldr	r3, [pc, #200]	; (80022f4 <StartBall+0x318>)
 800222c:	2201      	movs	r2, #1
 800222e:	701a      	strb	r2, [r3, #0]

			  //Capture de la ressource
			  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002230:	4b31      	ldr	r3, [pc, #196]	; (80022f8 <StartBall+0x31c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f04f 31ff 	mov.w	r1, #4294967295
 8002238:	4618      	mov	r0, r3
 800223a:	f00a f8ab 	bl	800c394 <xQueueSemaphoreTake>

			  //Affichage du message de perte sous le chronomtre
			  BSP_LCD_Clear(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 800223e:	4b2f      	ldr	r3, [pc, #188]	; (80022fc <StartBall+0x320>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d102      	bne.n	800224c <StartBall+0x270>
 8002246:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 800224a:	e001      	b.n	8002250 <StartBall+0x274>
 800224c:	f04f 33ff 	mov.w	r3, #4294967295
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fcc5 	bl	8002be0 <BSP_LCD_Clear>
			  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002256:	4b29      	ldr	r3, [pc, #164]	; (80022fc <StartBall+0x320>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d102      	bne.n	8002264 <StartBall+0x288>
 800225e:	f04f 33ff 	mov.w	r3, #4294967295
 8002262:	e001      	b.n	8002268 <StartBall+0x28c>
 8002264:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002268:	4618      	mov	r0, r3
 800226a:	f000 fc57 	bl	8002b1c <BSP_LCD_SetTextColor>
			  BSP_LCD_DisplayStringAtLine(12, (uint8_t*) "Perdu ! Appuyez sur reset pour rejouer");
 800226e:	4924      	ldr	r1, [pc, #144]	; (8002300 <StartBall+0x324>)
 8002270:	200c      	movs	r0, #12
 8002272:	f000 fde5 	bl	8002e40 <BSP_LCD_DisplayStringAtLine>
			  while(1);
 8002276:	e7fe      	b.n	8002276 <StartBall+0x29a>
			  if((y_balle >= y_LRacket) && (y_balle <= (y_LRacket + height_rackets)))
 8002278:	bf00      	nop
 800227a:	e000      	b.n	800227e <StartBall+0x2a2>
			  if((y_balle >= y_RRacket) && (y_balle <= (y_RRacket + height_rackets)))
 800227c:	bf00      	nop
		  }
	  }

	  //Affichage de la balle
	  //Capture de la ressource
	  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 800227e:	4b1e      	ldr	r3, [pc, #120]	; (80022f8 <StartBall+0x31c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f04f 31ff 	mov.w	r1, #4294967295
 8002286:	4618      	mov	r0, r3
 8002288:	f00a f884 	bl	800c394 <xQueueSemaphoreTake>

	  //Effaage des anciens dessins
	  if(x_balle_hold <=479){
 800228c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002290:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002294:	d216      	bcs.n	80022c4 <StartBall+0x2e8>
		  //Effaage de l'ancienne balle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8002296:	4b19      	ldr	r3, [pc, #100]	; (80022fc <StartBall+0x320>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d102      	bne.n	80022a4 <StartBall+0x2c8>
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
 80022a2:	e001      	b.n	80022a8 <StartBall+0x2cc>
 80022a4:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 fc37 	bl	8002b1c <BSP_LCD_SetTextColor>
		  BSP_LCD_FillCircle(x_balle_hold, y_balle_hold, radius_balle);
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <StartBall+0x30c>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 80022b8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80022bc:	4618      	mov	r0, r3
 80022be:	f001 f8b3 	bl	8003428 <BSP_LCD_FillCircle>
 80022c2:	e04c      	b.n	800235e <StartBall+0x382>
	  }
	  else{
		  //Effaage de l'ancien triangle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 80022c4:	4b0d      	ldr	r3, [pc, #52]	; (80022fc <StartBall+0x320>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d11f      	bne.n	800230c <StartBall+0x330>
 80022cc:	f04f 33ff 	mov.w	r3, #4294967295
 80022d0:	e01e      	b.n	8002310 <StartBall+0x334>
 80022d2:	bf00      	nop
 80022d4:	20008ae4 	.word	0x20008ae4
 80022d8:	20008a78 	.word	0x20008a78
 80022dc:	20008bfc 	.word	0x20008bfc
 80022e0:	20000030 	.word	0x20000030
 80022e4:	20000032 	.word	0x20000032
 80022e8:	20000034 	.word	0x20000034
 80022ec:	20000028 	.word	0x20000028
 80022f0:	2000002a 	.word	0x2000002a
 80022f4:	2000033a 	.word	0x2000033a
 80022f8:	20008c34 	.word	0x20008c34
 80022fc:	20000035 	.word	0x20000035
 8002300:	0800eaa8 	.word	0x0800eaa8
 8002304:	2000002c 	.word	0x2000002c
 8002308:	2000002e 	.word	0x2000002e
 800230c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002310:	4618      	mov	r0, r3
 8002312:	f000 fc03 	bl	8002b1c <BSP_LCD_SetTextColor>
		  Point Point1 = {473,y_balle_hold+3};
 8002316:	f240 13d9 	movw	r3, #473	; 0x1d9
 800231a:	873b      	strh	r3, [r7, #56]	; 0x38
 800231c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002320:	3303      	adds	r3, #3
 8002322:	b29b      	uxth	r3, r3
 8002324:	b21b      	sxth	r3, r3
 8002326:	877b      	strh	r3, [r7, #58]	; 0x3a
		  Point Point2 = {479,y_balle_hold};
 8002328:	f240 13df 	movw	r3, #479	; 0x1df
 800232c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800232e:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8002332:	86fb      	strh	r3, [r7, #54]	; 0x36
		  Point Point3 = {473,y_balle_hold-3};
 8002334:	f240 13d9 	movw	r3, #473	; 0x1d9
 8002338:	863b      	strh	r3, [r7, #48]	; 0x30
 800233a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800233e:	3b03      	subs	r3, #3
 8002340:	b29b      	uxth	r3, r3
 8002342:	b21b      	sxth	r3, r3
 8002344:	867b      	strh	r3, [r7, #50]	; 0x32

		  Point Points[3] = {Point1, Point2, Point3};
 8002346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
 800234a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800234c:	62bb      	str	r3, [r7, #40]	; 0x28
 800234e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002350:	62fb      	str	r3, [r7, #44]	; 0x2c
		  BSP_LCD_FillPolygon(Points,3);
 8002352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002356:	2103      	movs	r1, #3
 8002358:	4618      	mov	r0, r3
 800235a:	f001 f905 	bl	8003568 <BSP_LCD_FillPolygon>
	  }

	  //Affichage des nouveaux dessins
	  if(x_balle <=479){
 800235e:	4b31      	ldr	r3, [pc, #196]	; (8002424 <StartBall+0x448>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002366:	d216      	bcs.n	8002396 <StartBall+0x3ba>
		  //Affichage de la nouvelle balle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002368:	4b2f      	ldr	r3, [pc, #188]	; (8002428 <StartBall+0x44c>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d102      	bne.n	8002376 <StartBall+0x39a>
 8002370:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002374:	e001      	b.n	800237a <StartBall+0x39e>
 8002376:	f04f 33ff 	mov.w	r3, #4294967295
 800237a:	4618      	mov	r0, r3
 800237c:	f000 fbce 	bl	8002b1c <BSP_LCD_SetTextColor>
		  BSP_LCD_FillCircle(x_balle, y_balle, radius_balle);
 8002380:	4b28      	ldr	r3, [pc, #160]	; (8002424 <StartBall+0x448>)
 8002382:	8818      	ldrh	r0, [r3, #0]
 8002384:	4b29      	ldr	r3, [pc, #164]	; (800242c <StartBall+0x450>)
 8002386:	8819      	ldrh	r1, [r3, #0]
 8002388:	4b29      	ldr	r3, [pc, #164]	; (8002430 <StartBall+0x454>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b29b      	uxth	r3, r3
 800238e:	461a      	mov	r2, r3
 8002390:	f001 f84a 	bl	8003428 <BSP_LCD_FillCircle>
 8002394:	e030      	b.n	80023f8 <StartBall+0x41c>
	  }
	  else{
		  //Afficage du nouveau triangle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002396:	4b24      	ldr	r3, [pc, #144]	; (8002428 <StartBall+0x44c>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d102      	bne.n	80023a4 <StartBall+0x3c8>
 800239e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80023a2:	e001      	b.n	80023a8 <StartBall+0x3cc>
 80023a4:	f04f 33ff 	mov.w	r3, #4294967295
 80023a8:	4618      	mov	r0, r3
 80023aa:	f000 fbb7 	bl	8002b1c <BSP_LCD_SetTextColor>
		  Point Point1 = {473,y_balle+3};
 80023ae:	f240 13d9 	movw	r3, #473	; 0x1d9
 80023b2:	843b      	strh	r3, [r7, #32]
 80023b4:	4b1d      	ldr	r3, [pc, #116]	; (800242c <StartBall+0x450>)
 80023b6:	881b      	ldrh	r3, [r3, #0]
 80023b8:	3303      	adds	r3, #3
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	b21b      	sxth	r3, r3
 80023be:	847b      	strh	r3, [r7, #34]	; 0x22
		  Point Point2 = {479,y_balle};
 80023c0:	f240 13df 	movw	r3, #479	; 0x1df
 80023c4:	83bb      	strh	r3, [r7, #28]
 80023c6:	4b19      	ldr	r3, [pc, #100]	; (800242c <StartBall+0x450>)
 80023c8:	881b      	ldrh	r3, [r3, #0]
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	83fb      	strh	r3, [r7, #30]
		  Point Point3 = {473,y_balle-3};
 80023ce:	f240 13d9 	movw	r3, #473	; 0x1d9
 80023d2:	833b      	strh	r3, [r7, #24]
 80023d4:	4b15      	ldr	r3, [pc, #84]	; (800242c <StartBall+0x450>)
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	3b03      	subs	r3, #3
 80023da:	b29b      	uxth	r3, r3
 80023dc:	b21b      	sxth	r3, r3
 80023de:	837b      	strh	r3, [r7, #26]

		  Point Points[3] = {Point1, Point2, Point3};
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	617b      	str	r3, [r7, #20]
		  BSP_LCD_FillPolygon(Points,3);
 80023ec:	f107 030c 	add.w	r3, r7, #12
 80023f0:	2103      	movs	r1, #3
 80023f2:	4618      	mov	r0, r3
 80023f4:	f001 f8b8 	bl	8003568 <BSP_LCD_FillPolygon>
	  }

	  //Libration de la ressource
	  xSemaphoreGive(myMutex_LCDHandle);
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <StartBall+0x458>)
 80023fa:	6818      	ldr	r0, [r3, #0]
 80023fc:	2300      	movs	r3, #0
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	f009 fec5 	bl	800c190 <xQueueGenericSend>

	  //Stockage du dernier emplacement de dessin
	  x_balle_hold = x_balle;
 8002406:	4b07      	ldr	r3, [pc, #28]	; (8002424 <StartBall+0x448>)
 8002408:	881b      	ldrh	r3, [r3, #0]
 800240a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	  y_balle_hold = y_balle;
 800240e:	4b07      	ldr	r3, [pc, #28]	; (800242c <StartBall+0x450>)
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002416:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800241a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800241c:	4618      	mov	r0, r3
 800241e:	f00a fb6d 	bl	800cafc <vTaskDelayUntil>
	  x_balle += vitesse*x_sens;
 8002422:	e63c      	b.n	800209e <StartBall+0xc2>
 8002424:	20000030 	.word	0x20000030
 8002428:	20000035 	.word	0x20000035
 800242c:	20000032 	.word	0x20000032
 8002430:	20000034 	.word	0x20000034
 8002434:	20008c34 	.word	0x20008c34

08002438 <StartBgChanger>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBgChanger */
void StartBgChanger(void const * argument)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartBgChanger */
	  //Initialisation de l'tat de BP1 et de l'tat
	  uint8_t BP1=1;
 8002440:	2301      	movs	r3, #1
 8002442:	73bb      	strb	r3, [r7, #14]
	  uint8_t state=0;
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]
	  /* Infinite loop */
	  for(;;)
	  {
		  //Lecture de l'tat du BP1
		  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 8002448:	f44f 7180 	mov.w	r1, #256	; 0x100
 800244c:	4832      	ldr	r0, [pc, #200]	; (8002518 <StartBgChanger+0xe0>)
 800244e:	f004 f95f 	bl	8006710 <HAL_GPIO_ReadPin>
 8002452:	4603      	mov	r3, r0
 8002454:	73bb      	strb	r3, [r7, #14]

		  //Machine  tats
		  switch(state){
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d009      	beq.n	8002470 <StartBgChanger+0x38>
 800245c:	2b02      	cmp	r3, #2
 800245e:	d04d      	beq.n	80024fc <StartBgChanger+0xc4>
 8002460:	2b00      	cmp	r3, #0
 8002462:	d154      	bne.n	800250e <StartBgChanger+0xd6>
			  case 0:
				  //Attente d'un changement d'tat (d'un appui sur BP1)
				  if(!BP1) state = 1;
 8002464:	7bbb      	ldrb	r3, [r7, #14]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d14e      	bne.n	8002508 <StartBgChanger+0xd0>
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
				  break;
 800246e:	e04b      	b.n	8002508 <StartBgChanger+0xd0>
			  case 1:
				  //Changement de la couleur
				  couleur = !couleur;
 8002470:	4b2a      	ldr	r3, [pc, #168]	; (800251c <StartBgChanger+0xe4>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	461a      	mov	r2, r3
 8002480:	4b26      	ldr	r3, [pc, #152]	; (800251c <StartBgChanger+0xe4>)
 8002482:	701a      	strb	r2, [r3, #0]
				  if(couleur==0){
 8002484:	4b25      	ldr	r3, [pc, #148]	; (800251c <StartBgChanger+0xe4>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d11a      	bne.n	80024c2 <StartBgChanger+0x8a>
					  //Capture de la ressource
					  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <StartBgChanger+0xe8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f04f 31ff 	mov.w	r1, #4294967295
 8002494:	4618      	mov	r0, r3
 8002496:	f009 ff7d 	bl	800c394 <xQueueSemaphoreTake>

					  //Nettoyage et recoloration du LCD en noir sur fond blanc
					  BSP_LCD_Clear(LCD_COLOR_WHITE);
 800249a:	f04f 30ff 	mov.w	r0, #4294967295
 800249e:	f000 fb9f 	bl	8002be0 <BSP_LCD_Clear>
					  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80024a2:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80024a6:	f000 fb39 	bl	8002b1c <BSP_LCD_SetTextColor>
					  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80024aa:	f04f 30ff 	mov.w	r0, #4294967295
 80024ae:	f000 fb4d 	bl	8002b4c <BSP_LCD_SetBackColor>

					  //Libration de la ressource
					  xSemaphoreGive(myMutex_LCDHandle);
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <StartBgChanger+0xe8>)
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	2300      	movs	r3, #0
 80024b8:	2200      	movs	r2, #0
 80024ba:	2100      	movs	r1, #0
 80024bc:	f009 fe68 	bl	800c190 <xQueueGenericSend>
 80024c0:	e019      	b.n	80024f6 <StartBgChanger+0xbe>
				  }
				  else{
					  //Capture de la ressource
					  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 80024c2:	4b17      	ldr	r3, [pc, #92]	; (8002520 <StartBgChanger+0xe8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f04f 31ff 	mov.w	r1, #4294967295
 80024ca:	4618      	mov	r0, r3
 80024cc:	f009 ff62 	bl	800c394 <xQueueSemaphoreTake>

					  //Nettoyage et recoloration du LCD en blanc sur fond noir
					  BSP_LCD_Clear(LCD_COLOR_BLACK);
 80024d0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80024d4:	f000 fb84 	bl	8002be0 <BSP_LCD_Clear>
					  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80024d8:	f04f 30ff 	mov.w	r0, #4294967295
 80024dc:	f000 fb1e 	bl	8002b1c <BSP_LCD_SetTextColor>
					  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80024e0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80024e4:	f000 fb32 	bl	8002b4c <BSP_LCD_SetBackColor>

					  //Libration de la ressource
					  xSemaphoreGive(myMutex_LCDHandle);
 80024e8:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <StartBgChanger+0xe8>)
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	2300      	movs	r3, #0
 80024ee:	2200      	movs	r2, #0
 80024f0:	2100      	movs	r1, #0
 80024f2:	f009 fe4d 	bl	800c190 <xQueueGenericSend>
				  }

				  //Changement d'tat
				  state = 2;
 80024f6:	2302      	movs	r3, #2
 80024f8:	73fb      	strb	r3, [r7, #15]
				  break;
 80024fa:	e008      	b.n	800250e <StartBgChanger+0xd6>
			  case 2:
				  //Attente d'un changement d'tat (relachement du bouton BP1)
				  if(BP1) state = 0;
 80024fc:	7bbb      	ldrb	r3, [r7, #14]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d004      	beq.n	800250c <StartBgChanger+0xd4>
 8002502:	2300      	movs	r3, #0
 8002504:	73fb      	strb	r3, [r7, #15]
				  break;
 8002506:	e001      	b.n	800250c <StartBgChanger+0xd4>
				  break;
 8002508:	bf00      	nop
 800250a:	e000      	b.n	800250e <StartBgChanger+0xd6>
				  break;
 800250c:	bf00      	nop
		  }
	  osDelay(400);
 800250e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002512:	f009 fba0 	bl	800bc56 <osDelay>
		  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 8002516:	e797      	b.n	8002448 <StartBgChanger+0x10>
 8002518:	40020000 	.word	0x40020000
 800251c:	20000035 	.word	0x20000035
 8002520:	20008c34 	.word	0x20008c34

08002524 <StartTransmit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTransmit */
void StartTransmit(void const * argument)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {

	  //Transmission du rayon de la balle et des coordonnes de la balle et du drapeau de perte
	  txbuffer[0] = radius_balle;
 800252c:	4b14      	ldr	r3, [pc, #80]	; (8002580 <StartTransmit+0x5c>)
 800252e:	781a      	ldrb	r2, [r3, #0]
 8002530:	4b14      	ldr	r3, [pc, #80]	; (8002584 <StartTransmit+0x60>)
 8002532:	701a      	strb	r2, [r3, #0]
	  txbuffer[1] = (x_balle & 0xFF00) >> 8;
 8002534:	4b14      	ldr	r3, [pc, #80]	; (8002588 <StartTransmit+0x64>)
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	0a1b      	lsrs	r3, r3, #8
 800253a:	b29b      	uxth	r3, r3
 800253c:	b2da      	uxtb	r2, r3
 800253e:	4b11      	ldr	r3, [pc, #68]	; (8002584 <StartTransmit+0x60>)
 8002540:	705a      	strb	r2, [r3, #1]
	  txbuffer[2] = (x_balle & 0x00FF);
 8002542:	4b11      	ldr	r3, [pc, #68]	; (8002588 <StartTransmit+0x64>)
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	b2da      	uxtb	r2, r3
 8002548:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <StartTransmit+0x60>)
 800254a:	709a      	strb	r2, [r3, #2]
	  txbuffer[3] = (y_balle & 0xFF00) >> 8;
 800254c:	4b0f      	ldr	r3, [pc, #60]	; (800258c <StartTransmit+0x68>)
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	b29b      	uxth	r3, r3
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <StartTransmit+0x60>)
 8002558:	70da      	strb	r2, [r3, #3]
	  txbuffer[4] = (y_balle & 0x00FF);
 800255a:	4b0c      	ldr	r3, [pc, #48]	; (800258c <StartTransmit+0x68>)
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	b2da      	uxtb	r2, r3
 8002560:	4b08      	ldr	r3, [pc, #32]	; (8002584 <StartTransmit+0x60>)
 8002562:	711a      	strb	r2, [r3, #4]
	  txbuffer[5] = perdu;
 8002564:	4b0a      	ldr	r3, [pc, #40]	; (8002590 <StartTransmit+0x6c>)
 8002566:	781a      	ldrb	r2, [r3, #0]
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <StartTransmit+0x60>)
 800256a:	715a      	strb	r2, [r3, #5]

	  HAL_UART_Transmit_IT(&huart7,txbuffer,6);
 800256c:	2206      	movs	r2, #6
 800256e:	4905      	ldr	r1, [pc, #20]	; (8002584 <StartTransmit+0x60>)
 8002570:	4808      	ldr	r0, [pc, #32]	; (8002594 <StartTransmit+0x70>)
 8002572:	f008 fa39 	bl	800a9e8 <HAL_UART_Transmit_IT>
	  osDelay(67);
 8002576:	2043      	movs	r0, #67	; 0x43
 8002578:	f009 fb6d 	bl	800bc56 <osDelay>
	  txbuffer[0] = radius_balle;
 800257c:	e7d6      	b.n	800252c <StartTransmit+0x8>
 800257e:	bf00      	nop
 8002580:	20000034 	.word	0x20000034
 8002584:	20008ad8 	.word	0x20008ad8
 8002588:	20000030 	.word	0x20000030
 800258c:	20000032 	.word	0x20000032
 8002590:	2000033a 	.word	0x2000033a
 8002594:	20008714 	.word	0x20008714

08002598 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d101      	bne.n	80025ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025aa:	f002 fbc7 	bl	8004d3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40001000 	.word	0x40001000

080025bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80025c2:	e7fe      	b.n	80025c2 <Error_Handler+0x6>

080025c4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08c      	sub	sp, #48	; 0x30
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a51      	ldr	r2, [pc, #324]	; (8002714 <I2Cx_MspInit+0x150>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d14d      	bne.n	8002670 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80025d4:	4b50      	ldr	r3, [pc, #320]	; (8002718 <I2Cx_MspInit+0x154>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4a4f      	ldr	r2, [pc, #316]	; (8002718 <I2Cx_MspInit+0x154>)
 80025da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025de:	6313      	str	r3, [r2, #48]	; 0x30
 80025e0:	4b4d      	ldr	r3, [pc, #308]	; (8002718 <I2Cx_MspInit+0x154>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e8:	61bb      	str	r3, [r7, #24]
 80025ea:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80025ec:	2380      	movs	r3, #128	; 0x80
 80025ee:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80025f0:	2312      	movs	r3, #18
 80025f2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80025f8:	2302      	movs	r3, #2
 80025fa:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80025fc:	2304      	movs	r3, #4
 80025fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002600:	f107 031c 	add.w	r3, r7, #28
 8002604:	4619      	mov	r1, r3
 8002606:	4845      	ldr	r0, [pc, #276]	; (800271c <I2Cx_MspInit+0x158>)
 8002608:	f003 fdce 	bl	80061a8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800260c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002612:	f107 031c 	add.w	r3, r7, #28
 8002616:	4619      	mov	r1, r3
 8002618:	4840      	ldr	r0, [pc, #256]	; (800271c <I2Cx_MspInit+0x158>)
 800261a:	f003 fdc5 	bl	80061a8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800261e:	4b3e      	ldr	r3, [pc, #248]	; (8002718 <I2Cx_MspInit+0x154>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	4a3d      	ldr	r2, [pc, #244]	; (8002718 <I2Cx_MspInit+0x154>)
 8002624:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002628:	6413      	str	r3, [r2, #64]	; 0x40
 800262a:	4b3b      	ldr	r3, [pc, #236]	; (8002718 <I2Cx_MspInit+0x154>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002636:	4b38      	ldr	r3, [pc, #224]	; (8002718 <I2Cx_MspInit+0x154>)
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	4a37      	ldr	r2, [pc, #220]	; (8002718 <I2Cx_MspInit+0x154>)
 800263c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002640:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8002642:	4b35      	ldr	r3, [pc, #212]	; (8002718 <I2Cx_MspInit+0x154>)
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	4a34      	ldr	r2, [pc, #208]	; (8002718 <I2Cx_MspInit+0x154>)
 8002648:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800264c:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800264e:	2200      	movs	r2, #0
 8002650:	210f      	movs	r1, #15
 8002652:	2048      	movs	r0, #72	; 0x48
 8002654:	f003 f846 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002658:	2048      	movs	r0, #72	; 0x48
 800265a:	f003 f85f 	bl	800571c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	210f      	movs	r1, #15
 8002662:	2049      	movs	r0, #73	; 0x49
 8002664:	f003 f83e 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8002668:	2049      	movs	r0, #73	; 0x49
 800266a:	f003 f857 	bl	800571c <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800266e:	e04d      	b.n	800270c <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002670:	4b29      	ldr	r3, [pc, #164]	; (8002718 <I2Cx_MspInit+0x154>)
 8002672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002674:	4a28      	ldr	r2, [pc, #160]	; (8002718 <I2Cx_MspInit+0x154>)
 8002676:	f043 0302 	orr.w	r3, r3, #2
 800267a:	6313      	str	r3, [r2, #48]	; 0x30
 800267c:	4b26      	ldr	r3, [pc, #152]	; (8002718 <I2Cx_MspInit+0x154>)
 800267e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002688:	f44f 7380 	mov.w	r3, #256	; 0x100
 800268c:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800268e:	2312      	movs	r3, #18
 8002690:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002696:	2302      	movs	r3, #2
 8002698:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800269a:	2304      	movs	r3, #4
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800269e:	f107 031c 	add.w	r3, r7, #28
 80026a2:	4619      	mov	r1, r3
 80026a4:	481e      	ldr	r0, [pc, #120]	; (8002720 <I2Cx_MspInit+0x15c>)
 80026a6:	f003 fd7f 	bl	80061a8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80026aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80026b0:	f107 031c 	add.w	r3, r7, #28
 80026b4:	4619      	mov	r1, r3
 80026b6:	481a      	ldr	r0, [pc, #104]	; (8002720 <I2Cx_MspInit+0x15c>)
 80026b8:	f003 fd76 	bl	80061a8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80026bc:	4b16      	ldr	r3, [pc, #88]	; (8002718 <I2Cx_MspInit+0x154>)
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	4a15      	ldr	r2, [pc, #84]	; (8002718 <I2Cx_MspInit+0x154>)
 80026c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026c6:	6413      	str	r3, [r2, #64]	; 0x40
 80026c8:	4b13      	ldr	r3, [pc, #76]	; (8002718 <I2Cx_MspInit+0x154>)
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80026d4:	4b10      	ldr	r3, [pc, #64]	; (8002718 <I2Cx_MspInit+0x154>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a0f      	ldr	r2, [pc, #60]	; (8002718 <I2Cx_MspInit+0x154>)
 80026da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026de:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80026e0:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <I2Cx_MspInit+0x154>)
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	4a0c      	ldr	r2, [pc, #48]	; (8002718 <I2Cx_MspInit+0x154>)
 80026e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80026ea:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80026ec:	2200      	movs	r2, #0
 80026ee:	210f      	movs	r1, #15
 80026f0:	201f      	movs	r0, #31
 80026f2:	f002 fff7 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80026f6:	201f      	movs	r0, #31
 80026f8:	f003 f810 	bl	800571c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80026fc:	2200      	movs	r2, #0
 80026fe:	210f      	movs	r1, #15
 8002700:	2020      	movs	r0, #32
 8002702:	f002 ffef 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002706:	2020      	movs	r0, #32
 8002708:	f003 f808 	bl	800571c <HAL_NVIC_EnableIRQ>
}
 800270c:	bf00      	nop
 800270e:	3730      	adds	r7, #48	; 0x30
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	2000033c 	.word	0x2000033c
 8002718:	40023800 	.word	0x40023800
 800271c:	40021c00 	.word	0x40021c00
 8002720:	40020400 	.word	0x40020400

08002724 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f004 fb0f 	bl	8006d50 <HAL_I2C_GetState>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d125      	bne.n	8002784 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a14      	ldr	r2, [pc, #80]	; (800278c <I2Cx_Init+0x68>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d103      	bne.n	8002748 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a13      	ldr	r2, [pc, #76]	; (8002790 <I2Cx_Init+0x6c>)
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	e002      	b.n	800274e <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a12      	ldr	r2, [pc, #72]	; (8002794 <I2Cx_Init+0x70>)
 800274c:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a11      	ldr	r2, [pc, #68]	; (8002798 <I2Cx_Init+0x74>)
 8002752:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f7ff ff23 	bl	80025c4 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f003 fff8 	bl	8006774 <HAL_I2C_Init>
  }
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	2000033c 	.word	0x2000033c
 8002790:	40005c00 	.word	0x40005c00
 8002794:	40005400 	.word	0x40005400
 8002798:	40912732 	.word	0x40912732

0800279c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	; 0x28
 80027a0:	af04      	add	r7, sp, #16
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	4608      	mov	r0, r1
 80027a6:	4611      	mov	r1, r2
 80027a8:	461a      	mov	r2, r3
 80027aa:	4603      	mov	r3, r0
 80027ac:	72fb      	strb	r3, [r7, #11]
 80027ae:	460b      	mov	r3, r1
 80027b0:	813b      	strh	r3, [r7, #8]
 80027b2:	4613      	mov	r3, r2
 80027b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80027ba:	7afb      	ldrb	r3, [r7, #11]
 80027bc:	b299      	uxth	r1, r3
 80027be:	88f8      	ldrh	r0, [r7, #6]
 80027c0:	893a      	ldrh	r2, [r7, #8]
 80027c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027c6:	9302      	str	r3, [sp, #8]
 80027c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	6a3b      	ldr	r3, [r7, #32]
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	4603      	mov	r3, r0
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f004 f9a2 	bl	8006b1c <HAL_I2C_Mem_Read>
 80027d8:	4603      	mov	r3, r0
 80027da:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80027dc:	7dfb      	ldrb	r3, [r7, #23]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d004      	beq.n	80027ec <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80027e2:	7afb      	ldrb	r3, [r7, #11]
 80027e4:	4619      	mov	r1, r3
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 f832 	bl	8002850 <I2Cx_Error>
  }
  return status;    
 80027ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b08a      	sub	sp, #40	; 0x28
 80027fa:	af04      	add	r7, sp, #16
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	4608      	mov	r0, r1
 8002800:	4611      	mov	r1, r2
 8002802:	461a      	mov	r2, r3
 8002804:	4603      	mov	r3, r0
 8002806:	72fb      	strb	r3, [r7, #11]
 8002808:	460b      	mov	r3, r1
 800280a:	813b      	strh	r3, [r7, #8]
 800280c:	4613      	mov	r3, r2
 800280e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002814:	7afb      	ldrb	r3, [r7, #11]
 8002816:	b299      	uxth	r1, r3
 8002818:	88f8      	ldrh	r0, [r7, #6]
 800281a:	893a      	ldrh	r2, [r7, #8]
 800281c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002820:	9302      	str	r3, [sp, #8]
 8002822:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002824:	9301      	str	r3, [sp, #4]
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	4603      	mov	r3, r0
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f004 f861 	bl	80068f4 <HAL_I2C_Mem_Write>
 8002832:	4603      	mov	r3, r0
 8002834:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002836:	7dfb      	ldrb	r3, [r7, #23]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d004      	beq.n	8002846 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800283c:	7afb      	ldrb	r3, [r7, #11]
 800283e:	4619      	mov	r1, r3
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 f805 	bl	8002850 <I2Cx_Error>
  }
  return status;
 8002846:	7dfb      	ldrb	r3, [r7, #23]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	460b      	mov	r3, r1
 800285a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f004 f819 	bl	8006894 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff ff5e 	bl	8002724 <I2Cx_Init>
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002874:	4802      	ldr	r0, [pc, #8]	; (8002880 <TS_IO_Init+0x10>)
 8002876:	f7ff ff55 	bl	8002724 <I2Cx_Init>
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	2000033c 	.word	0x2000033c

08002884 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af02      	add	r7, sp, #8
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
 800288e:	460b      	mov	r3, r1
 8002890:	71bb      	strb	r3, [r7, #6]
 8002892:	4613      	mov	r3, r2
 8002894:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002896:	79bb      	ldrb	r3, [r7, #6]
 8002898:	b29a      	uxth	r2, r3
 800289a:	79f9      	ldrb	r1, [r7, #7]
 800289c:	2301      	movs	r3, #1
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	1d7b      	adds	r3, r7, #5
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	2301      	movs	r3, #1
 80028a6:	4803      	ldr	r0, [pc, #12]	; (80028b4 <TS_IO_Write+0x30>)
 80028a8:	f7ff ffa5 	bl	80027f6 <I2Cx_WriteMultiple>
}
 80028ac:	bf00      	nop
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	2000033c 	.word	0x2000033c

080028b8 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af02      	add	r7, sp, #8
 80028be:	4603      	mov	r3, r0
 80028c0:	460a      	mov	r2, r1
 80028c2:	71fb      	strb	r3, [r7, #7]
 80028c4:	4613      	mov	r3, r2
 80028c6:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80028cc:	79bb      	ldrb	r3, [r7, #6]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	79f9      	ldrb	r1, [r7, #7]
 80028d2:	2301      	movs	r3, #1
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	f107 030f 	add.w	r3, r7, #15
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	2301      	movs	r3, #1
 80028de:	4804      	ldr	r0, [pc, #16]	; (80028f0 <TS_IO_Read+0x38>)
 80028e0:	f7ff ff5c 	bl	800279c <I2Cx_ReadMultiple>

  return read_value;
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	2000033c 	.word	0x2000033c

080028f4 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f002 fa3d 	bl	8004d7c <HAL_Delay>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002910:	4b31      	ldr	r3, [pc, #196]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002912:	2228      	movs	r2, #40	; 0x28
 8002914:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8002916:	4b30      	ldr	r3, [pc, #192]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002918:	2209      	movs	r2, #9
 800291a:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 800291c:	4b2e      	ldr	r3, [pc, #184]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800291e:	2235      	movs	r2, #53	; 0x35
 8002920:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002922:	4b2d      	ldr	r3, [pc, #180]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002924:	220b      	movs	r2, #11
 8002926:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002928:	4b2b      	ldr	r3, [pc, #172]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800292a:	f240 121b 	movw	r2, #283	; 0x11b
 800292e:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002930:	4b29      	ldr	r3, [pc, #164]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002932:	f240 2215 	movw	r2, #533	; 0x215
 8002936:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002938:	4b27      	ldr	r3, [pc, #156]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800293a:	f240 121d 	movw	r2, #285	; 0x11d
 800293e:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002940:	4b25      	ldr	r3, [pc, #148]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002942:	f240 2235 	movw	r2, #565	; 0x235
 8002946:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002948:	2100      	movs	r1, #0
 800294a:	4823      	ldr	r0, [pc, #140]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800294c:	f000 ffe8 	bl	8003920 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002950:	4b21      	ldr	r3, [pc, #132]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002952:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002956:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002958:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800295a:	f44f 7288 	mov.w	r2, #272	; 0x110
 800295e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002960:	4b1d      	ldr	r3, [pc, #116]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002962:	2200      	movs	r2, #0
 8002964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002968:	4b1b      	ldr	r3, [pc, #108]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800296a:	2200      	movs	r2, #0
 800296c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002970:	4b19      	ldr	r3, [pc, #100]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002978:	4b17      	ldr	r3, [pc, #92]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800297a:	2200      	movs	r2, #0
 800297c:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800297e:	4b16      	ldr	r3, [pc, #88]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002984:	4b14      	ldr	r3, [pc, #80]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002986:	2200      	movs	r2, #0
 8002988:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800298a:	4b13      	ldr	r3, [pc, #76]	; (80029d8 <BSP_LCD_Init+0xcc>)
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002990:	4b11      	ldr	r3, [pc, #68]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002992:	4a12      	ldr	r2, [pc, #72]	; (80029dc <BSP_LCD_Init+0xd0>)
 8002994:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002996:	4810      	ldr	r0, [pc, #64]	; (80029d8 <BSP_LCD_Init+0xcc>)
 8002998:	f004 fe6c 	bl	8007674 <HAL_LTDC_GetState>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d103      	bne.n	80029aa <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 80029a2:	2100      	movs	r1, #0
 80029a4:	480c      	ldr	r0, [pc, #48]	; (80029d8 <BSP_LCD_Init+0xcc>)
 80029a6:	f000 fee1 	bl	800376c <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 80029aa:	480b      	ldr	r0, [pc, #44]	; (80029d8 <BSP_LCD_Init+0xcc>)
 80029ac:	f004 fc92 	bl	80072d4 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 80029b0:	2201      	movs	r2, #1
 80029b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029b6:	480a      	ldr	r0, [pc, #40]	; (80029e0 <BSP_LCD_Init+0xd4>)
 80029b8:	f003 fec2 	bl	8006740 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80029bc:	2201      	movs	r2, #1
 80029be:	2108      	movs	r1, #8
 80029c0:	4808      	ldr	r0, [pc, #32]	; (80029e4 <BSP_LCD_Init+0xd8>)
 80029c2:	f003 febd 	bl	8006740 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80029c6:	f001 f98b 	bl	8003ce0 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80029ca:	4807      	ldr	r0, [pc, #28]	; (80029e8 <BSP_LCD_Init+0xdc>)
 80029cc:	f000 f8d8 	bl	8002b80 <BSP_LCD_SetFont>
  
  return LCD_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	20008c4c 	.word	0x20008c4c
 80029dc:	40016800 	.word	0x40016800
 80029e0:	40022000 	.word	0x40022000
 80029e4:	40022800 	.word	0x40022800
 80029e8:	20000038 	.word	0x20000038

080029ec <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <BSP_LCD_GetXSize+0x20>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a06      	ldr	r2, [pc, #24]	; (8002a10 <BSP_LCD_GetXSize+0x24>)
 80029f6:	2134      	movs	r1, #52	; 0x34
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	3360      	adds	r3, #96	; 0x60
 8002a00:	681b      	ldr	r3, [r3, #0]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	200003c8 	.word	0x200003c8
 8002a10:	20008c4c 	.word	0x20008c4c

08002a14 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002a18:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <BSP_LCD_GetYSize+0x20>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a06      	ldr	r2, [pc, #24]	; (8002a38 <BSP_LCD_GetYSize+0x24>)
 8002a1e:	2134      	movs	r1, #52	; 0x34
 8002a20:	fb01 f303 	mul.w	r3, r1, r3
 8002a24:	4413      	add	r3, r2
 8002a26:	3364      	adds	r3, #100	; 0x64
 8002a28:	681b      	ldr	r3, [r3, #0]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	200003c8 	.word	0x200003c8
 8002a38:	20008c4c 	.word	0x20008c4c

08002a3c <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b090      	sub	sp, #64	; 0x40
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002a4c:	f7ff ffce 	bl	80029ec <BSP_LCD_GetXSize>
 8002a50:	4603      	mov	r3, r0
 8002a52:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002a58:	f7ff ffdc 	bl	8002a14 <BSP_LCD_GetYSize>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002a60:	2300      	movs	r3, #0
 8002a62:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002a68:	23ff      	movs	r3, #255	; 0xff
 8002a6a:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002a82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002a86:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002a88:	2307      	movs	r3, #7
 8002a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002a8c:	f7ff ffae 	bl	80029ec <BSP_LCD_GetXSize>
 8002a90:	4603      	mov	r3, r0
 8002a92:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002a94:	f7ff ffbe 	bl	8002a14 <BSP_LCD_GetYSize>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002a9c:	88fa      	ldrh	r2, [r7, #6]
 8002a9e:	f107 030c 	add.w	r3, r7, #12
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4812      	ldr	r0, [pc, #72]	; (8002af0 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002aa6:	f004 fda7 	bl	80075f8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002aaa:	88fa      	ldrh	r2, [r7, #6]
 8002aac:	4911      	ldr	r1, [pc, #68]	; (8002af4 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002aae:	4613      	mov	r3, r2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	4413      	add	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3304      	adds	r3, #4
 8002aba:	f04f 32ff 	mov.w	r2, #4294967295
 8002abe:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002ac0:	88fa      	ldrh	r2, [r7, #6]
 8002ac2:	490c      	ldr	r1, [pc, #48]	; (8002af4 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	440b      	add	r3, r1
 8002ace:	3308      	adds	r3, #8
 8002ad0:	4a09      	ldr	r2, [pc, #36]	; (8002af8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002ad2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002ad4:	88fa      	ldrh	r2, [r7, #6]
 8002ad6:	4907      	ldr	r1, [pc, #28]	; (8002af4 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002ad8:	4613      	mov	r3, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	4413      	add	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002ae6:	601a      	str	r2, [r3, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	3740      	adds	r7, #64	; 0x40
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20008c4c 	.word	0x20008c4c
 8002af4:	200003cc 	.word	0x200003cc
 8002af8:	20000038 	.word	0x20000038

08002afc <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002b04:	4a04      	ldr	r2, [pc, #16]	; (8002b18 <BSP_LCD_SelectLayer+0x1c>)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6013      	str	r3, [r2, #0]
} 
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	200003c8 	.word	0x200003c8

08002b1c <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002b24:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <BSP_LCD_SetTextColor+0x28>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4907      	ldr	r1, [pc, #28]	; (8002b48 <BSP_LCD_SetTextColor+0x2c>)
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	4413      	add	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	440b      	add	r3, r1
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	601a      	str	r2, [r3, #0]
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	200003c8 	.word	0x200003c8
 8002b48:	200003cc 	.word	0x200003cc

08002b4c <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002b54:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <BSP_LCD_SetBackColor+0x2c>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4908      	ldr	r1, [pc, #32]	; (8002b7c <BSP_LCD_SetBackColor+0x30>)
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	4413      	add	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	440b      	add	r3, r1
 8002b64:	3304      	adds	r3, #4
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	601a      	str	r2, [r3, #0]
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	200003c8 	.word	0x200003c8
 8002b7c:	200003cc 	.word	0x200003cc

08002b80 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002b88:	4b08      	ldr	r3, [pc, #32]	; (8002bac <BSP_LCD_SetFont+0x2c>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	4908      	ldr	r1, [pc, #32]	; (8002bb0 <BSP_LCD_SetFont+0x30>)
 8002b8e:	4613      	mov	r3, r2
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	4413      	add	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	440b      	add	r3, r1
 8002b98:	3308      	adds	r3, #8
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	601a      	str	r2, [r3, #0]
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	200003c8 	.word	0x200003c8
 8002bb0:	200003cc 	.word	0x200003cc

08002bb4 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002bb8:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <BSP_LCD_GetFont+0x24>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	4907      	ldr	r1, [pc, #28]	; (8002bdc <BSP_LCD_GetFont+0x28>)
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	3308      	adds	r3, #8
 8002bca:	681b      	ldr	r3, [r3, #0]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	200003c8 	.word	0x200003c8
 8002bdc:	200003cc 	.word	0x200003cc

08002be0 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af02      	add	r7, sp, #8
 8002be6:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002be8:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <BSP_LCD_Clear+0x48>)
 8002bea:	681c      	ldr	r4, [r3, #0]
 8002bec:	4b0e      	ldr	r3, [pc, #56]	; (8002c28 <BSP_LCD_Clear+0x48>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0e      	ldr	r2, [pc, #56]	; (8002c2c <BSP_LCD_Clear+0x4c>)
 8002bf2:	2134      	movs	r1, #52	; 0x34
 8002bf4:	fb01 f303 	mul.w	r3, r1, r3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	335c      	adds	r3, #92	; 0x5c
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	461d      	mov	r5, r3
 8002c00:	f7ff fef4 	bl	80029ec <BSP_LCD_GetXSize>
 8002c04:	4606      	mov	r6, r0
 8002c06:	f7ff ff05 	bl	8002a14 <BSP_LCD_GetYSize>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	9301      	str	r3, [sp, #4]
 8002c10:	2300      	movs	r3, #0
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	4613      	mov	r3, r2
 8002c16:	4632      	mov	r2, r6
 8002c18:	4629      	mov	r1, r5
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f001 f814 	bl	8003c48 <LL_FillBuffer>
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c28:	200003c8 	.word	0x200003c8
 8002c2c:	20008c4c 	.word	0x20008c4c

08002c30 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002c30:	b590      	push	{r4, r7, lr}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	80fb      	strh	r3, [r7, #6]
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	80bb      	strh	r3, [r7, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002c42:	4b1b      	ldr	r3, [pc, #108]	; (8002cb0 <BSP_LCD_DisplayChar+0x80>)
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	491b      	ldr	r1, [pc, #108]	; (8002cb4 <BSP_LCD_DisplayChar+0x84>)
 8002c48:	4613      	mov	r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	440b      	add	r3, r1
 8002c52:	3308      	adds	r3, #8
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6819      	ldr	r1, [r3, #0]
 8002c58:	78fb      	ldrb	r3, [r7, #3]
 8002c5a:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002c5e:	4b14      	ldr	r3, [pc, #80]	; (8002cb0 <BSP_LCD_DisplayChar+0x80>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	4c14      	ldr	r4, [pc, #80]	; (8002cb4 <BSP_LCD_DisplayChar+0x84>)
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4423      	add	r3, r4
 8002c6e:	3308      	adds	r3, #8
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002c74:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <BSP_LCD_DisplayChar+0x80>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4c0d      	ldr	r4, [pc, #52]	; (8002cb4 <BSP_LCD_DisplayChar+0x84>)
 8002c7e:	4613      	mov	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	4413      	add	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4423      	add	r3, r4
 8002c88:	3308      	adds	r3, #8
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	889b      	ldrh	r3, [r3, #4]
 8002c8e:	3307      	adds	r3, #7
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	da00      	bge.n	8002c96 <BSP_LCD_DisplayChar+0x66>
 8002c94:	3307      	adds	r3, #7
 8002c96:	10db      	asrs	r3, r3, #3
 8002c98:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002c9c:	18ca      	adds	r2, r1, r3
 8002c9e:	88b9      	ldrh	r1, [r7, #4]
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 fe58 	bl	8003958 <DrawChar>
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd90      	pop	{r4, r7, pc}
 8002cb0:	200003c8 	.word	0x200003c8
 8002cb4:	200003cc 	.word	0x200003cc

08002cb8 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002cb8:	b5b0      	push	{r4, r5, r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60ba      	str	r2, [r7, #8]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	81fb      	strh	r3, [r7, #14]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	81bb      	strh	r3, [r7, #12]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	83fb      	strh	r3, [r7, #30]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002ce2:	e002      	b.n	8002cea <BSP_LCD_DisplayStringAt+0x32>
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	61bb      	str	r3, [r7, #24]
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	617a      	str	r2, [r7, #20]
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f6      	bne.n	8002ce4 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002cf6:	f7ff fe79 	bl	80029ec <BSP_LCD_GetXSize>
 8002cfa:	4b4f      	ldr	r3, [pc, #316]	; (8002e38 <BSP_LCD_DisplayStringAt+0x180>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	494f      	ldr	r1, [pc, #316]	; (8002e3c <BSP_LCD_DisplayStringAt+0x184>)
 8002d00:	4613      	mov	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4413      	add	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	3308      	adds	r3, #8
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	889b      	ldrh	r3, [r3, #4]
 8002d10:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d14:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d01c      	beq.n	8002d56 <BSP_LCD_DisplayStringAt+0x9e>
 8002d1c:	2b03      	cmp	r3, #3
 8002d1e:	d017      	beq.n	8002d50 <BSP_LCD_DisplayStringAt+0x98>
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d12e      	bne.n	8002d82 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	1ad1      	subs	r1, r2, r3
 8002d2a:	4b43      	ldr	r3, [pc, #268]	; (8002e38 <BSP_LCD_DisplayStringAt+0x180>)
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4843      	ldr	r0, [pc, #268]	; (8002e3c <BSP_LCD_DisplayStringAt+0x184>)
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4403      	add	r3, r0
 8002d3a:	3308      	adds	r3, #8
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	889b      	ldrh	r3, [r3, #4]
 8002d40:	fb03 f301 	mul.w	r3, r3, r1
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	89fb      	ldrh	r3, [r7, #14]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	83fb      	strh	r3, [r7, #30]
      break;
 8002d4e:	e01b      	b.n	8002d88 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002d50:	89fb      	ldrh	r3, [r7, #14]
 8002d52:	83fb      	strh	r3, [r7, #30]
      break;
 8002d54:	e018      	b.n	8002d88 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	b299      	uxth	r1, r3
 8002d5e:	4b36      	ldr	r3, [pc, #216]	; (8002e38 <BSP_LCD_DisplayStringAt+0x180>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	4836      	ldr	r0, [pc, #216]	; (8002e3c <BSP_LCD_DisplayStringAt+0x184>)
 8002d64:	4613      	mov	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4403      	add	r3, r0
 8002d6e:	3308      	adds	r3, #8
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	889b      	ldrh	r3, [r3, #4]
 8002d74:	fb11 f303 	smulbb	r3, r1, r3
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	89fb      	ldrh	r3, [r7, #14]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	83fb      	strh	r3, [r7, #30]
      break;
 8002d80:	e002      	b.n	8002d88 <BSP_LCD_DisplayStringAt+0xd0>
    }    
  default:
    {
      ref_column = Xpos;
 8002d82:	89fb      	ldrh	r3, [r7, #14]
 8002d84:	83fb      	strh	r3, [r7, #30]
      break;
 8002d86:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8002d88:	8bfb      	ldrh	r3, [r7, #30]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <BSP_LCD_DisplayStringAt+0xde>
 8002d8e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	da1d      	bge.n	8002dd2 <BSP_LCD_DisplayStringAt+0x11a>
  {
    ref_column = 1;
 8002d96:	2301      	movs	r3, #1
 8002d98:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002d9a:	e01a      	b.n	8002dd2 <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	781a      	ldrb	r2, [r3, #0]
 8002da0:	89b9      	ldrh	r1, [r7, #12]
 8002da2:	8bfb      	ldrh	r3, [r7, #30]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff ff43 	bl	8002c30 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8002daa:	4b23      	ldr	r3, [pc, #140]	; (8002e38 <BSP_LCD_DisplayStringAt+0x180>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4923      	ldr	r1, [pc, #140]	; (8002e3c <BSP_LCD_DisplayStringAt+0x184>)
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	3308      	adds	r3, #8
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	889a      	ldrh	r2, [r3, #4]
 8002dc0:	8bfb      	ldrh	r3, [r7, #30]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	60bb      	str	r3, [r7, #8]
    i++;
 8002dcc:	8bbb      	ldrh	r3, [r7, #28]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	bf14      	ite	ne
 8002dda:	2301      	movne	r3, #1
 8002ddc:	2300      	moveq	r3, #0
 8002dde:	b2dc      	uxtb	r4, r3
 8002de0:	f7ff fe04 	bl	80029ec <BSP_LCD_GetXSize>
 8002de4:	4605      	mov	r5, r0
 8002de6:	8bb9      	ldrh	r1, [r7, #28]
 8002de8:	4b13      	ldr	r3, [pc, #76]	; (8002e38 <BSP_LCD_DisplayStringAt+0x180>)
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4813      	ldr	r0, [pc, #76]	; (8002e3c <BSP_LCD_DisplayStringAt+0x184>)
 8002dee:	4613      	mov	r3, r2
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4403      	add	r3, r0
 8002df8:	3308      	adds	r3, #8
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	889b      	ldrh	r3, [r3, #4]
 8002dfe:	fb03 f301 	mul.w	r3, r3, r1
 8002e02:	1aeb      	subs	r3, r5, r3
 8002e04:	b299      	uxth	r1, r3
 8002e06:	4b0c      	ldr	r3, [pc, #48]	; (8002e38 <BSP_LCD_DisplayStringAt+0x180>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	480c      	ldr	r0, [pc, #48]	; (8002e3c <BSP_LCD_DisplayStringAt+0x184>)
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	4413      	add	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4403      	add	r3, r0
 8002e16:	3308      	adds	r3, #8
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	889b      	ldrh	r3, [r3, #4]
 8002e1c:	4299      	cmp	r1, r3
 8002e1e:	bf2c      	ite	cs
 8002e20:	2301      	movcs	r3, #1
 8002e22:	2300      	movcc	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	4023      	ands	r3, r4
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1b6      	bne.n	8002d9c <BSP_LCD_DisplayStringAt+0xe4>
  }  
}
 8002e2e:	bf00      	nop
 8002e30:	3720      	adds	r7, #32
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bdb0      	pop	{r4, r5, r7, pc}
 8002e36:	bf00      	nop
 8002e38:	200003c8 	.word	0x200003c8
 8002e3c:	200003cc 	.word	0x200003cc

08002e40 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002e4c:	f7ff feb2 	bl	8002bb4 <BSP_LCD_GetFont>
 8002e50:	4603      	mov	r3, r0
 8002e52:	88db      	ldrh	r3, [r3, #6]
 8002e54:	88fa      	ldrh	r2, [r7, #6]
 8002e56:	fb12 f303 	smulbb	r3, r2, r3
 8002e5a:	b299      	uxth	r1, r3
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	683a      	ldr	r2, [r7, #0]
 8002e60:	2000      	movs	r0, #0
 8002e62:	f7ff ff29 	bl	8002cb8 <BSP_LCD_DisplayStringAt>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
	...

08002e70 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002e70:	b5b0      	push	{r4, r5, r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af02      	add	r7, sp, #8
 8002e76:	4603      	mov	r3, r0
 8002e78:	80fb      	strh	r3, [r7, #6]
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	80bb      	strh	r3, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002e86:	4b26      	ldr	r3, [pc, #152]	; (8002f20 <BSP_LCD_DrawHLine+0xb0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a26      	ldr	r2, [pc, #152]	; (8002f24 <BSP_LCD_DrawHLine+0xb4>)
 8002e8c:	2134      	movs	r1, #52	; 0x34
 8002e8e:	fb01 f303 	mul.w	r3, r1, r3
 8002e92:	4413      	add	r3, r2
 8002e94:	3348      	adds	r3, #72	; 0x48
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d114      	bne.n	8002ec6 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002e9c:	4b20      	ldr	r3, [pc, #128]	; (8002f20 <BSP_LCD_DrawHLine+0xb0>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a20      	ldr	r2, [pc, #128]	; (8002f24 <BSP_LCD_DrawHLine+0xb4>)
 8002ea2:	2134      	movs	r1, #52	; 0x34
 8002ea4:	fb01 f303 	mul.w	r3, r1, r3
 8002ea8:	4413      	add	r3, r2
 8002eaa:	335c      	adds	r3, #92	; 0x5c
 8002eac:	681c      	ldr	r4, [r3, #0]
 8002eae:	f7ff fd9d 	bl	80029ec <BSP_LCD_GetXSize>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	88bb      	ldrh	r3, [r7, #4]
 8002eb6:	fb03 f202 	mul.w	r2, r3, r2
 8002eba:	88fb      	ldrh	r3, [r7, #6]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	4423      	add	r3, r4
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	e013      	b.n	8002eee <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ec6:	4b16      	ldr	r3, [pc, #88]	; (8002f20 <BSP_LCD_DrawHLine+0xb0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a16      	ldr	r2, [pc, #88]	; (8002f24 <BSP_LCD_DrawHLine+0xb4>)
 8002ecc:	2134      	movs	r1, #52	; 0x34
 8002ece:	fb01 f303 	mul.w	r3, r1, r3
 8002ed2:	4413      	add	r3, r2
 8002ed4:	335c      	adds	r3, #92	; 0x5c
 8002ed6:	681c      	ldr	r4, [r3, #0]
 8002ed8:	f7ff fd88 	bl	80029ec <BSP_LCD_GetXSize>
 8002edc:	4602      	mov	r2, r0
 8002ede:	88bb      	ldrh	r3, [r7, #4]
 8002ee0:	fb03 f202 	mul.w	r2, r3, r2
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4423      	add	r3, r4
 8002eec:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002eee:	4b0c      	ldr	r3, [pc, #48]	; (8002f20 <BSP_LCD_DrawHLine+0xb0>)
 8002ef0:	6818      	ldr	r0, [r3, #0]
 8002ef2:	68fc      	ldr	r4, [r7, #12]
 8002ef4:	887d      	ldrh	r5, [r7, #2]
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	; (8002f20 <BSP_LCD_DrawHLine+0xb0>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	490b      	ldr	r1, [pc, #44]	; (8002f28 <BSP_LCD_DrawHLine+0xb8>)
 8002efc:	4613      	mov	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4413      	add	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	9301      	str	r3, [sp, #4]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	2301      	movs	r3, #1
 8002f10:	462a      	mov	r2, r5
 8002f12:	4621      	mov	r1, r4
 8002f14:	f000 fe98 	bl	8003c48 <LL_FillBuffer>
}
 8002f18:	bf00      	nop
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f20:	200003c8 	.word	0x200003c8
 8002f24:	20008c4c 	.word	0x20008c4c
 8002f28:	200003cc 	.word	0x200003cc

08002f2c <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8002f2c:	b590      	push	{r4, r7, lr}
 8002f2e:	b08b      	sub	sp, #44	; 0x2c
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4604      	mov	r4, r0
 8002f34:	4608      	mov	r0, r1
 8002f36:	4611      	mov	r1, r2
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4623      	mov	r3, r4
 8002f3c:	80fb      	strh	r3, [r7, #6]
 8002f3e:	4603      	mov	r3, r0
 8002f40:	80bb      	strh	r3, [r7, #4]
 8002f42:	460b      	mov	r3, r1
 8002f44:	807b      	strh	r3, [r7, #2]
 8002f46:	4613      	mov	r3, r2
 8002f48:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	823b      	strh	r3, [r7, #16]
 8002f4e:	2300      	movs	r3, #0
 8002f50:	81fb      	strh	r3, [r7, #14]
 8002f52:	2300      	movs	r3, #0
 8002f54:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002f56:	2300      	movs	r3, #0
 8002f58:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	847b      	strh	r3, [r7, #34]	; 0x22
 8002f5e:	2300      	movs	r3, #0
 8002f60:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 8002f62:	2300      	movs	r3, #0
 8002f64:	83fb      	strh	r3, [r7, #30]
 8002f66:	2300      	movs	r3, #0
 8002f68:	83bb      	strh	r3, [r7, #28]
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	837b      	strh	r3, [r7, #26]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	833b      	strh	r3, [r7, #24]
 8002f72:	2300      	movs	r3, #0
 8002f74:	82fb      	strh	r3, [r7, #22]
 8002f76:	2300      	movs	r3, #0
 8002f78:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8002f7e:	887a      	ldrh	r2, [r7, #2]
 8002f80:	88fb      	ldrh	r3, [r7, #6]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	bfb8      	it	lt
 8002f88:	425b      	neglt	r3, r3
 8002f8a:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8002f8c:	883a      	ldrh	r2, [r7, #0]
 8002f8e:	88bb      	ldrh	r3, [r7, #4]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	bfb8      	it	lt
 8002f96:	425b      	neglt	r3, r3
 8002f98:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8002f9a:	88fb      	ldrh	r3, [r7, #6]
 8002f9c:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8002f9e:	88bb      	ldrh	r3, [r7, #4]
 8002fa0:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8002fa2:	887a      	ldrh	r2, [r7, #2]
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d304      	bcc.n	8002fb4 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002faa:	2301      	movs	r3, #1
 8002fac:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	843b      	strh	r3, [r7, #32]
 8002fb2:	e005      	b.n	8002fc0 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002fb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fb8:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002fba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fbe:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8002fc0:	883a      	ldrh	r2, [r7, #0]
 8002fc2:	88bb      	ldrh	r3, [r7, #4]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d304      	bcc.n	8002fd2 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	83bb      	strh	r3, [r7, #28]
 8002fd0:	e005      	b.n	8002fde <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002fd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fd6:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002fd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fdc:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002fde:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002fe2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	db11      	blt.n	800300e <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002fea:	2300      	movs	r3, #0
 8002fec:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002fee:	2300      	movs	r3, #0
 8002ff0:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002ff2:	8a3b      	ldrh	r3, [r7, #16]
 8002ff4:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002ff6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	da00      	bge.n	8003000 <BSP_LCD_DrawLine+0xd4>
 8002ffe:	3301      	adds	r3, #1
 8003000:	105b      	asrs	r3, r3, #1
 8003002:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8003004:	89fb      	ldrh	r3, [r7, #14]
 8003006:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8003008:	8a3b      	ldrh	r3, [r7, #16]
 800300a:	82bb      	strh	r3, [r7, #20]
 800300c:	e010      	b.n	8003030 <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 800300e:	2300      	movs	r3, #0
 8003010:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8003012:	2300      	movs	r3, #0
 8003014:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8003016:	89fb      	ldrh	r3, [r7, #14]
 8003018:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 800301a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800301e:	2b00      	cmp	r3, #0
 8003020:	da00      	bge.n	8003024 <BSP_LCD_DrawLine+0xf8>
 8003022:	3301      	adds	r3, #1
 8003024:	105b      	asrs	r3, r3, #1
 8003026:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8003028:	8a3b      	ldrh	r3, [r7, #16]
 800302a:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 800302c:	89fb      	ldrh	r3, [r7, #14]
 800302e:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8003030:	2300      	movs	r3, #0
 8003032:	827b      	strh	r3, [r7, #18]
 8003034:	e038      	b.n	80030a8 <BSP_LCD_DrawLine+0x17c>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8003036:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8003038:	8cbc      	ldrh	r4, [r7, #36]	; 0x24
 800303a:	4b20      	ldr	r3, [pc, #128]	; (80030bc <BSP_LCD_DrawLine+0x190>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	4920      	ldr	r1, [pc, #128]	; (80030c0 <BSP_LCD_DrawLine+0x194>)
 8003040:	4613      	mov	r3, r2
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	4413      	add	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	4621      	mov	r1, r4
 8003050:	f000 f928 	bl	80032a4 <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 8003054:	8b3a      	ldrh	r2, [r7, #24]
 8003056:	8afb      	ldrh	r3, [r7, #22]
 8003058:	4413      	add	r3, r2
 800305a:	b29b      	uxth	r3, r3
 800305c:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 800305e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003062:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003066:	429a      	cmp	r2, r3
 8003068:	db0e      	blt.n	8003088 <BSP_LCD_DrawLine+0x15c>
    {
      num -= den;                             /* Calculate the new numerator value */
 800306a:	8b3a      	ldrh	r2, [r7, #24]
 800306c:	8b7b      	ldrh	r3, [r7, #26]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	b29b      	uxth	r3, r3
 8003072:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8003074:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003076:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003078:	4413      	add	r3, r2
 800307a:	b29b      	uxth	r3, r3
 800307c:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 800307e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003080:	8bfb      	ldrh	r3, [r7, #30]
 8003082:	4413      	add	r3, r2
 8003084:	b29b      	uxth	r3, r3
 8003086:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8003088:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800308a:	8c3b      	ldrh	r3, [r7, #32]
 800308c:	4413      	add	r3, r2
 800308e:	b29b      	uxth	r3, r3
 8003090:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8003092:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003094:	8bbb      	ldrh	r3, [r7, #28]
 8003096:	4413      	add	r3, r2
 8003098:	b29b      	uxth	r3, r3
 800309a:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 800309c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	3301      	adds	r3, #1
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	827b      	strh	r3, [r7, #18]
 80030a8:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80030ac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	ddc0      	ble.n	8003036 <BSP_LCD_DrawLine+0x10a>
  }
}
 80030b4:	bf00      	nop
 80030b6:	372c      	adds	r7, #44	; 0x2c
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd90      	pop	{r4, r7, pc}
 80030bc:	200003c8 	.word	0x200003c8
 80030c0:	200003cc 	.word	0x200003cc

080030c4 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80030c4:	b590      	push	{r4, r7, lr}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	80fb      	strh	r3, [r7, #6]
 80030ce:	460b      	mov	r3, r1
 80030d0:	80bb      	strh	r3, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 80030d6:	887b      	ldrh	r3, [r7, #2]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	f1c3 0303 	rsb	r3, r3, #3
 80030de:	617b      	str	r3, [r7, #20]
  current_x = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80030e4:	887b      	ldrh	r3, [r7, #2]
 80030e6:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 80030e8:	e0cf      	b.n	800328a <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	88fb      	ldrh	r3, [r7, #6]
 80030f0:	4413      	add	r3, r2
 80030f2:	b298      	uxth	r0, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	88ba      	ldrh	r2, [r7, #4]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	b29c      	uxth	r4, r3
 80030fe:	4b67      	ldr	r3, [pc, #412]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4967      	ldr	r1, [pc, #412]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 8003104:	4613      	mov	r3, r2
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4413      	add	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	4621      	mov	r1, r4
 8003114:	f000 f8c6 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	b29b      	uxth	r3, r3
 800311c:	88fa      	ldrh	r2, [r7, #6]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	b298      	uxth	r0, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	b29b      	uxth	r3, r3
 8003126:	88ba      	ldrh	r2, [r7, #4]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	b29c      	uxth	r4, r3
 800312c:	4b5b      	ldr	r3, [pc, #364]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	495b      	ldr	r1, [pc, #364]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 8003132:	4613      	mov	r3, r2
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	4413      	add	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	4621      	mov	r1, r4
 8003142:	f000 f8af 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	b29a      	uxth	r2, r3
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	4413      	add	r3, r2
 800314e:	b298      	uxth	r0, r3
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	b29b      	uxth	r3, r3
 8003154:	88ba      	ldrh	r2, [r7, #4]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	b29c      	uxth	r4, r3
 800315a:	4b50      	ldr	r3, [pc, #320]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4950      	ldr	r1, [pc, #320]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 8003160:	4613      	mov	r3, r2
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	4413      	add	r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	461a      	mov	r2, r3
 800316e:	4621      	mov	r1, r4
 8003170:	f000 f898 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	b29b      	uxth	r3, r3
 8003178:	88fa      	ldrh	r2, [r7, #6]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	b298      	uxth	r0, r3
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	b29b      	uxth	r3, r3
 8003182:	88ba      	ldrh	r2, [r7, #4]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	b29c      	uxth	r4, r3
 8003188:	4b44      	ldr	r3, [pc, #272]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4944      	ldr	r1, [pc, #272]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 800318e:	4613      	mov	r3, r2
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	4413      	add	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	440b      	add	r3, r1
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	461a      	mov	r2, r3
 800319c:	4621      	mov	r1, r4
 800319e:	f000 f881 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	4413      	add	r3, r2
 80031aa:	b298      	uxth	r0, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	88bb      	ldrh	r3, [r7, #4]
 80031b2:	4413      	add	r3, r2
 80031b4:	b29c      	uxth	r4, r3
 80031b6:	4b39      	ldr	r3, [pc, #228]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	4939      	ldr	r1, [pc, #228]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	440b      	add	r3, r1
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	461a      	mov	r2, r3
 80031ca:	4621      	mov	r1, r4
 80031cc:	f000 f86a 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	b298      	uxth	r0, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	b29a      	uxth	r2, r3
 80031de:	88bb      	ldrh	r3, [r7, #4]
 80031e0:	4413      	add	r3, r2
 80031e2:	b29c      	uxth	r4, r3
 80031e4:	4b2d      	ldr	r3, [pc, #180]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	492d      	ldr	r1, [pc, #180]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 80031ea:	4613      	mov	r3, r2
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	4413      	add	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	4621      	mov	r1, r4
 80031fa:	f000 f853 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	b29a      	uxth	r2, r3
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	4413      	add	r3, r2
 8003206:	b298      	uxth	r0, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	b29a      	uxth	r2, r3
 800320c:	88bb      	ldrh	r3, [r7, #4]
 800320e:	4413      	add	r3, r2
 8003210:	b29c      	uxth	r4, r3
 8003212:	4b22      	ldr	r3, [pc, #136]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4922      	ldr	r1, [pc, #136]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 8003218:	4613      	mov	r3, r2
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	4413      	add	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	4621      	mov	r1, r4
 8003228:	f000 f83c 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	b29b      	uxth	r3, r3
 8003230:	88fa      	ldrh	r2, [r7, #6]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	b298      	uxth	r0, r3
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	b29a      	uxth	r2, r3
 800323a:	88bb      	ldrh	r3, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	b29c      	uxth	r4, r3
 8003240:	4b16      	ldr	r3, [pc, #88]	; (800329c <BSP_LCD_DrawCircle+0x1d8>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	4916      	ldr	r1, [pc, #88]	; (80032a0 <BSP_LCD_DrawCircle+0x1dc>)
 8003246:	4613      	mov	r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4413      	add	r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	461a      	mov	r2, r3
 8003254:	4621      	mov	r1, r4
 8003256:	f000 f825 	bl	80032a4 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2b00      	cmp	r3, #0
 800325e:	da06      	bge.n	800326e <BSP_LCD_DrawCircle+0x1aa>
    { 
      decision += (current_x << 2) + 6;
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	009a      	lsls	r2, r3, #2
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	4413      	add	r3, r2
 8003268:	3306      	adds	r3, #6
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	e00a      	b.n	8003284 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	009a      	lsls	r2, r3, #2
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	4413      	add	r3, r2
 800327a:	330a      	adds	r3, #10
 800327c:	617b      	str	r3, [r7, #20]
      current_y--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	3b01      	subs	r3, #1
 8003282:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	3301      	adds	r3, #1
 8003288:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	429a      	cmp	r2, r3
 8003290:	f67f af2b 	bls.w	80030ea <BSP_LCD_DrawCircle+0x26>
  } 
}
 8003294:	bf00      	nop
 8003296:	371c      	adds	r7, #28
 8003298:	46bd      	mov	sp, r7
 800329a:	bd90      	pop	{r4, r7, pc}
 800329c:	200003c8 	.word	0x200003c8
 80032a0:	200003cc 	.word	0x200003cc

080032a4 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80032a4:	b5b0      	push	{r4, r5, r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	603a      	str	r2, [r7, #0]
 80032ae:	80fb      	strh	r3, [r7, #6]
 80032b0:	460b      	mov	r3, r1
 80032b2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80032b4:	4b1d      	ldr	r3, [pc, #116]	; (800332c <BSP_LCD_DrawPixel+0x88>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a1d      	ldr	r2, [pc, #116]	; (8003330 <BSP_LCD_DrawPixel+0x8c>)
 80032ba:	2134      	movs	r1, #52	; 0x34
 80032bc:	fb01 f303 	mul.w	r3, r1, r3
 80032c0:	4413      	add	r3, r2
 80032c2:	3348      	adds	r3, #72	; 0x48
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d116      	bne.n	80032f8 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80032ca:	4b18      	ldr	r3, [pc, #96]	; (800332c <BSP_LCD_DrawPixel+0x88>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a18      	ldr	r2, [pc, #96]	; (8003330 <BSP_LCD_DrawPixel+0x8c>)
 80032d0:	2134      	movs	r1, #52	; 0x34
 80032d2:	fb01 f303 	mul.w	r3, r1, r3
 80032d6:	4413      	add	r3, r2
 80032d8:	335c      	adds	r3, #92	; 0x5c
 80032da:	681c      	ldr	r4, [r3, #0]
 80032dc:	88bd      	ldrh	r5, [r7, #4]
 80032de:	f7ff fb85 	bl	80029ec <BSP_LCD_GetXSize>
 80032e2:	4603      	mov	r3, r0
 80032e4:	fb03 f205 	mul.w	r2, r3, r5
 80032e8:	88fb      	ldrh	r3, [r7, #6]
 80032ea:	4413      	add	r3, r2
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	4423      	add	r3, r4
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	b292      	uxth	r2, r2
 80032f4:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80032f6:	e015      	b.n	8003324 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80032f8:	4b0c      	ldr	r3, [pc, #48]	; (800332c <BSP_LCD_DrawPixel+0x88>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a0c      	ldr	r2, [pc, #48]	; (8003330 <BSP_LCD_DrawPixel+0x8c>)
 80032fe:	2134      	movs	r1, #52	; 0x34
 8003300:	fb01 f303 	mul.w	r3, r1, r3
 8003304:	4413      	add	r3, r2
 8003306:	335c      	adds	r3, #92	; 0x5c
 8003308:	681c      	ldr	r4, [r3, #0]
 800330a:	88bd      	ldrh	r5, [r7, #4]
 800330c:	f7ff fb6e 	bl	80029ec <BSP_LCD_GetXSize>
 8003310:	4603      	mov	r3, r0
 8003312:	fb03 f205 	mul.w	r2, r3, r5
 8003316:	88fb      	ldrh	r3, [r7, #6]
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4423      	add	r3, r4
 800331e:	461a      	mov	r2, r3
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	6013      	str	r3, [r2, #0]
}
 8003324:	bf00      	nop
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bdb0      	pop	{r4, r5, r7, pc}
 800332c:	200003c8 	.word	0x200003c8
 8003330:	20008c4c 	.word	0x20008c4c

08003334 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003338:	b086      	sub	sp, #24
 800333a:	af02      	add	r7, sp, #8
 800333c:	4604      	mov	r4, r0
 800333e:	4608      	mov	r0, r1
 8003340:	4611      	mov	r1, r2
 8003342:	461a      	mov	r2, r3
 8003344:	4623      	mov	r3, r4
 8003346:	80fb      	strh	r3, [r7, #6]
 8003348:	4603      	mov	r3, r0
 800334a:	80bb      	strh	r3, [r7, #4]
 800334c:	460b      	mov	r3, r1
 800334e:	807b      	strh	r3, [r7, #2]
 8003350:	4613      	mov	r3, r2
 8003352:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8003354:	2300      	movs	r3, #0
 8003356:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003358:	4b30      	ldr	r3, [pc, #192]	; (800341c <BSP_LCD_FillRect+0xe8>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	4930      	ldr	r1, [pc, #192]	; (8003420 <BSP_LCD_FillRect+0xec>)
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff fbd6 	bl	8002b1c <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003370:	4b2a      	ldr	r3, [pc, #168]	; (800341c <BSP_LCD_FillRect+0xe8>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a2b      	ldr	r2, [pc, #172]	; (8003424 <BSP_LCD_FillRect+0xf0>)
 8003376:	2134      	movs	r1, #52	; 0x34
 8003378:	fb01 f303 	mul.w	r3, r1, r3
 800337c:	4413      	add	r3, r2
 800337e:	3348      	adds	r3, #72	; 0x48
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2b02      	cmp	r3, #2
 8003384:	d114      	bne.n	80033b0 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003386:	4b25      	ldr	r3, [pc, #148]	; (800341c <BSP_LCD_FillRect+0xe8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a26      	ldr	r2, [pc, #152]	; (8003424 <BSP_LCD_FillRect+0xf0>)
 800338c:	2134      	movs	r1, #52	; 0x34
 800338e:	fb01 f303 	mul.w	r3, r1, r3
 8003392:	4413      	add	r3, r2
 8003394:	335c      	adds	r3, #92	; 0x5c
 8003396:	681c      	ldr	r4, [r3, #0]
 8003398:	f7ff fb28 	bl	80029ec <BSP_LCD_GetXSize>
 800339c:	4602      	mov	r2, r0
 800339e:	88bb      	ldrh	r3, [r7, #4]
 80033a0:	fb03 f202 	mul.w	r2, r3, r2
 80033a4:	88fb      	ldrh	r3, [r7, #6]
 80033a6:	4413      	add	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	4423      	add	r3, r4
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	e013      	b.n	80033d8 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80033b0:	4b1a      	ldr	r3, [pc, #104]	; (800341c <BSP_LCD_FillRect+0xe8>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a1b      	ldr	r2, [pc, #108]	; (8003424 <BSP_LCD_FillRect+0xf0>)
 80033b6:	2134      	movs	r1, #52	; 0x34
 80033b8:	fb01 f303 	mul.w	r3, r1, r3
 80033bc:	4413      	add	r3, r2
 80033be:	335c      	adds	r3, #92	; 0x5c
 80033c0:	681c      	ldr	r4, [r3, #0]
 80033c2:	f7ff fb13 	bl	80029ec <BSP_LCD_GetXSize>
 80033c6:	4602      	mov	r2, r0
 80033c8:	88bb      	ldrh	r3, [r7, #4]
 80033ca:	fb03 f202 	mul.w	r2, r3, r2
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	4413      	add	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4423      	add	r3, r4
 80033d6:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80033d8:	4b10      	ldr	r3, [pc, #64]	; (800341c <BSP_LCD_FillRect+0xe8>)
 80033da:	681c      	ldr	r4, [r3, #0]
 80033dc:	68fd      	ldr	r5, [r7, #12]
 80033de:	887e      	ldrh	r6, [r7, #2]
 80033e0:	f8b7 8000 	ldrh.w	r8, [r7]
 80033e4:	f7ff fb02 	bl	80029ec <BSP_LCD_GetXSize>
 80033e8:	4602      	mov	r2, r0
 80033ea:	887b      	ldrh	r3, [r7, #2]
 80033ec:	1ad1      	subs	r1, r2, r3
 80033ee:	4b0b      	ldr	r3, [pc, #44]	; (800341c <BSP_LCD_FillRect+0xe8>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	480b      	ldr	r0, [pc, #44]	; (8003420 <BSP_LCD_FillRect+0xec>)
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4403      	add	r3, r0
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	9301      	str	r3, [sp, #4]
 8003402:	9100      	str	r1, [sp, #0]
 8003404:	4643      	mov	r3, r8
 8003406:	4632      	mov	r2, r6
 8003408:	4629      	mov	r1, r5
 800340a:	4620      	mov	r0, r4
 800340c:	f000 fc1c 	bl	8003c48 <LL_FillBuffer>
}
 8003410:	bf00      	nop
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800341a:	bf00      	nop
 800341c:	200003c8 	.word	0x200003c8
 8003420:	200003cc 	.word	0x200003cc
 8003424:	20008c4c 	.word	0x20008c4c

08003428 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	80fb      	strh	r3, [r7, #6]
 8003432:	460b      	mov	r3, r1
 8003434:	80bb      	strh	r3, [r7, #4]
 8003436:	4613      	mov	r3, r2
 8003438:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800343a:	887b      	ldrh	r3, [r7, #2]
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	f1c3 0303 	rsb	r3, r3, #3
 8003442:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003448:	887b      	ldrh	r3, [r7, #2]
 800344a:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800344c:	4b44      	ldr	r3, [pc, #272]	; (8003560 <BSP_LCD_FillCircle+0x138>)
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4944      	ldr	r1, [pc, #272]	; (8003564 <BSP_LCD_FillCircle+0x13c>)
 8003452:	4613      	mov	r3, r2
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4413      	add	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff fb5c 	bl	8002b1c <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8003464:	e061      	b.n	800352a <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d021      	beq.n	80034b0 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	b29b      	uxth	r3, r3
 8003470:	88fa      	ldrh	r2, [r7, #6]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	b298      	uxth	r0, r3
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	b29a      	uxth	r2, r3
 800347a:	88bb      	ldrh	r3, [r7, #4]
 800347c:	4413      	add	r3, r2
 800347e:	b299      	uxth	r1, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	b29b      	uxth	r3, r3
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	b29b      	uxth	r3, r3
 8003488:	461a      	mov	r2, r3
 800348a:	f7ff fcf1 	bl	8002e70 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	b29b      	uxth	r3, r3
 8003492:	88fa      	ldrh	r2, [r7, #6]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	b298      	uxth	r0, r3
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	b29b      	uxth	r3, r3
 800349c:	88ba      	ldrh	r2, [r7, #4]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	b299      	uxth	r1, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	f7ff fce0 	bl	8002e70 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d021      	beq.n	80034fa <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	88fa      	ldrh	r2, [r7, #6]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	b298      	uxth	r0, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	88ba      	ldrh	r2, [r7, #4]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	b299      	uxth	r1, r3
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	461a      	mov	r2, r3
 80034d4:	f7ff fccc 	bl	8002e70 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	b29b      	uxth	r3, r3
 80034dc:	88fa      	ldrh	r2, [r7, #6]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	b298      	uxth	r0, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	88bb      	ldrh	r3, [r7, #4]
 80034e8:	4413      	add	r3, r2
 80034ea:	b299      	uxth	r1, r3
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	461a      	mov	r2, r3
 80034f6:	f7ff fcbb 	bl	8002e70 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	da06      	bge.n	800350e <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	009a      	lsls	r2, r3, #2
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	4413      	add	r3, r2
 8003508:	3306      	adds	r3, #6
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	e00a      	b.n	8003524 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	009a      	lsls	r2, r3, #2
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	4413      	add	r3, r2
 800351a:	330a      	adds	r3, #10
 800351c:	617b      	str	r3, [r7, #20]
      current_y--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	3b01      	subs	r3, #1
 8003522:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	3301      	adds	r3, #1
 8003528:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	429a      	cmp	r2, r3
 8003530:	d999      	bls.n	8003466 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003532:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <BSP_LCD_FillCircle+0x138>)
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	490b      	ldr	r1, [pc, #44]	; (8003564 <BSP_LCD_FillCircle+0x13c>)
 8003538:	4613      	mov	r3, r2
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	4413      	add	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff fae9 	bl	8002b1c <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800354a:	887a      	ldrh	r2, [r7, #2]
 800354c:	88b9      	ldrh	r1, [r7, #4]
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff fdb7 	bl	80030c4 <BSP_LCD_DrawCircle>
}
 8003556:	bf00      	nop
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200003c8 	.word	0x200003c8
 8003564:	200003cc 	.word	0x200003cc

08003568 <BSP_LCD_FillPolygon>:
  * @param  Points: Pointer to the points array
  * @param  PointCount: Number of points
  * @retval None
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8003568:	b5b0      	push	{r4, r5, r7, lr}
 800356a:	b08c      	sub	sp, #48	; 0x30
 800356c:	af02      	add	r7, sp, #8
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	807b      	strh	r3, [r7, #2]
  int16_t X = 0, Y = 0, X2 = 0, Y2 = 0, X_center = 0, Y_center = 0, X_first = 0, Y_first = 0, pixelX = 0, pixelY = 0, counter = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	833b      	strh	r3, [r7, #24]
 8003578:	2300      	movs	r3, #0
 800357a:	82fb      	strh	r3, [r7, #22]
 800357c:	2300      	movs	r3, #0
 800357e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003580:	2300      	movs	r3, #0
 8003582:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003584:	2300      	movs	r3, #0
 8003586:	82bb      	strh	r3, [r7, #20]
 8003588:	2300      	movs	r3, #0
 800358a:	827b      	strh	r3, [r7, #18]
 800358c:	2300      	movs	r3, #0
 800358e:	823b      	strh	r3, [r7, #16]
 8003590:	2300      	movs	r3, #0
 8003592:	81fb      	strh	r3, [r7, #14]
 8003594:	2300      	movs	r3, #0
 8003596:	81bb      	strh	r3, [r7, #12]
 8003598:	2300      	movs	r3, #0
 800359a:	817b      	strh	r3, [r7, #10]
 800359c:	2300      	movs	r3, #0
 800359e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  image_left = 0, image_right = 0, image_top = 0, image_bottom = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	843b      	strh	r3, [r7, #32]
 80035a4:	2300      	movs	r3, #0
 80035a6:	83fb      	strh	r3, [r7, #30]
 80035a8:	2300      	movs	r3, #0
 80035aa:	83bb      	strh	r3, [r7, #28]
 80035ac:	2300      	movs	r3, #0
 80035ae:	837b      	strh	r3, [r7, #26]
  
  image_left = image_right = Points->X;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035b6:	83fb      	strh	r3, [r7, #30]
 80035b8:	8bfb      	ldrh	r3, [r7, #30]
 80035ba:	843b      	strh	r3, [r7, #32]
  image_top= image_bottom = Points->Y;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80035c2:	837b      	strh	r3, [r7, #26]
 80035c4:	8b7b      	ldrh	r3, [r7, #26]
 80035c6:	83bb      	strh	r3, [r7, #28]
  
  for(counter = 1; counter < PointCount; counter++)
 80035c8:	2301      	movs	r3, #1
 80035ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80035cc:	e02f      	b.n	800362e <BSP_LCD_FillPolygon+0xc6>
  {
    pixelX = POLY_X(counter);
 80035ce:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	4413      	add	r3, r2
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	81bb      	strh	r3, [r7, #12]
    if(pixelX < image_left)
 80035dc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80035e0:	8c3b      	ldrh	r3, [r7, #32]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	da01      	bge.n	80035ea <BSP_LCD_FillPolygon+0x82>
    {
      image_left = pixelX;
 80035e6:	89bb      	ldrh	r3, [r7, #12]
 80035e8:	843b      	strh	r3, [r7, #32]
    }
    if(pixelX > image_right)
 80035ea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80035ee:	8bfb      	ldrh	r3, [r7, #30]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	dd01      	ble.n	80035f8 <BSP_LCD_FillPolygon+0x90>
    {
      image_right = pixelX;
 80035f4:	89bb      	ldrh	r3, [r7, #12]
 80035f6:	83fb      	strh	r3, [r7, #30]
    }
    
    pixelY = POLY_Y(counter);
 80035f8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	4413      	add	r3, r2
 8003602:	885b      	ldrh	r3, [r3, #2]
 8003604:	817b      	strh	r3, [r7, #10]
    if(pixelY < image_top)
 8003606:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800360a:	8bbb      	ldrh	r3, [r7, #28]
 800360c:	429a      	cmp	r2, r3
 800360e:	da01      	bge.n	8003614 <BSP_LCD_FillPolygon+0xac>
    { 
      image_top = pixelY;
 8003610:	897b      	ldrh	r3, [r7, #10]
 8003612:	83bb      	strh	r3, [r7, #28]
    }
    if(pixelY > image_bottom)
 8003614:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003618:	8b7b      	ldrh	r3, [r7, #26]
 800361a:	429a      	cmp	r2, r3
 800361c:	dd01      	ble.n	8003622 <BSP_LCD_FillPolygon+0xba>
    {
      image_bottom = pixelY;
 800361e:	897b      	ldrh	r3, [r7, #10]
 8003620:	837b      	strh	r3, [r7, #26]
  for(counter = 1; counter < PointCount; counter++)
 8003622:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003626:	b29b      	uxth	r3, r3
 8003628:	3301      	adds	r3, #1
 800362a:	b29b      	uxth	r3, r3
 800362c:	847b      	strh	r3, [r7, #34]	; 0x22
 800362e:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8003632:	887b      	ldrh	r3, [r7, #2]
 8003634:	429a      	cmp	r2, r3
 8003636:	dbca      	blt.n	80035ce <BSP_LCD_FillPolygon+0x66>
    }
  }  
  
  if(PointCount < 2)
 8003638:	887b      	ldrh	r3, [r7, #2]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d974      	bls.n	8003728 <BSP_LCD_FillPolygon+0x1c0>
  {
    return;
  }
  
  X_center = (image_left + image_right)/2;
 800363e:	8c3a      	ldrh	r2, [r7, #32]
 8003640:	8bfb      	ldrh	r3, [r7, #30]
 8003642:	4413      	add	r3, r2
 8003644:	2b00      	cmp	r3, #0
 8003646:	da00      	bge.n	800364a <BSP_LCD_FillPolygon+0xe2>
 8003648:	3301      	adds	r3, #1
 800364a:	105b      	asrs	r3, r3, #1
 800364c:	82bb      	strh	r3, [r7, #20]
  Y_center = (image_bottom + image_top)/2;
 800364e:	8b7a      	ldrh	r2, [r7, #26]
 8003650:	8bbb      	ldrh	r3, [r7, #28]
 8003652:	4413      	add	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	da00      	bge.n	800365a <BSP_LCD_FillPolygon+0xf2>
 8003658:	3301      	adds	r3, #1
 800365a:	105b      	asrs	r3, r3, #1
 800365c:	827b      	strh	r3, [r7, #18]
  
  X_first = Points->X;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	881b      	ldrh	r3, [r3, #0]
 8003662:	823b      	strh	r3, [r7, #16]
  Y_first = Points->Y;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	885b      	ldrh	r3, [r3, #2]
 8003668:	81fb      	strh	r3, [r7, #14]
  
  while(--PointCount)
 800366a:	e032      	b.n	80036d2 <BSP_LCD_FillPolygon+0x16a>
  {
    X = Points->X;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	833b      	strh	r3, [r7, #24]
    Y = Points->Y;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	885b      	ldrh	r3, [r3, #2]
 8003676:	82fb      	strh	r3, [r7, #22]
    Points++;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3304      	adds	r3, #4
 800367c:	607b      	str	r3, [r7, #4]
    X2 = Points->X;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	881b      	ldrh	r3, [r3, #0]
 8003682:	84fb      	strh	r3, [r7, #38]	; 0x26
    Y2 = Points->Y;    
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	885b      	ldrh	r3, [r3, #2]
 8003688:	84bb      	strh	r3, [r7, #36]	; 0x24
    
    FillTriangle(X, X2, X_center, Y, Y2, Y_center);
 800368a:	8b38      	ldrh	r0, [r7, #24]
 800368c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800368e:	8abc      	ldrh	r4, [r7, #20]
 8003690:	8afd      	ldrh	r5, [r7, #22]
 8003692:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003694:	8a7a      	ldrh	r2, [r7, #18]
 8003696:	9201      	str	r2, [sp, #4]
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	462b      	mov	r3, r5
 800369c:	4622      	mov	r2, r4
 800369e:	f000 fa13 	bl	8003ac8 <FillTriangle>
    FillTriangle(X, X_center, X2, Y, Y_center, Y2);
 80036a2:	8b38      	ldrh	r0, [r7, #24]
 80036a4:	8ab9      	ldrh	r1, [r7, #20]
 80036a6:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 80036a8:	8afd      	ldrh	r5, [r7, #22]
 80036aa:	8a7b      	ldrh	r3, [r7, #18]
 80036ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80036ae:	9201      	str	r2, [sp, #4]
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	462b      	mov	r3, r5
 80036b4:	4622      	mov	r2, r4
 80036b6:	f000 fa07 	bl	8003ac8 <FillTriangle>
    FillTriangle(X_center, X2, X, Y_center, Y2, Y);   
 80036ba:	8ab8      	ldrh	r0, [r7, #20]
 80036bc:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 80036be:	8b3c      	ldrh	r4, [r7, #24]
 80036c0:	8a7d      	ldrh	r5, [r7, #18]
 80036c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80036c4:	8afa      	ldrh	r2, [r7, #22]
 80036c6:	9201      	str	r2, [sp, #4]
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	462b      	mov	r3, r5
 80036cc:	4622      	mov	r2, r4
 80036ce:	f000 f9fb 	bl	8003ac8 <FillTriangle>
  while(--PointCount)
 80036d2:	887b      	ldrh	r3, [r7, #2]
 80036d4:	3b01      	subs	r3, #1
 80036d6:	807b      	strh	r3, [r7, #2]
 80036d8:	887b      	ldrh	r3, [r7, #2]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1c6      	bne.n	800366c <BSP_LCD_FillPolygon+0x104>
  }
  
  FillTriangle(X_first, X2, X_center, Y_first, Y2, Y_center);
 80036de:	8a38      	ldrh	r0, [r7, #16]
 80036e0:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 80036e2:	8abc      	ldrh	r4, [r7, #20]
 80036e4:	89fd      	ldrh	r5, [r7, #14]
 80036e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80036e8:	8a7a      	ldrh	r2, [r7, #18]
 80036ea:	9201      	str	r2, [sp, #4]
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	462b      	mov	r3, r5
 80036f0:	4622      	mov	r2, r4
 80036f2:	f000 f9e9 	bl	8003ac8 <FillTriangle>
  FillTriangle(X_first, X_center, X2, Y_first, Y_center, Y2);
 80036f6:	8a38      	ldrh	r0, [r7, #16]
 80036f8:	8ab9      	ldrh	r1, [r7, #20]
 80036fa:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 80036fc:	89fd      	ldrh	r5, [r7, #14]
 80036fe:	8a7b      	ldrh	r3, [r7, #18]
 8003700:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003702:	9201      	str	r2, [sp, #4]
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	462b      	mov	r3, r5
 8003708:	4622      	mov	r2, r4
 800370a:	f000 f9dd 	bl	8003ac8 <FillTriangle>
  FillTriangle(X_center, X2, X_first, Y_center, Y2, Y_first);   
 800370e:	8ab8      	ldrh	r0, [r7, #20]
 8003710:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8003712:	8a3c      	ldrh	r4, [r7, #16]
 8003714:	8a7d      	ldrh	r5, [r7, #18]
 8003716:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003718:	89fa      	ldrh	r2, [r7, #14]
 800371a:	9201      	str	r2, [sp, #4]
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	462b      	mov	r3, r5
 8003720:	4622      	mov	r2, r4
 8003722:	f000 f9d1 	bl	8003ac8 <FillTriangle>
 8003726:	e000      	b.n	800372a <BSP_LCD_FillPolygon+0x1c2>
    return;
 8003728:	bf00      	nop
}
 800372a:	3728      	adds	r7, #40	; 0x28
 800372c:	46bd      	mov	sp, r7
 800372e:	bdb0      	pop	{r4, r5, r7, pc}

08003730 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8003734:	4b0a      	ldr	r3, [pc, #40]	; (8003760 <BSP_LCD_DisplayOn+0x30>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	4b09      	ldr	r3, [pc, #36]	; (8003760 <BSP_LCD_DisplayOn+0x30>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8003744:	2201      	movs	r2, #1
 8003746:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800374a:	4806      	ldr	r0, [pc, #24]	; (8003764 <BSP_LCD_DisplayOn+0x34>)
 800374c:	f002 fff8 	bl	8006740 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8003750:	2201      	movs	r2, #1
 8003752:	2108      	movs	r1, #8
 8003754:	4804      	ldr	r0, [pc, #16]	; (8003768 <BSP_LCD_DisplayOn+0x38>)
 8003756:	f002 fff3 	bl	8006740 <HAL_GPIO_WritePin>
}
 800375a:	bf00      	nop
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	20008c4c 	.word	0x20008c4c
 8003764:	40022000 	.word	0x40022000
 8003768:	40022800 	.word	0x40022800

0800376c <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b090      	sub	sp, #64	; 0x40
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003776:	4b64      	ldr	r3, [pc, #400]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377a:	4a63      	ldr	r2, [pc, #396]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 800377c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003780:	6453      	str	r3, [r2, #68]	; 0x44
 8003782:	4b61      	ldr	r3, [pc, #388]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003786:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800378a:	62bb      	str	r3, [r7, #40]	; 0x28
 800378c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800378e:	4b5e      	ldr	r3, [pc, #376]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003792:	4a5d      	ldr	r2, [pc, #372]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003794:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003798:	6313      	str	r3, [r2, #48]	; 0x30
 800379a:	4b5b      	ldr	r3, [pc, #364]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037a2:	627b      	str	r3, [r7, #36]	; 0x24
 80037a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80037a6:	4b58      	ldr	r3, [pc, #352]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	4a57      	ldr	r2, [pc, #348]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037ac:	f043 0310 	orr.w	r3, r3, #16
 80037b0:	6313      	str	r3, [r2, #48]	; 0x30
 80037b2:	4b55      	ldr	r3, [pc, #340]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b6:	f003 0310 	and.w	r3, r3, #16
 80037ba:	623b      	str	r3, [r7, #32]
 80037bc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80037be:	4b52      	ldr	r3, [pc, #328]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	4a51      	ldr	r2, [pc, #324]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037c8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ca:	4b4f      	ldr	r3, [pc, #316]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d2:	61fb      	str	r3, [r7, #28]
 80037d4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80037d6:	4b4c      	ldr	r3, [pc, #304]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	4a4b      	ldr	r2, [pc, #300]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e0:	6313      	str	r3, [r2, #48]	; 0x30
 80037e2:	4b49      	ldr	r3, [pc, #292]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ea:	61bb      	str	r3, [r7, #24]
 80037ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80037ee:	4b46      	ldr	r3, [pc, #280]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f2:	4a45      	ldr	r2, [pc, #276]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037f8:	6313      	str	r3, [r2, #48]	; 0x30
 80037fa:	4b43      	ldr	r3, [pc, #268]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 80037fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003806:	4b40      	ldr	r3, [pc, #256]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	4a3f      	ldr	r2, [pc, #252]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 800380c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003810:	6313      	str	r3, [r2, #48]	; 0x30
 8003812:	4b3d      	ldr	r3, [pc, #244]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800381e:	4b3a      	ldr	r3, [pc, #232]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003822:	4a39      	ldr	r2, [pc, #228]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	6313      	str	r3, [r2, #48]	; 0x30
 800382a:	4b37      	ldr	r3, [pc, #220]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 800382c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8003836:	4b34      	ldr	r3, [pc, #208]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	4a33      	ldr	r2, [pc, #204]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 800383c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003840:	6313      	str	r3, [r2, #48]	; 0x30
 8003842:	4b31      	ldr	r3, [pc, #196]	; (8003908 <BSP_LCD_MspInit+0x19c>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 800384e:	2310      	movs	r3, #16
 8003850:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003852:	2302      	movs	r3, #2
 8003854:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003856:	2300      	movs	r3, #0
 8003858:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800385a:	2302      	movs	r3, #2
 800385c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 800385e:	230e      	movs	r3, #14
 8003860:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003862:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003866:	4619      	mov	r1, r3
 8003868:	4828      	ldr	r0, [pc, #160]	; (800390c <BSP_LCD_MspInit+0x1a0>)
 800386a:	f002 fc9d 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 800386e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003874:	2302      	movs	r3, #2
 8003876:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8003878:	2309      	movs	r3, #9
 800387a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800387c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003880:	4619      	mov	r1, r3
 8003882:	4823      	ldr	r0, [pc, #140]	; (8003910 <BSP_LCD_MspInit+0x1a4>)
 8003884:	f002 fc90 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8003888:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 800388c:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800388e:	2302      	movs	r3, #2
 8003890:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003892:	230e      	movs	r3, #14
 8003894:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8003896:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800389a:	4619      	mov	r1, r3
 800389c:	481d      	ldr	r0, [pc, #116]	; (8003914 <BSP_LCD_MspInit+0x1a8>)
 800389e:	f002 fc83 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80038a2:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80038a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80038a8:	2302      	movs	r3, #2
 80038aa:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80038ac:	230e      	movs	r3, #14
 80038ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80038b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038b4:	4619      	mov	r1, r3
 80038b6:	4818      	ldr	r0, [pc, #96]	; (8003918 <BSP_LCD_MspInit+0x1ac>)
 80038b8:	f002 fc76 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80038bc:	23f7      	movs	r3, #247	; 0xf7
 80038be:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80038c0:	2302      	movs	r3, #2
 80038c2:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80038c4:	230e      	movs	r3, #14
 80038c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80038c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038cc:	4619      	mov	r1, r3
 80038ce:	4813      	ldr	r0, [pc, #76]	; (800391c <BSP_LCD_MspInit+0x1b0>)
 80038d0:	f002 fc6a 	bl	80061a8 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80038d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80038da:	2301      	movs	r3, #1
 80038dc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 80038de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038e2:	4619      	mov	r1, r3
 80038e4:	480b      	ldr	r0, [pc, #44]	; (8003914 <BSP_LCD_MspInit+0x1a8>)
 80038e6:	f002 fc5f 	bl	80061a8 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80038ea:	2308      	movs	r3, #8
 80038ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80038ee:	2301      	movs	r3, #1
 80038f0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80038f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038f6:	4619      	mov	r1, r3
 80038f8:	4808      	ldr	r0, [pc, #32]	; (800391c <BSP_LCD_MspInit+0x1b0>)
 80038fa:	f002 fc55 	bl	80061a8 <HAL_GPIO_Init>
}
 80038fe:	bf00      	nop
 8003900:	3740      	adds	r7, #64	; 0x40
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40023800 	.word	0x40023800
 800390c:	40021000 	.word	0x40021000
 8003910:	40021800 	.word	0x40021800
 8003914:	40022000 	.word	0x40022000
 8003918:	40022400 	.word	0x40022400
 800391c:	40022800 	.word	0x40022800

08003920 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800392a:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <BSP_LCD_ClockConfig+0x34>)
 800392c:	2208      	movs	r2, #8
 800392e:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003930:	4b08      	ldr	r3, [pc, #32]	; (8003954 <BSP_LCD_ClockConfig+0x34>)
 8003932:	22c0      	movs	r2, #192	; 0xc0
 8003934:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8003936:	4b07      	ldr	r3, [pc, #28]	; (8003954 <BSP_LCD_ClockConfig+0x34>)
 8003938:	2205      	movs	r2, #5
 800393a:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800393c:	4b05      	ldr	r3, [pc, #20]	; (8003954 <BSP_LCD_ClockConfig+0x34>)
 800393e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003942:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003944:	4803      	ldr	r0, [pc, #12]	; (8003954 <BSP_LCD_ClockConfig+0x34>)
 8003946:	f004 fd45 	bl	80083d4 <HAL_RCCEx_PeriphCLKConfig>
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	200003e4 	.word	0x200003e4

08003958 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	603a      	str	r2, [r7, #0]
 8003962:	80fb      	strh	r3, [r7, #6]
 8003964:	460b      	mov	r3, r1
 8003966:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003968:	2300      	movs	r3, #0
 800396a:	61fb      	str	r3, [r7, #28]
 800396c:	2300      	movs	r3, #0
 800396e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8003970:	4b53      	ldr	r3, [pc, #332]	; (8003ac0 <DrawChar+0x168>)
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	4953      	ldr	r1, [pc, #332]	; (8003ac4 <DrawChar+0x16c>)
 8003976:	4613      	mov	r3, r2
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	3308      	adds	r3, #8
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	88db      	ldrh	r3, [r3, #6]
 8003986:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003988:	4b4d      	ldr	r3, [pc, #308]	; (8003ac0 <DrawChar+0x168>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	494d      	ldr	r1, [pc, #308]	; (8003ac4 <DrawChar+0x16c>)
 800398e:	4613      	mov	r3, r2
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	4413      	add	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	440b      	add	r3, r1
 8003998:	3308      	adds	r3, #8
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	889b      	ldrh	r3, [r3, #4]
 800399e:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80039a0:	8a3b      	ldrh	r3, [r7, #16]
 80039a2:	3307      	adds	r3, #7
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	da00      	bge.n	80039aa <DrawChar+0x52>
 80039a8:	3307      	adds	r3, #7
 80039aa:	10db      	asrs	r3, r3, #3
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	8a3b      	ldrh	r3, [r7, #16]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80039ba:	2300      	movs	r3, #0
 80039bc:	61fb      	str	r3, [r7, #28]
 80039be:	e076      	b.n	8003aae <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80039c0:	8a3b      	ldrh	r3, [r7, #16]
 80039c2:	3307      	adds	r3, #7
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	da00      	bge.n	80039ca <DrawChar+0x72>
 80039c8:	3307      	adds	r3, #7
 80039ca:	10db      	asrs	r3, r3, #3
 80039cc:	461a      	mov	r2, r3
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	fb03 f302 	mul.w	r3, r3, r2
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	4413      	add	r3, r2
 80039d8:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 80039da:	8a3b      	ldrh	r3, [r7, #16]
 80039dc:	3307      	adds	r3, #7
 80039de:	2b00      	cmp	r3, #0
 80039e0:	da00      	bge.n	80039e4 <DrawChar+0x8c>
 80039e2:	3307      	adds	r3, #7
 80039e4:	10db      	asrs	r3, r3, #3
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d002      	beq.n	80039f0 <DrawChar+0x98>
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d004      	beq.n	80039f8 <DrawChar+0xa0>
 80039ee:	e00c      	b.n	8003a0a <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	617b      	str	r3, [r7, #20]
      break;
 80039f6:	e016      	b.n	8003a26 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	3201      	adds	r2, #1
 8003a02:	7812      	ldrb	r2, [r2, #0]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]
      break;
 8003a08:	e00d      	b.n	8003a26 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	041a      	lsls	r2, r3, #16
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	3301      	adds	r3, #1
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	021b      	lsls	r3, r3, #8
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	3202      	adds	r2, #2
 8003a1e:	7812      	ldrb	r2, [r2, #0]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	617b      	str	r3, [r7, #20]
      break;
 8003a24:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8003a26:	2300      	movs	r3, #0
 8003a28:	61bb      	str	r3, [r7, #24]
 8003a2a:	e036      	b.n	8003a9a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003a2c:	8a3a      	ldrh	r2, [r7, #16]
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	1ad2      	subs	r2, r2, r3
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	4413      	add	r3, r2
 8003a36:	3b01      	subs	r3, #1
 8003a38:	2201      	movs	r2, #1
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	461a      	mov	r2, r3
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	4013      	ands	r3, r2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d012      	beq.n	8003a6e <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	88fb      	ldrh	r3, [r7, #6]
 8003a4e:	4413      	add	r3, r2
 8003a50:	b298      	uxth	r0, r3
 8003a52:	4b1b      	ldr	r3, [pc, #108]	; (8003ac0 <DrawChar+0x168>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	491b      	ldr	r1, [pc, #108]	; (8003ac4 <DrawChar+0x16c>)
 8003a58:	4613      	mov	r3, r2
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	4413      	add	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	440b      	add	r3, r1
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	88bb      	ldrh	r3, [r7, #4]
 8003a66:	4619      	mov	r1, r3
 8003a68:	f7ff fc1c 	bl	80032a4 <BSP_LCD_DrawPixel>
 8003a6c:	e012      	b.n	8003a94 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	88fb      	ldrh	r3, [r7, #6]
 8003a74:	4413      	add	r3, r2
 8003a76:	b298      	uxth	r0, r3
 8003a78:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <DrawChar+0x168>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4911      	ldr	r1, [pc, #68]	; (8003ac4 <DrawChar+0x16c>)
 8003a7e:	4613      	mov	r3, r2
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	3304      	adds	r3, #4
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	88bb      	ldrh	r3, [r7, #4]
 8003a8e:	4619      	mov	r1, r3
 8003a90:	f7ff fc08 	bl	80032a4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	3301      	adds	r3, #1
 8003a98:	61bb      	str	r3, [r7, #24]
 8003a9a:	8a3b      	ldrh	r3, [r7, #16]
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d3c4      	bcc.n	8003a2c <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8003aa2:	88bb      	ldrh	r3, [r7, #4]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	61fb      	str	r3, [r7, #28]
 8003aae:	8a7b      	ldrh	r3, [r7, #18]
 8003ab0:	69fa      	ldr	r2, [r7, #28]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d384      	bcc.n	80039c0 <DrawChar+0x68>
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	3720      	adds	r7, #32
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200003c8 	.word	0x200003c8
 8003ac4:	200003cc 	.word	0x200003cc

08003ac8 <FillTriangle>:
  * @param  x3: Point 3 X position
  * @param  y3: Point 3 Y position
  * @retval None
  */
static void FillTriangle(uint16_t x1, uint16_t x2, uint16_t x3, uint16_t y1, uint16_t y2, uint16_t y3)
{ 
 8003ac8:	b590      	push	{r4, r7, lr}
 8003aca:	b08b      	sub	sp, #44	; 0x2c
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4604      	mov	r4, r0
 8003ad0:	4608      	mov	r0, r1
 8003ad2:	4611      	mov	r1, r2
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4623      	mov	r3, r4
 8003ad8:	80fb      	strh	r3, [r7, #6]
 8003ada:	4603      	mov	r3, r0
 8003adc:	80bb      	strh	r3, [r7, #4]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	807b      	strh	r3, [r7, #2]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	823b      	strh	r3, [r7, #16]
 8003aea:	2300      	movs	r3, #0
 8003aec:	81fb      	strh	r3, [r7, #14]
 8003aee:	2300      	movs	r3, #0
 8003af0:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003af2:	2300      	movs	r3, #0
 8003af4:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003af6:	2300      	movs	r3, #0
 8003af8:	847b      	strh	r3, [r7, #34]	; 0x22
 8003afa:	2300      	movs	r3, #0
 8003afc:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0,
 8003afe:	2300      	movs	r3, #0
 8003b00:	83fb      	strh	r3, [r7, #30]
 8003b02:	2300      	movs	r3, #0
 8003b04:	83bb      	strh	r3, [r7, #28]
 8003b06:	2300      	movs	r3, #0
 8003b08:	837b      	strh	r3, [r7, #26]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	833b      	strh	r3, [r7, #24]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	82fb      	strh	r3, [r7, #22]
 8003b12:	2300      	movs	r3, #0
 8003b14:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8003b1a:	88ba      	ldrh	r2, [r7, #4]
 8003b1c:	88fb      	ldrh	r3, [r7, #6]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	bfb8      	it	lt
 8003b24:	425b      	neglt	r3, r3
 8003b26:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8003b28:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003b2a:	883b      	ldrh	r3, [r7, #0]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	bfb8      	it	lt
 8003b32:	425b      	neglt	r3, r3
 8003b34:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8003b36:	88fb      	ldrh	r3, [r7, #6]
 8003b38:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8003b3a:	883b      	ldrh	r3, [r7, #0]
 8003b3c:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8003b3e:	88ba      	ldrh	r2, [r7, #4]
 8003b40:	88fb      	ldrh	r3, [r7, #6]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d304      	bcc.n	8003b50 <FillTriangle+0x88>
  {
    xinc1 = 1;
 8003b46:	2301      	movs	r3, #1
 8003b48:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	843b      	strh	r3, [r7, #32]
 8003b4e:	e005      	b.n	8003b5c <FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8003b50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b54:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8003b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b5a:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8003b5c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003b5e:	883b      	ldrh	r3, [r7, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d304      	bcc.n	8003b6e <FillTriangle+0xa6>
  {
    yinc1 = 1;
 8003b64:	2301      	movs	r3, #1
 8003b66:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	83bb      	strh	r3, [r7, #28]
 8003b6c:	e005      	b.n	8003b7a <FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8003b6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b72:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003b74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b78:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8003b7a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003b7e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	db11      	blt.n	8003baa <FillTriangle+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8003b86:	2300      	movs	r3, #0
 8003b88:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8003b8e:	8a3b      	ldrh	r3, [r7, #16]
 8003b90:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8003b92:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	da00      	bge.n	8003b9c <FillTriangle+0xd4>
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	105b      	asrs	r3, r3, #1
 8003b9e:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8003ba0:	89fb      	ldrh	r3, [r7, #14]
 8003ba2:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8003ba4:	8a3b      	ldrh	r3, [r7, #16]
 8003ba6:	82bb      	strh	r3, [r7, #20]
 8003ba8:	e010      	b.n	8003bcc <FillTriangle+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8003baa:	2300      	movs	r3, #0
 8003bac:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8003bae:	2300      	movs	r3, #0
 8003bb0:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8003bb2:	89fb      	ldrh	r3, [r7, #14]
 8003bb4:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8003bb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	da00      	bge.n	8003bc0 <FillTriangle+0xf8>
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	105b      	asrs	r3, r3, #1
 8003bc2:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8003bc4:	8a3b      	ldrh	r3, [r7, #16]
 8003bc6:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 8003bc8:	89fb      	ldrh	r3, [r7, #14]
 8003bca:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8003bcc:	2300      	movs	r3, #0
 8003bce:	827b      	strh	r3, [r7, #18]
 8003bd0:	e02f      	b.n	8003c32 <FillTriangle+0x16a>
  {
    BSP_LCD_DrawLine(x, y, x3, y3);
 8003bd2:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8003bd4:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8003bd6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003bd8:	887a      	ldrh	r2, [r7, #2]
 8003bda:	f7ff f9a7 	bl	8002f2c <BSP_LCD_DrawLine>
    
    num += num_add;              /* Increase the numerator by the top of the fraction */
 8003bde:	8b3a      	ldrh	r2, [r7, #24]
 8003be0:	8afb      	ldrh	r3, [r7, #22]
 8003be2:	4413      	add	r3, r2
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 8003be8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003bec:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	db0e      	blt.n	8003c12 <FillTriangle+0x14a>
    {
      num -= den;               /* Calculate the new numerator value */
 8003bf4:	8b3a      	ldrh	r2, [r7, #24]
 8003bf6:	8b7b      	ldrh	r3, [r7, #26]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 8003bfe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003c00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c02:	4413      	add	r3, r2
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 8003c08:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c0a:	8bfb      	ldrh	r3, [r7, #30]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 8003c12:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003c14:	8c3b      	ldrh	r3, [r7, #32]
 8003c16:	4413      	add	r3, r2
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8003c1c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c1e:	8bbb      	ldrh	r3, [r7, #28]
 8003c20:	4413      	add	r3, r2
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8003c26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	827b      	strh	r3, [r7, #18]
 8003c32:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003c36:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	ddc9      	ble.n	8003bd2 <FillTriangle+0x10a>
  } 
}
 8003c3e:	bf00      	nop
 8003c40:	372c      	adds	r7, #44	; 0x2c
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd90      	pop	{r4, r7, pc}
	...

08003c48 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af02      	add	r7, sp, #8
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003c56:	4b1e      	ldr	r3, [pc, #120]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c58:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003c5c:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003c5e:	4b1d      	ldr	r3, [pc, #116]	; (8003cd4 <LL_FillBuffer+0x8c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a1d      	ldr	r2, [pc, #116]	; (8003cd8 <LL_FillBuffer+0x90>)
 8003c64:	2134      	movs	r1, #52	; 0x34
 8003c66:	fb01 f303 	mul.w	r3, r1, r3
 8003c6a:	4413      	add	r3, r2
 8003c6c:	3348      	adds	r3, #72	; 0x48
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d103      	bne.n	8003c7c <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003c74:	4b16      	ldr	r3, [pc, #88]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c76:	2202      	movs	r2, #2
 8003c78:	609a      	str	r2, [r3, #8]
 8003c7a:	e002      	b.n	8003c82 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003c7c:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003c82:	4a13      	ldr	r2, [pc, #76]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003c88:	4b11      	ldr	r3, [pc, #68]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c8a:	4a14      	ldr	r2, [pc, #80]	; (8003cdc <LL_FillBuffer+0x94>)
 8003c8c:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003c8e:	4810      	ldr	r0, [pc, #64]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c90:	f001 fffe 	bl	8005c90 <HAL_DMA2D_Init>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d115      	bne.n	8003cc6 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003c9a:	68f9      	ldr	r1, [r7, #12]
 8003c9c:	480c      	ldr	r0, [pc, #48]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003c9e:	f002 f955 	bl	8005f4c <HAL_DMA2D_ConfigLayer>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10e      	bne.n	8003cc6 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69f9      	ldr	r1, [r7, #28]
 8003cb2:	4807      	ldr	r0, [pc, #28]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003cb4:	f002 f836 	bl	8005d24 <HAL_DMA2D_Start>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d103      	bne.n	8003cc6 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003cbe:	210a      	movs	r1, #10
 8003cc0:	4803      	ldr	r0, [pc, #12]	; (8003cd0 <LL_FillBuffer+0x88>)
 8003cc2:	f002 f85a 	bl	8005d7a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003cc6:	bf00      	nop
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	20000388 	.word	0x20000388
 8003cd4:	200003c8 	.word	0x200003c8
 8003cd8:	20008c4c 	.word	0x20008c4c
 8003cdc:	4002b000 	.word	0x4002b000

08003ce0 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003ce4:	4b29      	ldr	r3, [pc, #164]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003ce6:	4a2a      	ldr	r2, [pc, #168]	; (8003d90 <BSP_SDRAM_Init+0xb0>)
 8003ce8:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8003cea:	4b2a      	ldr	r3, [pc, #168]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003cec:	2202      	movs	r2, #2
 8003cee:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003cf0:	4b28      	ldr	r3, [pc, #160]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003cf2:	2207      	movs	r2, #7
 8003cf4:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8003cf6:	4b27      	ldr	r3, [pc, #156]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003cf8:	2204      	movs	r2, #4
 8003cfa:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003cfc:	4b25      	ldr	r3, [pc, #148]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003cfe:	2207      	movs	r2, #7
 8003d00:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003d02:	4b24      	ldr	r3, [pc, #144]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003d04:	2202      	movs	r2, #2
 8003d06:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003d08:	4b22      	ldr	r3, [pc, #136]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8003d0e:	4b21      	ldr	r3, [pc, #132]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003d10:	2202      	movs	r2, #2
 8003d12:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003d14:	4b1d      	ldr	r3, [pc, #116]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003d1a:	4b1c      	ldr	r3, [pc, #112]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003d20:	4b1a      	ldr	r3, [pc, #104]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d22:	2204      	movs	r2, #4
 8003d24:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003d26:	4b19      	ldr	r3, [pc, #100]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d28:	2210      	movs	r2, #16
 8003d2a:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003d2c:	4b17      	ldr	r3, [pc, #92]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d2e:	2240      	movs	r2, #64	; 0x40
 8003d30:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8003d32:	4b16      	ldr	r3, [pc, #88]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d38:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003d3a:	4b14      	ldr	r3, [pc, #80]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003d40:	4b12      	ldr	r3, [pc, #72]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d46:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003d48:	4b10      	ldr	r3, [pc, #64]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d4e:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003d50:	4b0e      	ldr	r3, [pc, #56]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8003d56:	2100      	movs	r1, #0
 8003d58:	480c      	ldr	r0, [pc, #48]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d5a:	f000 f87f 	bl	8003e5c <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003d5e:	490d      	ldr	r1, [pc, #52]	; (8003d94 <BSP_SDRAM_Init+0xb4>)
 8003d60:	480a      	ldr	r0, [pc, #40]	; (8003d8c <BSP_SDRAM_Init+0xac>)
 8003d62:	f005 fbb3 	bl	80094cc <HAL_SDRAM_Init>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <BSP_SDRAM_Init+0xb8>)
 8003d6e:	2201      	movs	r2, #1
 8003d70:	701a      	strb	r2, [r3, #0]
 8003d72:	e002      	b.n	8003d7a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003d74:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <BSP_SDRAM_Init+0xb8>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003d7a:	f240 6003 	movw	r0, #1539	; 0x603
 8003d7e:	f000 f80d 	bl	8003d9c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003d82:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <BSP_SDRAM_Init+0xb8>)
 8003d84:	781b      	ldrb	r3, [r3, #0]
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20008cf4 	.word	0x20008cf4
 8003d90:	a0000140 	.word	0xa0000140
 8003d94:	20000468 	.word	0x20000468
 8003d98:	20000048 	.word	0x20000048

08003d9c <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003da8:	4b2a      	ldr	r3, [pc, #168]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003dae:	4b29      	ldr	r3, [pc, #164]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003db0:	2210      	movs	r2, #16
 8003db2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003db4:	4b27      	ldr	r3, [pc, #156]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003dba:	4b26      	ldr	r3, [pc, #152]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003dc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003dc4:	4923      	ldr	r1, [pc, #140]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dc6:	4824      	ldr	r0, [pc, #144]	; (8003e58 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003dc8:	f005 fbb4 	bl	8009534 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003dcc:	2001      	movs	r0, #1
 8003dce:	f000 ffd5 	bl	8004d7c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8003dd2:	4b20      	ldr	r3, [pc, #128]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003dd8:	4b1e      	ldr	r3, [pc, #120]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dda:	2210      	movs	r2, #16
 8003ddc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003dde:	4b1d      	ldr	r3, [pc, #116]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003de4:	4b1b      	ldr	r3, [pc, #108]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8003dea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003dee:	4919      	ldr	r1, [pc, #100]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003df0:	4819      	ldr	r0, [pc, #100]	; (8003e58 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003df2:	f005 fb9f 	bl	8009534 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003df6:	4b17      	ldr	r3, [pc, #92]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003df8:	2203      	movs	r2, #3
 8003dfa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003dfc:	4b15      	ldr	r3, [pc, #84]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003dfe:	2210      	movs	r2, #16
 8003e00:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003e02:	4b14      	ldr	r3, [pc, #80]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e04:	2208      	movs	r2, #8
 8003e06:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003e08:	4b12      	ldr	r3, [pc, #72]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003e0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e12:	4910      	ldr	r1, [pc, #64]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e14:	4810      	ldr	r0, [pc, #64]	; (8003e58 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e16:	f005 fb8d 	bl	8009534 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003e1a:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003e1e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003e20:	4b0c      	ldr	r3, [pc, #48]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e22:	2204      	movs	r2, #4
 8003e24:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e26:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e28:	2210      	movs	r2, #16
 8003e2a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003e2c:	4b09      	ldr	r3, [pc, #36]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e2e:	2201      	movs	r2, #1
 8003e30:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	4a07      	ldr	r2, [pc, #28]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e36:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003e38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e3c:	4905      	ldr	r1, [pc, #20]	; (8003e54 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e3e:	4806      	ldr	r0, [pc, #24]	; (8003e58 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e40:	f005 fb78 	bl	8009534 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003e44:	6879      	ldr	r1, [r7, #4]
 8003e46:	4804      	ldr	r0, [pc, #16]	; (8003e58 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e48:	f005 fb9f 	bl	800958a <HAL_SDRAM_ProgramRefreshRate>
}
 8003e4c:	bf00      	nop
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000484 	.word	0x20000484
 8003e58:	20008cf4 	.word	0x20008cf4

08003e5c <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b090      	sub	sp, #64	; 0x40
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003e66:	4b70      	ldr	r3, [pc, #448]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6a:	4a6f      	ldr	r2, [pc, #444]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e6c:	f043 0301 	orr.w	r3, r3, #1
 8003e70:	6393      	str	r3, [r2, #56]	; 0x38
 8003e72:	4b6d      	ldr	r3, [pc, #436]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003e7e:	4b6a      	ldr	r3, [pc, #424]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	4a69      	ldr	r2, [pc, #420]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e88:	6313      	str	r3, [r2, #48]	; 0x30
 8003e8a:	4b67      	ldr	r3, [pc, #412]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
 8003e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e96:	4b64      	ldr	r3, [pc, #400]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9a:	4a63      	ldr	r2, [pc, #396]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003e9c:	f043 0304 	orr.w	r3, r3, #4
 8003ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ea2:	4b61      	ldr	r3, [pc, #388]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	623b      	str	r3, [r7, #32]
 8003eac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003eae:	4b5e      	ldr	r3, [pc, #376]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	4a5d      	ldr	r2, [pc, #372]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003eb4:	f043 0308 	orr.w	r3, r3, #8
 8003eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eba:	4b5b      	ldr	r3, [pc, #364]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ec6:	4b58      	ldr	r3, [pc, #352]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eca:	4a57      	ldr	r2, [pc, #348]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ecc:	f043 0310 	orr.w	r3, r3, #16
 8003ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ed2:	4b55      	ldr	r3, [pc, #340]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	f003 0310 	and.w	r3, r3, #16
 8003eda:	61bb      	str	r3, [r7, #24]
 8003edc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ede:	4b52      	ldr	r3, [pc, #328]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee2:	4a51      	ldr	r2, [pc, #324]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ee4:	f043 0320 	orr.w	r3, r3, #32
 8003ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eea:	4b4f      	ldr	r3, [pc, #316]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ef6:	4b4c      	ldr	r3, [pc, #304]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efa:	4a4b      	ldr	r2, [pc, #300]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f00:	6313      	str	r3, [r2, #48]	; 0x30
 8003f02:	4b49      	ldr	r3, [pc, #292]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f0e:	4b46      	ldr	r3, [pc, #280]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	4a45      	ldr	r2, [pc, #276]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f18:	6313      	str	r3, [r2, #48]	; 0x30
 8003f1a:	4b43      	ldr	r3, [pc, #268]	; (8004028 <BSP_SDRAM_MspInit+0x1cc>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003f26:	2302      	movs	r3, #2
 8003f28:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003f32:	230c      	movs	r3, #12
 8003f34:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003f36:	2308      	movs	r3, #8
 8003f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003f3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f3e:	4619      	mov	r1, r3
 8003f40:	483a      	ldr	r0, [pc, #232]	; (800402c <BSP_SDRAM_MspInit+0x1d0>)
 8003f42:	f002 f931 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003f46:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003f4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f50:	4619      	mov	r1, r3
 8003f52:	4837      	ldr	r0, [pc, #220]	; (8004030 <BSP_SDRAM_MspInit+0x1d4>)
 8003f54:	f002 f928 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003f58:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003f5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f62:	4619      	mov	r1, r3
 8003f64:	4833      	ldr	r0, [pc, #204]	; (8004034 <BSP_SDRAM_MspInit+0x1d8>)
 8003f66:	f002 f91f 	bl	80061a8 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003f6a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003f70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f74:	4619      	mov	r1, r3
 8003f76:	4830      	ldr	r0, [pc, #192]	; (8004038 <BSP_SDRAM_MspInit+0x1dc>)
 8003f78:	f002 f916 	bl	80061a8 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003f7c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003f80:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003f82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f86:	4619      	mov	r1, r3
 8003f88:	482c      	ldr	r0, [pc, #176]	; (800403c <BSP_SDRAM_MspInit+0x1e0>)
 8003f8a:	f002 f90d 	bl	80061a8 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003f8e:	2328      	movs	r3, #40	; 0x28
 8003f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003f92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f96:	4619      	mov	r1, r3
 8003f98:	4829      	ldr	r0, [pc, #164]	; (8004040 <BSP_SDRAM_MspInit+0x1e4>)
 8003f9a:	f002 f905 	bl	80061a8 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003f9e:	4b29      	ldr	r3, [pc, #164]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003fa4:	4b27      	ldr	r3, [pc, #156]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fa6:	2280      	movs	r2, #128	; 0x80
 8003fa8:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003faa:	4b26      	ldr	r3, [pc, #152]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fb0:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003fb2:	4b24      	ldr	r3, [pc, #144]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003fb8:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003fba:	4b22      	ldr	r3, [pc, #136]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fc0:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003fc2:	4b20      	ldr	r3, [pc, #128]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fc4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003fc8:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003fca:	4b1e      	ldr	r3, [pc, #120]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003fd0:	4b1c      	ldr	r3, [pc, #112]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003fd6:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003fd8:	4b1a      	ldr	r3, [pc, #104]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003fde:	4b19      	ldr	r3, [pc, #100]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fe0:	2203      	movs	r2, #3
 8003fe2:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003fe4:	4b17      	ldr	r3, [pc, #92]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003fea:	4b16      	ldr	r3, [pc, #88]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003ff0:	4b14      	ldr	r3, [pc, #80]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003ff2:	4a15      	ldr	r2, [pc, #84]	; (8004048 <BSP_SDRAM_MspInit+0x1ec>)
 8003ff4:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a12      	ldr	r2, [pc, #72]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003ffa:	631a      	str	r2, [r3, #48]	; 0x30
 8003ffc:	4a11      	ldr	r2, [pc, #68]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8004002:	4810      	ldr	r0, [pc, #64]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 8004004:	f001 fd14 	bl	8005a30 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8004008:	480e      	ldr	r0, [pc, #56]	; (8004044 <BSP_SDRAM_MspInit+0x1e8>)
 800400a:	f001 fc63 	bl	80058d4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800400e:	2200      	movs	r2, #0
 8004010:	210f      	movs	r1, #15
 8004012:	2038      	movs	r0, #56	; 0x38
 8004014:	f001 fb66 	bl	80056e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8004018:	2038      	movs	r0, #56	; 0x38
 800401a:	f001 fb7f 	bl	800571c <HAL_NVIC_EnableIRQ>
}
 800401e:	bf00      	nop
 8004020:	3740      	adds	r7, #64	; 0x40
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023800 	.word	0x40023800
 800402c:	40020800 	.word	0x40020800
 8004030:	40020c00 	.word	0x40020c00
 8004034:	40021000 	.word	0x40021000
 8004038:	40021400 	.word	0x40021400
 800403c:	40021800 	.word	0x40021800
 8004040:	40021c00 	.word	0x40021c00
 8004044:	20000494 	.word	0x20000494
 8004048:	40026410 	.word	0x40026410

0800404c <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	4603      	mov	r3, r0
 8004054:	460a      	mov	r2, r1
 8004056:	80fb      	strh	r3, [r7, #6]
 8004058:	4613      	mov	r3, r2
 800405a:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8004060:	4a14      	ldr	r2, [pc, #80]	; (80040b4 <BSP_TS_Init+0x68>)
 8004062:	88fb      	ldrh	r3, [r7, #6]
 8004064:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8004066:	4a14      	ldr	r2, [pc, #80]	; (80040b8 <BSP_TS_Init+0x6c>)
 8004068:	88bb      	ldrh	r3, [r7, #4]
 800406a:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 800406c:	4b13      	ldr	r3, [pc, #76]	; (80040bc <BSP_TS_Init+0x70>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2070      	movs	r0, #112	; 0x70
 8004072:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8004074:	4b11      	ldr	r3, [pc, #68]	; (80040bc <BSP_TS_Init+0x70>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2070      	movs	r0, #112	; 0x70
 800407a:	4798      	blx	r3
 800407c:	4603      	mov	r3, r0
 800407e:	2b51      	cmp	r3, #81	; 0x51
 8004080:	d111      	bne.n	80040a6 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8004082:	4b0f      	ldr	r3, [pc, #60]	; (80040c0 <BSP_TS_Init+0x74>)
 8004084:	4a0d      	ldr	r2, [pc, #52]	; (80040bc <BSP_TS_Init+0x70>)
 8004086:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8004088:	4b0e      	ldr	r3, [pc, #56]	; (80040c4 <BSP_TS_Init+0x78>)
 800408a:	2270      	movs	r2, #112	; 0x70
 800408c:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800408e:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <BSP_TS_Init+0x7c>)
 8004090:	2208      	movs	r2, #8
 8004092:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8004094:	4b0a      	ldr	r3, [pc, #40]	; (80040c0 <BSP_TS_Init+0x74>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	4a0a      	ldr	r2, [pc, #40]	; (80040c4 <BSP_TS_Init+0x78>)
 800409c:	7812      	ldrb	r2, [r2, #0]
 800409e:	b292      	uxth	r2, r2
 80040a0:	4610      	mov	r0, r2
 80040a2:	4798      	blx	r3
 80040a4:	e001      	b.n	80040aa <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 80040a6:	2303      	movs	r3, #3
 80040a8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80040aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	200004f8 	.word	0x200004f8
 80040b8:	200004fa 	.word	0x200004fa
 80040bc:	20000000 	.word	0x20000000
 80040c0:	200004f4 	.word	0x200004f4
 80040c4:	200004fd 	.word	0x200004fd
 80040c8:	200004fc 	.word	0x200004fc

080040cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80040d2:	4b11      	ldr	r3, [pc, #68]	; (8004118 <HAL_MspInit+0x4c>)
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	4a10      	ldr	r2, [pc, #64]	; (8004118 <HAL_MspInit+0x4c>)
 80040d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040dc:	6413      	str	r3, [r2, #64]	; 0x40
 80040de:	4b0e      	ldr	r3, [pc, #56]	; (8004118 <HAL_MspInit+0x4c>)
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ea:	4b0b      	ldr	r3, [pc, #44]	; (8004118 <HAL_MspInit+0x4c>)
 80040ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ee:	4a0a      	ldr	r2, [pc, #40]	; (8004118 <HAL_MspInit+0x4c>)
 80040f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040f4:	6453      	str	r3, [r2, #68]	; 0x44
 80040f6:	4b08      	ldr	r3, [pc, #32]	; (8004118 <HAL_MspInit+0x4c>)
 80040f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004102:	2200      	movs	r2, #0
 8004104:	210f      	movs	r1, #15
 8004106:	f06f 0001 	mvn.w	r0, #1
 800410a:	f001 faeb 	bl	80056e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800410e:	bf00      	nop
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	40023800 	.word	0x40023800

0800411c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b08c      	sub	sp, #48	; 0x30
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004124:	f107 031c 	add.w	r3, r7, #28
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	605a      	str	r2, [r3, #4]
 800412e:	609a      	str	r2, [r3, #8]
 8004130:	60da      	str	r2, [r3, #12]
 8004132:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a2a      	ldr	r2, [pc, #168]	; (80041e4 <HAL_ADC_MspInit+0xc8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d124      	bne.n	8004188 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800413e:	4b2a      	ldr	r3, [pc, #168]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 8004140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004142:	4a29      	ldr	r2, [pc, #164]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 8004144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004148:	6453      	str	r3, [r2, #68]	; 0x44
 800414a:	4b27      	ldr	r3, [pc, #156]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 800414c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800414e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004152:	61bb      	str	r3, [r7, #24]
 8004154:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004156:	4b24      	ldr	r3, [pc, #144]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 8004158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415a:	4a23      	ldr	r2, [pc, #140]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 800415c:	f043 0301 	orr.w	r3, r3, #1
 8004160:	6313      	str	r3, [r2, #48]	; 0x30
 8004162:	4b21      	ldr	r3, [pc, #132]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 8004164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	617b      	str	r3, [r7, #20]
 800416c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800416e:	2301      	movs	r3, #1
 8004170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004172:	2303      	movs	r3, #3
 8004174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004176:	2300      	movs	r3, #0
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800417a:	f107 031c 	add.w	r3, r7, #28
 800417e:	4619      	mov	r1, r3
 8004180:	481a      	ldr	r0, [pc, #104]	; (80041ec <HAL_ADC_MspInit+0xd0>)
 8004182:	f002 f811 	bl	80061a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004186:	e029      	b.n	80041dc <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a18      	ldr	r2, [pc, #96]	; (80041f0 <HAL_ADC_MspInit+0xd4>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d124      	bne.n	80041dc <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004192:	4b15      	ldr	r3, [pc, #84]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 8004194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004196:	4a14      	ldr	r2, [pc, #80]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 8004198:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800419c:	6453      	str	r3, [r2, #68]	; 0x44
 800419e:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 80041a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041a6:	613b      	str	r3, [r7, #16]
 80041a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041aa:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ae:	4a0e      	ldr	r2, [pc, #56]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 80041b0:	f043 0320 	orr.w	r3, r3, #32
 80041b4:	6313      	str	r3, [r2, #48]	; 0x30
 80041b6:	4b0c      	ldr	r3, [pc, #48]	; (80041e8 <HAL_ADC_MspInit+0xcc>)
 80041b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
 80041c2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80041c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041c8:	2303      	movs	r3, #3
 80041ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041d0:	f107 031c 	add.w	r3, r7, #28
 80041d4:	4619      	mov	r1, r3
 80041d6:	4807      	ldr	r0, [pc, #28]	; (80041f4 <HAL_ADC_MspInit+0xd8>)
 80041d8:	f001 ffe6 	bl	80061a8 <HAL_GPIO_Init>
}
 80041dc:	bf00      	nop
 80041de:	3730      	adds	r7, #48	; 0x30
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40012000 	.word	0x40012000
 80041e8:	40023800 	.word	0x40023800
 80041ec:	40020000 	.word	0x40020000
 80041f0:	40012200 	.word	0x40012200
 80041f4:	40021400 	.word	0x40021400

080041f8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08a      	sub	sp, #40	; 0x28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004200:	f107 0314 	add.w	r3, r7, #20
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	605a      	str	r2, [r3, #4]
 800420a:	609a      	str	r2, [r3, #8]
 800420c:	60da      	str	r2, [r3, #12]
 800420e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a19      	ldr	r2, [pc, #100]	; (800427c <HAL_DAC_MspInit+0x84>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d12b      	bne.n	8004272 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800421a:	4b19      	ldr	r3, [pc, #100]	; (8004280 <HAL_DAC_MspInit+0x88>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	4a18      	ldr	r2, [pc, #96]	; (8004280 <HAL_DAC_MspInit+0x88>)
 8004220:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004224:	6413      	str	r3, [r2, #64]	; 0x40
 8004226:	4b16      	ldr	r3, [pc, #88]	; (8004280 <HAL_DAC_MspInit+0x88>)
 8004228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004232:	4b13      	ldr	r3, [pc, #76]	; (8004280 <HAL_DAC_MspInit+0x88>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004236:	4a12      	ldr	r2, [pc, #72]	; (8004280 <HAL_DAC_MspInit+0x88>)
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	6313      	str	r3, [r2, #48]	; 0x30
 800423e:	4b10      	ldr	r3, [pc, #64]	; (8004280 <HAL_DAC_MspInit+0x88>)
 8004240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800424a:	2310      	movs	r3, #16
 800424c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800424e:	2303      	movs	r3, #3
 8004250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004252:	2300      	movs	r3, #0
 8004254:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004256:	f107 0314 	add.w	r3, r7, #20
 800425a:	4619      	mov	r1, r3
 800425c:	4809      	ldr	r0, [pc, #36]	; (8004284 <HAL_DAC_MspInit+0x8c>)
 800425e:	f001 ffa3 	bl	80061a8 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004262:	2200      	movs	r2, #0
 8004264:	2100      	movs	r1, #0
 8004266:	2036      	movs	r0, #54	; 0x36
 8004268:	f001 fa3c 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800426c:	2036      	movs	r0, #54	; 0x36
 800426e:	f001 fa55 	bl	800571c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004272:	bf00      	nop
 8004274:	3728      	adds	r7, #40	; 0x28
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	40007400 	.word	0x40007400
 8004280:	40023800 	.word	0x40023800
 8004284:	40020000 	.word	0x40020000

08004288 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a0a      	ldr	r2, [pc, #40]	; (80042c0 <HAL_DMA2D_MspInit+0x38>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d10b      	bne.n	80042b2 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800429a:	4b0a      	ldr	r3, [pc, #40]	; (80042c4 <HAL_DMA2D_MspInit+0x3c>)
 800429c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429e:	4a09      	ldr	r2, [pc, #36]	; (80042c4 <HAL_DMA2D_MspInit+0x3c>)
 80042a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042a4:	6313      	str	r3, [r2, #48]	; 0x30
 80042a6:	4b07      	ldr	r3, [pc, #28]	; (80042c4 <HAL_DMA2D_MspInit+0x3c>)
 80042a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80042b2:	bf00      	nop
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	4002b000 	.word	0x4002b000
 80042c4:	40023800 	.word	0x40023800

080042c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b08c      	sub	sp, #48	; 0x30
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d0:	f107 031c 	add.w	r3, r7, #28
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	605a      	str	r2, [r3, #4]
 80042da:	609a      	str	r2, [r3, #8]
 80042dc:	60da      	str	r2, [r3, #12]
 80042de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a2f      	ldr	r2, [pc, #188]	; (80043a4 <HAL_I2C_MspInit+0xdc>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d129      	bne.n	800433e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ea:	4b2f      	ldr	r3, [pc, #188]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 80042ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ee:	4a2e      	ldr	r2, [pc, #184]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 80042f0:	f043 0302 	orr.w	r3, r3, #2
 80042f4:	6313      	str	r3, [r2, #48]	; 0x30
 80042f6:	4b2c      	ldr	r3, [pc, #176]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	61bb      	str	r3, [r7, #24]
 8004300:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8004302:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004308:	2312      	movs	r3, #18
 800430a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800430c:	2301      	movs	r3, #1
 800430e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004310:	2300      	movs	r3, #0
 8004312:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004314:	2304      	movs	r3, #4
 8004316:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004318:	f107 031c 	add.w	r3, r7, #28
 800431c:	4619      	mov	r1, r3
 800431e:	4823      	ldr	r0, [pc, #140]	; (80043ac <HAL_I2C_MspInit+0xe4>)
 8004320:	f001 ff42 	bl	80061a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004324:	4b20      	ldr	r3, [pc, #128]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 8004326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004328:	4a1f      	ldr	r2, [pc, #124]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 800432a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800432e:	6413      	str	r3, [r2, #64]	; 0x40
 8004330:	4b1d      	ldr	r3, [pc, #116]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 8004332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800433c:	e02d      	b.n	800439a <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1b      	ldr	r2, [pc, #108]	; (80043b0 <HAL_I2C_MspInit+0xe8>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d128      	bne.n	800439a <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004348:	4b17      	ldr	r3, [pc, #92]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 800434a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434c:	4a16      	ldr	r2, [pc, #88]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 800434e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004352:	6313      	str	r3, [r2, #48]	; 0x30
 8004354:	4b14      	ldr	r3, [pc, #80]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 8004356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800435c:	613b      	str	r3, [r7, #16]
 800435e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004360:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004366:	2312      	movs	r3, #18
 8004368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800436a:	2301      	movs	r3, #1
 800436c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800436e:	2303      	movs	r3, #3
 8004370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004372:	2304      	movs	r3, #4
 8004374:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004376:	f107 031c 	add.w	r3, r7, #28
 800437a:	4619      	mov	r1, r3
 800437c:	480d      	ldr	r0, [pc, #52]	; (80043b4 <HAL_I2C_MspInit+0xec>)
 800437e:	f001 ff13 	bl	80061a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004382:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	4a08      	ldr	r2, [pc, #32]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 8004388:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800438c:	6413      	str	r3, [r2, #64]	; 0x40
 800438e:	4b06      	ldr	r3, [pc, #24]	; (80043a8 <HAL_I2C_MspInit+0xe0>)
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
}
 800439a:	bf00      	nop
 800439c:	3730      	adds	r7, #48	; 0x30
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40005400 	.word	0x40005400
 80043a8:	40023800 	.word	0x40023800
 80043ac:	40020400 	.word	0x40020400
 80043b0:	40005c00 	.word	0x40005c00
 80043b4:	40021c00 	.word	0x40021c00

080043b8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a15      	ldr	r2, [pc, #84]	; (800441c <HAL_I2C_MspDeInit+0x64>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d110      	bne.n	80043ec <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80043ca:	4b15      	ldr	r3, [pc, #84]	; (8004420 <HAL_I2C_MspDeInit+0x68>)
 80043cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ce:	4a14      	ldr	r2, [pc, #80]	; (8004420 <HAL_I2C_MspDeInit+0x68>)
 80043d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80043d4:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80043d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80043da:	4812      	ldr	r0, [pc, #72]	; (8004424 <HAL_I2C_MspDeInit+0x6c>)
 80043dc:	f002 f88e 	bl	80064fc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 80043e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80043e4:	480f      	ldr	r0, [pc, #60]	; (8004424 <HAL_I2C_MspDeInit+0x6c>)
 80043e6:	f002 f889 	bl	80064fc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80043ea:	e013      	b.n	8004414 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a0d      	ldr	r2, [pc, #52]	; (8004428 <HAL_I2C_MspDeInit+0x70>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d10e      	bne.n	8004414 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80043f6:	4b0a      	ldr	r3, [pc, #40]	; (8004420 <HAL_I2C_MspDeInit+0x68>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	4a09      	ldr	r2, [pc, #36]	; (8004420 <HAL_I2C_MspDeInit+0x68>)
 80043fc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004400:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8004402:	2180      	movs	r1, #128	; 0x80
 8004404:	4809      	ldr	r0, [pc, #36]	; (800442c <HAL_I2C_MspDeInit+0x74>)
 8004406:	f002 f879 	bl	80064fc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800440a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800440e:	4807      	ldr	r0, [pc, #28]	; (800442c <HAL_I2C_MspDeInit+0x74>)
 8004410:	f002 f874 	bl	80064fc <HAL_GPIO_DeInit>
}
 8004414:	bf00      	nop
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40005400 	.word	0x40005400
 8004420:	40023800 	.word	0x40023800
 8004424:	40020400 	.word	0x40020400
 8004428:	40005c00 	.word	0x40005c00
 800442c:	40021c00 	.word	0x40021c00

08004430 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08e      	sub	sp, #56	; 0x38
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004438:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	609a      	str	r2, [r3, #8]
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a55      	ldr	r2, [pc, #340]	; (80045a4 <HAL_LTDC_MspInit+0x174>)
 800444e:	4293      	cmp	r3, r2
 8004450:	f040 80a3 	bne.w	800459a <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004454:	4b54      	ldr	r3, [pc, #336]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 8004456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004458:	4a53      	ldr	r2, [pc, #332]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 800445a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800445e:	6453      	str	r3, [r2, #68]	; 0x44
 8004460:	4b51      	ldr	r3, [pc, #324]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 8004462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004464:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004468:	623b      	str	r3, [r7, #32]
 800446a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800446c:	4b4e      	ldr	r3, [pc, #312]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 800446e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004470:	4a4d      	ldr	r2, [pc, #308]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 8004472:	f043 0310 	orr.w	r3, r3, #16
 8004476:	6313      	str	r3, [r2, #48]	; 0x30
 8004478:	4b4b      	ldr	r3, [pc, #300]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 800447a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	61fb      	str	r3, [r7, #28]
 8004482:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004484:	4b48      	ldr	r3, [pc, #288]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 8004486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004488:	4a47      	ldr	r2, [pc, #284]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 800448a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800448e:	6313      	str	r3, [r2, #48]	; 0x30
 8004490:	4b45      	ldr	r3, [pc, #276]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004498:	61bb      	str	r3, [r7, #24]
 800449a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800449c:	4b42      	ldr	r3, [pc, #264]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 800449e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a0:	4a41      	ldr	r2, [pc, #260]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044a6:	6313      	str	r3, [r2, #48]	; 0x30
 80044a8:	4b3f      	ldr	r3, [pc, #252]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044b0:	617b      	str	r3, [r7, #20]
 80044b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80044b4:	4b3c      	ldr	r3, [pc, #240]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	4a3b      	ldr	r2, [pc, #236]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044be:	6313      	str	r3, [r2, #48]	; 0x30
 80044c0:	4b39      	ldr	r3, [pc, #228]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c8:	613b      	str	r3, [r7, #16]
 80044ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80044cc:	4b36      	ldr	r3, [pc, #216]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d0:	4a35      	ldr	r2, [pc, #212]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d6:	6313      	str	r3, [r2, #48]	; 0x30
 80044d8:	4b33      	ldr	r3, [pc, #204]	; (80045a8 <HAL_LTDC_MspInit+0x178>)
 80044da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e0:	60fb      	str	r3, [r7, #12]
 80044e2:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80044e4:	2310      	movs	r3, #16
 80044e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e8:	2302      	movs	r3, #2
 80044ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ec:	2300      	movs	r3, #0
 80044ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f0:	2300      	movs	r3, #0
 80044f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80044f4:	230e      	movs	r3, #14
 80044f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80044f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044fc:	4619      	mov	r1, r3
 80044fe:	482b      	ldr	r0, [pc, #172]	; (80045ac <HAL_LTDC_MspInit+0x17c>)
 8004500:	f001 fe52 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8004504:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004508:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450a:	2302      	movs	r3, #2
 800450c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450e:	2300      	movs	r3, #0
 8004510:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004512:	2300      	movs	r3, #0
 8004514:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004516:	230e      	movs	r3, #14
 8004518:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800451a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800451e:	4619      	mov	r1, r3
 8004520:	4823      	ldr	r0, [pc, #140]	; (80045b0 <HAL_LTDC_MspInit+0x180>)
 8004522:	f001 fe41 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004526:	23f7      	movs	r3, #247	; 0xf7
 8004528:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800452a:	2302      	movs	r3, #2
 800452c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452e:	2300      	movs	r3, #0
 8004530:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004532:	2300      	movs	r3, #0
 8004534:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004536:	230e      	movs	r3, #14
 8004538:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800453a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800453e:	4619      	mov	r1, r3
 8004540:	481c      	ldr	r0, [pc, #112]	; (80045b4 <HAL_LTDC_MspInit+0x184>)
 8004542:	f001 fe31 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800454a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800454c:	2302      	movs	r3, #2
 800454e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004550:	2300      	movs	r3, #0
 8004552:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004554:	2300      	movs	r3, #0
 8004556:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004558:	2309      	movs	r3, #9
 800455a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800455c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004560:	4619      	mov	r1, r3
 8004562:	4815      	ldr	r0, [pc, #84]	; (80045b8 <HAL_LTDC_MspInit+0x188>)
 8004564:	f001 fe20 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004568:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 800456c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456e:	2302      	movs	r3, #2
 8004570:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004572:	2300      	movs	r3, #0
 8004574:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004576:	2300      	movs	r3, #0
 8004578:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800457a:	230e      	movs	r3, #14
 800457c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800457e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004582:	4619      	mov	r1, r3
 8004584:	480d      	ldr	r0, [pc, #52]	; (80045bc <HAL_LTDC_MspInit+0x18c>)
 8004586:	f001 fe0f 	bl	80061a8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800458a:	2200      	movs	r2, #0
 800458c:	2105      	movs	r1, #5
 800458e:	2058      	movs	r0, #88	; 0x58
 8004590:	f001 f8a8 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004594:	2058      	movs	r0, #88	; 0x58
 8004596:	f001 f8c1 	bl	800571c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800459a:	bf00      	nop
 800459c:	3738      	adds	r7, #56	; 0x38
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	40016800 	.word	0x40016800
 80045a8:	40023800 	.word	0x40023800
 80045ac:	40021000 	.word	0x40021000
 80045b0:	40022400 	.word	0x40022400
 80045b4:	40022800 	.word	0x40022800
 80045b8:	40021800 	.word	0x40021800
 80045bc:	40022000 	.word	0x40022000

080045c0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a07      	ldr	r2, [pc, #28]	; (80045ec <HAL_RTC_MspInit+0x2c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d105      	bne.n	80045de <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80045d2:	4b07      	ldr	r3, [pc, #28]	; (80045f0 <HAL_RTC_MspInit+0x30>)
 80045d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d6:	4a06      	ldr	r2, [pc, #24]	; (80045f0 <HAL_RTC_MspInit+0x30>)
 80045d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045dc:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40002800 	.word	0x40002800
 80045f0:	40023800 	.word	0x40023800

080045f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08a      	sub	sp, #40	; 0x28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045fc:	f107 0314 	add.w	r3, r7, #20
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	605a      	str	r2, [r3, #4]
 8004606:	609a      	str	r2, [r3, #8]
 8004608:	60da      	str	r2, [r3, #12]
 800460a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a2d      	ldr	r2, [pc, #180]	; (80046c8 <HAL_SPI_MspInit+0xd4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d154      	bne.n	80046c0 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004616:	4b2d      	ldr	r3, [pc, #180]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	4a2c      	ldr	r2, [pc, #176]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 800461c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004620:	6413      	str	r3, [r2, #64]	; 0x40
 8004622:	4b2a      	ldr	r3, [pc, #168]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 8004624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800462e:	4b27      	ldr	r3, [pc, #156]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 8004630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004632:	4a26      	ldr	r2, [pc, #152]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 8004634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004638:	6313      	str	r3, [r2, #48]	; 0x30
 800463a:	4b24      	ldr	r3, [pc, #144]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 800463c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004646:	4b21      	ldr	r3, [pc, #132]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 8004648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464a:	4a20      	ldr	r2, [pc, #128]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 800464c:	f043 0302 	orr.w	r3, r3, #2
 8004650:	6313      	str	r3, [r2, #48]	; 0x30
 8004652:	4b1e      	ldr	r3, [pc, #120]	; (80046cc <HAL_SPI_MspInit+0xd8>)
 8004654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	60bb      	str	r3, [r7, #8]
 800465c:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800465e:	2302      	movs	r3, #2
 8004660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004662:	2302      	movs	r3, #2
 8004664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004666:	2300      	movs	r3, #0
 8004668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466a:	2300      	movs	r3, #0
 800466c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800466e:	2305      	movs	r3, #5
 8004670:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004672:	f107 0314 	add.w	r3, r7, #20
 8004676:	4619      	mov	r1, r3
 8004678:	4815      	ldr	r0, [pc, #84]	; (80046d0 <HAL_SPI_MspInit+0xdc>)
 800467a:	f001 fd95 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800467e:	2301      	movs	r3, #1
 8004680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004682:	2302      	movs	r3, #2
 8004684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004686:	2300      	movs	r3, #0
 8004688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800468a:	2303      	movs	r3, #3
 800468c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800468e:	2305      	movs	r3, #5
 8004690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004692:	f107 0314 	add.w	r3, r7, #20
 8004696:	4619      	mov	r1, r3
 8004698:	480d      	ldr	r0, [pc, #52]	; (80046d0 <HAL_SPI_MspInit+0xdc>)
 800469a:	f001 fd85 	bl	80061a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800469e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80046a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a4:	2302      	movs	r3, #2
 80046a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a8:	2300      	movs	r3, #0
 80046aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046ac:	2303      	movs	r3, #3
 80046ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046b0:	2305      	movs	r3, #5
 80046b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046b4:	f107 0314 	add.w	r3, r7, #20
 80046b8:	4619      	mov	r1, r3
 80046ba:	4806      	ldr	r0, [pc, #24]	; (80046d4 <HAL_SPI_MspInit+0xe0>)
 80046bc:	f001 fd74 	bl	80061a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80046c0:	bf00      	nop
 80046c2:	3728      	adds	r7, #40	; 0x28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40003800 	.word	0x40003800
 80046cc:	40023800 	.word	0x40023800
 80046d0:	40022000 	.word	0x40022000
 80046d4:	40020400 	.word	0x40020400

080046d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80046d8:	b480      	push	{r7}
 80046da:	b089      	sub	sp, #36	; 0x24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a2e      	ldr	r2, [pc, #184]	; (80047a0 <HAL_TIM_Base_MspInit+0xc8>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d10c      	bne.n	8004704 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046ea:	4b2e      	ldr	r3, [pc, #184]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 80046ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ee:	4a2d      	ldr	r2, [pc, #180]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	6453      	str	r3, [r2, #68]	; 0x44
 80046f6:	4b2b      	ldr	r3, [pc, #172]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 80046f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	61fb      	str	r3, [r7, #28]
 8004700:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004702:	e046      	b.n	8004792 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470c:	d10c      	bne.n	8004728 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800470e:	4b25      	ldr	r3, [pc, #148]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	4a24      	ldr	r2, [pc, #144]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	6413      	str	r3, [r2, #64]	; 0x40
 800471a:	4b22      	ldr	r3, [pc, #136]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	61bb      	str	r3, [r7, #24]
 8004724:	69bb      	ldr	r3, [r7, #24]
}
 8004726:	e034      	b.n	8004792 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a1e      	ldr	r2, [pc, #120]	; (80047a8 <HAL_TIM_Base_MspInit+0xd0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d10c      	bne.n	800474c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004732:	4b1c      	ldr	r3, [pc, #112]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004736:	4a1b      	ldr	r2, [pc, #108]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004738:	f043 0302 	orr.w	r3, r3, #2
 800473c:	6413      	str	r3, [r2, #64]	; 0x40
 800473e:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	697b      	ldr	r3, [r7, #20]
}
 800474a:	e022      	b.n	8004792 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a16      	ldr	r2, [pc, #88]	; (80047ac <HAL_TIM_Base_MspInit+0xd4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d10c      	bne.n	8004770 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004756:	4b13      	ldr	r3, [pc, #76]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	4a12      	ldr	r2, [pc, #72]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 800475c:	f043 0308 	orr.w	r3, r3, #8
 8004760:	6413      	str	r3, [r2, #64]	; 0x40
 8004762:	4b10      	ldr	r3, [pc, #64]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004766:	f003 0308 	and.w	r3, r3, #8
 800476a:	613b      	str	r3, [r7, #16]
 800476c:	693b      	ldr	r3, [r7, #16]
}
 800476e:	e010      	b.n	8004792 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a0e      	ldr	r2, [pc, #56]	; (80047b0 <HAL_TIM_Base_MspInit+0xd8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d10b      	bne.n	8004792 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800477a:	4b0a      	ldr	r3, [pc, #40]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	4a09      	ldr	r2, [pc, #36]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004780:	f043 0302 	orr.w	r3, r3, #2
 8004784:	6453      	str	r3, [r2, #68]	; 0x44
 8004786:	4b07      	ldr	r3, [pc, #28]	; (80047a4 <HAL_TIM_Base_MspInit+0xcc>)
 8004788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]
}
 8004792:	bf00      	nop
 8004794:	3724      	adds	r7, #36	; 0x24
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40010000 	.word	0x40010000
 80047a4:	40023800 	.word	0x40023800
 80047a8:	40000400 	.word	0x40000400
 80047ac:	40000c00 	.word	0x40000c00
 80047b0:	40010400 	.word	0x40010400

080047b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b088      	sub	sp, #32
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047bc:	f107 030c 	add.w	r3, r7, #12
 80047c0:	2200      	movs	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	605a      	str	r2, [r3, #4]
 80047c6:	609a      	str	r2, [r3, #8]
 80047c8:	60da      	str	r2, [r3, #12]
 80047ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a11      	ldr	r2, [pc, #68]	; (8004818 <HAL_TIM_MspPostInit+0x64>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d11b      	bne.n	800480e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80047d6:	4b11      	ldr	r3, [pc, #68]	; (800481c <HAL_TIM_MspPostInit+0x68>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047da:	4a10      	ldr	r2, [pc, #64]	; (800481c <HAL_TIM_MspPostInit+0x68>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e0:	6313      	str	r3, [r2, #48]	; 0x30
 80047e2:	4b0e      	ldr	r3, [pc, #56]	; (800481c <HAL_TIM_MspPostInit+0x68>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ea:	60bb      	str	r3, [r7, #8]
 80047ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PI2     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80047ee:	2304      	movs	r3, #4
 80047f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047f2:	2302      	movs	r3, #2
 80047f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f6:	2300      	movs	r3, #0
 80047f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047fa:	2300      	movs	r3, #0
 80047fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80047fe:	2303      	movs	r3, #3
 8004800:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004802:	f107 030c 	add.w	r3, r7, #12
 8004806:	4619      	mov	r1, r3
 8004808:	4805      	ldr	r0, [pc, #20]	; (8004820 <HAL_TIM_MspPostInit+0x6c>)
 800480a:	f001 fccd 	bl	80061a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800480e:	bf00      	nop
 8004810:	3720      	adds	r7, #32
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40010400 	.word	0x40010400
 800481c:	40023800 	.word	0x40023800
 8004820:	40022000 	.word	0x40022000

08004824 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b08e      	sub	sp, #56	; 0x38
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800482c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	605a      	str	r2, [r3, #4]
 8004836:	609a      	str	r2, [r3, #8]
 8004838:	60da      	str	r2, [r3, #12]
 800483a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a5b      	ldr	r2, [pc, #364]	; (80049b0 <HAL_UART_MspInit+0x18c>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d130      	bne.n	80048a8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004846:	4b5b      	ldr	r3, [pc, #364]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	4a5a      	ldr	r2, [pc, #360]	; (80049b4 <HAL_UART_MspInit+0x190>)
 800484c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004850:	6413      	str	r3, [r2, #64]	; 0x40
 8004852:	4b58      	ldr	r3, [pc, #352]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800485a:	623b      	str	r3, [r7, #32]
 800485c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800485e:	4b55      	ldr	r3, [pc, #340]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004862:	4a54      	ldr	r2, [pc, #336]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004864:	f043 0320 	orr.w	r3, r3, #32
 8004868:	6313      	str	r3, [r2, #48]	; 0x30
 800486a:	4b52      	ldr	r3, [pc, #328]	; (80049b4 <HAL_UART_MspInit+0x190>)
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	61fb      	str	r3, [r7, #28]
 8004874:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004876:	23c0      	movs	r3, #192	; 0xc0
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487a:	2302      	movs	r3, #2
 800487c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800487e:	2300      	movs	r3, #0
 8004880:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004882:	2303      	movs	r3, #3
 8004884:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004886:	2308      	movs	r3, #8
 8004888:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800488a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800488e:	4619      	mov	r1, r3
 8004890:	4849      	ldr	r0, [pc, #292]	; (80049b8 <HAL_UART_MspInit+0x194>)
 8004892:	f001 fc89 	bl	80061a8 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 8004896:	2200      	movs	r2, #0
 8004898:	2105      	movs	r1, #5
 800489a:	2052      	movs	r0, #82	; 0x52
 800489c:	f000 ff22 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80048a0:	2052      	movs	r0, #82	; 0x52
 80048a2:	f000 ff3b 	bl	800571c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80048a6:	e07f      	b.n	80049a8 <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a43      	ldr	r2, [pc, #268]	; (80049bc <HAL_UART_MspInit+0x198>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d14d      	bne.n	800494e <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART1_CLK_ENABLE();
 80048b2:	4b40      	ldr	r3, [pc, #256]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b6:	4a3f      	ldr	r2, [pc, #252]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048b8:	f043 0310 	orr.w	r3, r3, #16
 80048bc:	6453      	str	r3, [r2, #68]	; 0x44
 80048be:	4b3d      	ldr	r3, [pc, #244]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c2:	f003 0310 	and.w	r3, r3, #16
 80048c6:	61bb      	str	r3, [r7, #24]
 80048c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ca:	4b3a      	ldr	r3, [pc, #232]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ce:	4a39      	ldr	r2, [pc, #228]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048d0:	f043 0302 	orr.w	r3, r3, #2
 80048d4:	6313      	str	r3, [r2, #48]	; 0x30
 80048d6:	4b37      	ldr	r3, [pc, #220]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	617b      	str	r3, [r7, #20]
 80048e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048e2:	4b34      	ldr	r3, [pc, #208]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e6:	4a33      	ldr	r2, [pc, #204]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	6313      	str	r3, [r2, #48]	; 0x30
 80048ee:	4b31      	ldr	r3, [pc, #196]	; (80049b4 <HAL_UART_MspInit+0x190>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	613b      	str	r3, [r7, #16]
 80048f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80048fa:	2380      	movs	r3, #128	; 0x80
 80048fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048fe:	2302      	movs	r3, #2
 8004900:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004902:	2300      	movs	r3, #0
 8004904:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004906:	2300      	movs	r3, #0
 8004908:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800490a:	2307      	movs	r3, #7
 800490c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800490e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004912:	4619      	mov	r1, r3
 8004914:	482a      	ldr	r0, [pc, #168]	; (80049c0 <HAL_UART_MspInit+0x19c>)
 8004916:	f001 fc47 	bl	80061a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800491a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800491e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004920:	2302      	movs	r3, #2
 8004922:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004924:	2300      	movs	r3, #0
 8004926:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004928:	2300      	movs	r3, #0
 800492a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800492c:	2307      	movs	r3, #7
 800492e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004934:	4619      	mov	r1, r3
 8004936:	4823      	ldr	r0, [pc, #140]	; (80049c4 <HAL_UART_MspInit+0x1a0>)
 8004938:	f001 fc36 	bl	80061a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 800493c:	2200      	movs	r2, #0
 800493e:	2107      	movs	r1, #7
 8004940:	2025      	movs	r0, #37	; 0x25
 8004942:	f000 fecf 	bl	80056e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004946:	2025      	movs	r0, #37	; 0x25
 8004948:	f000 fee8 	bl	800571c <HAL_NVIC_EnableIRQ>
}
 800494c:	e02c      	b.n	80049a8 <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART6)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a1d      	ldr	r2, [pc, #116]	; (80049c8 <HAL_UART_MspInit+0x1a4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d127      	bne.n	80049a8 <HAL_UART_MspInit+0x184>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004958:	4b16      	ldr	r3, [pc, #88]	; (80049b4 <HAL_UART_MspInit+0x190>)
 800495a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495c:	4a15      	ldr	r2, [pc, #84]	; (80049b4 <HAL_UART_MspInit+0x190>)
 800495e:	f043 0320 	orr.w	r3, r3, #32
 8004962:	6453      	str	r3, [r2, #68]	; 0x44
 8004964:	4b13      	ldr	r3, [pc, #76]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004968:	f003 0320 	and.w	r3, r3, #32
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004970:	4b10      	ldr	r3, [pc, #64]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004974:	4a0f      	ldr	r2, [pc, #60]	; (80049b4 <HAL_UART_MspInit+0x190>)
 8004976:	f043 0304 	orr.w	r3, r3, #4
 800497a:	6313      	str	r3, [r2, #48]	; 0x30
 800497c:	4b0d      	ldr	r3, [pc, #52]	; (80049b4 <HAL_UART_MspInit+0x190>)
 800497e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004988:	23c0      	movs	r3, #192	; 0xc0
 800498a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498c:	2302      	movs	r3, #2
 800498e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004990:	2300      	movs	r3, #0
 8004992:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004994:	2303      	movs	r3, #3
 8004996:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004998:	2308      	movs	r3, #8
 800499a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800499c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049a0:	4619      	mov	r1, r3
 80049a2:	480a      	ldr	r0, [pc, #40]	; (80049cc <HAL_UART_MspInit+0x1a8>)
 80049a4:	f001 fc00 	bl	80061a8 <HAL_GPIO_Init>
}
 80049a8:	bf00      	nop
 80049aa:	3738      	adds	r7, #56	; 0x38
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40007800 	.word	0x40007800
 80049b4:	40023800 	.word	0x40023800
 80049b8:	40021400 	.word	0x40021400
 80049bc:	40011000 	.word	0x40011000
 80049c0:	40020400 	.word	0x40020400
 80049c4:	40020000 	.word	0x40020000
 80049c8:	40011400 	.word	0x40011400
 80049cc:	40020800 	.word	0x40020800

080049d0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80049d6:	1d3b      	adds	r3, r7, #4
 80049d8:	2200      	movs	r2, #0
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	605a      	str	r2, [r3, #4]
 80049de:	609a      	str	r2, [r3, #8]
 80049e0:	60da      	str	r2, [r3, #12]
 80049e2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80049e4:	4b3a      	ldr	r3, [pc, #232]	; (8004ad0 <HAL_FMC_MspInit+0x100>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d16d      	bne.n	8004ac8 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80049ec:	4b38      	ldr	r3, [pc, #224]	; (8004ad0 <HAL_FMC_MspInit+0x100>)
 80049ee:	2201      	movs	r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80049f2:	4b38      	ldr	r3, [pc, #224]	; (8004ad4 <HAL_FMC_MspInit+0x104>)
 80049f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f6:	4a37      	ldr	r2, [pc, #220]	; (8004ad4 <HAL_FMC_MspInit+0x104>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	6393      	str	r3, [r2, #56]	; 0x38
 80049fe:	4b35      	ldr	r3, [pc, #212]	; (8004ad4 <HAL_FMC_MspInit+0x104>)
 8004a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8004a0a:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004a0e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a10:	2302      	movs	r3, #2
 8004a12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a1c:	230c      	movs	r3, #12
 8004a1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a20:	1d3b      	adds	r3, r7, #4
 8004a22:	4619      	mov	r1, r3
 8004a24:	482c      	ldr	r0, [pc, #176]	; (8004ad8 <HAL_FMC_MspInit+0x108>)
 8004a26:	f001 fbbf 	bl	80061a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8004a2a:	f248 1333 	movw	r3, #33075	; 0x8133
 8004a2e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a30:	2302      	movs	r3, #2
 8004a32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a3c:	230c      	movs	r3, #12
 8004a3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004a40:	1d3b      	adds	r3, r7, #4
 8004a42:	4619      	mov	r1, r3
 8004a44:	4825      	ldr	r0, [pc, #148]	; (8004adc <HAL_FMC_MspInit+0x10c>)
 8004a46:	f001 fbaf 	bl	80061a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8004a4a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004a4e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a50:	2302      	movs	r3, #2
 8004a52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a5c:	230c      	movs	r3, #12
 8004a5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a60:	1d3b      	adds	r3, r7, #4
 8004a62:	4619      	mov	r1, r3
 8004a64:	481e      	ldr	r0, [pc, #120]	; (8004ae0 <HAL_FMC_MspInit+0x110>)
 8004a66:	f001 fb9f 	bl	80061a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004a6a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004a6e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a70:	2302      	movs	r3, #2
 8004a72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a74:	2300      	movs	r3, #0
 8004a76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a7c:	230c      	movs	r3, #12
 8004a7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004a80:	1d3b      	adds	r3, r7, #4
 8004a82:	4619      	mov	r1, r3
 8004a84:	4817      	ldr	r0, [pc, #92]	; (8004ae4 <HAL_FMC_MspInit+0x114>)
 8004a86:	f001 fb8f 	bl	80061a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8004a8a:	2328      	movs	r3, #40	; 0x28
 8004a8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a8e:	2302      	movs	r3, #2
 8004a90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a92:	2300      	movs	r3, #0
 8004a94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a96:	2303      	movs	r3, #3
 8004a98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a9a:	230c      	movs	r3, #12
 8004a9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004a9e:	1d3b      	adds	r3, r7, #4
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4811      	ldr	r0, [pc, #68]	; (8004ae8 <HAL_FMC_MspInit+0x118>)
 8004aa4:	f001 fb80 	bl	80061a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004aa8:	2308      	movs	r3, #8
 8004aaa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aac:	2302      	movs	r3, #2
 8004aae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004ab8:	230c      	movs	r3, #12
 8004aba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004abc:	1d3b      	adds	r3, r7, #4
 8004abe:	4619      	mov	r1, r3
 8004ac0:	480a      	ldr	r0, [pc, #40]	; (8004aec <HAL_FMC_MspInit+0x11c>)
 8004ac2:	f001 fb71 	bl	80061a8 <HAL_GPIO_Init>
 8004ac6:	e000      	b.n	8004aca <HAL_FMC_MspInit+0xfa>
    return;
 8004ac8:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20000500 	.word	0x20000500
 8004ad4:	40023800 	.word	0x40023800
 8004ad8:	40021000 	.word	0x40021000
 8004adc:	40021800 	.word	0x40021800
 8004ae0:	40020c00 	.word	0x40020c00
 8004ae4:	40021400 	.word	0x40021400
 8004ae8:	40021c00 	.word	0x40021c00
 8004aec:	40020800 	.word	0x40020800

08004af0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004af8:	f7ff ff6a 	bl	80049d0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004afc:	bf00      	nop
 8004afe:	3708      	adds	r7, #8
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b08c      	sub	sp, #48	; 0x30
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004b10:	2300      	movs	r3, #0
 8004b12:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004b14:	2200      	movs	r2, #0
 8004b16:	6879      	ldr	r1, [r7, #4]
 8004b18:	2036      	movs	r0, #54	; 0x36
 8004b1a:	f000 fde3 	bl	80056e4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b1e:	2036      	movs	r0, #54	; 0x36
 8004b20:	f000 fdfc 	bl	800571c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004b24:	4b1f      	ldr	r3, [pc, #124]	; (8004ba4 <HAL_InitTick+0xa0>)
 8004b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b28:	4a1e      	ldr	r2, [pc, #120]	; (8004ba4 <HAL_InitTick+0xa0>)
 8004b2a:	f043 0310 	orr.w	r3, r3, #16
 8004b2e:	6413      	str	r3, [r2, #64]	; 0x40
 8004b30:	4b1c      	ldr	r3, [pc, #112]	; (8004ba4 <HAL_InitTick+0xa0>)
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	60fb      	str	r3, [r7, #12]
 8004b3a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b3c:	f107 0210 	add.w	r2, r7, #16
 8004b40:	f107 0314 	add.w	r3, r7, #20
 8004b44:	4611      	mov	r1, r2
 8004b46:	4618      	mov	r0, r3
 8004b48:	f003 fc12 	bl	8008370 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004b4c:	f003 fbe8 	bl	8008320 <HAL_RCC_GetPCLK1Freq>
 8004b50:	4603      	mov	r3, r0
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b58:	4a13      	ldr	r2, [pc, #76]	; (8004ba8 <HAL_InitTick+0xa4>)
 8004b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5e:	0c9b      	lsrs	r3, r3, #18
 8004b60:	3b01      	subs	r3, #1
 8004b62:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004b64:	4b11      	ldr	r3, [pc, #68]	; (8004bac <HAL_InitTick+0xa8>)
 8004b66:	4a12      	ldr	r2, [pc, #72]	; (8004bb0 <HAL_InitTick+0xac>)
 8004b68:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004b6a:	4b10      	ldr	r3, [pc, #64]	; (8004bac <HAL_InitTick+0xa8>)
 8004b6c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b70:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004b72:	4a0e      	ldr	r2, [pc, #56]	; (8004bac <HAL_InitTick+0xa8>)
 8004b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b76:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004b78:	4b0c      	ldr	r3, [pc, #48]	; (8004bac <HAL_InitTick+0xa8>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b7e:	4b0b      	ldr	r3, [pc, #44]	; (8004bac <HAL_InitTick+0xa8>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004b84:	4809      	ldr	r0, [pc, #36]	; (8004bac <HAL_InitTick+0xa8>)
 8004b86:	f004 fdb2 	bl	80096ee <HAL_TIM_Base_Init>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d104      	bne.n	8004b9a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004b90:	4806      	ldr	r0, [pc, #24]	; (8004bac <HAL_InitTick+0xa8>)
 8004b92:	f004 fdd7 	bl	8009744 <HAL_TIM_Base_Start_IT>
 8004b96:	4603      	mov	r3, r0
 8004b98:	e000      	b.n	8004b9c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3730      	adds	r7, #48	; 0x30
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40023800 	.word	0x40023800
 8004ba8:	431bde83 	.word	0x431bde83
 8004bac:	20008d28 	.word	0x20008d28
 8004bb0:	40001000 	.word	0x40001000

08004bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004bb8:	e7fe      	b.n	8004bb8 <NMI_Handler+0x4>

08004bba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bbe:	e7fe      	b.n	8004bbe <HardFault_Handler+0x4>

08004bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bc4:	e7fe      	b.n	8004bc4 <MemManage_Handler+0x4>

08004bc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bca:	e7fe      	b.n	8004bca <BusFault_Handler+0x4>

08004bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bd0:	e7fe      	b.n	8004bd0 <UsageFault_Handler+0x4>

08004bd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bd6:	bf00      	nop
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004be4:	4802      	ldr	r0, [pc, #8]	; (8004bf0 <USART1_IRQHandler+0x10>)
 8004be6:	f005 fffd 	bl	800abe4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004bea:	bf00      	nop
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	200089e4 	.word	0x200089e4

08004bf4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004bf8:	4803      	ldr	r0, [pc, #12]	; (8004c08 <TIM6_DAC_IRQHandler+0x14>)
 8004bfa:	f000 fdbf 	bl	800577c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004bfe:	4803      	ldr	r0, [pc, #12]	; (8004c0c <TIM6_DAC_IRQHandler+0x18>)
 8004c00:	f004 fdff 	bl	8009802 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c04:	bf00      	nop
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	20008a64 	.word	0x20008a64
 8004c0c:	20008d28 	.word	0x20008d28

08004c10 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8004c14:	4802      	ldr	r0, [pc, #8]	; (8004c20 <UART7_IRQHandler+0x10>)
 8004c16:	f005 ffe5 	bl	800abe4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20008714 	.word	0x20008714

08004c24 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004c28:	4802      	ldr	r0, [pc, #8]	; (8004c34 <LTDC_IRQHandler+0x10>)
 8004c2a:	f002 fc23 	bl	8007474 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	200088a0 	.word	0x200088a0

08004c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c40:	4a14      	ldr	r2, [pc, #80]	; (8004c94 <_sbrk+0x5c>)
 8004c42:	4b15      	ldr	r3, [pc, #84]	; (8004c98 <_sbrk+0x60>)
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c4c:	4b13      	ldr	r3, [pc, #76]	; (8004c9c <_sbrk+0x64>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d102      	bne.n	8004c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c54:	4b11      	ldr	r3, [pc, #68]	; (8004c9c <_sbrk+0x64>)
 8004c56:	4a12      	ldr	r2, [pc, #72]	; (8004ca0 <_sbrk+0x68>)
 8004c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c5a:	4b10      	ldr	r3, [pc, #64]	; (8004c9c <_sbrk+0x64>)
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4413      	add	r3, r2
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d207      	bcs.n	8004c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c68:	f009 fa4a 	bl	800e100 <__errno>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	230c      	movs	r3, #12
 8004c70:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004c72:	f04f 33ff 	mov.w	r3, #4294967295
 8004c76:	e009      	b.n	8004c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c78:	4b08      	ldr	r3, [pc, #32]	; (8004c9c <_sbrk+0x64>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c7e:	4b07      	ldr	r3, [pc, #28]	; (8004c9c <_sbrk+0x64>)
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4413      	add	r3, r2
 8004c86:	4a05      	ldr	r2, [pc, #20]	; (8004c9c <_sbrk+0x64>)
 8004c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3718      	adds	r7, #24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	20050000 	.word	0x20050000
 8004c98:	00000400 	.word	0x00000400
 8004c9c:	20000504 	.word	0x20000504
 8004ca0:	20008d70 	.word	0x20008d70

08004ca4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ca8:	4b08      	ldr	r3, [pc, #32]	; (8004ccc <SystemInit+0x28>)
 8004caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cae:	4a07      	ldr	r2, [pc, #28]	; (8004ccc <SystemInit+0x28>)
 8004cb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004cb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004cb8:	4b04      	ldr	r3, [pc, #16]	; (8004ccc <SystemInit+0x28>)
 8004cba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004cbe:	609a      	str	r2, [r3, #8]
#endif
}
 8004cc0:	bf00      	nop
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	e000ed00 	.word	0xe000ed00

08004cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004cd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004cd6:	e003      	b.n	8004ce0 <LoopCopyDataInit>

08004cd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004cd8:	4b0c      	ldr	r3, [pc, #48]	; (8004d0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004cda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004cdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004cde:	3104      	adds	r1, #4

08004ce0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004ce0:	480b      	ldr	r0, [pc, #44]	; (8004d10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004ce2:	4b0c      	ldr	r3, [pc, #48]	; (8004d14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004ce4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004ce6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004ce8:	d3f6      	bcc.n	8004cd8 <CopyDataInit>
  ldr  r2, =_sbss
 8004cea:	4a0b      	ldr	r2, [pc, #44]	; (8004d18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004cec:	e002      	b.n	8004cf4 <LoopFillZerobss>

08004cee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004cee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004cf0:	f842 3b04 	str.w	r3, [r2], #4

08004cf4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004cf4:	4b09      	ldr	r3, [pc, #36]	; (8004d1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004cf6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004cf8:	d3f9      	bcc.n	8004cee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004cfa:	f7ff ffd3 	bl	8004ca4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004cfe:	f009 fa05 	bl	800e10c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d02:	f7fb fe65 	bl	80009d0 <main>
  bx  lr    
 8004d06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004d08:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004d0c:	08010a68 	.word	0x08010a68
  ldr  r0, =_sdata
 8004d10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004d14:	200000c0 	.word	0x200000c0
  ldr  r2, =_sbss
 8004d18:	200000c0 	.word	0x200000c0
  ldr  r3, = _ebss
 8004d1c:	20008d70 	.word	0x20008d70

08004d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d20:	e7fe      	b.n	8004d20 <ADC_IRQHandler>

08004d22 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d26:	2003      	movs	r0, #3
 8004d28:	f000 fcd1 	bl	80056ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	f7ff fee9 	bl	8004b04 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004d32:	f7ff f9cb 	bl	80040cc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d40:	4b06      	ldr	r3, [pc, #24]	; (8004d5c <HAL_IncTick+0x20>)
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	4b06      	ldr	r3, [pc, #24]	; (8004d60 <HAL_IncTick+0x24>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	4a04      	ldr	r2, [pc, #16]	; (8004d60 <HAL_IncTick+0x24>)
 8004d4e:	6013      	str	r3, [r2, #0]
}
 8004d50:	bf00      	nop
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	20000054 	.word	0x20000054
 8004d60:	20008d68 	.word	0x20008d68

08004d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0
  return uwTick;
 8004d68:	4b03      	ldr	r3, [pc, #12]	; (8004d78 <HAL_GetTick+0x14>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	20008d68 	.word	0x20008d68

08004d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d84:	f7ff ffee 	bl	8004d64 <HAL_GetTick>
 8004d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d005      	beq.n	8004da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d96:	4b09      	ldr	r3, [pc, #36]	; (8004dbc <HAL_Delay+0x40>)
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	4413      	add	r3, r2
 8004da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004da2:	bf00      	nop
 8004da4:	f7ff ffde 	bl	8004d64 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d8f7      	bhi.n	8004da4 <HAL_Delay+0x28>
  {
  }
}
 8004db4:	bf00      	nop
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	20000054 	.word	0x20000054

08004dc0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e031      	b.n	8004e3a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7ff f99c 	bl	800411c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df6:	f003 0310 	and.w	r3, r3, #16
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d116      	bne.n	8004e2c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e02:	4b10      	ldr	r3, [pc, #64]	; (8004e44 <HAL_ADC_Init+0x84>)
 8004e04:	4013      	ands	r3, r2
 8004e06:	f043 0202 	orr.w	r2, r3, #2
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fab6 	bl	8005380 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	f023 0303 	bic.w	r3, r3, #3
 8004e22:	f043 0201 	orr.w	r2, r3, #1
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	641a      	str	r2, [r3, #64]	; 0x40
 8004e2a:	e001      	b.n	8004e30 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	ffffeefd 	.word	0xffffeefd

08004e48 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d101      	bne.n	8004e62 <HAL_ADC_Start+0x1a>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	e0a0      	b.n	8004fa4 <HAL_ADC_Start+0x15c>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d018      	beq.n	8004eaa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689a      	ldr	r2, [r3, #8]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f042 0201 	orr.w	r2, r2, #1
 8004e86:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004e88:	4b49      	ldr	r3, [pc, #292]	; (8004fb0 <HAL_ADC_Start+0x168>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a49      	ldr	r2, [pc, #292]	; (8004fb4 <HAL_ADC_Start+0x16c>)
 8004e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e92:	0c9a      	lsrs	r2, r3, #18
 8004e94:	4613      	mov	r3, r2
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	4413      	add	r3, r2
 8004e9a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004e9c:	e002      	b.n	8004ea4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1f9      	bne.n	8004e9e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d174      	bne.n	8004fa2 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ebc:	4b3e      	ldr	r3, [pc, #248]	; (8004fb8 <HAL_ADC_Start+0x170>)
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004ede:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ef2:	d106      	bne.n	8004f02 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ef8:	f023 0206 	bic.w	r2, r3, #6
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	645a      	str	r2, [r3, #68]	; 0x44
 8004f00:	e002      	b.n	8004f08 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004f18:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004f1a:	4b28      	ldr	r3, [pc, #160]	; (8004fbc <HAL_ADC_Start+0x174>)
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f003 031f 	and.w	r3, r3, #31
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10f      	bne.n	8004f46 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d136      	bne.n	8004fa2 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689a      	ldr	r2, [r3, #8]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f42:	609a      	str	r2, [r3, #8]
 8004f44:	e02d      	b.n	8004fa2 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a1d      	ldr	r2, [pc, #116]	; (8004fc0 <HAL_ADC_Start+0x178>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d10e      	bne.n	8004f6e <HAL_ADC_Start+0x126>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d107      	bne.n	8004f6e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004f6c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004f6e:	4b13      	ldr	r3, [pc, #76]	; (8004fbc <HAL_ADC_Start+0x174>)
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f003 0310 	and.w	r3, r3, #16
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d113      	bne.n	8004fa2 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a11      	ldr	r2, [pc, #68]	; (8004fc4 <HAL_ADC_Start+0x17c>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d10e      	bne.n	8004fa2 <HAL_ADC_Start+0x15a>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d107      	bne.n	8004fa2 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004fa0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr
 8004fb0:	2000004c 	.word	0x2000004c
 8004fb4:	431bde83 	.word	0x431bde83
 8004fb8:	fffff8fe 	.word	0xfffff8fe
 8004fbc:	40012300 	.word	0x40012300
 8004fc0:	40012000 	.word	0x40012000
 8004fc4:	40012200 	.word	0x40012200

08004fc8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe4:	d113      	bne.n	800500e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004ff0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ff4:	d10b      	bne.n	800500e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffa:	f043 0220 	orr.w	r2, r3, #32
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e05c      	b.n	80050c8 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800500e:	f7ff fea9 	bl	8004d64 <HAL_GetTick>
 8005012:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005014:	e01a      	b.n	800504c <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501c:	d016      	beq.n	800504c <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d007      	beq.n	8005034 <HAL_ADC_PollForConversion+0x6c>
 8005024:	f7ff fe9e 	bl	8004d64 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	683a      	ldr	r2, [r7, #0]
 8005030:	429a      	cmp	r2, r3
 8005032:	d20b      	bcs.n	800504c <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	f043 0204 	orr.w	r2, r3, #4
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e03d      	b.n	80050c8 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b02      	cmp	r3, #2
 8005058:	d1dd      	bne.n	8005016 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f06f 0212 	mvn.w	r2, #18
 8005062:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d123      	bne.n	80050c6 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005082:	2b00      	cmp	r3, #0
 8005084:	d11f      	bne.n	80050c6 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005090:	2b00      	cmp	r3, #0
 8005092:	d006      	beq.n	80050a2 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d111      	bne.n	80050c6 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d105      	bne.n	80050c6 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f043 0201 	orr.w	r2, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80050de:	4618      	mov	r0, r3
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
	...

080050ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80050f6:	2300      	movs	r3, #0
 80050f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005100:	2b01      	cmp	r3, #1
 8005102:	d101      	bne.n	8005108 <HAL_ADC_ConfigChannel+0x1c>
 8005104:	2302      	movs	r3, #2
 8005106:	e12a      	b.n	800535e <HAL_ADC_ConfigChannel+0x272>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b09      	cmp	r3, #9
 8005116:	d93a      	bls.n	800518e <HAL_ADC_ConfigChannel+0xa2>
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005120:	d035      	beq.n	800518e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68d9      	ldr	r1, [r3, #12]
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	b29b      	uxth	r3, r3
 800512e:	461a      	mov	r2, r3
 8005130:	4613      	mov	r3, r2
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	4413      	add	r3, r2
 8005136:	3b1e      	subs	r3, #30
 8005138:	2207      	movs	r2, #7
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43da      	mvns	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	400a      	ands	r2, r1
 8005146:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a87      	ldr	r2, [pc, #540]	; (800536c <HAL_ADC_ConfigChannel+0x280>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d10a      	bne.n	8005168 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68d9      	ldr	r1, [r3, #12]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	061a      	lsls	r2, r3, #24
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	430a      	orrs	r2, r1
 8005164:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005166:	e035      	b.n	80051d4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68d9      	ldr	r1, [r3, #12]
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	689a      	ldr	r2, [r3, #8]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	b29b      	uxth	r3, r3
 8005178:	4618      	mov	r0, r3
 800517a:	4603      	mov	r3, r0
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	4403      	add	r3, r0
 8005180:	3b1e      	subs	r3, #30
 8005182:	409a      	lsls	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800518c:	e022      	b.n	80051d4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6919      	ldr	r1, [r3, #16]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	b29b      	uxth	r3, r3
 800519a:	461a      	mov	r2, r3
 800519c:	4613      	mov	r3, r2
 800519e:	005b      	lsls	r3, r3, #1
 80051a0:	4413      	add	r3, r2
 80051a2:	2207      	movs	r2, #7
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	43da      	mvns	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	400a      	ands	r2, r1
 80051b0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	6919      	ldr	r1, [r3, #16]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	689a      	ldr	r2, [r3, #8]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	4618      	mov	r0, r3
 80051c4:	4603      	mov	r3, r0
 80051c6:	005b      	lsls	r3, r3, #1
 80051c8:	4403      	add	r3, r0
 80051ca:	409a      	lsls	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d824      	bhi.n	8005226 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	3b05      	subs	r3, #5
 80051ee:	221f      	movs	r2, #31
 80051f0:	fa02 f303 	lsl.w	r3, r2, r3
 80051f4:	43da      	mvns	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	400a      	ands	r2, r1
 80051fc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	b29b      	uxth	r3, r3
 800520a:	4618      	mov	r0, r3
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685a      	ldr	r2, [r3, #4]
 8005210:	4613      	mov	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	3b05      	subs	r3, #5
 8005218:	fa00 f203 	lsl.w	r2, r0, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	430a      	orrs	r2, r1
 8005222:	635a      	str	r2, [r3, #52]	; 0x34
 8005224:	e04c      	b.n	80052c0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2b0c      	cmp	r3, #12
 800522c:	d824      	bhi.n	8005278 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685a      	ldr	r2, [r3, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	3b23      	subs	r3, #35	; 0x23
 8005240:	221f      	movs	r2, #31
 8005242:	fa02 f303 	lsl.w	r3, r2, r3
 8005246:	43da      	mvns	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	400a      	ands	r2, r1
 800524e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	b29b      	uxth	r3, r3
 800525c:	4618      	mov	r0, r3
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685a      	ldr	r2, [r3, #4]
 8005262:	4613      	mov	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4413      	add	r3, r2
 8005268:	3b23      	subs	r3, #35	; 0x23
 800526a:	fa00 f203 	lsl.w	r2, r0, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	631a      	str	r2, [r3, #48]	; 0x30
 8005276:	e023      	b.n	80052c0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685a      	ldr	r2, [r3, #4]
 8005282:	4613      	mov	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	3b41      	subs	r3, #65	; 0x41
 800528a:	221f      	movs	r2, #31
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	43da      	mvns	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	400a      	ands	r2, r1
 8005298:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	4618      	mov	r0, r3
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	4613      	mov	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	4413      	add	r3, r2
 80052b2:	3b41      	subs	r3, #65	; 0x41
 80052b4:	fa00 f203 	lsl.w	r2, r0, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	430a      	orrs	r2, r1
 80052be:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2a      	ldr	r2, [pc, #168]	; (8005370 <HAL_ADC_ConfigChannel+0x284>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d10a      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x1f4>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052d2:	d105      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80052d4:	4b27      	ldr	r3, [pc, #156]	; (8005374 <HAL_ADC_ConfigChannel+0x288>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	4a26      	ldr	r2, [pc, #152]	; (8005374 <HAL_ADC_ConfigChannel+0x288>)
 80052da:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80052de:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a22      	ldr	r2, [pc, #136]	; (8005370 <HAL_ADC_ConfigChannel+0x284>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d109      	bne.n	80052fe <HAL_ADC_ConfigChannel+0x212>
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b12      	cmp	r3, #18
 80052f0:	d105      	bne.n	80052fe <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80052f2:	4b20      	ldr	r3, [pc, #128]	; (8005374 <HAL_ADC_ConfigChannel+0x288>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	4a1f      	ldr	r2, [pc, #124]	; (8005374 <HAL_ADC_ConfigChannel+0x288>)
 80052f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80052fc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a1b      	ldr	r2, [pc, #108]	; (8005370 <HAL_ADC_ConfigChannel+0x284>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d125      	bne.n	8005354 <HAL_ADC_ConfigChannel+0x268>
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a17      	ldr	r2, [pc, #92]	; (800536c <HAL_ADC_ConfigChannel+0x280>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d003      	beq.n	800531a <HAL_ADC_ConfigChannel+0x22e>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b11      	cmp	r3, #17
 8005318:	d11c      	bne.n	8005354 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800531a:	4b16      	ldr	r3, [pc, #88]	; (8005374 <HAL_ADC_ConfigChannel+0x288>)
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	4a15      	ldr	r2, [pc, #84]	; (8005374 <HAL_ADC_ConfigChannel+0x288>)
 8005320:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005324:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a10      	ldr	r2, [pc, #64]	; (800536c <HAL_ADC_ConfigChannel+0x280>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d111      	bne.n	8005354 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005330:	4b11      	ldr	r3, [pc, #68]	; (8005378 <HAL_ADC_ConfigChannel+0x28c>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a11      	ldr	r2, [pc, #68]	; (800537c <HAL_ADC_ConfigChannel+0x290>)
 8005336:	fba2 2303 	umull	r2, r3, r2, r3
 800533a:	0c9a      	lsrs	r2, r3, #18
 800533c:	4613      	mov	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4413      	add	r3, r2
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005346:	e002      	b.n	800534e <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	3b01      	subs	r3, #1
 800534c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1f9      	bne.n	8005348 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	10000012 	.word	0x10000012
 8005370:	40012000 	.word	0x40012000
 8005374:	40012300 	.word	0x40012300
 8005378:	2000004c 	.word	0x2000004c
 800537c:	431bde83 	.word	0x431bde83

08005380 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005388:	4b78      	ldr	r3, [pc, #480]	; (800556c <ADC_Init+0x1ec>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	4a77      	ldr	r2, [pc, #476]	; (800556c <ADC_Init+0x1ec>)
 800538e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005392:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005394:	4b75      	ldr	r3, [pc, #468]	; (800556c <ADC_Init+0x1ec>)
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	4973      	ldr	r1, [pc, #460]	; (800556c <ADC_Init+0x1ec>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6859      	ldr	r1, [r3, #4]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	021a      	lsls	r2, r3, #8
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80053d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6859      	ldr	r1, [r3, #4]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689a      	ldr	r2, [r3, #8]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6899      	ldr	r1, [r3, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	4a58      	ldr	r2, [pc, #352]	; (8005570 <ADC_Init+0x1f0>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d022      	beq.n	800545a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005422:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6899      	ldr	r1, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005444:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6899      	ldr	r1, [r3, #8]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	609a      	str	r2, [r3, #8]
 8005458:	e00f      	b.n	800547a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005468:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005478:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0202 	bic.w	r2, r2, #2
 8005488:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6899      	ldr	r1, [r3, #8]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	005a      	lsls	r2, r3, #1
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01b      	beq.n	80054e0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80054c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6859      	ldr	r1, [r3, #4]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	3b01      	subs	r3, #1
 80054d4:	035a      	lsls	r2, r3, #13
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	e007      	b.n	80054f0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80054fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	3b01      	subs	r3, #1
 800550c:	051a      	lsls	r2, r3, #20
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005524:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6899      	ldr	r1, [r3, #8]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005532:	025a      	lsls	r2, r3, #9
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800554a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6899      	ldr	r1, [r3, #8]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	029a      	lsls	r2, r3, #10
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	609a      	str	r2, [r3, #8]
}
 8005560:	bf00      	nop
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	40012300 	.word	0x40012300
 8005570:	0f000001 	.word	0x0f000001

08005574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f003 0307 	and.w	r3, r3, #7
 8005582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005584:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <__NVIC_SetPriorityGrouping+0x40>)
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005590:	4013      	ands	r3, r2
 8005592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800559c:	4b06      	ldr	r3, [pc, #24]	; (80055b8 <__NVIC_SetPriorityGrouping+0x44>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055a2:	4a04      	ldr	r2, [pc, #16]	; (80055b4 <__NVIC_SetPriorityGrouping+0x40>)
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	60d3      	str	r3, [r2, #12]
}
 80055a8:	bf00      	nop
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	e000ed00 	.word	0xe000ed00
 80055b8:	05fa0000 	.word	0x05fa0000

080055bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055c0:	4b04      	ldr	r3, [pc, #16]	; (80055d4 <__NVIC_GetPriorityGrouping+0x18>)
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	0a1b      	lsrs	r3, r3, #8
 80055c6:	f003 0307 	and.w	r3, r3, #7
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr
 80055d4:	e000ed00 	.word	0xe000ed00

080055d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	db0b      	blt.n	8005602 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	f003 021f 	and.w	r2, r3, #31
 80055f0:	4907      	ldr	r1, [pc, #28]	; (8005610 <__NVIC_EnableIRQ+0x38>)
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	095b      	lsrs	r3, r3, #5
 80055f8:	2001      	movs	r0, #1
 80055fa:	fa00 f202 	lsl.w	r2, r0, r2
 80055fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005602:	bf00      	nop
 8005604:	370c      	adds	r7, #12
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	e000e100 	.word	0xe000e100

08005614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	6039      	str	r1, [r7, #0]
 800561e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005624:	2b00      	cmp	r3, #0
 8005626:	db0a      	blt.n	800563e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	b2da      	uxtb	r2, r3
 800562c:	490c      	ldr	r1, [pc, #48]	; (8005660 <__NVIC_SetPriority+0x4c>)
 800562e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005632:	0112      	lsls	r2, r2, #4
 8005634:	b2d2      	uxtb	r2, r2
 8005636:	440b      	add	r3, r1
 8005638:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800563c:	e00a      	b.n	8005654 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	b2da      	uxtb	r2, r3
 8005642:	4908      	ldr	r1, [pc, #32]	; (8005664 <__NVIC_SetPriority+0x50>)
 8005644:	79fb      	ldrb	r3, [r7, #7]
 8005646:	f003 030f 	and.w	r3, r3, #15
 800564a:	3b04      	subs	r3, #4
 800564c:	0112      	lsls	r2, r2, #4
 800564e:	b2d2      	uxtb	r2, r2
 8005650:	440b      	add	r3, r1
 8005652:	761a      	strb	r2, [r3, #24]
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	e000e100 	.word	0xe000e100
 8005664:	e000ed00 	.word	0xe000ed00

08005668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005668:	b480      	push	{r7}
 800566a:	b089      	sub	sp, #36	; 0x24
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f003 0307 	and.w	r3, r3, #7
 800567a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	f1c3 0307 	rsb	r3, r3, #7
 8005682:	2b04      	cmp	r3, #4
 8005684:	bf28      	it	cs
 8005686:	2304      	movcs	r3, #4
 8005688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	3304      	adds	r3, #4
 800568e:	2b06      	cmp	r3, #6
 8005690:	d902      	bls.n	8005698 <NVIC_EncodePriority+0x30>
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	3b03      	subs	r3, #3
 8005696:	e000      	b.n	800569a <NVIC_EncodePriority+0x32>
 8005698:	2300      	movs	r3, #0
 800569a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800569c:	f04f 32ff 	mov.w	r2, #4294967295
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	fa02 f303 	lsl.w	r3, r2, r3
 80056a6:	43da      	mvns	r2, r3
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	401a      	ands	r2, r3
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056b0:	f04f 31ff 	mov.w	r1, #4294967295
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ba:	43d9      	mvns	r1, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056c0:	4313      	orrs	r3, r2
         );
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3724      	adds	r7, #36	; 0x24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr

080056ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b082      	sub	sp, #8
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7ff ff4c 	bl	8005574 <__NVIC_SetPriorityGrouping>
}
 80056dc:	bf00      	nop
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	4603      	mov	r3, r0
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
 80056f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80056f2:	2300      	movs	r3, #0
 80056f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056f6:	f7ff ff61 	bl	80055bc <__NVIC_GetPriorityGrouping>
 80056fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	68b9      	ldr	r1, [r7, #8]
 8005700:	6978      	ldr	r0, [r7, #20]
 8005702:	f7ff ffb1 	bl	8005668 <NVIC_EncodePriority>
 8005706:	4602      	mov	r2, r0
 8005708:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800570c:	4611      	mov	r1, r2
 800570e:	4618      	mov	r0, r3
 8005710:	f7ff ff80 	bl	8005614 <__NVIC_SetPriority>
}
 8005714:	bf00      	nop
 8005716:	3718      	adds	r7, #24
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	4603      	mov	r3, r0
 8005724:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572a:	4618      	mov	r0, r3
 800572c:	f7ff ff54 	bl	80055d8 <__NVIC_EnableIRQ>
}
 8005730:	bf00      	nop
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e014      	b.n	8005774 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	791b      	ldrb	r3, [r3, #4]
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b00      	cmp	r3, #0
 8005752:	d105      	bne.n	8005760 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fe fd4c 	bl	80041f8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800578a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800578e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005792:	d118      	bne.n	80057c6 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2204      	movs	r2, #4
 8005798:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f043 0201 	orr.w	r2, r3, #1
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057be:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f825 	bl	8005810 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057d4:	d118      	bne.n	8005808 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2204      	movs	r2, #4
 80057da:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	f043 0202 	orr.w	r2, r3, #2
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80057f0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005800:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 f85b 	bl	80058be <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8005808:	bf00      	nop
 800580a:	3708      	adds	r7, #8
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005824:	b480      	push	{r7}
 8005826:	b087      	sub	sp, #28
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8005830:	2300      	movs	r3, #0
 8005832:	617b      	str	r3, [r7, #20]
 8005834:	2300      	movs	r3, #0
 8005836:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	795b      	ldrb	r3, [r3, #5]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <HAL_DAC_ConfigChannel+0x20>
 8005840:	2302      	movs	r3, #2
 8005842:	e036      	b.n	80058b2 <HAL_DAC_ConfigChannel+0x8e>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2201      	movs	r2, #1
 8005848:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2202      	movs	r2, #2
 800584e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005858:	f640 72fe 	movw	r2, #4094	; 0xffe
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	43db      	mvns	r3, r3
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	4013      	ands	r3, r2
 8005868:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	4313      	orrs	r3, r2
 8005874:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	fa02 f303 	lsl.w	r3, r2, r3
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	697a      	ldr	r2, [r7, #20]
 800588a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6819      	ldr	r1, [r3, #0]
 8005892:	22c0      	movs	r2, #192	; 0xc0
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	43da      	mvns	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	400a      	ands	r2, r1
 80058a2:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2201      	movs	r2, #1
 80058a8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	371c      	adds	r7, #28
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80058dc:	2300      	movs	r3, #0
 80058de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80058e0:	f7ff fa40 	bl	8004d64 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d101      	bne.n	80058f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e099      	b.n	8005a24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0201 	bic.w	r2, r2, #1
 800590e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005910:	e00f      	b.n	8005932 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005912:	f7ff fa27 	bl	8004d64 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	2b05      	cmp	r3, #5
 800591e:	d908      	bls.n	8005932 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2220      	movs	r2, #32
 8005924:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2203      	movs	r2, #3
 800592a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e078      	b.n	8005a24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e8      	bne.n	8005912 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	4b38      	ldr	r3, [pc, #224]	; (8005a2c <HAL_DMA_Init+0x158>)
 800594c:	4013      	ands	r3, r2
 800594e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800595e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800596a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005976:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005988:	2b04      	cmp	r3, #4
 800598a:	d107      	bne.n	800599c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005994:	4313      	orrs	r3, r2
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	4313      	orrs	r3, r2
 800599a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f023 0307 	bic.w	r3, r3, #7
 80059b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d117      	bne.n	80059f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00e      	beq.n	80059f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 f8df 	bl	8005b9c <DMA_CheckFifoParam>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d008      	beq.n	80059f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2240      	movs	r2, #64	; 0x40
 80059e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80059f2:	2301      	movs	r3, #1
 80059f4:	e016      	b.n	8005a24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f896 	bl	8005b30 <DMA_CalcBaseAndBitshift>
 8005a04:	4603      	mov	r3, r0
 8005a06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a0c:	223f      	movs	r2, #63	; 0x3f
 8005a0e:	409a      	lsls	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	f010803f 	.word	0xf010803f

08005a30 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e050      	b.n	8005ae4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d101      	bne.n	8005a52 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005a4e:	2302      	movs	r3, #2
 8005a50:	e048      	b.n	8005ae4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0201 	bic.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2200      	movs	r2, #0
 8005a68:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2200      	movs	r2, #0
 8005a78:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2200      	movs	r2, #0
 8005a88:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2221      	movs	r2, #33	; 0x21
 8005a90:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f84c 	bl	8005b30 <DMA_CalcBaseAndBitshift>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aa0:	223f      	movs	r2, #63	; 0x3f
 8005aa2:	409a      	lsls	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d004      	beq.n	8005b0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2280      	movs	r2, #128	; 0x80
 8005b04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e00c      	b.n	8005b24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2205      	movs	r2, #5
 8005b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0201 	bic.w	r2, r2, #1
 8005b20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	3b10      	subs	r3, #16
 8005b40:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <DMA_CalcBaseAndBitshift+0x60>)
 8005b42:	fba2 2303 	umull	r2, r3, r2, r3
 8005b46:	091b      	lsrs	r3, r3, #4
 8005b48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b4a:	4a12      	ldr	r2, [pc, #72]	; (8005b94 <DMA_CalcBaseAndBitshift+0x64>)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	4413      	add	r3, r2
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b03      	cmp	r3, #3
 8005b5c:	d908      	bls.n	8005b70 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	461a      	mov	r2, r3
 8005b64:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <DMA_CalcBaseAndBitshift+0x68>)
 8005b66:	4013      	ands	r3, r2
 8005b68:	1d1a      	adds	r2, r3, #4
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	659a      	str	r2, [r3, #88]	; 0x58
 8005b6e:	e006      	b.n	8005b7e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	461a      	mov	r2, r3
 8005b76:	4b08      	ldr	r3, [pc, #32]	; (8005b98 <DMA_CalcBaseAndBitshift+0x68>)
 8005b78:	4013      	ands	r3, r2
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	aaaaaaab 	.word	0xaaaaaaab
 8005b94:	08010a1c 	.word	0x08010a1c
 8005b98:	fffffc00 	.word	0xfffffc00

08005b9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d11f      	bne.n	8005bf6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b03      	cmp	r3, #3
 8005bba:	d855      	bhi.n	8005c68 <DMA_CheckFifoParam+0xcc>
 8005bbc:	a201      	add	r2, pc, #4	; (adr r2, 8005bc4 <DMA_CheckFifoParam+0x28>)
 8005bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc2:	bf00      	nop
 8005bc4:	08005bd5 	.word	0x08005bd5
 8005bc8:	08005be7 	.word	0x08005be7
 8005bcc:	08005bd5 	.word	0x08005bd5
 8005bd0:	08005c69 	.word	0x08005c69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d045      	beq.n	8005c6c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005be4:	e042      	b.n	8005c6c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005bee:	d13f      	bne.n	8005c70 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bf4:	e03c      	b.n	8005c70 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bfe:	d121      	bne.n	8005c44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	2b03      	cmp	r3, #3
 8005c04:	d836      	bhi.n	8005c74 <DMA_CheckFifoParam+0xd8>
 8005c06:	a201      	add	r2, pc, #4	; (adr r2, 8005c0c <DMA_CheckFifoParam+0x70>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005c1d 	.word	0x08005c1d
 8005c10:	08005c23 	.word	0x08005c23
 8005c14:	08005c1d 	.word	0x08005c1d
 8005c18:	08005c35 	.word	0x08005c35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c20:	e02f      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d024      	beq.n	8005c78 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c32:	e021      	b.n	8005c78 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c3c:	d11e      	bne.n	8005c7c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c42:	e01b      	b.n	8005c7c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d902      	bls.n	8005c50 <DMA_CheckFifoParam+0xb4>
 8005c4a:	2b03      	cmp	r3, #3
 8005c4c:	d003      	beq.n	8005c56 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005c4e:	e018      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	73fb      	strb	r3, [r7, #15]
      break;
 8005c54:	e015      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00e      	beq.n	8005c80 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	73fb      	strb	r3, [r7, #15]
      break;
 8005c66:	e00b      	b.n	8005c80 <DMA_CheckFifoParam+0xe4>
      break;
 8005c68:	bf00      	nop
 8005c6a:	e00a      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;
 8005c6c:	bf00      	nop
 8005c6e:	e008      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;
 8005c70:	bf00      	nop
 8005c72:	e006      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;
 8005c74:	bf00      	nop
 8005c76:	e004      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;
 8005c78:	bf00      	nop
 8005c7a:	e002      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;   
 8005c7c:	bf00      	nop
 8005c7e:	e000      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;
 8005c80:	bf00      	nop
    }
  } 
  
  return status; 
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b082      	sub	sp, #8
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d101      	bne.n	8005ca2 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e039      	b.n	8005d16 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d106      	bne.n	8005cbc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7fe fae6 	bl	8004288 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce0:	f023 0107 	bic.w	r1, r3, #7
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cf6:	4b0a      	ldr	r3, [pc, #40]	; (8005d20 <HAL_DMA2D_Init+0x90>)
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	68d1      	ldr	r1, [r2, #12]
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	6812      	ldr	r2, [r2, #0]
 8005d02:	430b      	orrs	r3, r1
 8005d04:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	ffffc000 	.word	0xffffc000

08005d24 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af02      	add	r7, sp, #8
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
 8005d30:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d101      	bne.n	8005d40 <HAL_DMA2D_Start+0x1c>
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	e018      	b.n	8005d72 <HAL_DMA2D_Start+0x4e>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	68b9      	ldr	r1, [r7, #8]
 8005d5a:	68f8      	ldr	r0, [r7, #12]
 8005d5c:	f000 f988 	bl	8006070 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b086      	sub	sp, #24
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d056      	beq.n	8005e44 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8005d96:	f7fe ffe5 	bl	8004d64 <HAL_GetTick>
 8005d9a:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005d9c:	e04b      	b.n	8005e36 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d023      	beq.n	8005df8 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d005      	beq.n	8005dc6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dbe:	f043 0202 	orr.w	r2, r3, #2
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f003 0301 	and.w	r3, r3, #1
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d005      	beq.n	8005ddc <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd4:	f043 0201 	orr.w	r2, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2221      	movs	r2, #33	; 0x21
 8005de2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2204      	movs	r2, #4
 8005de8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e0a5      	b.n	8005f44 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfe:	d01a      	beq.n	8005e36 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005e00:	f7fe ffb0 	bl	8004d64 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d302      	bcc.n	8005e16 <HAL_DMA2D_PollForTransfer+0x9c>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10f      	bne.n	8005e36 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e1a:	f043 0220 	orr.w	r2, r3, #32
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2203      	movs	r2, #3
 8005e26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e086      	b.n	8005f44 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0ac      	beq.n	8005d9e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	f003 0320 	and.w	r3, r3, #32
 8005e4e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e56:	f003 0320 	and.w	r3, r3, #32
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d061      	beq.n	8005f2a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e66:	f7fe ff7d 	bl	8004d64 <HAL_GetTick>
 8005e6a:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005e6c:	e056      	b.n	8005f1c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d02e      	beq.n	8005ede <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f003 0308 	and.w	r3, r3, #8
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d005      	beq.n	8005e96 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8e:	f043 0204 	orr.w	r2, r3, #4
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f003 0320 	and.w	r3, r3, #32
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d005      	beq.n	8005eac <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea4:	f043 0202 	orr.w	r2, r3, #2
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d005      	beq.n	8005ec2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eba:	f043 0201 	orr.w	r2, r3, #1
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2229      	movs	r2, #41	; 0x29
 8005ec8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2204      	movs	r2, #4
 8005ece:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e032      	b.n	8005f44 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee4:	d01a      	beq.n	8005f1c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005ee6:	f7fe ff3d 	bl	8004d64 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d302      	bcc.n	8005efc <HAL_DMA2D_PollForTransfer+0x182>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10f      	bne.n	8005f1c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f00:	f043 0220 	orr.w	r2, r3, #32
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2203      	movs	r2, #3
 8005f0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e013      	b.n	8005f44 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f003 0310 	and.w	r3, r3, #16
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d0a1      	beq.n	8005e6e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2212      	movs	r2, #18
 8005f30:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3718      	adds	r7, #24
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_DMA2D_ConfigLayer+0x20>
 8005f68:	2302      	movs	r3, #2
 8005f6a:	e079      	b.n	8006060 <HAL_DMA2D_ConfigLayer+0x114>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	3318      	adds	r3, #24
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	4413      	add	r3, r2
 8005f86:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	041b      	lsls	r3, r3, #16
 8005f92:	4313      	orrs	r3, r2
 8005f94:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005f96:	4b35      	ldr	r3, [pc, #212]	; (800606c <HAL_DMA2D_ConfigLayer+0x120>)
 8005f98:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	2b0a      	cmp	r3, #10
 8005fa0:	d003      	beq.n	8005faa <HAL_DMA2D_ConfigLayer+0x5e>
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2b09      	cmp	r3, #9
 8005fa8:	d107      	bne.n	8005fba <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]
 8005fb8:	e005      	b.n	8005fc6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	061b      	lsls	r3, r3, #24
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d120      	bne.n	800600e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	ea02 0103 	and.w	r1, r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	430a      	orrs	r2, r1
 8005fe2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	6812      	ldr	r2, [r2, #0]
 8005fec:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	2b0a      	cmp	r3, #10
 8005ff4:	d003      	beq.n	8005ffe <HAL_DMA2D_ConfigLayer+0xb2>
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b09      	cmp	r3, #9
 8005ffc:	d127      	bne.n	800604e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	68da      	ldr	r2, [r3, #12]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800600a:	629a      	str	r2, [r3, #40]	; 0x28
 800600c:	e01f      	b.n	800604e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69da      	ldr	r2, [r3, #28]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	43db      	mvns	r3, r3
 8006018:	ea02 0103 	and.w	r1, r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	430a      	orrs	r2, r1
 8006024:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	6812      	ldr	r2, [r2, #0]
 800602e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	2b0a      	cmp	r3, #10
 8006036:	d003      	beq.n	8006040 <HAL_DMA2D_ConfigLayer+0xf4>
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	2b09      	cmp	r3, #9
 800603e:	d106      	bne.n	800604e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	68da      	ldr	r2, [r3, #12]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800604c:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	ff03000f 	.word	0xff03000f

08006070 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8006070:	b480      	push	{r7}
 8006072:	b08b      	sub	sp, #44	; 0x2c
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006084:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	041a      	lsls	r2, r3, #16
 800608c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608e:	431a      	orrs	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	430a      	orrs	r2, r1
 8006096:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80060a8:	d174      	bne.n	8006194 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80060b0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80060b8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80060c0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d108      	bne.n	80060e2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	431a      	orrs	r2, r3
 80060d6:	6a3b      	ldr	r3, [r7, #32]
 80060d8:	4313      	orrs	r3, r2
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4313      	orrs	r3, r2
 80060de:	627b      	str	r3, [r7, #36]	; 0x24
 80060e0:	e053      	b.n	800618a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d106      	bne.n	80060f8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	627b      	str	r3, [r7, #36]	; 0x24
 80060f6:	e048      	b.n	800618a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d111      	bne.n	8006124 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	0cdb      	lsrs	r3, r3, #19
 8006104:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	0a9b      	lsrs	r3, r3, #10
 800610a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	08db      	lsrs	r3, r3, #3
 8006110:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	015a      	lsls	r2, r3, #5
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	02db      	lsls	r3, r3, #11
 800611a:	4313      	orrs	r3, r2
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	627b      	str	r3, [r7, #36]	; 0x24
 8006122:	e032      	b.n	800618a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	2b03      	cmp	r3, #3
 800612a:	d117      	bne.n	800615c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800612c:	6a3b      	ldr	r3, [r7, #32]
 800612e:	0fdb      	lsrs	r3, r3, #31
 8006130:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	0cdb      	lsrs	r3, r3, #19
 8006136:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	0adb      	lsrs	r3, r3, #11
 800613c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	08db      	lsrs	r3, r3, #3
 8006142:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	029b      	lsls	r3, r3, #10
 800614c:	431a      	orrs	r2, r3
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	03db      	lsls	r3, r3, #15
 8006152:	4313      	orrs	r3, r2
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	4313      	orrs	r3, r2
 8006158:	627b      	str	r3, [r7, #36]	; 0x24
 800615a:	e016      	b.n	800618a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	0f1b      	lsrs	r3, r3, #28
 8006160:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	0d1b      	lsrs	r3, r3, #20
 8006166:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	0b1b      	lsrs	r3, r3, #12
 800616c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	091b      	lsrs	r3, r3, #4
 8006172:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	011a      	lsls	r2, r3, #4
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	021b      	lsls	r3, r3, #8
 800617c:	431a      	orrs	r2, r3
 800617e:	6a3b      	ldr	r3, [r7, #32]
 8006180:	031b      	lsls	r3, r3, #12
 8006182:	4313      	orrs	r3, r2
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	4313      	orrs	r3, r2
 8006188:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006190:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8006192:	e003      	b.n	800619c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	60da      	str	r2, [r3, #12]
}
 800619c:	bf00      	nop
 800619e:	372c      	adds	r7, #44	; 0x2c
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b089      	sub	sp, #36	; 0x24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80061b2:	2300      	movs	r3, #0
 80061b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80061b6:	2300      	movs	r3, #0
 80061b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80061ba:	2300      	movs	r3, #0
 80061bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80061be:	2300      	movs	r3, #0
 80061c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80061c2:	2300      	movs	r3, #0
 80061c4:	61fb      	str	r3, [r7, #28]
 80061c6:	e175      	b.n	80064b4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80061c8:	2201      	movs	r2, #1
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	fa02 f303 	lsl.w	r3, r2, r3
 80061d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	4013      	ands	r3, r2
 80061da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	f040 8164 	bne.w	80064ae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d00b      	beq.n	8006206 <HAL_GPIO_Init+0x5e>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d007      	beq.n	8006206 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061fa:	2b11      	cmp	r3, #17
 80061fc:	d003      	beq.n	8006206 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	2b12      	cmp	r3, #18
 8006204:	d130      	bne.n	8006268 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	2203      	movs	r2, #3
 8006212:	fa02 f303 	lsl.w	r3, r2, r3
 8006216:	43db      	mvns	r3, r3
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	4013      	ands	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	005b      	lsls	r3, r3, #1
 8006226:	fa02 f303 	lsl.w	r3, r2, r3
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	4313      	orrs	r3, r2
 800622e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800623c:	2201      	movs	r2, #1
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	fa02 f303 	lsl.w	r3, r2, r3
 8006244:	43db      	mvns	r3, r3
 8006246:	69ba      	ldr	r2, [r7, #24]
 8006248:	4013      	ands	r3, r2
 800624a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	091b      	lsrs	r3, r3, #4
 8006252:	f003 0201 	and.w	r2, r3, #1
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	fa02 f303 	lsl.w	r3, r2, r3
 800625c:	69ba      	ldr	r2, [r7, #24]
 800625e:	4313      	orrs	r3, r2
 8006260:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	69ba      	ldr	r2, [r7, #24]
 8006266:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	2203      	movs	r2, #3
 8006274:	fa02 f303 	lsl.w	r3, r2, r3
 8006278:	43db      	mvns	r3, r3
 800627a:	69ba      	ldr	r2, [r7, #24]
 800627c:	4013      	ands	r3, r2
 800627e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	005b      	lsls	r3, r3, #1
 8006288:	fa02 f303 	lsl.w	r3, r2, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4313      	orrs	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2b02      	cmp	r3, #2
 800629e:	d003      	beq.n	80062a8 <HAL_GPIO_Init+0x100>
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	2b12      	cmp	r3, #18
 80062a6:	d123      	bne.n	80062f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	08da      	lsrs	r2, r3, #3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3208      	adds	r2, #8
 80062b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	220f      	movs	r2, #15
 80062c0:	fa02 f303 	lsl.w	r3, r2, r3
 80062c4:	43db      	mvns	r3, r3
 80062c6:	69ba      	ldr	r2, [r7, #24]
 80062c8:	4013      	ands	r3, r2
 80062ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	691a      	ldr	r2, [r3, #16]
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	fa02 f303 	lsl.w	r3, r2, r3
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	4313      	orrs	r3, r2
 80062e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	08da      	lsrs	r2, r3, #3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3208      	adds	r2, #8
 80062ea:	69b9      	ldr	r1, [r7, #24]
 80062ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	005b      	lsls	r3, r3, #1
 80062fa:	2203      	movs	r2, #3
 80062fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006300:	43db      	mvns	r3, r3
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	4013      	ands	r3, r2
 8006306:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	f003 0203 	and.w	r2, r3, #3
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	4313      	orrs	r3, r2
 800631c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	69ba      	ldr	r2, [r7, #24]
 8006322:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 80be 	beq.w	80064ae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006332:	4b65      	ldr	r3, [pc, #404]	; (80064c8 <HAL_GPIO_Init+0x320>)
 8006334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006336:	4a64      	ldr	r2, [pc, #400]	; (80064c8 <HAL_GPIO_Init+0x320>)
 8006338:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800633c:	6453      	str	r3, [r2, #68]	; 0x44
 800633e:	4b62      	ldr	r3, [pc, #392]	; (80064c8 <HAL_GPIO_Init+0x320>)
 8006340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006342:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006346:	60fb      	str	r3, [r7, #12]
 8006348:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800634a:	4a60      	ldr	r2, [pc, #384]	; (80064cc <HAL_GPIO_Init+0x324>)
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	089b      	lsrs	r3, r3, #2
 8006350:	3302      	adds	r3, #2
 8006352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006356:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	f003 0303 	and.w	r3, r3, #3
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	220f      	movs	r2, #15
 8006362:	fa02 f303 	lsl.w	r3, r2, r3
 8006366:	43db      	mvns	r3, r3
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	4013      	ands	r3, r2
 800636c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a57      	ldr	r2, [pc, #348]	; (80064d0 <HAL_GPIO_Init+0x328>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d037      	beq.n	80063e6 <HAL_GPIO_Init+0x23e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a56      	ldr	r2, [pc, #344]	; (80064d4 <HAL_GPIO_Init+0x32c>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d031      	beq.n	80063e2 <HAL_GPIO_Init+0x23a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a55      	ldr	r2, [pc, #340]	; (80064d8 <HAL_GPIO_Init+0x330>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d02b      	beq.n	80063de <HAL_GPIO_Init+0x236>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a54      	ldr	r2, [pc, #336]	; (80064dc <HAL_GPIO_Init+0x334>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d025      	beq.n	80063da <HAL_GPIO_Init+0x232>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a53      	ldr	r2, [pc, #332]	; (80064e0 <HAL_GPIO_Init+0x338>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d01f      	beq.n	80063d6 <HAL_GPIO_Init+0x22e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a52      	ldr	r2, [pc, #328]	; (80064e4 <HAL_GPIO_Init+0x33c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d019      	beq.n	80063d2 <HAL_GPIO_Init+0x22a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a51      	ldr	r2, [pc, #324]	; (80064e8 <HAL_GPIO_Init+0x340>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d013      	beq.n	80063ce <HAL_GPIO_Init+0x226>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a50      	ldr	r2, [pc, #320]	; (80064ec <HAL_GPIO_Init+0x344>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d00d      	beq.n	80063ca <HAL_GPIO_Init+0x222>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a4f      	ldr	r2, [pc, #316]	; (80064f0 <HAL_GPIO_Init+0x348>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d007      	beq.n	80063c6 <HAL_GPIO_Init+0x21e>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a4e      	ldr	r2, [pc, #312]	; (80064f4 <HAL_GPIO_Init+0x34c>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d101      	bne.n	80063c2 <HAL_GPIO_Init+0x21a>
 80063be:	2309      	movs	r3, #9
 80063c0:	e012      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063c2:	230a      	movs	r3, #10
 80063c4:	e010      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063c6:	2308      	movs	r3, #8
 80063c8:	e00e      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063ca:	2307      	movs	r3, #7
 80063cc:	e00c      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063ce:	2306      	movs	r3, #6
 80063d0:	e00a      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063d2:	2305      	movs	r3, #5
 80063d4:	e008      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063d6:	2304      	movs	r3, #4
 80063d8:	e006      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063da:	2303      	movs	r3, #3
 80063dc:	e004      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063de:	2302      	movs	r3, #2
 80063e0:	e002      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063e2:	2301      	movs	r3, #1
 80063e4:	e000      	b.n	80063e8 <HAL_GPIO_Init+0x240>
 80063e6:	2300      	movs	r3, #0
 80063e8:	69fa      	ldr	r2, [r7, #28]
 80063ea:	f002 0203 	and.w	r2, r2, #3
 80063ee:	0092      	lsls	r2, r2, #2
 80063f0:	4093      	lsls	r3, r2
 80063f2:	69ba      	ldr	r2, [r7, #24]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80063f8:	4934      	ldr	r1, [pc, #208]	; (80064cc <HAL_GPIO_Init+0x324>)
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	089b      	lsrs	r3, r3, #2
 80063fe:	3302      	adds	r3, #2
 8006400:	69ba      	ldr	r2, [r7, #24]
 8006402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006406:	4b3c      	ldr	r3, [pc, #240]	; (80064f8 <HAL_GPIO_Init+0x350>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	43db      	mvns	r3, r3
 8006410:	69ba      	ldr	r2, [r7, #24]
 8006412:	4013      	ands	r3, r2
 8006414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d003      	beq.n	800642a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	4313      	orrs	r3, r2
 8006428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800642a:	4a33      	ldr	r2, [pc, #204]	; (80064f8 <HAL_GPIO_Init+0x350>)
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006430:	4b31      	ldr	r3, [pc, #196]	; (80064f8 <HAL_GPIO_Init+0x350>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	43db      	mvns	r3, r3
 800643a:	69ba      	ldr	r2, [r7, #24]
 800643c:	4013      	ands	r3, r2
 800643e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	4313      	orrs	r3, r2
 8006452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006454:	4a28      	ldr	r2, [pc, #160]	; (80064f8 <HAL_GPIO_Init+0x350>)
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800645a:	4b27      	ldr	r3, [pc, #156]	; (80064f8 <HAL_GPIO_Init+0x350>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	43db      	mvns	r3, r3
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	4013      	ands	r3, r2
 8006468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d003      	beq.n	800647e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	4313      	orrs	r3, r2
 800647c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800647e:	4a1e      	ldr	r2, [pc, #120]	; (80064f8 <HAL_GPIO_Init+0x350>)
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006484:	4b1c      	ldr	r3, [pc, #112]	; (80064f8 <HAL_GPIO_Init+0x350>)
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	43db      	mvns	r3, r3
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	4013      	ands	r3, r2
 8006492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80064a8:	4a13      	ldr	r2, [pc, #76]	; (80064f8 <HAL_GPIO_Init+0x350>)
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	3301      	adds	r3, #1
 80064b2:	61fb      	str	r3, [r7, #28]
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	2b0f      	cmp	r3, #15
 80064b8:	f67f ae86 	bls.w	80061c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80064bc:	bf00      	nop
 80064be:	3724      	adds	r7, #36	; 0x24
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	40023800 	.word	0x40023800
 80064cc:	40013800 	.word	0x40013800
 80064d0:	40020000 	.word	0x40020000
 80064d4:	40020400 	.word	0x40020400
 80064d8:	40020800 	.word	0x40020800
 80064dc:	40020c00 	.word	0x40020c00
 80064e0:	40021000 	.word	0x40021000
 80064e4:	40021400 	.word	0x40021400
 80064e8:	40021800 	.word	0x40021800
 80064ec:	40021c00 	.word	0x40021c00
 80064f0:	40022000 	.word	0x40022000
 80064f4:	40022400 	.word	0x40022400
 80064f8:	40013c00 	.word	0x40013c00

080064fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8006506:	2300      	movs	r3, #0
 8006508:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800650a:	2300      	movs	r3, #0
 800650c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800650e:	2300      	movs	r3, #0
 8006510:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006512:	2300      	movs	r3, #0
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e0d9      	b.n	80066cc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006518:	2201      	movs	r2, #1
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	fa02 f303 	lsl.w	r3, r2, r3
 8006520:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	4013      	ands	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	429a      	cmp	r2, r3
 8006530:	f040 80c9 	bne.w	80066c6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006534:	4a6a      	ldr	r2, [pc, #424]	; (80066e0 <HAL_GPIO_DeInit+0x1e4>)
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	089b      	lsrs	r3, r3, #2
 800653a:	3302      	adds	r3, #2
 800653c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006540:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f003 0303 	and.w	r3, r3, #3
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	220f      	movs	r2, #15
 800654c:	fa02 f303 	lsl.w	r3, r2, r3
 8006550:	68ba      	ldr	r2, [r7, #8]
 8006552:	4013      	ands	r3, r2
 8006554:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a62      	ldr	r2, [pc, #392]	; (80066e4 <HAL_GPIO_DeInit+0x1e8>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d037      	beq.n	80065ce <HAL_GPIO_DeInit+0xd2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a61      	ldr	r2, [pc, #388]	; (80066e8 <HAL_GPIO_DeInit+0x1ec>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d031      	beq.n	80065ca <HAL_GPIO_DeInit+0xce>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a60      	ldr	r2, [pc, #384]	; (80066ec <HAL_GPIO_DeInit+0x1f0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d02b      	beq.n	80065c6 <HAL_GPIO_DeInit+0xca>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a5f      	ldr	r2, [pc, #380]	; (80066f0 <HAL_GPIO_DeInit+0x1f4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d025      	beq.n	80065c2 <HAL_GPIO_DeInit+0xc6>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a5e      	ldr	r2, [pc, #376]	; (80066f4 <HAL_GPIO_DeInit+0x1f8>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d01f      	beq.n	80065be <HAL_GPIO_DeInit+0xc2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a5d      	ldr	r2, [pc, #372]	; (80066f8 <HAL_GPIO_DeInit+0x1fc>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d019      	beq.n	80065ba <HAL_GPIO_DeInit+0xbe>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a5c      	ldr	r2, [pc, #368]	; (80066fc <HAL_GPIO_DeInit+0x200>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d013      	beq.n	80065b6 <HAL_GPIO_DeInit+0xba>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a5b      	ldr	r2, [pc, #364]	; (8006700 <HAL_GPIO_DeInit+0x204>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d00d      	beq.n	80065b2 <HAL_GPIO_DeInit+0xb6>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a5a      	ldr	r2, [pc, #360]	; (8006704 <HAL_GPIO_DeInit+0x208>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d007      	beq.n	80065ae <HAL_GPIO_DeInit+0xb2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a59      	ldr	r2, [pc, #356]	; (8006708 <HAL_GPIO_DeInit+0x20c>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d101      	bne.n	80065aa <HAL_GPIO_DeInit+0xae>
 80065a6:	2309      	movs	r3, #9
 80065a8:	e012      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065aa:	230a      	movs	r3, #10
 80065ac:	e010      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065ae:	2308      	movs	r3, #8
 80065b0:	e00e      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065b2:	2307      	movs	r3, #7
 80065b4:	e00c      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065b6:	2306      	movs	r3, #6
 80065b8:	e00a      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065ba:	2305      	movs	r3, #5
 80065bc:	e008      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065be:	2304      	movs	r3, #4
 80065c0:	e006      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065c2:	2303      	movs	r3, #3
 80065c4:	e004      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065c6:	2302      	movs	r3, #2
 80065c8:	e002      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065ca:	2301      	movs	r3, #1
 80065cc:	e000      	b.n	80065d0 <HAL_GPIO_DeInit+0xd4>
 80065ce:	2300      	movs	r3, #0
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	f002 0203 	and.w	r2, r2, #3
 80065d6:	0092      	lsls	r2, r2, #2
 80065d8:	4093      	lsls	r3, r2
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d132      	bne.n	8006646 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80065e0:	4b4a      	ldr	r3, [pc, #296]	; (800670c <HAL_GPIO_DeInit+0x210>)
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	43db      	mvns	r3, r3
 80065e8:	4948      	ldr	r1, [pc, #288]	; (800670c <HAL_GPIO_DeInit+0x210>)
 80065ea:	4013      	ands	r3, r2
 80065ec:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80065ee:	4b47      	ldr	r3, [pc, #284]	; (800670c <HAL_GPIO_DeInit+0x210>)
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	4945      	ldr	r1, [pc, #276]	; (800670c <HAL_GPIO_DeInit+0x210>)
 80065f8:	4013      	ands	r3, r2
 80065fa:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80065fc:	4b43      	ldr	r3, [pc, #268]	; (800670c <HAL_GPIO_DeInit+0x210>)
 80065fe:	689a      	ldr	r2, [r3, #8]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	43db      	mvns	r3, r3
 8006604:	4941      	ldr	r1, [pc, #260]	; (800670c <HAL_GPIO_DeInit+0x210>)
 8006606:	4013      	ands	r3, r2
 8006608:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800660a:	4b40      	ldr	r3, [pc, #256]	; (800670c <HAL_GPIO_DeInit+0x210>)
 800660c:	68da      	ldr	r2, [r3, #12]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	43db      	mvns	r3, r3
 8006612:	493e      	ldr	r1, [pc, #248]	; (800670c <HAL_GPIO_DeInit+0x210>)
 8006614:	4013      	ands	r3, r2
 8006616:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f003 0303 	and.w	r3, r3, #3
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	220f      	movs	r2, #15
 8006622:	fa02 f303 	lsl.w	r3, r2, r3
 8006626:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006628:	4a2d      	ldr	r2, [pc, #180]	; (80066e0 <HAL_GPIO_DeInit+0x1e4>)
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	089b      	lsrs	r3, r3, #2
 800662e:	3302      	adds	r3, #2
 8006630:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	43da      	mvns	r2, r3
 8006638:	4829      	ldr	r0, [pc, #164]	; (80066e0 <HAL_GPIO_DeInit+0x1e4>)
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	089b      	lsrs	r3, r3, #2
 800663e:	400a      	ands	r2, r1
 8006640:	3302      	adds	r3, #2
 8006642:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	005b      	lsls	r3, r3, #1
 800664e:	2103      	movs	r1, #3
 8006650:	fa01 f303 	lsl.w	r3, r1, r3
 8006654:	43db      	mvns	r3, r3
 8006656:	401a      	ands	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	08da      	lsrs	r2, r3, #3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	3208      	adds	r2, #8
 8006664:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	f003 0307 	and.w	r3, r3, #7
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	220f      	movs	r2, #15
 8006672:	fa02 f303 	lsl.w	r3, r2, r3
 8006676:	43db      	mvns	r3, r3
 8006678:	697a      	ldr	r2, [r7, #20]
 800667a:	08d2      	lsrs	r2, r2, #3
 800667c:	4019      	ands	r1, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3208      	adds	r2, #8
 8006682:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	68da      	ldr	r2, [r3, #12]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	2103      	movs	r1, #3
 8006690:	fa01 f303 	lsl.w	r3, r1, r3
 8006694:	43db      	mvns	r3, r3
 8006696:	401a      	ands	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685a      	ldr	r2, [r3, #4]
 80066a0:	2101      	movs	r1, #1
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	fa01 f303 	lsl.w	r3, r1, r3
 80066a8:	43db      	mvns	r3, r3
 80066aa:	401a      	ands	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	2103      	movs	r1, #3
 80066ba:	fa01 f303 	lsl.w	r3, r1, r3
 80066be:	43db      	mvns	r3, r3
 80066c0:	401a      	ands	r2, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	3301      	adds	r3, #1
 80066ca:	617b      	str	r3, [r7, #20]
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	2b0f      	cmp	r3, #15
 80066d0:	f67f af22 	bls.w	8006518 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80066d4:	bf00      	nop
 80066d6:	371c      	adds	r7, #28
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	40013800 	.word	0x40013800
 80066e4:	40020000 	.word	0x40020000
 80066e8:	40020400 	.word	0x40020400
 80066ec:	40020800 	.word	0x40020800
 80066f0:	40020c00 	.word	0x40020c00
 80066f4:	40021000 	.word	0x40021000
 80066f8:	40021400 	.word	0x40021400
 80066fc:	40021800 	.word	0x40021800
 8006700:	40021c00 	.word	0x40021c00
 8006704:	40022000 	.word	0x40022000
 8006708:	40022400 	.word	0x40022400
 800670c:	40013c00 	.word	0x40013c00

08006710 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	460b      	mov	r3, r1
 800671a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	691a      	ldr	r2, [r3, #16]
 8006720:	887b      	ldrh	r3, [r7, #2]
 8006722:	4013      	ands	r3, r2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d002      	beq.n	800672e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
 800672c:	e001      	b.n	8006732 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006732:	7bfb      	ldrb	r3, [r7, #15]
}
 8006734:	4618      	mov	r0, r3
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	807b      	strh	r3, [r7, #2]
 800674c:	4613      	mov	r3, r2
 800674e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006750:	787b      	ldrb	r3, [r7, #1]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006756:	887a      	ldrh	r2, [r7, #2]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800675c:	e003      	b.n	8006766 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800675e:	887b      	ldrh	r3, [r7, #2]
 8006760:	041a      	lsls	r2, r3, #16
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	619a      	str	r2, [r3, #24]
}
 8006766:	bf00      	nop
 8006768:	370c      	adds	r7, #12
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
	...

08006774 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e07f      	b.n	8006886 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fd fd94 	bl	80042c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2224      	movs	r2, #36	; 0x24
 80067a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f022 0201 	bic.w	r2, r2, #1
 80067b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685a      	ldr	r2, [r3, #4]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80067c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d107      	bne.n	80067ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689a      	ldr	r2, [r3, #8]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067ea:	609a      	str	r2, [r3, #8]
 80067ec:	e006      	b.n	80067fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	689a      	ldr	r2, [r3, #8]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80067fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	2b02      	cmp	r3, #2
 8006802:	d104      	bne.n	800680e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800680c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6859      	ldr	r1, [r3, #4]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	4b1d      	ldr	r3, [pc, #116]	; (8006890 <HAL_I2C_Init+0x11c>)
 800681a:	430b      	orrs	r3, r1
 800681c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68da      	ldr	r2, [r3, #12]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800682c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691a      	ldr	r2, [r3, #16]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	ea42 0103 	orr.w	r1, r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	021a      	lsls	r2, r3, #8
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	430a      	orrs	r2, r1
 8006846:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	69d9      	ldr	r1, [r3, #28]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1a      	ldr	r2, [r3, #32]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	430a      	orrs	r2, r1
 8006856:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2220      	movs	r2, #32
 8006872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	02008000 	.word	0x02008000

08006894 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e021      	b.n	80068ea <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2224      	movs	r2, #36	; 0x24
 80068aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 0201 	bic.w	r2, r2, #1
 80068bc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7fd fd7a 	bl	80043b8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
	...

080068f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b088      	sub	sp, #32
 80068f8:	af02      	add	r7, sp, #8
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	4608      	mov	r0, r1
 80068fe:	4611      	mov	r1, r2
 8006900:	461a      	mov	r2, r3
 8006902:	4603      	mov	r3, r0
 8006904:	817b      	strh	r3, [r7, #10]
 8006906:	460b      	mov	r3, r1
 8006908:	813b      	strh	r3, [r7, #8]
 800690a:	4613      	mov	r3, r2
 800690c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006914:	b2db      	uxtb	r3, r3
 8006916:	2b20      	cmp	r3, #32
 8006918:	f040 80f9 	bne.w	8006b0e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d002      	beq.n	8006928 <HAL_I2C_Mem_Write+0x34>
 8006922:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006924:	2b00      	cmp	r3, #0
 8006926:	d105      	bne.n	8006934 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800692e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e0ed      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800693a:	2b01      	cmp	r3, #1
 800693c:	d101      	bne.n	8006942 <HAL_I2C_Mem_Write+0x4e>
 800693e:	2302      	movs	r3, #2
 8006940:	e0e6      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800694a:	f7fe fa0b 	bl	8004d64 <HAL_GetTick>
 800694e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	2319      	movs	r3, #25
 8006956:	2201      	movs	r2, #1
 8006958:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fad1 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e0d1      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2221      	movs	r2, #33	; 0x21
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2240      	movs	r2, #64	; 0x40
 8006978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	6a3a      	ldr	r2, [r7, #32]
 8006986:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800698c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006994:	88f8      	ldrh	r0, [r7, #6]
 8006996:	893a      	ldrh	r2, [r7, #8]
 8006998:	8979      	ldrh	r1, [r7, #10]
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	9301      	str	r3, [sp, #4]
 800699e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	4603      	mov	r3, r0
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f000 f9e1 	bl	8006d6c <I2C_RequestMemoryWrite>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d005      	beq.n	80069bc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e0a9      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	2bff      	cmp	r3, #255	; 0xff
 80069c4:	d90e      	bls.n	80069e4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	22ff      	movs	r2, #255	; 0xff
 80069ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d0:	b2da      	uxtb	r2, r3
 80069d2:	8979      	ldrh	r1, [r7, #10]
 80069d4:	2300      	movs	r3, #0
 80069d6:	9300      	str	r3, [sp, #0]
 80069d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 fbb3 	bl	8007148 <I2C_TransferConfig>
 80069e2:	e00f      	b.n	8006a04 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	8979      	ldrh	r1, [r7, #10]
 80069f6:	2300      	movs	r3, #0
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f000 fba2 	bl	8007148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 fabb 	bl	8006f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e07b      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1c:	781a      	ldrb	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a28:	1c5a      	adds	r2, r3, #1
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a40:	3b01      	subs	r3, #1
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d034      	beq.n	8006abc <HAL_I2C_Mem_Write+0x1c8>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d130      	bne.n	8006abc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	9300      	str	r3, [sp, #0]
 8006a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a60:	2200      	movs	r2, #0
 8006a62:	2180      	movs	r1, #128	; 0x80
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 fa4d 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d001      	beq.n	8006a74 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e04d      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	2bff      	cmp	r3, #255	; 0xff
 8006a7c:	d90e      	bls.n	8006a9c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	22ff      	movs	r2, #255	; 0xff
 8006a82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a88:	b2da      	uxtb	r2, r3
 8006a8a:	8979      	ldrh	r1, [r7, #10]
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f000 fb57 	bl	8007148 <I2C_TransferConfig>
 8006a9a:	e00f      	b.n	8006abc <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aaa:	b2da      	uxtb	r2, r3
 8006aac:	8979      	ldrh	r1, [r7, #10]
 8006aae:	2300      	movs	r3, #0
 8006ab0:	9300      	str	r3, [sp, #0]
 8006ab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 fb46 	bl	8007148 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d19e      	bne.n	8006a04 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006aca:	68f8      	ldr	r0, [r7, #12]
 8006acc:	f000 fa9a 	bl	8007004 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e01a      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6859      	ldr	r1, [r3, #4]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	4b0a      	ldr	r3, [pc, #40]	; (8006b18 <HAL_I2C_Mem_Write+0x224>)
 8006aee:	400b      	ands	r3, r1
 8006af0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2220      	movs	r2, #32
 8006af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	e000      	b.n	8006b10 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006b0e:	2302      	movs	r3, #2
  }
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3718      	adds	r7, #24
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	fe00e800 	.word	0xfe00e800

08006b1c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b088      	sub	sp, #32
 8006b20:	af02      	add	r7, sp, #8
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	4608      	mov	r0, r1
 8006b26:	4611      	mov	r1, r2
 8006b28:	461a      	mov	r2, r3
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	817b      	strh	r3, [r7, #10]
 8006b2e:	460b      	mov	r3, r1
 8006b30:	813b      	strh	r3, [r7, #8]
 8006b32:	4613      	mov	r3, r2
 8006b34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	2b20      	cmp	r3, #32
 8006b40:	f040 80fd 	bne.w	8006d3e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b44:	6a3b      	ldr	r3, [r7, #32]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <HAL_I2C_Mem_Read+0x34>
 8006b4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d105      	bne.n	8006b5c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b56:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e0f1      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d101      	bne.n	8006b6a <HAL_I2C_Mem_Read+0x4e>
 8006b66:	2302      	movs	r3, #2
 8006b68:	e0ea      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b72:	f7fe f8f7 	bl	8004d64 <HAL_GetTick>
 8006b76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	2319      	movs	r3, #25
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 f9bd 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d001      	beq.n	8006b94 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e0d5      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2222      	movs	r2, #34	; 0x22
 8006b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2240      	movs	r2, #64	; 0x40
 8006ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6a3a      	ldr	r2, [r7, #32]
 8006bae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006bbc:	88f8      	ldrh	r0, [r7, #6]
 8006bbe:	893a      	ldrh	r2, [r7, #8]
 8006bc0:	8979      	ldrh	r1, [r7, #10]
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	9301      	str	r3, [sp, #4]
 8006bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	4603      	mov	r3, r0
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f000 f921 	bl	8006e14 <I2C_RequestMemoryRead>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d005      	beq.n	8006be4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e0ad      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	2bff      	cmp	r3, #255	; 0xff
 8006bec:	d90e      	bls.n	8006c0c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	22ff      	movs	r2, #255	; 0xff
 8006bf2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bf8:	b2da      	uxtb	r2, r3
 8006bfa:	8979      	ldrh	r1, [r7, #10]
 8006bfc:	4b52      	ldr	r3, [pc, #328]	; (8006d48 <HAL_I2C_Mem_Read+0x22c>)
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f000 fa9f 	bl	8007148 <I2C_TransferConfig>
 8006c0a:	e00f      	b.n	8006c2c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1a:	b2da      	uxtb	r2, r3
 8006c1c:	8979      	ldrh	r1, [r7, #10]
 8006c1e:	4b4a      	ldr	r3, [pc, #296]	; (8006d48 <HAL_I2C_Mem_Read+0x22c>)
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 fa8e 	bl	8007148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c32:	2200      	movs	r2, #0
 8006c34:	2104      	movs	r1, #4
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 f964 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e07c      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c50:	b2d2      	uxtb	r2, r2
 8006c52:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	3b01      	subs	r3, #1
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d034      	beq.n	8006cec <HAL_I2C_Mem_Read+0x1d0>
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d130      	bne.n	8006cec <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c90:	2200      	movs	r2, #0
 8006c92:	2180      	movs	r1, #128	; 0x80
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f000 f935 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e04d      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	2bff      	cmp	r3, #255	; 0xff
 8006cac:	d90e      	bls.n	8006ccc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	22ff      	movs	r2, #255	; 0xff
 8006cb2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cb8:	b2da      	uxtb	r2, r3
 8006cba:	8979      	ldrh	r1, [r7, #10]
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9300      	str	r3, [sp, #0]
 8006cc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006cc4:	68f8      	ldr	r0, [r7, #12]
 8006cc6:	f000 fa3f 	bl	8007148 <I2C_TransferConfig>
 8006cca:	e00f      	b.n	8006cec <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cd0:	b29a      	uxth	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	8979      	ldrh	r1, [r7, #10]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	9300      	str	r3, [sp, #0]
 8006ce2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f000 fa2e 	bl	8007148 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d19a      	bne.n	8006c2c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 f982 	bl	8007004 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e01a      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	6859      	ldr	r1, [r3, #4]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	4b0b      	ldr	r3, [pc, #44]	; (8006d4c <HAL_I2C_Mem_Read+0x230>)
 8006d1e:	400b      	ands	r3, r1
 8006d20:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2220      	movs	r2, #32
 8006d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	e000      	b.n	8006d40 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006d3e:	2302      	movs	r3, #2
  }
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3718      	adds	r7, #24
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	80002400 	.word	0x80002400
 8006d4c:	fe00e800 	.word	0xfe00e800

08006d50 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d5e:	b2db      	uxtb	r3, r3
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b086      	sub	sp, #24
 8006d70:	af02      	add	r7, sp, #8
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	4608      	mov	r0, r1
 8006d76:	4611      	mov	r1, r2
 8006d78:	461a      	mov	r2, r3
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	817b      	strh	r3, [r7, #10]
 8006d7e:	460b      	mov	r3, r1
 8006d80:	813b      	strh	r3, [r7, #8]
 8006d82:	4613      	mov	r3, r2
 8006d84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	b2da      	uxtb	r2, r3
 8006d8a:	8979      	ldrh	r1, [r7, #10]
 8006d8c:	4b20      	ldr	r3, [pc, #128]	; (8006e10 <I2C_RequestMemoryWrite+0xa4>)
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 f9d7 	bl	8007148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d9a:	69fa      	ldr	r2, [r7, #28]
 8006d9c:	69b9      	ldr	r1, [r7, #24]
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 f8f0 	bl	8006f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e02c      	b.n	8006e08 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006dae:	88fb      	ldrh	r3, [r7, #6]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d105      	bne.n	8006dc0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006db4:	893b      	ldrh	r3, [r7, #8]
 8006db6:	b2da      	uxtb	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	629a      	str	r2, [r3, #40]	; 0x28
 8006dbe:	e015      	b.n	8006dec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006dc0:	893b      	ldrh	r3, [r7, #8]
 8006dc2:	0a1b      	lsrs	r3, r3, #8
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	b2da      	uxtb	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dce:	69fa      	ldr	r2, [r7, #28]
 8006dd0:	69b9      	ldr	r1, [r7, #24]
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f000 f8d6 	bl	8006f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d001      	beq.n	8006de2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e012      	b.n	8006e08 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006de2:	893b      	ldrh	r3, [r7, #8]
 8006de4:	b2da      	uxtb	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	2200      	movs	r2, #0
 8006df4:	2180      	movs	r1, #128	; 0x80
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f000 f884 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e000      	b.n	8006e08 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	80002000 	.word	0x80002000

08006e14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	4608      	mov	r0, r1
 8006e1e:	4611      	mov	r1, r2
 8006e20:	461a      	mov	r2, r3
 8006e22:	4603      	mov	r3, r0
 8006e24:	817b      	strh	r3, [r7, #10]
 8006e26:	460b      	mov	r3, r1
 8006e28:	813b      	strh	r3, [r7, #8]
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006e2e:	88fb      	ldrh	r3, [r7, #6]
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	8979      	ldrh	r1, [r7, #10]
 8006e34:	4b20      	ldr	r3, [pc, #128]	; (8006eb8 <I2C_RequestMemoryRead+0xa4>)
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	2300      	movs	r3, #0
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f000 f984 	bl	8007148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e40:	69fa      	ldr	r2, [r7, #28]
 8006e42:	69b9      	ldr	r1, [r7, #24]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 f89d 	bl	8006f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d001      	beq.n	8006e54 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e02c      	b.n	8006eae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e54:	88fb      	ldrh	r3, [r7, #6]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d105      	bne.n	8006e66 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e5a:	893b      	ldrh	r3, [r7, #8]
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	629a      	str	r2, [r3, #40]	; 0x28
 8006e64:	e015      	b.n	8006e92 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e66:	893b      	ldrh	r3, [r7, #8]
 8006e68:	0a1b      	lsrs	r3, r3, #8
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e74:	69fa      	ldr	r2, [r7, #28]
 8006e76:	69b9      	ldr	r1, [r7, #24]
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f000 f883 	bl	8006f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e012      	b.n	8006eae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e88:	893b      	ldrh	r3, [r7, #8]
 8006e8a:	b2da      	uxtb	r2, r3
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006e92:	69fb      	ldr	r3, [r7, #28]
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	2140      	movs	r1, #64	; 0x40
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	f000 f831 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d001      	beq.n	8006eac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e000      	b.n	8006eae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	80002000 	.word	0x80002000

08006ebc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	699b      	ldr	r3, [r3, #24]
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d103      	bne.n	8006eda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	f003 0301 	and.w	r3, r3, #1
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d007      	beq.n	8006ef8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	699a      	ldr	r2, [r3, #24]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f042 0201 	orr.w	r2, r2, #1
 8006ef6:	619a      	str	r2, [r3, #24]
  }
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	60f8      	str	r0, [r7, #12]
 8006f0c:	60b9      	str	r1, [r7, #8]
 8006f0e:	603b      	str	r3, [r7, #0]
 8006f10:	4613      	mov	r3, r2
 8006f12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f14:	e022      	b.n	8006f5c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1c:	d01e      	beq.n	8006f5c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f1e:	f7fd ff21 	bl	8004d64 <HAL_GetTick>
 8006f22:	4602      	mov	r2, r0
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	1ad3      	subs	r3, r2, r3
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d302      	bcc.n	8006f34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d113      	bne.n	8006f5c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f38:	f043 0220 	orr.w	r2, r3, #32
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2220      	movs	r2, #32
 8006f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e00f      	b.n	8006f7c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	699a      	ldr	r2, [r3, #24]
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	4013      	ands	r3, r2
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	bf0c      	ite	eq
 8006f6c:	2301      	moveq	r3, #1
 8006f6e:	2300      	movne	r3, #0
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	461a      	mov	r2, r3
 8006f74:	79fb      	ldrb	r3, [r7, #7]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d0cd      	beq.n	8006f16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f90:	e02c      	b.n	8006fec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	68b9      	ldr	r1, [r7, #8]
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 f870 	bl	800707c <I2C_IsAcknowledgeFailed>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d001      	beq.n	8006fa6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e02a      	b.n	8006ffc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fac:	d01e      	beq.n	8006fec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fae:	f7fd fed9 	bl	8004d64 <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d302      	bcc.n	8006fc4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d113      	bne.n	8006fec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc8:	f043 0220 	orr.w	r2, r3, #32
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e007      	b.n	8006ffc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	f003 0302 	and.w	r3, r3, #2
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d1cb      	bne.n	8006f92 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007010:	e028      	b.n	8007064 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	68b9      	ldr	r1, [r7, #8]
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f000 f830 	bl	800707c <I2C_IsAcknowledgeFailed>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d001      	beq.n	8007026 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e026      	b.n	8007074 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007026:	f7fd fe9d 	bl	8004d64 <HAL_GetTick>
 800702a:	4602      	mov	r2, r0
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	1ad3      	subs	r3, r2, r3
 8007030:	68ba      	ldr	r2, [r7, #8]
 8007032:	429a      	cmp	r2, r3
 8007034:	d302      	bcc.n	800703c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d113      	bne.n	8007064 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007040:	f043 0220 	orr.w	r2, r3, #32
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2220      	movs	r2, #32
 800704c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2200      	movs	r2, #0
 8007054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e007      	b.n	8007074 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	f003 0320 	and.w	r3, r3, #32
 800706e:	2b20      	cmp	r3, #32
 8007070:	d1cf      	bne.n	8007012 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	3710      	adds	r7, #16
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	699b      	ldr	r3, [r3, #24]
 800708e:	f003 0310 	and.w	r3, r3, #16
 8007092:	2b10      	cmp	r3, #16
 8007094:	d151      	bne.n	800713a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007096:	e022      	b.n	80070de <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709e:	d01e      	beq.n	80070de <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070a0:	f7fd fe60 	bl	8004d64 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d302      	bcc.n	80070b6 <I2C_IsAcknowledgeFailed+0x3a>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d113      	bne.n	80070de <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070ba:	f043 0220 	orr.w	r2, r3, #32
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2220      	movs	r2, #32
 80070c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e02e      	b.n	800713c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	f003 0320 	and.w	r3, r3, #32
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d1d5      	bne.n	8007098 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2210      	movs	r2, #16
 80070f2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2220      	movs	r2, #32
 80070fa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80070fc:	68f8      	ldr	r0, [r7, #12]
 80070fe:	f7ff fedd 	bl	8006ebc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6859      	ldr	r1, [r3, #4]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	4b0d      	ldr	r3, [pc, #52]	; (8007144 <I2C_IsAcknowledgeFailed+0xc8>)
 800710e:	400b      	ands	r3, r1
 8007110:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007116:	f043 0204 	orr.w	r2, r3, #4
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2220      	movs	r2, #32
 8007122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e000      	b.n	800713c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	fe00e800 	.word	0xfe00e800

08007148 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	607b      	str	r3, [r7, #4]
 8007152:	460b      	mov	r3, r1
 8007154:	817b      	strh	r3, [r7, #10]
 8007156:	4613      	mov	r3, r2
 8007158:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685a      	ldr	r2, [r3, #4]
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	0d5b      	lsrs	r3, r3, #21
 8007164:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007168:	4b0d      	ldr	r3, [pc, #52]	; (80071a0 <I2C_TransferConfig+0x58>)
 800716a:	430b      	orrs	r3, r1
 800716c:	43db      	mvns	r3, r3
 800716e:	ea02 0103 	and.w	r1, r2, r3
 8007172:	897b      	ldrh	r3, [r7, #10]
 8007174:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007178:	7a7b      	ldrb	r3, [r7, #9]
 800717a:	041b      	lsls	r3, r3, #16
 800717c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007180:	431a      	orrs	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	431a      	orrs	r2, r3
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	431a      	orrs	r2, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	430a      	orrs	r2, r1
 8007190:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007192:	bf00      	nop
 8007194:	3714      	adds	r7, #20
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	03ff63ff 	.word	0x03ff63ff

080071a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	2b20      	cmp	r3, #32
 80071b8:	d138      	bne.n	800722c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d101      	bne.n	80071c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80071c4:	2302      	movs	r3, #2
 80071c6:	e032      	b.n	800722e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2224      	movs	r2, #36	; 0x24
 80071d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f022 0201 	bic.w	r2, r2, #1
 80071e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80071f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	6819      	ldr	r1, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	683a      	ldr	r2, [r7, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0201 	orr.w	r2, r2, #1
 8007216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2220      	movs	r2, #32
 800721c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007228:	2300      	movs	r3, #0
 800722a:	e000      	b.n	800722e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800722c:	2302      	movs	r3, #2
  }
}
 800722e:	4618      	mov	r0, r3
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800723a:	b480      	push	{r7}
 800723c:	b085      	sub	sp, #20
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
 8007242:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b20      	cmp	r3, #32
 800724e:	d139      	bne.n	80072c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007256:	2b01      	cmp	r3, #1
 8007258:	d101      	bne.n	800725e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800725a:	2302      	movs	r3, #2
 800725c:	e033      	b.n	80072c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2224      	movs	r2, #36	; 0x24
 800726a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f022 0201 	bic.w	r2, r2, #1
 800727c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800728c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	021b      	lsls	r3, r3, #8
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	4313      	orrs	r3, r2
 8007296:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f042 0201 	orr.w	r2, r2, #1
 80072ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2220      	movs	r2, #32
 80072b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80072c0:	2300      	movs	r3, #0
 80072c2:	e000      	b.n	80072c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80072c4:	2302      	movs	r3, #2
  }
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3714      	adds	r7, #20
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
	...

080072d4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d101      	bne.n	80072e6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e0bf      	b.n	8007466 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d106      	bne.n	8007300 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7fd f898 	bl	8004430 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2202      	movs	r2, #2
 8007304:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	699a      	ldr	r2, [r3, #24]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007316:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6999      	ldr	r1, [r3, #24]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685a      	ldr	r2, [r3, #4]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800732c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	430a      	orrs	r2, r1
 800733a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6899      	ldr	r1, [r3, #8]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	4b4a      	ldr	r3, [pc, #296]	; (8007470 <HAL_LTDC_Init+0x19c>)
 8007348:	400b      	ands	r3, r1
 800734a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	695b      	ldr	r3, [r3, #20]
 8007350:	041b      	lsls	r3, r3, #16
 8007352:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6899      	ldr	r1, [r3, #8]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	699a      	ldr	r2, [r3, #24]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	431a      	orrs	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	68d9      	ldr	r1, [r3, #12]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	4b3e      	ldr	r3, [pc, #248]	; (8007470 <HAL_LTDC_Init+0x19c>)
 8007376:	400b      	ands	r3, r1
 8007378:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	69db      	ldr	r3, [r3, #28]
 800737e:	041b      	lsls	r3, r3, #16
 8007380:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68d9      	ldr	r1, [r3, #12]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a1a      	ldr	r2, [r3, #32]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	431a      	orrs	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	430a      	orrs	r2, r1
 8007396:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6919      	ldr	r1, [r3, #16]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	4b33      	ldr	r3, [pc, #204]	; (8007470 <HAL_LTDC_Init+0x19c>)
 80073a4:	400b      	ands	r3, r1
 80073a6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ac:	041b      	lsls	r3, r3, #16
 80073ae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6919      	ldr	r1, [r3, #16]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	431a      	orrs	r2, r3
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	430a      	orrs	r2, r1
 80073c4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	6959      	ldr	r1, [r3, #20]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	4b27      	ldr	r3, [pc, #156]	; (8007470 <HAL_LTDC_Init+0x19c>)
 80073d2:	400b      	ands	r3, r1
 80073d4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073da:	041b      	lsls	r3, r3, #16
 80073dc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6959      	ldr	r1, [r3, #20]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	431a      	orrs	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	430a      	orrs	r2, r1
 80073f2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80073fa:	021b      	lsls	r3, r3, #8
 80073fc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007404:	041b      	lsls	r3, r3, #16
 8007406:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007416:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	4313      	orrs	r3, r2
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800742a:	431a      	orrs	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f042 0206 	orr.w	r2, r2, #6
 8007442:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	699a      	ldr	r2, [r3, #24]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f042 0201 	orr.w	r2, r2, #1
 8007452:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3710      	adds	r7, #16
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	f000f800 	.word	0xf000f800

08007474 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007482:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800748a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f003 0304 	and.w	r3, r3, #4
 8007492:	2b00      	cmp	r3, #0
 8007494:	d023      	beq.n	80074de <HAL_LTDC_IRQHandler+0x6a>
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	f003 0304 	and.w	r3, r3, #4
 800749c:	2b00      	cmp	r3, #0
 800749e:	d01e      	beq.n	80074de <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f022 0204 	bic.w	r2, r2, #4
 80074ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2204      	movs	r2, #4
 80074b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80074be:	f043 0201 	orr.w	r2, r3, #1
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2204      	movs	r2, #4
 80074cc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f86f 	bl	80075bc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f003 0302 	and.w	r3, r3, #2
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d023      	beq.n	8007530 <HAL_LTDC_IRQHandler+0xbc>
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	f003 0302 	and.w	r3, r3, #2
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d01e      	beq.n	8007530 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f022 0202 	bic.w	r2, r2, #2
 8007500:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2202      	movs	r2, #2
 8007508:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007510:	f043 0202 	orr.w	r2, r3, #2
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2204      	movs	r2, #4
 800751e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f846 	bl	80075bc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f003 0301 	and.w	r3, r3, #1
 8007536:	2b00      	cmp	r3, #0
 8007538:	d01b      	beq.n	8007572 <HAL_LTDC_IRQHandler+0xfe>
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	f003 0301 	and.w	r3, r3, #1
 8007540:	2b00      	cmp	r3, #0
 8007542:	d016      	beq.n	8007572 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 0201 	bic.w	r2, r2, #1
 8007552:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2201      	movs	r2, #1
 800755a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f82f 	bl	80075d0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01b      	beq.n	80075b4 <HAL_LTDC_IRQHandler+0x140>
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	f003 0308 	and.w	r3, r3, #8
 8007582:	2b00      	cmp	r3, #0
 8007584:	d016      	beq.n	80075b4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f022 0208 	bic.w	r2, r2, #8
 8007594:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2208      	movs	r2, #8
 800759c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f818 	bl	80075e4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80075b4:	bf00      	nop
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80075f8:	b5b0      	push	{r4, r5, r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800760a:	2b01      	cmp	r3, #1
 800760c:	d101      	bne.n	8007612 <HAL_LTDC_ConfigLayer+0x1a>
 800760e:	2302      	movs	r3, #2
 8007610:	e02c      	b.n	800766c <HAL_LTDC_ConfigLayer+0x74>
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2202      	movs	r2, #2
 800761e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007622:	68fa      	ldr	r2, [r7, #12]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2134      	movs	r1, #52	; 0x34
 8007628:	fb01 f303 	mul.w	r3, r1, r3
 800762c:	4413      	add	r3, r2
 800762e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	4614      	mov	r4, r2
 8007636:	461d      	mov	r5, r3
 8007638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800763a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800763c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800763e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007644:	682b      	ldr	r3, [r5, #0]
 8007646:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	68b9      	ldr	r1, [r7, #8]
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 f81f 	bl	8007690 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2201      	movs	r2, #1
 8007658:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bdb0      	pop	{r4, r5, r7, pc}

08007674 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007682:	b2db      	uxtb	r3, r3
}
 8007684:	4618      	mov	r0, r3
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007690:	b480      	push	{r7}
 8007692:	b089      	sub	sp, #36	; 0x24
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	685a      	ldr	r2, [r3, #4]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	0c1b      	lsrs	r3, r3, #16
 80076a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ac:	4413      	add	r3, r2
 80076ae:	041b      	lsls	r3, r3, #16
 80076b0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	01db      	lsls	r3, r3, #7
 80076bc:	4413      	add	r3, r2
 80076be:	3384      	adds	r3, #132	; 0x84
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	6812      	ldr	r2, [r2, #0]
 80076c6:	4611      	mov	r1, r2
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	01d2      	lsls	r2, r2, #7
 80076cc:	440a      	add	r2, r1
 80076ce:	3284      	adds	r2, #132	; 0x84
 80076d0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80076d4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	0c1b      	lsrs	r3, r3, #16
 80076e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076e6:	4413      	add	r3, r2
 80076e8:	1c5a      	adds	r2, r3, #1
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4619      	mov	r1, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	01db      	lsls	r3, r3, #7
 80076f4:	440b      	add	r3, r1
 80076f6:	3384      	adds	r3, #132	; 0x84
 80076f8:	4619      	mov	r1, r3
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	68da      	ldr	r2, [r3, #12]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800770e:	4413      	add	r3, r2
 8007710:	041b      	lsls	r3, r3, #16
 8007712:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	461a      	mov	r2, r3
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	01db      	lsls	r3, r3, #7
 800771e:	4413      	add	r3, r2
 8007720:	3384      	adds	r3, #132	; 0x84
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	6812      	ldr	r2, [r2, #0]
 8007728:	4611      	mov	r1, r2
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	01d2      	lsls	r2, r2, #7
 800772e:	440a      	add	r2, r1
 8007730:	3284      	adds	r2, #132	; 0x84
 8007732:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007736:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	689a      	ldr	r2, [r3, #8]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007746:	4413      	add	r3, r2
 8007748:	1c5a      	adds	r2, r3, #1
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4619      	mov	r1, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	01db      	lsls	r3, r3, #7
 8007754:	440b      	add	r3, r1
 8007756:	3384      	adds	r3, #132	; 0x84
 8007758:	4619      	mov	r1, r3
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	4313      	orrs	r3, r2
 800775e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	461a      	mov	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	01db      	lsls	r3, r3, #7
 800776a:	4413      	add	r3, r2
 800776c:	3384      	adds	r3, #132	; 0x84
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	6812      	ldr	r2, [r2, #0]
 8007774:	4611      	mov	r1, r2
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	01d2      	lsls	r2, r2, #7
 800777a:	440a      	add	r2, r1
 800777c:	3284      	adds	r2, #132	; 0x84
 800777e:	f023 0307 	bic.w	r3, r3, #7
 8007782:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	461a      	mov	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	01db      	lsls	r3, r3, #7
 800778e:	4413      	add	r3, r2
 8007790:	3384      	adds	r3, #132	; 0x84
 8007792:	461a      	mov	r2, r3
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80077a0:	021b      	lsls	r3, r3, #8
 80077a2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80077aa:	041b      	lsls	r3, r3, #16
 80077ac:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	061b      	lsls	r3, r3, #24
 80077b4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	461a      	mov	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	01db      	lsls	r3, r3, #7
 80077c0:	4413      	add	r3, r2
 80077c2:	3384      	adds	r3, #132	; 0x84
 80077c4:	699b      	ldr	r3, [r3, #24]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	461a      	mov	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	01db      	lsls	r3, r3, #7
 80077d0:	4413      	add	r3, r2
 80077d2:	3384      	adds	r3, #132	; 0x84
 80077d4:	461a      	mov	r2, r3
 80077d6:	2300      	movs	r3, #0
 80077d8:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077e0:	461a      	mov	r2, r3
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	431a      	orrs	r2, r3
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	431a      	orrs	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4619      	mov	r1, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	01db      	lsls	r3, r3, #7
 80077f4:	440b      	add	r3, r1
 80077f6:	3384      	adds	r3, #132	; 0x84
 80077f8:	4619      	mov	r1, r3
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	461a      	mov	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	01db      	lsls	r3, r3, #7
 800780a:	4413      	add	r3, r2
 800780c:	3384      	adds	r3, #132	; 0x84
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	6812      	ldr	r2, [r2, #0]
 8007814:	4611      	mov	r1, r2
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	01d2      	lsls	r2, r2, #7
 800781a:	440a      	add	r2, r1
 800781c:	3284      	adds	r2, #132	; 0x84
 800781e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007822:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	461a      	mov	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	01db      	lsls	r3, r3, #7
 800782e:	4413      	add	r3, r2
 8007830:	3384      	adds	r3, #132	; 0x84
 8007832:	461a      	mov	r2, r3
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	695b      	ldr	r3, [r3, #20]
 8007838:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	461a      	mov	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	01db      	lsls	r3, r3, #7
 8007844:	4413      	add	r3, r2
 8007846:	3384      	adds	r3, #132	; 0x84
 8007848:	69da      	ldr	r2, [r3, #28]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4619      	mov	r1, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	01db      	lsls	r3, r3, #7
 8007854:	440b      	add	r3, r1
 8007856:	3384      	adds	r3, #132	; 0x84
 8007858:	4619      	mov	r1, r3
 800785a:	4b58      	ldr	r3, [pc, #352]	; (80079bc <LTDC_SetConfig+0x32c>)
 800785c:	4013      	ands	r3, r2
 800785e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	69da      	ldr	r2, [r3, #28]
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	68f9      	ldr	r1, [r7, #12]
 800786a:	6809      	ldr	r1, [r1, #0]
 800786c:	4608      	mov	r0, r1
 800786e:	6879      	ldr	r1, [r7, #4]
 8007870:	01c9      	lsls	r1, r1, #7
 8007872:	4401      	add	r1, r0
 8007874:	3184      	adds	r1, #132	; 0x84
 8007876:	4313      	orrs	r3, r2
 8007878:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	461a      	mov	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	01db      	lsls	r3, r3, #7
 8007884:	4413      	add	r3, r2
 8007886:	3384      	adds	r3, #132	; 0x84
 8007888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	461a      	mov	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	01db      	lsls	r3, r3, #7
 8007894:	4413      	add	r3, r2
 8007896:	3384      	adds	r3, #132	; 0x84
 8007898:	461a      	mov	r2, r3
 800789a:	2300      	movs	r3, #0
 800789c:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	461a      	mov	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	01db      	lsls	r3, r3, #7
 80078a8:	4413      	add	r3, r2
 80078aa:	3384      	adds	r3, #132	; 0x84
 80078ac:	461a      	mov	r2, r3
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b2:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	691b      	ldr	r3, [r3, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d102      	bne.n	80078c2 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80078bc:	2304      	movs	r3, #4
 80078be:	61fb      	str	r3, [r7, #28]
 80078c0:	e01b      	b.n	80078fa <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d102      	bne.n	80078d0 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80078ca:	2303      	movs	r3, #3
 80078cc:	61fb      	str	r3, [r7, #28]
 80078ce:	e014      	b.n	80078fa <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	2b04      	cmp	r3, #4
 80078d6:	d00b      	beq.n	80078f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80078dc:	2b02      	cmp	r3, #2
 80078de:	d007      	beq.n	80078f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80078e4:	2b03      	cmp	r3, #3
 80078e6:	d003      	beq.n	80078f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078ec:	2b07      	cmp	r3, #7
 80078ee:	d102      	bne.n	80078f6 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80078f0:	2302      	movs	r3, #2
 80078f2:	61fb      	str	r3, [r7, #28]
 80078f4:	e001      	b.n	80078fa <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80078f6:	2301      	movs	r3, #1
 80078f8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	01db      	lsls	r3, r3, #7
 8007904:	4413      	add	r3, r2
 8007906:	3384      	adds	r3, #132	; 0x84
 8007908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	6812      	ldr	r2, [r2, #0]
 800790e:	4611      	mov	r1, r2
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	01d2      	lsls	r2, r2, #7
 8007914:	440a      	add	r2, r1
 8007916:	3284      	adds	r2, #132	; 0x84
 8007918:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800791c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007922:	69fa      	ldr	r2, [r7, #28]
 8007924:	fb02 f303 	mul.w	r3, r2, r3
 8007928:	041a      	lsls	r2, r3, #16
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	6859      	ldr	r1, [r3, #4]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	1acb      	subs	r3, r1, r3
 8007934:	69f9      	ldr	r1, [r7, #28]
 8007936:	fb01 f303 	mul.w	r3, r1, r3
 800793a:	3303      	adds	r3, #3
 800793c:	68f9      	ldr	r1, [r7, #12]
 800793e:	6809      	ldr	r1, [r1, #0]
 8007940:	4608      	mov	r0, r1
 8007942:	6879      	ldr	r1, [r7, #4]
 8007944:	01c9      	lsls	r1, r1, #7
 8007946:	4401      	add	r1, r0
 8007948:	3184      	adds	r1, #132	; 0x84
 800794a:	4313      	orrs	r3, r2
 800794c:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	01db      	lsls	r3, r3, #7
 8007958:	4413      	add	r3, r2
 800795a:	3384      	adds	r3, #132	; 0x84
 800795c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4619      	mov	r1, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	01db      	lsls	r3, r3, #7
 8007968:	440b      	add	r3, r1
 800796a:	3384      	adds	r3, #132	; 0x84
 800796c:	4619      	mov	r1, r3
 800796e:	4b14      	ldr	r3, [pc, #80]	; (80079c0 <LTDC_SetConfig+0x330>)
 8007970:	4013      	ands	r3, r2
 8007972:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	461a      	mov	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	01db      	lsls	r3, r3, #7
 800797e:	4413      	add	r3, r2
 8007980:	3384      	adds	r3, #132	; 0x84
 8007982:	461a      	mov	r2, r3
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007988:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	461a      	mov	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	01db      	lsls	r3, r3, #7
 8007994:	4413      	add	r3, r2
 8007996:	3384      	adds	r3, #132	; 0x84
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68fa      	ldr	r2, [r7, #12]
 800799c:	6812      	ldr	r2, [r2, #0]
 800799e:	4611      	mov	r1, r2
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	01d2      	lsls	r2, r2, #7
 80079a4:	440a      	add	r2, r1
 80079a6:	3284      	adds	r2, #132	; 0x84
 80079a8:	f043 0301 	orr.w	r3, r3, #1
 80079ac:	6013      	str	r3, [r2, #0]
}
 80079ae:	bf00      	nop
 80079b0:	3724      	adds	r7, #36	; 0x24
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	fffff8f8 	.word	0xfffff8f8
 80079c0:	fffff800 	.word	0xfffff800

080079c4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079c8:	4b05      	ldr	r3, [pc, #20]	; (80079e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a04      	ldr	r2, [pc, #16]	; (80079e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80079ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079d2:	6013      	str	r3, [r2, #0]
}
 80079d4:	bf00      	nop
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	40007000 	.word	0x40007000

080079e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80079ea:	2300      	movs	r3, #0
 80079ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80079ee:	4b23      	ldr	r3, [pc, #140]	; (8007a7c <HAL_PWREx_EnableOverDrive+0x98>)
 80079f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f2:	4a22      	ldr	r2, [pc, #136]	; (8007a7c <HAL_PWREx_EnableOverDrive+0x98>)
 80079f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079f8:	6413      	str	r3, [r2, #64]	; 0x40
 80079fa:	4b20      	ldr	r3, [pc, #128]	; (8007a7c <HAL_PWREx_EnableOverDrive+0x98>)
 80079fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a02:	603b      	str	r3, [r7, #0]
 8007a04:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007a06:	4b1e      	ldr	r3, [pc, #120]	; (8007a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a1d      	ldr	r2, [pc, #116]	; (8007a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a10:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a12:	f7fd f9a7 	bl	8004d64 <HAL_GetTick>
 8007a16:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007a18:	e009      	b.n	8007a2e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a1a:	f7fd f9a3 	bl	8004d64 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a28:	d901      	bls.n	8007a2e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e022      	b.n	8007a74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007a2e:	4b14      	ldr	r3, [pc, #80]	; (8007a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a3a:	d1ee      	bne.n	8007a1a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007a3c:	4b10      	ldr	r3, [pc, #64]	; (8007a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a0f      	ldr	r2, [pc, #60]	; (8007a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a46:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a48:	f7fd f98c 	bl	8004d64 <HAL_GetTick>
 8007a4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a4e:	e009      	b.n	8007a64 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a50:	f7fd f988 	bl	8004d64 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a5e:	d901      	bls.n	8007a64 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e007      	b.n	8007a74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a64:	4b06      	ldr	r3, [pc, #24]	; (8007a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a70:	d1ee      	bne.n	8007a50 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3708      	adds	r7, #8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	40007000 	.word	0x40007000

08007a84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d101      	bne.n	8007a9a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e291      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 8087 	beq.w	8007bb6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007aa8:	4b96      	ldr	r3, [pc, #600]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f003 030c 	and.w	r3, r3, #12
 8007ab0:	2b04      	cmp	r3, #4
 8007ab2:	d00c      	beq.n	8007ace <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007ab4:	4b93      	ldr	r3, [pc, #588]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f003 030c 	and.w	r3, r3, #12
 8007abc:	2b08      	cmp	r3, #8
 8007abe:	d112      	bne.n	8007ae6 <HAL_RCC_OscConfig+0x62>
 8007ac0:	4b90      	ldr	r3, [pc, #576]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ac8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007acc:	d10b      	bne.n	8007ae6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ace:	4b8d      	ldr	r3, [pc, #564]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d06c      	beq.n	8007bb4 <HAL_RCC_OscConfig+0x130>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d168      	bne.n	8007bb4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e26b      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007aee:	d106      	bne.n	8007afe <HAL_RCC_OscConfig+0x7a>
 8007af0:	4b84      	ldr	r3, [pc, #528]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a83      	ldr	r2, [pc, #524]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007af6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007afa:	6013      	str	r3, [r2, #0]
 8007afc:	e02e      	b.n	8007b5c <HAL_RCC_OscConfig+0xd8>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10c      	bne.n	8007b20 <HAL_RCC_OscConfig+0x9c>
 8007b06:	4b7f      	ldr	r3, [pc, #508]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a7e      	ldr	r2, [pc, #504]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b10:	6013      	str	r3, [r2, #0]
 8007b12:	4b7c      	ldr	r3, [pc, #496]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a7b      	ldr	r2, [pc, #492]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b1c:	6013      	str	r3, [r2, #0]
 8007b1e:	e01d      	b.n	8007b5c <HAL_RCC_OscConfig+0xd8>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b28:	d10c      	bne.n	8007b44 <HAL_RCC_OscConfig+0xc0>
 8007b2a:	4b76      	ldr	r3, [pc, #472]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a75      	ldr	r2, [pc, #468]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	4b73      	ldr	r3, [pc, #460]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a72      	ldr	r2, [pc, #456]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b40:	6013      	str	r3, [r2, #0]
 8007b42:	e00b      	b.n	8007b5c <HAL_RCC_OscConfig+0xd8>
 8007b44:	4b6f      	ldr	r3, [pc, #444]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a6e      	ldr	r2, [pc, #440]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b4e:	6013      	str	r3, [r2, #0]
 8007b50:	4b6c      	ldr	r3, [pc, #432]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a6b      	ldr	r2, [pc, #428]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d013      	beq.n	8007b8c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b64:	f7fd f8fe 	bl	8004d64 <HAL_GetTick>
 8007b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b6a:	e008      	b.n	8007b7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b6c:	f7fd f8fa 	bl	8004d64 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	2b64      	cmp	r3, #100	; 0x64
 8007b78:	d901      	bls.n	8007b7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e21f      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b7e:	4b61      	ldr	r3, [pc, #388]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d0f0      	beq.n	8007b6c <HAL_RCC_OscConfig+0xe8>
 8007b8a:	e014      	b.n	8007bb6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8c:	f7fd f8ea 	bl	8004d64 <HAL_GetTick>
 8007b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b92:	e008      	b.n	8007ba6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b94:	f7fd f8e6 	bl	8004d64 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b64      	cmp	r3, #100	; 0x64
 8007ba0:	d901      	bls.n	8007ba6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e20b      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ba6:	4b57      	ldr	r3, [pc, #348]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d1f0      	bne.n	8007b94 <HAL_RCC_OscConfig+0x110>
 8007bb2:	e000      	b.n	8007bb6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 0302 	and.w	r3, r3, #2
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d069      	beq.n	8007c96 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007bc2:	4b50      	ldr	r3, [pc, #320]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f003 030c 	and.w	r3, r3, #12
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00b      	beq.n	8007be6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007bce:	4b4d      	ldr	r3, [pc, #308]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f003 030c 	and.w	r3, r3, #12
 8007bd6:	2b08      	cmp	r3, #8
 8007bd8:	d11c      	bne.n	8007c14 <HAL_RCC_OscConfig+0x190>
 8007bda:	4b4a      	ldr	r3, [pc, #296]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d116      	bne.n	8007c14 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007be6:	4b47      	ldr	r3, [pc, #284]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 0302 	and.w	r3, r3, #2
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d005      	beq.n	8007bfe <HAL_RCC_OscConfig+0x17a>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d001      	beq.n	8007bfe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e1df      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bfe:	4b41      	ldr	r3, [pc, #260]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	00db      	lsls	r3, r3, #3
 8007c0c:	493d      	ldr	r1, [pc, #244]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c12:	e040      	b.n	8007c96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d023      	beq.n	8007c64 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c1c:	4b39      	ldr	r3, [pc, #228]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a38      	ldr	r2, [pc, #224]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c22:	f043 0301 	orr.w	r3, r3, #1
 8007c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c28:	f7fd f89c 	bl	8004d64 <HAL_GetTick>
 8007c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c2e:	e008      	b.n	8007c42 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c30:	f7fd f898 	bl	8004d64 <HAL_GetTick>
 8007c34:	4602      	mov	r2, r0
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d901      	bls.n	8007c42 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e1bd      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c42:	4b30      	ldr	r3, [pc, #192]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f003 0302 	and.w	r3, r3, #2
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0f0      	beq.n	8007c30 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c4e:	4b2d      	ldr	r3, [pc, #180]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	00db      	lsls	r3, r3, #3
 8007c5c:	4929      	ldr	r1, [pc, #164]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	600b      	str	r3, [r1, #0]
 8007c62:	e018      	b.n	8007c96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c64:	4b27      	ldr	r3, [pc, #156]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a26      	ldr	r2, [pc, #152]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c6a:	f023 0301 	bic.w	r3, r3, #1
 8007c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c70:	f7fd f878 	bl	8004d64 <HAL_GetTick>
 8007c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c76:	e008      	b.n	8007c8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c78:	f7fd f874 	bl	8004d64 <HAL_GetTick>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	1ad3      	subs	r3, r2, r3
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	d901      	bls.n	8007c8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007c86:	2303      	movs	r3, #3
 8007c88:	e199      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c8a:	4b1e      	ldr	r3, [pc, #120]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1f0      	bne.n	8007c78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0308 	and.w	r3, r3, #8
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d038      	beq.n	8007d14 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d019      	beq.n	8007cde <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007caa:	4b16      	ldr	r3, [pc, #88]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cae:	4a15      	ldr	r2, [pc, #84]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007cb0:	f043 0301 	orr.w	r3, r3, #1
 8007cb4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cb6:	f7fd f855 	bl	8004d64 <HAL_GetTick>
 8007cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cbc:	e008      	b.n	8007cd0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cbe:	f7fd f851 	bl	8004d64 <HAL_GetTick>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d901      	bls.n	8007cd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007ccc:	2303      	movs	r3, #3
 8007cce:	e176      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cd0:	4b0c      	ldr	r3, [pc, #48]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007cd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d0f0      	beq.n	8007cbe <HAL_RCC_OscConfig+0x23a>
 8007cdc:	e01a      	b.n	8007d14 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007cde:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007ce0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ce2:	4a08      	ldr	r2, [pc, #32]	; (8007d04 <HAL_RCC_OscConfig+0x280>)
 8007ce4:	f023 0301 	bic.w	r3, r3, #1
 8007ce8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cea:	f7fd f83b 	bl	8004d64 <HAL_GetTick>
 8007cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cf0:	e00a      	b.n	8007d08 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cf2:	f7fd f837 	bl	8004d64 <HAL_GetTick>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	1ad3      	subs	r3, r2, r3
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	d903      	bls.n	8007d08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e15c      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
 8007d04:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d08:	4b91      	ldr	r3, [pc, #580]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d0c:	f003 0302 	and.w	r3, r3, #2
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1ee      	bne.n	8007cf2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 0304 	and.w	r3, r3, #4
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f000 80a4 	beq.w	8007e6a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d22:	4b8b      	ldr	r3, [pc, #556]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10d      	bne.n	8007d4a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d2e:	4b88      	ldr	r3, [pc, #544]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d32:	4a87      	ldr	r2, [pc, #540]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d38:	6413      	str	r3, [r2, #64]	; 0x40
 8007d3a:	4b85      	ldr	r3, [pc, #532]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d42:	60bb      	str	r3, [r7, #8]
 8007d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d46:	2301      	movs	r3, #1
 8007d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d4a:	4b82      	ldr	r3, [pc, #520]	; (8007f54 <HAL_RCC_OscConfig+0x4d0>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d118      	bne.n	8007d88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007d56:	4b7f      	ldr	r3, [pc, #508]	; (8007f54 <HAL_RCC_OscConfig+0x4d0>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a7e      	ldr	r2, [pc, #504]	; (8007f54 <HAL_RCC_OscConfig+0x4d0>)
 8007d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d62:	f7fc ffff 	bl	8004d64 <HAL_GetTick>
 8007d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d68:	e008      	b.n	8007d7c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d6a:	f7fc fffb 	bl	8004d64 <HAL_GetTick>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	1ad3      	subs	r3, r2, r3
 8007d74:	2b64      	cmp	r3, #100	; 0x64
 8007d76:	d901      	bls.n	8007d7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	e120      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d7c:	4b75      	ldr	r3, [pc, #468]	; (8007f54 <HAL_RCC_OscConfig+0x4d0>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d0f0      	beq.n	8007d6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d106      	bne.n	8007d9e <HAL_RCC_OscConfig+0x31a>
 8007d90:	4b6f      	ldr	r3, [pc, #444]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d94:	4a6e      	ldr	r2, [pc, #440]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007d96:	f043 0301 	orr.w	r3, r3, #1
 8007d9a:	6713      	str	r3, [r2, #112]	; 0x70
 8007d9c:	e02d      	b.n	8007dfa <HAL_RCC_OscConfig+0x376>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10c      	bne.n	8007dc0 <HAL_RCC_OscConfig+0x33c>
 8007da6:	4b6a      	ldr	r3, [pc, #424]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007daa:	4a69      	ldr	r2, [pc, #420]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007dac:	f023 0301 	bic.w	r3, r3, #1
 8007db0:	6713      	str	r3, [r2, #112]	; 0x70
 8007db2:	4b67      	ldr	r3, [pc, #412]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007db6:	4a66      	ldr	r2, [pc, #408]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007db8:	f023 0304 	bic.w	r3, r3, #4
 8007dbc:	6713      	str	r3, [r2, #112]	; 0x70
 8007dbe:	e01c      	b.n	8007dfa <HAL_RCC_OscConfig+0x376>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	2b05      	cmp	r3, #5
 8007dc6:	d10c      	bne.n	8007de2 <HAL_RCC_OscConfig+0x35e>
 8007dc8:	4b61      	ldr	r3, [pc, #388]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dcc:	4a60      	ldr	r2, [pc, #384]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007dce:	f043 0304 	orr.w	r3, r3, #4
 8007dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8007dd4:	4b5e      	ldr	r3, [pc, #376]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dd8:	4a5d      	ldr	r2, [pc, #372]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007dda:	f043 0301 	orr.w	r3, r3, #1
 8007dde:	6713      	str	r3, [r2, #112]	; 0x70
 8007de0:	e00b      	b.n	8007dfa <HAL_RCC_OscConfig+0x376>
 8007de2:	4b5b      	ldr	r3, [pc, #364]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de6:	4a5a      	ldr	r2, [pc, #360]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007de8:	f023 0301 	bic.w	r3, r3, #1
 8007dec:	6713      	str	r3, [r2, #112]	; 0x70
 8007dee:	4b58      	ldr	r3, [pc, #352]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df2:	4a57      	ldr	r2, [pc, #348]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007df4:	f023 0304 	bic.w	r3, r3, #4
 8007df8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d015      	beq.n	8007e2e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e02:	f7fc ffaf 	bl	8004d64 <HAL_GetTick>
 8007e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e08:	e00a      	b.n	8007e20 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e0a:	f7fc ffab 	bl	8004d64 <HAL_GetTick>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	1ad3      	subs	r3, r2, r3
 8007e14:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d901      	bls.n	8007e20 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e0ce      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e20:	4b4b      	ldr	r3, [pc, #300]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e24:	f003 0302 	and.w	r3, r3, #2
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d0ee      	beq.n	8007e0a <HAL_RCC_OscConfig+0x386>
 8007e2c:	e014      	b.n	8007e58 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e2e:	f7fc ff99 	bl	8004d64 <HAL_GetTick>
 8007e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e34:	e00a      	b.n	8007e4c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e36:	f7fc ff95 	bl	8004d64 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d901      	bls.n	8007e4c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e0b8      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e4c:	4b40      	ldr	r3, [pc, #256]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e50:	f003 0302 	and.w	r3, r3, #2
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1ee      	bne.n	8007e36 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e58:	7dfb      	ldrb	r3, [r7, #23]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d105      	bne.n	8007e6a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e5e:	4b3c      	ldr	r3, [pc, #240]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e62:	4a3b      	ldr	r2, [pc, #236]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	f000 80a4 	beq.w	8007fbc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e74:	4b36      	ldr	r3, [pc, #216]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	f003 030c 	and.w	r3, r3, #12
 8007e7c:	2b08      	cmp	r3, #8
 8007e7e:	d06b      	beq.n	8007f58 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	699b      	ldr	r3, [r3, #24]
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d149      	bne.n	8007f1c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e88:	4b31      	ldr	r3, [pc, #196]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a30      	ldr	r2, [pc, #192]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007e8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e94:	f7fc ff66 	bl	8004d64 <HAL_GetTick>
 8007e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e9a:	e008      	b.n	8007eae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e9c:	f7fc ff62 	bl	8004d64 <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d901      	bls.n	8007eae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e087      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007eae:	4b28      	ldr	r3, [pc, #160]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d1f0      	bne.n	8007e9c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	69da      	ldr	r2, [r3, #28]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	431a      	orrs	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec8:	019b      	lsls	r3, r3, #6
 8007eca:	431a      	orrs	r2, r3
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed0:	085b      	lsrs	r3, r3, #1
 8007ed2:	3b01      	subs	r3, #1
 8007ed4:	041b      	lsls	r3, r3, #16
 8007ed6:	431a      	orrs	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007edc:	061b      	lsls	r3, r3, #24
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	4a1b      	ldr	r2, [pc, #108]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007ee2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007ee6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ee8:	4b19      	ldr	r3, [pc, #100]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a18      	ldr	r2, [pc, #96]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007eee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007ef2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ef4:	f7fc ff36 	bl	8004d64 <HAL_GetTick>
 8007ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007efa:	e008      	b.n	8007f0e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007efc:	f7fc ff32 	bl	8004d64 <HAL_GetTick>
 8007f00:	4602      	mov	r2, r0
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d901      	bls.n	8007f0e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e057      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f0e:	4b10      	ldr	r3, [pc, #64]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0f0      	beq.n	8007efc <HAL_RCC_OscConfig+0x478>
 8007f1a:	e04f      	b.n	8007fbc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f1c:	4b0c      	ldr	r3, [pc, #48]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a0b      	ldr	r2, [pc, #44]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007f22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f28:	f7fc ff1c 	bl	8004d64 <HAL_GetTick>
 8007f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f2e:	e008      	b.n	8007f42 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f30:	f7fc ff18 	bl	8004d64 <HAL_GetTick>
 8007f34:	4602      	mov	r2, r0
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	2b02      	cmp	r3, #2
 8007f3c:	d901      	bls.n	8007f42 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e03d      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f42:	4b03      	ldr	r3, [pc, #12]	; (8007f50 <HAL_RCC_OscConfig+0x4cc>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1f0      	bne.n	8007f30 <HAL_RCC_OscConfig+0x4ac>
 8007f4e:	e035      	b.n	8007fbc <HAL_RCC_OscConfig+0x538>
 8007f50:	40023800 	.word	0x40023800
 8007f54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007f58:	4b1b      	ldr	r3, [pc, #108]	; (8007fc8 <HAL_RCC_OscConfig+0x544>)
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d028      	beq.n	8007fb8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d121      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d11a      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007f88:	4013      	ands	r3, r2
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007f8e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d111      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9e:	085b      	lsrs	r3, r3, #1
 8007fa0:	3b01      	subs	r3, #1
 8007fa2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d107      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d001      	beq.n	8007fbc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e000      	b.n	8007fbe <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3718      	adds	r7, #24
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	40023800 	.word	0x40023800

08007fcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d101      	bne.n	8007fe4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e0d0      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007fe4:	4b6a      	ldr	r3, [pc, #424]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 030f 	and.w	r3, r3, #15
 8007fec:	683a      	ldr	r2, [r7, #0]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d910      	bls.n	8008014 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ff2:	4b67      	ldr	r3, [pc, #412]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f023 020f 	bic.w	r2, r3, #15
 8007ffa:	4965      	ldr	r1, [pc, #404]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008002:	4b63      	ldr	r3, [pc, #396]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 030f 	and.w	r3, r3, #15
 800800a:	683a      	ldr	r2, [r7, #0]
 800800c:	429a      	cmp	r2, r3
 800800e:	d001      	beq.n	8008014 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e0b8      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0302 	and.w	r3, r3, #2
 800801c:	2b00      	cmp	r3, #0
 800801e:	d020      	beq.n	8008062 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 0304 	and.w	r3, r3, #4
 8008028:	2b00      	cmp	r3, #0
 800802a:	d005      	beq.n	8008038 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800802c:	4b59      	ldr	r3, [pc, #356]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	4a58      	ldr	r2, [pc, #352]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 8008032:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008036:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0308 	and.w	r3, r3, #8
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008044:	4b53      	ldr	r3, [pc, #332]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	4a52      	ldr	r2, [pc, #328]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800804a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800804e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008050:	4b50      	ldr	r3, [pc, #320]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	494d      	ldr	r1, [pc, #308]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800805e:	4313      	orrs	r3, r2
 8008060:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d040      	beq.n	80080f0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d107      	bne.n	8008086 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008076:	4b47      	ldr	r3, [pc, #284]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d115      	bne.n	80080ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e07f      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b02      	cmp	r3, #2
 800808c:	d107      	bne.n	800809e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800808e:	4b41      	ldr	r3, [pc, #260]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008096:	2b00      	cmp	r3, #0
 8008098:	d109      	bne.n	80080ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e073      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800809e:	4b3d      	ldr	r3, [pc, #244]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d101      	bne.n	80080ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e06b      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080ae:	4b39      	ldr	r3, [pc, #228]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f023 0203 	bic.w	r2, r3, #3
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	4936      	ldr	r1, [pc, #216]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 80080bc:	4313      	orrs	r3, r2
 80080be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080c0:	f7fc fe50 	bl	8004d64 <HAL_GetTick>
 80080c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080c6:	e00a      	b.n	80080de <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080c8:	f7fc fe4c 	bl	8004d64 <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d901      	bls.n	80080de <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e053      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080de:	4b2d      	ldr	r3, [pc, #180]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f003 020c 	and.w	r2, r3, #12
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d1eb      	bne.n	80080c8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80080f0:	4b27      	ldr	r3, [pc, #156]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f003 030f 	and.w	r3, r3, #15
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d210      	bcs.n	8008120 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080fe:	4b24      	ldr	r3, [pc, #144]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f023 020f 	bic.w	r2, r3, #15
 8008106:	4922      	ldr	r1, [pc, #136]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	4313      	orrs	r3, r2
 800810c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800810e:	4b20      	ldr	r3, [pc, #128]	; (8008190 <HAL_RCC_ClockConfig+0x1c4>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 030f 	and.w	r3, r3, #15
 8008116:	683a      	ldr	r2, [r7, #0]
 8008118:	429a      	cmp	r2, r3
 800811a:	d001      	beq.n	8008120 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e032      	b.n	8008186 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 0304 	and.w	r3, r3, #4
 8008128:	2b00      	cmp	r3, #0
 800812a:	d008      	beq.n	800813e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800812c:	4b19      	ldr	r3, [pc, #100]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	4916      	ldr	r1, [pc, #88]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800813a:	4313      	orrs	r3, r2
 800813c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0308 	and.w	r3, r3, #8
 8008146:	2b00      	cmp	r3, #0
 8008148:	d009      	beq.n	800815e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800814a:	4b12      	ldr	r3, [pc, #72]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	00db      	lsls	r3, r3, #3
 8008158:	490e      	ldr	r1, [pc, #56]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 800815a:	4313      	orrs	r3, r2
 800815c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800815e:	f000 f821 	bl	80081a4 <HAL_RCC_GetSysClockFreq>
 8008162:	4601      	mov	r1, r0
 8008164:	4b0b      	ldr	r3, [pc, #44]	; (8008194 <HAL_RCC_ClockConfig+0x1c8>)
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	091b      	lsrs	r3, r3, #4
 800816a:	f003 030f 	and.w	r3, r3, #15
 800816e:	4a0a      	ldr	r2, [pc, #40]	; (8008198 <HAL_RCC_ClockConfig+0x1cc>)
 8008170:	5cd3      	ldrb	r3, [r2, r3]
 8008172:	fa21 f303 	lsr.w	r3, r1, r3
 8008176:	4a09      	ldr	r2, [pc, #36]	; (800819c <HAL_RCC_ClockConfig+0x1d0>)
 8008178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800817a:	4b09      	ldr	r3, [pc, #36]	; (80081a0 <HAL_RCC_ClockConfig+0x1d4>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4618      	mov	r0, r3
 8008180:	f7fc fcc0 	bl	8004b04 <HAL_InitTick>

  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	40023c00 	.word	0x40023c00
 8008194:	40023800 	.word	0x40023800
 8008198:	08010a04 	.word	0x08010a04
 800819c:	2000004c 	.word	0x2000004c
 80081a0:	20000050 	.word	0x20000050

080081a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80081aa:	2300      	movs	r3, #0
 80081ac:	607b      	str	r3, [r7, #4]
 80081ae:	2300      	movs	r3, #0
 80081b0:	60fb      	str	r3, [r7, #12]
 80081b2:	2300      	movs	r3, #0
 80081b4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80081b6:	2300      	movs	r3, #0
 80081b8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80081ba:	4b50      	ldr	r3, [pc, #320]	; (80082fc <HAL_RCC_GetSysClockFreq+0x158>)
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f003 030c 	and.w	r3, r3, #12
 80081c2:	2b04      	cmp	r3, #4
 80081c4:	d007      	beq.n	80081d6 <HAL_RCC_GetSysClockFreq+0x32>
 80081c6:	2b08      	cmp	r3, #8
 80081c8:	d008      	beq.n	80081dc <HAL_RCC_GetSysClockFreq+0x38>
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f040 808d 	bne.w	80082ea <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80081d0:	4b4b      	ldr	r3, [pc, #300]	; (8008300 <HAL_RCC_GetSysClockFreq+0x15c>)
 80081d2:	60bb      	str	r3, [r7, #8]
      break;
 80081d4:	e08c      	b.n	80082f0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081d6:	4b4b      	ldr	r3, [pc, #300]	; (8008304 <HAL_RCC_GetSysClockFreq+0x160>)
 80081d8:	60bb      	str	r3, [r7, #8]
      break;
 80081da:	e089      	b.n	80082f0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081dc:	4b47      	ldr	r3, [pc, #284]	; (80082fc <HAL_RCC_GetSysClockFreq+0x158>)
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081e4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80081e6:	4b45      	ldr	r3, [pc, #276]	; (80082fc <HAL_RCC_GetSysClockFreq+0x158>)
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d023      	beq.n	800823a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081f2:	4b42      	ldr	r3, [pc, #264]	; (80082fc <HAL_RCC_GetSysClockFreq+0x158>)
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	099b      	lsrs	r3, r3, #6
 80081f8:	f04f 0400 	mov.w	r4, #0
 80081fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008200:	f04f 0200 	mov.w	r2, #0
 8008204:	ea03 0501 	and.w	r5, r3, r1
 8008208:	ea04 0602 	and.w	r6, r4, r2
 800820c:	4a3d      	ldr	r2, [pc, #244]	; (8008304 <HAL_RCC_GetSysClockFreq+0x160>)
 800820e:	fb02 f106 	mul.w	r1, r2, r6
 8008212:	2200      	movs	r2, #0
 8008214:	fb02 f205 	mul.w	r2, r2, r5
 8008218:	440a      	add	r2, r1
 800821a:	493a      	ldr	r1, [pc, #232]	; (8008304 <HAL_RCC_GetSysClockFreq+0x160>)
 800821c:	fba5 0101 	umull	r0, r1, r5, r1
 8008220:	1853      	adds	r3, r2, r1
 8008222:	4619      	mov	r1, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f04f 0400 	mov.w	r4, #0
 800822a:	461a      	mov	r2, r3
 800822c:	4623      	mov	r3, r4
 800822e:	f7f8 f83f 	bl	80002b0 <__aeabi_uldivmod>
 8008232:	4603      	mov	r3, r0
 8008234:	460c      	mov	r4, r1
 8008236:	60fb      	str	r3, [r7, #12]
 8008238:	e049      	b.n	80082ce <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800823a:	4b30      	ldr	r3, [pc, #192]	; (80082fc <HAL_RCC_GetSysClockFreq+0x158>)
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	099b      	lsrs	r3, r3, #6
 8008240:	f04f 0400 	mov.w	r4, #0
 8008244:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008248:	f04f 0200 	mov.w	r2, #0
 800824c:	ea03 0501 	and.w	r5, r3, r1
 8008250:	ea04 0602 	and.w	r6, r4, r2
 8008254:	4629      	mov	r1, r5
 8008256:	4632      	mov	r2, r6
 8008258:	f04f 0300 	mov.w	r3, #0
 800825c:	f04f 0400 	mov.w	r4, #0
 8008260:	0154      	lsls	r4, r2, #5
 8008262:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008266:	014b      	lsls	r3, r1, #5
 8008268:	4619      	mov	r1, r3
 800826a:	4622      	mov	r2, r4
 800826c:	1b49      	subs	r1, r1, r5
 800826e:	eb62 0206 	sbc.w	r2, r2, r6
 8008272:	f04f 0300 	mov.w	r3, #0
 8008276:	f04f 0400 	mov.w	r4, #0
 800827a:	0194      	lsls	r4, r2, #6
 800827c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008280:	018b      	lsls	r3, r1, #6
 8008282:	1a5b      	subs	r3, r3, r1
 8008284:	eb64 0402 	sbc.w	r4, r4, r2
 8008288:	f04f 0100 	mov.w	r1, #0
 800828c:	f04f 0200 	mov.w	r2, #0
 8008290:	00e2      	lsls	r2, r4, #3
 8008292:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008296:	00d9      	lsls	r1, r3, #3
 8008298:	460b      	mov	r3, r1
 800829a:	4614      	mov	r4, r2
 800829c:	195b      	adds	r3, r3, r5
 800829e:	eb44 0406 	adc.w	r4, r4, r6
 80082a2:	f04f 0100 	mov.w	r1, #0
 80082a6:	f04f 0200 	mov.w	r2, #0
 80082aa:	02a2      	lsls	r2, r4, #10
 80082ac:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80082b0:	0299      	lsls	r1, r3, #10
 80082b2:	460b      	mov	r3, r1
 80082b4:	4614      	mov	r4, r2
 80082b6:	4618      	mov	r0, r3
 80082b8:	4621      	mov	r1, r4
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f04f 0400 	mov.w	r4, #0
 80082c0:	461a      	mov	r2, r3
 80082c2:	4623      	mov	r3, r4
 80082c4:	f7f7 fff4 	bl	80002b0 <__aeabi_uldivmod>
 80082c8:	4603      	mov	r3, r0
 80082ca:	460c      	mov	r4, r1
 80082cc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80082ce:	4b0b      	ldr	r3, [pc, #44]	; (80082fc <HAL_RCC_GetSysClockFreq+0x158>)
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	0c1b      	lsrs	r3, r3, #16
 80082d4:	f003 0303 	and.w	r3, r3, #3
 80082d8:	3301      	adds	r3, #1
 80082da:	005b      	lsls	r3, r3, #1
 80082dc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e6:	60bb      	str	r3, [r7, #8]
      break;
 80082e8:	e002      	b.n	80082f0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80082ea:	4b05      	ldr	r3, [pc, #20]	; (8008300 <HAL_RCC_GetSysClockFreq+0x15c>)
 80082ec:	60bb      	str	r3, [r7, #8]
      break;
 80082ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80082f0:	68bb      	ldr	r3, [r7, #8]
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3714      	adds	r7, #20
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082fa:	bf00      	nop
 80082fc:	40023800 	.word	0x40023800
 8008300:	00f42400 	.word	0x00f42400
 8008304:	017d7840 	.word	0x017d7840

08008308 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008308:	b480      	push	{r7}
 800830a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800830c:	4b03      	ldr	r3, [pc, #12]	; (800831c <HAL_RCC_GetHCLKFreq+0x14>)
 800830e:	681b      	ldr	r3, [r3, #0]
}
 8008310:	4618      	mov	r0, r3
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	2000004c 	.word	0x2000004c

08008320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008324:	f7ff fff0 	bl	8008308 <HAL_RCC_GetHCLKFreq>
 8008328:	4601      	mov	r1, r0
 800832a:	4b05      	ldr	r3, [pc, #20]	; (8008340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	0a9b      	lsrs	r3, r3, #10
 8008330:	f003 0307 	and.w	r3, r3, #7
 8008334:	4a03      	ldr	r2, [pc, #12]	; (8008344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008336:	5cd3      	ldrb	r3, [r2, r3]
 8008338:	fa21 f303 	lsr.w	r3, r1, r3
}
 800833c:	4618      	mov	r0, r3
 800833e:	bd80      	pop	{r7, pc}
 8008340:	40023800 	.word	0x40023800
 8008344:	08010a14 	.word	0x08010a14

08008348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800834c:	f7ff ffdc 	bl	8008308 <HAL_RCC_GetHCLKFreq>
 8008350:	4601      	mov	r1, r0
 8008352:	4b05      	ldr	r3, [pc, #20]	; (8008368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	0b5b      	lsrs	r3, r3, #13
 8008358:	f003 0307 	and.w	r3, r3, #7
 800835c:	4a03      	ldr	r2, [pc, #12]	; (800836c <HAL_RCC_GetPCLK2Freq+0x24>)
 800835e:	5cd3      	ldrb	r3, [r2, r3]
 8008360:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008364:	4618      	mov	r0, r3
 8008366:	bd80      	pop	{r7, pc}
 8008368:	40023800 	.word	0x40023800
 800836c:	08010a14 	.word	0x08010a14

08008370 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	220f      	movs	r2, #15
 800837e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008380:	4b12      	ldr	r3, [pc, #72]	; (80083cc <HAL_RCC_GetClockConfig+0x5c>)
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	f003 0203 	and.w	r2, r3, #3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800838c:	4b0f      	ldr	r3, [pc, #60]	; (80083cc <HAL_RCC_GetClockConfig+0x5c>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008398:	4b0c      	ldr	r3, [pc, #48]	; (80083cc <HAL_RCC_GetClockConfig+0x5c>)
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80083a4:	4b09      	ldr	r3, [pc, #36]	; (80083cc <HAL_RCC_GetClockConfig+0x5c>)
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	08db      	lsrs	r3, r3, #3
 80083aa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80083b2:	4b07      	ldr	r3, [pc, #28]	; (80083d0 <HAL_RCC_GetClockConfig+0x60>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f003 020f 	and.w	r2, r3, #15
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	601a      	str	r2, [r3, #0]
}
 80083be:	bf00      	nop
 80083c0:	370c      	adds	r7, #12
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
 80083ca:	bf00      	nop
 80083cc:	40023800 	.word	0x40023800
 80083d0:	40023c00 	.word	0x40023c00

080083d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b088      	sub	sp, #32
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80083dc:	2300      	movs	r3, #0
 80083de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80083e0:	2300      	movs	r3, #0
 80083e2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80083e4:	2300      	movs	r3, #0
 80083e6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80083e8:	2300      	movs	r3, #0
 80083ea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80083ec:	2300      	movs	r3, #0
 80083ee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0301 	and.w	r3, r3, #1
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d012      	beq.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80083fc:	4b69      	ldr	r3, [pc, #420]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	4a68      	ldr	r2, [pc, #416]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008402:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008406:	6093      	str	r3, [r2, #8]
 8008408:	4b66      	ldr	r3, [pc, #408]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800840a:	689a      	ldr	r2, [r3, #8]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008410:	4964      	ldr	r1, [pc, #400]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008412:	4313      	orrs	r3, r2
 8008414:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800841a:	2b00      	cmp	r3, #0
 800841c:	d101      	bne.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800841e:	2301      	movs	r3, #1
 8008420:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800842a:	2b00      	cmp	r3, #0
 800842c:	d017      	beq.n	800845e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800842e:	4b5d      	ldr	r3, [pc, #372]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008430:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008434:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800843c:	4959      	ldr	r1, [pc, #356]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800843e:	4313      	orrs	r3, r2
 8008440:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008448:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800844c:	d101      	bne.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800844e:	2301      	movs	r3, #1
 8008450:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008456:	2b00      	cmp	r3, #0
 8008458:	d101      	bne.n	800845e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800845a:	2301      	movs	r3, #1
 800845c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d017      	beq.n	800849a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800846a:	4b4e      	ldr	r3, [pc, #312]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800846c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008470:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008478:	494a      	ldr	r1, [pc, #296]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800847a:	4313      	orrs	r3, r2
 800847c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008484:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008488:	d101      	bne.n	800848e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800848a:	2301      	movs	r3, #1
 800848c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008492:	2b00      	cmp	r3, #0
 8008494:	d101      	bne.n	800849a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008496:	2301      	movs	r3, #1
 8008498:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d001      	beq.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80084a6:	2301      	movs	r3, #1
 80084a8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f003 0320 	and.w	r3, r3, #32
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f000 808b 	beq.w	80085ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80084b8:	4b3a      	ldr	r3, [pc, #232]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084bc:	4a39      	ldr	r2, [pc, #228]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084c2:	6413      	str	r3, [r2, #64]	; 0x40
 80084c4:	4b37      	ldr	r3, [pc, #220]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084cc:	60bb      	str	r3, [r7, #8]
 80084ce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80084d0:	4b35      	ldr	r3, [pc, #212]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a34      	ldr	r2, [pc, #208]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80084d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084dc:	f7fc fc42 	bl	8004d64 <HAL_GetTick>
 80084e0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80084e2:	e008      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084e4:	f7fc fc3e 	bl	8004d64 <HAL_GetTick>
 80084e8:	4602      	mov	r2, r0
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	1ad3      	subs	r3, r2, r3
 80084ee:	2b64      	cmp	r3, #100	; 0x64
 80084f0:	d901      	bls.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e355      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80084f6:	4b2c      	ldr	r3, [pc, #176]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0f0      	beq.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008502:	4b28      	ldr	r3, [pc, #160]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800850a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d035      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	429a      	cmp	r2, r3
 800851e:	d02e      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008520:	4b20      	ldr	r3, [pc, #128]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008528:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800852a:	4b1e      	ldr	r3, [pc, #120]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800852c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800852e:	4a1d      	ldr	r2, [pc, #116]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008534:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008536:	4b1b      	ldr	r3, [pc, #108]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800853a:	4a1a      	ldr	r2, [pc, #104]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800853c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008540:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008542:	4a18      	ldr	r2, [pc, #96]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008548:	4b16      	ldr	r3, [pc, #88]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800854a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	2b01      	cmp	r3, #1
 8008552:	d114      	bne.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008554:	f7fc fc06 	bl	8004d64 <HAL_GetTick>
 8008558:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800855a:	e00a      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800855c:	f7fc fc02 	bl	8004d64 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	f241 3288 	movw	r2, #5000	; 0x1388
 800856a:	4293      	cmp	r3, r2
 800856c:	d901      	bls.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e317      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008572:	4b0c      	ldr	r3, [pc, #48]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008576:	f003 0302 	and.w	r3, r3, #2
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0ee      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008586:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800858a:	d111      	bne.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800858c:	4b05      	ldr	r3, [pc, #20]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008598:	4b04      	ldr	r3, [pc, #16]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800859a:	400b      	ands	r3, r1
 800859c:	4901      	ldr	r1, [pc, #4]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	608b      	str	r3, [r1, #8]
 80085a2:	e00b      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80085a4:	40023800 	.word	0x40023800
 80085a8:	40007000 	.word	0x40007000
 80085ac:	0ffffcff 	.word	0x0ffffcff
 80085b0:	4bb0      	ldr	r3, [pc, #704]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	4aaf      	ldr	r2, [pc, #700]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085b6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80085ba:	6093      	str	r3, [r2, #8]
 80085bc:	4bad      	ldr	r3, [pc, #692]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085c8:	49aa      	ldr	r1, [pc, #680]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085ca:	4313      	orrs	r3, r2
 80085cc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f003 0310 	and.w	r3, r3, #16
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d010      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80085da:	4ba6      	ldr	r3, [pc, #664]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085e0:	4aa4      	ldr	r2, [pc, #656]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80085e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80085ea:	4ba2      	ldr	r3, [pc, #648]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f4:	499f      	ldr	r1, [pc, #636]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80085f6:	4313      	orrs	r3, r2
 80085f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00a      	beq.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008608:	4b9a      	ldr	r3, [pc, #616]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800860a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800860e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008616:	4997      	ldr	r1, [pc, #604]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008618:	4313      	orrs	r3, r2
 800861a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800862a:	4b92      	ldr	r3, [pc, #584]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800862c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008630:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008638:	498e      	ldr	r1, [pc, #568]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800863a:	4313      	orrs	r3, r2
 800863c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008648:	2b00      	cmp	r3, #0
 800864a:	d00a      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800864c:	4b89      	ldr	r3, [pc, #548]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800864e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008652:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800865a:	4986      	ldr	r1, [pc, #536]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800865c:	4313      	orrs	r3, r2
 800865e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00a      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800866e:	4b81      	ldr	r3, [pc, #516]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008674:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800867c:	497d      	ldr	r1, [pc, #500]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800867e:	4313      	orrs	r3, r2
 8008680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800868c:	2b00      	cmp	r3, #0
 800868e:	d00a      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008690:	4b78      	ldr	r3, [pc, #480]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008696:	f023 0203 	bic.w	r2, r3, #3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800869e:	4975      	ldr	r1, [pc, #468]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80086a0:	4313      	orrs	r3, r2
 80086a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00a      	beq.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80086b2:	4b70      	ldr	r3, [pc, #448]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80086b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086b8:	f023 020c 	bic.w	r2, r3, #12
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086c0:	496c      	ldr	r1, [pc, #432]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00a      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80086d4:	4b67      	ldr	r3, [pc, #412]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80086d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086da:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086e2:	4964      	ldr	r1, [pc, #400]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80086e4:	4313      	orrs	r3, r2
 80086e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00a      	beq.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80086f6:	4b5f      	ldr	r3, [pc, #380]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80086f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086fc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008704:	495b      	ldr	r1, [pc, #364]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008706:	4313      	orrs	r3, r2
 8008708:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00a      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008718:	4b56      	ldr	r3, [pc, #344]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800871a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800871e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008726:	4953      	ldr	r1, [pc, #332]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008728:	4313      	orrs	r3, r2
 800872a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00a      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800873a:	4b4e      	ldr	r3, [pc, #312]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800873c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008740:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008748:	494a      	ldr	r1, [pc, #296]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800874a:	4313      	orrs	r3, r2
 800874c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00a      	beq.n	8008772 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800875c:	4b45      	ldr	r3, [pc, #276]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800875e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008762:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800876a:	4942      	ldr	r1, [pc, #264]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800876c:	4313      	orrs	r3, r2
 800876e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00a      	beq.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800877e:	4b3d      	ldr	r3, [pc, #244]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008784:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800878c:	4939      	ldr	r1, [pc, #228]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800878e:	4313      	orrs	r3, r2
 8008790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00a      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80087a0:	4b34      	ldr	r3, [pc, #208]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80087a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087a6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087ae:	4931      	ldr	r1, [pc, #196]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80087b0:	4313      	orrs	r3, r2
 80087b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d011      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80087c2:	4b2c      	ldr	r3, [pc, #176]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80087c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087c8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087d0:	4928      	ldr	r1, [pc, #160]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80087e0:	d101      	bne.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80087e2:	2301      	movs	r3, #1
 80087e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0308 	and.w	r3, r3, #8
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d001      	beq.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80087f2:	2301      	movs	r3, #1
 80087f4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008802:	4b1c      	ldr	r3, [pc, #112]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008808:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008810:	4918      	ldr	r1, [pc, #96]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008812:	4313      	orrs	r3, r2
 8008814:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00b      	beq.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008824:	4b13      	ldr	r3, [pc, #76]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800882a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008834:	490f      	ldr	r1, [pc, #60]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008836:	4313      	orrs	r3, r2
 8008838:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d005      	beq.n	800884e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800884a:	f040 80d8 	bne.w	80089fe <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800884e:	4b09      	ldr	r3, [pc, #36]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a08      	ldr	r2, [pc, #32]	; (8008874 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008854:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008858:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800885a:	f7fc fa83 	bl	8004d64 <HAL_GetTick>
 800885e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008860:	e00a      	b.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008862:	f7fc fa7f 	bl	8004d64 <HAL_GetTick>
 8008866:	4602      	mov	r2, r0
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	1ad3      	subs	r3, r2, r3
 800886c:	2b64      	cmp	r3, #100	; 0x64
 800886e:	d903      	bls.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008870:	2303      	movs	r3, #3
 8008872:	e196      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8008874:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008878:	4b6c      	ldr	r3, [pc, #432]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1ee      	bne.n	8008862 <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b00      	cmp	r3, #0
 800888e:	d021      	beq.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008894:	2b00      	cmp	r3, #0
 8008896:	d11d      	bne.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008898:	4b64      	ldr	r3, [pc, #400]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800889a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800889e:	0c1b      	lsrs	r3, r3, #16
 80088a0:	f003 0303 	and.w	r3, r3, #3
 80088a4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80088a6:	4b61      	ldr	r3, [pc, #388]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80088a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088ac:	0e1b      	lsrs	r3, r3, #24
 80088ae:	f003 030f 	and.w	r3, r3, #15
 80088b2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	019a      	lsls	r2, r3, #6
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	041b      	lsls	r3, r3, #16
 80088be:	431a      	orrs	r2, r3
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	061b      	lsls	r3, r3, #24
 80088c4:	431a      	orrs	r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	071b      	lsls	r3, r3, #28
 80088cc:	4957      	ldr	r1, [pc, #348]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d004      	beq.n	80088ea <HAL_RCCEx_PeriphCLKConfig+0x516>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088e8:	d00a      	beq.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d02e      	beq.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088fe:	d129      	bne.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008900:	4b4a      	ldr	r3, [pc, #296]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008902:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008906:	0c1b      	lsrs	r3, r3, #16
 8008908:	f003 0303 	and.w	r3, r3, #3
 800890c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800890e:	4b47      	ldr	r3, [pc, #284]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008910:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008914:	0f1b      	lsrs	r3, r3, #28
 8008916:	f003 0307 	and.w	r3, r3, #7
 800891a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	019a      	lsls	r2, r3, #6
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	041b      	lsls	r3, r3, #16
 8008926:	431a      	orrs	r2, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	061b      	lsls	r3, r3, #24
 800892e:	431a      	orrs	r2, r3
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	071b      	lsls	r3, r3, #28
 8008934:	493d      	ldr	r1, [pc, #244]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008936:	4313      	orrs	r3, r2
 8008938:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800893c:	4b3b      	ldr	r3, [pc, #236]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800893e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008942:	f023 021f 	bic.w	r2, r3, #31
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800894a:	3b01      	subs	r3, #1
 800894c:	4937      	ldr	r1, [pc, #220]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800894e:	4313      	orrs	r3, r2
 8008950:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800895c:	2b00      	cmp	r3, #0
 800895e:	d01d      	beq.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008960:	4b32      	ldr	r3, [pc, #200]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008966:	0e1b      	lsrs	r3, r3, #24
 8008968:	f003 030f 	and.w	r3, r3, #15
 800896c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800896e:	4b2f      	ldr	r3, [pc, #188]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008970:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008974:	0f1b      	lsrs	r3, r3, #28
 8008976:	f003 0307 	and.w	r3, r3, #7
 800897a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	019a      	lsls	r2, r3, #6
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	041b      	lsls	r3, r3, #16
 8008988:	431a      	orrs	r2, r3
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	061b      	lsls	r3, r3, #24
 800898e:	431a      	orrs	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	071b      	lsls	r3, r3, #28
 8008994:	4925      	ldr	r1, [pc, #148]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008996:	4313      	orrs	r3, r2
 8008998:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d011      	beq.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	019a      	lsls	r2, r3, #6
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	691b      	ldr	r3, [r3, #16]
 80089b2:	041b      	lsls	r3, r3, #16
 80089b4:	431a      	orrs	r2, r3
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	061b      	lsls	r3, r3, #24
 80089bc:	431a      	orrs	r2, r3
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	071b      	lsls	r3, r3, #28
 80089c4:	4919      	ldr	r1, [pc, #100]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80089c6:	4313      	orrs	r3, r2
 80089c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80089cc:	4b17      	ldr	r3, [pc, #92]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a16      	ldr	r2, [pc, #88]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80089d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80089d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089d8:	f7fc f9c4 	bl	8004d64 <HAL_GetTick>
 80089dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80089de:	e008      	b.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80089e0:	f7fc f9c0 	bl	8004d64 <HAL_GetTick>
 80089e4:	4602      	mov	r2, r0
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	1ad3      	subs	r3, r2, r3
 80089ea:	2b64      	cmp	r3, #100	; 0x64
 80089ec:	d901      	bls.n	80089f2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e0d7      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80089f2:	4b0e      	ldr	r3, [pc, #56]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0f0      	beq.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	f040 80cd 	bne.w	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008a06:	4b09      	ldr	r3, [pc, #36]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a08      	ldr	r2, [pc, #32]	; (8008a2c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a12:	f7fc f9a7 	bl	8004d64 <HAL_GetTick>
 8008a16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008a18:	e00a      	b.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008a1a:	f7fc f9a3 	bl	8004d64 <HAL_GetTick>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	2b64      	cmp	r3, #100	; 0x64
 8008a26:	d903      	bls.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	e0ba      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8008a2c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008a30:	4b5e      	ldr	r3, [pc, #376]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a3c:	d0ed      	beq.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d003      	beq.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d009      	beq.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d02e      	beq.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d12a      	bne.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008a66:	4b51      	ldr	r3, [pc, #324]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a6c:	0c1b      	lsrs	r3, r3, #16
 8008a6e:	f003 0303 	and.w	r3, r3, #3
 8008a72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008a74:	4b4d      	ldr	r3, [pc, #308]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a7a:	0f1b      	lsrs	r3, r3, #28
 8008a7c:	f003 0307 	and.w	r3, r3, #7
 8008a80:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	695b      	ldr	r3, [r3, #20]
 8008a86:	019a      	lsls	r2, r3, #6
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	041b      	lsls	r3, r3, #16
 8008a8c:	431a      	orrs	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	061b      	lsls	r3, r3, #24
 8008a94:	431a      	orrs	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	071b      	lsls	r3, r3, #28
 8008a9a:	4944      	ldr	r1, [pc, #272]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008aa2:	4b42      	ldr	r3, [pc, #264]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008aa8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	021b      	lsls	r3, r3, #8
 8008ab4:	493d      	ldr	r1, [pc, #244]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d022      	beq.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008acc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008ad0:	d11d      	bne.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008ad2:	4b36      	ldr	r3, [pc, #216]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ad8:	0e1b      	lsrs	r3, r3, #24
 8008ada:	f003 030f 	and.w	r3, r3, #15
 8008ade:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008ae0:	4b32      	ldr	r3, [pc, #200]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ae6:	0f1b      	lsrs	r3, r3, #28
 8008ae8:	f003 0307 	and.w	r3, r3, #7
 8008aec:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	019a      	lsls	r2, r3, #6
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6a1b      	ldr	r3, [r3, #32]
 8008af8:	041b      	lsls	r3, r3, #16
 8008afa:	431a      	orrs	r2, r3
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	061b      	lsls	r3, r3, #24
 8008b00:	431a      	orrs	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	071b      	lsls	r3, r3, #28
 8008b06:	4929      	ldr	r1, [pc, #164]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f003 0308 	and.w	r3, r3, #8
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d028      	beq.n	8008b6c <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008b1a:	4b24      	ldr	r3, [pc, #144]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b20:	0e1b      	lsrs	r3, r3, #24
 8008b22:	f003 030f 	and.w	r3, r3, #15
 8008b26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008b28:	4b20      	ldr	r3, [pc, #128]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b2e:	0c1b      	lsrs	r3, r3, #16
 8008b30:	f003 0303 	and.w	r3, r3, #3
 8008b34:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	019a      	lsls	r2, r3, #6
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	041b      	lsls	r3, r3, #16
 8008b40:	431a      	orrs	r2, r3
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	061b      	lsls	r3, r3, #24
 8008b46:	431a      	orrs	r2, r3
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	69db      	ldr	r3, [r3, #28]
 8008b4c:	071b      	lsls	r3, r3, #28
 8008b4e:	4917      	ldr	r1, [pc, #92]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b50:	4313      	orrs	r3, r2
 8008b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008b56:	4b15      	ldr	r3, [pc, #84]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b64:	4911      	ldr	r1, [pc, #68]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b66:	4313      	orrs	r3, r2
 8008b68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008b6c:	4b0f      	ldr	r3, [pc, #60]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a0e      	ldr	r2, [pc, #56]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b78:	f7fc f8f4 	bl	8004d64 <HAL_GetTick>
 8008b7c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b7e:	e008      	b.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008b80:	f7fc f8f0 	bl	8004d64 <HAL_GetTick>
 8008b84:	4602      	mov	r2, r0
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	2b64      	cmp	r3, #100	; 0x64
 8008b8c:	d901      	bls.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e007      	b.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b92:	4b06      	ldr	r3, [pc, #24]	; (8008bac <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b9e:	d1ef      	bne.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8008ba0:	2300      	movs	r3, #0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3720      	adds	r7, #32
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	40023800 	.word	0x40023800

08008bb0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e06b      	b.n	8008c9a <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	7f5b      	ldrb	r3, [r3, #29]
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d105      	bne.n	8008bd8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f7fb fcf4 	bl	80045c0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2202      	movs	r2, #2
 8008bdc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	22ca      	movs	r2, #202	; 0xca
 8008be4:	625a      	str	r2, [r3, #36]	; 0x24
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2253      	movs	r2, #83	; 0x53
 8008bec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fbae 	bl	8009350 <RTC_EnterInitMode>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d008      	beq.n	8008c0c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	22ff      	movs	r2, #255	; 0xff
 8008c00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2204      	movs	r2, #4
 8008c06:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e046      	b.n	8008c9a <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	6899      	ldr	r1, [r3, #8]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	4b23      	ldr	r3, [pc, #140]	; (8008ca4 <HAL_RTC_Init+0xf4>)
 8008c18:	400b      	ands	r3, r1
 8008c1a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6899      	ldr	r1, [r3, #8]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	685a      	ldr	r2, [r3, #4]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	431a      	orrs	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	695b      	ldr	r3, [r3, #20]
 8008c30:	431a      	orrs	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	430a      	orrs	r2, r1
 8008c38:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	68d2      	ldr	r2, [r2, #12]
 8008c42:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	6919      	ldr	r1, [r3, #16]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	041a      	lsls	r2, r3, #16
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	430a      	orrs	r2, r1
 8008c56:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68da      	ldr	r2, [r3, #12]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c66:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f022 0208 	bic.w	r2, r2, #8
 8008c76:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	699a      	ldr	r2, [r3, #24]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	430a      	orrs	r2, r1
 8008c88:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	22ff      	movs	r2, #255	; 0xff
 8008c90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2201      	movs	r2, #1
 8008c96:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008c98:	2300      	movs	r3, #0
  }
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3708      	adds	r7, #8
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	ff8fffbf 	.word	0xff8fffbf

08008ca8 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008ca8:	b590      	push	{r4, r7, lr}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	7f1b      	ldrb	r3, [r3, #28]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d101      	bne.n	8008cc4 <HAL_RTC_SetTime+0x1c>
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	e0a8      	b.n	8008e16 <HAL_RTC_SetTime+0x16e>
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2202      	movs	r2, #2
 8008cce:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d126      	bne.n	8008d24 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d102      	bne.n	8008cea <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f000 fb5a 	bl	80093a8 <RTC_ByteToBcd2>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	785b      	ldrb	r3, [r3, #1]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f000 fb53 	bl	80093a8 <RTC_ByteToBcd2>
 8008d02:	4603      	mov	r3, r0
 8008d04:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008d06:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	789b      	ldrb	r3, [r3, #2]
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f000 fb4b 	bl	80093a8 <RTC_ByteToBcd2>
 8008d12:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008d14:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	7b1b      	ldrb	r3, [r3, #12]
 8008d1c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	617b      	str	r3, [r7, #20]
 8008d22:	e018      	b.n	8008d56 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d102      	bne.n	8008d38 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	2200      	movs	r2, #0
 8008d36:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	785b      	ldrb	r3, [r3, #1]
 8008d42:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008d44:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8008d4a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	7b1b      	ldrb	r3, [r3, #12]
 8008d50:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008d52:	4313      	orrs	r3, r2
 8008d54:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	22ca      	movs	r2, #202	; 0xca
 8008d5c:	625a      	str	r2, [r3, #36]	; 0x24
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2253      	movs	r2, #83	; 0x53
 8008d64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008d66:	68f8      	ldr	r0, [r7, #12]
 8008d68:	f000 faf2 	bl	8009350 <RTC_EnterInitMode>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00b      	beq.n	8008d8a <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	22ff      	movs	r2, #255	; 0xff
 8008d78:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2204      	movs	r2, #4
 8008d7e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e045      	b.n	8008e16 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	6979      	ldr	r1, [r7, #20]
 8008d90:	4b23      	ldr	r3, [pc, #140]	; (8008e20 <HAL_RTC_SetTime+0x178>)
 8008d92:	400b      	ands	r3, r1
 8008d94:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	689a      	ldr	r2, [r3, #8]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008da4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	6899      	ldr	r1, [r3, #8]
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	691a      	ldr	r2, [r3, #16]
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	695b      	ldr	r3, [r3, #20]
 8008db4:	431a      	orrs	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	430a      	orrs	r2, r1
 8008dbc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68da      	ldr	r2, [r3, #12]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dcc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	f003 0320 	and.w	r3, r3, #32
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d111      	bne.n	8008e00 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 fa8f 	bl	8009300 <HAL_RTC_WaitForSynchro>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00b      	beq.n	8008e00 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	22ff      	movs	r2, #255	; 0xff
 8008dee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2204      	movs	r2, #4
 8008df4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e00a      	b.n	8008e16 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	22ff      	movs	r2, #255	; 0xff
 8008e06:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8008e14:	2300      	movs	r3, #0
  }
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	371c      	adds	r7, #28
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd90      	pop	{r4, r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	007f7f7f 	.word	0x007f7f7f

08008e24 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b086      	sub	sp, #24
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008e30:	2300      	movs	r3, #0
 8008e32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	691b      	ldr	r3, [r3, #16]
 8008e44:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	4b22      	ldr	r3, [pc, #136]	; (8008edc <HAL_RTC_GetTime+0xb8>)
 8008e54:	4013      	ands	r3, r2
 8008e56:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	0c1b      	lsrs	r3, r3, #16
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	0a1b      	lsrs	r3, r3, #8
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e72:	b2da      	uxtb	r2, r3
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	b2db      	uxtb	r3, r3
 8008e7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e80:	b2da      	uxtb	r2, r3
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	0c1b      	lsrs	r3, r3, #16
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e90:	b2da      	uxtb	r2, r3
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d11a      	bne.n	8008ed2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f000 fa9f 	bl	80093e4 <RTC_Bcd2ToByte>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	785b      	ldrb	r3, [r3, #1]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f000 fa96 	bl	80093e4 <RTC_Bcd2ToByte>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	461a      	mov	r2, r3
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	789b      	ldrb	r3, [r3, #2]
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f000 fa8d 	bl	80093e4 <RTC_Bcd2ToByte>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	461a      	mov	r2, r3
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	007f7f7f 	.word	0x007f7f7f

08008ee0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008ee0:	b590      	push	{r4, r7, lr}
 8008ee2:	b087      	sub	sp, #28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8008eec:	2300      	movs	r3, #0
 8008eee:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	7f1b      	ldrb	r3, [r3, #28]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d101      	bne.n	8008efc <HAL_RTC_SetDate+0x1c>
 8008ef8:	2302      	movs	r3, #2
 8008efa:	e092      	b.n	8009022 <HAL_RTC_SetDate+0x142>
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2201      	movs	r2, #1
 8008f00:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2202      	movs	r2, #2
 8008f06:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d10e      	bne.n	8008f2c <HAL_RTC_SetDate+0x4c>
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	785b      	ldrb	r3, [r3, #1]
 8008f12:	f003 0310 	and.w	r3, r3, #16
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d008      	beq.n	8008f2c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	785b      	ldrb	r3, [r3, #1]
 8008f1e:	f023 0310 	bic.w	r3, r3, #16
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	330a      	adds	r3, #10
 8008f26:	b2da      	uxtb	r2, r3
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d11c      	bne.n	8008f6c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	78db      	ldrb	r3, [r3, #3]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 fa36 	bl	80093a8 <RTC_ByteToBcd2>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	785b      	ldrb	r3, [r3, #1]
 8008f44:	4618      	mov	r0, r3
 8008f46:	f000 fa2f 	bl	80093a8 <RTC_ByteToBcd2>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008f4e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	789b      	ldrb	r3, [r3, #2]
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 fa27 	bl	80093a8 <RTC_ByteToBcd2>
 8008f5a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008f5c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008f66:	4313      	orrs	r3, r2
 8008f68:	617b      	str	r3, [r7, #20]
 8008f6a:	e00e      	b.n	8008f8a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	78db      	ldrb	r3, [r3, #3]
 8008f70:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	785b      	ldrb	r3, [r3, #1]
 8008f76:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008f78:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8008f7e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008f86:	4313      	orrs	r3, r2
 8008f88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	22ca      	movs	r2, #202	; 0xca
 8008f90:	625a      	str	r2, [r3, #36]	; 0x24
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2253      	movs	r2, #83	; 0x53
 8008f98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f000 f9d8 	bl	8009350 <RTC_EnterInitMode>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d00b      	beq.n	8008fbe <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	22ff      	movs	r2, #255	; 0xff
 8008fac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2204      	movs	r2, #4
 8008fb2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e031      	b.n	8009022 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	6979      	ldr	r1, [r7, #20]
 8008fc4:	4b19      	ldr	r3, [pc, #100]	; (800902c <HAL_RTC_SetDate+0x14c>)
 8008fc6:	400b      	ands	r3, r1
 8008fc8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	68da      	ldr	r2, [r3, #12]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008fd8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f003 0320 	and.w	r3, r3, #32
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d111      	bne.n	800900c <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008fe8:	68f8      	ldr	r0, [r7, #12]
 8008fea:	f000 f989 	bl	8009300 <HAL_RTC_WaitForSynchro>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00b      	beq.n	800900c <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	22ff      	movs	r2, #255	; 0xff
 8008ffa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2204      	movs	r2, #4
 8009000:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e00a      	b.n	8009022 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	22ff      	movs	r2, #255	; 0xff
 8009012:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2201      	movs	r2, #1
 8009018:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2200      	movs	r2, #0
 800901e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8009020:	2300      	movs	r3, #0
  }
}
 8009022:	4618      	mov	r0, r3
 8009024:	371c      	adds	r7, #28
 8009026:	46bd      	mov	sp, r7
 8009028:	bd90      	pop	{r4, r7, pc}
 800902a:	bf00      	nop
 800902c:	00ffff3f 	.word	0x00ffff3f

08009030 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 800903c:	2300      	movs	r3, #0
 800903e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	685a      	ldr	r2, [r3, #4]
 8009046:	4b21      	ldr	r3, [pc, #132]	; (80090cc <HAL_RTC_GetDate+0x9c>)
 8009048:	4013      	ands	r3, r2
 800904a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	0c1b      	lsrs	r3, r3, #16
 8009050:	b2da      	uxtb	r2, r3
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	0a1b      	lsrs	r3, r3, #8
 800905a:	b2db      	uxtb	r3, r3
 800905c:	f003 031f 	and.w	r3, r3, #31
 8009060:	b2da      	uxtb	r2, r3
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	b2db      	uxtb	r3, r3
 800906a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800906e:	b2da      	uxtb	r2, r3
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	0b5b      	lsrs	r3, r3, #13
 8009078:	b2db      	uxtb	r3, r3
 800907a:	f003 0307 	and.w	r3, r3, #7
 800907e:	b2da      	uxtb	r2, r3
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d11a      	bne.n	80090c0 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	78db      	ldrb	r3, [r3, #3]
 800908e:	4618      	mov	r0, r3
 8009090:	f000 f9a8 	bl	80093e4 <RTC_Bcd2ToByte>
 8009094:	4603      	mov	r3, r0
 8009096:	461a      	mov	r2, r3
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	785b      	ldrb	r3, [r3, #1]
 80090a0:	4618      	mov	r0, r3
 80090a2:	f000 f99f 	bl	80093e4 <RTC_Bcd2ToByte>
 80090a6:	4603      	mov	r3, r0
 80090a8:	461a      	mov	r2, r3
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	789b      	ldrb	r3, [r3, #2]
 80090b2:	4618      	mov	r0, r3
 80090b4:	f000 f996 	bl	80093e4 <RTC_Bcd2ToByte>
 80090b8:	4603      	mov	r3, r0
 80090ba:	461a      	mov	r2, r3
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80090c0:	2300      	movs	r3, #0
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3718      	adds	r7, #24
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	00ffff3f 	.word	0x00ffff3f

080090d0 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80090d0:	b590      	push	{r4, r7, lr}
 80090d2:	b089      	sub	sp, #36	; 0x24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 80090dc:	2300      	movs	r3, #0
 80090de:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 80090e0:	2300      	movs	r3, #0
 80090e2:	61fb      	str	r3, [r7, #28]
 80090e4:	2300      	movs	r3, #0
 80090e6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	7f1b      	ldrb	r3, [r3, #28]
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d101      	bne.n	80090f4 <HAL_RTC_SetAlarm+0x24>
 80090f0:	2302      	movs	r3, #2
 80090f2:	e101      	b.n	80092f8 <HAL_RTC_SetAlarm+0x228>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2201      	movs	r2, #1
 80090f8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2202      	movs	r2, #2
 80090fe:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d137      	bne.n	8009176 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009110:	2b00      	cmp	r3, #0
 8009112:	d102      	bne.n	800911a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	2200      	movs	r2, #0
 8009118:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	4618      	mov	r0, r3
 8009120:	f000 f942 	bl	80093a8 <RTC_ByteToBcd2>
 8009124:	4603      	mov	r3, r0
 8009126:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	785b      	ldrb	r3, [r3, #1]
 800912c:	4618      	mov	r0, r3
 800912e:	f000 f93b 	bl	80093a8 <RTC_ByteToBcd2>
 8009132:	4603      	mov	r3, r0
 8009134:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009136:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	789b      	ldrb	r3, [r3, #2]
 800913c:	4618      	mov	r0, r3
 800913e:	f000 f933 	bl	80093a8 <RTC_ByteToBcd2>
 8009142:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009144:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	7b1b      	ldrb	r3, [r3, #12]
 800914c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800914e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009158:	4618      	mov	r0, r3
 800915a:	f000 f925 	bl	80093a8 <RTC_ByteToBcd2>
 800915e:	4603      	mov	r3, r0
 8009160:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009162:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800916a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009170:	4313      	orrs	r3, r2
 8009172:	61fb      	str	r3, [r7, #28]
 8009174:	e023      	b.n	80091be <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009180:	2b00      	cmp	r3, #0
 8009182:	d102      	bne.n	800918a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	2200      	movs	r2, #0
 8009188:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	785b      	ldrb	r3, [r3, #1]
 8009194:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009196:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009198:	68ba      	ldr	r2, [r7, #8]
 800919a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800919c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	7b1b      	ldrb	r3, [r3, #12]
 80091a2:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80091a4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80091ac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80091ae:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 80091b4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80091ba:	4313      	orrs	r3, r2
 80091bc:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	685a      	ldr	r2, [r3, #4]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	69db      	ldr	r3, [r3, #28]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	22ca      	movs	r2, #202	; 0xca
 80091d0:	625a      	str	r2, [r3, #36]	; 0x24
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2253      	movs	r2, #83	; 0x53
 80091d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091e2:	d13f      	bne.n	8009264 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	689a      	ldr	r2, [r3, #8]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80091f2:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	689a      	ldr	r2, [r3, #8]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009202:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009204:	f7fb fdae 	bl	8004d64 <HAL_GetTick>
 8009208:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800920a:	e013      	b.n	8009234 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800920c:	f7fb fdaa 	bl	8004d64 <HAL_GetTick>
 8009210:	4602      	mov	r2, r0
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800921a:	d90b      	bls.n	8009234 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	22ff      	movs	r2, #255	; 0xff
 8009222:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2203      	movs	r2, #3
 8009228:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009230:	2303      	movs	r3, #3
 8009232:	e061      	b.n	80092f8 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0e4      	beq.n	800920c <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	69fa      	ldr	r2, [r7, #28]
 8009248:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	689a      	ldr	r2, [r3, #8]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009260:	609a      	str	r2, [r3, #8]
 8009262:	e03e      	b.n	80092e2 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	689a      	ldr	r2, [r3, #8]
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009272:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	689a      	ldr	r2, [r3, #8]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009282:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009284:	f7fb fd6e 	bl	8004d64 <HAL_GetTick>
 8009288:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800928a:	e013      	b.n	80092b4 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800928c:	f7fb fd6a 	bl	8004d64 <HAL_GetTick>
 8009290:	4602      	mov	r2, r0
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800929a:	d90b      	bls.n	80092b4 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	22ff      	movs	r2, #255	; 0xff
 80092a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2203      	movs	r2, #3
 80092a8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80092b0:	2303      	movs	r3, #3
 80092b2:	e021      	b.n	80092f8 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	f003 0302 	and.w	r3, r3, #2
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0e4      	beq.n	800928c <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	69fa      	ldr	r2, [r7, #28]
 80092c8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	697a      	ldr	r2, [r7, #20]
 80092d0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	689a      	ldr	r2, [r3, #8]
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	22ff      	movs	r2, #255	; 0xff
 80092e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2201      	movs	r2, #1
 80092ee:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2200      	movs	r2, #0
 80092f4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80092f6:	2300      	movs	r3, #0
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3724      	adds	r7, #36	; 0x24
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd90      	pop	{r4, r7, pc}

08009300 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b084      	sub	sp, #16
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009308:	2300      	movs	r3, #0
 800930a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68da      	ldr	r2, [r3, #12]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800931a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800931c:	f7fb fd22 	bl	8004d64 <HAL_GetTick>
 8009320:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009322:	e009      	b.n	8009338 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009324:	f7fb fd1e 	bl	8004d64 <HAL_GetTick>
 8009328:	4602      	mov	r2, r0
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009332:	d901      	bls.n	8009338 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009334:	2303      	movs	r3, #3
 8009336:	e007      	b.n	8009348 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	f003 0320 	and.w	r3, r3, #32
 8009342:	2b00      	cmp	r3, #0
 8009344:	d0ee      	beq.n	8009324 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009358:	2300      	movs	r3, #0
 800935a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009366:	2b00      	cmp	r3, #0
 8009368:	d119      	bne.n	800939e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f04f 32ff 	mov.w	r2, #4294967295
 8009372:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009374:	f7fb fcf6 	bl	8004d64 <HAL_GetTick>
 8009378:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800937a:	e009      	b.n	8009390 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800937c:	f7fb fcf2 	bl	8004d64 <HAL_GetTick>
 8009380:	4602      	mov	r2, r0
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	1ad3      	subs	r3, r2, r3
 8009386:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800938a:	d901      	bls.n	8009390 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800938c:	2303      	movs	r3, #3
 800938e:	e007      	b.n	80093a0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800939a:	2b00      	cmp	r3, #0
 800939c:	d0ee      	beq.n	800937c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3710      	adds	r7, #16
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b085      	sub	sp, #20
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	4603      	mov	r3, r0
 80093b0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 80093b2:	2300      	movs	r3, #0
 80093b4:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 80093b6:	e005      	b.n	80093c4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	3301      	adds	r3, #1
 80093bc:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 80093be:	79fb      	ldrb	r3, [r7, #7]
 80093c0:	3b0a      	subs	r3, #10
 80093c2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 80093c4:	79fb      	ldrb	r3, [r7, #7]
 80093c6:	2b09      	cmp	r3, #9
 80093c8:	d8f6      	bhi.n	80093b8 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	011b      	lsls	r3, r3, #4
 80093d0:	b2da      	uxtb	r2, r3
 80093d2:	79fb      	ldrb	r3, [r7, #7]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	b2db      	uxtb	r3, r3
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3714      	adds	r7, #20
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b085      	sub	sp, #20
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	4603      	mov	r3, r0
 80093ec:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80093ee:	2300      	movs	r3, #0
 80093f0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80093f2:	79fb      	ldrb	r3, [r7, #7]
 80093f4:	091b      	lsrs	r3, r3, #4
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	4613      	mov	r3, r2
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	4413      	add	r3, r2
 8009400:	005b      	lsls	r3, r3, #1
 8009402:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009404:	79fb      	ldrb	r3, [r7, #7]
 8009406:	f003 030f 	and.w	r3, r3, #15
 800940a:	b2da      	uxtb	r2, r3
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	b2db      	uxtb	r3, r3
 8009410:	4413      	add	r3, r2
 8009412:	b2db      	uxtb	r3, r3
}
 8009414:	4618      	mov	r0, r3
 8009416:	3714      	adds	r7, #20
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009420:	b480      	push	{r7}
 8009422:	b087      	sub	sp, #28
 8009424:	af00      	add	r7, sp, #0
 8009426:	60f8      	str	r0, [r7, #12]
 8009428:	60b9      	str	r1, [r7, #8]
 800942a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800942c:	2300      	movs	r3, #0
 800942e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	7f1b      	ldrb	r3, [r3, #28]
 8009434:	2b01      	cmp	r3, #1
 8009436:	d101      	bne.n	800943c <HAL_RTCEx_SetTimeStamp+0x1c>
 8009438:	2302      	movs	r3, #2
 800943a:	e03e      	b.n	80094ba <HAL_RTCEx_SetTimeStamp+0x9a>
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2201      	movs	r2, #1
 8009440:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2202      	movs	r2, #2
 8009446:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	689a      	ldr	r2, [r3, #8]
 800944e:	4b1e      	ldr	r3, [pc, #120]	; (80094c8 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8009450:	4013      	ands	r3, r2
 8009452:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8009454:	697a      	ldr	r2, [r7, #20]
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	4313      	orrs	r3, r2
 800945a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	22ca      	movs	r2, #202	; 0xca
 8009462:	625a      	str	r2, [r3, #36]	; 0x24
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2253      	movs	r2, #83	; 0x53
 800946a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f022 0206 	bic.w	r2, r2, #6
 800947a:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	430a      	orrs	r2, r1
 800948a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	697a      	ldr	r2, [r7, #20]
 8009492:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	689a      	ldr	r2, [r3, #8]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80094a2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	22ff      	movs	r2, #255	; 0xff
 80094aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2201      	movs	r2, #1
 80094b0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2200      	movs	r2, #0
 80094b6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	371c      	adds	r7, #28
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
 80094c6:	bf00      	nop
 80094c8:	fffff7f7 	.word	0xfffff7f7

080094cc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
 80094d4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d101      	bne.n	80094e0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	e025      	b.n	800952c <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d106      	bne.n	80094fa <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f7fb fafb 	bl	8004af0 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2202      	movs	r2, #2
 80094fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	3304      	adds	r3, #4
 800950a:	4619      	mov	r1, r3
 800950c:	4610      	mov	r0, r2
 800950e:	f002 fa11 	bl	800b934 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6818      	ldr	r0, [r3, #0]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	461a      	mov	r2, r3
 800951c:	6839      	ldr	r1, [r7, #0]
 800951e:	f002 fa7b 	bl	800ba18 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800952a:	2300      	movs	r3, #0
}
 800952c:	4618      	mov	r0, r3
 800952e:	3708      	adds	r7, #8
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	60f8      	str	r0, [r7, #12]
 800953c:	60b9      	str	r1, [r7, #8]
 800953e:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009546:	b2db      	uxtb	r3, r3
 8009548:	2b02      	cmp	r3, #2
 800954a:	d101      	bne.n	8009550 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800954c:	2302      	movs	r3, #2
 800954e:	e018      	b.n	8009582 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2202      	movs	r2, #2
 8009554:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	68b9      	ldr	r1, [r7, #8]
 8009560:	4618      	mov	r0, r3
 8009562:	f002 fad9 	bl	800bb18 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2b02      	cmp	r3, #2
 800956c:	d104      	bne.n	8009578 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2205      	movs	r2, #5
 8009572:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8009576:	e003      	b.n	8009580 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2201      	movs	r2, #1
 800957c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8009580:	2300      	movs	r3, #0
}
 8009582:	4618      	mov	r0, r3
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}

0800958a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800958a:	b580      	push	{r7, lr}
 800958c:	b082      	sub	sp, #8
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
 8009592:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800959a:	b2db      	uxtb	r3, r3
 800959c:	2b02      	cmp	r3, #2
 800959e:	d101      	bne.n	80095a4 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80095a0:	2302      	movs	r3, #2
 80095a2:	e00e      	b.n	80095c2 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2202      	movs	r2, #2
 80095a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6839      	ldr	r1, [r7, #0]
 80095b2:	4618      	mov	r0, r3
 80095b4:	f002 fad1 	bl	800bb5a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3708      	adds	r7, #8
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b084      	sub	sp, #16
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d101      	bne.n	80095dc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80095d8:	2301      	movs	r3, #1
 80095da:	e084      	b.n	80096e6 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80095e8:	b2db      	uxtb	r3, r3
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d106      	bne.n	80095fc <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f7fa fffc 	bl	80045f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2202      	movs	r2, #2
 8009600:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	681a      	ldr	r2, [r3, #0]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009612:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800961c:	d902      	bls.n	8009624 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800961e:	2300      	movs	r3, #0
 8009620:	60fb      	str	r3, [r7, #12]
 8009622:	e002      	b.n	800962a <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009624:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009628:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009632:	d007      	beq.n	8009644 <HAL_SPI_Init+0x7a>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800963c:	d002      	beq.n	8009644 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2200      	movs	r2, #0
 8009642:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009648:	2b00      	cmp	r3, #0
 800964a:	d10b      	bne.n	8009664 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009654:	d903      	bls.n	800965e <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2202      	movs	r2, #2
 800965a:	631a      	str	r2, [r3, #48]	; 0x30
 800965c:	e002      	b.n	8009664 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2201      	movs	r2, #1
 8009662:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	685a      	ldr	r2, [r3, #4]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	689b      	ldr	r3, [r3, #8]
 800966c:	431a      	orrs	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	431a      	orrs	r2, r3
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	695b      	ldr	r3, [r3, #20]
 8009678:	431a      	orrs	r2, r3
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	699b      	ldr	r3, [r3, #24]
 800967e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009682:	431a      	orrs	r2, r3
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	69db      	ldr	r3, [r3, #28]
 8009688:	431a      	orrs	r2, r3
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a1b      	ldr	r3, [r3, #32]
 800968e:	ea42 0103 	orr.w	r1, r2, r3
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	430a      	orrs	r2, r1
 800969c:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	699b      	ldr	r3, [r3, #24]
 80096a2:	0c1b      	lsrs	r3, r3, #16
 80096a4:	f003 0204 	and.w	r2, r3, #4
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ac:	431a      	orrs	r2, r3
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096b2:	431a      	orrs	r2, r3
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	ea42 0103 	orr.w	r1, r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68fa      	ldr	r2, [r7, #12]
 80096c2:	430a      	orrs	r2, r1
 80096c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	69da      	ldr	r2, [r3, #28]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80096d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2201      	movs	r2, #1
 80096e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80096e4:	2300      	movs	r3, #0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b082      	sub	sp, #8
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	e01d      	b.n	800973c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b00      	cmp	r3, #0
 800970a:	d106      	bne.n	800971a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f7fa ffdf 	bl	80046d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2202      	movs	r2, #2
 800971e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	3304      	adds	r3, #4
 800972a:	4619      	mov	r1, r3
 800972c:	4610      	mov	r0, r2
 800972e:	f000 fbc3 	bl	8009eb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2201      	movs	r2, #1
 8009736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800973a:	2300      	movs	r3, #0
}
 800973c:	4618      	mov	r0, r3
 800973e:	3708      	adds	r7, #8
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	68da      	ldr	r2, [r3, #12]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f042 0201 	orr.w	r2, r2, #1
 800975a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	689a      	ldr	r2, [r3, #8]
 8009762:	4b0c      	ldr	r3, [pc, #48]	; (8009794 <HAL_TIM_Base_Start_IT+0x50>)
 8009764:	4013      	ands	r3, r2
 8009766:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2b06      	cmp	r3, #6
 800976c:	d00b      	beq.n	8009786 <HAL_TIM_Base_Start_IT+0x42>
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009774:	d007      	beq.n	8009786 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f042 0201 	orr.w	r2, r2, #1
 8009784:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3714      	adds	r7, #20
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr
 8009794:	00010007 	.word	0x00010007

08009798 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d101      	bne.n	80097aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	e01d      	b.n	80097e6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d106      	bne.n	80097c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f815 	bl	80097ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2202      	movs	r2, #2
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681a      	ldr	r2, [r3, #0]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	3304      	adds	r3, #4
 80097d4:	4619      	mov	r1, r3
 80097d6:	4610      	mov	r0, r2
 80097d8:	f000 fb6e 	bl	8009eb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3708      	adds	r7, #8
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80097ee:	b480      	push	{r7}
 80097f0:	b083      	sub	sp, #12
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80097f6:	bf00      	nop
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr

08009802 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009802:	b580      	push	{r7, lr}
 8009804:	b082      	sub	sp, #8
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	691b      	ldr	r3, [r3, #16]
 8009810:	f003 0302 	and.w	r3, r3, #2
 8009814:	2b02      	cmp	r3, #2
 8009816:	d122      	bne.n	800985e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f003 0302 	and.w	r3, r3, #2
 8009822:	2b02      	cmp	r3, #2
 8009824:	d11b      	bne.n	800985e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f06f 0202 	mvn.w	r2, #2
 800982e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2201      	movs	r2, #1
 8009834:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	699b      	ldr	r3, [r3, #24]
 800983c:	f003 0303 	and.w	r3, r3, #3
 8009840:	2b00      	cmp	r3, #0
 8009842:	d003      	beq.n	800984c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 fb19 	bl	8009e7c <HAL_TIM_IC_CaptureCallback>
 800984a:	e005      	b.n	8009858 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 fb0b 	bl	8009e68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 fb1c 	bl	8009e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	691b      	ldr	r3, [r3, #16]
 8009864:	f003 0304 	and.w	r3, r3, #4
 8009868:	2b04      	cmp	r3, #4
 800986a:	d122      	bne.n	80098b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	f003 0304 	and.w	r3, r3, #4
 8009876:	2b04      	cmp	r3, #4
 8009878:	d11b      	bne.n	80098b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f06f 0204 	mvn.w	r2, #4
 8009882:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2202      	movs	r2, #2
 8009888:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009894:	2b00      	cmp	r3, #0
 8009896:	d003      	beq.n	80098a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 faef 	bl	8009e7c <HAL_TIM_IC_CaptureCallback>
 800989e:	e005      	b.n	80098ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f000 fae1 	bl	8009e68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 faf2 	bl	8009e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2200      	movs	r2, #0
 80098b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	f003 0308 	and.w	r3, r3, #8
 80098bc:	2b08      	cmp	r3, #8
 80098be:	d122      	bne.n	8009906 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	f003 0308 	and.w	r3, r3, #8
 80098ca:	2b08      	cmp	r3, #8
 80098cc:	d11b      	bne.n	8009906 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f06f 0208 	mvn.w	r2, #8
 80098d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2204      	movs	r2, #4
 80098dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	f003 0303 	and.w	r3, r3, #3
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d003      	beq.n	80098f4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 fac5 	bl	8009e7c <HAL_TIM_IC_CaptureCallback>
 80098f2:	e005      	b.n	8009900 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 fab7 	bl	8009e68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 fac8 	bl	8009e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	691b      	ldr	r3, [r3, #16]
 800990c:	f003 0310 	and.w	r3, r3, #16
 8009910:	2b10      	cmp	r3, #16
 8009912:	d122      	bne.n	800995a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	f003 0310 	and.w	r3, r3, #16
 800991e:	2b10      	cmp	r3, #16
 8009920:	d11b      	bne.n	800995a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f06f 0210 	mvn.w	r2, #16
 800992a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2208      	movs	r2, #8
 8009930:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	69db      	ldr	r3, [r3, #28]
 8009938:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800993c:	2b00      	cmp	r3, #0
 800993e:	d003      	beq.n	8009948 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 fa9b 	bl	8009e7c <HAL_TIM_IC_CaptureCallback>
 8009946:	e005      	b.n	8009954 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fa8d 	bl	8009e68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa9e 	bl	8009e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	691b      	ldr	r3, [r3, #16]
 8009960:	f003 0301 	and.w	r3, r3, #1
 8009964:	2b01      	cmp	r3, #1
 8009966:	d10e      	bne.n	8009986 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	68db      	ldr	r3, [r3, #12]
 800996e:	f003 0301 	and.w	r3, r3, #1
 8009972:	2b01      	cmp	r3, #1
 8009974:	d107      	bne.n	8009986 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f06f 0201 	mvn.w	r2, #1
 800997e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f7f8 fe09 	bl	8002598 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	691b      	ldr	r3, [r3, #16]
 800998c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009990:	2b80      	cmp	r3, #128	; 0x80
 8009992:	d10e      	bne.n	80099b2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68db      	ldr	r3, [r3, #12]
 800999a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800999e:	2b80      	cmp	r3, #128	; 0x80
 80099a0:	d107      	bne.n	80099b2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80099aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f000 ffb9 	bl	800a924 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099c0:	d10e      	bne.n	80099e0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099cc:	2b80      	cmp	r3, #128	; 0x80
 80099ce:	d107      	bne.n	80099e0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80099d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 ffac 	bl	800a938 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ea:	2b40      	cmp	r3, #64	; 0x40
 80099ec:	d10e      	bne.n	8009a0c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099f8:	2b40      	cmp	r3, #64	; 0x40
 80099fa:	d107      	bne.n	8009a0c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 fa4c 	bl	8009ea4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	f003 0320 	and.w	r3, r3, #32
 8009a16:	2b20      	cmp	r3, #32
 8009a18:	d10e      	bne.n	8009a38 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	f003 0320 	and.w	r3, r3, #32
 8009a24:	2b20      	cmp	r3, #32
 8009a26:	d107      	bne.n	8009a38 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f06f 0220 	mvn.w	r2, #32
 8009a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 ff6c 	bl	800a910 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a38:	bf00      	nop
 8009a3a:	3708      	adds	r7, #8
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b084      	sub	sp, #16
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d101      	bne.n	8009a5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009a56:	2302      	movs	r3, #2
 8009a58:	e105      	b.n	8009c66 <HAL_TIM_PWM_ConfigChannel+0x226>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2202      	movs	r2, #2
 8009a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2b14      	cmp	r3, #20
 8009a6e:	f200 80f0 	bhi.w	8009c52 <HAL_TIM_PWM_ConfigChannel+0x212>
 8009a72:	a201      	add	r2, pc, #4	; (adr r2, 8009a78 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a78:	08009acd 	.word	0x08009acd
 8009a7c:	08009c53 	.word	0x08009c53
 8009a80:	08009c53 	.word	0x08009c53
 8009a84:	08009c53 	.word	0x08009c53
 8009a88:	08009b0d 	.word	0x08009b0d
 8009a8c:	08009c53 	.word	0x08009c53
 8009a90:	08009c53 	.word	0x08009c53
 8009a94:	08009c53 	.word	0x08009c53
 8009a98:	08009b4f 	.word	0x08009b4f
 8009a9c:	08009c53 	.word	0x08009c53
 8009aa0:	08009c53 	.word	0x08009c53
 8009aa4:	08009c53 	.word	0x08009c53
 8009aa8:	08009b8f 	.word	0x08009b8f
 8009aac:	08009c53 	.word	0x08009c53
 8009ab0:	08009c53 	.word	0x08009c53
 8009ab4:	08009c53 	.word	0x08009c53
 8009ab8:	08009bd1 	.word	0x08009bd1
 8009abc:	08009c53 	.word	0x08009c53
 8009ac0:	08009c53 	.word	0x08009c53
 8009ac4:	08009c53 	.word	0x08009c53
 8009ac8:	08009c11 	.word	0x08009c11
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	68b9      	ldr	r1, [r7, #8]
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f000 fa90 	bl	8009ff8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	699a      	ldr	r2, [r3, #24]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f042 0208 	orr.w	r2, r2, #8
 8009ae6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	699a      	ldr	r2, [r3, #24]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	f022 0204 	bic.w	r2, r2, #4
 8009af6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	6999      	ldr	r1, [r3, #24]
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	691a      	ldr	r2, [r3, #16]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	430a      	orrs	r2, r1
 8009b08:	619a      	str	r2, [r3, #24]
      break;
 8009b0a:	e0a3      	b.n	8009c54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	68b9      	ldr	r1, [r7, #8]
 8009b12:	4618      	mov	r0, r3
 8009b14:	f000 fae2 	bl	800a0dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	699a      	ldr	r2, [r3, #24]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009b26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	699a      	ldr	r2, [r3, #24]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	6999      	ldr	r1, [r3, #24]
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	021a      	lsls	r2, r3, #8
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	430a      	orrs	r2, r1
 8009b4a:	619a      	str	r2, [r3, #24]
      break;
 8009b4c:	e082      	b.n	8009c54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	68b9      	ldr	r1, [r7, #8]
 8009b54:	4618      	mov	r0, r3
 8009b56:	f000 fb39 	bl	800a1cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	69da      	ldr	r2, [r3, #28]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f042 0208 	orr.w	r2, r2, #8
 8009b68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	69da      	ldr	r2, [r3, #28]
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f022 0204 	bic.w	r2, r2, #4
 8009b78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	69d9      	ldr	r1, [r3, #28]
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	691a      	ldr	r2, [r3, #16]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	430a      	orrs	r2, r1
 8009b8a:	61da      	str	r2, [r3, #28]
      break;
 8009b8c:	e062      	b.n	8009c54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	68b9      	ldr	r1, [r7, #8]
 8009b94:	4618      	mov	r0, r3
 8009b96:	f000 fb8f 	bl	800a2b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	69da      	ldr	r2, [r3, #28]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ba8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	69da      	ldr	r2, [r3, #28]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	69d9      	ldr	r1, [r3, #28]
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	691b      	ldr	r3, [r3, #16]
 8009bc4:	021a      	lsls	r2, r3, #8
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	430a      	orrs	r2, r1
 8009bcc:	61da      	str	r2, [r3, #28]
      break;
 8009bce:	e041      	b.n	8009c54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68b9      	ldr	r1, [r7, #8]
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f000 fbc6 	bl	800a368 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f042 0208 	orr.w	r2, r2, #8
 8009bea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f022 0204 	bic.w	r2, r2, #4
 8009bfa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	691a      	ldr	r2, [r3, #16]
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	430a      	orrs	r2, r1
 8009c0c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009c0e:	e021      	b.n	8009c54 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	68b9      	ldr	r1, [r7, #8]
 8009c16:	4618      	mov	r0, r3
 8009c18:	f000 fbf8 	bl	800a40c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009c2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	021a      	lsls	r2, r3, #8
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	430a      	orrs	r2, r1
 8009c4e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009c50:	e000      	b.n	8009c54 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8009c52:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop

08009c70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d101      	bne.n	8009c88 <HAL_TIM_ConfigClockSource+0x18>
 8009c84:	2302      	movs	r3, #2
 8009c86:	e0a6      	b.n	8009dd6 <HAL_TIM_ConfigClockSource+0x166>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2202      	movs	r2, #2
 8009c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	4b4f      	ldr	r3, [pc, #316]	; (8009de0 <HAL_TIM_ConfigClockSource+0x170>)
 8009ca4:	4013      	ands	r3, r2
 8009ca6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	2b40      	cmp	r3, #64	; 0x40
 8009cbe:	d067      	beq.n	8009d90 <HAL_TIM_ConfigClockSource+0x120>
 8009cc0:	2b40      	cmp	r3, #64	; 0x40
 8009cc2:	d80b      	bhi.n	8009cdc <HAL_TIM_ConfigClockSource+0x6c>
 8009cc4:	2b10      	cmp	r3, #16
 8009cc6:	d073      	beq.n	8009db0 <HAL_TIM_ConfigClockSource+0x140>
 8009cc8:	2b10      	cmp	r3, #16
 8009cca:	d802      	bhi.n	8009cd2 <HAL_TIM_ConfigClockSource+0x62>
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d06f      	beq.n	8009db0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009cd0:	e078      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009cd2:	2b20      	cmp	r3, #32
 8009cd4:	d06c      	beq.n	8009db0 <HAL_TIM_ConfigClockSource+0x140>
 8009cd6:	2b30      	cmp	r3, #48	; 0x30
 8009cd8:	d06a      	beq.n	8009db0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8009cda:	e073      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009cdc:	2b70      	cmp	r3, #112	; 0x70
 8009cde:	d00d      	beq.n	8009cfc <HAL_TIM_ConfigClockSource+0x8c>
 8009ce0:	2b70      	cmp	r3, #112	; 0x70
 8009ce2:	d804      	bhi.n	8009cee <HAL_TIM_ConfigClockSource+0x7e>
 8009ce4:	2b50      	cmp	r3, #80	; 0x50
 8009ce6:	d033      	beq.n	8009d50 <HAL_TIM_ConfigClockSource+0xe0>
 8009ce8:	2b60      	cmp	r3, #96	; 0x60
 8009cea:	d041      	beq.n	8009d70 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009cec:	e06a      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cf2:	d066      	beq.n	8009dc2 <HAL_TIM_ConfigClockSource+0x152>
 8009cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cf8:	d017      	beq.n	8009d2a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8009cfa:	e063      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6818      	ldr	r0, [r3, #0]
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	6899      	ldr	r1, [r3, #8]
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	685a      	ldr	r2, [r3, #4]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	f000 fcd4 	bl	800a6b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009d1e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	68fa      	ldr	r2, [r7, #12]
 8009d26:	609a      	str	r2, [r3, #8]
      break;
 8009d28:	e04c      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6818      	ldr	r0, [r3, #0]
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	6899      	ldr	r1, [r3, #8]
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	685a      	ldr	r2, [r3, #4]
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	f000 fcbd 	bl	800a6b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	689a      	ldr	r2, [r3, #8]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009d4c:	609a      	str	r2, [r3, #8]
      break;
 8009d4e:	e039      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6818      	ldr	r0, [r3, #0]
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	6859      	ldr	r1, [r3, #4]
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	f000 fc31 	bl	800a5c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	2150      	movs	r1, #80	; 0x50
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f000 fc8a 	bl	800a682 <TIM_ITRx_SetConfig>
      break;
 8009d6e:	e029      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6818      	ldr	r0, [r3, #0]
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	6859      	ldr	r1, [r3, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	f000 fc50 	bl	800a622 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2160      	movs	r1, #96	; 0x60
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f000 fc7a 	bl	800a682 <TIM_ITRx_SetConfig>
      break;
 8009d8e:	e019      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6818      	ldr	r0, [r3, #0]
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	6859      	ldr	r1, [r3, #4]
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	f000 fc11 	bl	800a5c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	2140      	movs	r1, #64	; 0x40
 8009da8:	4618      	mov	r0, r3
 8009daa:	f000 fc6a 	bl	800a682 <TIM_ITRx_SetConfig>
      break;
 8009dae:	e009      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681a      	ldr	r2, [r3, #0]
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4619      	mov	r1, r3
 8009dba:	4610      	mov	r0, r2
 8009dbc:	f000 fc61 	bl	800a682 <TIM_ITRx_SetConfig>
      break;
 8009dc0:	e000      	b.n	8009dc4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009dc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009dd4:	2300      	movs	r3, #0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	fffeff88 	.word	0xfffeff88

08009de4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
 8009dec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d101      	bne.n	8009dfc <HAL_TIM_SlaveConfigSynchro+0x18>
 8009df8:	2302      	movs	r3, #2
 8009dfa:	e031      	b.n	8009e60 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2202      	movs	r2, #2
 8009e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009e0c:	6839      	ldr	r1, [r7, #0]
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 fb50 	bl	800a4b4 <TIM_SlaveTimer_SetConfig>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d009      	beq.n	8009e2e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e018      	b.n	8009e60 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68da      	ldr	r2, [r3, #12]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e3c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	68da      	ldr	r2, [r3, #12]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009e4c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2201      	movs	r2, #1
 8009e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3708      	adds	r7, #8
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e70:	bf00      	nop
 8009e72:	370c      	adds	r7, #12
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e84:	bf00      	nop
 8009e86:	370c      	adds	r7, #12
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e98:	bf00      	nop
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009eac:	bf00      	nop
 8009eae:	370c      	adds	r7, #12
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b085      	sub	sp, #20
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a40      	ldr	r2, [pc, #256]	; (8009fcc <TIM_Base_SetConfig+0x114>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d013      	beq.n	8009ef8 <TIM_Base_SetConfig+0x40>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ed6:	d00f      	beq.n	8009ef8 <TIM_Base_SetConfig+0x40>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4a3d      	ldr	r2, [pc, #244]	; (8009fd0 <TIM_Base_SetConfig+0x118>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d00b      	beq.n	8009ef8 <TIM_Base_SetConfig+0x40>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a3c      	ldr	r2, [pc, #240]	; (8009fd4 <TIM_Base_SetConfig+0x11c>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d007      	beq.n	8009ef8 <TIM_Base_SetConfig+0x40>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4a3b      	ldr	r2, [pc, #236]	; (8009fd8 <TIM_Base_SetConfig+0x120>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d003      	beq.n	8009ef8 <TIM_Base_SetConfig+0x40>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	4a3a      	ldr	r2, [pc, #232]	; (8009fdc <TIM_Base_SetConfig+0x124>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d108      	bne.n	8009f0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009efe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a2f      	ldr	r2, [pc, #188]	; (8009fcc <TIM_Base_SetConfig+0x114>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d02b      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f18:	d027      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	4a2c      	ldr	r2, [pc, #176]	; (8009fd0 <TIM_Base_SetConfig+0x118>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d023      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	4a2b      	ldr	r2, [pc, #172]	; (8009fd4 <TIM_Base_SetConfig+0x11c>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d01f      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	4a2a      	ldr	r2, [pc, #168]	; (8009fd8 <TIM_Base_SetConfig+0x120>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d01b      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4a29      	ldr	r2, [pc, #164]	; (8009fdc <TIM_Base_SetConfig+0x124>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d017      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4a28      	ldr	r2, [pc, #160]	; (8009fe0 <TIM_Base_SetConfig+0x128>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d013      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	4a27      	ldr	r2, [pc, #156]	; (8009fe4 <TIM_Base_SetConfig+0x12c>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d00f      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	4a26      	ldr	r2, [pc, #152]	; (8009fe8 <TIM_Base_SetConfig+0x130>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d00b      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	4a25      	ldr	r2, [pc, #148]	; (8009fec <TIM_Base_SetConfig+0x134>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d007      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	4a24      	ldr	r2, [pc, #144]	; (8009ff0 <TIM_Base_SetConfig+0x138>)
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d003      	beq.n	8009f6a <TIM_Base_SetConfig+0xb2>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	4a23      	ldr	r2, [pc, #140]	; (8009ff4 <TIM_Base_SetConfig+0x13c>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d108      	bne.n	8009f7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	68db      	ldr	r3, [r3, #12]
 8009f76:	68fa      	ldr	r2, [r7, #12]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	695b      	ldr	r3, [r3, #20]
 8009f86:	4313      	orrs	r3, r2
 8009f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	689a      	ldr	r2, [r3, #8]
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	4a0a      	ldr	r2, [pc, #40]	; (8009fcc <TIM_Base_SetConfig+0x114>)
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	d003      	beq.n	8009fb0 <TIM_Base_SetConfig+0xf8>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	4a0c      	ldr	r2, [pc, #48]	; (8009fdc <TIM_Base_SetConfig+0x124>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d103      	bne.n	8009fb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	691a      	ldr	r2, [r3, #16]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	615a      	str	r2, [r3, #20]
}
 8009fbe:	bf00      	nop
 8009fc0:	3714      	adds	r7, #20
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc8:	4770      	bx	lr
 8009fca:	bf00      	nop
 8009fcc:	40010000 	.word	0x40010000
 8009fd0:	40000400 	.word	0x40000400
 8009fd4:	40000800 	.word	0x40000800
 8009fd8:	40000c00 	.word	0x40000c00
 8009fdc:	40010400 	.word	0x40010400
 8009fe0:	40014000 	.word	0x40014000
 8009fe4:	40014400 	.word	0x40014400
 8009fe8:	40014800 	.word	0x40014800
 8009fec:	40001800 	.word	0x40001800
 8009ff0:	40001c00 	.word	0x40001c00
 8009ff4:	40002000 	.word	0x40002000

08009ff8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6a1b      	ldr	r3, [r3, #32]
 800a006:	f023 0201 	bic.w	r2, r3, #1
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a1b      	ldr	r3, [r3, #32]
 800a012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	699b      	ldr	r3, [r3, #24]
 800a01e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	4b2b      	ldr	r3, [pc, #172]	; (800a0d0 <TIM_OC1_SetConfig+0xd8>)
 800a024:	4013      	ands	r3, r2
 800a026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f023 0303 	bic.w	r3, r3, #3
 800a02e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	4313      	orrs	r3, r2
 800a038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	f023 0302 	bic.w	r3, r3, #2
 800a040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	689b      	ldr	r3, [r3, #8]
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	4313      	orrs	r3, r2
 800a04a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a21      	ldr	r2, [pc, #132]	; (800a0d4 <TIM_OC1_SetConfig+0xdc>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d003      	beq.n	800a05c <TIM_OC1_SetConfig+0x64>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	4a20      	ldr	r2, [pc, #128]	; (800a0d8 <TIM_OC1_SetConfig+0xe0>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d10c      	bne.n	800a076 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	f023 0308 	bic.w	r3, r3, #8
 800a062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	697a      	ldr	r2, [r7, #20]
 800a06a:	4313      	orrs	r3, r2
 800a06c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	f023 0304 	bic.w	r3, r3, #4
 800a074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a16      	ldr	r2, [pc, #88]	; (800a0d4 <TIM_OC1_SetConfig+0xdc>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d003      	beq.n	800a086 <TIM_OC1_SetConfig+0x8e>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a15      	ldr	r2, [pc, #84]	; (800a0d8 <TIM_OC1_SetConfig+0xe0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d111      	bne.n	800a0aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a08c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	695b      	ldr	r3, [r3, #20]
 800a09a:	693a      	ldr	r2, [r7, #16]
 800a09c:	4313      	orrs	r3, r2
 800a09e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	693a      	ldr	r2, [r7, #16]
 800a0ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	68fa      	ldr	r2, [r7, #12]
 800a0b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	685a      	ldr	r2, [r3, #4]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	697a      	ldr	r2, [r7, #20]
 800a0c2:	621a      	str	r2, [r3, #32]
}
 800a0c4:	bf00      	nop
 800a0c6:	371c      	adds	r7, #28
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr
 800a0d0:	fffeff8f 	.word	0xfffeff8f
 800a0d4:	40010000 	.word	0x40010000
 800a0d8:	40010400 	.word	0x40010400

0800a0dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b087      	sub	sp, #28
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a1b      	ldr	r3, [r3, #32]
 800a0ea:	f023 0210 	bic.w	r2, r3, #16
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6a1b      	ldr	r3, [r3, #32]
 800a0f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a104:	68fa      	ldr	r2, [r7, #12]
 800a106:	4b2e      	ldr	r3, [pc, #184]	; (800a1c0 <TIM_OC2_SetConfig+0xe4>)
 800a108:	4013      	ands	r3, r2
 800a10a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a112:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	021b      	lsls	r3, r3, #8
 800a11a:	68fa      	ldr	r2, [r7, #12]
 800a11c:	4313      	orrs	r3, r2
 800a11e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	f023 0320 	bic.w	r3, r3, #32
 800a126:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	011b      	lsls	r3, r3, #4
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	4313      	orrs	r3, r2
 800a132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	4a23      	ldr	r2, [pc, #140]	; (800a1c4 <TIM_OC2_SetConfig+0xe8>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d003      	beq.n	800a144 <TIM_OC2_SetConfig+0x68>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	4a22      	ldr	r2, [pc, #136]	; (800a1c8 <TIM_OC2_SetConfig+0xec>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d10d      	bne.n	800a160 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a14a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	011b      	lsls	r3, r3, #4
 800a152:	697a      	ldr	r2, [r7, #20]
 800a154:	4313      	orrs	r3, r2
 800a156:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a15e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a18      	ldr	r2, [pc, #96]	; (800a1c4 <TIM_OC2_SetConfig+0xe8>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d003      	beq.n	800a170 <TIM_OC2_SetConfig+0x94>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4a17      	ldr	r2, [pc, #92]	; (800a1c8 <TIM_OC2_SetConfig+0xec>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d113      	bne.n	800a198 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a176:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a17e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	695b      	ldr	r3, [r3, #20]
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	693a      	ldr	r2, [r7, #16]
 800a188:	4313      	orrs	r3, r2
 800a18a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	699b      	ldr	r3, [r3, #24]
 800a190:	009b      	lsls	r3, r3, #2
 800a192:	693a      	ldr	r2, [r7, #16]
 800a194:	4313      	orrs	r3, r2
 800a196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	68fa      	ldr	r2, [r7, #12]
 800a1a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	621a      	str	r2, [r3, #32]
}
 800a1b2:	bf00      	nop
 800a1b4:	371c      	adds	r7, #28
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop
 800a1c0:	feff8fff 	.word	0xfeff8fff
 800a1c4:	40010000 	.word	0x40010000
 800a1c8:	40010400 	.word	0x40010400

0800a1cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b087      	sub	sp, #28
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a1b      	ldr	r3, [r3, #32]
 800a1e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	69db      	ldr	r3, [r3, #28]
 800a1f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	4b2d      	ldr	r3, [pc, #180]	; (800a2ac <TIM_OC3_SetConfig+0xe0>)
 800a1f8:	4013      	ands	r3, r2
 800a1fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f023 0303 	bic.w	r3, r3, #3
 800a202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	4313      	orrs	r3, r2
 800a20c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	021b      	lsls	r3, r3, #8
 800a21c:	697a      	ldr	r2, [r7, #20]
 800a21e:	4313      	orrs	r3, r2
 800a220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	4a22      	ldr	r2, [pc, #136]	; (800a2b0 <TIM_OC3_SetConfig+0xe4>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d003      	beq.n	800a232 <TIM_OC3_SetConfig+0x66>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	4a21      	ldr	r2, [pc, #132]	; (800a2b4 <TIM_OC3_SetConfig+0xe8>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d10d      	bne.n	800a24e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a238:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	68db      	ldr	r3, [r3, #12]
 800a23e:	021b      	lsls	r3, r3, #8
 800a240:	697a      	ldr	r2, [r7, #20]
 800a242:	4313      	orrs	r3, r2
 800a244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a24c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a17      	ldr	r2, [pc, #92]	; (800a2b0 <TIM_OC3_SetConfig+0xe4>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d003      	beq.n	800a25e <TIM_OC3_SetConfig+0x92>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	4a16      	ldr	r2, [pc, #88]	; (800a2b4 <TIM_OC3_SetConfig+0xe8>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d113      	bne.n	800a286 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a264:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a26c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	695b      	ldr	r3, [r3, #20]
 800a272:	011b      	lsls	r3, r3, #4
 800a274:	693a      	ldr	r2, [r7, #16]
 800a276:	4313      	orrs	r3, r2
 800a278:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	699b      	ldr	r3, [r3, #24]
 800a27e:	011b      	lsls	r3, r3, #4
 800a280:	693a      	ldr	r2, [r7, #16]
 800a282:	4313      	orrs	r3, r2
 800a284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	693a      	ldr	r2, [r7, #16]
 800a28a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	685a      	ldr	r2, [r3, #4]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	697a      	ldr	r2, [r7, #20]
 800a29e:	621a      	str	r2, [r3, #32]
}
 800a2a0:	bf00      	nop
 800a2a2:	371c      	adds	r7, #28
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr
 800a2ac:	fffeff8f 	.word	0xfffeff8f
 800a2b0:	40010000 	.word	0x40010000
 800a2b4:	40010400 	.word	0x40010400

0800a2b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b087      	sub	sp, #28
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6a1b      	ldr	r3, [r3, #32]
 800a2c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6a1b      	ldr	r3, [r3, #32]
 800a2d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	69db      	ldr	r3, [r3, #28]
 800a2de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	4b1e      	ldr	r3, [pc, #120]	; (800a35c <TIM_OC4_SetConfig+0xa4>)
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	021b      	lsls	r3, r3, #8
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a302:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	031b      	lsls	r3, r3, #12
 800a30a:	693a      	ldr	r2, [r7, #16]
 800a30c:	4313      	orrs	r3, r2
 800a30e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	4a13      	ldr	r2, [pc, #76]	; (800a360 <TIM_OC4_SetConfig+0xa8>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d003      	beq.n	800a320 <TIM_OC4_SetConfig+0x68>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	4a12      	ldr	r2, [pc, #72]	; (800a364 <TIM_OC4_SetConfig+0xac>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d109      	bne.n	800a334 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a326:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	695b      	ldr	r3, [r3, #20]
 800a32c:	019b      	lsls	r3, r3, #6
 800a32e:	697a      	ldr	r2, [r7, #20]
 800a330:	4313      	orrs	r3, r2
 800a332:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	68fa      	ldr	r2, [r7, #12]
 800a33e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	685a      	ldr	r2, [r3, #4]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	621a      	str	r2, [r3, #32]
}
 800a34e:	bf00      	nop
 800a350:	371c      	adds	r7, #28
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr
 800a35a:	bf00      	nop
 800a35c:	feff8fff 	.word	0xfeff8fff
 800a360:	40010000 	.word	0x40010000
 800a364:	40010400 	.word	0x40010400

0800a368 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a368:	b480      	push	{r7}
 800a36a:	b087      	sub	sp, #28
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6a1b      	ldr	r3, [r3, #32]
 800a376:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6a1b      	ldr	r3, [r3, #32]
 800a382:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a38e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	4b1b      	ldr	r3, [pc, #108]	; (800a400 <TIM_OC5_SetConfig+0x98>)
 800a394:	4013      	ands	r3, r2
 800a396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	68fa      	ldr	r2, [r7, #12]
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a3a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	041b      	lsls	r3, r3, #16
 800a3b0:	693a      	ldr	r2, [r7, #16]
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4a12      	ldr	r2, [pc, #72]	; (800a404 <TIM_OC5_SetConfig+0x9c>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d003      	beq.n	800a3c6 <TIM_OC5_SetConfig+0x5e>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a11      	ldr	r2, [pc, #68]	; (800a408 <TIM_OC5_SetConfig+0xa0>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d109      	bne.n	800a3da <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a3cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	695b      	ldr	r3, [r3, #20]
 800a3d2:	021b      	lsls	r3, r3, #8
 800a3d4:	697a      	ldr	r2, [r7, #20]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	697a      	ldr	r2, [r7, #20]
 800a3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	685a      	ldr	r2, [r3, #4]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	693a      	ldr	r2, [r7, #16]
 800a3f2:	621a      	str	r2, [r3, #32]
}
 800a3f4:	bf00      	nop
 800a3f6:	371c      	adds	r7, #28
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	fffeff8f 	.word	0xfffeff8f
 800a404:	40010000 	.word	0x40010000
 800a408:	40010400 	.word	0x40010400

0800a40c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b087      	sub	sp, #28
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6a1b      	ldr	r3, [r3, #32]
 800a41a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6a1b      	ldr	r3, [r3, #32]
 800a426:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a434:	68fa      	ldr	r2, [r7, #12]
 800a436:	4b1c      	ldr	r3, [pc, #112]	; (800a4a8 <TIM_OC6_SetConfig+0x9c>)
 800a438:	4013      	ands	r3, r2
 800a43a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	021b      	lsls	r3, r3, #8
 800a442:	68fa      	ldr	r2, [r7, #12]
 800a444:	4313      	orrs	r3, r2
 800a446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a44e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	051b      	lsls	r3, r3, #20
 800a456:	693a      	ldr	r2, [r7, #16]
 800a458:	4313      	orrs	r3, r2
 800a45a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	4a13      	ldr	r2, [pc, #76]	; (800a4ac <TIM_OC6_SetConfig+0xa0>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d003      	beq.n	800a46c <TIM_OC6_SetConfig+0x60>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a12      	ldr	r2, [pc, #72]	; (800a4b0 <TIM_OC6_SetConfig+0xa4>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d109      	bne.n	800a480 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a472:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	695b      	ldr	r3, [r3, #20]
 800a478:	029b      	lsls	r3, r3, #10
 800a47a:	697a      	ldr	r2, [r7, #20]
 800a47c:	4313      	orrs	r3, r2
 800a47e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	68fa      	ldr	r2, [r7, #12]
 800a48a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	685a      	ldr	r2, [r3, #4]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	693a      	ldr	r2, [r7, #16]
 800a498:	621a      	str	r2, [r3, #32]
}
 800a49a:	bf00      	nop
 800a49c:	371c      	adds	r7, #28
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr
 800a4a6:	bf00      	nop
 800a4a8:	feff8fff 	.word	0xfeff8fff
 800a4ac:	40010000 	.word	0x40010000
 800a4b0:	40010400 	.word	0x40010400

0800a4b4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b086      	sub	sp, #24
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4cc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	697a      	ldr	r2, [r7, #20]
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a4d8:	697a      	ldr	r2, [r7, #20]
 800a4da:	4b39      	ldr	r3, [pc, #228]	; (800a5c0 <TIM_SlaveTimer_SetConfig+0x10c>)
 800a4dc:	4013      	ands	r3, r2
 800a4de:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	697a      	ldr	r2, [r7, #20]
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	2b30      	cmp	r3, #48	; 0x30
 800a4f8:	d05c      	beq.n	800a5b4 <TIM_SlaveTimer_SetConfig+0x100>
 800a4fa:	2b30      	cmp	r3, #48	; 0x30
 800a4fc:	d806      	bhi.n	800a50c <TIM_SlaveTimer_SetConfig+0x58>
 800a4fe:	2b10      	cmp	r3, #16
 800a500:	d058      	beq.n	800a5b4 <TIM_SlaveTimer_SetConfig+0x100>
 800a502:	2b20      	cmp	r3, #32
 800a504:	d056      	beq.n	800a5b4 <TIM_SlaveTimer_SetConfig+0x100>
 800a506:	2b00      	cmp	r3, #0
 800a508:	d054      	beq.n	800a5b4 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800a50a:	e054      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800a50c:	2b50      	cmp	r3, #80	; 0x50
 800a50e:	d03d      	beq.n	800a58c <TIM_SlaveTimer_SetConfig+0xd8>
 800a510:	2b50      	cmp	r3, #80	; 0x50
 800a512:	d802      	bhi.n	800a51a <TIM_SlaveTimer_SetConfig+0x66>
 800a514:	2b40      	cmp	r3, #64	; 0x40
 800a516:	d010      	beq.n	800a53a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 800a518:	e04d      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800a51a:	2b60      	cmp	r3, #96	; 0x60
 800a51c:	d040      	beq.n	800a5a0 <TIM_SlaveTimer_SetConfig+0xec>
 800a51e:	2b70      	cmp	r3, #112	; 0x70
 800a520:	d000      	beq.n	800a524 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 800a522:	e048      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6818      	ldr	r0, [r3, #0]
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	68d9      	ldr	r1, [r3, #12]
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	689a      	ldr	r2, [r3, #8]
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	691b      	ldr	r3, [r3, #16]
 800a534:	f000 f8c0 	bl	800a6b8 <TIM_ETR_SetConfig>
      break;
 800a538:	e03d      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2b05      	cmp	r3, #5
 800a540:	d101      	bne.n	800a546 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 800a542:	2301      	movs	r3, #1
 800a544:	e038      	b.n	800a5b8 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	6a1b      	ldr	r3, [r3, #32]
 800a54c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	6a1a      	ldr	r2, [r3, #32]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f022 0201 	bic.w	r2, r2, #1
 800a55c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	699b      	ldr	r3, [r3, #24]
 800a564:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a56c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	691b      	ldr	r3, [r3, #16]
 800a572:	011b      	lsls	r3, r3, #4
 800a574:	68fa      	ldr	r2, [r7, #12]
 800a576:	4313      	orrs	r3, r2
 800a578:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	693a      	ldr	r2, [r7, #16]
 800a588:	621a      	str	r2, [r3, #32]
      break;
 800a58a:	e014      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6818      	ldr	r0, [r3, #0]
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	6899      	ldr	r1, [r3, #8]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	691b      	ldr	r3, [r3, #16]
 800a598:	461a      	mov	r2, r3
 800a59a:	f000 f813 	bl	800a5c4 <TIM_TI1_ConfigInputStage>
      break;
 800a59e:	e00a      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6818      	ldr	r0, [r3, #0]
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	6899      	ldr	r1, [r3, #8]
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	691b      	ldr	r3, [r3, #16]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	f000 f838 	bl	800a622 <TIM_TI2_ConfigInputStage>
      break;
 800a5b2:	e000      	b.n	800a5b6 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 800a5b4:	bf00      	nop
  }
  return HAL_OK;
 800a5b6:	2300      	movs	r3, #0
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3718      	adds	r7, #24
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	fffefff8 	.word	0xfffefff8

0800a5c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b087      	sub	sp, #28
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	60f8      	str	r0, [r7, #12]
 800a5cc:	60b9      	str	r1, [r7, #8]
 800a5ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	6a1b      	ldr	r3, [r3, #32]
 800a5d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6a1b      	ldr	r3, [r3, #32]
 800a5da:	f023 0201 	bic.w	r2, r3, #1
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	699b      	ldr	r3, [r3, #24]
 800a5e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a5ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	011b      	lsls	r3, r3, #4
 800a5f4:	693a      	ldr	r2, [r7, #16]
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	f023 030a 	bic.w	r3, r3, #10
 800a600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	4313      	orrs	r3, r2
 800a608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	693a      	ldr	r2, [r7, #16]
 800a60e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	621a      	str	r2, [r3, #32]
}
 800a616:	bf00      	nop
 800a618:	371c      	adds	r7, #28
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr

0800a622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a622:	b480      	push	{r7}
 800a624:	b087      	sub	sp, #28
 800a626:	af00      	add	r7, sp, #0
 800a628:	60f8      	str	r0, [r7, #12]
 800a62a:	60b9      	str	r1, [r7, #8]
 800a62c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	6a1b      	ldr	r3, [r3, #32]
 800a632:	f023 0210 	bic.w	r2, r3, #16
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	699b      	ldr	r3, [r3, #24]
 800a63e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6a1b      	ldr	r3, [r3, #32]
 800a644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a64c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	031b      	lsls	r3, r3, #12
 800a652:	697a      	ldr	r2, [r7, #20]
 800a654:	4313      	orrs	r3, r2
 800a656:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a65e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	011b      	lsls	r3, r3, #4
 800a664:	693a      	ldr	r2, [r7, #16]
 800a666:	4313      	orrs	r3, r2
 800a668:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	697a      	ldr	r2, [r7, #20]
 800a66e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	693a      	ldr	r2, [r7, #16]
 800a674:	621a      	str	r2, [r3, #32]
}
 800a676:	bf00      	nop
 800a678:	371c      	adds	r7, #28
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr

0800a682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a682:	b480      	push	{r7}
 800a684:	b085      	sub	sp, #20
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
 800a68a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	689b      	ldr	r3, [r3, #8]
 800a690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a698:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a69a:	683a      	ldr	r2, [r7, #0]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	f043 0307 	orr.w	r3, r3, #7
 800a6a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	68fa      	ldr	r2, [r7, #12]
 800a6aa:	609a      	str	r2, [r3, #8]
}
 800a6ac:	bf00      	nop
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b087      	sub	sp, #28
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	60f8      	str	r0, [r7, #12]
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	607a      	str	r2, [r7, #4]
 800a6c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	689b      	ldr	r3, [r3, #8]
 800a6ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a6d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	021a      	lsls	r2, r3, #8
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	431a      	orrs	r2, r3
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	697a      	ldr	r2, [r7, #20]
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	697a      	ldr	r2, [r7, #20]
 800a6ea:	609a      	str	r2, [r3, #8]
}
 800a6ec:	bf00      	nop
 800a6ee:	371c      	adds	r7, #28
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d101      	bne.n	800a710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a70c:	2302      	movs	r3, #2
 800a70e:	e06d      	b.n	800a7ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2201      	movs	r2, #1
 800a714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2202      	movs	r2, #2
 800a71c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	689b      	ldr	r3, [r3, #8]
 800a72e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a30      	ldr	r2, [pc, #192]	; (800a7f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d004      	beq.n	800a744 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4a2f      	ldr	r2, [pc, #188]	; (800a7fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d108      	bne.n	800a756 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a74a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	4313      	orrs	r3, r2
 800a754:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a75c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	4313      	orrs	r3, r2
 800a766:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a20      	ldr	r2, [pc, #128]	; (800a7f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d022      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a782:	d01d      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a1d      	ldr	r2, [pc, #116]	; (800a800 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d018      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a1c      	ldr	r2, [pc, #112]	; (800a804 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d013      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a1a      	ldr	r2, [pc, #104]	; (800a808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d00e      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a15      	ldr	r2, [pc, #84]	; (800a7fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d009      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a16      	ldr	r2, [pc, #88]	; (800a80c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d004      	beq.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a15      	ldr	r2, [pc, #84]	; (800a810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d10c      	bne.n	800a7da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a7c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	68ba      	ldr	r2, [r7, #8]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	68ba      	ldr	r2, [r7, #8]
 800a7d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a7ea:	2300      	movs	r3, #0
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3714      	adds	r7, #20
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr
 800a7f8:	40010000 	.word	0x40010000
 800a7fc:	40010400 	.word	0x40010400
 800a800:	40000400 	.word	0x40000400
 800a804:	40000800 	.word	0x40000800
 800a808:	40000c00 	.word	0x40000c00
 800a80c:	40014000 	.word	0x40014000
 800a810:	40001800 	.word	0x40001800

0800a814 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a814:	b480      	push	{r7}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a81e:	2300      	movs	r3, #0
 800a820:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d101      	bne.n	800a830 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a82c:	2302      	movs	r3, #2
 800a82e:	e065      	b.n	800a8fc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2201      	movs	r2, #1
 800a834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	68db      	ldr	r3, [r3, #12]
 800a842:	4313      	orrs	r3, r2
 800a844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	4313      	orrs	r3, r2
 800a852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	4313      	orrs	r3, r2
 800a860:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4313      	orrs	r3, r2
 800a86e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	691b      	ldr	r3, [r3, #16]
 800a87a:	4313      	orrs	r3, r2
 800a87c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	695b      	ldr	r3, [r3, #20]
 800a888:	4313      	orrs	r3, r2
 800a88a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a896:	4313      	orrs	r3, r2
 800a898:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	699b      	ldr	r3, [r3, #24]
 800a8a4:	041b      	lsls	r3, r3, #16
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	4a16      	ldr	r2, [pc, #88]	; (800a908 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d004      	beq.n	800a8be <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a14      	ldr	r2, [pc, #80]	; (800a90c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d115      	bne.n	800a8ea <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c8:	051b      	lsls	r3, r3, #20
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	69db      	ldr	r3, [r3, #28]
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	6a1b      	ldr	r3, [r3, #32]
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a8fa:	2300      	movs	r3, #0
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3714      	adds	r7, #20
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr
 800a908:	40010000 	.word	0x40010000
 800a90c:	40010400 	.word	0x40010400

0800a910 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a910:	b480      	push	{r7}
 800a912:	b083      	sub	sp, #12
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a918:	bf00      	nop
 800a91a:	370c      	adds	r7, #12
 800a91c:	46bd      	mov	sp, r7
 800a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a922:	4770      	bx	lr

0800a924 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a924:	b480      	push	{r7}
 800a926:	b083      	sub	sp, #12
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a92c:	bf00      	nop
 800a92e:	370c      	adds	r7, #12
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr

0800a938 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a938:	b480      	push	{r7}
 800a93a:	b083      	sub	sp, #12
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a940:	bf00      	nop
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d101      	bne.n	800a95e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a95a:	2301      	movs	r3, #1
 800a95c:	e040      	b.n	800a9e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a962:	2b00      	cmp	r3, #0
 800a964:	d106      	bne.n	800a974 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f7f9 ff58 	bl	8004824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2224      	movs	r2, #36	; 0x24
 800a978:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	681a      	ldr	r2, [r3, #0]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f022 0201 	bic.w	r2, r2, #1
 800a988:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fa70 	bl	800ae70 <UART_SetConfig>
 800a990:	4603      	mov	r3, r0
 800a992:	2b01      	cmp	r3, #1
 800a994:	d101      	bne.n	800a99a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a996:	2301      	movs	r3, #1
 800a998:	e022      	b.n	800a9e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d002      	beq.n	800a9a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fd0e 	bl	800b3c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	685a      	ldr	r2, [r3, #4]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a9b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	689a      	ldr	r2, [r3, #8]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a9c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	681a      	ldr	r2, [r3, #0]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f042 0201 	orr.w	r2, r2, #1
 800a9d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f000 fd95 	bl	800b508 <UART_CheckIdleState>
 800a9de:	4603      	mov	r3, r0
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3708      	adds	r7, #8
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}

0800a9e8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a9fa:	2b20      	cmp	r3, #32
 800a9fc:	d144      	bne.n	800aa88 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d002      	beq.n	800aa0a <HAL_UART_Transmit_IT+0x22>
 800aa04:	88fb      	ldrh	r3, [r7, #6]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d101      	bne.n	800aa0e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e03d      	b.n	800aa8a <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d101      	bne.n	800aa1c <HAL_UART_Transmit_IT+0x34>
 800aa18:	2302      	movs	r3, #2
 800aa1a:	e036      	b.n	800aa8a <HAL_UART_Transmit_IT+0xa2>
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	88fa      	ldrh	r2, [r7, #6]
 800aa2e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	88fa      	ldrh	r2, [r7, #6]
 800aa36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2200      	movs	r2, #0
 800aa44:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2221      	movs	r2, #33	; 0x21
 800aa4a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa54:	d107      	bne.n	800aa66 <HAL_UART_Transmit_IT+0x7e>
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	691b      	ldr	r3, [r3, #16]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d103      	bne.n	800aa66 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	4a0d      	ldr	r2, [pc, #52]	; (800aa98 <HAL_UART_Transmit_IT+0xb0>)
 800aa62:	665a      	str	r2, [r3, #100]	; 0x64
 800aa64:	e002      	b.n	800aa6c <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	4a0c      	ldr	r2, [pc, #48]	; (800aa9c <HAL_UART_Transmit_IT+0xb4>)
 800aa6a:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aa82:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800aa84:	2300      	movs	r3, #0
 800aa86:	e000      	b.n	800aa8a <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800aa88:	2302      	movs	r3, #2
  }
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3714      	adds	r7, #20
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr
 800aa96:	bf00      	nop
 800aa98:	0800b73b 	.word	0x0800b73b
 800aa9c:	0800b6c9 	.word	0x0800b6c9

0800aaa0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b085      	sub	sp, #20
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aab2:	2b20      	cmp	r3, #32
 800aab4:	f040 808a 	bne.w	800abcc <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d002      	beq.n	800aac4 <HAL_UART_Receive_IT+0x24>
 800aabe:	88fb      	ldrh	r3, [r7, #6]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d101      	bne.n	800aac8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	e082      	b.n	800abce <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800aace:	2b01      	cmp	r3, #1
 800aad0:	d101      	bne.n	800aad6 <HAL_UART_Receive_IT+0x36>
 800aad2:	2302      	movs	r3, #2
 800aad4:	e07b      	b.n	800abce <HAL_UART_Receive_IT+0x12e>
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2201      	movs	r2, #1
 800aada:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	68ba      	ldr	r2, [r7, #8]
 800aae2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	88fa      	ldrh	r2, [r7, #6]
 800aae8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	88fa      	ldrh	r2, [r7, #6]
 800aaf0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab02:	d10e      	bne.n	800ab22 <HAL_UART_Receive_IT+0x82>
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	691b      	ldr	r3, [r3, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d105      	bne.n	800ab18 <HAL_UART_Receive_IT+0x78>
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ab12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab16:	e02d      	b.n	800ab74 <HAL_UART_Receive_IT+0xd4>
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	22ff      	movs	r2, #255	; 0xff
 800ab1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab20:	e028      	b.n	800ab74 <HAL_UART_Receive_IT+0xd4>
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	689b      	ldr	r3, [r3, #8]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d10d      	bne.n	800ab46 <HAL_UART_Receive_IT+0xa6>
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	691b      	ldr	r3, [r3, #16]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d104      	bne.n	800ab3c <HAL_UART_Receive_IT+0x9c>
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	22ff      	movs	r2, #255	; 0xff
 800ab36:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab3a:	e01b      	b.n	800ab74 <HAL_UART_Receive_IT+0xd4>
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	227f      	movs	r2, #127	; 0x7f
 800ab40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab44:	e016      	b.n	800ab74 <HAL_UART_Receive_IT+0xd4>
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	689b      	ldr	r3, [r3, #8]
 800ab4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ab4e:	d10d      	bne.n	800ab6c <HAL_UART_Receive_IT+0xcc>
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	691b      	ldr	r3, [r3, #16]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d104      	bne.n	800ab62 <HAL_UART_Receive_IT+0xc2>
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	227f      	movs	r2, #127	; 0x7f
 800ab5c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab60:	e008      	b.n	800ab74 <HAL_UART_Receive_IT+0xd4>
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	223f      	movs	r2, #63	; 0x3f
 800ab66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab6a:	e003      	b.n	800ab74 <HAL_UART_Receive_IT+0xd4>
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2200      	movs	r2, #0
 800ab78:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2222      	movs	r2, #34	; 0x22
 800ab7e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	689a      	ldr	r2, [r3, #8]
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f042 0201 	orr.w	r2, r2, #1
 800ab8e:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	689b      	ldr	r3, [r3, #8]
 800ab94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab98:	d107      	bne.n	800abaa <HAL_UART_Receive_IT+0x10a>
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	691b      	ldr	r3, [r3, #16]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d103      	bne.n	800abaa <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	4a0d      	ldr	r2, [pc, #52]	; (800abdc <HAL_UART_Receive_IT+0x13c>)
 800aba6:	661a      	str	r2, [r3, #96]	; 0x60
 800aba8:	e002      	b.n	800abb0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	4a0c      	ldr	r2, [pc, #48]	; (800abe0 <HAL_UART_Receive_IT+0x140>)
 800abae:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800abc6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800abc8:	2300      	movs	r3, #0
 800abca:	e000      	b.n	800abce <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800abcc:	2302      	movs	r3, #2
  }
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3714      	adds	r7, #20
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	0800b88f 	.word	0x0800b88f
 800abe0:	0800b7e9 	.word	0x0800b7e9

0800abe4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b088      	sub	sp, #32
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	69db      	ldr	r3, [r3, #28]
 800abf2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac04:	69fa      	ldr	r2, [r7, #28]
 800ac06:	f640 030f 	movw	r3, #2063	; 0x80f
 800ac0a:	4013      	ands	r3, r2
 800ac0c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d113      	bne.n	800ac3c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	f003 0320 	and.w	r3, r3, #32
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d00e      	beq.n	800ac3c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	f003 0320 	and.w	r3, r3, #32
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d009      	beq.n	800ac3c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f000 8100 	beq.w	800ae32 <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	4798      	blx	r3
      }
      return;
 800ac3a:	e0fa      	b.n	800ae32 <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	f000 80d5 	beq.w	800adee <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	f003 0301 	and.w	r3, r3, #1
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d105      	bne.n	800ac5a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800ac4e:	69bb      	ldr	r3, [r7, #24]
 800ac50:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f000 80ca 	beq.w	800adee <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d00e      	beq.n	800ac82 <HAL_UART_IRQHandler+0x9e>
 800ac64:	69bb      	ldr	r3, [r7, #24]
 800ac66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d009      	beq.n	800ac82 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	2201      	movs	r2, #1
 800ac74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac7a:	f043 0201 	orr.w	r2, r3, #1
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	f003 0302 	and.w	r3, r3, #2
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d00e      	beq.n	800acaa <HAL_UART_IRQHandler+0xc6>
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	f003 0301 	and.w	r3, r3, #1
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d009      	beq.n	800acaa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	2202      	movs	r2, #2
 800ac9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aca2:	f043 0204 	orr.w	r2, r3, #4
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	f003 0304 	and.w	r3, r3, #4
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d00e      	beq.n	800acd2 <HAL_UART_IRQHandler+0xee>
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	f003 0301 	and.w	r3, r3, #1
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d009      	beq.n	800acd2 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2204      	movs	r2, #4
 800acc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acca:	f043 0202 	orr.w	r2, r3, #2
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800acd2:	69fb      	ldr	r3, [r7, #28]
 800acd4:	f003 0308 	and.w	r3, r3, #8
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d013      	beq.n	800ad04 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800acdc:	69bb      	ldr	r3, [r7, #24]
 800acde:	f003 0320 	and.w	r3, r3, #32
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d104      	bne.n	800acf0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800acec:	2b00      	cmp	r3, #0
 800acee:	d009      	beq.n	800ad04 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	2208      	movs	r2, #8
 800acf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acfc:	f043 0208 	orr.w	r2, r3, #8
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad04:	69fb      	ldr	r3, [r7, #28]
 800ad06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00f      	beq.n	800ad2e <HAL_UART_IRQHandler+0x14a>
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d00a      	beq.n	800ad2e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad26:	f043 0220 	orr.w	r2, r3, #32
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d07f      	beq.n	800ae36 <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	f003 0320 	and.w	r3, r3, #32
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00c      	beq.n	800ad5a <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ad40:	69bb      	ldr	r3, [r7, #24]
 800ad42:	f003 0320 	and.w	r3, r3, #32
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d007      	beq.n	800ad5a <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d003      	beq.n	800ad5a <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad5e:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad6a:	2b40      	cmp	r3, #64	; 0x40
 800ad6c:	d004      	beq.n	800ad78 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d031      	beq.n	800addc <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f000 fc6f 	bl	800b65c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad88:	2b40      	cmp	r3, #64	; 0x40
 800ad8a:	d123      	bne.n	800add4 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	689a      	ldr	r2, [r3, #8]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad9a:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d013      	beq.n	800adcc <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ada8:	4a26      	ldr	r2, [pc, #152]	; (800ae44 <HAL_UART_IRQHandler+0x260>)
 800adaa:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7fa fe9b 	bl	8005aec <HAL_DMA_Abort_IT>
 800adb6:	4603      	mov	r3, r0
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d016      	beq.n	800adea <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800adc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adc2:	687a      	ldr	r2, [r7, #4]
 800adc4:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800adc6:	4610      	mov	r0, r2
 800adc8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adca:	e00e      	b.n	800adea <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f000 f845 	bl	800ae5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800add2:	e00a      	b.n	800adea <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 f841 	bl	800ae5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adda:	e006      	b.n	800adea <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 f83d 	bl	800ae5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800ade8:	e025      	b.n	800ae36 <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adea:	bf00      	nop
    return;
 800adec:	e023      	b.n	800ae36 <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d00d      	beq.n	800ae14 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d008      	beq.n	800ae14 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d017      	beq.n	800ae3a <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	4798      	blx	r3
    }
    return;
 800ae12:	e012      	b.n	800ae3a <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ae14:	69fb      	ldr	r3, [r7, #28]
 800ae16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d00e      	beq.n	800ae3c <HAL_UART_IRQHandler+0x258>
 800ae1e:	69bb      	ldr	r3, [r7, #24]
 800ae20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d009      	beq.n	800ae3c <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 fcc4 	bl	800b7b6 <UART_EndTransmit_IT>
    return;
 800ae2e:	bf00      	nop
 800ae30:	e004      	b.n	800ae3c <HAL_UART_IRQHandler+0x258>
      return;
 800ae32:	bf00      	nop
 800ae34:	e002      	b.n	800ae3c <HAL_UART_IRQHandler+0x258>
    return;
 800ae36:	bf00      	nop
 800ae38:	e000      	b.n	800ae3c <HAL_UART_IRQHandler+0x258>
    return;
 800ae3a:	bf00      	nop
  }

}
 800ae3c:	3720      	adds	r7, #32
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	0800b69d 	.word	0x0800b69d

0800ae48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b083      	sub	sp, #12
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ae50:	bf00      	nop
 800ae52:	370c      	adds	r7, #12
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr

0800ae5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b083      	sub	sp, #12
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ae64:	bf00      	nop
 800ae66:	370c      	adds	r7, #12
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b088      	sub	sp, #32
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	689a      	ldr	r2, [r3, #8]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	691b      	ldr	r3, [r3, #16]
 800ae88:	431a      	orrs	r2, r3
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	695b      	ldr	r3, [r3, #20]
 800ae8e:	431a      	orrs	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	69db      	ldr	r3, [r3, #28]
 800ae94:	4313      	orrs	r3, r2
 800ae96:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	681a      	ldr	r2, [r3, #0]
 800ae9e:	4bb1      	ldr	r3, [pc, #708]	; (800b164 <UART_SetConfig+0x2f4>)
 800aea0:	4013      	ands	r3, r2
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	6812      	ldr	r2, [r2, #0]
 800aea6:	6939      	ldr	r1, [r7, #16]
 800aea8:	430b      	orrs	r3, r1
 800aeaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	68da      	ldr	r2, [r3, #12]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	430a      	orrs	r2, r1
 800aec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	699b      	ldr	r3, [r3, #24]
 800aec6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6a1b      	ldr	r3, [r3, #32]
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	4313      	orrs	r3, r2
 800aed0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	689b      	ldr	r3, [r3, #8]
 800aed8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	693a      	ldr	r2, [r7, #16]
 800aee2:	430a      	orrs	r2, r1
 800aee4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4a9f      	ldr	r2, [pc, #636]	; (800b168 <UART_SetConfig+0x2f8>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d121      	bne.n	800af34 <UART_SetConfig+0xc4>
 800aef0:	4b9e      	ldr	r3, [pc, #632]	; (800b16c <UART_SetConfig+0x2fc>)
 800aef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aef6:	f003 0303 	and.w	r3, r3, #3
 800aefa:	2b03      	cmp	r3, #3
 800aefc:	d816      	bhi.n	800af2c <UART_SetConfig+0xbc>
 800aefe:	a201      	add	r2, pc, #4	; (adr r2, 800af04 <UART_SetConfig+0x94>)
 800af00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af04:	0800af15 	.word	0x0800af15
 800af08:	0800af21 	.word	0x0800af21
 800af0c:	0800af1b 	.word	0x0800af1b
 800af10:	0800af27 	.word	0x0800af27
 800af14:	2301      	movs	r3, #1
 800af16:	77fb      	strb	r3, [r7, #31]
 800af18:	e151      	b.n	800b1be <UART_SetConfig+0x34e>
 800af1a:	2302      	movs	r3, #2
 800af1c:	77fb      	strb	r3, [r7, #31]
 800af1e:	e14e      	b.n	800b1be <UART_SetConfig+0x34e>
 800af20:	2304      	movs	r3, #4
 800af22:	77fb      	strb	r3, [r7, #31]
 800af24:	e14b      	b.n	800b1be <UART_SetConfig+0x34e>
 800af26:	2308      	movs	r3, #8
 800af28:	77fb      	strb	r3, [r7, #31]
 800af2a:	e148      	b.n	800b1be <UART_SetConfig+0x34e>
 800af2c:	2310      	movs	r3, #16
 800af2e:	77fb      	strb	r3, [r7, #31]
 800af30:	bf00      	nop
 800af32:	e144      	b.n	800b1be <UART_SetConfig+0x34e>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4a8d      	ldr	r2, [pc, #564]	; (800b170 <UART_SetConfig+0x300>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d134      	bne.n	800afa8 <UART_SetConfig+0x138>
 800af3e:	4b8b      	ldr	r3, [pc, #556]	; (800b16c <UART_SetConfig+0x2fc>)
 800af40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af44:	f003 030c 	and.w	r3, r3, #12
 800af48:	2b0c      	cmp	r3, #12
 800af4a:	d829      	bhi.n	800afa0 <UART_SetConfig+0x130>
 800af4c:	a201      	add	r2, pc, #4	; (adr r2, 800af54 <UART_SetConfig+0xe4>)
 800af4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af52:	bf00      	nop
 800af54:	0800af89 	.word	0x0800af89
 800af58:	0800afa1 	.word	0x0800afa1
 800af5c:	0800afa1 	.word	0x0800afa1
 800af60:	0800afa1 	.word	0x0800afa1
 800af64:	0800af95 	.word	0x0800af95
 800af68:	0800afa1 	.word	0x0800afa1
 800af6c:	0800afa1 	.word	0x0800afa1
 800af70:	0800afa1 	.word	0x0800afa1
 800af74:	0800af8f 	.word	0x0800af8f
 800af78:	0800afa1 	.word	0x0800afa1
 800af7c:	0800afa1 	.word	0x0800afa1
 800af80:	0800afa1 	.word	0x0800afa1
 800af84:	0800af9b 	.word	0x0800af9b
 800af88:	2300      	movs	r3, #0
 800af8a:	77fb      	strb	r3, [r7, #31]
 800af8c:	e117      	b.n	800b1be <UART_SetConfig+0x34e>
 800af8e:	2302      	movs	r3, #2
 800af90:	77fb      	strb	r3, [r7, #31]
 800af92:	e114      	b.n	800b1be <UART_SetConfig+0x34e>
 800af94:	2304      	movs	r3, #4
 800af96:	77fb      	strb	r3, [r7, #31]
 800af98:	e111      	b.n	800b1be <UART_SetConfig+0x34e>
 800af9a:	2308      	movs	r3, #8
 800af9c:	77fb      	strb	r3, [r7, #31]
 800af9e:	e10e      	b.n	800b1be <UART_SetConfig+0x34e>
 800afa0:	2310      	movs	r3, #16
 800afa2:	77fb      	strb	r3, [r7, #31]
 800afa4:	bf00      	nop
 800afa6:	e10a      	b.n	800b1be <UART_SetConfig+0x34e>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a71      	ldr	r2, [pc, #452]	; (800b174 <UART_SetConfig+0x304>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d120      	bne.n	800aff4 <UART_SetConfig+0x184>
 800afb2:	4b6e      	ldr	r3, [pc, #440]	; (800b16c <UART_SetConfig+0x2fc>)
 800afb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800afbc:	2b10      	cmp	r3, #16
 800afbe:	d00f      	beq.n	800afe0 <UART_SetConfig+0x170>
 800afc0:	2b10      	cmp	r3, #16
 800afc2:	d802      	bhi.n	800afca <UART_SetConfig+0x15a>
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d005      	beq.n	800afd4 <UART_SetConfig+0x164>
 800afc8:	e010      	b.n	800afec <UART_SetConfig+0x17c>
 800afca:	2b20      	cmp	r3, #32
 800afcc:	d005      	beq.n	800afda <UART_SetConfig+0x16a>
 800afce:	2b30      	cmp	r3, #48	; 0x30
 800afd0:	d009      	beq.n	800afe6 <UART_SetConfig+0x176>
 800afd2:	e00b      	b.n	800afec <UART_SetConfig+0x17c>
 800afd4:	2300      	movs	r3, #0
 800afd6:	77fb      	strb	r3, [r7, #31]
 800afd8:	e0f1      	b.n	800b1be <UART_SetConfig+0x34e>
 800afda:	2302      	movs	r3, #2
 800afdc:	77fb      	strb	r3, [r7, #31]
 800afde:	e0ee      	b.n	800b1be <UART_SetConfig+0x34e>
 800afe0:	2304      	movs	r3, #4
 800afe2:	77fb      	strb	r3, [r7, #31]
 800afe4:	e0eb      	b.n	800b1be <UART_SetConfig+0x34e>
 800afe6:	2308      	movs	r3, #8
 800afe8:	77fb      	strb	r3, [r7, #31]
 800afea:	e0e8      	b.n	800b1be <UART_SetConfig+0x34e>
 800afec:	2310      	movs	r3, #16
 800afee:	77fb      	strb	r3, [r7, #31]
 800aff0:	bf00      	nop
 800aff2:	e0e4      	b.n	800b1be <UART_SetConfig+0x34e>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a5f      	ldr	r2, [pc, #380]	; (800b178 <UART_SetConfig+0x308>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d120      	bne.n	800b040 <UART_SetConfig+0x1d0>
 800affe:	4b5b      	ldr	r3, [pc, #364]	; (800b16c <UART_SetConfig+0x2fc>)
 800b000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b004:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b008:	2b40      	cmp	r3, #64	; 0x40
 800b00a:	d00f      	beq.n	800b02c <UART_SetConfig+0x1bc>
 800b00c:	2b40      	cmp	r3, #64	; 0x40
 800b00e:	d802      	bhi.n	800b016 <UART_SetConfig+0x1a6>
 800b010:	2b00      	cmp	r3, #0
 800b012:	d005      	beq.n	800b020 <UART_SetConfig+0x1b0>
 800b014:	e010      	b.n	800b038 <UART_SetConfig+0x1c8>
 800b016:	2b80      	cmp	r3, #128	; 0x80
 800b018:	d005      	beq.n	800b026 <UART_SetConfig+0x1b6>
 800b01a:	2bc0      	cmp	r3, #192	; 0xc0
 800b01c:	d009      	beq.n	800b032 <UART_SetConfig+0x1c2>
 800b01e:	e00b      	b.n	800b038 <UART_SetConfig+0x1c8>
 800b020:	2300      	movs	r3, #0
 800b022:	77fb      	strb	r3, [r7, #31]
 800b024:	e0cb      	b.n	800b1be <UART_SetConfig+0x34e>
 800b026:	2302      	movs	r3, #2
 800b028:	77fb      	strb	r3, [r7, #31]
 800b02a:	e0c8      	b.n	800b1be <UART_SetConfig+0x34e>
 800b02c:	2304      	movs	r3, #4
 800b02e:	77fb      	strb	r3, [r7, #31]
 800b030:	e0c5      	b.n	800b1be <UART_SetConfig+0x34e>
 800b032:	2308      	movs	r3, #8
 800b034:	77fb      	strb	r3, [r7, #31]
 800b036:	e0c2      	b.n	800b1be <UART_SetConfig+0x34e>
 800b038:	2310      	movs	r3, #16
 800b03a:	77fb      	strb	r3, [r7, #31]
 800b03c:	bf00      	nop
 800b03e:	e0be      	b.n	800b1be <UART_SetConfig+0x34e>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a4d      	ldr	r2, [pc, #308]	; (800b17c <UART_SetConfig+0x30c>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d124      	bne.n	800b094 <UART_SetConfig+0x224>
 800b04a:	4b48      	ldr	r3, [pc, #288]	; (800b16c <UART_SetConfig+0x2fc>)
 800b04c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b058:	d012      	beq.n	800b080 <UART_SetConfig+0x210>
 800b05a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b05e:	d802      	bhi.n	800b066 <UART_SetConfig+0x1f6>
 800b060:	2b00      	cmp	r3, #0
 800b062:	d007      	beq.n	800b074 <UART_SetConfig+0x204>
 800b064:	e012      	b.n	800b08c <UART_SetConfig+0x21c>
 800b066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b06a:	d006      	beq.n	800b07a <UART_SetConfig+0x20a>
 800b06c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b070:	d009      	beq.n	800b086 <UART_SetConfig+0x216>
 800b072:	e00b      	b.n	800b08c <UART_SetConfig+0x21c>
 800b074:	2300      	movs	r3, #0
 800b076:	77fb      	strb	r3, [r7, #31]
 800b078:	e0a1      	b.n	800b1be <UART_SetConfig+0x34e>
 800b07a:	2302      	movs	r3, #2
 800b07c:	77fb      	strb	r3, [r7, #31]
 800b07e:	e09e      	b.n	800b1be <UART_SetConfig+0x34e>
 800b080:	2304      	movs	r3, #4
 800b082:	77fb      	strb	r3, [r7, #31]
 800b084:	e09b      	b.n	800b1be <UART_SetConfig+0x34e>
 800b086:	2308      	movs	r3, #8
 800b088:	77fb      	strb	r3, [r7, #31]
 800b08a:	e098      	b.n	800b1be <UART_SetConfig+0x34e>
 800b08c:	2310      	movs	r3, #16
 800b08e:	77fb      	strb	r3, [r7, #31]
 800b090:	bf00      	nop
 800b092:	e094      	b.n	800b1be <UART_SetConfig+0x34e>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	4a39      	ldr	r2, [pc, #228]	; (800b180 <UART_SetConfig+0x310>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d124      	bne.n	800b0e8 <UART_SetConfig+0x278>
 800b09e:	4b33      	ldr	r3, [pc, #204]	; (800b16c <UART_SetConfig+0x2fc>)
 800b0a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b0a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b0ac:	d012      	beq.n	800b0d4 <UART_SetConfig+0x264>
 800b0ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b0b2:	d802      	bhi.n	800b0ba <UART_SetConfig+0x24a>
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d007      	beq.n	800b0c8 <UART_SetConfig+0x258>
 800b0b8:	e012      	b.n	800b0e0 <UART_SetConfig+0x270>
 800b0ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b0be:	d006      	beq.n	800b0ce <UART_SetConfig+0x25e>
 800b0c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b0c4:	d009      	beq.n	800b0da <UART_SetConfig+0x26a>
 800b0c6:	e00b      	b.n	800b0e0 <UART_SetConfig+0x270>
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	77fb      	strb	r3, [r7, #31]
 800b0cc:	e077      	b.n	800b1be <UART_SetConfig+0x34e>
 800b0ce:	2302      	movs	r3, #2
 800b0d0:	77fb      	strb	r3, [r7, #31]
 800b0d2:	e074      	b.n	800b1be <UART_SetConfig+0x34e>
 800b0d4:	2304      	movs	r3, #4
 800b0d6:	77fb      	strb	r3, [r7, #31]
 800b0d8:	e071      	b.n	800b1be <UART_SetConfig+0x34e>
 800b0da:	2308      	movs	r3, #8
 800b0dc:	77fb      	strb	r3, [r7, #31]
 800b0de:	e06e      	b.n	800b1be <UART_SetConfig+0x34e>
 800b0e0:	2310      	movs	r3, #16
 800b0e2:	77fb      	strb	r3, [r7, #31]
 800b0e4:	bf00      	nop
 800b0e6:	e06a      	b.n	800b1be <UART_SetConfig+0x34e>
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a25      	ldr	r2, [pc, #148]	; (800b184 <UART_SetConfig+0x314>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d124      	bne.n	800b13c <UART_SetConfig+0x2cc>
 800b0f2:	4b1e      	ldr	r3, [pc, #120]	; (800b16c <UART_SetConfig+0x2fc>)
 800b0f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0f8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800b0fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b100:	d012      	beq.n	800b128 <UART_SetConfig+0x2b8>
 800b102:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b106:	d802      	bhi.n	800b10e <UART_SetConfig+0x29e>
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d007      	beq.n	800b11c <UART_SetConfig+0x2ac>
 800b10c:	e012      	b.n	800b134 <UART_SetConfig+0x2c4>
 800b10e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b112:	d006      	beq.n	800b122 <UART_SetConfig+0x2b2>
 800b114:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b118:	d009      	beq.n	800b12e <UART_SetConfig+0x2be>
 800b11a:	e00b      	b.n	800b134 <UART_SetConfig+0x2c4>
 800b11c:	2300      	movs	r3, #0
 800b11e:	77fb      	strb	r3, [r7, #31]
 800b120:	e04d      	b.n	800b1be <UART_SetConfig+0x34e>
 800b122:	2302      	movs	r3, #2
 800b124:	77fb      	strb	r3, [r7, #31]
 800b126:	e04a      	b.n	800b1be <UART_SetConfig+0x34e>
 800b128:	2304      	movs	r3, #4
 800b12a:	77fb      	strb	r3, [r7, #31]
 800b12c:	e047      	b.n	800b1be <UART_SetConfig+0x34e>
 800b12e:	2308      	movs	r3, #8
 800b130:	77fb      	strb	r3, [r7, #31]
 800b132:	e044      	b.n	800b1be <UART_SetConfig+0x34e>
 800b134:	2310      	movs	r3, #16
 800b136:	77fb      	strb	r3, [r7, #31]
 800b138:	bf00      	nop
 800b13a:	e040      	b.n	800b1be <UART_SetConfig+0x34e>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4a11      	ldr	r2, [pc, #68]	; (800b188 <UART_SetConfig+0x318>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d139      	bne.n	800b1ba <UART_SetConfig+0x34a>
 800b146:	4b09      	ldr	r3, [pc, #36]	; (800b16c <UART_SetConfig+0x2fc>)
 800b148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b14c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b150:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b154:	d027      	beq.n	800b1a6 <UART_SetConfig+0x336>
 800b156:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b15a:	d817      	bhi.n	800b18c <UART_SetConfig+0x31c>
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d01c      	beq.n	800b19a <UART_SetConfig+0x32a>
 800b160:	e027      	b.n	800b1b2 <UART_SetConfig+0x342>
 800b162:	bf00      	nop
 800b164:	efff69f3 	.word	0xefff69f3
 800b168:	40011000 	.word	0x40011000
 800b16c:	40023800 	.word	0x40023800
 800b170:	40004400 	.word	0x40004400
 800b174:	40004800 	.word	0x40004800
 800b178:	40004c00 	.word	0x40004c00
 800b17c:	40005000 	.word	0x40005000
 800b180:	40011400 	.word	0x40011400
 800b184:	40007800 	.word	0x40007800
 800b188:	40007c00 	.word	0x40007c00
 800b18c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b190:	d006      	beq.n	800b1a0 <UART_SetConfig+0x330>
 800b192:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b196:	d009      	beq.n	800b1ac <UART_SetConfig+0x33c>
 800b198:	e00b      	b.n	800b1b2 <UART_SetConfig+0x342>
 800b19a:	2300      	movs	r3, #0
 800b19c:	77fb      	strb	r3, [r7, #31]
 800b19e:	e00e      	b.n	800b1be <UART_SetConfig+0x34e>
 800b1a0:	2302      	movs	r3, #2
 800b1a2:	77fb      	strb	r3, [r7, #31]
 800b1a4:	e00b      	b.n	800b1be <UART_SetConfig+0x34e>
 800b1a6:	2304      	movs	r3, #4
 800b1a8:	77fb      	strb	r3, [r7, #31]
 800b1aa:	e008      	b.n	800b1be <UART_SetConfig+0x34e>
 800b1ac:	2308      	movs	r3, #8
 800b1ae:	77fb      	strb	r3, [r7, #31]
 800b1b0:	e005      	b.n	800b1be <UART_SetConfig+0x34e>
 800b1b2:	2310      	movs	r3, #16
 800b1b4:	77fb      	strb	r3, [r7, #31]
 800b1b6:	bf00      	nop
 800b1b8:	e001      	b.n	800b1be <UART_SetConfig+0x34e>
 800b1ba:	2310      	movs	r3, #16
 800b1bc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	69db      	ldr	r3, [r3, #28]
 800b1c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b1c6:	d17f      	bne.n	800b2c8 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800b1c8:	7ffb      	ldrb	r3, [r7, #31]
 800b1ca:	2b08      	cmp	r3, #8
 800b1cc:	d85c      	bhi.n	800b288 <UART_SetConfig+0x418>
 800b1ce:	a201      	add	r2, pc, #4	; (adr r2, 800b1d4 <UART_SetConfig+0x364>)
 800b1d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d4:	0800b1f9 	.word	0x0800b1f9
 800b1d8:	0800b219 	.word	0x0800b219
 800b1dc:	0800b239 	.word	0x0800b239
 800b1e0:	0800b289 	.word	0x0800b289
 800b1e4:	0800b251 	.word	0x0800b251
 800b1e8:	0800b289 	.word	0x0800b289
 800b1ec:	0800b289 	.word	0x0800b289
 800b1f0:	0800b289 	.word	0x0800b289
 800b1f4:	0800b271 	.word	0x0800b271
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1f8:	f7fd f892 	bl	8008320 <HAL_RCC_GetPCLK1Freq>
 800b1fc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	005a      	lsls	r2, r3, #1
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	085b      	lsrs	r3, r3, #1
 800b208:	441a      	add	r2, r3
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b212:	b29b      	uxth	r3, r3
 800b214:	61bb      	str	r3, [r7, #24]
        break;
 800b216:	e03a      	b.n	800b28e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b218:	f7fd f896 	bl	8008348 <HAL_RCC_GetPCLK2Freq>
 800b21c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	005a      	lsls	r2, r3, #1
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	685b      	ldr	r3, [r3, #4]
 800b226:	085b      	lsrs	r3, r3, #1
 800b228:	441a      	add	r2, r3
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	685b      	ldr	r3, [r3, #4]
 800b22e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b232:	b29b      	uxth	r3, r3
 800b234:	61bb      	str	r3, [r7, #24]
        break;
 800b236:	e02a      	b.n	800b28e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	085a      	lsrs	r2, r3, #1
 800b23e:	4b5f      	ldr	r3, [pc, #380]	; (800b3bc <UART_SetConfig+0x54c>)
 800b240:	4413      	add	r3, r2
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	6852      	ldr	r2, [r2, #4]
 800b246:	fbb3 f3f2 	udiv	r3, r3, r2
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	61bb      	str	r3, [r7, #24]
        break;
 800b24e:	e01e      	b.n	800b28e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b250:	f7fc ffa8 	bl	80081a4 <HAL_RCC_GetSysClockFreq>
 800b254:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	005a      	lsls	r2, r3, #1
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	085b      	lsrs	r3, r3, #1
 800b260:	441a      	add	r2, r3
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	685b      	ldr	r3, [r3, #4]
 800b266:	fbb2 f3f3 	udiv	r3, r2, r3
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	61bb      	str	r3, [r7, #24]
        break;
 800b26e:	e00e      	b.n	800b28e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	085b      	lsrs	r3, r3, #1
 800b276:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b282:	b29b      	uxth	r3, r3
 800b284:	61bb      	str	r3, [r7, #24]
        break;
 800b286:	e002      	b.n	800b28e <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800b288:	2301      	movs	r3, #1
 800b28a:	75fb      	strb	r3, [r7, #23]
        break;
 800b28c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	2b0f      	cmp	r3, #15
 800b292:	d916      	bls.n	800b2c2 <UART_SetConfig+0x452>
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b29a:	d212      	bcs.n	800b2c2 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b29c:	69bb      	ldr	r3, [r7, #24]
 800b29e:	b29b      	uxth	r3, r3
 800b2a0:	f023 030f 	bic.w	r3, r3, #15
 800b2a4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2a6:	69bb      	ldr	r3, [r7, #24]
 800b2a8:	085b      	lsrs	r3, r3, #1
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	f003 0307 	and.w	r3, r3, #7
 800b2b0:	b29a      	uxth	r2, r3
 800b2b2:	897b      	ldrh	r3, [r7, #10]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	897a      	ldrh	r2, [r7, #10]
 800b2be:	60da      	str	r2, [r3, #12]
 800b2c0:	e070      	b.n	800b3a4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	75fb      	strb	r3, [r7, #23]
 800b2c6:	e06d      	b.n	800b3a4 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800b2c8:	7ffb      	ldrb	r3, [r7, #31]
 800b2ca:	2b08      	cmp	r3, #8
 800b2cc:	d859      	bhi.n	800b382 <UART_SetConfig+0x512>
 800b2ce:	a201      	add	r2, pc, #4	; (adr r2, 800b2d4 <UART_SetConfig+0x464>)
 800b2d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2d4:	0800b2f9 	.word	0x0800b2f9
 800b2d8:	0800b317 	.word	0x0800b317
 800b2dc:	0800b335 	.word	0x0800b335
 800b2e0:	0800b383 	.word	0x0800b383
 800b2e4:	0800b34d 	.word	0x0800b34d
 800b2e8:	0800b383 	.word	0x0800b383
 800b2ec:	0800b383 	.word	0x0800b383
 800b2f0:	0800b383 	.word	0x0800b383
 800b2f4:	0800b36b 	.word	0x0800b36b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2f8:	f7fd f812 	bl	8008320 <HAL_RCC_GetPCLK1Freq>
 800b2fc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	085a      	lsrs	r2, r3, #1
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	441a      	add	r2, r3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	685b      	ldr	r3, [r3, #4]
 800b30c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b310:	b29b      	uxth	r3, r3
 800b312:	61bb      	str	r3, [r7, #24]
        break;
 800b314:	e038      	b.n	800b388 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b316:	f7fd f817 	bl	8008348 <HAL_RCC_GetPCLK2Freq>
 800b31a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	085a      	lsrs	r2, r3, #1
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	441a      	add	r2, r3
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b32e:	b29b      	uxth	r3, r3
 800b330:	61bb      	str	r3, [r7, #24]
        break;
 800b332:	e029      	b.n	800b388 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	085a      	lsrs	r2, r3, #1
 800b33a:	4b21      	ldr	r3, [pc, #132]	; (800b3c0 <UART_SetConfig+0x550>)
 800b33c:	4413      	add	r3, r2
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	6852      	ldr	r2, [r2, #4]
 800b342:	fbb3 f3f2 	udiv	r3, r3, r2
 800b346:	b29b      	uxth	r3, r3
 800b348:	61bb      	str	r3, [r7, #24]
        break;
 800b34a:	e01d      	b.n	800b388 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b34c:	f7fc ff2a 	bl	80081a4 <HAL_RCC_GetSysClockFreq>
 800b350:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	685b      	ldr	r3, [r3, #4]
 800b356:	085a      	lsrs	r2, r3, #1
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	441a      	add	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	685b      	ldr	r3, [r3, #4]
 800b360:	fbb2 f3f3 	udiv	r3, r2, r3
 800b364:	b29b      	uxth	r3, r3
 800b366:	61bb      	str	r3, [r7, #24]
        break;
 800b368:	e00e      	b.n	800b388 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	085b      	lsrs	r3, r3, #1
 800b370:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	685b      	ldr	r3, [r3, #4]
 800b378:	fbb2 f3f3 	udiv	r3, r2, r3
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	61bb      	str	r3, [r7, #24]
        break;
 800b380:	e002      	b.n	800b388 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	75fb      	strb	r3, [r7, #23]
        break;
 800b386:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b388:	69bb      	ldr	r3, [r7, #24]
 800b38a:	2b0f      	cmp	r3, #15
 800b38c:	d908      	bls.n	800b3a0 <UART_SetConfig+0x530>
 800b38e:	69bb      	ldr	r3, [r7, #24]
 800b390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b394:	d204      	bcs.n	800b3a0 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	69ba      	ldr	r2, [r7, #24]
 800b39c:	60da      	str	r2, [r3, #12]
 800b39e:	e001      	b.n	800b3a4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800b3b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3720      	adds	r7, #32
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	01e84800 	.word	0x01e84800
 800b3c0:	00f42400 	.word	0x00f42400

0800b3c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b083      	sub	sp, #12
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3d0:	f003 0301 	and.w	r3, r3, #1
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00a      	beq.n	800b3ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	430a      	orrs	r2, r1
 800b3ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3f2:	f003 0302 	and.w	r3, r3, #2
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d00a      	beq.n	800b410 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	430a      	orrs	r2, r1
 800b40e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b414:	f003 0304 	and.w	r3, r3, #4
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d00a      	beq.n	800b432 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	430a      	orrs	r2, r1
 800b430:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b436:	f003 0308 	and.w	r3, r3, #8
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00a      	beq.n	800b454 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	430a      	orrs	r2, r1
 800b452:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b458:	f003 0310 	and.w	r3, r3, #16
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00a      	beq.n	800b476 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	689b      	ldr	r3, [r3, #8]
 800b466:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	430a      	orrs	r2, r1
 800b474:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b47a:	f003 0320 	and.w	r3, r3, #32
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00a      	beq.n	800b498 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	430a      	orrs	r2, r1
 800b496:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b49c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d01a      	beq.n	800b4da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	430a      	orrs	r2, r1
 800b4b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b4c2:	d10a      	bne.n	800b4da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	430a      	orrs	r2, r1
 800b4d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d00a      	beq.n	800b4fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	430a      	orrs	r2, r1
 800b4fa:	605a      	str	r2, [r3, #4]
  }
}
 800b4fc:	bf00      	nop
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b086      	sub	sp, #24
 800b50c:	af02      	add	r7, sp, #8
 800b50e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b516:	f7f9 fc25 	bl	8004d64 <HAL_GetTick>
 800b51a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f003 0308 	and.w	r3, r3, #8
 800b526:	2b08      	cmp	r3, #8
 800b528:	d10e      	bne.n	800b548 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b52a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b52e:	9300      	str	r3, [sp, #0]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2200      	movs	r2, #0
 800b534:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 f814 	bl	800b566 <UART_WaitOnFlagUntilTimeout>
 800b53e:	4603      	mov	r3, r0
 800b540:	2b00      	cmp	r3, #0
 800b542:	d001      	beq.n	800b548 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b544:	2303      	movs	r3, #3
 800b546:	e00a      	b.n	800b55e <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2220      	movs	r2, #32
 800b54c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2220      	movs	r2, #32
 800b552:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2200      	movs	r2, #0
 800b558:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b084      	sub	sp, #16
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	60f8      	str	r0, [r7, #12]
 800b56e:	60b9      	str	r1, [r7, #8]
 800b570:	603b      	str	r3, [r7, #0]
 800b572:	4613      	mov	r3, r2
 800b574:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b576:	e05d      	b.n	800b634 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b578:	69bb      	ldr	r3, [r7, #24]
 800b57a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b57e:	d059      	beq.n	800b634 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b580:	f7f9 fbf0 	bl	8004d64 <HAL_GetTick>
 800b584:	4602      	mov	r2, r0
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	1ad3      	subs	r3, r2, r3
 800b58a:	69ba      	ldr	r2, [r7, #24]
 800b58c:	429a      	cmp	r2, r3
 800b58e:	d302      	bcc.n	800b596 <UART_WaitOnFlagUntilTimeout+0x30>
 800b590:	69bb      	ldr	r3, [r7, #24]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d11b      	bne.n	800b5ce <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	681a      	ldr	r2, [r3, #0]
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b5a4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	689a      	ldr	r2, [r3, #8]
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f022 0201 	bic.w	r2, r2, #1
 800b5b4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2220      	movs	r2, #32
 800b5ba:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2220      	movs	r2, #32
 800b5c0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800b5ca:	2303      	movs	r3, #3
 800b5cc:	e042      	b.n	800b654 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f003 0304 	and.w	r3, r3, #4
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d02b      	beq.n	800b634 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	69db      	ldr	r3, [r3, #28]
 800b5e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b5e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b5ea:	d123      	bne.n	800b634 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b5f4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b604:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	689a      	ldr	r2, [r3, #8]
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f022 0201 	bic.w	r2, r2, #1
 800b614:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2220      	movs	r2, #32
 800b61a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2220      	movs	r2, #32
 800b620:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2220      	movs	r2, #32
 800b626:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2200      	movs	r2, #0
 800b62c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800b630:	2303      	movs	r3, #3
 800b632:	e00f      	b.n	800b654 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	69da      	ldr	r2, [r3, #28]
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	4013      	ands	r3, r2
 800b63e:	68ba      	ldr	r2, [r7, #8]
 800b640:	429a      	cmp	r2, r3
 800b642:	bf0c      	ite	eq
 800b644:	2301      	moveq	r3, #1
 800b646:	2300      	movne	r3, #0
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	461a      	mov	r2, r3
 800b64c:	79fb      	ldrb	r3, [r7, #7]
 800b64e:	429a      	cmp	r2, r3
 800b650:	d092      	beq.n	800b578 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b652:	2300      	movs	r3, #0
}
 800b654:	4618      	mov	r0, r3
 800b656:	3710      	adds	r7, #16
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b083      	sub	sp, #12
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b672:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	689a      	ldr	r2, [r3, #8]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f022 0201 	bic.w	r2, r2, #1
 800b682:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2220      	movs	r2, #32
 800b688:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2200      	movs	r2, #0
 800b68e:	661a      	str	r2, [r3, #96]	; 0x60
}
 800b690:	bf00      	nop
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b084      	sub	sp, #16
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6ba:	68f8      	ldr	r0, [r7, #12]
 800b6bc:	f7ff fbce 	bl	800ae5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6c0:	bf00      	nop
 800b6c2:	3710      	adds	r7, #16
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}

0800b6c8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b083      	sub	sp, #12
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b6d4:	2b21      	cmp	r3, #33	; 0x21
 800b6d6:	d12a      	bne.n	800b72e <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d110      	bne.n	800b706 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b6f2:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b702:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800b704:	e013      	b.n	800b72e <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b70a:	781a      	ldrb	r2, [r3, #0]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b716:	1c5a      	adds	r2, r3, #1
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b722:	b29b      	uxth	r3, r3
 800b724:	3b01      	subs	r3, #1
 800b726:	b29a      	uxth	r2, r3
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800b72e:	bf00      	nop
 800b730:	370c      	adds	r7, #12
 800b732:	46bd      	mov	sp, r7
 800b734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b738:	4770      	bx	lr

0800b73a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b73a:	b480      	push	{r7}
 800b73c:	b085      	sub	sp, #20
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b746:	2b21      	cmp	r3, #33	; 0x21
 800b748:	d12f      	bne.n	800b7aa <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b750:	b29b      	uxth	r3, r3
 800b752:	2b00      	cmp	r3, #0
 800b754:	d110      	bne.n	800b778 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	681a      	ldr	r2, [r3, #0]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b764:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	681a      	ldr	r2, [r3, #0]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b774:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800b776:	e018      	b.n	800b7aa <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b77c:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	461a      	mov	r2, r3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b78c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b792:	1c9a      	adds	r2, r3, #2
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	b29a      	uxth	r2, r3
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800b7aa:	bf00      	nop
 800b7ac:	3714      	adds	r7, #20
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b4:	4770      	bx	lr

0800b7b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b7b6:	b580      	push	{r7, lr}
 800b7b8:	b082      	sub	sp, #8
 800b7ba:	af00      	add	r7, sp, #0
 800b7bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	681a      	ldr	r2, [r3, #0]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7cc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2220      	movs	r2, #32
 800b7d2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f7ff fb34 	bl	800ae48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b7e0:	bf00      	nop
 800b7e2:	3708      	adds	r7, #8
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd80      	pop	{r7, pc}

0800b7e8 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b084      	sub	sp, #16
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b7f6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b7fc:	2b22      	cmp	r3, #34	; 0x22
 800b7fe:	d13a      	bne.n	800b876 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b806:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b808:	89bb      	ldrh	r3, [r7, #12]
 800b80a:	b2d9      	uxtb	r1, r3
 800b80c:	89fb      	ldrh	r3, [r7, #14]
 800b80e:	b2da      	uxtb	r2, r3
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b814:	400a      	ands	r2, r1
 800b816:	b2d2      	uxtb	r2, r2
 800b818:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b81e:	1c5a      	adds	r2, r3, #1
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b82a:	b29b      	uxth	r3, r3
 800b82c:	3b01      	subs	r3, #1
 800b82e:	b29a      	uxth	r2, r3
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b83c:	b29b      	uxth	r3, r3
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d121      	bne.n	800b886 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b850:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	689a      	ldr	r2, [r3, #8]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f022 0201 	bic.w	r2, r2, #1
 800b860:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2220      	movs	r2, #32
 800b866:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f7f6 fa52 	bl	8001d18 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b874:	e007      	b.n	800b886 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	699a      	ldr	r2, [r3, #24]
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f042 0208 	orr.w	r2, r2, #8
 800b884:	619a      	str	r2, [r3, #24]
}
 800b886:	bf00      	nop
 800b888:	3710      	adds	r7, #16
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}

0800b88e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b88e:	b580      	push	{r7, lr}
 800b890:	b084      	sub	sp, #16
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b89c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b8a2:	2b22      	cmp	r3, #34	; 0x22
 800b8a4:	d13a      	bne.n	800b91c <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ac:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8b2:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800b8b4:	89ba      	ldrh	r2, [r7, #12]
 800b8b6:	89fb      	ldrh	r3, [r7, #14]
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8c4:	1c9a      	adds	r2, r3, #2
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	3b01      	subs	r3, #1
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b8e2:	b29b      	uxth	r3, r3
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d121      	bne.n	800b92c <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b8f6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	689a      	ldr	r2, [r3, #8]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f022 0201 	bic.w	r2, r2, #1
 800b906:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2220      	movs	r2, #32
 800b90c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f7f6 f9ff 	bl	8001d18 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b91a:	e007      	b.n	800b92c <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	699a      	ldr	r2, [r3, #24]
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f042 0208 	orr.w	r2, r2, #8
 800b92a:	619a      	str	r2, [r3, #24]
}
 800b92c:	bf00      	nop
 800b92e:	3710      	adds	r7, #16
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}

0800b934 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b934:	b480      	push	{r7}
 800b936:	b085      	sub	sp, #20
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
 800b93c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800b93e:	2300      	movs	r3, #0
 800b940:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800b942:	2300      	movs	r3, #0
 800b944:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d027      	beq.n	800b99e <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b954:	68fa      	ldr	r2, [r7, #12]
 800b956:	4b2f      	ldr	r3, [pc, #188]	; (800ba14 <FMC_SDRAM_Init+0xe0>)
 800b958:	4013      	ands	r3, r2
 800b95a:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b964:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800b96a:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800b970:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800b976:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800b97c:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800b982:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800b988:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800b98e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b990:	68fa      	ldr	r2, [r7, #12]
 800b992:	4313      	orrs	r3, r2
 800b994:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	68fa      	ldr	r2, [r7, #12]
 800b99a:	601a      	str	r2, [r3, #0]
 800b99c:	e032      	b.n	800ba04 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b9aa:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b9b4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800b9ba:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b9bc:	68fa      	ldr	r2, [r7, #12]
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b9c8:	68ba      	ldr	r2, [r7, #8]
 800b9ca:	4b12      	ldr	r3, [pc, #72]	; (800ba14 <FMC_SDRAM_Init+0xe0>)
 800b9cc:	4013      	ands	r3, r2
 800b9ce:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b9d8:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800b9de:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800b9e4:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800b9ea:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800b9f0:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b9f2:	68ba      	ldr	r2, [r7, #8]
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	68fa      	ldr	r2, [r7, #12]
 800b9fc:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	68ba      	ldr	r2, [r7, #8]
 800ba02:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800ba04:	2300      	movs	r3, #0
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3714      	adds	r7, #20
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba10:	4770      	bx	lr
 800ba12:	bf00      	nop
 800ba14:	ffff8000 	.word	0xffff8000

0800ba18 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b087      	sub	sp, #28
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	60f8      	str	r0, [r7, #12]
 800ba20:	60b9      	str	r1, [r7, #8]
 800ba22:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800ba24:	2300      	movs	r3, #0
 800ba26:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d02e      	beq.n	800ba90 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	689b      	ldr	r3, [r3, #8]
 800ba36:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ba3e:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	685b      	ldr	r3, [r3, #4]
 800ba4a:	3b01      	subs	r3, #1
 800ba4c:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800ba4e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	3b01      	subs	r3, #1
 800ba56:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800ba58:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	68db      	ldr	r3, [r3, #12]
 800ba5e:	3b01      	subs	r3, #1
 800ba60:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800ba62:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	691b      	ldr	r3, [r3, #16]
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800ba6c:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	695b      	ldr	r3, [r3, #20]
 800ba72:	3b01      	subs	r3, #1
 800ba74:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800ba76:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	699b      	ldr	r3, [r3, #24]
 800ba7c:	3b01      	subs	r3, #1
 800ba7e:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800ba80:	4313      	orrs	r3, r2
 800ba82:	697a      	ldr	r2, [r7, #20]
 800ba84:	4313      	orrs	r3, r2
 800ba86:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	697a      	ldr	r2, [r7, #20]
 800ba8c:	609a      	str	r2, [r3, #8]
 800ba8e:	e039      	b.n	800bb04 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	689b      	ldr	r3, [r3, #8]
 800ba94:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800ba96:	697a      	ldr	r2, [r7, #20]
 800ba98:	4b1e      	ldr	r3, [pc, #120]	; (800bb14 <FMC_SDRAM_Timing_Init+0xfc>)
 800ba9a:	4013      	ands	r3, r2
 800ba9c:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	68db      	ldr	r3, [r3, #12]
 800baa2:	3b01      	subs	r3, #1
 800baa4:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	695b      	ldr	r3, [r3, #20]
 800baaa:	3b01      	subs	r3, #1
 800baac:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800baae:	4313      	orrs	r3, r2
 800bab0:	697a      	ldr	r2, [r7, #20]
 800bab2:	4313      	orrs	r3, r2
 800bab4:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	68db      	ldr	r3, [r3, #12]
 800baba:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800bac2:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	3b01      	subs	r3, #1
 800bad0:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800bad2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	3b01      	subs	r3, #1
 800bada:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800badc:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	691b      	ldr	r3, [r3, #16]
 800bae2:	3b01      	subs	r3, #1
 800bae4:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800bae6:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	699b      	ldr	r3, [r3, #24]
 800baec:	3b01      	subs	r3, #1
 800baee:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800baf0:	4313      	orrs	r3, r2
 800baf2:	693a      	ldr	r2, [r7, #16]
 800baf4:	4313      	orrs	r3, r2
 800baf6:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	697a      	ldr	r2, [r7, #20]
 800bafc:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	693a      	ldr	r2, [r7, #16]
 800bb02:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800bb04:	2300      	movs	r3, #0
}
 800bb06:	4618      	mov	r0, r3
 800bb08:	371c      	adds	r7, #28
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	ff0f0fff 	.word	0xff0f0fff

0800bb18 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b087      	sub	sp, #28
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	60f8      	str	r0, [r7, #12]
 800bb20:	60b9      	str	r1, [r7, #8]
 800bb22:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800bb24:	2300      	movs	r3, #0
 800bb26:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800bb2c:	68bb      	ldr	r3, [r7, #8]
 800bb2e:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800bb30:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	689b      	ldr	r3, [r3, #8]
 800bb36:	3b01      	subs	r3, #1
 800bb38:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800bb3a:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	68db      	ldr	r3, [r3, #12]
 800bb40:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800bb42:	4313      	orrs	r3, r2
 800bb44:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800bb46:	697a      	ldr	r2, [r7, #20]
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800bb4c:	2300      	movs	r3, #0
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	371c      	adds	r7, #28
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr

0800bb5a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800bb5a:	b480      	push	{r7}
 800bb5c:	b083      	sub	sp, #12
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	6078      	str	r0, [r7, #4]
 800bb62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	695a      	ldr	r2, [r3, #20]
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	005b      	lsls	r3, r3, #1
 800bb6c:	431a      	orrs	r2, r3
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800bb72:	2300      	movs	r3, #0
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	370c      	adds	r7, #12
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b085      	sub	sp, #20
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	4603      	mov	r3, r0
 800bb88:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800bb8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bb92:	2b84      	cmp	r3, #132	; 0x84
 800bb94:	d005      	beq.n	800bba2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800bb96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	4413      	add	r3, r2
 800bb9e:	3303      	adds	r3, #3
 800bba0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800bba2:	68fb      	ldr	r3, [r7, #12]
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3714      	adds	r7, #20
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr

0800bbb0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800bbb4:	f001 f858 	bl	800cc68 <vTaskStartScheduler>
  
  return osOK;
 800bbb8:	2300      	movs	r3, #0
}
 800bbba:	4618      	mov	r0, r3
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800bbbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbc0:	b089      	sub	sp, #36	; 0x24
 800bbc2:	af04      	add	r7, sp, #16
 800bbc4:	6078      	str	r0, [r7, #4]
 800bbc6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	695b      	ldr	r3, [r3, #20]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d020      	beq.n	800bc12 <osThreadCreate+0x54>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	699b      	ldr	r3, [r3, #24]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d01c      	beq.n	800bc12 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	685c      	ldr	r4, [r3, #4]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681d      	ldr	r5, [r3, #0]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	691e      	ldr	r6, [r3, #16]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bbea:	4618      	mov	r0, r3
 800bbec:	f7ff ffc8 	bl	800bb80 <makeFreeRtosPriority>
 800bbf0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	695b      	ldr	r3, [r3, #20]
 800bbf6:	687a      	ldr	r2, [r7, #4]
 800bbf8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bbfa:	9202      	str	r2, [sp, #8]
 800bbfc:	9301      	str	r3, [sp, #4]
 800bbfe:	9100      	str	r1, [sp, #0]
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	4632      	mov	r2, r6
 800bc04:	4629      	mov	r1, r5
 800bc06:	4620      	mov	r0, r4
 800bc08:	f000 fdd6 	bl	800c7b8 <xTaskCreateStatic>
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	60fb      	str	r3, [r7, #12]
 800bc10:	e01c      	b.n	800bc4c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	685c      	ldr	r4, [r3, #4]
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc1e:	b29e      	uxth	r6, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bc26:	4618      	mov	r0, r3
 800bc28:	f7ff ffaa 	bl	800bb80 <makeFreeRtosPriority>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	f107 030c 	add.w	r3, r7, #12
 800bc32:	9301      	str	r3, [sp, #4]
 800bc34:	9200      	str	r2, [sp, #0]
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	4632      	mov	r2, r6
 800bc3a:	4629      	mov	r1, r5
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	f000 fe1b 	bl	800c878 <xTaskCreate>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	d001      	beq.n	800bc4c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	e000      	b.n	800bc4e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3714      	adds	r7, #20
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bc56 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800bc56:	b580      	push	{r7, lr}
 800bc58:	b084      	sub	sp, #16
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d001      	beq.n	800bc6c <osDelay+0x16>
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	e000      	b.n	800bc6e <osDelay+0x18>
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f000 ffc4 	bl	800cbfc <vTaskDelay>
  
  return osOK;
 800bc74:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}

0800bc7e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800bc7e:	b580      	push	{r7, lr}
 800bc80:	b082      	sub	sp, #8
 800bc82:	af00      	add	r7, sp, #0
 800bc84:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d007      	beq.n	800bc9e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	4619      	mov	r1, r3
 800bc94:	2001      	movs	r0, #1
 800bc96:	f000 fa60 	bl	800c15a <xQueueCreateMutexStatic>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	e003      	b.n	800bca6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800bc9e:	2001      	movs	r0, #1
 800bca0:	f000 fa43 	bl	800c12a <xQueueCreateMutex>
 800bca4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3708      	adds	r7, #8
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800bcae:	b590      	push	{r4, r7, lr}
 800bcb0:	b085      	sub	sp, #20
 800bcb2:	af02      	add	r7, sp, #8
 800bcb4:	6078      	str	r0, [r7, #4]
 800bcb6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d012      	beq.n	800bce6 <osMessageCreate+0x38>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	68db      	ldr	r3, [r3, #12]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d00e      	beq.n	800bce6 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6818      	ldr	r0, [r3, #0]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6859      	ldr	r1, [r3, #4]
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	689a      	ldr	r2, [r3, #8]
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	68dc      	ldr	r4, [r3, #12]
 800bcd8:	2300      	movs	r3, #0
 800bcda:	9300      	str	r3, [sp, #0]
 800bcdc:	4623      	mov	r3, r4
 800bcde:	f000 f92d 	bl	800bf3c <xQueueGenericCreateStatic>
 800bce2:	4603      	mov	r3, r0
 800bce4:	e008      	b.n	800bcf8 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	6818      	ldr	r0, [r3, #0]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	685b      	ldr	r3, [r3, #4]
 800bcee:	2200      	movs	r2, #0
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	f000 f9a0 	bl	800c036 <xQueueGenericCreate>
 800bcf6:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	370c      	adds	r7, #12
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd90      	pop	{r4, r7, pc}

0800bd00 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bd00:	b480      	push	{r7}
 800bd02:	b083      	sub	sp, #12
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f103 0208 	add.w	r2, r3, #8
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f04f 32ff 	mov.w	r2, #4294967295
 800bd18:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f103 0208 	add.w	r2, r3, #8
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f103 0208 	add.w	r2, r3, #8
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2200      	movs	r2, #0
 800bd32:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bd4e:	bf00      	nop
 800bd50:	370c      	adds	r7, #12
 800bd52:	46bd      	mov	sp, r7
 800bd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd58:	4770      	bx	lr

0800bd5a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bd5a:	b480      	push	{r7}
 800bd5c:	b085      	sub	sp, #20
 800bd5e:	af00      	add	r7, sp, #0
 800bd60:	6078      	str	r0, [r7, #4]
 800bd62:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	68fa      	ldr	r2, [r7, #12]
 800bd6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	689a      	ldr	r2, [r3, #8]
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	689b      	ldr	r3, [r3, #8]
 800bd7c:	683a      	ldr	r2, [r7, #0]
 800bd7e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	683a      	ldr	r2, [r7, #0]
 800bd84:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	687a      	ldr	r2, [r7, #4]
 800bd8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	1c5a      	adds	r2, r3, #1
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	601a      	str	r2, [r3, #0]
}
 800bd96:	bf00      	nop
 800bd98:	3714      	adds	r7, #20
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr

0800bda2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bda2:	b480      	push	{r7}
 800bda4:	b085      	sub	sp, #20
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb8:	d103      	bne.n	800bdc2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	691b      	ldr	r3, [r3, #16]
 800bdbe:	60fb      	str	r3, [r7, #12]
 800bdc0:	e00c      	b.n	800bddc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	3308      	adds	r3, #8
 800bdc6:	60fb      	str	r3, [r7, #12]
 800bdc8:	e002      	b.n	800bdd0 <vListInsert+0x2e>
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	685b      	ldr	r3, [r3, #4]
 800bdce:	60fb      	str	r3, [r7, #12]
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	68ba      	ldr	r2, [r7, #8]
 800bdd8:	429a      	cmp	r2, r3
 800bdda:	d2f6      	bcs.n	800bdca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	685a      	ldr	r2, [r3, #4]
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	683a      	ldr	r2, [r7, #0]
 800bdea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	68fa      	ldr	r2, [r7, #12]
 800bdf0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	683a      	ldr	r2, [r7, #0]
 800bdf6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	687a      	ldr	r2, [r7, #4]
 800bdfc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	1c5a      	adds	r2, r3, #1
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	601a      	str	r2, [r3, #0]
}
 800be08:	bf00      	nop
 800be0a:	3714      	adds	r7, #20
 800be0c:	46bd      	mov	sp, r7
 800be0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be12:	4770      	bx	lr

0800be14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800be14:	b480      	push	{r7}
 800be16:	b085      	sub	sp, #20
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	691b      	ldr	r3, [r3, #16]
 800be20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	685b      	ldr	r3, [r3, #4]
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	6892      	ldr	r2, [r2, #8]
 800be2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	689b      	ldr	r3, [r3, #8]
 800be30:	687a      	ldr	r2, [r7, #4]
 800be32:	6852      	ldr	r2, [r2, #4]
 800be34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	685b      	ldr	r3, [r3, #4]
 800be3a:	687a      	ldr	r2, [r7, #4]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d103      	bne.n	800be48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	689a      	ldr	r2, [r3, #8]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2200      	movs	r2, #0
 800be4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	1e5a      	subs	r2, r3, #1
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3714      	adds	r7, #20
 800be60:	46bd      	mov	sp, r7
 800be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be66:	4770      	bx	lr

0800be68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b084      	sub	sp, #16
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d10b      	bne.n	800be94 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800be7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be80:	b672      	cpsid	i
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	b662      	cpsie	i
 800be90:	60bb      	str	r3, [r7, #8]
 800be92:	e7fe      	b.n	800be92 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800be94:	f001 fe70 	bl	800db78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bea0:	68f9      	ldr	r1, [r7, #12]
 800bea2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bea4:	fb01 f303 	mul.w	r3, r1, r3
 800bea8:	441a      	add	r2, r3
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2200      	movs	r2, #0
 800beb2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	681a      	ldr	r2, [r3, #0]
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bec4:	3b01      	subs	r3, #1
 800bec6:	68f9      	ldr	r1, [r7, #12]
 800bec8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800beca:	fb01 f303 	mul.w	r3, r1, r3
 800bece:	441a      	add	r2, r3
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	22ff      	movs	r2, #255	; 0xff
 800bed8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	22ff      	movs	r2, #255	; 0xff
 800bee0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d114      	bne.n	800bf14 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	691b      	ldr	r3, [r3, #16]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d01a      	beq.n	800bf28 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	3310      	adds	r3, #16
 800bef6:	4618      	mov	r0, r3
 800bef8:	f001 f936 	bl	800d168 <xTaskRemoveFromEventList>
 800befc:	4603      	mov	r3, r0
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d012      	beq.n	800bf28 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bf02:	4b0d      	ldr	r3, [pc, #52]	; (800bf38 <xQueueGenericReset+0xd0>)
 800bf04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf08:	601a      	str	r2, [r3, #0]
 800bf0a:	f3bf 8f4f 	dsb	sy
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	e009      	b.n	800bf28 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	3310      	adds	r3, #16
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7ff fef1 	bl	800bd00 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	3324      	adds	r3, #36	; 0x24
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7ff feec 	bl	800bd00 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bf28:	f001 fe58 	bl	800dbdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bf2c:	2301      	movs	r3, #1
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	e000ed04 	.word	0xe000ed04

0800bf3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b08e      	sub	sp, #56	; 0x38
 800bf40:	af02      	add	r7, sp, #8
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	60b9      	str	r1, [r7, #8]
 800bf46:	607a      	str	r2, [r7, #4]
 800bf48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d10b      	bne.n	800bf68 <xQueueGenericCreateStatic+0x2c>
 800bf50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf54:	b672      	cpsid	i
 800bf56:	f383 8811 	msr	BASEPRI, r3
 800bf5a:	f3bf 8f6f 	isb	sy
 800bf5e:	f3bf 8f4f 	dsb	sy
 800bf62:	b662      	cpsie	i
 800bf64:	62bb      	str	r3, [r7, #40]	; 0x28
 800bf66:	e7fe      	b.n	800bf66 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bf68:	683b      	ldr	r3, [r7, #0]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d10b      	bne.n	800bf86 <xQueueGenericCreateStatic+0x4a>
 800bf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf72:	b672      	cpsid	i
 800bf74:	f383 8811 	msr	BASEPRI, r3
 800bf78:	f3bf 8f6f 	isb	sy
 800bf7c:	f3bf 8f4f 	dsb	sy
 800bf80:	b662      	cpsie	i
 800bf82:	627b      	str	r3, [r7, #36]	; 0x24
 800bf84:	e7fe      	b.n	800bf84 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d002      	beq.n	800bf92 <xQueueGenericCreateStatic+0x56>
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d001      	beq.n	800bf96 <xQueueGenericCreateStatic+0x5a>
 800bf92:	2301      	movs	r3, #1
 800bf94:	e000      	b.n	800bf98 <xQueueGenericCreateStatic+0x5c>
 800bf96:	2300      	movs	r3, #0
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d10b      	bne.n	800bfb4 <xQueueGenericCreateStatic+0x78>
 800bf9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfa0:	b672      	cpsid	i
 800bfa2:	f383 8811 	msr	BASEPRI, r3
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	f3bf 8f4f 	dsb	sy
 800bfae:	b662      	cpsie	i
 800bfb0:	623b      	str	r3, [r7, #32]
 800bfb2:	e7fe      	b.n	800bfb2 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d102      	bne.n	800bfc0 <xQueueGenericCreateStatic+0x84>
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d101      	bne.n	800bfc4 <xQueueGenericCreateStatic+0x88>
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	e000      	b.n	800bfc6 <xQueueGenericCreateStatic+0x8a>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d10b      	bne.n	800bfe2 <xQueueGenericCreateStatic+0xa6>
 800bfca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfce:	b672      	cpsid	i
 800bfd0:	f383 8811 	msr	BASEPRI, r3
 800bfd4:	f3bf 8f6f 	isb	sy
 800bfd8:	f3bf 8f4f 	dsb	sy
 800bfdc:	b662      	cpsie	i
 800bfde:	61fb      	str	r3, [r7, #28]
 800bfe0:	e7fe      	b.n	800bfe0 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bfe2:	2348      	movs	r3, #72	; 0x48
 800bfe4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	2b48      	cmp	r3, #72	; 0x48
 800bfea:	d00b      	beq.n	800c004 <xQueueGenericCreateStatic+0xc8>
 800bfec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bff0:	b672      	cpsid	i
 800bff2:	f383 8811 	msr	BASEPRI, r3
 800bff6:	f3bf 8f6f 	isb	sy
 800bffa:	f3bf 8f4f 	dsb	sy
 800bffe:	b662      	cpsie	i
 800c000:	61bb      	str	r3, [r7, #24]
 800c002:	e7fe      	b.n	800c002 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c004:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d00d      	beq.n	800c02c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c012:	2201      	movs	r2, #1
 800c014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c018:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c01e:	9300      	str	r3, [sp, #0]
 800c020:	4613      	mov	r3, r2
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	68b9      	ldr	r1, [r7, #8]
 800c026:	68f8      	ldr	r0, [r7, #12]
 800c028:	f000 f846 	bl	800c0b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c02e:	4618      	mov	r0, r3
 800c030:	3730      	adds	r7, #48	; 0x30
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}

0800c036 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c036:	b580      	push	{r7, lr}
 800c038:	b08a      	sub	sp, #40	; 0x28
 800c03a:	af02      	add	r7, sp, #8
 800c03c:	60f8      	str	r0, [r7, #12]
 800c03e:	60b9      	str	r1, [r7, #8]
 800c040:	4613      	mov	r3, r2
 800c042:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d10b      	bne.n	800c062 <xQueueGenericCreate+0x2c>
 800c04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c04e:	b672      	cpsid	i
 800c050:	f383 8811 	msr	BASEPRI, r3
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	f3bf 8f4f 	dsb	sy
 800c05c:	b662      	cpsie	i
 800c05e:	613b      	str	r3, [r7, #16]
 800c060:	e7fe      	b.n	800c060 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d102      	bne.n	800c06e <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c068:	2300      	movs	r3, #0
 800c06a:	61fb      	str	r3, [r7, #28]
 800c06c:	e004      	b.n	800c078 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	68ba      	ldr	r2, [r7, #8]
 800c072:	fb02 f303 	mul.w	r3, r2, r3
 800c076:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c078:	69fb      	ldr	r3, [r7, #28]
 800c07a:	3348      	adds	r3, #72	; 0x48
 800c07c:	4618      	mov	r0, r3
 800c07e:	f001 fe5b 	bl	800dd38 <pvPortMalloc>
 800c082:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c084:	69bb      	ldr	r3, [r7, #24]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d011      	beq.n	800c0ae <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c08a:	69bb      	ldr	r3, [r7, #24]
 800c08c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	3348      	adds	r3, #72	; 0x48
 800c092:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	2200      	movs	r2, #0
 800c098:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c09c:	79fa      	ldrb	r2, [r7, #7]
 800c09e:	69bb      	ldr	r3, [r7, #24]
 800c0a0:	9300      	str	r3, [sp, #0]
 800c0a2:	4613      	mov	r3, r2
 800c0a4:	697a      	ldr	r2, [r7, #20]
 800c0a6:	68b9      	ldr	r1, [r7, #8]
 800c0a8:	68f8      	ldr	r0, [r7, #12]
 800c0aa:	f000 f805 	bl	800c0b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c0ae:	69bb      	ldr	r3, [r7, #24]
	}
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	3720      	adds	r7, #32
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}

0800c0b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b084      	sub	sp, #16
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	60f8      	str	r0, [r7, #12]
 800c0c0:	60b9      	str	r1, [r7, #8]
 800c0c2:	607a      	str	r2, [r7, #4]
 800c0c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d103      	bne.n	800c0d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c0cc:	69bb      	ldr	r3, [r7, #24]
 800c0ce:	69ba      	ldr	r2, [r7, #24]
 800c0d0:	601a      	str	r2, [r3, #0]
 800c0d2:	e002      	b.n	800c0da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c0d4:	69bb      	ldr	r3, [r7, #24]
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	68fa      	ldr	r2, [r7, #12]
 800c0de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c0e0:	69bb      	ldr	r3, [r7, #24]
 800c0e2:	68ba      	ldr	r2, [r7, #8]
 800c0e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c0e6:	2101      	movs	r1, #1
 800c0e8:	69b8      	ldr	r0, [r7, #24]
 800c0ea:	f7ff febd 	bl	800be68 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c0ee:	bf00      	nop
 800c0f0:	3710      	adds	r7, #16
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}

0800c0f6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b082      	sub	sp, #8
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00e      	beq.n	800c122 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2200      	movs	r2, #0
 800c108:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2200      	movs	r2, #0
 800c10e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2200      	movs	r2, #0
 800c114:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c116:	2300      	movs	r3, #0
 800c118:	2200      	movs	r2, #0
 800c11a:	2100      	movs	r1, #0
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f000 f837 	bl	800c190 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c122:	bf00      	nop
 800c124:	3708      	adds	r7, #8
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b086      	sub	sp, #24
 800c12e:	af00      	add	r7, sp, #0
 800c130:	4603      	mov	r3, r0
 800c132:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c134:	2301      	movs	r3, #1
 800c136:	617b      	str	r3, [r7, #20]
 800c138:	2300      	movs	r3, #0
 800c13a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c13c:	79fb      	ldrb	r3, [r7, #7]
 800c13e:	461a      	mov	r2, r3
 800c140:	6939      	ldr	r1, [r7, #16]
 800c142:	6978      	ldr	r0, [r7, #20]
 800c144:	f7ff ff77 	bl	800c036 <xQueueGenericCreate>
 800c148:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c14a:	68f8      	ldr	r0, [r7, #12]
 800c14c:	f7ff ffd3 	bl	800c0f6 <prvInitialiseMutex>

		return xNewQueue;
 800c150:	68fb      	ldr	r3, [r7, #12]
	}
 800c152:	4618      	mov	r0, r3
 800c154:	3718      	adds	r7, #24
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}

0800c15a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c15a:	b580      	push	{r7, lr}
 800c15c:	b088      	sub	sp, #32
 800c15e:	af02      	add	r7, sp, #8
 800c160:	4603      	mov	r3, r0
 800c162:	6039      	str	r1, [r7, #0]
 800c164:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c166:	2301      	movs	r3, #1
 800c168:	617b      	str	r3, [r7, #20]
 800c16a:	2300      	movs	r3, #0
 800c16c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c16e:	79fb      	ldrb	r3, [r7, #7]
 800c170:	9300      	str	r3, [sp, #0]
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	2200      	movs	r2, #0
 800c176:	6939      	ldr	r1, [r7, #16]
 800c178:	6978      	ldr	r0, [r7, #20]
 800c17a:	f7ff fedf 	bl	800bf3c <xQueueGenericCreateStatic>
 800c17e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c180:	68f8      	ldr	r0, [r7, #12]
 800c182:	f7ff ffb8 	bl	800c0f6 <prvInitialiseMutex>

		return xNewQueue;
 800c186:	68fb      	ldr	r3, [r7, #12]
	}
 800c188:	4618      	mov	r0, r3
 800c18a:	3718      	adds	r7, #24
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}

0800c190 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b08e      	sub	sp, #56	; 0x38
 800c194:	af00      	add	r7, sp, #0
 800c196:	60f8      	str	r0, [r7, #12]
 800c198:	60b9      	str	r1, [r7, #8]
 800c19a:	607a      	str	r2, [r7, #4]
 800c19c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c19e:	2300      	movs	r3, #0
 800c1a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d10b      	bne.n	800c1c4 <xQueueGenericSend+0x34>
 800c1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b0:	b672      	cpsid	i
 800c1b2:	f383 8811 	msr	BASEPRI, r3
 800c1b6:	f3bf 8f6f 	isb	sy
 800c1ba:	f3bf 8f4f 	dsb	sy
 800c1be:	b662      	cpsie	i
 800c1c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800c1c2:	e7fe      	b.n	800c1c2 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d103      	bne.n	800c1d2 <xQueueGenericSend+0x42>
 800c1ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d101      	bne.n	800c1d6 <xQueueGenericSend+0x46>
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	e000      	b.n	800c1d8 <xQueueGenericSend+0x48>
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d10b      	bne.n	800c1f4 <xQueueGenericSend+0x64>
 800c1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e0:	b672      	cpsid	i
 800c1e2:	f383 8811 	msr	BASEPRI, r3
 800c1e6:	f3bf 8f6f 	isb	sy
 800c1ea:	f3bf 8f4f 	dsb	sy
 800c1ee:	b662      	cpsie	i
 800c1f0:	627b      	str	r3, [r7, #36]	; 0x24
 800c1f2:	e7fe      	b.n	800c1f2 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	2b02      	cmp	r3, #2
 800c1f8:	d103      	bne.n	800c202 <xQueueGenericSend+0x72>
 800c1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1fe:	2b01      	cmp	r3, #1
 800c200:	d101      	bne.n	800c206 <xQueueGenericSend+0x76>
 800c202:	2301      	movs	r3, #1
 800c204:	e000      	b.n	800c208 <xQueueGenericSend+0x78>
 800c206:	2300      	movs	r3, #0
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d10b      	bne.n	800c224 <xQueueGenericSend+0x94>
 800c20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c210:	b672      	cpsid	i
 800c212:	f383 8811 	msr	BASEPRI, r3
 800c216:	f3bf 8f6f 	isb	sy
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	b662      	cpsie	i
 800c220:	623b      	str	r3, [r7, #32]
 800c222:	e7fe      	b.n	800c222 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c224:	f001 f960 	bl	800d4e8 <xTaskGetSchedulerState>
 800c228:	4603      	mov	r3, r0
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d102      	bne.n	800c234 <xQueueGenericSend+0xa4>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d101      	bne.n	800c238 <xQueueGenericSend+0xa8>
 800c234:	2301      	movs	r3, #1
 800c236:	e000      	b.n	800c23a <xQueueGenericSend+0xaa>
 800c238:	2300      	movs	r3, #0
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d10b      	bne.n	800c256 <xQueueGenericSend+0xc6>
 800c23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c242:	b672      	cpsid	i
 800c244:	f383 8811 	msr	BASEPRI, r3
 800c248:	f3bf 8f6f 	isb	sy
 800c24c:	f3bf 8f4f 	dsb	sy
 800c250:	b662      	cpsie	i
 800c252:	61fb      	str	r3, [r7, #28]
 800c254:	e7fe      	b.n	800c254 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c256:	f001 fc8f 	bl	800db78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c25a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c262:	429a      	cmp	r2, r3
 800c264:	d302      	bcc.n	800c26c <xQueueGenericSend+0xdc>
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d129      	bne.n	800c2c0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c26c:	683a      	ldr	r2, [r7, #0]
 800c26e:	68b9      	ldr	r1, [r7, #8]
 800c270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c272:	f000 f9b7 	bl	800c5e4 <prvCopyDataToQueue>
 800c276:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c27a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d010      	beq.n	800c2a2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c282:	3324      	adds	r3, #36	; 0x24
 800c284:	4618      	mov	r0, r3
 800c286:	f000 ff6f 	bl	800d168 <xTaskRemoveFromEventList>
 800c28a:	4603      	mov	r3, r0
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d013      	beq.n	800c2b8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c290:	4b3f      	ldr	r3, [pc, #252]	; (800c390 <xQueueGenericSend+0x200>)
 800c292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c296:	601a      	str	r2, [r3, #0]
 800c298:	f3bf 8f4f 	dsb	sy
 800c29c:	f3bf 8f6f 	isb	sy
 800c2a0:	e00a      	b.n	800c2b8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c2a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d007      	beq.n	800c2b8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c2a8:	4b39      	ldr	r3, [pc, #228]	; (800c390 <xQueueGenericSend+0x200>)
 800c2aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2ae:	601a      	str	r2, [r3, #0]
 800c2b0:	f3bf 8f4f 	dsb	sy
 800c2b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c2b8:	f001 fc90 	bl	800dbdc <vPortExitCritical>
				return pdPASS;
 800c2bc:	2301      	movs	r3, #1
 800c2be:	e063      	b.n	800c388 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d103      	bne.n	800c2ce <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c2c6:	f001 fc89 	bl	800dbdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	e05c      	b.n	800c388 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c2ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d106      	bne.n	800c2e2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c2d4:	f107 0314 	add.w	r3, r7, #20
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f000 ffa9 	bl	800d230 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c2e2:	f001 fc7b 	bl	800dbdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c2e6:	f000 fd21 	bl	800cd2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c2ea:	f001 fc45 	bl	800db78 <vPortEnterCritical>
 800c2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2f4:	b25b      	sxtb	r3, r3
 800c2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2fa:	d103      	bne.n	800c304 <xQueueGenericSend+0x174>
 800c2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2fe:	2200      	movs	r2, #0
 800c300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c306:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c30a:	b25b      	sxtb	r3, r3
 800c30c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c310:	d103      	bne.n	800c31a <xQueueGenericSend+0x18a>
 800c312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c314:	2200      	movs	r2, #0
 800c316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c31a:	f001 fc5f 	bl	800dbdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c31e:	1d3a      	adds	r2, r7, #4
 800c320:	f107 0314 	add.w	r3, r7, #20
 800c324:	4611      	mov	r1, r2
 800c326:	4618      	mov	r0, r3
 800c328:	f000 ff98 	bl	800d25c <xTaskCheckForTimeOut>
 800c32c:	4603      	mov	r3, r0
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d124      	bne.n	800c37c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c334:	f000 fa28 	bl	800c788 <prvIsQueueFull>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d018      	beq.n	800c370 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c340:	3310      	adds	r3, #16
 800c342:	687a      	ldr	r2, [r7, #4]
 800c344:	4611      	mov	r1, r2
 800c346:	4618      	mov	r0, r3
 800c348:	f000 fee8 	bl	800d11c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c34c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c34e:	f000 f9b3 	bl	800c6b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c352:	f000 fcf9 	bl	800cd48 <xTaskResumeAll>
 800c356:	4603      	mov	r3, r0
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f47f af7c 	bne.w	800c256 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c35e:	4b0c      	ldr	r3, [pc, #48]	; (800c390 <xQueueGenericSend+0x200>)
 800c360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c364:	601a      	str	r2, [r3, #0]
 800c366:	f3bf 8f4f 	dsb	sy
 800c36a:	f3bf 8f6f 	isb	sy
 800c36e:	e772      	b.n	800c256 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c372:	f000 f9a1 	bl	800c6b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c376:	f000 fce7 	bl	800cd48 <xTaskResumeAll>
 800c37a:	e76c      	b.n	800c256 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c37c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c37e:	f000 f99b 	bl	800c6b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c382:	f000 fce1 	bl	800cd48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c386:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c388:	4618      	mov	r0, r3
 800c38a:	3738      	adds	r7, #56	; 0x38
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}
 800c390:	e000ed04 	.word	0xe000ed04

0800c394 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b08e      	sub	sp, #56	; 0x38
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c3aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d10b      	bne.n	800c3c8 <xQueueSemaphoreTake+0x34>
 800c3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b4:	b672      	cpsid	i
 800c3b6:	f383 8811 	msr	BASEPRI, r3
 800c3ba:	f3bf 8f6f 	isb	sy
 800c3be:	f3bf 8f4f 	dsb	sy
 800c3c2:	b662      	cpsie	i
 800c3c4:	623b      	str	r3, [r7, #32]
 800c3c6:	e7fe      	b.n	800c3c6 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d00b      	beq.n	800c3e8 <xQueueSemaphoreTake+0x54>
 800c3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d4:	b672      	cpsid	i
 800c3d6:	f383 8811 	msr	BASEPRI, r3
 800c3da:	f3bf 8f6f 	isb	sy
 800c3de:	f3bf 8f4f 	dsb	sy
 800c3e2:	b662      	cpsie	i
 800c3e4:	61fb      	str	r3, [r7, #28]
 800c3e6:	e7fe      	b.n	800c3e6 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c3e8:	f001 f87e 	bl	800d4e8 <xTaskGetSchedulerState>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d102      	bne.n	800c3f8 <xQueueSemaphoreTake+0x64>
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d101      	bne.n	800c3fc <xQueueSemaphoreTake+0x68>
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	e000      	b.n	800c3fe <xQueueSemaphoreTake+0x6a>
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d10b      	bne.n	800c41a <xQueueSemaphoreTake+0x86>
 800c402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c406:	b672      	cpsid	i
 800c408:	f383 8811 	msr	BASEPRI, r3
 800c40c:	f3bf 8f6f 	isb	sy
 800c410:	f3bf 8f4f 	dsb	sy
 800c414:	b662      	cpsie	i
 800c416:	61bb      	str	r3, [r7, #24]
 800c418:	e7fe      	b.n	800c418 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c41a:	f001 fbad 	bl	800db78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c41e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c422:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c426:	2b00      	cmp	r3, #0
 800c428:	d024      	beq.n	800c474 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c42a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c42c:	1e5a      	subs	r2, r3, #1
 800c42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c430:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d104      	bne.n	800c444 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c43a:	f001 fa17 	bl	800d86c <pvTaskIncrementMutexHeldCount>
 800c43e:	4602      	mov	r2, r0
 800c440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c442:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c446:	691b      	ldr	r3, [r3, #16]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d00f      	beq.n	800c46c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c44e:	3310      	adds	r3, #16
 800c450:	4618      	mov	r0, r3
 800c452:	f000 fe89 	bl	800d168 <xTaskRemoveFromEventList>
 800c456:	4603      	mov	r3, r0
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d007      	beq.n	800c46c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c45c:	4b54      	ldr	r3, [pc, #336]	; (800c5b0 <xQueueSemaphoreTake+0x21c>)
 800c45e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c462:	601a      	str	r2, [r3, #0]
 800c464:	f3bf 8f4f 	dsb	sy
 800c468:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c46c:	f001 fbb6 	bl	800dbdc <vPortExitCritical>
				return pdPASS;
 800c470:	2301      	movs	r3, #1
 800c472:	e098      	b.n	800c5a6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d112      	bne.n	800c4a0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d00b      	beq.n	800c498 <xQueueSemaphoreTake+0x104>
 800c480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c484:	b672      	cpsid	i
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	b662      	cpsie	i
 800c494:	617b      	str	r3, [r7, #20]
 800c496:	e7fe      	b.n	800c496 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c498:	f001 fba0 	bl	800dbdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c49c:	2300      	movs	r3, #0
 800c49e:	e082      	b.n	800c5a6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c4a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d106      	bne.n	800c4b4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c4a6:	f107 030c 	add.w	r3, r7, #12
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f000 fec0 	bl	800d230 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c4b4:	f001 fb92 	bl	800dbdc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c4b8:	f000 fc38 	bl	800cd2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c4bc:	f001 fb5c 	bl	800db78 <vPortEnterCritical>
 800c4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c4c6:	b25b      	sxtb	r3, r3
 800c4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4cc:	d103      	bne.n	800c4d6 <xQueueSemaphoreTake+0x142>
 800c4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c4d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c4dc:	b25b      	sxtb	r3, r3
 800c4de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4e2:	d103      	bne.n	800c4ec <xQueueSemaphoreTake+0x158>
 800c4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4ec:	f001 fb76 	bl	800dbdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c4f0:	463a      	mov	r2, r7
 800c4f2:	f107 030c 	add.w	r3, r7, #12
 800c4f6:	4611      	mov	r1, r2
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f000 feaf 	bl	800d25c <xTaskCheckForTimeOut>
 800c4fe:	4603      	mov	r3, r0
 800c500:	2b00      	cmp	r3, #0
 800c502:	d132      	bne.n	800c56a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c504:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c506:	f000 f929 	bl	800c75c <prvIsQueueEmpty>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d026      	beq.n	800c55e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d109      	bne.n	800c52c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c518:	f001 fb2e 	bl	800db78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c51e:	689b      	ldr	r3, [r3, #8]
 800c520:	4618      	mov	r0, r3
 800c522:	f000 ffff 	bl	800d524 <xTaskPriorityInherit>
 800c526:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c528:	f001 fb58 	bl	800dbdc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c52c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c52e:	3324      	adds	r3, #36	; 0x24
 800c530:	683a      	ldr	r2, [r7, #0]
 800c532:	4611      	mov	r1, r2
 800c534:	4618      	mov	r0, r3
 800c536:	f000 fdf1 	bl	800d11c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c53a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c53c:	f000 f8bc 	bl	800c6b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c540:	f000 fc02 	bl	800cd48 <xTaskResumeAll>
 800c544:	4603      	mov	r3, r0
 800c546:	2b00      	cmp	r3, #0
 800c548:	f47f af67 	bne.w	800c41a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c54c:	4b18      	ldr	r3, [pc, #96]	; (800c5b0 <xQueueSemaphoreTake+0x21c>)
 800c54e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c552:	601a      	str	r2, [r3, #0]
 800c554:	f3bf 8f4f 	dsb	sy
 800c558:	f3bf 8f6f 	isb	sy
 800c55c:	e75d      	b.n	800c41a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c55e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c560:	f000 f8aa 	bl	800c6b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c564:	f000 fbf0 	bl	800cd48 <xTaskResumeAll>
 800c568:	e757      	b.n	800c41a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c56a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c56c:	f000 f8a4 	bl	800c6b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c570:	f000 fbea 	bl	800cd48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c574:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c576:	f000 f8f1 	bl	800c75c <prvIsQueueEmpty>
 800c57a:	4603      	mov	r3, r0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	f43f af4c 	beq.w	800c41a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c584:	2b00      	cmp	r3, #0
 800c586:	d00d      	beq.n	800c5a4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c588:	f001 faf6 	bl	800db78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c58c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c58e:	f000 f811 	bl	800c5b4 <prvGetDisinheritPriorityAfterTimeout>
 800c592:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c596:	689b      	ldr	r3, [r3, #8]
 800c598:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c59a:	4618      	mov	r0, r3
 800c59c:	f001 f8ca 	bl	800d734 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c5a0:	f001 fb1c 	bl	800dbdc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c5a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3738      	adds	r7, #56	; 0x38
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}
 800c5ae:	bf00      	nop
 800c5b0:	e000ed04 	.word	0xe000ed04

0800c5b4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d006      	beq.n	800c5d2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f1c3 0307 	rsb	r3, r3, #7
 800c5ce:	60fb      	str	r3, [r7, #12]
 800c5d0:	e001      	b.n	800c5d6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
	}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	3714      	adds	r7, #20
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	60f8      	str	r0, [r7, #12]
 800c5ec:	60b9      	str	r1, [r7, #8]
 800c5ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d10d      	bne.n	800c61e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d14d      	bne.n	800c6a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	689b      	ldr	r3, [r3, #8]
 800c60e:	4618      	mov	r0, r3
 800c610:	f001 f808 	bl	800d624 <xTaskPriorityDisinherit>
 800c614:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2200      	movs	r2, #0
 800c61a:	609a      	str	r2, [r3, #8]
 800c61c:	e043      	b.n	800c6a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d119      	bne.n	800c658 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	6858      	ldr	r0, [r3, #4]
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c62c:	461a      	mov	r2, r3
 800c62e:	68b9      	ldr	r1, [r7, #8]
 800c630:	f001 fd90 	bl	800e154 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	685a      	ldr	r2, [r3, #4]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c63c:	441a      	add	r2, r3
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	685a      	ldr	r2, [r3, #4]
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	689b      	ldr	r3, [r3, #8]
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d32b      	bcc.n	800c6a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	605a      	str	r2, [r3, #4]
 800c656:	e026      	b.n	800c6a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	68d8      	ldr	r0, [r3, #12]
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c660:	461a      	mov	r2, r3
 800c662:	68b9      	ldr	r1, [r7, #8]
 800c664:	f001 fd76 	bl	800e154 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	68da      	ldr	r2, [r3, #12]
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c670:	425b      	negs	r3, r3
 800c672:	441a      	add	r2, r3
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	68da      	ldr	r2, [r3, #12]
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	429a      	cmp	r2, r3
 800c682:	d207      	bcs.n	800c694 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	689a      	ldr	r2, [r3, #8]
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c68c:	425b      	negs	r3, r3
 800c68e:	441a      	add	r2, r3
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2b02      	cmp	r3, #2
 800c698:	d105      	bne.n	800c6a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d002      	beq.n	800c6a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	3b01      	subs	r3, #1
 800c6a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	1c5a      	adds	r2, r3, #1
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c6ae:	697b      	ldr	r3, [r7, #20]
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3718      	adds	r7, #24
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c6c0:	f001 fa5a 	bl	800db78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c6ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c6cc:	e011      	b.n	800c6f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d012      	beq.n	800c6fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	3324      	adds	r3, #36	; 0x24
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f000 fd44 	bl	800d168 <xTaskRemoveFromEventList>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d001      	beq.n	800c6ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c6e6:	f000 fe1d 	bl	800d324 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c6ea:	7bfb      	ldrb	r3, [r7, #15]
 800c6ec:	3b01      	subs	r3, #1
 800c6ee:	b2db      	uxtb	r3, r3
 800c6f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c6f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	dce9      	bgt.n	800c6ce <prvUnlockQueue+0x16>
 800c6fa:	e000      	b.n	800c6fe <prvUnlockQueue+0x46>
					break;
 800c6fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	22ff      	movs	r2, #255	; 0xff
 800c702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c706:	f001 fa69 	bl	800dbdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c70a:	f001 fa35 	bl	800db78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c714:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c716:	e011      	b.n	800c73c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	691b      	ldr	r3, [r3, #16]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d012      	beq.n	800c746 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	3310      	adds	r3, #16
 800c724:	4618      	mov	r0, r3
 800c726:	f000 fd1f 	bl	800d168 <xTaskRemoveFromEventList>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d001      	beq.n	800c734 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c730:	f000 fdf8 	bl	800d324 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c734:	7bbb      	ldrb	r3, [r7, #14]
 800c736:	3b01      	subs	r3, #1
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c73c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c740:	2b00      	cmp	r3, #0
 800c742:	dce9      	bgt.n	800c718 <prvUnlockQueue+0x60>
 800c744:	e000      	b.n	800c748 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c746:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	22ff      	movs	r2, #255	; 0xff
 800c74c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c750:	f001 fa44 	bl	800dbdc <vPortExitCritical>
}
 800c754:	bf00      	nop
 800c756:	3710      	adds	r7, #16
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c764:	f001 fa08 	bl	800db78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d102      	bne.n	800c776 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c770:	2301      	movs	r3, #1
 800c772:	60fb      	str	r3, [r7, #12]
 800c774:	e001      	b.n	800c77a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c776:	2300      	movs	r3, #0
 800c778:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c77a:	f001 fa2f 	bl	800dbdc <vPortExitCritical>

	return xReturn;
 800c77e:	68fb      	ldr	r3, [r7, #12]
}
 800c780:	4618      	mov	r0, r3
 800c782:	3710      	adds	r7, #16
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}

0800c788 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b084      	sub	sp, #16
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c790:	f001 f9f2 	bl	800db78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c79c:	429a      	cmp	r2, r3
 800c79e:	d102      	bne.n	800c7a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	60fb      	str	r3, [r7, #12]
 800c7a4:	e001      	b.n	800c7aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c7aa:	f001 fa17 	bl	800dbdc <vPortExitCritical>

	return xReturn;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3710      	adds	r7, #16
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}

0800c7b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b08e      	sub	sp, #56	; 0x38
 800c7bc:	af04      	add	r7, sp, #16
 800c7be:	60f8      	str	r0, [r7, #12]
 800c7c0:	60b9      	str	r1, [r7, #8]
 800c7c2:	607a      	str	r2, [r7, #4]
 800c7c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c7c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d10b      	bne.n	800c7e4 <xTaskCreateStatic+0x2c>
 800c7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7d0:	b672      	cpsid	i
 800c7d2:	f383 8811 	msr	BASEPRI, r3
 800c7d6:	f3bf 8f6f 	isb	sy
 800c7da:	f3bf 8f4f 	dsb	sy
 800c7de:	b662      	cpsie	i
 800c7e0:	623b      	str	r3, [r7, #32]
 800c7e2:	e7fe      	b.n	800c7e2 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800c7e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d10b      	bne.n	800c802 <xTaskCreateStatic+0x4a>
 800c7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ee:	b672      	cpsid	i
 800c7f0:	f383 8811 	msr	BASEPRI, r3
 800c7f4:	f3bf 8f6f 	isb	sy
 800c7f8:	f3bf 8f4f 	dsb	sy
 800c7fc:	b662      	cpsie	i
 800c7fe:	61fb      	str	r3, [r7, #28]
 800c800:	e7fe      	b.n	800c800 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c802:	2358      	movs	r3, #88	; 0x58
 800c804:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	2b58      	cmp	r3, #88	; 0x58
 800c80a:	d00b      	beq.n	800c824 <xTaskCreateStatic+0x6c>
 800c80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c810:	b672      	cpsid	i
 800c812:	f383 8811 	msr	BASEPRI, r3
 800c816:	f3bf 8f6f 	isb	sy
 800c81a:	f3bf 8f4f 	dsb	sy
 800c81e:	b662      	cpsie	i
 800c820:	61bb      	str	r3, [r7, #24]
 800c822:	e7fe      	b.n	800c822 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c824:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d01e      	beq.n	800c86a <xTaskCreateStatic+0xb2>
 800c82c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d01b      	beq.n	800c86a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c834:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c838:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c83a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c83e:	2202      	movs	r2, #2
 800c840:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c844:	2300      	movs	r3, #0
 800c846:	9303      	str	r3, [sp, #12]
 800c848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c84a:	9302      	str	r3, [sp, #8]
 800c84c:	f107 0314 	add.w	r3, r7, #20
 800c850:	9301      	str	r3, [sp, #4]
 800c852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c854:	9300      	str	r3, [sp, #0]
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	68b9      	ldr	r1, [r7, #8]
 800c85c:	68f8      	ldr	r0, [r7, #12]
 800c85e:	f000 f850 	bl	800c902 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c862:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c864:	f000 f8e0 	bl	800ca28 <prvAddNewTaskToReadyList>
 800c868:	e001      	b.n	800c86e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c86a:	2300      	movs	r3, #0
 800c86c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c86e:	697b      	ldr	r3, [r7, #20]
	}
 800c870:	4618      	mov	r0, r3
 800c872:	3728      	adds	r7, #40	; 0x28
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}

0800c878 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b08c      	sub	sp, #48	; 0x30
 800c87c:	af04      	add	r7, sp, #16
 800c87e:	60f8      	str	r0, [r7, #12]
 800c880:	60b9      	str	r1, [r7, #8]
 800c882:	603b      	str	r3, [r7, #0]
 800c884:	4613      	mov	r3, r2
 800c886:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c888:	88fb      	ldrh	r3, [r7, #6]
 800c88a:	009b      	lsls	r3, r3, #2
 800c88c:	4618      	mov	r0, r3
 800c88e:	f001 fa53 	bl	800dd38 <pvPortMalloc>
 800c892:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d00e      	beq.n	800c8b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c89a:	2058      	movs	r0, #88	; 0x58
 800c89c:	f001 fa4c 	bl	800dd38 <pvPortMalloc>
 800c8a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c8a2:	69fb      	ldr	r3, [r7, #28]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d003      	beq.n	800c8b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c8a8:	69fb      	ldr	r3, [r7, #28]
 800c8aa:	697a      	ldr	r2, [r7, #20]
 800c8ac:	631a      	str	r2, [r3, #48]	; 0x30
 800c8ae:	e005      	b.n	800c8bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c8b0:	6978      	ldr	r0, [r7, #20]
 800c8b2:	f001 fb0d 	bl	800ded0 <vPortFree>
 800c8b6:	e001      	b.n	800c8bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c8bc:	69fb      	ldr	r3, [r7, #28]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d017      	beq.n	800c8f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c8c2:	69fb      	ldr	r3, [r7, #28]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c8ca:	88fa      	ldrh	r2, [r7, #6]
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	9303      	str	r3, [sp, #12]
 800c8d0:	69fb      	ldr	r3, [r7, #28]
 800c8d2:	9302      	str	r3, [sp, #8]
 800c8d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8d6:	9301      	str	r3, [sp, #4]
 800c8d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8da:	9300      	str	r3, [sp, #0]
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	68b9      	ldr	r1, [r7, #8]
 800c8e0:	68f8      	ldr	r0, [r7, #12]
 800c8e2:	f000 f80e 	bl	800c902 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c8e6:	69f8      	ldr	r0, [r7, #28]
 800c8e8:	f000 f89e 	bl	800ca28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	61bb      	str	r3, [r7, #24]
 800c8f0:	e002      	b.n	800c8f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c8f2:	f04f 33ff 	mov.w	r3, #4294967295
 800c8f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c8f8:	69bb      	ldr	r3, [r7, #24]
	}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3720      	adds	r7, #32
 800c8fe:	46bd      	mov	sp, r7
 800c900:	bd80      	pop	{r7, pc}

0800c902 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c902:	b580      	push	{r7, lr}
 800c904:	b088      	sub	sp, #32
 800c906:	af00      	add	r7, sp, #0
 800c908:	60f8      	str	r0, [r7, #12]
 800c90a:	60b9      	str	r1, [r7, #8]
 800c90c:	607a      	str	r2, [r7, #4]
 800c90e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c912:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	009b      	lsls	r3, r3, #2
 800c918:	461a      	mov	r2, r3
 800c91a:	21a5      	movs	r1, #165	; 0xa5
 800c91c:	f001 fc25 	bl	800e16a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c924:	6879      	ldr	r1, [r7, #4]
 800c926:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c92a:	440b      	add	r3, r1
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	4413      	add	r3, r2
 800c930:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c932:	69bb      	ldr	r3, [r7, #24]
 800c934:	f023 0307 	bic.w	r3, r3, #7
 800c938:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c93a:	69bb      	ldr	r3, [r7, #24]
 800c93c:	f003 0307 	and.w	r3, r3, #7
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00b      	beq.n	800c95c <prvInitialiseNewTask+0x5a>
 800c944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c948:	b672      	cpsid	i
 800c94a:	f383 8811 	msr	BASEPRI, r3
 800c94e:	f3bf 8f6f 	isb	sy
 800c952:	f3bf 8f4f 	dsb	sy
 800c956:	b662      	cpsie	i
 800c958:	617b      	str	r3, [r7, #20]
 800c95a:	e7fe      	b.n	800c95a <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d01f      	beq.n	800c9a2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c962:	2300      	movs	r3, #0
 800c964:	61fb      	str	r3, [r7, #28]
 800c966:	e012      	b.n	800c98e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c968:	68ba      	ldr	r2, [r7, #8]
 800c96a:	69fb      	ldr	r3, [r7, #28]
 800c96c:	4413      	add	r3, r2
 800c96e:	7819      	ldrb	r1, [r3, #0]
 800c970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c972:	69fb      	ldr	r3, [r7, #28]
 800c974:	4413      	add	r3, r2
 800c976:	3334      	adds	r3, #52	; 0x34
 800c978:	460a      	mov	r2, r1
 800c97a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c97c:	68ba      	ldr	r2, [r7, #8]
 800c97e:	69fb      	ldr	r3, [r7, #28]
 800c980:	4413      	add	r3, r2
 800c982:	781b      	ldrb	r3, [r3, #0]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d006      	beq.n	800c996 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c988:	69fb      	ldr	r3, [r7, #28]
 800c98a:	3301      	adds	r3, #1
 800c98c:	61fb      	str	r3, [r7, #28]
 800c98e:	69fb      	ldr	r3, [r7, #28]
 800c990:	2b0f      	cmp	r3, #15
 800c992:	d9e9      	bls.n	800c968 <prvInitialiseNewTask+0x66>
 800c994:	e000      	b.n	800c998 <prvInitialiseNewTask+0x96>
			{
				break;
 800c996:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c99a:	2200      	movs	r2, #0
 800c99c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c9a0:	e003      	b.n	800c9aa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c9a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ac:	2b06      	cmp	r3, #6
 800c9ae:	d901      	bls.n	800c9b4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c9b0:	2306      	movs	r3, #6
 800c9b2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c9b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9b8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c9ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c9be:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c9c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9c8:	3304      	adds	r3, #4
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f7ff f9b8 	bl	800bd40 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9d2:	3318      	adds	r3, #24
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f7ff f9b3 	bl	800bd40 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c9da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c9de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9e2:	f1c3 0207 	rsb	r2, r3, #7
 800c9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c9ee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800c9f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c9f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c9fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9fe:	2200      	movs	r2, #0
 800ca00:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ca04:	683a      	ldr	r2, [r7, #0]
 800ca06:	68f9      	ldr	r1, [r7, #12]
 800ca08:	69b8      	ldr	r0, [r7, #24]
 800ca0a:	f000 ffa9 	bl	800d960 <pxPortInitialiseStack>
 800ca0e:	4602      	mov	r2, r0
 800ca10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca12:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ca14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d002      	beq.n	800ca20 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ca1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ca1e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca20:	bf00      	nop
 800ca22:	3720      	adds	r7, #32
 800ca24:	46bd      	mov	sp, r7
 800ca26:	bd80      	pop	{r7, pc}

0800ca28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ca30:	f001 f8a2 	bl	800db78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ca34:	4b2a      	ldr	r3, [pc, #168]	; (800cae0 <prvAddNewTaskToReadyList+0xb8>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	3301      	adds	r3, #1
 800ca3a:	4a29      	ldr	r2, [pc, #164]	; (800cae0 <prvAddNewTaskToReadyList+0xb8>)
 800ca3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ca3e:	4b29      	ldr	r3, [pc, #164]	; (800cae4 <prvAddNewTaskToReadyList+0xbc>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d109      	bne.n	800ca5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ca46:	4a27      	ldr	r2, [pc, #156]	; (800cae4 <prvAddNewTaskToReadyList+0xbc>)
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ca4c:	4b24      	ldr	r3, [pc, #144]	; (800cae0 <prvAddNewTaskToReadyList+0xb8>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d110      	bne.n	800ca76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ca54:	f000 fc8c 	bl	800d370 <prvInitialiseTaskLists>
 800ca58:	e00d      	b.n	800ca76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ca5a:	4b23      	ldr	r3, [pc, #140]	; (800cae8 <prvAddNewTaskToReadyList+0xc0>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d109      	bne.n	800ca76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ca62:	4b20      	ldr	r3, [pc, #128]	; (800cae4 <prvAddNewTaskToReadyList+0xbc>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca6c:	429a      	cmp	r2, r3
 800ca6e:	d802      	bhi.n	800ca76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ca70:	4a1c      	ldr	r2, [pc, #112]	; (800cae4 <prvAddNewTaskToReadyList+0xbc>)
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ca76:	4b1d      	ldr	r3, [pc, #116]	; (800caec <prvAddNewTaskToReadyList+0xc4>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	4a1b      	ldr	r2, [pc, #108]	; (800caec <prvAddNewTaskToReadyList+0xc4>)
 800ca7e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca84:	2201      	movs	r2, #1
 800ca86:	409a      	lsls	r2, r3
 800ca88:	4b19      	ldr	r3, [pc, #100]	; (800caf0 <prvAddNewTaskToReadyList+0xc8>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	4313      	orrs	r3, r2
 800ca8e:	4a18      	ldr	r2, [pc, #96]	; (800caf0 <prvAddNewTaskToReadyList+0xc8>)
 800ca90:	6013      	str	r3, [r2, #0]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca96:	4613      	mov	r3, r2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	4413      	add	r3, r2
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	4a15      	ldr	r2, [pc, #84]	; (800caf4 <prvAddNewTaskToReadyList+0xcc>)
 800caa0:	441a      	add	r2, r3
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	3304      	adds	r3, #4
 800caa6:	4619      	mov	r1, r3
 800caa8:	4610      	mov	r0, r2
 800caaa:	f7ff f956 	bl	800bd5a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800caae:	f001 f895 	bl	800dbdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cab2:	4b0d      	ldr	r3, [pc, #52]	; (800cae8 <prvAddNewTaskToReadyList+0xc0>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d00e      	beq.n	800cad8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800caba:	4b0a      	ldr	r3, [pc, #40]	; (800cae4 <prvAddNewTaskToReadyList+0xbc>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d207      	bcs.n	800cad8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cac8:	4b0b      	ldr	r3, [pc, #44]	; (800caf8 <prvAddNewTaskToReadyList+0xd0>)
 800caca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cace:	601a      	str	r2, [r3, #0]
 800cad0:	f3bf 8f4f 	dsb	sy
 800cad4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cad8:	bf00      	nop
 800cada:	3708      	adds	r7, #8
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}
 800cae0:	20000608 	.word	0x20000608
 800cae4:	20000508 	.word	0x20000508
 800cae8:	20000614 	.word	0x20000614
 800caec:	20000624 	.word	0x20000624
 800caf0:	20000610 	.word	0x20000610
 800caf4:	2000050c 	.word	0x2000050c
 800caf8:	e000ed04 	.word	0xe000ed04

0800cafc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b08a      	sub	sp, #40	; 0x28
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800cb06:	2300      	movs	r3, #0
 800cb08:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d10b      	bne.n	800cb28 <vTaskDelayUntil+0x2c>
 800cb10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb14:	b672      	cpsid	i
 800cb16:	f383 8811 	msr	BASEPRI, r3
 800cb1a:	f3bf 8f6f 	isb	sy
 800cb1e:	f3bf 8f4f 	dsb	sy
 800cb22:	b662      	cpsie	i
 800cb24:	617b      	str	r3, [r7, #20]
 800cb26:	e7fe      	b.n	800cb26 <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d10b      	bne.n	800cb46 <vTaskDelayUntil+0x4a>
 800cb2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb32:	b672      	cpsid	i
 800cb34:	f383 8811 	msr	BASEPRI, r3
 800cb38:	f3bf 8f6f 	isb	sy
 800cb3c:	f3bf 8f4f 	dsb	sy
 800cb40:	b662      	cpsie	i
 800cb42:	613b      	str	r3, [r7, #16]
 800cb44:	e7fe      	b.n	800cb44 <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800cb46:	4b2a      	ldr	r3, [pc, #168]	; (800cbf0 <vTaskDelayUntil+0xf4>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00b      	beq.n	800cb66 <vTaskDelayUntil+0x6a>
 800cb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb52:	b672      	cpsid	i
 800cb54:	f383 8811 	msr	BASEPRI, r3
 800cb58:	f3bf 8f6f 	isb	sy
 800cb5c:	f3bf 8f4f 	dsb	sy
 800cb60:	b662      	cpsie	i
 800cb62:	60fb      	str	r3, [r7, #12]
 800cb64:	e7fe      	b.n	800cb64 <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 800cb66:	f000 f8e1 	bl	800cd2c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800cb6a:	4b22      	ldr	r3, [pc, #136]	; (800cbf4 <vTaskDelayUntil+0xf8>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	683a      	ldr	r2, [r7, #0]
 800cb76:	4413      	add	r3, r2
 800cb78:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	6a3a      	ldr	r2, [r7, #32]
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d20b      	bcs.n	800cb9c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	69fa      	ldr	r2, [r7, #28]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d211      	bcs.n	800cbb2 <vTaskDelayUntil+0xb6>
 800cb8e:	69fa      	ldr	r2, [r7, #28]
 800cb90:	6a3b      	ldr	r3, [r7, #32]
 800cb92:	429a      	cmp	r2, r3
 800cb94:	d90d      	bls.n	800cbb2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800cb96:	2301      	movs	r3, #1
 800cb98:	627b      	str	r3, [r7, #36]	; 0x24
 800cb9a:	e00a      	b.n	800cbb2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	69fa      	ldr	r2, [r7, #28]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d303      	bcc.n	800cbae <vTaskDelayUntil+0xb2>
 800cba6:	69fa      	ldr	r2, [r7, #28]
 800cba8:	6a3b      	ldr	r3, [r7, #32]
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d901      	bls.n	800cbb2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800cbae:	2301      	movs	r3, #1
 800cbb0:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	69fa      	ldr	r2, [r7, #28]
 800cbb6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800cbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d006      	beq.n	800cbcc <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800cbbe:	69fa      	ldr	r2, [r7, #28]
 800cbc0:	6a3b      	ldr	r3, [r7, #32]
 800cbc2:	1ad3      	subs	r3, r2, r3
 800cbc4:	2100      	movs	r1, #0
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f000 fe64 	bl	800d894 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800cbcc:	f000 f8bc 	bl	800cd48 <xTaskResumeAll>
 800cbd0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cbd2:	69bb      	ldr	r3, [r7, #24]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d107      	bne.n	800cbe8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800cbd8:	4b07      	ldr	r3, [pc, #28]	; (800cbf8 <vTaskDelayUntil+0xfc>)
 800cbda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbde:	601a      	str	r2, [r3, #0]
 800cbe0:	f3bf 8f4f 	dsb	sy
 800cbe4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cbe8:	bf00      	nop
 800cbea:	3728      	adds	r7, #40	; 0x28
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}
 800cbf0:	20000630 	.word	0x20000630
 800cbf4:	2000060c 	.word	0x2000060c
 800cbf8:	e000ed04 	.word	0xe000ed04

0800cbfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b084      	sub	sp, #16
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cc04:	2300      	movs	r3, #0
 800cc06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d018      	beq.n	800cc40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cc0e:	4b14      	ldr	r3, [pc, #80]	; (800cc60 <vTaskDelay+0x64>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d00b      	beq.n	800cc2e <vTaskDelay+0x32>
 800cc16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc1a:	b672      	cpsid	i
 800cc1c:	f383 8811 	msr	BASEPRI, r3
 800cc20:	f3bf 8f6f 	isb	sy
 800cc24:	f3bf 8f4f 	dsb	sy
 800cc28:	b662      	cpsie	i
 800cc2a:	60bb      	str	r3, [r7, #8]
 800cc2c:	e7fe      	b.n	800cc2c <vTaskDelay+0x30>
			vTaskSuspendAll();
 800cc2e:	f000 f87d 	bl	800cd2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cc32:	2100      	movs	r1, #0
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f000 fe2d 	bl	800d894 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cc3a:	f000 f885 	bl	800cd48 <xTaskResumeAll>
 800cc3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d107      	bne.n	800cc56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800cc46:	4b07      	ldr	r3, [pc, #28]	; (800cc64 <vTaskDelay+0x68>)
 800cc48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc4c:	601a      	str	r2, [r3, #0]
 800cc4e:	f3bf 8f4f 	dsb	sy
 800cc52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cc56:	bf00      	nop
 800cc58:	3710      	adds	r7, #16
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	20000630 	.word	0x20000630
 800cc64:	e000ed04 	.word	0xe000ed04

0800cc68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b08a      	sub	sp, #40	; 0x28
 800cc6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cc72:	2300      	movs	r3, #0
 800cc74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cc76:	463a      	mov	r2, r7
 800cc78:	1d39      	adds	r1, r7, #4
 800cc7a:	f107 0308 	add.w	r3, r7, #8
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f7f3 fcb0 	bl	80005e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cc84:	6839      	ldr	r1, [r7, #0]
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	68ba      	ldr	r2, [r7, #8]
 800cc8a:	9202      	str	r2, [sp, #8]
 800cc8c:	9301      	str	r3, [sp, #4]
 800cc8e:	2300      	movs	r3, #0
 800cc90:	9300      	str	r3, [sp, #0]
 800cc92:	2300      	movs	r3, #0
 800cc94:	460a      	mov	r2, r1
 800cc96:	491f      	ldr	r1, [pc, #124]	; (800cd14 <vTaskStartScheduler+0xac>)
 800cc98:	481f      	ldr	r0, [pc, #124]	; (800cd18 <vTaskStartScheduler+0xb0>)
 800cc9a:	f7ff fd8d 	bl	800c7b8 <xTaskCreateStatic>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	4b1e      	ldr	r3, [pc, #120]	; (800cd1c <vTaskStartScheduler+0xb4>)
 800cca2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cca4:	4b1d      	ldr	r3, [pc, #116]	; (800cd1c <vTaskStartScheduler+0xb4>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d002      	beq.n	800ccb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ccac:	2301      	movs	r3, #1
 800ccae:	617b      	str	r3, [r7, #20]
 800ccb0:	e001      	b.n	800ccb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ccb6:	697b      	ldr	r3, [r7, #20]
 800ccb8:	2b01      	cmp	r3, #1
 800ccba:	d117      	bne.n	800ccec <vTaskStartScheduler+0x84>
 800ccbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc0:	b672      	cpsid	i
 800ccc2:	f383 8811 	msr	BASEPRI, r3
 800ccc6:	f3bf 8f6f 	isb	sy
 800ccca:	f3bf 8f4f 	dsb	sy
 800ccce:	b662      	cpsie	i
 800ccd0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ccd2:	4b13      	ldr	r3, [pc, #76]	; (800cd20 <vTaskStartScheduler+0xb8>)
 800ccd4:	f04f 32ff 	mov.w	r2, #4294967295
 800ccd8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ccda:	4b12      	ldr	r3, [pc, #72]	; (800cd24 <vTaskStartScheduler+0xbc>)
 800ccdc:	2201      	movs	r2, #1
 800ccde:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cce0:	4b11      	ldr	r3, [pc, #68]	; (800cd28 <vTaskStartScheduler+0xc0>)
 800cce2:	2200      	movs	r2, #0
 800cce4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cce6:	f000 fecb 	bl	800da80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ccea:	e00f      	b.n	800cd0c <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ccec:	697b      	ldr	r3, [r7, #20]
 800ccee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccf2:	d10b      	bne.n	800cd0c <vTaskStartScheduler+0xa4>
 800ccf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf8:	b672      	cpsid	i
 800ccfa:	f383 8811 	msr	BASEPRI, r3
 800ccfe:	f3bf 8f6f 	isb	sy
 800cd02:	f3bf 8f4f 	dsb	sy
 800cd06:	b662      	cpsie	i
 800cd08:	60fb      	str	r3, [r7, #12]
 800cd0a:	e7fe      	b.n	800cd0a <vTaskStartScheduler+0xa2>
}
 800cd0c:	bf00      	nop
 800cd0e:	3718      	adds	r7, #24
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}
 800cd14:	0800ead0 	.word	0x0800ead0
 800cd18:	0800d33d 	.word	0x0800d33d
 800cd1c:	2000062c 	.word	0x2000062c
 800cd20:	20000628 	.word	0x20000628
 800cd24:	20000614 	.word	0x20000614
 800cd28:	2000060c 	.word	0x2000060c

0800cd2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cd30:	4b04      	ldr	r3, [pc, #16]	; (800cd44 <vTaskSuspendAll+0x18>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	3301      	adds	r3, #1
 800cd36:	4a03      	ldr	r2, [pc, #12]	; (800cd44 <vTaskSuspendAll+0x18>)
 800cd38:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cd3a:	bf00      	nop
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd42:	4770      	bx	lr
 800cd44:	20000630 	.word	0x20000630

0800cd48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b084      	sub	sp, #16
 800cd4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cd52:	2300      	movs	r3, #0
 800cd54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cd56:	4b42      	ldr	r3, [pc, #264]	; (800ce60 <xTaskResumeAll+0x118>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d10b      	bne.n	800cd76 <xTaskResumeAll+0x2e>
 800cd5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd62:	b672      	cpsid	i
 800cd64:	f383 8811 	msr	BASEPRI, r3
 800cd68:	f3bf 8f6f 	isb	sy
 800cd6c:	f3bf 8f4f 	dsb	sy
 800cd70:	b662      	cpsie	i
 800cd72:	603b      	str	r3, [r7, #0]
 800cd74:	e7fe      	b.n	800cd74 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cd76:	f000 feff 	bl	800db78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cd7a:	4b39      	ldr	r3, [pc, #228]	; (800ce60 <xTaskResumeAll+0x118>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	3b01      	subs	r3, #1
 800cd80:	4a37      	ldr	r2, [pc, #220]	; (800ce60 <xTaskResumeAll+0x118>)
 800cd82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd84:	4b36      	ldr	r3, [pc, #216]	; (800ce60 <xTaskResumeAll+0x118>)
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d161      	bne.n	800ce50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cd8c:	4b35      	ldr	r3, [pc, #212]	; (800ce64 <xTaskResumeAll+0x11c>)
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d05d      	beq.n	800ce50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cd94:	e02e      	b.n	800cdf4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd96:	4b34      	ldr	r3, [pc, #208]	; (800ce68 <xTaskResumeAll+0x120>)
 800cd98:	68db      	ldr	r3, [r3, #12]
 800cd9a:	68db      	ldr	r3, [r3, #12]
 800cd9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	3318      	adds	r3, #24
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7ff f836 	bl	800be14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	3304      	adds	r3, #4
 800cdac:	4618      	mov	r0, r3
 800cdae:	f7ff f831 	bl	800be14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdb6:	2201      	movs	r2, #1
 800cdb8:	409a      	lsls	r2, r3
 800cdba:	4b2c      	ldr	r3, [pc, #176]	; (800ce6c <xTaskResumeAll+0x124>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	4a2a      	ldr	r2, [pc, #168]	; (800ce6c <xTaskResumeAll+0x124>)
 800cdc2:	6013      	str	r3, [r2, #0]
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdc8:	4613      	mov	r3, r2
 800cdca:	009b      	lsls	r3, r3, #2
 800cdcc:	4413      	add	r3, r2
 800cdce:	009b      	lsls	r3, r3, #2
 800cdd0:	4a27      	ldr	r2, [pc, #156]	; (800ce70 <xTaskResumeAll+0x128>)
 800cdd2:	441a      	add	r2, r3
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	3304      	adds	r3, #4
 800cdd8:	4619      	mov	r1, r3
 800cdda:	4610      	mov	r0, r2
 800cddc:	f7fe ffbd 	bl	800bd5a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cde4:	4b23      	ldr	r3, [pc, #140]	; (800ce74 <xTaskResumeAll+0x12c>)
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d302      	bcc.n	800cdf4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cdee:	4b22      	ldr	r3, [pc, #136]	; (800ce78 <xTaskResumeAll+0x130>)
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cdf4:	4b1c      	ldr	r3, [pc, #112]	; (800ce68 <xTaskResumeAll+0x120>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d1cc      	bne.n	800cd96 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d001      	beq.n	800ce06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ce02:	f000 fb51 	bl	800d4a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ce06:	4b1d      	ldr	r3, [pc, #116]	; (800ce7c <xTaskResumeAll+0x134>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d010      	beq.n	800ce34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ce12:	f000 f847 	bl	800cea4 <xTaskIncrementTick>
 800ce16:	4603      	mov	r3, r0
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d002      	beq.n	800ce22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ce1c:	4b16      	ldr	r3, [pc, #88]	; (800ce78 <xTaskResumeAll+0x130>)
 800ce1e:	2201      	movs	r2, #1
 800ce20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	3b01      	subs	r3, #1
 800ce26:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d1f1      	bne.n	800ce12 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800ce2e:	4b13      	ldr	r3, [pc, #76]	; (800ce7c <xTaskResumeAll+0x134>)
 800ce30:	2200      	movs	r2, #0
 800ce32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ce34:	4b10      	ldr	r3, [pc, #64]	; (800ce78 <xTaskResumeAll+0x130>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d009      	beq.n	800ce50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ce40:	4b0f      	ldr	r3, [pc, #60]	; (800ce80 <xTaskResumeAll+0x138>)
 800ce42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce46:	601a      	str	r2, [r3, #0]
 800ce48:	f3bf 8f4f 	dsb	sy
 800ce4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ce50:	f000 fec4 	bl	800dbdc <vPortExitCritical>

	return xAlreadyYielded;
 800ce54:	68bb      	ldr	r3, [r7, #8]
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3710      	adds	r7, #16
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}
 800ce5e:	bf00      	nop
 800ce60:	20000630 	.word	0x20000630
 800ce64:	20000608 	.word	0x20000608
 800ce68:	200005c8 	.word	0x200005c8
 800ce6c:	20000610 	.word	0x20000610
 800ce70:	2000050c 	.word	0x2000050c
 800ce74:	20000508 	.word	0x20000508
 800ce78:	2000061c 	.word	0x2000061c
 800ce7c:	20000618 	.word	0x20000618
 800ce80:	e000ed04 	.word	0xe000ed04

0800ce84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ce84:	b480      	push	{r7}
 800ce86:	b083      	sub	sp, #12
 800ce88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ce8a:	4b05      	ldr	r3, [pc, #20]	; (800cea0 <xTaskGetTickCount+0x1c>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ce90:	687b      	ldr	r3, [r7, #4]
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	370c      	adds	r7, #12
 800ce96:	46bd      	mov	sp, r7
 800ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop
 800cea0:	2000060c 	.word	0x2000060c

0800cea4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b086      	sub	sp, #24
 800cea8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ceae:	4b4f      	ldr	r3, [pc, #316]	; (800cfec <xTaskIncrementTick+0x148>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	f040 8089 	bne.w	800cfca <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ceb8:	4b4d      	ldr	r3, [pc, #308]	; (800cff0 <xTaskIncrementTick+0x14c>)
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	3301      	adds	r3, #1
 800cebe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cec0:	4a4b      	ldr	r2, [pc, #300]	; (800cff0 <xTaskIncrementTick+0x14c>)
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d121      	bne.n	800cf10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cecc:	4b49      	ldr	r3, [pc, #292]	; (800cff4 <xTaskIncrementTick+0x150>)
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d00b      	beq.n	800ceee <xTaskIncrementTick+0x4a>
 800ced6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceda:	b672      	cpsid	i
 800cedc:	f383 8811 	msr	BASEPRI, r3
 800cee0:	f3bf 8f6f 	isb	sy
 800cee4:	f3bf 8f4f 	dsb	sy
 800cee8:	b662      	cpsie	i
 800ceea:	603b      	str	r3, [r7, #0]
 800ceec:	e7fe      	b.n	800ceec <xTaskIncrementTick+0x48>
 800ceee:	4b41      	ldr	r3, [pc, #260]	; (800cff4 <xTaskIncrementTick+0x150>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	60fb      	str	r3, [r7, #12]
 800cef4:	4b40      	ldr	r3, [pc, #256]	; (800cff8 <xTaskIncrementTick+0x154>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a3e      	ldr	r2, [pc, #248]	; (800cff4 <xTaskIncrementTick+0x150>)
 800cefa:	6013      	str	r3, [r2, #0]
 800cefc:	4a3e      	ldr	r2, [pc, #248]	; (800cff8 <xTaskIncrementTick+0x154>)
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	6013      	str	r3, [r2, #0]
 800cf02:	4b3e      	ldr	r3, [pc, #248]	; (800cffc <xTaskIncrementTick+0x158>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	3301      	adds	r3, #1
 800cf08:	4a3c      	ldr	r2, [pc, #240]	; (800cffc <xTaskIncrementTick+0x158>)
 800cf0a:	6013      	str	r3, [r2, #0]
 800cf0c:	f000 facc 	bl	800d4a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cf10:	4b3b      	ldr	r3, [pc, #236]	; (800d000 <xTaskIncrementTick+0x15c>)
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	693a      	ldr	r2, [r7, #16]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d348      	bcc.n	800cfac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cf1a:	4b36      	ldr	r3, [pc, #216]	; (800cff4 <xTaskIncrementTick+0x150>)
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d104      	bne.n	800cf2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf24:	4b36      	ldr	r3, [pc, #216]	; (800d000 <xTaskIncrementTick+0x15c>)
 800cf26:	f04f 32ff 	mov.w	r2, #4294967295
 800cf2a:	601a      	str	r2, [r3, #0]
					break;
 800cf2c:	e03e      	b.n	800cfac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf2e:	4b31      	ldr	r3, [pc, #196]	; (800cff4 <xTaskIncrementTick+0x150>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	68db      	ldr	r3, [r3, #12]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	685b      	ldr	r3, [r3, #4]
 800cf3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cf3e:	693a      	ldr	r2, [r7, #16]
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d203      	bcs.n	800cf4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cf46:	4a2e      	ldr	r2, [pc, #184]	; (800d000 <xTaskIncrementTick+0x15c>)
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cf4c:	e02e      	b.n	800cfac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	3304      	adds	r3, #4
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fe ff5e 	bl	800be14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d004      	beq.n	800cf6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	3318      	adds	r3, #24
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7fe ff55 	bl	800be14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf6e:	2201      	movs	r2, #1
 800cf70:	409a      	lsls	r2, r3
 800cf72:	4b24      	ldr	r3, [pc, #144]	; (800d004 <xTaskIncrementTick+0x160>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	4313      	orrs	r3, r2
 800cf78:	4a22      	ldr	r2, [pc, #136]	; (800d004 <xTaskIncrementTick+0x160>)
 800cf7a:	6013      	str	r3, [r2, #0]
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf80:	4613      	mov	r3, r2
 800cf82:	009b      	lsls	r3, r3, #2
 800cf84:	4413      	add	r3, r2
 800cf86:	009b      	lsls	r3, r3, #2
 800cf88:	4a1f      	ldr	r2, [pc, #124]	; (800d008 <xTaskIncrementTick+0x164>)
 800cf8a:	441a      	add	r2, r3
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	3304      	adds	r3, #4
 800cf90:	4619      	mov	r1, r3
 800cf92:	4610      	mov	r0, r2
 800cf94:	f7fe fee1 	bl	800bd5a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf9c:	4b1b      	ldr	r3, [pc, #108]	; (800d00c <xTaskIncrementTick+0x168>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d3b9      	bcc.n	800cf1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cfaa:	e7b6      	b.n	800cf1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cfac:	4b17      	ldr	r3, [pc, #92]	; (800d00c <xTaskIncrementTick+0x168>)
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfb2:	4915      	ldr	r1, [pc, #84]	; (800d008 <xTaskIncrementTick+0x164>)
 800cfb4:	4613      	mov	r3, r2
 800cfb6:	009b      	lsls	r3, r3, #2
 800cfb8:	4413      	add	r3, r2
 800cfba:	009b      	lsls	r3, r3, #2
 800cfbc:	440b      	add	r3, r1
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	2b01      	cmp	r3, #1
 800cfc2:	d907      	bls.n	800cfd4 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	617b      	str	r3, [r7, #20]
 800cfc8:	e004      	b.n	800cfd4 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cfca:	4b11      	ldr	r3, [pc, #68]	; (800d010 <xTaskIncrementTick+0x16c>)
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	3301      	adds	r3, #1
 800cfd0:	4a0f      	ldr	r2, [pc, #60]	; (800d010 <xTaskIncrementTick+0x16c>)
 800cfd2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cfd4:	4b0f      	ldr	r3, [pc, #60]	; (800d014 <xTaskIncrementTick+0x170>)
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d001      	beq.n	800cfe0 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800cfdc:	2301      	movs	r3, #1
 800cfde:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cfe0:	697b      	ldr	r3, [r7, #20]
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3718      	adds	r7, #24
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	20000630 	.word	0x20000630
 800cff0:	2000060c 	.word	0x2000060c
 800cff4:	200005c0 	.word	0x200005c0
 800cff8:	200005c4 	.word	0x200005c4
 800cffc:	20000620 	.word	0x20000620
 800d000:	20000628 	.word	0x20000628
 800d004:	20000610 	.word	0x20000610
 800d008:	2000050c 	.word	0x2000050c
 800d00c:	20000508 	.word	0x20000508
 800d010:	20000618 	.word	0x20000618
 800d014:	2000061c 	.word	0x2000061c

0800d018 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b088      	sub	sp, #32
 800d01c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d01e:	4b3a      	ldr	r3, [pc, #232]	; (800d108 <vTaskSwitchContext+0xf0>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d003      	beq.n	800d02e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d026:	4b39      	ldr	r3, [pc, #228]	; (800d10c <vTaskSwitchContext+0xf4>)
 800d028:	2201      	movs	r2, #1
 800d02a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d02c:	e067      	b.n	800d0fe <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800d02e:	4b37      	ldr	r3, [pc, #220]	; (800d10c <vTaskSwitchContext+0xf4>)
 800d030:	2200      	movs	r2, #0
 800d032:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800d034:	4b36      	ldr	r3, [pc, #216]	; (800d110 <vTaskSwitchContext+0xf8>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d03a:	61fb      	str	r3, [r7, #28]
 800d03c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800d040:	61bb      	str	r3, [r7, #24]
 800d042:	69fb      	ldr	r3, [r7, #28]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	69ba      	ldr	r2, [r7, #24]
 800d048:	429a      	cmp	r2, r3
 800d04a:	d111      	bne.n	800d070 <vTaskSwitchContext+0x58>
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	3304      	adds	r3, #4
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	69ba      	ldr	r2, [r7, #24]
 800d054:	429a      	cmp	r2, r3
 800d056:	d10b      	bne.n	800d070 <vTaskSwitchContext+0x58>
 800d058:	69fb      	ldr	r3, [r7, #28]
 800d05a:	3308      	adds	r3, #8
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	69ba      	ldr	r2, [r7, #24]
 800d060:	429a      	cmp	r2, r3
 800d062:	d105      	bne.n	800d070 <vTaskSwitchContext+0x58>
 800d064:	69fb      	ldr	r3, [r7, #28]
 800d066:	330c      	adds	r3, #12
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	69ba      	ldr	r2, [r7, #24]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d008      	beq.n	800d082 <vTaskSwitchContext+0x6a>
 800d070:	4b27      	ldr	r3, [pc, #156]	; (800d110 <vTaskSwitchContext+0xf8>)
 800d072:	681a      	ldr	r2, [r3, #0]
 800d074:	4b26      	ldr	r3, [pc, #152]	; (800d110 <vTaskSwitchContext+0xf8>)
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	3334      	adds	r3, #52	; 0x34
 800d07a:	4619      	mov	r1, r3
 800d07c:	4610      	mov	r0, r2
 800d07e:	f7f3 fa9e 	bl	80005be <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d082:	4b24      	ldr	r3, [pc, #144]	; (800d114 <vTaskSwitchContext+0xfc>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	fab3 f383 	clz	r3, r3
 800d08e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d090:	7afb      	ldrb	r3, [r7, #11]
 800d092:	f1c3 031f 	rsb	r3, r3, #31
 800d096:	617b      	str	r3, [r7, #20]
 800d098:	491f      	ldr	r1, [pc, #124]	; (800d118 <vTaskSwitchContext+0x100>)
 800d09a:	697a      	ldr	r2, [r7, #20]
 800d09c:	4613      	mov	r3, r2
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	4413      	add	r3, r2
 800d0a2:	009b      	lsls	r3, r3, #2
 800d0a4:	440b      	add	r3, r1
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d10b      	bne.n	800d0c4 <vTaskSwitchContext+0xac>
	__asm volatile
 800d0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b0:	b672      	cpsid	i
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	b662      	cpsie	i
 800d0c0:	607b      	str	r3, [r7, #4]
 800d0c2:	e7fe      	b.n	800d0c2 <vTaskSwitchContext+0xaa>
 800d0c4:	697a      	ldr	r2, [r7, #20]
 800d0c6:	4613      	mov	r3, r2
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	4413      	add	r3, r2
 800d0cc:	009b      	lsls	r3, r3, #2
 800d0ce:	4a12      	ldr	r2, [pc, #72]	; (800d118 <vTaskSwitchContext+0x100>)
 800d0d0:	4413      	add	r3, r2
 800d0d2:	613b      	str	r3, [r7, #16]
 800d0d4:	693b      	ldr	r3, [r7, #16]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	685a      	ldr	r2, [r3, #4]
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	605a      	str	r2, [r3, #4]
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	685a      	ldr	r2, [r3, #4]
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	3308      	adds	r3, #8
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d104      	bne.n	800d0f4 <vTaskSwitchContext+0xdc>
 800d0ea:	693b      	ldr	r3, [r7, #16]
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	685a      	ldr	r2, [r3, #4]
 800d0f0:	693b      	ldr	r3, [r7, #16]
 800d0f2:	605a      	str	r2, [r3, #4]
 800d0f4:	693b      	ldr	r3, [r7, #16]
 800d0f6:	685b      	ldr	r3, [r3, #4]
 800d0f8:	68db      	ldr	r3, [r3, #12]
 800d0fa:	4a05      	ldr	r2, [pc, #20]	; (800d110 <vTaskSwitchContext+0xf8>)
 800d0fc:	6013      	str	r3, [r2, #0]
}
 800d0fe:	bf00      	nop
 800d100:	3720      	adds	r7, #32
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	20000630 	.word	0x20000630
 800d10c:	2000061c 	.word	0x2000061c
 800d110:	20000508 	.word	0x20000508
 800d114:	20000610 	.word	0x20000610
 800d118:	2000050c 	.word	0x2000050c

0800d11c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b084      	sub	sp, #16
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
 800d124:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d10b      	bne.n	800d144 <vTaskPlaceOnEventList+0x28>
 800d12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d130:	b672      	cpsid	i
 800d132:	f383 8811 	msr	BASEPRI, r3
 800d136:	f3bf 8f6f 	isb	sy
 800d13a:	f3bf 8f4f 	dsb	sy
 800d13e:	b662      	cpsie	i
 800d140:	60fb      	str	r3, [r7, #12]
 800d142:	e7fe      	b.n	800d142 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d144:	4b07      	ldr	r3, [pc, #28]	; (800d164 <vTaskPlaceOnEventList+0x48>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	3318      	adds	r3, #24
 800d14a:	4619      	mov	r1, r3
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f7fe fe28 	bl	800bda2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d152:	2101      	movs	r1, #1
 800d154:	6838      	ldr	r0, [r7, #0]
 800d156:	f000 fb9d 	bl	800d894 <prvAddCurrentTaskToDelayedList>
}
 800d15a:	bf00      	nop
 800d15c:	3710      	adds	r7, #16
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	20000508 	.word	0x20000508

0800d168 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b086      	sub	sp, #24
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	68db      	ldr	r3, [r3, #12]
 800d174:	68db      	ldr	r3, [r3, #12]
 800d176:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d10b      	bne.n	800d196 <xTaskRemoveFromEventList+0x2e>
 800d17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d182:	b672      	cpsid	i
 800d184:	f383 8811 	msr	BASEPRI, r3
 800d188:	f3bf 8f6f 	isb	sy
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	b662      	cpsie	i
 800d192:	60fb      	str	r3, [r7, #12]
 800d194:	e7fe      	b.n	800d194 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	3318      	adds	r3, #24
 800d19a:	4618      	mov	r0, r3
 800d19c:	f7fe fe3a 	bl	800be14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d1a0:	4b1d      	ldr	r3, [pc, #116]	; (800d218 <xTaskRemoveFromEventList+0xb0>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d11c      	bne.n	800d1e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	3304      	adds	r3, #4
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f7fe fe31 	bl	800be14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1b6:	2201      	movs	r2, #1
 800d1b8:	409a      	lsls	r2, r3
 800d1ba:	4b18      	ldr	r3, [pc, #96]	; (800d21c <xTaskRemoveFromEventList+0xb4>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	4a16      	ldr	r2, [pc, #88]	; (800d21c <xTaskRemoveFromEventList+0xb4>)
 800d1c2:	6013      	str	r3, [r2, #0]
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1c8:	4613      	mov	r3, r2
 800d1ca:	009b      	lsls	r3, r3, #2
 800d1cc:	4413      	add	r3, r2
 800d1ce:	009b      	lsls	r3, r3, #2
 800d1d0:	4a13      	ldr	r2, [pc, #76]	; (800d220 <xTaskRemoveFromEventList+0xb8>)
 800d1d2:	441a      	add	r2, r3
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	3304      	adds	r3, #4
 800d1d8:	4619      	mov	r1, r3
 800d1da:	4610      	mov	r0, r2
 800d1dc:	f7fe fdbd 	bl	800bd5a <vListInsertEnd>
 800d1e0:	e005      	b.n	800d1ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	3318      	adds	r3, #24
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	480e      	ldr	r0, [pc, #56]	; (800d224 <xTaskRemoveFromEventList+0xbc>)
 800d1ea:	f7fe fdb6 	bl	800bd5a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1f2:	4b0d      	ldr	r3, [pc, #52]	; (800d228 <xTaskRemoveFromEventList+0xc0>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d905      	bls.n	800d208 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d200:	4b0a      	ldr	r3, [pc, #40]	; (800d22c <xTaskRemoveFromEventList+0xc4>)
 800d202:	2201      	movs	r2, #1
 800d204:	601a      	str	r2, [r3, #0]
 800d206:	e001      	b.n	800d20c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d208:	2300      	movs	r3, #0
 800d20a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d20c:	697b      	ldr	r3, [r7, #20]
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3718      	adds	r7, #24
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}
 800d216:	bf00      	nop
 800d218:	20000630 	.word	0x20000630
 800d21c:	20000610 	.word	0x20000610
 800d220:	2000050c 	.word	0x2000050c
 800d224:	200005c8 	.word	0x200005c8
 800d228:	20000508 	.word	0x20000508
 800d22c:	2000061c 	.word	0x2000061c

0800d230 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d238:	4b06      	ldr	r3, [pc, #24]	; (800d254 <vTaskInternalSetTimeOutState+0x24>)
 800d23a:	681a      	ldr	r2, [r3, #0]
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d240:	4b05      	ldr	r3, [pc, #20]	; (800d258 <vTaskInternalSetTimeOutState+0x28>)
 800d242:	681a      	ldr	r2, [r3, #0]
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	605a      	str	r2, [r3, #4]
}
 800d248:	bf00      	nop
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr
 800d254:	20000620 	.word	0x20000620
 800d258:	2000060c 	.word	0x2000060c

0800d25c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b088      	sub	sp, #32
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
 800d264:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d10b      	bne.n	800d284 <xTaskCheckForTimeOut+0x28>
 800d26c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d270:	b672      	cpsid	i
 800d272:	f383 8811 	msr	BASEPRI, r3
 800d276:	f3bf 8f6f 	isb	sy
 800d27a:	f3bf 8f4f 	dsb	sy
 800d27e:	b662      	cpsie	i
 800d280:	613b      	str	r3, [r7, #16]
 800d282:	e7fe      	b.n	800d282 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d10b      	bne.n	800d2a2 <xTaskCheckForTimeOut+0x46>
 800d28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d28e:	b672      	cpsid	i
 800d290:	f383 8811 	msr	BASEPRI, r3
 800d294:	f3bf 8f6f 	isb	sy
 800d298:	f3bf 8f4f 	dsb	sy
 800d29c:	b662      	cpsie	i
 800d29e:	60fb      	str	r3, [r7, #12]
 800d2a0:	e7fe      	b.n	800d2a0 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800d2a2:	f000 fc69 	bl	800db78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d2a6:	4b1d      	ldr	r3, [pc, #116]	; (800d31c <xTaskCheckForTimeOut+0xc0>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	685b      	ldr	r3, [r3, #4]
 800d2b0:	69ba      	ldr	r2, [r7, #24]
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2be:	d102      	bne.n	800d2c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	61fb      	str	r3, [r7, #28]
 800d2c4:	e023      	b.n	800d30e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681a      	ldr	r2, [r3, #0]
 800d2ca:	4b15      	ldr	r3, [pc, #84]	; (800d320 <xTaskCheckForTimeOut+0xc4>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d007      	beq.n	800d2e2 <xTaskCheckForTimeOut+0x86>
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	685b      	ldr	r3, [r3, #4]
 800d2d6:	69ba      	ldr	r2, [r7, #24]
 800d2d8:	429a      	cmp	r2, r3
 800d2da:	d302      	bcc.n	800d2e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d2dc:	2301      	movs	r3, #1
 800d2de:	61fb      	str	r3, [r7, #28]
 800d2e0:	e015      	b.n	800d30e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	697a      	ldr	r2, [r7, #20]
 800d2e8:	429a      	cmp	r2, r3
 800d2ea:	d20b      	bcs.n	800d304 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	681a      	ldr	r2, [r3, #0]
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	1ad2      	subs	r2, r2, r3
 800d2f4:	683b      	ldr	r3, [r7, #0]
 800d2f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f7ff ff99 	bl	800d230 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d2fe:	2300      	movs	r3, #0
 800d300:	61fb      	str	r3, [r7, #28]
 800d302:	e004      	b.n	800d30e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	2200      	movs	r2, #0
 800d308:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d30a:	2301      	movs	r3, #1
 800d30c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d30e:	f000 fc65 	bl	800dbdc <vPortExitCritical>

	return xReturn;
 800d312:	69fb      	ldr	r3, [r7, #28]
}
 800d314:	4618      	mov	r0, r3
 800d316:	3720      	adds	r7, #32
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}
 800d31c:	2000060c 	.word	0x2000060c
 800d320:	20000620 	.word	0x20000620

0800d324 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d324:	b480      	push	{r7}
 800d326:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d328:	4b03      	ldr	r3, [pc, #12]	; (800d338 <vTaskMissedYield+0x14>)
 800d32a:	2201      	movs	r2, #1
 800d32c:	601a      	str	r2, [r3, #0]
}
 800d32e:	bf00      	nop
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr
 800d338:	2000061c 	.word	0x2000061c

0800d33c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d344:	f000 f854 	bl	800d3f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d348:	4b07      	ldr	r3, [pc, #28]	; (800d368 <prvIdleTask+0x2c>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	d907      	bls.n	800d360 <prvIdleTask+0x24>
			{
				taskYIELD();
 800d350:	4b06      	ldr	r3, [pc, #24]	; (800d36c <prvIdleTask+0x30>)
 800d352:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d356:	601a      	str	r2, [r3, #0]
 800d358:	f3bf 8f4f 	dsb	sy
 800d35c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800d360:	f7f3 f926 	bl	80005b0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800d364:	e7ee      	b.n	800d344 <prvIdleTask+0x8>
 800d366:	bf00      	nop
 800d368:	2000050c 	.word	0x2000050c
 800d36c:	e000ed04 	.word	0xe000ed04

0800d370 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b082      	sub	sp, #8
 800d374:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d376:	2300      	movs	r3, #0
 800d378:	607b      	str	r3, [r7, #4]
 800d37a:	e00c      	b.n	800d396 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d37c:	687a      	ldr	r2, [r7, #4]
 800d37e:	4613      	mov	r3, r2
 800d380:	009b      	lsls	r3, r3, #2
 800d382:	4413      	add	r3, r2
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	4a12      	ldr	r2, [pc, #72]	; (800d3d0 <prvInitialiseTaskLists+0x60>)
 800d388:	4413      	add	r3, r2
 800d38a:	4618      	mov	r0, r3
 800d38c:	f7fe fcb8 	bl	800bd00 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	3301      	adds	r3, #1
 800d394:	607b      	str	r3, [r7, #4]
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	2b06      	cmp	r3, #6
 800d39a:	d9ef      	bls.n	800d37c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d39c:	480d      	ldr	r0, [pc, #52]	; (800d3d4 <prvInitialiseTaskLists+0x64>)
 800d39e:	f7fe fcaf 	bl	800bd00 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d3a2:	480d      	ldr	r0, [pc, #52]	; (800d3d8 <prvInitialiseTaskLists+0x68>)
 800d3a4:	f7fe fcac 	bl	800bd00 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d3a8:	480c      	ldr	r0, [pc, #48]	; (800d3dc <prvInitialiseTaskLists+0x6c>)
 800d3aa:	f7fe fca9 	bl	800bd00 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d3ae:	480c      	ldr	r0, [pc, #48]	; (800d3e0 <prvInitialiseTaskLists+0x70>)
 800d3b0:	f7fe fca6 	bl	800bd00 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d3b4:	480b      	ldr	r0, [pc, #44]	; (800d3e4 <prvInitialiseTaskLists+0x74>)
 800d3b6:	f7fe fca3 	bl	800bd00 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d3ba:	4b0b      	ldr	r3, [pc, #44]	; (800d3e8 <prvInitialiseTaskLists+0x78>)
 800d3bc:	4a05      	ldr	r2, [pc, #20]	; (800d3d4 <prvInitialiseTaskLists+0x64>)
 800d3be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d3c0:	4b0a      	ldr	r3, [pc, #40]	; (800d3ec <prvInitialiseTaskLists+0x7c>)
 800d3c2:	4a05      	ldr	r2, [pc, #20]	; (800d3d8 <prvInitialiseTaskLists+0x68>)
 800d3c4:	601a      	str	r2, [r3, #0]
}
 800d3c6:	bf00      	nop
 800d3c8:	3708      	adds	r7, #8
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}
 800d3ce:	bf00      	nop
 800d3d0:	2000050c 	.word	0x2000050c
 800d3d4:	20000598 	.word	0x20000598
 800d3d8:	200005ac 	.word	0x200005ac
 800d3dc:	200005c8 	.word	0x200005c8
 800d3e0:	200005dc 	.word	0x200005dc
 800d3e4:	200005f4 	.word	0x200005f4
 800d3e8:	200005c0 	.word	0x200005c0
 800d3ec:	200005c4 	.word	0x200005c4

0800d3f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b082      	sub	sp, #8
 800d3f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d3f6:	e019      	b.n	800d42c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d3f8:	f000 fbbe 	bl	800db78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3fc:	4b0f      	ldr	r3, [pc, #60]	; (800d43c <prvCheckTasksWaitingTermination+0x4c>)
 800d3fe:	68db      	ldr	r3, [r3, #12]
 800d400:	68db      	ldr	r3, [r3, #12]
 800d402:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	3304      	adds	r3, #4
 800d408:	4618      	mov	r0, r3
 800d40a:	f7fe fd03 	bl	800be14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d40e:	4b0c      	ldr	r3, [pc, #48]	; (800d440 <prvCheckTasksWaitingTermination+0x50>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	3b01      	subs	r3, #1
 800d414:	4a0a      	ldr	r2, [pc, #40]	; (800d440 <prvCheckTasksWaitingTermination+0x50>)
 800d416:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d418:	4b0a      	ldr	r3, [pc, #40]	; (800d444 <prvCheckTasksWaitingTermination+0x54>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	3b01      	subs	r3, #1
 800d41e:	4a09      	ldr	r2, [pc, #36]	; (800d444 <prvCheckTasksWaitingTermination+0x54>)
 800d420:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d422:	f000 fbdb 	bl	800dbdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f000 f80e 	bl	800d448 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d42c:	4b05      	ldr	r3, [pc, #20]	; (800d444 <prvCheckTasksWaitingTermination+0x54>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d1e1      	bne.n	800d3f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d434:	bf00      	nop
 800d436:	3708      	adds	r7, #8
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	200005dc 	.word	0x200005dc
 800d440:	20000608 	.word	0x20000608
 800d444:	200005f0 	.word	0x200005f0

0800d448 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800d456:	2b00      	cmp	r3, #0
 800d458:	d108      	bne.n	800d46c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d45e:	4618      	mov	r0, r3
 800d460:	f000 fd36 	bl	800ded0 <vPortFree>
				vPortFree( pxTCB );
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f000 fd33 	bl	800ded0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d46a:	e019      	b.n	800d4a0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800d472:	2b01      	cmp	r3, #1
 800d474:	d103      	bne.n	800d47e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f000 fd2a 	bl	800ded0 <vPortFree>
	}
 800d47c:	e010      	b.n	800d4a0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800d484:	2b02      	cmp	r3, #2
 800d486:	d00b      	beq.n	800d4a0 <prvDeleteTCB+0x58>
 800d488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d48c:	b672      	cpsid	i
 800d48e:	f383 8811 	msr	BASEPRI, r3
 800d492:	f3bf 8f6f 	isb	sy
 800d496:	f3bf 8f4f 	dsb	sy
 800d49a:	b662      	cpsie	i
 800d49c:	60fb      	str	r3, [r7, #12]
 800d49e:	e7fe      	b.n	800d49e <prvDeleteTCB+0x56>
	}
 800d4a0:	bf00      	nop
 800d4a2:	3710      	adds	r7, #16
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bd80      	pop	{r7, pc}

0800d4a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b083      	sub	sp, #12
 800d4ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d4ae:	4b0c      	ldr	r3, [pc, #48]	; (800d4e0 <prvResetNextTaskUnblockTime+0x38>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d104      	bne.n	800d4c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d4b8:	4b0a      	ldr	r3, [pc, #40]	; (800d4e4 <prvResetNextTaskUnblockTime+0x3c>)
 800d4ba:	f04f 32ff 	mov.w	r2, #4294967295
 800d4be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d4c0:	e008      	b.n	800d4d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4c2:	4b07      	ldr	r3, [pc, #28]	; (800d4e0 <prvResetNextTaskUnblockTime+0x38>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	68db      	ldr	r3, [r3, #12]
 800d4c8:	68db      	ldr	r3, [r3, #12]
 800d4ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	4a04      	ldr	r2, [pc, #16]	; (800d4e4 <prvResetNextTaskUnblockTime+0x3c>)
 800d4d2:	6013      	str	r3, [r2, #0]
}
 800d4d4:	bf00      	nop
 800d4d6:	370c      	adds	r7, #12
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr
 800d4e0:	200005c0 	.word	0x200005c0
 800d4e4:	20000628 	.word	0x20000628

0800d4e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d4e8:	b480      	push	{r7}
 800d4ea:	b083      	sub	sp, #12
 800d4ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d4ee:	4b0b      	ldr	r3, [pc, #44]	; (800d51c <xTaskGetSchedulerState+0x34>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d102      	bne.n	800d4fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	607b      	str	r3, [r7, #4]
 800d4fa:	e008      	b.n	800d50e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4fc:	4b08      	ldr	r3, [pc, #32]	; (800d520 <xTaskGetSchedulerState+0x38>)
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d102      	bne.n	800d50a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d504:	2302      	movs	r3, #2
 800d506:	607b      	str	r3, [r7, #4]
 800d508:	e001      	b.n	800d50e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d50a:	2300      	movs	r3, #0
 800d50c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d50e:	687b      	ldr	r3, [r7, #4]
	}
 800d510:	4618      	mov	r0, r3
 800d512:	370c      	adds	r7, #12
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr
 800d51c:	20000614 	.word	0x20000614
 800d520:	20000630 	.word	0x20000630

0800d524 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d524:	b580      	push	{r7, lr}
 800d526:	b084      	sub	sp, #16
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d530:	2300      	movs	r3, #0
 800d532:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d069      	beq.n	800d60e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d53a:	68bb      	ldr	r3, [r7, #8]
 800d53c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d53e:	4b36      	ldr	r3, [pc, #216]	; (800d618 <xTaskPriorityInherit+0xf4>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d544:	429a      	cmp	r2, r3
 800d546:	d259      	bcs.n	800d5fc <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	699b      	ldr	r3, [r3, #24]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	db06      	blt.n	800d55e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d550:	4b31      	ldr	r3, [pc, #196]	; (800d618 <xTaskPriorityInherit+0xf4>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d556:	f1c3 0207 	rsb	r2, r3, #7
 800d55a:	68bb      	ldr	r3, [r7, #8]
 800d55c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d55e:	68bb      	ldr	r3, [r7, #8]
 800d560:	6959      	ldr	r1, [r3, #20]
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d566:	4613      	mov	r3, r2
 800d568:	009b      	lsls	r3, r3, #2
 800d56a:	4413      	add	r3, r2
 800d56c:	009b      	lsls	r3, r3, #2
 800d56e:	4a2b      	ldr	r2, [pc, #172]	; (800d61c <xTaskPriorityInherit+0xf8>)
 800d570:	4413      	add	r3, r2
 800d572:	4299      	cmp	r1, r3
 800d574:	d13a      	bne.n	800d5ec <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	3304      	adds	r3, #4
 800d57a:	4618      	mov	r0, r3
 800d57c:	f7fe fc4a 	bl	800be14 <uxListRemove>
 800d580:	4603      	mov	r3, r0
 800d582:	2b00      	cmp	r3, #0
 800d584:	d115      	bne.n	800d5b2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d586:	68bb      	ldr	r3, [r7, #8]
 800d588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d58a:	4924      	ldr	r1, [pc, #144]	; (800d61c <xTaskPriorityInherit+0xf8>)
 800d58c:	4613      	mov	r3, r2
 800d58e:	009b      	lsls	r3, r3, #2
 800d590:	4413      	add	r3, r2
 800d592:	009b      	lsls	r3, r3, #2
 800d594:	440b      	add	r3, r1
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d10a      	bne.n	800d5b2 <xTaskPriorityInherit+0x8e>
 800d59c:	68bb      	ldr	r3, [r7, #8]
 800d59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d5a6:	43da      	mvns	r2, r3
 800d5a8:	4b1d      	ldr	r3, [pc, #116]	; (800d620 <xTaskPriorityInherit+0xfc>)
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	4013      	ands	r3, r2
 800d5ae:	4a1c      	ldr	r2, [pc, #112]	; (800d620 <xTaskPriorityInherit+0xfc>)
 800d5b0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d5b2:	4b19      	ldr	r3, [pc, #100]	; (800d618 <xTaskPriorityInherit+0xf4>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	409a      	lsls	r2, r3
 800d5c4:	4b16      	ldr	r3, [pc, #88]	; (800d620 <xTaskPriorityInherit+0xfc>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4313      	orrs	r3, r2
 800d5ca:	4a15      	ldr	r2, [pc, #84]	; (800d620 <xTaskPriorityInherit+0xfc>)
 800d5cc:	6013      	str	r3, [r2, #0]
 800d5ce:	68bb      	ldr	r3, [r7, #8]
 800d5d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5d2:	4613      	mov	r3, r2
 800d5d4:	009b      	lsls	r3, r3, #2
 800d5d6:	4413      	add	r3, r2
 800d5d8:	009b      	lsls	r3, r3, #2
 800d5da:	4a10      	ldr	r2, [pc, #64]	; (800d61c <xTaskPriorityInherit+0xf8>)
 800d5dc:	441a      	add	r2, r3
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	3304      	adds	r3, #4
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	4610      	mov	r0, r2
 800d5e6:	f7fe fbb8 	bl	800bd5a <vListInsertEnd>
 800d5ea:	e004      	b.n	800d5f6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d5ec:	4b0a      	ldr	r3, [pc, #40]	; (800d618 <xTaskPriorityInherit+0xf4>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	60fb      	str	r3, [r7, #12]
 800d5fa:	e008      	b.n	800d60e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d600:	4b05      	ldr	r3, [pc, #20]	; (800d618 <xTaskPriorityInherit+0xf4>)
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d606:	429a      	cmp	r2, r3
 800d608:	d201      	bcs.n	800d60e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d60a:	2301      	movs	r3, #1
 800d60c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d60e:	68fb      	ldr	r3, [r7, #12]
	}
 800d610:	4618      	mov	r0, r3
 800d612:	3710      	adds	r7, #16
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}
 800d618:	20000508 	.word	0x20000508
 800d61c:	2000050c 	.word	0x2000050c
 800d620:	20000610 	.word	0x20000610

0800d624 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d624:	b580      	push	{r7, lr}
 800d626:	b086      	sub	sp, #24
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d630:	2300      	movs	r3, #0
 800d632:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d070      	beq.n	800d71c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d63a:	4b3b      	ldr	r3, [pc, #236]	; (800d728 <xTaskPriorityDisinherit+0x104>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	693a      	ldr	r2, [r7, #16]
 800d640:	429a      	cmp	r2, r3
 800d642:	d00b      	beq.n	800d65c <xTaskPriorityDisinherit+0x38>
 800d644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d648:	b672      	cpsid	i
 800d64a:	f383 8811 	msr	BASEPRI, r3
 800d64e:	f3bf 8f6f 	isb	sy
 800d652:	f3bf 8f4f 	dsb	sy
 800d656:	b662      	cpsie	i
 800d658:	60fb      	str	r3, [r7, #12]
 800d65a:	e7fe      	b.n	800d65a <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800d65c:	693b      	ldr	r3, [r7, #16]
 800d65e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d660:	2b00      	cmp	r3, #0
 800d662:	d10b      	bne.n	800d67c <xTaskPriorityDisinherit+0x58>
 800d664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d668:	b672      	cpsid	i
 800d66a:	f383 8811 	msr	BASEPRI, r3
 800d66e:	f3bf 8f6f 	isb	sy
 800d672:	f3bf 8f4f 	dsb	sy
 800d676:	b662      	cpsie	i
 800d678:	60bb      	str	r3, [r7, #8]
 800d67a:	e7fe      	b.n	800d67a <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800d67c:	693b      	ldr	r3, [r7, #16]
 800d67e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d680:	1e5a      	subs	r2, r3, #1
 800d682:	693b      	ldr	r3, [r7, #16]
 800d684:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d686:	693b      	ldr	r3, [r7, #16]
 800d688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d68a:	693b      	ldr	r3, [r7, #16]
 800d68c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d68e:	429a      	cmp	r2, r3
 800d690:	d044      	beq.n	800d71c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d692:	693b      	ldr	r3, [r7, #16]
 800d694:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d696:	2b00      	cmp	r3, #0
 800d698:	d140      	bne.n	800d71c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	3304      	adds	r3, #4
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f7fe fbb8 	bl	800be14 <uxListRemove>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d115      	bne.n	800d6d6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d6aa:	693b      	ldr	r3, [r7, #16]
 800d6ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6ae:	491f      	ldr	r1, [pc, #124]	; (800d72c <xTaskPriorityDisinherit+0x108>)
 800d6b0:	4613      	mov	r3, r2
 800d6b2:	009b      	lsls	r3, r3, #2
 800d6b4:	4413      	add	r3, r2
 800d6b6:	009b      	lsls	r3, r3, #2
 800d6b8:	440b      	add	r3, r1
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d10a      	bne.n	800d6d6 <xTaskPriorityDisinherit+0xb2>
 800d6c0:	693b      	ldr	r3, [r7, #16]
 800d6c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6c4:	2201      	movs	r2, #1
 800d6c6:	fa02 f303 	lsl.w	r3, r2, r3
 800d6ca:	43da      	mvns	r2, r3
 800d6cc:	4b18      	ldr	r3, [pc, #96]	; (800d730 <xTaskPriorityDisinherit+0x10c>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4013      	ands	r3, r2
 800d6d2:	4a17      	ldr	r2, [pc, #92]	; (800d730 <xTaskPriorityDisinherit+0x10c>)
 800d6d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6e2:	f1c3 0207 	rsb	r2, r3, #7
 800d6e6:	693b      	ldr	r3, [r7, #16]
 800d6e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d6ea:	693b      	ldr	r3, [r7, #16]
 800d6ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	409a      	lsls	r2, r3
 800d6f2:	4b0f      	ldr	r3, [pc, #60]	; (800d730 <xTaskPriorityDisinherit+0x10c>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4313      	orrs	r3, r2
 800d6f8:	4a0d      	ldr	r2, [pc, #52]	; (800d730 <xTaskPriorityDisinherit+0x10c>)
 800d6fa:	6013      	str	r3, [r2, #0]
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d700:	4613      	mov	r3, r2
 800d702:	009b      	lsls	r3, r3, #2
 800d704:	4413      	add	r3, r2
 800d706:	009b      	lsls	r3, r3, #2
 800d708:	4a08      	ldr	r2, [pc, #32]	; (800d72c <xTaskPriorityDisinherit+0x108>)
 800d70a:	441a      	add	r2, r3
 800d70c:	693b      	ldr	r3, [r7, #16]
 800d70e:	3304      	adds	r3, #4
 800d710:	4619      	mov	r1, r3
 800d712:	4610      	mov	r0, r2
 800d714:	f7fe fb21 	bl	800bd5a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d718:	2301      	movs	r3, #1
 800d71a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d71c:	697b      	ldr	r3, [r7, #20]
	}
 800d71e:	4618      	mov	r0, r3
 800d720:	3718      	adds	r7, #24
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}
 800d726:	bf00      	nop
 800d728:	20000508 	.word	0x20000508
 800d72c:	2000050c 	.word	0x2000050c
 800d730:	20000610 	.word	0x20000610

0800d734 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d734:	b580      	push	{r7, lr}
 800d736:	b088      	sub	sp, #32
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d742:	2301      	movs	r3, #1
 800d744:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	f000 8085 	beq.w	800d858 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d74e:	69bb      	ldr	r3, [r7, #24]
 800d750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d752:	2b00      	cmp	r3, #0
 800d754:	d10b      	bne.n	800d76e <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800d756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d75a:	b672      	cpsid	i
 800d75c:	f383 8811 	msr	BASEPRI, r3
 800d760:	f3bf 8f6f 	isb	sy
 800d764:	f3bf 8f4f 	dsb	sy
 800d768:	b662      	cpsie	i
 800d76a:	60fb      	str	r3, [r7, #12]
 800d76c:	e7fe      	b.n	800d76c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d76e:	69bb      	ldr	r3, [r7, #24]
 800d770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d772:	683a      	ldr	r2, [r7, #0]
 800d774:	429a      	cmp	r2, r3
 800d776:	d902      	bls.n	800d77e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	61fb      	str	r3, [r7, #28]
 800d77c:	e002      	b.n	800d784 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d782:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d784:	69bb      	ldr	r3, [r7, #24]
 800d786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d788:	69fa      	ldr	r2, [r7, #28]
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d064      	beq.n	800d858 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d78e:	69bb      	ldr	r3, [r7, #24]
 800d790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d792:	697a      	ldr	r2, [r7, #20]
 800d794:	429a      	cmp	r2, r3
 800d796:	d15f      	bne.n	800d858 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d798:	4b31      	ldr	r3, [pc, #196]	; (800d860 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	69ba      	ldr	r2, [r7, #24]
 800d79e:	429a      	cmp	r2, r3
 800d7a0:	d10b      	bne.n	800d7ba <vTaskPriorityDisinheritAfterTimeout+0x86>
 800d7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a6:	b672      	cpsid	i
 800d7a8:	f383 8811 	msr	BASEPRI, r3
 800d7ac:	f3bf 8f6f 	isb	sy
 800d7b0:	f3bf 8f4f 	dsb	sy
 800d7b4:	b662      	cpsie	i
 800d7b6:	60bb      	str	r3, [r7, #8]
 800d7b8:	e7fe      	b.n	800d7b8 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d7ba:	69bb      	ldr	r3, [r7, #24]
 800d7bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7be:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d7c0:	69bb      	ldr	r3, [r7, #24]
 800d7c2:	69fa      	ldr	r2, [r7, #28]
 800d7c4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d7c6:	69bb      	ldr	r3, [r7, #24]
 800d7c8:	699b      	ldr	r3, [r3, #24]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	db04      	blt.n	800d7d8 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7ce:	69fb      	ldr	r3, [r7, #28]
 800d7d0:	f1c3 0207 	rsb	r2, r3, #7
 800d7d4:	69bb      	ldr	r3, [r7, #24]
 800d7d6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d7d8:	69bb      	ldr	r3, [r7, #24]
 800d7da:	6959      	ldr	r1, [r3, #20]
 800d7dc:	693a      	ldr	r2, [r7, #16]
 800d7de:	4613      	mov	r3, r2
 800d7e0:	009b      	lsls	r3, r3, #2
 800d7e2:	4413      	add	r3, r2
 800d7e4:	009b      	lsls	r3, r3, #2
 800d7e6:	4a1f      	ldr	r2, [pc, #124]	; (800d864 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d7e8:	4413      	add	r3, r2
 800d7ea:	4299      	cmp	r1, r3
 800d7ec:	d134      	bne.n	800d858 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d7ee:	69bb      	ldr	r3, [r7, #24]
 800d7f0:	3304      	adds	r3, #4
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f7fe fb0e 	bl	800be14 <uxListRemove>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d115      	bne.n	800d82a <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d7fe:	69bb      	ldr	r3, [r7, #24]
 800d800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d802:	4918      	ldr	r1, [pc, #96]	; (800d864 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d804:	4613      	mov	r3, r2
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	4413      	add	r3, r2
 800d80a:	009b      	lsls	r3, r3, #2
 800d80c:	440b      	add	r3, r1
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d10a      	bne.n	800d82a <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800d814:	69bb      	ldr	r3, [r7, #24]
 800d816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d818:	2201      	movs	r2, #1
 800d81a:	fa02 f303 	lsl.w	r3, r2, r3
 800d81e:	43da      	mvns	r2, r3
 800d820:	4b11      	ldr	r3, [pc, #68]	; (800d868 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4013      	ands	r3, r2
 800d826:	4a10      	ldr	r2, [pc, #64]	; (800d868 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d828:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d82a:	69bb      	ldr	r3, [r7, #24]
 800d82c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d82e:	2201      	movs	r2, #1
 800d830:	409a      	lsls	r2, r3
 800d832:	4b0d      	ldr	r3, [pc, #52]	; (800d868 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	4313      	orrs	r3, r2
 800d838:	4a0b      	ldr	r2, [pc, #44]	; (800d868 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d83a:	6013      	str	r3, [r2, #0]
 800d83c:	69bb      	ldr	r3, [r7, #24]
 800d83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d840:	4613      	mov	r3, r2
 800d842:	009b      	lsls	r3, r3, #2
 800d844:	4413      	add	r3, r2
 800d846:	009b      	lsls	r3, r3, #2
 800d848:	4a06      	ldr	r2, [pc, #24]	; (800d864 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d84a:	441a      	add	r2, r3
 800d84c:	69bb      	ldr	r3, [r7, #24]
 800d84e:	3304      	adds	r3, #4
 800d850:	4619      	mov	r1, r3
 800d852:	4610      	mov	r0, r2
 800d854:	f7fe fa81 	bl	800bd5a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d858:	bf00      	nop
 800d85a:	3720      	adds	r7, #32
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bd80      	pop	{r7, pc}
 800d860:	20000508 	.word	0x20000508
 800d864:	2000050c 	.word	0x2000050c
 800d868:	20000610 	.word	0x20000610

0800d86c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d86c:	b480      	push	{r7}
 800d86e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d870:	4b07      	ldr	r3, [pc, #28]	; (800d890 <pvTaskIncrementMutexHeldCount+0x24>)
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d004      	beq.n	800d882 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d878:	4b05      	ldr	r3, [pc, #20]	; (800d890 <pvTaskIncrementMutexHeldCount+0x24>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d87e:	3201      	adds	r2, #1
 800d880:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d882:	4b03      	ldr	r3, [pc, #12]	; (800d890 <pvTaskIncrementMutexHeldCount+0x24>)
 800d884:	681b      	ldr	r3, [r3, #0]
	}
 800d886:	4618      	mov	r0, r3
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	20000508 	.word	0x20000508

0800d894 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d89e:	4b29      	ldr	r3, [pc, #164]	; (800d944 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d8a4:	4b28      	ldr	r3, [pc, #160]	; (800d948 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	3304      	adds	r3, #4
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f7fe fab2 	bl	800be14 <uxListRemove>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d10b      	bne.n	800d8ce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d8b6:	4b24      	ldr	r3, [pc, #144]	; (800d948 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8bc:	2201      	movs	r2, #1
 800d8be:	fa02 f303 	lsl.w	r3, r2, r3
 800d8c2:	43da      	mvns	r2, r3
 800d8c4:	4b21      	ldr	r3, [pc, #132]	; (800d94c <prvAddCurrentTaskToDelayedList+0xb8>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	4013      	ands	r3, r2
 800d8ca:	4a20      	ldr	r2, [pc, #128]	; (800d94c <prvAddCurrentTaskToDelayedList+0xb8>)
 800d8cc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8d4:	d10a      	bne.n	800d8ec <prvAddCurrentTaskToDelayedList+0x58>
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d007      	beq.n	800d8ec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d8dc:	4b1a      	ldr	r3, [pc, #104]	; (800d948 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	3304      	adds	r3, #4
 800d8e2:	4619      	mov	r1, r3
 800d8e4:	481a      	ldr	r0, [pc, #104]	; (800d950 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d8e6:	f7fe fa38 	bl	800bd5a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d8ea:	e026      	b.n	800d93a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d8ec:	68fa      	ldr	r2, [r7, #12]
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d8f4:	4b14      	ldr	r3, [pc, #80]	; (800d948 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68ba      	ldr	r2, [r7, #8]
 800d8fa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d8fc:	68ba      	ldr	r2, [r7, #8]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	429a      	cmp	r2, r3
 800d902:	d209      	bcs.n	800d918 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d904:	4b13      	ldr	r3, [pc, #76]	; (800d954 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d906:	681a      	ldr	r2, [r3, #0]
 800d908:	4b0f      	ldr	r3, [pc, #60]	; (800d948 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	3304      	adds	r3, #4
 800d90e:	4619      	mov	r1, r3
 800d910:	4610      	mov	r0, r2
 800d912:	f7fe fa46 	bl	800bda2 <vListInsert>
}
 800d916:	e010      	b.n	800d93a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d918:	4b0f      	ldr	r3, [pc, #60]	; (800d958 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d91a:	681a      	ldr	r2, [r3, #0]
 800d91c:	4b0a      	ldr	r3, [pc, #40]	; (800d948 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	3304      	adds	r3, #4
 800d922:	4619      	mov	r1, r3
 800d924:	4610      	mov	r0, r2
 800d926:	f7fe fa3c 	bl	800bda2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d92a:	4b0c      	ldr	r3, [pc, #48]	; (800d95c <prvAddCurrentTaskToDelayedList+0xc8>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	68ba      	ldr	r2, [r7, #8]
 800d930:	429a      	cmp	r2, r3
 800d932:	d202      	bcs.n	800d93a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d934:	4a09      	ldr	r2, [pc, #36]	; (800d95c <prvAddCurrentTaskToDelayedList+0xc8>)
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	6013      	str	r3, [r2, #0]
}
 800d93a:	bf00      	nop
 800d93c:	3710      	adds	r7, #16
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
 800d942:	bf00      	nop
 800d944:	2000060c 	.word	0x2000060c
 800d948:	20000508 	.word	0x20000508
 800d94c:	20000610 	.word	0x20000610
 800d950:	200005f4 	.word	0x200005f4
 800d954:	200005c4 	.word	0x200005c4
 800d958:	200005c0 	.word	0x200005c0
 800d95c:	20000628 	.word	0x20000628

0800d960 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d960:	b480      	push	{r7}
 800d962:	b085      	sub	sp, #20
 800d964:	af00      	add	r7, sp, #0
 800d966:	60f8      	str	r0, [r7, #12]
 800d968:	60b9      	str	r1, [r7, #8]
 800d96a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	3b04      	subs	r3, #4
 800d970:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d978:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	3b04      	subs	r3, #4
 800d97e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d980:	68bb      	ldr	r3, [r7, #8]
 800d982:	f023 0201 	bic.w	r2, r3, #1
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	3b04      	subs	r3, #4
 800d98e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d990:	4a0c      	ldr	r2, [pc, #48]	; (800d9c4 <pxPortInitialiseStack+0x64>)
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	3b14      	subs	r3, #20
 800d99a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d99c:	687a      	ldr	r2, [r7, #4]
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	3b04      	subs	r3, #4
 800d9a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	f06f 0202 	mvn.w	r2, #2
 800d9ae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	3b20      	subs	r3, #32
 800d9b4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr
 800d9c4:	0800d9c9 	.word	0x0800d9c9

0800d9c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d9c8:	b480      	push	{r7}
 800d9ca:	b085      	sub	sp, #20
 800d9cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d9d2:	4b13      	ldr	r3, [pc, #76]	; (800da20 <prvTaskExitError+0x58>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9da:	d00b      	beq.n	800d9f4 <prvTaskExitError+0x2c>
 800d9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9e0:	b672      	cpsid	i
 800d9e2:	f383 8811 	msr	BASEPRI, r3
 800d9e6:	f3bf 8f6f 	isb	sy
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	b662      	cpsie	i
 800d9f0:	60fb      	str	r3, [r7, #12]
 800d9f2:	e7fe      	b.n	800d9f2 <prvTaskExitError+0x2a>
 800d9f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9f8:	b672      	cpsid	i
 800d9fa:	f383 8811 	msr	BASEPRI, r3
 800d9fe:	f3bf 8f6f 	isb	sy
 800da02:	f3bf 8f4f 	dsb	sy
 800da06:	b662      	cpsie	i
 800da08:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800da0a:	bf00      	nop
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d0fc      	beq.n	800da0c <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800da12:	bf00      	nop
 800da14:	3714      	adds	r7, #20
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop
 800da20:	20000058 	.word	0x20000058
	...

0800da30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800da30:	4b07      	ldr	r3, [pc, #28]	; (800da50 <pxCurrentTCBConst2>)
 800da32:	6819      	ldr	r1, [r3, #0]
 800da34:	6808      	ldr	r0, [r1, #0]
 800da36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da3a:	f380 8809 	msr	PSP, r0
 800da3e:	f3bf 8f6f 	isb	sy
 800da42:	f04f 0000 	mov.w	r0, #0
 800da46:	f380 8811 	msr	BASEPRI, r0
 800da4a:	4770      	bx	lr
 800da4c:	f3af 8000 	nop.w

0800da50 <pxCurrentTCBConst2>:
 800da50:	20000508 	.word	0x20000508
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800da54:	bf00      	nop
 800da56:	bf00      	nop

0800da58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800da58:	4808      	ldr	r0, [pc, #32]	; (800da7c <prvPortStartFirstTask+0x24>)
 800da5a:	6800      	ldr	r0, [r0, #0]
 800da5c:	6800      	ldr	r0, [r0, #0]
 800da5e:	f380 8808 	msr	MSP, r0
 800da62:	f04f 0000 	mov.w	r0, #0
 800da66:	f380 8814 	msr	CONTROL, r0
 800da6a:	b662      	cpsie	i
 800da6c:	b661      	cpsie	f
 800da6e:	f3bf 8f4f 	dsb	sy
 800da72:	f3bf 8f6f 	isb	sy
 800da76:	df00      	svc	0
 800da78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800da7a:	bf00      	nop
 800da7c:	e000ed08 	.word	0xe000ed08

0800da80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b084      	sub	sp, #16
 800da84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800da86:	4b36      	ldr	r3, [pc, #216]	; (800db60 <xPortStartScheduler+0xe0>)
 800da88:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	b2db      	uxtb	r3, r3
 800da90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	22ff      	movs	r2, #255	; 0xff
 800da96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800daa0:	78fb      	ldrb	r3, [r7, #3]
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800daa8:	b2da      	uxtb	r2, r3
 800daaa:	4b2e      	ldr	r3, [pc, #184]	; (800db64 <xPortStartScheduler+0xe4>)
 800daac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800daae:	4b2e      	ldr	r3, [pc, #184]	; (800db68 <xPortStartScheduler+0xe8>)
 800dab0:	2207      	movs	r2, #7
 800dab2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dab4:	e009      	b.n	800daca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800dab6:	4b2c      	ldr	r3, [pc, #176]	; (800db68 <xPortStartScheduler+0xe8>)
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	3b01      	subs	r3, #1
 800dabc:	4a2a      	ldr	r2, [pc, #168]	; (800db68 <xPortStartScheduler+0xe8>)
 800dabe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dac0:	78fb      	ldrb	r3, [r7, #3]
 800dac2:	b2db      	uxtb	r3, r3
 800dac4:	005b      	lsls	r3, r3, #1
 800dac6:	b2db      	uxtb	r3, r3
 800dac8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800daca:	78fb      	ldrb	r3, [r7, #3]
 800dacc:	b2db      	uxtb	r3, r3
 800dace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dad2:	2b80      	cmp	r3, #128	; 0x80
 800dad4:	d0ef      	beq.n	800dab6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dad6:	4b24      	ldr	r3, [pc, #144]	; (800db68 <xPortStartScheduler+0xe8>)
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	f1c3 0307 	rsb	r3, r3, #7
 800dade:	2b04      	cmp	r3, #4
 800dae0:	d00b      	beq.n	800dafa <xPortStartScheduler+0x7a>
 800dae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae6:	b672      	cpsid	i
 800dae8:	f383 8811 	msr	BASEPRI, r3
 800daec:	f3bf 8f6f 	isb	sy
 800daf0:	f3bf 8f4f 	dsb	sy
 800daf4:	b662      	cpsie	i
 800daf6:	60bb      	str	r3, [r7, #8]
 800daf8:	e7fe      	b.n	800daf8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dafa:	4b1b      	ldr	r3, [pc, #108]	; (800db68 <xPortStartScheduler+0xe8>)
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	021b      	lsls	r3, r3, #8
 800db00:	4a19      	ldr	r2, [pc, #100]	; (800db68 <xPortStartScheduler+0xe8>)
 800db02:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800db04:	4b18      	ldr	r3, [pc, #96]	; (800db68 <xPortStartScheduler+0xe8>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800db0c:	4a16      	ldr	r2, [pc, #88]	; (800db68 <xPortStartScheduler+0xe8>)
 800db0e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	b2da      	uxtb	r2, r3
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800db18:	4b14      	ldr	r3, [pc, #80]	; (800db6c <xPortStartScheduler+0xec>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a13      	ldr	r2, [pc, #76]	; (800db6c <xPortStartScheduler+0xec>)
 800db1e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800db22:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800db24:	4b11      	ldr	r3, [pc, #68]	; (800db6c <xPortStartScheduler+0xec>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4a10      	ldr	r2, [pc, #64]	; (800db6c <xPortStartScheduler+0xec>)
 800db2a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800db2e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800db30:	f000 f8d4 	bl	800dcdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800db34:	4b0e      	ldr	r3, [pc, #56]	; (800db70 <xPortStartScheduler+0xf0>)
 800db36:	2200      	movs	r2, #0
 800db38:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800db3a:	f000 f8f3 	bl	800dd24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db3e:	4b0d      	ldr	r3, [pc, #52]	; (800db74 <xPortStartScheduler+0xf4>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4a0c      	ldr	r2, [pc, #48]	; (800db74 <xPortStartScheduler+0xf4>)
 800db44:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800db48:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800db4a:	f7ff ff85 	bl	800da58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800db4e:	f7ff fa63 	bl	800d018 <vTaskSwitchContext>
	prvTaskExitError();
 800db52:	f7ff ff39 	bl	800d9c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800db56:	2300      	movs	r3, #0
}
 800db58:	4618      	mov	r0, r3
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}
 800db60:	e000e400 	.word	0xe000e400
 800db64:	20000634 	.word	0x20000634
 800db68:	20000638 	.word	0x20000638
 800db6c:	e000ed20 	.word	0xe000ed20
 800db70:	20000058 	.word	0x20000058
 800db74:	e000ef34 	.word	0xe000ef34

0800db78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800db78:	b480      	push	{r7}
 800db7a:	b083      	sub	sp, #12
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db82:	b672      	cpsid	i
 800db84:	f383 8811 	msr	BASEPRI, r3
 800db88:	f3bf 8f6f 	isb	sy
 800db8c:	f3bf 8f4f 	dsb	sy
 800db90:	b662      	cpsie	i
 800db92:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800db94:	4b0f      	ldr	r3, [pc, #60]	; (800dbd4 <vPortEnterCritical+0x5c>)
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	3301      	adds	r3, #1
 800db9a:	4a0e      	ldr	r2, [pc, #56]	; (800dbd4 <vPortEnterCritical+0x5c>)
 800db9c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800db9e:	4b0d      	ldr	r3, [pc, #52]	; (800dbd4 <vPortEnterCritical+0x5c>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	2b01      	cmp	r3, #1
 800dba4:	d110      	bne.n	800dbc8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dba6:	4b0c      	ldr	r3, [pc, #48]	; (800dbd8 <vPortEnterCritical+0x60>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00b      	beq.n	800dbc8 <vPortEnterCritical+0x50>
 800dbb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbb4:	b672      	cpsid	i
 800dbb6:	f383 8811 	msr	BASEPRI, r3
 800dbba:	f3bf 8f6f 	isb	sy
 800dbbe:	f3bf 8f4f 	dsb	sy
 800dbc2:	b662      	cpsie	i
 800dbc4:	603b      	str	r3, [r7, #0]
 800dbc6:	e7fe      	b.n	800dbc6 <vPortEnterCritical+0x4e>
	}
}
 800dbc8:	bf00      	nop
 800dbca:	370c      	adds	r7, #12
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd2:	4770      	bx	lr
 800dbd4:	20000058 	.word	0x20000058
 800dbd8:	e000ed04 	.word	0xe000ed04

0800dbdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b083      	sub	sp, #12
 800dbe0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dbe2:	4b12      	ldr	r3, [pc, #72]	; (800dc2c <vPortExitCritical+0x50>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d10b      	bne.n	800dc02 <vPortExitCritical+0x26>
 800dbea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbee:	b672      	cpsid	i
 800dbf0:	f383 8811 	msr	BASEPRI, r3
 800dbf4:	f3bf 8f6f 	isb	sy
 800dbf8:	f3bf 8f4f 	dsb	sy
 800dbfc:	b662      	cpsie	i
 800dbfe:	607b      	str	r3, [r7, #4]
 800dc00:	e7fe      	b.n	800dc00 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800dc02:	4b0a      	ldr	r3, [pc, #40]	; (800dc2c <vPortExitCritical+0x50>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	3b01      	subs	r3, #1
 800dc08:	4a08      	ldr	r2, [pc, #32]	; (800dc2c <vPortExitCritical+0x50>)
 800dc0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dc0c:	4b07      	ldr	r3, [pc, #28]	; (800dc2c <vPortExitCritical+0x50>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d104      	bne.n	800dc1e <vPortExitCritical+0x42>
 800dc14:	2300      	movs	r3, #0
 800dc16:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800dc1e:	bf00      	nop
 800dc20:	370c      	adds	r7, #12
 800dc22:	46bd      	mov	sp, r7
 800dc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc28:	4770      	bx	lr
 800dc2a:	bf00      	nop
 800dc2c:	20000058 	.word	0x20000058

0800dc30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dc30:	f3ef 8009 	mrs	r0, PSP
 800dc34:	f3bf 8f6f 	isb	sy
 800dc38:	4b15      	ldr	r3, [pc, #84]	; (800dc90 <pxCurrentTCBConst>)
 800dc3a:	681a      	ldr	r2, [r3, #0]
 800dc3c:	f01e 0f10 	tst.w	lr, #16
 800dc40:	bf08      	it	eq
 800dc42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dc46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4a:	6010      	str	r0, [r2, #0]
 800dc4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dc50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dc54:	b672      	cpsid	i
 800dc56:	f380 8811 	msr	BASEPRI, r0
 800dc5a:	f3bf 8f4f 	dsb	sy
 800dc5e:	f3bf 8f6f 	isb	sy
 800dc62:	b662      	cpsie	i
 800dc64:	f7ff f9d8 	bl	800d018 <vTaskSwitchContext>
 800dc68:	f04f 0000 	mov.w	r0, #0
 800dc6c:	f380 8811 	msr	BASEPRI, r0
 800dc70:	bc09      	pop	{r0, r3}
 800dc72:	6819      	ldr	r1, [r3, #0]
 800dc74:	6808      	ldr	r0, [r1, #0]
 800dc76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc7a:	f01e 0f10 	tst.w	lr, #16
 800dc7e:	bf08      	it	eq
 800dc80:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dc84:	f380 8809 	msr	PSP, r0
 800dc88:	f3bf 8f6f 	isb	sy
 800dc8c:	4770      	bx	lr
 800dc8e:	bf00      	nop

0800dc90 <pxCurrentTCBConst>:
 800dc90:	20000508 	.word	0x20000508
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dc94:	bf00      	nop
 800dc96:	bf00      	nop

0800dc98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b082      	sub	sp, #8
 800dc9c:	af00      	add	r7, sp, #0
	__asm volatile
 800dc9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca2:	b672      	cpsid	i
 800dca4:	f383 8811 	msr	BASEPRI, r3
 800dca8:	f3bf 8f6f 	isb	sy
 800dcac:	f3bf 8f4f 	dsb	sy
 800dcb0:	b662      	cpsie	i
 800dcb2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dcb4:	f7ff f8f6 	bl	800cea4 <xTaskIncrementTick>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d003      	beq.n	800dcc6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dcbe:	4b06      	ldr	r3, [pc, #24]	; (800dcd8 <SysTick_Handler+0x40>)
 800dcc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dcc4:	601a      	str	r2, [r3, #0]
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800dcd0:	bf00      	nop
 800dcd2:	3708      	adds	r7, #8
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	e000ed04 	.word	0xe000ed04

0800dcdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dcdc:	b480      	push	{r7}
 800dcde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dce0:	4b0b      	ldr	r3, [pc, #44]	; (800dd10 <vPortSetupTimerInterrupt+0x34>)
 800dce2:	2200      	movs	r2, #0
 800dce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dce6:	4b0b      	ldr	r3, [pc, #44]	; (800dd14 <vPortSetupTimerInterrupt+0x38>)
 800dce8:	2200      	movs	r2, #0
 800dcea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dcec:	4b0a      	ldr	r3, [pc, #40]	; (800dd18 <vPortSetupTimerInterrupt+0x3c>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a0a      	ldr	r2, [pc, #40]	; (800dd1c <vPortSetupTimerInterrupt+0x40>)
 800dcf2:	fba2 2303 	umull	r2, r3, r2, r3
 800dcf6:	099b      	lsrs	r3, r3, #6
 800dcf8:	4a09      	ldr	r2, [pc, #36]	; (800dd20 <vPortSetupTimerInterrupt+0x44>)
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dcfe:	4b04      	ldr	r3, [pc, #16]	; (800dd10 <vPortSetupTimerInterrupt+0x34>)
 800dd00:	2207      	movs	r2, #7
 800dd02:	601a      	str	r2, [r3, #0]
}
 800dd04:	bf00      	nop
 800dd06:	46bd      	mov	sp, r7
 800dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0c:	4770      	bx	lr
 800dd0e:	bf00      	nop
 800dd10:	e000e010 	.word	0xe000e010
 800dd14:	e000e018 	.word	0xe000e018
 800dd18:	2000004c 	.word	0x2000004c
 800dd1c:	10624dd3 	.word	0x10624dd3
 800dd20:	e000e014 	.word	0xe000e014

0800dd24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dd24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dd34 <vPortEnableVFP+0x10>
 800dd28:	6801      	ldr	r1, [r0, #0]
 800dd2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dd2e:	6001      	str	r1, [r0, #0]
 800dd30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dd32:	bf00      	nop
 800dd34:	e000ed88 	.word	0xe000ed88

0800dd38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b08a      	sub	sp, #40	; 0x28
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dd40:	2300      	movs	r3, #0
 800dd42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dd44:	f7fe fff2 	bl	800cd2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dd48:	4b5c      	ldr	r3, [pc, #368]	; (800debc <pvPortMalloc+0x184>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d101      	bne.n	800dd54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dd50:	f000 f91a 	bl	800df88 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dd54:	4b5a      	ldr	r3, [pc, #360]	; (800dec0 <pvPortMalloc+0x188>)
 800dd56:	681a      	ldr	r2, [r3, #0]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	4013      	ands	r3, r2
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	f040 8090 	bne.w	800de82 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d01e      	beq.n	800dda6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800dd68:	2208      	movs	r2, #8
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	4413      	add	r3, r2
 800dd6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f003 0307 	and.w	r3, r3, #7
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d015      	beq.n	800dda6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	f023 0307 	bic.w	r3, r3, #7
 800dd80:	3308      	adds	r3, #8
 800dd82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f003 0307 	and.w	r3, r3, #7
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d00b      	beq.n	800dda6 <pvPortMalloc+0x6e>
	__asm volatile
 800dd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd92:	b672      	cpsid	i
 800dd94:	f383 8811 	msr	BASEPRI, r3
 800dd98:	f3bf 8f6f 	isb	sy
 800dd9c:	f3bf 8f4f 	dsb	sy
 800dda0:	b662      	cpsie	i
 800dda2:	617b      	str	r3, [r7, #20]
 800dda4:	e7fe      	b.n	800dda4 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d06a      	beq.n	800de82 <pvPortMalloc+0x14a>
 800ddac:	4b45      	ldr	r3, [pc, #276]	; (800dec4 <pvPortMalloc+0x18c>)
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	687a      	ldr	r2, [r7, #4]
 800ddb2:	429a      	cmp	r2, r3
 800ddb4:	d865      	bhi.n	800de82 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ddb6:	4b44      	ldr	r3, [pc, #272]	; (800dec8 <pvPortMalloc+0x190>)
 800ddb8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ddba:	4b43      	ldr	r3, [pc, #268]	; (800dec8 <pvPortMalloc+0x190>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ddc0:	e004      	b.n	800ddcc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ddc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ddc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ddcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddce:	685b      	ldr	r3, [r3, #4]
 800ddd0:	687a      	ldr	r2, [r7, #4]
 800ddd2:	429a      	cmp	r2, r3
 800ddd4:	d903      	bls.n	800ddde <pvPortMalloc+0xa6>
 800ddd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d1f1      	bne.n	800ddc2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ddde:	4b37      	ldr	r3, [pc, #220]	; (800debc <pvPortMalloc+0x184>)
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dde4:	429a      	cmp	r2, r3
 800dde6:	d04c      	beq.n	800de82 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dde8:	6a3b      	ldr	r3, [r7, #32]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	2208      	movs	r2, #8
 800ddee:	4413      	add	r3, r2
 800ddf0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ddf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddf4:	681a      	ldr	r2, [r3, #0]
 800ddf6:	6a3b      	ldr	r3, [r7, #32]
 800ddf8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ddfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddfc:	685a      	ldr	r2, [r3, #4]
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	1ad2      	subs	r2, r2, r3
 800de02:	2308      	movs	r3, #8
 800de04:	005b      	lsls	r3, r3, #1
 800de06:	429a      	cmp	r2, r3
 800de08:	d920      	bls.n	800de4c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800de0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	4413      	add	r3, r2
 800de10:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de12:	69bb      	ldr	r3, [r7, #24]
 800de14:	f003 0307 	and.w	r3, r3, #7
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d00b      	beq.n	800de34 <pvPortMalloc+0xfc>
 800de1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de20:	b672      	cpsid	i
 800de22:	f383 8811 	msr	BASEPRI, r3
 800de26:	f3bf 8f6f 	isb	sy
 800de2a:	f3bf 8f4f 	dsb	sy
 800de2e:	b662      	cpsie	i
 800de30:	613b      	str	r3, [r7, #16]
 800de32:	e7fe      	b.n	800de32 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800de34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de36:	685a      	ldr	r2, [r3, #4]
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	1ad2      	subs	r2, r2, r3
 800de3c:	69bb      	ldr	r3, [r7, #24]
 800de3e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800de40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de42:	687a      	ldr	r2, [r7, #4]
 800de44:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800de46:	69b8      	ldr	r0, [r7, #24]
 800de48:	f000 f900 	bl	800e04c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800de4c:	4b1d      	ldr	r3, [pc, #116]	; (800dec4 <pvPortMalloc+0x18c>)
 800de4e:	681a      	ldr	r2, [r3, #0]
 800de50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de52:	685b      	ldr	r3, [r3, #4]
 800de54:	1ad3      	subs	r3, r2, r3
 800de56:	4a1b      	ldr	r2, [pc, #108]	; (800dec4 <pvPortMalloc+0x18c>)
 800de58:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800de5a:	4b1a      	ldr	r3, [pc, #104]	; (800dec4 <pvPortMalloc+0x18c>)
 800de5c:	681a      	ldr	r2, [r3, #0]
 800de5e:	4b1b      	ldr	r3, [pc, #108]	; (800decc <pvPortMalloc+0x194>)
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	429a      	cmp	r2, r3
 800de64:	d203      	bcs.n	800de6e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800de66:	4b17      	ldr	r3, [pc, #92]	; (800dec4 <pvPortMalloc+0x18c>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	4a18      	ldr	r2, [pc, #96]	; (800decc <pvPortMalloc+0x194>)
 800de6c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800de6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de70:	685a      	ldr	r2, [r3, #4]
 800de72:	4b13      	ldr	r3, [pc, #76]	; (800dec0 <pvPortMalloc+0x188>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	431a      	orrs	r2, r3
 800de78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800de7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7e:	2200      	movs	r2, #0
 800de80:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800de82:	f7fe ff61 	bl	800cd48 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800de86:	69fb      	ldr	r3, [r7, #28]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d101      	bne.n	800de90 <pvPortMalloc+0x158>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800de8c:	f7f2 fba2 	bl	80005d4 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800de90:	69fb      	ldr	r3, [r7, #28]
 800de92:	f003 0307 	and.w	r3, r3, #7
 800de96:	2b00      	cmp	r3, #0
 800de98:	d00b      	beq.n	800deb2 <pvPortMalloc+0x17a>
 800de9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de9e:	b672      	cpsid	i
 800dea0:	f383 8811 	msr	BASEPRI, r3
 800dea4:	f3bf 8f6f 	isb	sy
 800dea8:	f3bf 8f4f 	dsb	sy
 800deac:	b662      	cpsie	i
 800deae:	60fb      	str	r3, [r7, #12]
 800deb0:	e7fe      	b.n	800deb0 <pvPortMalloc+0x178>
	return pvReturn;
 800deb2:	69fb      	ldr	r3, [r7, #28]
}
 800deb4:	4618      	mov	r0, r3
 800deb6:	3728      	adds	r7, #40	; 0x28
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}
 800debc:	20008644 	.word	0x20008644
 800dec0:	20008650 	.word	0x20008650
 800dec4:	20008648 	.word	0x20008648
 800dec8:	2000863c 	.word	0x2000863c
 800decc:	2000864c 	.word	0x2000864c

0800ded0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b086      	sub	sp, #24
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d04a      	beq.n	800df78 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dee2:	2308      	movs	r3, #8
 800dee4:	425b      	negs	r3, r3
 800dee6:	697a      	ldr	r2, [r7, #20]
 800dee8:	4413      	add	r3, r2
 800deea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800deec:	697b      	ldr	r3, [r7, #20]
 800deee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	685a      	ldr	r2, [r3, #4]
 800def4:	4b22      	ldr	r3, [pc, #136]	; (800df80 <vPortFree+0xb0>)
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	4013      	ands	r3, r2
 800defa:	2b00      	cmp	r3, #0
 800defc:	d10b      	bne.n	800df16 <vPortFree+0x46>
 800defe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df02:	b672      	cpsid	i
 800df04:	f383 8811 	msr	BASEPRI, r3
 800df08:	f3bf 8f6f 	isb	sy
 800df0c:	f3bf 8f4f 	dsb	sy
 800df10:	b662      	cpsie	i
 800df12:	60fb      	str	r3, [r7, #12]
 800df14:	e7fe      	b.n	800df14 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d00b      	beq.n	800df36 <vPortFree+0x66>
 800df1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df22:	b672      	cpsid	i
 800df24:	f383 8811 	msr	BASEPRI, r3
 800df28:	f3bf 8f6f 	isb	sy
 800df2c:	f3bf 8f4f 	dsb	sy
 800df30:	b662      	cpsie	i
 800df32:	60bb      	str	r3, [r7, #8]
 800df34:	e7fe      	b.n	800df34 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	685a      	ldr	r2, [r3, #4]
 800df3a:	4b11      	ldr	r3, [pc, #68]	; (800df80 <vPortFree+0xb0>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	4013      	ands	r3, r2
 800df40:	2b00      	cmp	r3, #0
 800df42:	d019      	beq.n	800df78 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800df44:	693b      	ldr	r3, [r7, #16]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d115      	bne.n	800df78 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	685a      	ldr	r2, [r3, #4]
 800df50:	4b0b      	ldr	r3, [pc, #44]	; (800df80 <vPortFree+0xb0>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	43db      	mvns	r3, r3
 800df56:	401a      	ands	r2, r3
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800df5c:	f7fe fee6 	bl	800cd2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800df60:	693b      	ldr	r3, [r7, #16]
 800df62:	685a      	ldr	r2, [r3, #4]
 800df64:	4b07      	ldr	r3, [pc, #28]	; (800df84 <vPortFree+0xb4>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	4413      	add	r3, r2
 800df6a:	4a06      	ldr	r2, [pc, #24]	; (800df84 <vPortFree+0xb4>)
 800df6c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800df6e:	6938      	ldr	r0, [r7, #16]
 800df70:	f000 f86c 	bl	800e04c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800df74:	f7fe fee8 	bl	800cd48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800df78:	bf00      	nop
 800df7a:	3718      	adds	r7, #24
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}
 800df80:	20008650 	.word	0x20008650
 800df84:	20008648 	.word	0x20008648

0800df88 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800df88:	b480      	push	{r7}
 800df8a:	b085      	sub	sp, #20
 800df8c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800df8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df92:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800df94:	4b27      	ldr	r3, [pc, #156]	; (800e034 <prvHeapInit+0xac>)
 800df96:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	f003 0307 	and.w	r3, r3, #7
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d00c      	beq.n	800dfbc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	3307      	adds	r3, #7
 800dfa6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	f023 0307 	bic.w	r3, r3, #7
 800dfae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dfb0:	68ba      	ldr	r2, [r7, #8]
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	1ad3      	subs	r3, r2, r3
 800dfb6:	4a1f      	ldr	r2, [pc, #124]	; (800e034 <prvHeapInit+0xac>)
 800dfb8:	4413      	add	r3, r2
 800dfba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dfc0:	4a1d      	ldr	r2, [pc, #116]	; (800e038 <prvHeapInit+0xb0>)
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dfc6:	4b1c      	ldr	r3, [pc, #112]	; (800e038 <prvHeapInit+0xb0>)
 800dfc8:	2200      	movs	r2, #0
 800dfca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	68ba      	ldr	r2, [r7, #8]
 800dfd0:	4413      	add	r3, r2
 800dfd2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dfd4:	2208      	movs	r2, #8
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	1a9b      	subs	r3, r3, r2
 800dfda:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	f023 0307 	bic.w	r3, r3, #7
 800dfe2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	4a15      	ldr	r2, [pc, #84]	; (800e03c <prvHeapInit+0xb4>)
 800dfe8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dfea:	4b14      	ldr	r3, [pc, #80]	; (800e03c <prvHeapInit+0xb4>)
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	2200      	movs	r2, #0
 800dff0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dff2:	4b12      	ldr	r3, [pc, #72]	; (800e03c <prvHeapInit+0xb4>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	2200      	movs	r2, #0
 800dff8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	68fa      	ldr	r2, [r7, #12]
 800e002:	1ad2      	subs	r2, r2, r3
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e008:	4b0c      	ldr	r3, [pc, #48]	; (800e03c <prvHeapInit+0xb4>)
 800e00a:	681a      	ldr	r2, [r3, #0]
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	4a0a      	ldr	r2, [pc, #40]	; (800e040 <prvHeapInit+0xb8>)
 800e016:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	4a09      	ldr	r2, [pc, #36]	; (800e044 <prvHeapInit+0xbc>)
 800e01e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e020:	4b09      	ldr	r3, [pc, #36]	; (800e048 <prvHeapInit+0xc0>)
 800e022:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e026:	601a      	str	r2, [r3, #0]
}
 800e028:	bf00      	nop
 800e02a:	3714      	adds	r7, #20
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr
 800e034:	2000063c 	.word	0x2000063c
 800e038:	2000863c 	.word	0x2000863c
 800e03c:	20008644 	.word	0x20008644
 800e040:	2000864c 	.word	0x2000864c
 800e044:	20008648 	.word	0x20008648
 800e048:	20008650 	.word	0x20008650

0800e04c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e04c:	b480      	push	{r7}
 800e04e:	b085      	sub	sp, #20
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e054:	4b28      	ldr	r3, [pc, #160]	; (800e0f8 <prvInsertBlockIntoFreeList+0xac>)
 800e056:	60fb      	str	r3, [r7, #12]
 800e058:	e002      	b.n	800e060 <prvInsertBlockIntoFreeList+0x14>
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	60fb      	str	r3, [r7, #12]
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	687a      	ldr	r2, [r7, #4]
 800e066:	429a      	cmp	r2, r3
 800e068:	d8f7      	bhi.n	800e05a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	685b      	ldr	r3, [r3, #4]
 800e072:	68ba      	ldr	r2, [r7, #8]
 800e074:	4413      	add	r3, r2
 800e076:	687a      	ldr	r2, [r7, #4]
 800e078:	429a      	cmp	r2, r3
 800e07a:	d108      	bne.n	800e08e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	685a      	ldr	r2, [r3, #4]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	685b      	ldr	r3, [r3, #4]
 800e084:	441a      	add	r2, r3
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	685b      	ldr	r3, [r3, #4]
 800e096:	68ba      	ldr	r2, [r7, #8]
 800e098:	441a      	add	r2, r3
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	429a      	cmp	r2, r3
 800e0a0:	d118      	bne.n	800e0d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681a      	ldr	r2, [r3, #0]
 800e0a6:	4b15      	ldr	r3, [pc, #84]	; (800e0fc <prvInsertBlockIntoFreeList+0xb0>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d00d      	beq.n	800e0ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	685a      	ldr	r2, [r3, #4]
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	685b      	ldr	r3, [r3, #4]
 800e0b8:	441a      	add	r2, r3
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	681a      	ldr	r2, [r3, #0]
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	601a      	str	r2, [r3, #0]
 800e0c8:	e008      	b.n	800e0dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e0ca:	4b0c      	ldr	r3, [pc, #48]	; (800e0fc <prvInsertBlockIntoFreeList+0xb0>)
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	601a      	str	r2, [r3, #0]
 800e0d2:	e003      	b.n	800e0dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681a      	ldr	r2, [r3, #0]
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e0dc:	68fa      	ldr	r2, [r7, #12]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	429a      	cmp	r2, r3
 800e0e2:	d002      	beq.n	800e0ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	687a      	ldr	r2, [r7, #4]
 800e0e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0ea:	bf00      	nop
 800e0ec:	3714      	adds	r7, #20
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f4:	4770      	bx	lr
 800e0f6:	bf00      	nop
 800e0f8:	2000863c 	.word	0x2000863c
 800e0fc:	20008644 	.word	0x20008644

0800e100 <__errno>:
 800e100:	4b01      	ldr	r3, [pc, #4]	; (800e108 <__errno+0x8>)
 800e102:	6818      	ldr	r0, [r3, #0]
 800e104:	4770      	bx	lr
 800e106:	bf00      	nop
 800e108:	2000005c 	.word	0x2000005c

0800e10c <__libc_init_array>:
 800e10c:	b570      	push	{r4, r5, r6, lr}
 800e10e:	4e0d      	ldr	r6, [pc, #52]	; (800e144 <__libc_init_array+0x38>)
 800e110:	4c0d      	ldr	r4, [pc, #52]	; (800e148 <__libc_init_array+0x3c>)
 800e112:	1ba4      	subs	r4, r4, r6
 800e114:	10a4      	asrs	r4, r4, #2
 800e116:	2500      	movs	r5, #0
 800e118:	42a5      	cmp	r5, r4
 800e11a:	d109      	bne.n	800e130 <__libc_init_array+0x24>
 800e11c:	4e0b      	ldr	r6, [pc, #44]	; (800e14c <__libc_init_array+0x40>)
 800e11e:	4c0c      	ldr	r4, [pc, #48]	; (800e150 <__libc_init_array+0x44>)
 800e120:	f000 fc28 	bl	800e974 <_init>
 800e124:	1ba4      	subs	r4, r4, r6
 800e126:	10a4      	asrs	r4, r4, #2
 800e128:	2500      	movs	r5, #0
 800e12a:	42a5      	cmp	r5, r4
 800e12c:	d105      	bne.n	800e13a <__libc_init_array+0x2e>
 800e12e:	bd70      	pop	{r4, r5, r6, pc}
 800e130:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e134:	4798      	blx	r3
 800e136:	3501      	adds	r5, #1
 800e138:	e7ee      	b.n	800e118 <__libc_init_array+0xc>
 800e13a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e13e:	4798      	blx	r3
 800e140:	3501      	adds	r5, #1
 800e142:	e7f2      	b.n	800e12a <__libc_init_array+0x1e>
 800e144:	08010a60 	.word	0x08010a60
 800e148:	08010a60 	.word	0x08010a60
 800e14c:	08010a60 	.word	0x08010a60
 800e150:	08010a64 	.word	0x08010a64

0800e154 <memcpy>:
 800e154:	b510      	push	{r4, lr}
 800e156:	1e43      	subs	r3, r0, #1
 800e158:	440a      	add	r2, r1
 800e15a:	4291      	cmp	r1, r2
 800e15c:	d100      	bne.n	800e160 <memcpy+0xc>
 800e15e:	bd10      	pop	{r4, pc}
 800e160:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e164:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e168:	e7f7      	b.n	800e15a <memcpy+0x6>

0800e16a <memset>:
 800e16a:	4402      	add	r2, r0
 800e16c:	4603      	mov	r3, r0
 800e16e:	4293      	cmp	r3, r2
 800e170:	d100      	bne.n	800e174 <memset+0xa>
 800e172:	4770      	bx	lr
 800e174:	f803 1b01 	strb.w	r1, [r3], #1
 800e178:	e7f9      	b.n	800e16e <memset+0x4>
	...

0800e17c <siprintf>:
 800e17c:	b40e      	push	{r1, r2, r3}
 800e17e:	b500      	push	{lr}
 800e180:	b09c      	sub	sp, #112	; 0x70
 800e182:	ab1d      	add	r3, sp, #116	; 0x74
 800e184:	9002      	str	r0, [sp, #8]
 800e186:	9006      	str	r0, [sp, #24]
 800e188:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e18c:	4809      	ldr	r0, [pc, #36]	; (800e1b4 <siprintf+0x38>)
 800e18e:	9107      	str	r1, [sp, #28]
 800e190:	9104      	str	r1, [sp, #16]
 800e192:	4909      	ldr	r1, [pc, #36]	; (800e1b8 <siprintf+0x3c>)
 800e194:	f853 2b04 	ldr.w	r2, [r3], #4
 800e198:	9105      	str	r1, [sp, #20]
 800e19a:	6800      	ldr	r0, [r0, #0]
 800e19c:	9301      	str	r3, [sp, #4]
 800e19e:	a902      	add	r1, sp, #8
 800e1a0:	f000 f866 	bl	800e270 <_svfiprintf_r>
 800e1a4:	9b02      	ldr	r3, [sp, #8]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	701a      	strb	r2, [r3, #0]
 800e1aa:	b01c      	add	sp, #112	; 0x70
 800e1ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b0:	b003      	add	sp, #12
 800e1b2:	4770      	bx	lr
 800e1b4:	2000005c 	.word	0x2000005c
 800e1b8:	ffff0208 	.word	0xffff0208

0800e1bc <__ssputs_r>:
 800e1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1c0:	688e      	ldr	r6, [r1, #8]
 800e1c2:	429e      	cmp	r6, r3
 800e1c4:	4682      	mov	sl, r0
 800e1c6:	460c      	mov	r4, r1
 800e1c8:	4690      	mov	r8, r2
 800e1ca:	4699      	mov	r9, r3
 800e1cc:	d837      	bhi.n	800e23e <__ssputs_r+0x82>
 800e1ce:	898a      	ldrh	r2, [r1, #12]
 800e1d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e1d4:	d031      	beq.n	800e23a <__ssputs_r+0x7e>
 800e1d6:	6825      	ldr	r5, [r4, #0]
 800e1d8:	6909      	ldr	r1, [r1, #16]
 800e1da:	1a6f      	subs	r7, r5, r1
 800e1dc:	6965      	ldr	r5, [r4, #20]
 800e1de:	2302      	movs	r3, #2
 800e1e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e1e4:	fb95 f5f3 	sdiv	r5, r5, r3
 800e1e8:	f109 0301 	add.w	r3, r9, #1
 800e1ec:	443b      	add	r3, r7
 800e1ee:	429d      	cmp	r5, r3
 800e1f0:	bf38      	it	cc
 800e1f2:	461d      	movcc	r5, r3
 800e1f4:	0553      	lsls	r3, r2, #21
 800e1f6:	d530      	bpl.n	800e25a <__ssputs_r+0x9e>
 800e1f8:	4629      	mov	r1, r5
 800e1fa:	f000 fb21 	bl	800e840 <_malloc_r>
 800e1fe:	4606      	mov	r6, r0
 800e200:	b950      	cbnz	r0, 800e218 <__ssputs_r+0x5c>
 800e202:	230c      	movs	r3, #12
 800e204:	f8ca 3000 	str.w	r3, [sl]
 800e208:	89a3      	ldrh	r3, [r4, #12]
 800e20a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e20e:	81a3      	strh	r3, [r4, #12]
 800e210:	f04f 30ff 	mov.w	r0, #4294967295
 800e214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e218:	463a      	mov	r2, r7
 800e21a:	6921      	ldr	r1, [r4, #16]
 800e21c:	f7ff ff9a 	bl	800e154 <memcpy>
 800e220:	89a3      	ldrh	r3, [r4, #12]
 800e222:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e22a:	81a3      	strh	r3, [r4, #12]
 800e22c:	6126      	str	r6, [r4, #16]
 800e22e:	6165      	str	r5, [r4, #20]
 800e230:	443e      	add	r6, r7
 800e232:	1bed      	subs	r5, r5, r7
 800e234:	6026      	str	r6, [r4, #0]
 800e236:	60a5      	str	r5, [r4, #8]
 800e238:	464e      	mov	r6, r9
 800e23a:	454e      	cmp	r6, r9
 800e23c:	d900      	bls.n	800e240 <__ssputs_r+0x84>
 800e23e:	464e      	mov	r6, r9
 800e240:	4632      	mov	r2, r6
 800e242:	4641      	mov	r1, r8
 800e244:	6820      	ldr	r0, [r4, #0]
 800e246:	f000 fa93 	bl	800e770 <memmove>
 800e24a:	68a3      	ldr	r3, [r4, #8]
 800e24c:	1b9b      	subs	r3, r3, r6
 800e24e:	60a3      	str	r3, [r4, #8]
 800e250:	6823      	ldr	r3, [r4, #0]
 800e252:	441e      	add	r6, r3
 800e254:	6026      	str	r6, [r4, #0]
 800e256:	2000      	movs	r0, #0
 800e258:	e7dc      	b.n	800e214 <__ssputs_r+0x58>
 800e25a:	462a      	mov	r2, r5
 800e25c:	f000 fb4a 	bl	800e8f4 <_realloc_r>
 800e260:	4606      	mov	r6, r0
 800e262:	2800      	cmp	r0, #0
 800e264:	d1e2      	bne.n	800e22c <__ssputs_r+0x70>
 800e266:	6921      	ldr	r1, [r4, #16]
 800e268:	4650      	mov	r0, sl
 800e26a:	f000 fa9b 	bl	800e7a4 <_free_r>
 800e26e:	e7c8      	b.n	800e202 <__ssputs_r+0x46>

0800e270 <_svfiprintf_r>:
 800e270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e274:	461d      	mov	r5, r3
 800e276:	898b      	ldrh	r3, [r1, #12]
 800e278:	061f      	lsls	r7, r3, #24
 800e27a:	b09d      	sub	sp, #116	; 0x74
 800e27c:	4680      	mov	r8, r0
 800e27e:	460c      	mov	r4, r1
 800e280:	4616      	mov	r6, r2
 800e282:	d50f      	bpl.n	800e2a4 <_svfiprintf_r+0x34>
 800e284:	690b      	ldr	r3, [r1, #16]
 800e286:	b96b      	cbnz	r3, 800e2a4 <_svfiprintf_r+0x34>
 800e288:	2140      	movs	r1, #64	; 0x40
 800e28a:	f000 fad9 	bl	800e840 <_malloc_r>
 800e28e:	6020      	str	r0, [r4, #0]
 800e290:	6120      	str	r0, [r4, #16]
 800e292:	b928      	cbnz	r0, 800e2a0 <_svfiprintf_r+0x30>
 800e294:	230c      	movs	r3, #12
 800e296:	f8c8 3000 	str.w	r3, [r8]
 800e29a:	f04f 30ff 	mov.w	r0, #4294967295
 800e29e:	e0c8      	b.n	800e432 <_svfiprintf_r+0x1c2>
 800e2a0:	2340      	movs	r3, #64	; 0x40
 800e2a2:	6163      	str	r3, [r4, #20]
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	9309      	str	r3, [sp, #36]	; 0x24
 800e2a8:	2320      	movs	r3, #32
 800e2aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2ae:	2330      	movs	r3, #48	; 0x30
 800e2b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2b4:	9503      	str	r5, [sp, #12]
 800e2b6:	f04f 0b01 	mov.w	fp, #1
 800e2ba:	4637      	mov	r7, r6
 800e2bc:	463d      	mov	r5, r7
 800e2be:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e2c2:	b10b      	cbz	r3, 800e2c8 <_svfiprintf_r+0x58>
 800e2c4:	2b25      	cmp	r3, #37	; 0x25
 800e2c6:	d13e      	bne.n	800e346 <_svfiprintf_r+0xd6>
 800e2c8:	ebb7 0a06 	subs.w	sl, r7, r6
 800e2cc:	d00b      	beq.n	800e2e6 <_svfiprintf_r+0x76>
 800e2ce:	4653      	mov	r3, sl
 800e2d0:	4632      	mov	r2, r6
 800e2d2:	4621      	mov	r1, r4
 800e2d4:	4640      	mov	r0, r8
 800e2d6:	f7ff ff71 	bl	800e1bc <__ssputs_r>
 800e2da:	3001      	adds	r0, #1
 800e2dc:	f000 80a4 	beq.w	800e428 <_svfiprintf_r+0x1b8>
 800e2e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2e2:	4453      	add	r3, sl
 800e2e4:	9309      	str	r3, [sp, #36]	; 0x24
 800e2e6:	783b      	ldrb	r3, [r7, #0]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	f000 809d 	beq.w	800e428 <_svfiprintf_r+0x1b8>
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2f8:	9304      	str	r3, [sp, #16]
 800e2fa:	9307      	str	r3, [sp, #28]
 800e2fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e300:	931a      	str	r3, [sp, #104]	; 0x68
 800e302:	462f      	mov	r7, r5
 800e304:	2205      	movs	r2, #5
 800e306:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e30a:	4850      	ldr	r0, [pc, #320]	; (800e44c <_svfiprintf_r+0x1dc>)
 800e30c:	f7f1 ff80 	bl	8000210 <memchr>
 800e310:	9b04      	ldr	r3, [sp, #16]
 800e312:	b9d0      	cbnz	r0, 800e34a <_svfiprintf_r+0xda>
 800e314:	06d9      	lsls	r1, r3, #27
 800e316:	bf44      	itt	mi
 800e318:	2220      	movmi	r2, #32
 800e31a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e31e:	071a      	lsls	r2, r3, #28
 800e320:	bf44      	itt	mi
 800e322:	222b      	movmi	r2, #43	; 0x2b
 800e324:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e328:	782a      	ldrb	r2, [r5, #0]
 800e32a:	2a2a      	cmp	r2, #42	; 0x2a
 800e32c:	d015      	beq.n	800e35a <_svfiprintf_r+0xea>
 800e32e:	9a07      	ldr	r2, [sp, #28]
 800e330:	462f      	mov	r7, r5
 800e332:	2000      	movs	r0, #0
 800e334:	250a      	movs	r5, #10
 800e336:	4639      	mov	r1, r7
 800e338:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e33c:	3b30      	subs	r3, #48	; 0x30
 800e33e:	2b09      	cmp	r3, #9
 800e340:	d94d      	bls.n	800e3de <_svfiprintf_r+0x16e>
 800e342:	b1b8      	cbz	r0, 800e374 <_svfiprintf_r+0x104>
 800e344:	e00f      	b.n	800e366 <_svfiprintf_r+0xf6>
 800e346:	462f      	mov	r7, r5
 800e348:	e7b8      	b.n	800e2bc <_svfiprintf_r+0x4c>
 800e34a:	4a40      	ldr	r2, [pc, #256]	; (800e44c <_svfiprintf_r+0x1dc>)
 800e34c:	1a80      	subs	r0, r0, r2
 800e34e:	fa0b f000 	lsl.w	r0, fp, r0
 800e352:	4318      	orrs	r0, r3
 800e354:	9004      	str	r0, [sp, #16]
 800e356:	463d      	mov	r5, r7
 800e358:	e7d3      	b.n	800e302 <_svfiprintf_r+0x92>
 800e35a:	9a03      	ldr	r2, [sp, #12]
 800e35c:	1d11      	adds	r1, r2, #4
 800e35e:	6812      	ldr	r2, [r2, #0]
 800e360:	9103      	str	r1, [sp, #12]
 800e362:	2a00      	cmp	r2, #0
 800e364:	db01      	blt.n	800e36a <_svfiprintf_r+0xfa>
 800e366:	9207      	str	r2, [sp, #28]
 800e368:	e004      	b.n	800e374 <_svfiprintf_r+0x104>
 800e36a:	4252      	negs	r2, r2
 800e36c:	f043 0302 	orr.w	r3, r3, #2
 800e370:	9207      	str	r2, [sp, #28]
 800e372:	9304      	str	r3, [sp, #16]
 800e374:	783b      	ldrb	r3, [r7, #0]
 800e376:	2b2e      	cmp	r3, #46	; 0x2e
 800e378:	d10c      	bne.n	800e394 <_svfiprintf_r+0x124>
 800e37a:	787b      	ldrb	r3, [r7, #1]
 800e37c:	2b2a      	cmp	r3, #42	; 0x2a
 800e37e:	d133      	bne.n	800e3e8 <_svfiprintf_r+0x178>
 800e380:	9b03      	ldr	r3, [sp, #12]
 800e382:	1d1a      	adds	r2, r3, #4
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	9203      	str	r2, [sp, #12]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	bfb8      	it	lt
 800e38c:	f04f 33ff 	movlt.w	r3, #4294967295
 800e390:	3702      	adds	r7, #2
 800e392:	9305      	str	r3, [sp, #20]
 800e394:	4d2e      	ldr	r5, [pc, #184]	; (800e450 <_svfiprintf_r+0x1e0>)
 800e396:	7839      	ldrb	r1, [r7, #0]
 800e398:	2203      	movs	r2, #3
 800e39a:	4628      	mov	r0, r5
 800e39c:	f7f1 ff38 	bl	8000210 <memchr>
 800e3a0:	b138      	cbz	r0, 800e3b2 <_svfiprintf_r+0x142>
 800e3a2:	2340      	movs	r3, #64	; 0x40
 800e3a4:	1b40      	subs	r0, r0, r5
 800e3a6:	fa03 f000 	lsl.w	r0, r3, r0
 800e3aa:	9b04      	ldr	r3, [sp, #16]
 800e3ac:	4303      	orrs	r3, r0
 800e3ae:	3701      	adds	r7, #1
 800e3b0:	9304      	str	r3, [sp, #16]
 800e3b2:	7839      	ldrb	r1, [r7, #0]
 800e3b4:	4827      	ldr	r0, [pc, #156]	; (800e454 <_svfiprintf_r+0x1e4>)
 800e3b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3ba:	2206      	movs	r2, #6
 800e3bc:	1c7e      	adds	r6, r7, #1
 800e3be:	f7f1 ff27 	bl	8000210 <memchr>
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	d038      	beq.n	800e438 <_svfiprintf_r+0x1c8>
 800e3c6:	4b24      	ldr	r3, [pc, #144]	; (800e458 <_svfiprintf_r+0x1e8>)
 800e3c8:	bb13      	cbnz	r3, 800e410 <_svfiprintf_r+0x1a0>
 800e3ca:	9b03      	ldr	r3, [sp, #12]
 800e3cc:	3307      	adds	r3, #7
 800e3ce:	f023 0307 	bic.w	r3, r3, #7
 800e3d2:	3308      	adds	r3, #8
 800e3d4:	9303      	str	r3, [sp, #12]
 800e3d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3d8:	444b      	add	r3, r9
 800e3da:	9309      	str	r3, [sp, #36]	; 0x24
 800e3dc:	e76d      	b.n	800e2ba <_svfiprintf_r+0x4a>
 800e3de:	fb05 3202 	mla	r2, r5, r2, r3
 800e3e2:	2001      	movs	r0, #1
 800e3e4:	460f      	mov	r7, r1
 800e3e6:	e7a6      	b.n	800e336 <_svfiprintf_r+0xc6>
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	3701      	adds	r7, #1
 800e3ec:	9305      	str	r3, [sp, #20]
 800e3ee:	4619      	mov	r1, r3
 800e3f0:	250a      	movs	r5, #10
 800e3f2:	4638      	mov	r0, r7
 800e3f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3f8:	3a30      	subs	r2, #48	; 0x30
 800e3fa:	2a09      	cmp	r2, #9
 800e3fc:	d903      	bls.n	800e406 <_svfiprintf_r+0x196>
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d0c8      	beq.n	800e394 <_svfiprintf_r+0x124>
 800e402:	9105      	str	r1, [sp, #20]
 800e404:	e7c6      	b.n	800e394 <_svfiprintf_r+0x124>
 800e406:	fb05 2101 	mla	r1, r5, r1, r2
 800e40a:	2301      	movs	r3, #1
 800e40c:	4607      	mov	r7, r0
 800e40e:	e7f0      	b.n	800e3f2 <_svfiprintf_r+0x182>
 800e410:	ab03      	add	r3, sp, #12
 800e412:	9300      	str	r3, [sp, #0]
 800e414:	4622      	mov	r2, r4
 800e416:	4b11      	ldr	r3, [pc, #68]	; (800e45c <_svfiprintf_r+0x1ec>)
 800e418:	a904      	add	r1, sp, #16
 800e41a:	4640      	mov	r0, r8
 800e41c:	f3af 8000 	nop.w
 800e420:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e424:	4681      	mov	r9, r0
 800e426:	d1d6      	bne.n	800e3d6 <_svfiprintf_r+0x166>
 800e428:	89a3      	ldrh	r3, [r4, #12]
 800e42a:	065b      	lsls	r3, r3, #25
 800e42c:	f53f af35 	bmi.w	800e29a <_svfiprintf_r+0x2a>
 800e430:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e432:	b01d      	add	sp, #116	; 0x74
 800e434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e438:	ab03      	add	r3, sp, #12
 800e43a:	9300      	str	r3, [sp, #0]
 800e43c:	4622      	mov	r2, r4
 800e43e:	4b07      	ldr	r3, [pc, #28]	; (800e45c <_svfiprintf_r+0x1ec>)
 800e440:	a904      	add	r1, sp, #16
 800e442:	4640      	mov	r0, r8
 800e444:	f000 f882 	bl	800e54c <_printf_i>
 800e448:	e7ea      	b.n	800e420 <_svfiprintf_r+0x1b0>
 800e44a:	bf00      	nop
 800e44c:	08010a24 	.word	0x08010a24
 800e450:	08010a2a 	.word	0x08010a2a
 800e454:	08010a2e 	.word	0x08010a2e
 800e458:	00000000 	.word	0x00000000
 800e45c:	0800e1bd 	.word	0x0800e1bd

0800e460 <_printf_common>:
 800e460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e464:	4691      	mov	r9, r2
 800e466:	461f      	mov	r7, r3
 800e468:	688a      	ldr	r2, [r1, #8]
 800e46a:	690b      	ldr	r3, [r1, #16]
 800e46c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e470:	4293      	cmp	r3, r2
 800e472:	bfb8      	it	lt
 800e474:	4613      	movlt	r3, r2
 800e476:	f8c9 3000 	str.w	r3, [r9]
 800e47a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e47e:	4606      	mov	r6, r0
 800e480:	460c      	mov	r4, r1
 800e482:	b112      	cbz	r2, 800e48a <_printf_common+0x2a>
 800e484:	3301      	adds	r3, #1
 800e486:	f8c9 3000 	str.w	r3, [r9]
 800e48a:	6823      	ldr	r3, [r4, #0]
 800e48c:	0699      	lsls	r1, r3, #26
 800e48e:	bf42      	ittt	mi
 800e490:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e494:	3302      	addmi	r3, #2
 800e496:	f8c9 3000 	strmi.w	r3, [r9]
 800e49a:	6825      	ldr	r5, [r4, #0]
 800e49c:	f015 0506 	ands.w	r5, r5, #6
 800e4a0:	d107      	bne.n	800e4b2 <_printf_common+0x52>
 800e4a2:	f104 0a19 	add.w	sl, r4, #25
 800e4a6:	68e3      	ldr	r3, [r4, #12]
 800e4a8:	f8d9 2000 	ldr.w	r2, [r9]
 800e4ac:	1a9b      	subs	r3, r3, r2
 800e4ae:	42ab      	cmp	r3, r5
 800e4b0:	dc28      	bgt.n	800e504 <_printf_common+0xa4>
 800e4b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e4b6:	6822      	ldr	r2, [r4, #0]
 800e4b8:	3300      	adds	r3, #0
 800e4ba:	bf18      	it	ne
 800e4bc:	2301      	movne	r3, #1
 800e4be:	0692      	lsls	r2, r2, #26
 800e4c0:	d42d      	bmi.n	800e51e <_printf_common+0xbe>
 800e4c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e4c6:	4639      	mov	r1, r7
 800e4c8:	4630      	mov	r0, r6
 800e4ca:	47c0      	blx	r8
 800e4cc:	3001      	adds	r0, #1
 800e4ce:	d020      	beq.n	800e512 <_printf_common+0xb2>
 800e4d0:	6823      	ldr	r3, [r4, #0]
 800e4d2:	68e5      	ldr	r5, [r4, #12]
 800e4d4:	f8d9 2000 	ldr.w	r2, [r9]
 800e4d8:	f003 0306 	and.w	r3, r3, #6
 800e4dc:	2b04      	cmp	r3, #4
 800e4de:	bf08      	it	eq
 800e4e0:	1aad      	subeq	r5, r5, r2
 800e4e2:	68a3      	ldr	r3, [r4, #8]
 800e4e4:	6922      	ldr	r2, [r4, #16]
 800e4e6:	bf0c      	ite	eq
 800e4e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e4ec:	2500      	movne	r5, #0
 800e4ee:	4293      	cmp	r3, r2
 800e4f0:	bfc4      	itt	gt
 800e4f2:	1a9b      	subgt	r3, r3, r2
 800e4f4:	18ed      	addgt	r5, r5, r3
 800e4f6:	f04f 0900 	mov.w	r9, #0
 800e4fa:	341a      	adds	r4, #26
 800e4fc:	454d      	cmp	r5, r9
 800e4fe:	d11a      	bne.n	800e536 <_printf_common+0xd6>
 800e500:	2000      	movs	r0, #0
 800e502:	e008      	b.n	800e516 <_printf_common+0xb6>
 800e504:	2301      	movs	r3, #1
 800e506:	4652      	mov	r2, sl
 800e508:	4639      	mov	r1, r7
 800e50a:	4630      	mov	r0, r6
 800e50c:	47c0      	blx	r8
 800e50e:	3001      	adds	r0, #1
 800e510:	d103      	bne.n	800e51a <_printf_common+0xba>
 800e512:	f04f 30ff 	mov.w	r0, #4294967295
 800e516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e51a:	3501      	adds	r5, #1
 800e51c:	e7c3      	b.n	800e4a6 <_printf_common+0x46>
 800e51e:	18e1      	adds	r1, r4, r3
 800e520:	1c5a      	adds	r2, r3, #1
 800e522:	2030      	movs	r0, #48	; 0x30
 800e524:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e528:	4422      	add	r2, r4
 800e52a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e52e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e532:	3302      	adds	r3, #2
 800e534:	e7c5      	b.n	800e4c2 <_printf_common+0x62>
 800e536:	2301      	movs	r3, #1
 800e538:	4622      	mov	r2, r4
 800e53a:	4639      	mov	r1, r7
 800e53c:	4630      	mov	r0, r6
 800e53e:	47c0      	blx	r8
 800e540:	3001      	adds	r0, #1
 800e542:	d0e6      	beq.n	800e512 <_printf_common+0xb2>
 800e544:	f109 0901 	add.w	r9, r9, #1
 800e548:	e7d8      	b.n	800e4fc <_printf_common+0x9c>
	...

0800e54c <_printf_i>:
 800e54c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e550:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e554:	460c      	mov	r4, r1
 800e556:	7e09      	ldrb	r1, [r1, #24]
 800e558:	b085      	sub	sp, #20
 800e55a:	296e      	cmp	r1, #110	; 0x6e
 800e55c:	4617      	mov	r7, r2
 800e55e:	4606      	mov	r6, r0
 800e560:	4698      	mov	r8, r3
 800e562:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e564:	f000 80b3 	beq.w	800e6ce <_printf_i+0x182>
 800e568:	d822      	bhi.n	800e5b0 <_printf_i+0x64>
 800e56a:	2963      	cmp	r1, #99	; 0x63
 800e56c:	d036      	beq.n	800e5dc <_printf_i+0x90>
 800e56e:	d80a      	bhi.n	800e586 <_printf_i+0x3a>
 800e570:	2900      	cmp	r1, #0
 800e572:	f000 80b9 	beq.w	800e6e8 <_printf_i+0x19c>
 800e576:	2958      	cmp	r1, #88	; 0x58
 800e578:	f000 8083 	beq.w	800e682 <_printf_i+0x136>
 800e57c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e580:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e584:	e032      	b.n	800e5ec <_printf_i+0xa0>
 800e586:	2964      	cmp	r1, #100	; 0x64
 800e588:	d001      	beq.n	800e58e <_printf_i+0x42>
 800e58a:	2969      	cmp	r1, #105	; 0x69
 800e58c:	d1f6      	bne.n	800e57c <_printf_i+0x30>
 800e58e:	6820      	ldr	r0, [r4, #0]
 800e590:	6813      	ldr	r3, [r2, #0]
 800e592:	0605      	lsls	r5, r0, #24
 800e594:	f103 0104 	add.w	r1, r3, #4
 800e598:	d52a      	bpl.n	800e5f0 <_printf_i+0xa4>
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	6011      	str	r1, [r2, #0]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	da03      	bge.n	800e5aa <_printf_i+0x5e>
 800e5a2:	222d      	movs	r2, #45	; 0x2d
 800e5a4:	425b      	negs	r3, r3
 800e5a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e5aa:	486f      	ldr	r0, [pc, #444]	; (800e768 <_printf_i+0x21c>)
 800e5ac:	220a      	movs	r2, #10
 800e5ae:	e039      	b.n	800e624 <_printf_i+0xd8>
 800e5b0:	2973      	cmp	r1, #115	; 0x73
 800e5b2:	f000 809d 	beq.w	800e6f0 <_printf_i+0x1a4>
 800e5b6:	d808      	bhi.n	800e5ca <_printf_i+0x7e>
 800e5b8:	296f      	cmp	r1, #111	; 0x6f
 800e5ba:	d020      	beq.n	800e5fe <_printf_i+0xb2>
 800e5bc:	2970      	cmp	r1, #112	; 0x70
 800e5be:	d1dd      	bne.n	800e57c <_printf_i+0x30>
 800e5c0:	6823      	ldr	r3, [r4, #0]
 800e5c2:	f043 0320 	orr.w	r3, r3, #32
 800e5c6:	6023      	str	r3, [r4, #0]
 800e5c8:	e003      	b.n	800e5d2 <_printf_i+0x86>
 800e5ca:	2975      	cmp	r1, #117	; 0x75
 800e5cc:	d017      	beq.n	800e5fe <_printf_i+0xb2>
 800e5ce:	2978      	cmp	r1, #120	; 0x78
 800e5d0:	d1d4      	bne.n	800e57c <_printf_i+0x30>
 800e5d2:	2378      	movs	r3, #120	; 0x78
 800e5d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e5d8:	4864      	ldr	r0, [pc, #400]	; (800e76c <_printf_i+0x220>)
 800e5da:	e055      	b.n	800e688 <_printf_i+0x13c>
 800e5dc:	6813      	ldr	r3, [r2, #0]
 800e5de:	1d19      	adds	r1, r3, #4
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	6011      	str	r1, [r2, #0]
 800e5e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	e08c      	b.n	800e70a <_printf_i+0x1be>
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	6011      	str	r1, [r2, #0]
 800e5f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e5f8:	bf18      	it	ne
 800e5fa:	b21b      	sxthne	r3, r3
 800e5fc:	e7cf      	b.n	800e59e <_printf_i+0x52>
 800e5fe:	6813      	ldr	r3, [r2, #0]
 800e600:	6825      	ldr	r5, [r4, #0]
 800e602:	1d18      	adds	r0, r3, #4
 800e604:	6010      	str	r0, [r2, #0]
 800e606:	0628      	lsls	r0, r5, #24
 800e608:	d501      	bpl.n	800e60e <_printf_i+0xc2>
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	e002      	b.n	800e614 <_printf_i+0xc8>
 800e60e:	0668      	lsls	r0, r5, #25
 800e610:	d5fb      	bpl.n	800e60a <_printf_i+0xbe>
 800e612:	881b      	ldrh	r3, [r3, #0]
 800e614:	4854      	ldr	r0, [pc, #336]	; (800e768 <_printf_i+0x21c>)
 800e616:	296f      	cmp	r1, #111	; 0x6f
 800e618:	bf14      	ite	ne
 800e61a:	220a      	movne	r2, #10
 800e61c:	2208      	moveq	r2, #8
 800e61e:	2100      	movs	r1, #0
 800e620:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e624:	6865      	ldr	r5, [r4, #4]
 800e626:	60a5      	str	r5, [r4, #8]
 800e628:	2d00      	cmp	r5, #0
 800e62a:	f2c0 8095 	blt.w	800e758 <_printf_i+0x20c>
 800e62e:	6821      	ldr	r1, [r4, #0]
 800e630:	f021 0104 	bic.w	r1, r1, #4
 800e634:	6021      	str	r1, [r4, #0]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d13d      	bne.n	800e6b6 <_printf_i+0x16a>
 800e63a:	2d00      	cmp	r5, #0
 800e63c:	f040 808e 	bne.w	800e75c <_printf_i+0x210>
 800e640:	4665      	mov	r5, ip
 800e642:	2a08      	cmp	r2, #8
 800e644:	d10b      	bne.n	800e65e <_printf_i+0x112>
 800e646:	6823      	ldr	r3, [r4, #0]
 800e648:	07db      	lsls	r3, r3, #31
 800e64a:	d508      	bpl.n	800e65e <_printf_i+0x112>
 800e64c:	6923      	ldr	r3, [r4, #16]
 800e64e:	6862      	ldr	r2, [r4, #4]
 800e650:	429a      	cmp	r2, r3
 800e652:	bfde      	ittt	le
 800e654:	2330      	movle	r3, #48	; 0x30
 800e656:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e65a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e65e:	ebac 0305 	sub.w	r3, ip, r5
 800e662:	6123      	str	r3, [r4, #16]
 800e664:	f8cd 8000 	str.w	r8, [sp]
 800e668:	463b      	mov	r3, r7
 800e66a:	aa03      	add	r2, sp, #12
 800e66c:	4621      	mov	r1, r4
 800e66e:	4630      	mov	r0, r6
 800e670:	f7ff fef6 	bl	800e460 <_printf_common>
 800e674:	3001      	adds	r0, #1
 800e676:	d14d      	bne.n	800e714 <_printf_i+0x1c8>
 800e678:	f04f 30ff 	mov.w	r0, #4294967295
 800e67c:	b005      	add	sp, #20
 800e67e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e682:	4839      	ldr	r0, [pc, #228]	; (800e768 <_printf_i+0x21c>)
 800e684:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e688:	6813      	ldr	r3, [r2, #0]
 800e68a:	6821      	ldr	r1, [r4, #0]
 800e68c:	1d1d      	adds	r5, r3, #4
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	6015      	str	r5, [r2, #0]
 800e692:	060a      	lsls	r2, r1, #24
 800e694:	d50b      	bpl.n	800e6ae <_printf_i+0x162>
 800e696:	07ca      	lsls	r2, r1, #31
 800e698:	bf44      	itt	mi
 800e69a:	f041 0120 	orrmi.w	r1, r1, #32
 800e69e:	6021      	strmi	r1, [r4, #0]
 800e6a0:	b91b      	cbnz	r3, 800e6aa <_printf_i+0x15e>
 800e6a2:	6822      	ldr	r2, [r4, #0]
 800e6a4:	f022 0220 	bic.w	r2, r2, #32
 800e6a8:	6022      	str	r2, [r4, #0]
 800e6aa:	2210      	movs	r2, #16
 800e6ac:	e7b7      	b.n	800e61e <_printf_i+0xd2>
 800e6ae:	064d      	lsls	r5, r1, #25
 800e6b0:	bf48      	it	mi
 800e6b2:	b29b      	uxthmi	r3, r3
 800e6b4:	e7ef      	b.n	800e696 <_printf_i+0x14a>
 800e6b6:	4665      	mov	r5, ip
 800e6b8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e6bc:	fb02 3311 	mls	r3, r2, r1, r3
 800e6c0:	5cc3      	ldrb	r3, [r0, r3]
 800e6c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e6c6:	460b      	mov	r3, r1
 800e6c8:	2900      	cmp	r1, #0
 800e6ca:	d1f5      	bne.n	800e6b8 <_printf_i+0x16c>
 800e6cc:	e7b9      	b.n	800e642 <_printf_i+0xf6>
 800e6ce:	6813      	ldr	r3, [r2, #0]
 800e6d0:	6825      	ldr	r5, [r4, #0]
 800e6d2:	6961      	ldr	r1, [r4, #20]
 800e6d4:	1d18      	adds	r0, r3, #4
 800e6d6:	6010      	str	r0, [r2, #0]
 800e6d8:	0628      	lsls	r0, r5, #24
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	d501      	bpl.n	800e6e2 <_printf_i+0x196>
 800e6de:	6019      	str	r1, [r3, #0]
 800e6e0:	e002      	b.n	800e6e8 <_printf_i+0x19c>
 800e6e2:	066a      	lsls	r2, r5, #25
 800e6e4:	d5fb      	bpl.n	800e6de <_printf_i+0x192>
 800e6e6:	8019      	strh	r1, [r3, #0]
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	6123      	str	r3, [r4, #16]
 800e6ec:	4665      	mov	r5, ip
 800e6ee:	e7b9      	b.n	800e664 <_printf_i+0x118>
 800e6f0:	6813      	ldr	r3, [r2, #0]
 800e6f2:	1d19      	adds	r1, r3, #4
 800e6f4:	6011      	str	r1, [r2, #0]
 800e6f6:	681d      	ldr	r5, [r3, #0]
 800e6f8:	6862      	ldr	r2, [r4, #4]
 800e6fa:	2100      	movs	r1, #0
 800e6fc:	4628      	mov	r0, r5
 800e6fe:	f7f1 fd87 	bl	8000210 <memchr>
 800e702:	b108      	cbz	r0, 800e708 <_printf_i+0x1bc>
 800e704:	1b40      	subs	r0, r0, r5
 800e706:	6060      	str	r0, [r4, #4]
 800e708:	6863      	ldr	r3, [r4, #4]
 800e70a:	6123      	str	r3, [r4, #16]
 800e70c:	2300      	movs	r3, #0
 800e70e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e712:	e7a7      	b.n	800e664 <_printf_i+0x118>
 800e714:	6923      	ldr	r3, [r4, #16]
 800e716:	462a      	mov	r2, r5
 800e718:	4639      	mov	r1, r7
 800e71a:	4630      	mov	r0, r6
 800e71c:	47c0      	blx	r8
 800e71e:	3001      	adds	r0, #1
 800e720:	d0aa      	beq.n	800e678 <_printf_i+0x12c>
 800e722:	6823      	ldr	r3, [r4, #0]
 800e724:	079b      	lsls	r3, r3, #30
 800e726:	d413      	bmi.n	800e750 <_printf_i+0x204>
 800e728:	68e0      	ldr	r0, [r4, #12]
 800e72a:	9b03      	ldr	r3, [sp, #12]
 800e72c:	4298      	cmp	r0, r3
 800e72e:	bfb8      	it	lt
 800e730:	4618      	movlt	r0, r3
 800e732:	e7a3      	b.n	800e67c <_printf_i+0x130>
 800e734:	2301      	movs	r3, #1
 800e736:	464a      	mov	r2, r9
 800e738:	4639      	mov	r1, r7
 800e73a:	4630      	mov	r0, r6
 800e73c:	47c0      	blx	r8
 800e73e:	3001      	adds	r0, #1
 800e740:	d09a      	beq.n	800e678 <_printf_i+0x12c>
 800e742:	3501      	adds	r5, #1
 800e744:	68e3      	ldr	r3, [r4, #12]
 800e746:	9a03      	ldr	r2, [sp, #12]
 800e748:	1a9b      	subs	r3, r3, r2
 800e74a:	42ab      	cmp	r3, r5
 800e74c:	dcf2      	bgt.n	800e734 <_printf_i+0x1e8>
 800e74e:	e7eb      	b.n	800e728 <_printf_i+0x1dc>
 800e750:	2500      	movs	r5, #0
 800e752:	f104 0919 	add.w	r9, r4, #25
 800e756:	e7f5      	b.n	800e744 <_printf_i+0x1f8>
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d1ac      	bne.n	800e6b6 <_printf_i+0x16a>
 800e75c:	7803      	ldrb	r3, [r0, #0]
 800e75e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e762:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e766:	e76c      	b.n	800e642 <_printf_i+0xf6>
 800e768:	08010a35 	.word	0x08010a35
 800e76c:	08010a46 	.word	0x08010a46

0800e770 <memmove>:
 800e770:	4288      	cmp	r0, r1
 800e772:	b510      	push	{r4, lr}
 800e774:	eb01 0302 	add.w	r3, r1, r2
 800e778:	d807      	bhi.n	800e78a <memmove+0x1a>
 800e77a:	1e42      	subs	r2, r0, #1
 800e77c:	4299      	cmp	r1, r3
 800e77e:	d00a      	beq.n	800e796 <memmove+0x26>
 800e780:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e784:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e788:	e7f8      	b.n	800e77c <memmove+0xc>
 800e78a:	4283      	cmp	r3, r0
 800e78c:	d9f5      	bls.n	800e77a <memmove+0xa>
 800e78e:	1881      	adds	r1, r0, r2
 800e790:	1ad2      	subs	r2, r2, r3
 800e792:	42d3      	cmn	r3, r2
 800e794:	d100      	bne.n	800e798 <memmove+0x28>
 800e796:	bd10      	pop	{r4, pc}
 800e798:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e79c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e7a0:	e7f7      	b.n	800e792 <memmove+0x22>
	...

0800e7a4 <_free_r>:
 800e7a4:	b538      	push	{r3, r4, r5, lr}
 800e7a6:	4605      	mov	r5, r0
 800e7a8:	2900      	cmp	r1, #0
 800e7aa:	d045      	beq.n	800e838 <_free_r+0x94>
 800e7ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e7b0:	1f0c      	subs	r4, r1, #4
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	bfb8      	it	lt
 800e7b6:	18e4      	addlt	r4, r4, r3
 800e7b8:	f000 f8d2 	bl	800e960 <__malloc_lock>
 800e7bc:	4a1f      	ldr	r2, [pc, #124]	; (800e83c <_free_r+0x98>)
 800e7be:	6813      	ldr	r3, [r2, #0]
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	b933      	cbnz	r3, 800e7d2 <_free_r+0x2e>
 800e7c4:	6063      	str	r3, [r4, #4]
 800e7c6:	6014      	str	r4, [r2, #0]
 800e7c8:	4628      	mov	r0, r5
 800e7ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7ce:	f000 b8c8 	b.w	800e962 <__malloc_unlock>
 800e7d2:	42a3      	cmp	r3, r4
 800e7d4:	d90c      	bls.n	800e7f0 <_free_r+0x4c>
 800e7d6:	6821      	ldr	r1, [r4, #0]
 800e7d8:	1862      	adds	r2, r4, r1
 800e7da:	4293      	cmp	r3, r2
 800e7dc:	bf04      	itt	eq
 800e7de:	681a      	ldreq	r2, [r3, #0]
 800e7e0:	685b      	ldreq	r3, [r3, #4]
 800e7e2:	6063      	str	r3, [r4, #4]
 800e7e4:	bf04      	itt	eq
 800e7e6:	1852      	addeq	r2, r2, r1
 800e7e8:	6022      	streq	r2, [r4, #0]
 800e7ea:	6004      	str	r4, [r0, #0]
 800e7ec:	e7ec      	b.n	800e7c8 <_free_r+0x24>
 800e7ee:	4613      	mov	r3, r2
 800e7f0:	685a      	ldr	r2, [r3, #4]
 800e7f2:	b10a      	cbz	r2, 800e7f8 <_free_r+0x54>
 800e7f4:	42a2      	cmp	r2, r4
 800e7f6:	d9fa      	bls.n	800e7ee <_free_r+0x4a>
 800e7f8:	6819      	ldr	r1, [r3, #0]
 800e7fa:	1858      	adds	r0, r3, r1
 800e7fc:	42a0      	cmp	r0, r4
 800e7fe:	d10b      	bne.n	800e818 <_free_r+0x74>
 800e800:	6820      	ldr	r0, [r4, #0]
 800e802:	4401      	add	r1, r0
 800e804:	1858      	adds	r0, r3, r1
 800e806:	4282      	cmp	r2, r0
 800e808:	6019      	str	r1, [r3, #0]
 800e80a:	d1dd      	bne.n	800e7c8 <_free_r+0x24>
 800e80c:	6810      	ldr	r0, [r2, #0]
 800e80e:	6852      	ldr	r2, [r2, #4]
 800e810:	605a      	str	r2, [r3, #4]
 800e812:	4401      	add	r1, r0
 800e814:	6019      	str	r1, [r3, #0]
 800e816:	e7d7      	b.n	800e7c8 <_free_r+0x24>
 800e818:	d902      	bls.n	800e820 <_free_r+0x7c>
 800e81a:	230c      	movs	r3, #12
 800e81c:	602b      	str	r3, [r5, #0]
 800e81e:	e7d3      	b.n	800e7c8 <_free_r+0x24>
 800e820:	6820      	ldr	r0, [r4, #0]
 800e822:	1821      	adds	r1, r4, r0
 800e824:	428a      	cmp	r2, r1
 800e826:	bf04      	itt	eq
 800e828:	6811      	ldreq	r1, [r2, #0]
 800e82a:	6852      	ldreq	r2, [r2, #4]
 800e82c:	6062      	str	r2, [r4, #4]
 800e82e:	bf04      	itt	eq
 800e830:	1809      	addeq	r1, r1, r0
 800e832:	6021      	streq	r1, [r4, #0]
 800e834:	605c      	str	r4, [r3, #4]
 800e836:	e7c7      	b.n	800e7c8 <_free_r+0x24>
 800e838:	bd38      	pop	{r3, r4, r5, pc}
 800e83a:	bf00      	nop
 800e83c:	20008654 	.word	0x20008654

0800e840 <_malloc_r>:
 800e840:	b570      	push	{r4, r5, r6, lr}
 800e842:	1ccd      	adds	r5, r1, #3
 800e844:	f025 0503 	bic.w	r5, r5, #3
 800e848:	3508      	adds	r5, #8
 800e84a:	2d0c      	cmp	r5, #12
 800e84c:	bf38      	it	cc
 800e84e:	250c      	movcc	r5, #12
 800e850:	2d00      	cmp	r5, #0
 800e852:	4606      	mov	r6, r0
 800e854:	db01      	blt.n	800e85a <_malloc_r+0x1a>
 800e856:	42a9      	cmp	r1, r5
 800e858:	d903      	bls.n	800e862 <_malloc_r+0x22>
 800e85a:	230c      	movs	r3, #12
 800e85c:	6033      	str	r3, [r6, #0]
 800e85e:	2000      	movs	r0, #0
 800e860:	bd70      	pop	{r4, r5, r6, pc}
 800e862:	f000 f87d 	bl	800e960 <__malloc_lock>
 800e866:	4a21      	ldr	r2, [pc, #132]	; (800e8ec <_malloc_r+0xac>)
 800e868:	6814      	ldr	r4, [r2, #0]
 800e86a:	4621      	mov	r1, r4
 800e86c:	b991      	cbnz	r1, 800e894 <_malloc_r+0x54>
 800e86e:	4c20      	ldr	r4, [pc, #128]	; (800e8f0 <_malloc_r+0xb0>)
 800e870:	6823      	ldr	r3, [r4, #0]
 800e872:	b91b      	cbnz	r3, 800e87c <_malloc_r+0x3c>
 800e874:	4630      	mov	r0, r6
 800e876:	f000 f863 	bl	800e940 <_sbrk_r>
 800e87a:	6020      	str	r0, [r4, #0]
 800e87c:	4629      	mov	r1, r5
 800e87e:	4630      	mov	r0, r6
 800e880:	f000 f85e 	bl	800e940 <_sbrk_r>
 800e884:	1c43      	adds	r3, r0, #1
 800e886:	d124      	bne.n	800e8d2 <_malloc_r+0x92>
 800e888:	230c      	movs	r3, #12
 800e88a:	6033      	str	r3, [r6, #0]
 800e88c:	4630      	mov	r0, r6
 800e88e:	f000 f868 	bl	800e962 <__malloc_unlock>
 800e892:	e7e4      	b.n	800e85e <_malloc_r+0x1e>
 800e894:	680b      	ldr	r3, [r1, #0]
 800e896:	1b5b      	subs	r3, r3, r5
 800e898:	d418      	bmi.n	800e8cc <_malloc_r+0x8c>
 800e89a:	2b0b      	cmp	r3, #11
 800e89c:	d90f      	bls.n	800e8be <_malloc_r+0x7e>
 800e89e:	600b      	str	r3, [r1, #0]
 800e8a0:	50cd      	str	r5, [r1, r3]
 800e8a2:	18cc      	adds	r4, r1, r3
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	f000 f85c 	bl	800e962 <__malloc_unlock>
 800e8aa:	f104 000b 	add.w	r0, r4, #11
 800e8ae:	1d23      	adds	r3, r4, #4
 800e8b0:	f020 0007 	bic.w	r0, r0, #7
 800e8b4:	1ac3      	subs	r3, r0, r3
 800e8b6:	d0d3      	beq.n	800e860 <_malloc_r+0x20>
 800e8b8:	425a      	negs	r2, r3
 800e8ba:	50e2      	str	r2, [r4, r3]
 800e8bc:	e7d0      	b.n	800e860 <_malloc_r+0x20>
 800e8be:	428c      	cmp	r4, r1
 800e8c0:	684b      	ldr	r3, [r1, #4]
 800e8c2:	bf16      	itet	ne
 800e8c4:	6063      	strne	r3, [r4, #4]
 800e8c6:	6013      	streq	r3, [r2, #0]
 800e8c8:	460c      	movne	r4, r1
 800e8ca:	e7eb      	b.n	800e8a4 <_malloc_r+0x64>
 800e8cc:	460c      	mov	r4, r1
 800e8ce:	6849      	ldr	r1, [r1, #4]
 800e8d0:	e7cc      	b.n	800e86c <_malloc_r+0x2c>
 800e8d2:	1cc4      	adds	r4, r0, #3
 800e8d4:	f024 0403 	bic.w	r4, r4, #3
 800e8d8:	42a0      	cmp	r0, r4
 800e8da:	d005      	beq.n	800e8e8 <_malloc_r+0xa8>
 800e8dc:	1a21      	subs	r1, r4, r0
 800e8de:	4630      	mov	r0, r6
 800e8e0:	f000 f82e 	bl	800e940 <_sbrk_r>
 800e8e4:	3001      	adds	r0, #1
 800e8e6:	d0cf      	beq.n	800e888 <_malloc_r+0x48>
 800e8e8:	6025      	str	r5, [r4, #0]
 800e8ea:	e7db      	b.n	800e8a4 <_malloc_r+0x64>
 800e8ec:	20008654 	.word	0x20008654
 800e8f0:	20008658 	.word	0x20008658

0800e8f4 <_realloc_r>:
 800e8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8f6:	4607      	mov	r7, r0
 800e8f8:	4614      	mov	r4, r2
 800e8fa:	460e      	mov	r6, r1
 800e8fc:	b921      	cbnz	r1, 800e908 <_realloc_r+0x14>
 800e8fe:	4611      	mov	r1, r2
 800e900:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e904:	f7ff bf9c 	b.w	800e840 <_malloc_r>
 800e908:	b922      	cbnz	r2, 800e914 <_realloc_r+0x20>
 800e90a:	f7ff ff4b 	bl	800e7a4 <_free_r>
 800e90e:	4625      	mov	r5, r4
 800e910:	4628      	mov	r0, r5
 800e912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e914:	f000 f826 	bl	800e964 <_malloc_usable_size_r>
 800e918:	42a0      	cmp	r0, r4
 800e91a:	d20f      	bcs.n	800e93c <_realloc_r+0x48>
 800e91c:	4621      	mov	r1, r4
 800e91e:	4638      	mov	r0, r7
 800e920:	f7ff ff8e 	bl	800e840 <_malloc_r>
 800e924:	4605      	mov	r5, r0
 800e926:	2800      	cmp	r0, #0
 800e928:	d0f2      	beq.n	800e910 <_realloc_r+0x1c>
 800e92a:	4631      	mov	r1, r6
 800e92c:	4622      	mov	r2, r4
 800e92e:	f7ff fc11 	bl	800e154 <memcpy>
 800e932:	4631      	mov	r1, r6
 800e934:	4638      	mov	r0, r7
 800e936:	f7ff ff35 	bl	800e7a4 <_free_r>
 800e93a:	e7e9      	b.n	800e910 <_realloc_r+0x1c>
 800e93c:	4635      	mov	r5, r6
 800e93e:	e7e7      	b.n	800e910 <_realloc_r+0x1c>

0800e940 <_sbrk_r>:
 800e940:	b538      	push	{r3, r4, r5, lr}
 800e942:	4c06      	ldr	r4, [pc, #24]	; (800e95c <_sbrk_r+0x1c>)
 800e944:	2300      	movs	r3, #0
 800e946:	4605      	mov	r5, r0
 800e948:	4608      	mov	r0, r1
 800e94a:	6023      	str	r3, [r4, #0]
 800e94c:	f7f6 f974 	bl	8004c38 <_sbrk>
 800e950:	1c43      	adds	r3, r0, #1
 800e952:	d102      	bne.n	800e95a <_sbrk_r+0x1a>
 800e954:	6823      	ldr	r3, [r4, #0]
 800e956:	b103      	cbz	r3, 800e95a <_sbrk_r+0x1a>
 800e958:	602b      	str	r3, [r5, #0]
 800e95a:	bd38      	pop	{r3, r4, r5, pc}
 800e95c:	20008d6c 	.word	0x20008d6c

0800e960 <__malloc_lock>:
 800e960:	4770      	bx	lr

0800e962 <__malloc_unlock>:
 800e962:	4770      	bx	lr

0800e964 <_malloc_usable_size_r>:
 800e964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e968:	1f18      	subs	r0, r3, #4
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	bfbc      	itt	lt
 800e96e:	580b      	ldrlt	r3, [r1, r0]
 800e970:	18c0      	addlt	r0, r0, r3
 800e972:	4770      	bx	lr

0800e974 <_init>:
 800e974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e976:	bf00      	nop
 800e978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e97a:	bc08      	pop	{r3}
 800e97c:	469e      	mov	lr, r3
 800e97e:	4770      	bx	lr

0800e980 <_fini>:
 800e980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e982:	bf00      	nop
 800e984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e986:	bc08      	pop	{r3}
 800e988:	469e      	mov	lr, r3
 800e98a:	4770      	bx	lr
