
---------- Begin Simulation Statistics ----------
simSeconds                                   1.805402                       # Number of seconds simulated (Second)
simTicks                                 1805402480000                       # Number of ticks simulated (Tick)
finalTick                                1815652694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1624.80                       # Real time elapsed on the host (Second)
hostTickRate                               1111151371                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707724                       # Number of bytes of host memory used (Byte)
simInsts                                    471206154                       # Number of instructions simulated (Count)
simOps                                      639833366                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   290008                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     393791                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1805402480                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.831449                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.260998                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            471206154                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              639833366                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.831449                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.260998                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         639833366                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        235537667                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        33817090                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    353701393     55.28%     55.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     16777216      2.62%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    235537667     36.81%     94.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     33817090      5.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    639833366                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     16974596                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     16974595                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     16908801                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        65795                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      268132152                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         268132152                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     268132152                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        268132152                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1222605                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1222605                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1222605                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1222605                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  91056711000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  91056711000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  91056711000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  91056711000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    269354757                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     269354757                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    269354757                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    269354757                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004539                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004539                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004539                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004539                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 74477.620327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 74477.620327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 74477.620327                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 74477.620327                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         7350                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              7350                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1222605                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1222605                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1222605                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1222605                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  88611501000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  88611501000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  88611501000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  88611501000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004539                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004539                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004539                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004539                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 72477.620327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 72477.620327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 72477.620327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 72477.620327                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1222605                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    234319224                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       234319224                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1218443                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1218443                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  90733508000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  90733508000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    235537667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    235537667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005173                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005173                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 74466.764551                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 74466.764551                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1218443                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1218443                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  88296622000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  88296622000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 72466.764551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 72466.764551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     33812928                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       33812928                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4162                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4162                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    323203000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    323203000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     33817090                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     33817090                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000123                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000123                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 77655.694378                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 77655.694378                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4162                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4162                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    314879000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    314879000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000123                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000123                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 75655.694378                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 75655.694378                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            269349058                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1222605                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             220.307506                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          453                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2156060661                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2156060661                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   1805402480                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      269354757                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    639833366                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     875042066                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    572132879                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         269354757                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    303303948                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             471206154                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               639833366                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.260998                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           16974596                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009402                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      589040651                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         589040651                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     589040651                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        589040651                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            3                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               3                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            3                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              3                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       159000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       159000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       159000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       159000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    589040654                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     589040654                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    589040654                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    589040654                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        53000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        53000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        53000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        53000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            3                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       153000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       153000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        51000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      3                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    589040651                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       589040651                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       159000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       159000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    589040654                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    589040654                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        53000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        53000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       153000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       153000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        51000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        51000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 9326                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  3                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3108.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1178081311                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1178081311                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses               235537667                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                33817090                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                  12778899                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     17588                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               589040654                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4943.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1218844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.059300828750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           275                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           275                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2908770                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4659                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1222608                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        7350                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1222608                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      7350                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3761                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   2407                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1222608                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  7350                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1218847                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     265                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     267                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     4417.778182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    2802.829159                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1495.085857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255             28     10.18%     10.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            1      0.36%     10.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            3      1.09%     11.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            2      0.73%     12.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863          120     43.64%     56.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119           83     30.18%     86.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375           38     13.82%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            275                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.934545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.930975                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.346104                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 8      2.91%      2.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.73%      3.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               265     96.36%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            275                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   240704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 78246912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                470400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               43340425.67616280                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               260551.32039034                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1805402462000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1467857.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     78006016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       315648                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 106.347477710344                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 43206995.040795557201                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 174835.253355805733                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1222605                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         7350                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst        56250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  48895664250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 42615325974500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     39993.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 5798003533.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     78246720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        78246912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       470400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       470400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1222605                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1222608                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         7350                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            7350                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst             106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        43340319                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           43340426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst          106                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total            106                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       260551                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            260551                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       260551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst            106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       43340319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          43600977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1218847                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4932                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         54991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         78368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         73678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         60990                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         79234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         64469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         69821                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         79597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         55478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         78598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        73701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        60216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        79969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       143987                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        80917                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        84833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           450                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              26042339250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6094235000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         48895720500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21366.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40116.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                77960                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4238                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              6.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1141590                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    68.609375                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    66.637272                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    26.654348                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1091405     95.60%     95.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        46489      4.07%     99.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2883      0.25%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          495      0.04%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           58      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           27      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           31      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           54      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          148      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1141590                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           78006208                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          315648                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                43.207101                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.174835                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 6.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3830909880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2036173095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4006703820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11880720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 142517191440.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 250758898440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 482110116480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   885271873875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    490.345994                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1251165083500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  60286460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 493953416500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4320078420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2296176135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4696013700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       13958280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 142517191440.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 301449352980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 439423352640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   894716123595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    495.577099                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1139714690500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  60286460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 605403639500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1218446                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7350                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1215258                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4162                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4162                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1218446                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port            9                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total            9                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      3667815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      3667815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3667824                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     78717120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     78717120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78717312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1222608                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1222608    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1222608                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1815652694000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2474616000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy              15750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6742749750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2445216                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1222608                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.810832                       # Number of seconds simulated (Second)
simTicks                                 1810831604000                       # Number of ticks simulated (Tick)
finalTick                                1821081818000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1629.80                       # Real time elapsed on the host (Second)
hostTickRate                               1111078733                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     709772                       # Number of bytes of host memory used (Byte)
simInsts                                    472494696                       # Number of instructions simulated (Count)
simOps                                      641818817                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   289910                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     393803                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1810831604                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.832491                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.260927                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            472494698                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              641818820                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.832491                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.260927                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              13898                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         641811726                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        236184497                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        33971396                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          850      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    354879408     55.29%     55.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     16777229      2.61%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         1535      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1562      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           20      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         2323      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    236182946     36.80%     94.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     33967548      5.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1551      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3848      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    641818820                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     17081723                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     17077850                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         3873                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     17007249                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        74474                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         3063                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         3062                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      268927691                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         268927691                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     268927691                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        268927691                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1228158                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1228158                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1228158                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1228158                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  91392021000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  91392021000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  91392021000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  91392021000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    270155849                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     270155849                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    270155849                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    270155849                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004546                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004546                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004546                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004546                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 74413.895443                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 74413.895443                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 74413.895443                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 74413.895443                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         7855                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              7855                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1228158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1228158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1228158                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1228158                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  88935705000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  88935705000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  88935705000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  88935705000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 72413.895443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 72413.895443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 72413.895443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 72413.895443                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1228160                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       148000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       148000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        74000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        74000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       332000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       332000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       166000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       166000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    234960506                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       234960506                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1223969                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1223969                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  91067535000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  91067535000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    236184475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    236184475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005182                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005182                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 74403.465284                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 74403.465284                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1223969                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1223969                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  88619597000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  88619597000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005182                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005182                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 72403.465284                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 72403.465284                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     33967185                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       33967185                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4189                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4189                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    324486000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    324486000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     33971374                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     33971374                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000123                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000123                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 77461.446646                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 77461.446646                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4189                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4189                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    316108000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    316108000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000123                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000123                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 75461.446646                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 75461.446646                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            270199907                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1228672                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             219.912155                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          310                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2162475304                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2162475304                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         6125                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 1810831603.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      270155893                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses        13898                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          15489                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          9272                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    641811726                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     877489462                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    573749851                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         270155893                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    304327487                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             472494698                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               641818820                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.260927                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           17081723                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009433                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      590787293                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         590787293                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     590787293                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        590787293                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          151                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             151                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          151                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            151                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9011000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9011000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9011000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9011000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    590787444                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     590787444                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    590787444                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    590787444                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 59675.496689                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 59675.496689                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 59675.496689                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 59675.496689                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          151                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          151                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          151                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          151                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      8709000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8709000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      8709000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8709000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 57675.496689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 57675.496689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 57675.496689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 57675.496689                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    151                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    590787293                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       590787293                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          151                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           151                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9011000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9011000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    590787444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    590787444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 59675.496689                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59675.496689                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          151                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          151                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      8709000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8709000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 57675.496689                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 57675.496689                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            594059893                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                407                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1459606.616708                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1181575039                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1181575039                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses               236184498                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                33971396                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                  12779325                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     17588                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               590787449                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        13                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      5436.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       151.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1224357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.064453434500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           303                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           303                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2921988                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5129                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1228311                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        7855                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1228311                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      7855                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3803                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   2419                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1228311                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  7855                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1224508                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     292                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     4041.138614                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    1895.671045                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1882.455120                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255             54     17.82%     17.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            1      0.33%     18.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            3      0.99%     19.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            4      1.32%     20.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863          120     39.60%     60.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119           83     27.39%     87.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375           38     12.54%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.920792                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.916436                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.382130                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                11      3.63%      3.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.66%      4.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               290     95.71%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   243392                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 78611904                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                502720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               43412045.50790466                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               277618.30470019                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1810831568000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1464877.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         9664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     78358848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       347520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 5336.774539748976                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 43272299.769294284284                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 191911.826164483035                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          151                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1228160                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         7855                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      3822250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  49041033000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 43099205706750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25312.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     39930.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 5486849867.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         9664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     78602240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        78611904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         9664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         9664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       502720                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       502720                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           151                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1228160                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1228311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         7855                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            7855                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            5337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        43406709                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           43412046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         5337                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           5337                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       277618                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            277618                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       277618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           5337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       43406709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          43689664                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1224508                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5430                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         55368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         78731                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         73963                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         61352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         79553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         64819                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         70196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         79893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         55832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         78967                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        73984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        60591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        80339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       144440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        81346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        85134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           495                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          470                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              26085330250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6122540000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         49044855250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21302.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40052.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                82512                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4519                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              6.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1142912                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    68.873670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    66.733218                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    28.355610                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1091681     95.52%     95.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        46734      4.09%     99.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3033      0.27%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          993      0.09%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          195      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           42      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           32      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           54      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          148      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1142912                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           78368512                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          347520                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                43.277637                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.191912                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 7.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3835229580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2038465275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4026174600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       13185720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 142945595520.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 252016376010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 483135971520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   888010998225                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    490.388502                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1253821700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  60467680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 496544704000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4325226360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2298900945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4716962460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       15252840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 142945595520.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 302809388940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 440362842720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   897474169785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    495.614373                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1142145622000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  60467680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 608220612000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1224120                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7855                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1220456                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4191                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4191                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1224120                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port          453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total          453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      3684480                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      3684480                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3684933                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port         9664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total         9664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     79104960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     79104960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 79114624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1228311                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1228311    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1228311                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1821081818000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2488042000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             805750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6772164000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2456622                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1228311                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
