// Seed: 3973165527
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output reg id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  inout wire id_1;
  for (id_4 = id_1; id_1; id_2 = id_1) begin : LABEL_0
    wire id_5;
    ;
  end
  assign id_4 = id_4 + id_4;
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    output tri   id_2,
    input  uwire id_3
);
  tri1 id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
