<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: PORT Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___p_o_r_t___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">PORT Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PORT Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___p_o_r_t___peripheral___access___layer.png" border="0" usemap="#agroup______p__o__r__t______peripheral______access______layer" alt=""/></div>
<map name="agroup______p__o__r__t______peripheral______access______layer" id="agroup______p__o__r__t______peripheral______access______layer">
<area shape="rect" href="group___p_o_r_t___register___masks.html" title=" " alt="" coords="441,13,596,38"/>
<area shape="rect" title=" " alt="" coords="225,5,393,45"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___p_o_r_t___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___register___masks.html">PORT Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT - Register Layout Typedef.  <a href="struct_p_o_r_t___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae9d33dd352fbda70db758fa6daabf495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a>&#160;&#160;&#160;32u</td></tr>
<tr class="memdesc:gae9d33dd352fbda70db758fa6daabf495"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORT - Size of Registers Arrays.  <a href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">More...</a><br /></td></tr>
<tr class="separator:gae9d33dd352fbda70db758fa6daabf495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa272f4e30fe8426e1222e9ddc13e3610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gaa272f4e30fe8426e1222e9ddc13e3610">PORT_INSTANCE_COUNT</a>&#160;&#160;&#160;(5u)</td></tr>
<tr class="memdesc:gaa272f4e30fe8426e1222e9ddc13e3610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the PORT module.  <a href="group___p_o_r_t___peripheral___access___layer.html#gaa272f4e30fe8426e1222e9ddc13e3610">More...</a><br /></td></tr>
<tr class="separator:gaa272f4e30fe8426e1222e9ddc13e3610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d20f730f9619aabbf94e2efd1de34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>&#160;&#160;&#160;(0x40049000u)</td></tr>
<tr class="memdesc:gae3d20f730f9619aabbf94e2efd1de34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTA base address.  <a href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">More...</a><br /></td></tr>
<tr class="separator:gae3d20f730f9619aabbf94e2efd1de34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>)</td></tr>
<tr class="memdesc:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTA base pointer.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">More...</a><br /></td></tr>
<tr class="separator:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a668049a5e6c09cf6a7164ffca38a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>&#160;&#160;&#160;(0x4004A000u)</td></tr>
<tr class="memdesc:ga2a668049a5e6c09cf6a7164ffca38a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTB base address.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">More...</a><br /></td></tr>
<tr class="separator:ga2a668049a5e6c09cf6a7164ffca38a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>)</td></tr>
<tr class="memdesc:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTB base pointer.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">More...</a><br /></td></tr>
<tr class="separator:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0018f0edf7f8030868f9cc791275378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>&#160;&#160;&#160;(0x4004B000u)</td></tr>
<tr class="memdesc:ga0018f0edf7f8030868f9cc791275378d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTC base address.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">More...</a><br /></td></tr>
<tr class="separator:ga0018f0edf7f8030868f9cc791275378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fea88642279a70246e026e7221b0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>)</td></tr>
<tr class="memdesc:ga68fea88642279a70246e026e7221b0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTC base pointer.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">More...</a><br /></td></tr>
<tr class="separator:ga68fea88642279a70246e026e7221b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88c980d0129f396683260eb978daf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>&#160;&#160;&#160;(0x4004C000u)</td></tr>
<tr class="memdesc:gab88c980d0129f396683260eb978daf15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTD base address.  <a href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">More...</a><br /></td></tr>
<tr class="separator:gab88c980d0129f396683260eb978daf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>)</td></tr>
<tr class="memdesc:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTD base pointer.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">More...</a><br /></td></tr>
<tr class="separator:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d490d67d751071845b3532193b4b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a>&#160;&#160;&#160;(0x4004D000u)</td></tr>
<tr class="memdesc:ga72d490d67d751071845b3532193b4b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTE base address.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">More...</a><br /></td></tr>
<tr class="separator:ga72d490d67d751071845b3532193b4b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a>&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a>)</td></tr>
<tr class="memdesc:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral PORTE base pointer.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">More...</a><br /></td></tr>
<tr class="separator:ga7e2386d3b1084b5b875ae3696f550ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b01d00368494b63dd2a67eda52b241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241">PORT_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a> }</td></tr>
<tr class="memdesc:ga80b01d00368494b63dd2a67eda52b241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of PORT peripheral base addresses.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241">More...</a><br /></td></tr>
<tr class="separator:ga80b01d00368494b63dd2a67eda52b241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ff5179f8acaef2e1683cedfc0ef453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453">PORT_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a> }</td></tr>
<tr class="memdesc:ga54ff5179f8acaef2e1683cedfc0ef453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of PORT peripheral base pointers.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453">More...</a><br /></td></tr>
<tr class="separator:ga54ff5179f8acaef2e1683cedfc0ef453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e897bdb74b5fa048eea1238b28bcafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0e897bdb74b5fa048eea1238b28bcafe">PORT_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga0e897bdb74b5fa048eea1238b28bcafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the PORT module.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga0e897bdb74b5fa048eea1238b28bcafe">More...</a><br /></td></tr>
<tr class="separator:ga0e897bdb74b5fa048eea1238b28bcafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68732ace83317192134db56c59dee31a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68732ace83317192134db56c59dee31a">PORT_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga68732ace83317192134db56c59dee31a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the PORT module.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga68732ace83317192134db56c59dee31a">More...</a><br /></td></tr>
<tr class="separator:ga68732ace83317192134db56c59dee31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442cafa4ce211d588393a5f2954198bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb">PORT_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a> }</td></tr>
<tr class="memdesc:ga442cafa4ce211d588393a5f2954198bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the PORT peripheral type.  <a href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb">More...</a><br /></td></tr>
<tr class="separator:ga442cafa4ce211d588393a5f2954198bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa0db94574a8e9a7d7de23f9fbecb0347"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></td></tr>
<tr class="separator:gaa0db94574a8e9a7d7de23f9fbecb0347"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga80b01d00368494b63dd2a67eda52b241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b01d00368494b63dd2a67eda52b241">&#9670;&nbsp;</a></span>PORT_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of PORT peripheral base addresses. </p>

</div>
</div>
<a id="ga54ff5179f8acaef2e1683cedfc0ef453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ff5179f8acaef2e1683cedfc0ef453">&#9670;&nbsp;</a></span>PORT_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>, <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">PORTE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of PORT peripheral base pointers. </p>

</div>
</div>
<a id="gaa272f4e30fe8426e1222e9ddc13e3610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa272f4e30fe8426e1222e9ddc13e3610">&#9670;&nbsp;</a></span>PORT_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_INSTANCE_COUNT&#160;&#160;&#160;(5u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the PORT module. </p>

</div>
</div>
<a id="ga442cafa4ce211d588393a5f2954198bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga442cafa4ce211d588393a5f2954198bb">&#9670;&nbsp;</a></span>PORT_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors for the PORT peripheral type. </p>

</div>
</div>
<a id="ga0e897bdb74b5fa048eea1238b28bcafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e897bdb74b5fa048eea1238b28bcafe">&#9670;&nbsp;</a></span>PORT_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQS_ARR_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the PORT module. </p>

</div>
</div>
<a id="ga68732ace83317192134db56c59dee31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68732ace83317192134db56c59dee31a">&#9670;&nbsp;</a></span>PORT_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the PORT module. </p>

</div>
</div>
<a id="gae9d33dd352fbda70db758fa6daabf495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d33dd352fbda70db758fa6daabf495">&#9670;&nbsp;</a></span>PORT_PCR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORT_PCR_COUNT&#160;&#160;&#160;32u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PORT - Size of Registers Arrays. </p>

</div>
</div>
<a id="ga7c8a7f98a98d8cb125dd57a66720ab30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8a7f98a98d8cb125dd57a66720ab30">&#9670;&nbsp;</a></span>PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">PORTA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTA base pointer. </p>

</div>
</div>
<a id="gae3d20f730f9619aabbf94e2efd1de34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d20f730f9619aabbf94e2efd1de34c">&#9670;&nbsp;</a></span>PORTA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_BASE&#160;&#160;&#160;(0x40049000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTA base address. </p>

</div>
</div>
<a id="ga09a0c85cd3da09d9cdf63a5ac4c39f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a0c85cd3da09d9cdf63a5ac4c39f77">&#9670;&nbsp;</a></span>PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">PORTB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTB base pointer. </p>

</div>
</div>
<a id="ga2a668049a5e6c09cf6a7164ffca38a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a668049a5e6c09cf6a7164ffca38a7e">&#9670;&nbsp;</a></span>PORTB_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_BASE&#160;&#160;&#160;(0x4004A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTB base address. </p>

</div>
</div>
<a id="ga68fea88642279a70246e026e7221b0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68fea88642279a70246e026e7221b0a5">&#9670;&nbsp;</a></span>PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">PORTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTC base pointer. </p>

</div>
</div>
<a id="ga0018f0edf7f8030868f9cc791275378d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0018f0edf7f8030868f9cc791275378d">&#9670;&nbsp;</a></span>PORTC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC_BASE&#160;&#160;&#160;(0x4004B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTC base address. </p>

</div>
</div>
<a id="ga3e6a2517db4f9cb7c9037adf0aefe79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6a2517db4f9cb7c9037adf0aefe79b">&#9670;&nbsp;</a></span>PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">PORTD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTD base pointer. </p>

</div>
</div>
<a id="gab88c980d0129f396683260eb978daf15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab88c980d0129f396683260eb978daf15">&#9670;&nbsp;</a></span>PORTD_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_BASE&#160;&#160;&#160;(0x4004C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTD base address. </p>

</div>
</div>
<a id="ga7e2386d3b1084b5b875ae3696f550ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e2386d3b1084b5b875ae3696f550ba9">&#9670;&nbsp;</a></span>PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE&#160;&#160;&#160;((<a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">PORTE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTE base pointer. </p>

</div>
</div>
<a id="ga72d490d67d751071845b3532193b4b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d490d67d751071845b3532193b4b93">&#9670;&nbsp;</a></span>PORTE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTE_BASE&#160;&#160;&#160;(0x4004D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral PORTE base address. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaa0db94574a8e9a7d7de23f9fbecb0347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0db94574a8e9a7d7de23f9fbecb0347">&#9670;&nbsp;</a></span>PORT_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_p_o_r_t___type.html">PORT_Type</a> * <a class="el" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
