#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00100000;


// Interrupt Vector Table Constants

const IVT_INT_NMI                = 2;
const IVT_INT_Hard_Fault         = 3;
const IVT_INT_Mem_Manage_Fault   = 4;
const IVT_INT_Bus_Fault          = 5;
const IVT_INT_Usage_Fault        = 6;
const IVT_INT_Reserved7          = 7;
const IVT_INT_Reserved8          = 8;
const IVT_INT_Reserved9          = 9;
const IVT_INT_Reserved10         = 10;
const IVT_INT_SVCall             = 11;
const IVT_INT_DebugMonitor       = 12;
const IVT_INT_Reserved13         = 13;
const IVT_INT_PendableSrvReq     = 14;
const IVT_INT_SysTick            = 15;
const IVT_INT_DMA0_DMA16         = 16;
const IVT_INT_DMA1_DMA17         = 17;
const IVT_INT_DMA2_DMA18         = 18;
const IVT_INT_DMA3_DMA19         = 19;
const IVT_INT_DMA4_DMA20         = 20;
const IVT_INT_DMA5_DMA21         = 21;
const IVT_INT_DMA6_DMA22         = 22;
const IVT_INT_DMA7_DMA23         = 23;
const IVT_INT_DMA8_DMA24         = 24;
const IVT_INT_DMA9_DMA25         = 25;
const IVT_INT_DMA10_DMA26        = 26;
const IVT_INT_DMA11_DMA27        = 27;
const IVT_INT_DMA12_DMA28        = 28;
const IVT_INT_DMA13_DMA29        = 29;
const IVT_INT_DMA14_DMA30        = 30;
const IVT_INT_DMA15_DMA31        = 31;
const IVT_INT_DMA_ERROR          = 32;
const IVT_INT_MCM                = 33;
const IVT_INT_FTFE               = 34;
const IVT_INT_READ_COLLISION     = 35;
const IVT_INT_PMC                = 36;
const IVT_INT_LLWU               = 37;
const IVT_INT_WDOG_EWM           = 38;
const IVT_INT_TRNG0              = 39;
const IVT_INT_I2C0               = 40;
const IVT_INT_I2C1               = 41;
const IVT_INT_SPI0               = 42;
const IVT_INT_SPI1               = 43;
const IVT_INT_UART5_RX_TX        = 44;
const IVT_INT_UART5_ERR          = 45;
const IVT_INT_RESERVED46         = 46;
const IVT_INT_UART0_RX_TX        = 47;
const IVT_INT_UART0_ERR          = 48;
const IVT_INT_UART1_RX_TX        = 49;
const IVT_INT_UART1_ERR          = 50;
const IVT_INT_UART2_RX_TX        = 51;
const IVT_INT_UART2_ERR          = 52;
const IVT_INT_ADC0               = 53;
const IVT_INT_HSADC_ERR          = 54;
const IVT_INT_HSADC0_CCA         = 55;
const IVT_INT_CMP0               = 56;
const IVT_INT_CMP1               = 57;
const IVT_INT_FTM0               = 58;
const IVT_INT_FTM1               = 59;
const IVT_INT_UART3_RX_TX        = 60;
const IVT_INT_UART3_ERR          = 61;
const IVT_INT_UART4_RX_TX        = 62;
const IVT_INT_UART4_ERR          = 63;
const IVT_INT_PIT0               = 64;
const IVT_INT_PIT1               = 65;
const IVT_INT_PIT2               = 66;
const IVT_INT_PIT3               = 67;
const IVT_INT_PDB0               = 68;
const IVT_INT_FTM2               = 69;
const IVT_INT_XBARA              = 70;
const IVT_INT_PDB1               = 71;
const IVT_INT_DAC0               = 72;
const IVT_INT_MCG                = 73;
const IVT_INT_LPTMR0             = 74;
const IVT_INT_PORTA              = 75;
const IVT_INT_PORTB              = 76;
const IVT_INT_PORTC              = 77;
const IVT_INT_PORTD              = 78;
const IVT_INT_PORTE              = 79;
const IVT_INT_SWI                = 80;
const IVT_INT_SPI2               = 81;
const IVT_INT_ENC_COMPARE        = 82;
const IVT_INT_ENC_HOME           = 83;
const IVT_INT_ENC_WDOG_SAB       = 84;
const IVT_INT_ENC_INDEX          = 85;
const IVT_INT_CMP2               = 86;
const IVT_INT_FTM3               = 87;
const IVT_INT_RESERVED88         = 88;
const IVT_INT_HSADC0_CCB         = 89;
const IVT_INT_HSADC1_CCA         = 90;
const IVT_INT_CAN0_ORED_MESSAGE_BUFFER = 91;
const IVT_INT_CAN0_BUS_OFF       = 92;
const IVT_INT_CAN0_ERROR         = 93;
const IVT_INT_CAN0_TX_WARNING    = 94;
const IVT_INT_CAN0_RX_WARNING    = 95;
const IVT_INT_CAN0_WAKE_UP       = 96;
const IVT_INT_PWM0_CMP0          = 97;
const IVT_INT_PWM0_RELOAD0       = 98;
const IVT_INT_PWM0_CMP1          = 99;
const IVT_INT_PWM0_RELOAD1       = 100;
const IVT_INT_PWM0_CMP2          = 101;
const IVT_INT_PWM0_RELOAD2       = 102;
const IVT_INT_PWM0_CMP3          = 103;
const IVT_INT_PWM0_RELOAD3       = 104;
const IVT_INT_PWM0_CAP           = 105;
const IVT_INT_PWM0_RERR          = 106;
const IVT_INT_PWM0_FAULT         = 107;
const IVT_INT_CMP3               = 108;
const IVT_INT_HSADC1_CCB         = 109;
const IVT_INT_CAN1_ORED_MESSAGE_BUFFER = 110;
const IVT_INT_CAN1_BUS_OFF       = 111;
const IVT_INT_CAN1_ERROR         = 112;
const IVT_INT_CAN1_TX_WARNING    = 113;
const IVT_INT_CAN1_RX_WARNING    = 114;
const IVT_INT_CAN1_WAKE_UP       = 115;
const IVT_INT_RESERVED116        = 116;
const IVT_INT_RESERVED117        = 117;
const IVT_INT_RESERVED118        = 118;
const IVT_INT_RESERVED119        = 119;
const IVT_INT_PWM1_CMP0          = 120;
const IVT_INT_PWM1_RELOAD0       = 121;
const IVT_INT_PWM1_CMP1          = 122;
const IVT_INT_PWM1_RELOAD1       = 123;
const IVT_INT_PWM1_CMP2          = 124;
const IVT_INT_PWM1_RELOAD2       = 125;
const IVT_INT_PWM1_CMP3          = 126;
const IVT_INT_PWM1_RELOAD3       = 127;
const IVT_INT_PWM1_CAP           = 128;
const IVT_INT_PWM1_RERR          = 129;
const IVT_INT_PWM1_FAULT         = 130;
const IVT_INT_RESERVED131        = 131;
const IVT_INT_RESERVED132        = 132;
const IVT_INT_RESERVED133        = 133;
const IVT_INT_RESERVED134        = 134;
const IVT_INT_RESERVED135        = 135;
const IVT_INT_RESERVED136        = 136;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr unsigned long   volatile AIPS0_MPRA           absolute 0x40000000;
    const register unsigned short int MPL3 = 16;
    sbit  MPL3_bit at AIPS0_MPRA.B16;
    const register unsigned short int MTW3 = 17;
    sbit  MTW3_bit at AIPS0_MPRA.B17;
    const register unsigned short int MTR3 = 18;
    sbit  MTR3_bit at AIPS0_MPRA.B18;
    const register unsigned short int MPL2 = 20;
    sbit  MPL2_bit at AIPS0_MPRA.B20;
    const register unsigned short int MTW2 = 21;
    sbit  MTW2_bit at AIPS0_MPRA.B21;
    const register unsigned short int MTR2 = 22;
    sbit  MTR2_bit at AIPS0_MPRA.B22;
    const register unsigned short int MPL1 = 24;
    sbit  MPL1_bit at AIPS0_MPRA.B24;
    const register unsigned short int MTW1 = 25;
    sbit  MTW1_bit at AIPS0_MPRA.B25;
    const register unsigned short int MTR1 = 26;
    sbit  MTR1_bit at AIPS0_MPRA.B26;
    const register unsigned short int MPL0 = 28;
    sbit  MPL0_bit at AIPS0_MPRA.B28;
    const register unsigned short int MTW0 = 29;
    sbit  MTW0_bit at AIPS0_MPRA.B29;
    const register unsigned short int MTR0 = 30;
    sbit  MTR0_bit at AIPS0_MPRA.B30;

sfr unsigned long   volatile AIPS0_PACRA          absolute 0x40000020;
    const register unsigned short int TP7 = 0;
    sbit  TP7_bit at AIPS0_PACRA.B0;
    const register unsigned short int WP7 = 1;
    sbit  WP7_bit at AIPS0_PACRA.B1;
    const register unsigned short int SP7 = 2;
    sbit  SP7_bit at AIPS0_PACRA.B2;
    const register unsigned short int TP6 = 4;
    sbit  TP6_bit at AIPS0_PACRA.B4;
    const register unsigned short int WP6 = 5;
    sbit  WP6_bit at AIPS0_PACRA.B5;
    const register unsigned short int SP6 = 6;
    sbit  SP6_bit at AIPS0_PACRA.B6;
    const register unsigned short int TP5 = 8;
    sbit  TP5_bit at AIPS0_PACRA.B8;
    const register unsigned short int WP5 = 9;
    sbit  WP5_bit at AIPS0_PACRA.B9;
    const register unsigned short int SP5 = 10;
    sbit  SP5_bit at AIPS0_PACRA.B10;
    const register unsigned short int TP4 = 12;
    sbit  TP4_bit at AIPS0_PACRA.B12;
    const register unsigned short int WP4 = 13;
    sbit  WP4_bit at AIPS0_PACRA.B13;
    const register unsigned short int SP4 = 14;
    sbit  SP4_bit at AIPS0_PACRA.B14;
    const register unsigned short int TP3 = 16;
    sbit  TP3_bit at AIPS0_PACRA.B16;
    const register unsigned short int WP3 = 17;
    sbit  WP3_bit at AIPS0_PACRA.B17;
    const register unsigned short int SP3 = 18;
    sbit  SP3_bit at AIPS0_PACRA.B18;
    const register unsigned short int TP2 = 20;
    sbit  TP2_bit at AIPS0_PACRA.B20;
    const register unsigned short int WP2 = 21;
    sbit  WP2_bit at AIPS0_PACRA.B21;
    const register unsigned short int SP2 = 22;
    sbit  SP2_bit at AIPS0_PACRA.B22;
    const register unsigned short int TP1 = 24;
    sbit  TP1_bit at AIPS0_PACRA.B24;
    const register unsigned short int WP1 = 25;
    sbit  WP1_bit at AIPS0_PACRA.B25;
    const register unsigned short int SP1 = 26;
    sbit  SP1_bit at AIPS0_PACRA.B26;
    const register unsigned short int TP0 = 28;
    sbit  TP0_bit at AIPS0_PACRA.B28;
    const register unsigned short int WP0 = 29;
    sbit  WP0_bit at AIPS0_PACRA.B29;
    const register unsigned short int SP0 = 30;
    sbit  SP0_bit at AIPS0_PACRA.B30;

sfr unsigned long   volatile AIPS0_PACRB          absolute 0x40000024;
    sbit  TP7_AIPS0_PACRB_bit at AIPS0_PACRB.B0;
    sbit  WP7_AIPS0_PACRB_bit at AIPS0_PACRB.B1;
    sbit  SP7_AIPS0_PACRB_bit at AIPS0_PACRB.B2;
    sbit  TP6_AIPS0_PACRB_bit at AIPS0_PACRB.B4;
    sbit  WP6_AIPS0_PACRB_bit at AIPS0_PACRB.B5;
    sbit  SP6_AIPS0_PACRB_bit at AIPS0_PACRB.B6;
    sbit  TP5_AIPS0_PACRB_bit at AIPS0_PACRB.B8;
    sbit  WP5_AIPS0_PACRB_bit at AIPS0_PACRB.B9;
    sbit  SP5_AIPS0_PACRB_bit at AIPS0_PACRB.B10;
    sbit  TP4_AIPS0_PACRB_bit at AIPS0_PACRB.B12;
    sbit  WP4_AIPS0_PACRB_bit at AIPS0_PACRB.B13;
    sbit  SP4_AIPS0_PACRB_bit at AIPS0_PACRB.B14;
    sbit  TP3_AIPS0_PACRB_bit at AIPS0_PACRB.B16;
    sbit  WP3_AIPS0_PACRB_bit at AIPS0_PACRB.B17;
    sbit  SP3_AIPS0_PACRB_bit at AIPS0_PACRB.B18;
    sbit  TP2_AIPS0_PACRB_bit at AIPS0_PACRB.B20;
    sbit  WP2_AIPS0_PACRB_bit at AIPS0_PACRB.B21;
    sbit  SP2_AIPS0_PACRB_bit at AIPS0_PACRB.B22;
    sbit  TP1_AIPS0_PACRB_bit at AIPS0_PACRB.B24;
    sbit  WP1_AIPS0_PACRB_bit at AIPS0_PACRB.B25;
    sbit  SP1_AIPS0_PACRB_bit at AIPS0_PACRB.B26;
    sbit  TP0_AIPS0_PACRB_bit at AIPS0_PACRB.B28;
    sbit  WP0_AIPS0_PACRB_bit at AIPS0_PACRB.B29;
    sbit  SP0_AIPS0_PACRB_bit at AIPS0_PACRB.B30;

sfr unsigned long   volatile AIPS0_PACRC          absolute 0x40000028;
    sbit  TP7_AIPS0_PACRC_bit at AIPS0_PACRC.B0;
    sbit  WP7_AIPS0_PACRC_bit at AIPS0_PACRC.B1;
    sbit  SP7_AIPS0_PACRC_bit at AIPS0_PACRC.B2;
    sbit  TP6_AIPS0_PACRC_bit at AIPS0_PACRC.B4;
    sbit  WP6_AIPS0_PACRC_bit at AIPS0_PACRC.B5;
    sbit  SP6_AIPS0_PACRC_bit at AIPS0_PACRC.B6;
    sbit  TP5_AIPS0_PACRC_bit at AIPS0_PACRC.B8;
    sbit  WP5_AIPS0_PACRC_bit at AIPS0_PACRC.B9;
    sbit  SP5_AIPS0_PACRC_bit at AIPS0_PACRC.B10;
    sbit  TP4_AIPS0_PACRC_bit at AIPS0_PACRC.B12;
    sbit  WP4_AIPS0_PACRC_bit at AIPS0_PACRC.B13;
    sbit  SP4_AIPS0_PACRC_bit at AIPS0_PACRC.B14;
    sbit  TP3_AIPS0_PACRC_bit at AIPS0_PACRC.B16;
    sbit  WP3_AIPS0_PACRC_bit at AIPS0_PACRC.B17;
    sbit  SP3_AIPS0_PACRC_bit at AIPS0_PACRC.B18;
    sbit  TP2_AIPS0_PACRC_bit at AIPS0_PACRC.B20;
    sbit  WP2_AIPS0_PACRC_bit at AIPS0_PACRC.B21;
    sbit  SP2_AIPS0_PACRC_bit at AIPS0_PACRC.B22;
    sbit  TP1_AIPS0_PACRC_bit at AIPS0_PACRC.B24;
    sbit  WP1_AIPS0_PACRC_bit at AIPS0_PACRC.B25;
    sbit  SP1_AIPS0_PACRC_bit at AIPS0_PACRC.B26;
    sbit  TP0_AIPS0_PACRC_bit at AIPS0_PACRC.B28;
    sbit  WP0_AIPS0_PACRC_bit at AIPS0_PACRC.B29;
    sbit  SP0_AIPS0_PACRC_bit at AIPS0_PACRC.B30;

sfr unsigned long   volatile AIPS0_PACRD          absolute 0x4000002C;
    sbit  TP7_AIPS0_PACRD_bit at AIPS0_PACRD.B0;
    sbit  WP7_AIPS0_PACRD_bit at AIPS0_PACRD.B1;
    sbit  SP7_AIPS0_PACRD_bit at AIPS0_PACRD.B2;
    sbit  TP6_AIPS0_PACRD_bit at AIPS0_PACRD.B4;
    sbit  WP6_AIPS0_PACRD_bit at AIPS0_PACRD.B5;
    sbit  SP6_AIPS0_PACRD_bit at AIPS0_PACRD.B6;
    sbit  TP5_AIPS0_PACRD_bit at AIPS0_PACRD.B8;
    sbit  WP5_AIPS0_PACRD_bit at AIPS0_PACRD.B9;
    sbit  SP5_AIPS0_PACRD_bit at AIPS0_PACRD.B10;
    sbit  TP4_AIPS0_PACRD_bit at AIPS0_PACRD.B12;
    sbit  WP4_AIPS0_PACRD_bit at AIPS0_PACRD.B13;
    sbit  SP4_AIPS0_PACRD_bit at AIPS0_PACRD.B14;
    sbit  TP3_AIPS0_PACRD_bit at AIPS0_PACRD.B16;
    sbit  WP3_AIPS0_PACRD_bit at AIPS0_PACRD.B17;
    sbit  SP3_AIPS0_PACRD_bit at AIPS0_PACRD.B18;
    sbit  TP2_AIPS0_PACRD_bit at AIPS0_PACRD.B20;
    sbit  WP2_AIPS0_PACRD_bit at AIPS0_PACRD.B21;
    sbit  SP2_AIPS0_PACRD_bit at AIPS0_PACRD.B22;
    sbit  TP1_AIPS0_PACRD_bit at AIPS0_PACRD.B24;
    sbit  WP1_AIPS0_PACRD_bit at AIPS0_PACRD.B25;
    sbit  SP1_AIPS0_PACRD_bit at AIPS0_PACRD.B26;
    sbit  TP0_AIPS0_PACRD_bit at AIPS0_PACRD.B28;
    sbit  WP0_AIPS0_PACRD_bit at AIPS0_PACRD.B29;
    sbit  SP0_AIPS0_PACRD_bit at AIPS0_PACRD.B30;

sfr unsigned long   volatile AIPS0_PACRE          absolute 0x40000040;
    sbit  TP7_AIPS0_PACRE_bit at AIPS0_PACRE.B0;
    sbit  WP7_AIPS0_PACRE_bit at AIPS0_PACRE.B1;
    sbit  SP7_AIPS0_PACRE_bit at AIPS0_PACRE.B2;
    sbit  TP6_AIPS0_PACRE_bit at AIPS0_PACRE.B4;
    sbit  WP6_AIPS0_PACRE_bit at AIPS0_PACRE.B5;
    sbit  SP6_AIPS0_PACRE_bit at AIPS0_PACRE.B6;
    sbit  TP5_AIPS0_PACRE_bit at AIPS0_PACRE.B8;
    sbit  WP5_AIPS0_PACRE_bit at AIPS0_PACRE.B9;
    sbit  SP5_AIPS0_PACRE_bit at AIPS0_PACRE.B10;
    sbit  TP4_AIPS0_PACRE_bit at AIPS0_PACRE.B12;
    sbit  WP4_AIPS0_PACRE_bit at AIPS0_PACRE.B13;
    sbit  SP4_AIPS0_PACRE_bit at AIPS0_PACRE.B14;
    sbit  TP3_AIPS0_PACRE_bit at AIPS0_PACRE.B16;
    sbit  WP3_AIPS0_PACRE_bit at AIPS0_PACRE.B17;
    sbit  SP3_AIPS0_PACRE_bit at AIPS0_PACRE.B18;
    sbit  TP2_AIPS0_PACRE_bit at AIPS0_PACRE.B20;
    sbit  WP2_AIPS0_PACRE_bit at AIPS0_PACRE.B21;
    sbit  SP2_AIPS0_PACRE_bit at AIPS0_PACRE.B22;
    sbit  TP1_AIPS0_PACRE_bit at AIPS0_PACRE.B24;
    sbit  WP1_AIPS0_PACRE_bit at AIPS0_PACRE.B25;
    sbit  SP1_AIPS0_PACRE_bit at AIPS0_PACRE.B26;
    sbit  TP0_AIPS0_PACRE_bit at AIPS0_PACRE.B28;
    sbit  WP0_AIPS0_PACRE_bit at AIPS0_PACRE.B29;
    sbit  SP0_AIPS0_PACRE_bit at AIPS0_PACRE.B30;

sfr unsigned long   volatile AIPS0_PACRF          absolute 0x40000044;
    sbit  TP7_AIPS0_PACRF_bit at AIPS0_PACRF.B0;
    sbit  WP7_AIPS0_PACRF_bit at AIPS0_PACRF.B1;
    sbit  SP7_AIPS0_PACRF_bit at AIPS0_PACRF.B2;
    sbit  TP6_AIPS0_PACRF_bit at AIPS0_PACRF.B4;
    sbit  WP6_AIPS0_PACRF_bit at AIPS0_PACRF.B5;
    sbit  SP6_AIPS0_PACRF_bit at AIPS0_PACRF.B6;
    sbit  TP5_AIPS0_PACRF_bit at AIPS0_PACRF.B8;
    sbit  WP5_AIPS0_PACRF_bit at AIPS0_PACRF.B9;
    sbit  SP5_AIPS0_PACRF_bit at AIPS0_PACRF.B10;
    sbit  TP4_AIPS0_PACRF_bit at AIPS0_PACRF.B12;
    sbit  WP4_AIPS0_PACRF_bit at AIPS0_PACRF.B13;
    sbit  SP4_AIPS0_PACRF_bit at AIPS0_PACRF.B14;
    sbit  TP3_AIPS0_PACRF_bit at AIPS0_PACRF.B16;
    sbit  WP3_AIPS0_PACRF_bit at AIPS0_PACRF.B17;
    sbit  SP3_AIPS0_PACRF_bit at AIPS0_PACRF.B18;
    sbit  TP2_AIPS0_PACRF_bit at AIPS0_PACRF.B20;
    sbit  WP2_AIPS0_PACRF_bit at AIPS0_PACRF.B21;
    sbit  SP2_AIPS0_PACRF_bit at AIPS0_PACRF.B22;
    sbit  TP1_AIPS0_PACRF_bit at AIPS0_PACRF.B24;
    sbit  WP1_AIPS0_PACRF_bit at AIPS0_PACRF.B25;
    sbit  SP1_AIPS0_PACRF_bit at AIPS0_PACRF.B26;
    sbit  TP0_AIPS0_PACRF_bit at AIPS0_PACRF.B28;
    sbit  WP0_AIPS0_PACRF_bit at AIPS0_PACRF.B29;
    sbit  SP0_AIPS0_PACRF_bit at AIPS0_PACRF.B30;

sfr unsigned long   volatile AIPS0_PACRG          absolute 0x40000048;
    sbit  TP7_AIPS0_PACRG_bit at AIPS0_PACRG.B0;
    sbit  WP7_AIPS0_PACRG_bit at AIPS0_PACRG.B1;
    sbit  SP7_AIPS0_PACRG_bit at AIPS0_PACRG.B2;
    sbit  TP6_AIPS0_PACRG_bit at AIPS0_PACRG.B4;
    sbit  WP6_AIPS0_PACRG_bit at AIPS0_PACRG.B5;
    sbit  SP6_AIPS0_PACRG_bit at AIPS0_PACRG.B6;
    sbit  TP5_AIPS0_PACRG_bit at AIPS0_PACRG.B8;
    sbit  WP5_AIPS0_PACRG_bit at AIPS0_PACRG.B9;
    sbit  SP5_AIPS0_PACRG_bit at AIPS0_PACRG.B10;
    sbit  TP4_AIPS0_PACRG_bit at AIPS0_PACRG.B12;
    sbit  WP4_AIPS0_PACRG_bit at AIPS0_PACRG.B13;
    sbit  SP4_AIPS0_PACRG_bit at AIPS0_PACRG.B14;
    sbit  TP3_AIPS0_PACRG_bit at AIPS0_PACRG.B16;
    sbit  WP3_AIPS0_PACRG_bit at AIPS0_PACRG.B17;
    sbit  SP3_AIPS0_PACRG_bit at AIPS0_PACRG.B18;
    sbit  TP2_AIPS0_PACRG_bit at AIPS0_PACRG.B20;
    sbit  WP2_AIPS0_PACRG_bit at AIPS0_PACRG.B21;
    sbit  SP2_AIPS0_PACRG_bit at AIPS0_PACRG.B22;
    sbit  TP1_AIPS0_PACRG_bit at AIPS0_PACRG.B24;
    sbit  WP1_AIPS0_PACRG_bit at AIPS0_PACRG.B25;
    sbit  SP1_AIPS0_PACRG_bit at AIPS0_PACRG.B26;
    sbit  TP0_AIPS0_PACRG_bit at AIPS0_PACRG.B28;
    sbit  WP0_AIPS0_PACRG_bit at AIPS0_PACRG.B29;
    sbit  SP0_AIPS0_PACRG_bit at AIPS0_PACRG.B30;

sfr unsigned long   volatile AIPS0_PACRH          absolute 0x4000004C;
    sbit  TP7_AIPS0_PACRH_bit at AIPS0_PACRH.B0;
    sbit  WP7_AIPS0_PACRH_bit at AIPS0_PACRH.B1;
    sbit  SP7_AIPS0_PACRH_bit at AIPS0_PACRH.B2;
    sbit  TP6_AIPS0_PACRH_bit at AIPS0_PACRH.B4;
    sbit  WP6_AIPS0_PACRH_bit at AIPS0_PACRH.B5;
    sbit  SP6_AIPS0_PACRH_bit at AIPS0_PACRH.B6;
    sbit  TP5_AIPS0_PACRH_bit at AIPS0_PACRH.B8;
    sbit  WP5_AIPS0_PACRH_bit at AIPS0_PACRH.B9;
    sbit  SP5_AIPS0_PACRH_bit at AIPS0_PACRH.B10;
    sbit  TP4_AIPS0_PACRH_bit at AIPS0_PACRH.B12;
    sbit  WP4_AIPS0_PACRH_bit at AIPS0_PACRH.B13;
    sbit  SP4_AIPS0_PACRH_bit at AIPS0_PACRH.B14;
    sbit  TP3_AIPS0_PACRH_bit at AIPS0_PACRH.B16;
    sbit  WP3_AIPS0_PACRH_bit at AIPS0_PACRH.B17;
    sbit  SP3_AIPS0_PACRH_bit at AIPS0_PACRH.B18;
    sbit  TP2_AIPS0_PACRH_bit at AIPS0_PACRH.B20;
    sbit  WP2_AIPS0_PACRH_bit at AIPS0_PACRH.B21;
    sbit  SP2_AIPS0_PACRH_bit at AIPS0_PACRH.B22;
    sbit  TP1_AIPS0_PACRH_bit at AIPS0_PACRH.B24;
    sbit  WP1_AIPS0_PACRH_bit at AIPS0_PACRH.B25;
    sbit  SP1_AIPS0_PACRH_bit at AIPS0_PACRH.B26;
    sbit  TP0_AIPS0_PACRH_bit at AIPS0_PACRH.B28;
    sbit  WP0_AIPS0_PACRH_bit at AIPS0_PACRH.B29;
    sbit  SP0_AIPS0_PACRH_bit at AIPS0_PACRH.B30;

sfr unsigned long   volatile AIPS0_PACRI          absolute 0x40000050;
    sbit  TP7_AIPS0_PACRI_bit at AIPS0_PACRI.B0;
    sbit  WP7_AIPS0_PACRI_bit at AIPS0_PACRI.B1;
    sbit  SP7_AIPS0_PACRI_bit at AIPS0_PACRI.B2;
    sbit  TP6_AIPS0_PACRI_bit at AIPS0_PACRI.B4;
    sbit  WP6_AIPS0_PACRI_bit at AIPS0_PACRI.B5;
    sbit  SP6_AIPS0_PACRI_bit at AIPS0_PACRI.B6;
    sbit  TP5_AIPS0_PACRI_bit at AIPS0_PACRI.B8;
    sbit  WP5_AIPS0_PACRI_bit at AIPS0_PACRI.B9;
    sbit  SP5_AIPS0_PACRI_bit at AIPS0_PACRI.B10;
    sbit  TP4_AIPS0_PACRI_bit at AIPS0_PACRI.B12;
    sbit  WP4_AIPS0_PACRI_bit at AIPS0_PACRI.B13;
    sbit  SP4_AIPS0_PACRI_bit at AIPS0_PACRI.B14;
    sbit  TP3_AIPS0_PACRI_bit at AIPS0_PACRI.B16;
    sbit  WP3_AIPS0_PACRI_bit at AIPS0_PACRI.B17;
    sbit  SP3_AIPS0_PACRI_bit at AIPS0_PACRI.B18;
    sbit  TP2_AIPS0_PACRI_bit at AIPS0_PACRI.B20;
    sbit  WP2_AIPS0_PACRI_bit at AIPS0_PACRI.B21;
    sbit  SP2_AIPS0_PACRI_bit at AIPS0_PACRI.B22;
    sbit  TP1_AIPS0_PACRI_bit at AIPS0_PACRI.B24;
    sbit  WP1_AIPS0_PACRI_bit at AIPS0_PACRI.B25;
    sbit  SP1_AIPS0_PACRI_bit at AIPS0_PACRI.B26;
    sbit  TP0_AIPS0_PACRI_bit at AIPS0_PACRI.B28;
    sbit  WP0_AIPS0_PACRI_bit at AIPS0_PACRI.B29;
    sbit  SP0_AIPS0_PACRI_bit at AIPS0_PACRI.B30;

sfr unsigned long   volatile AIPS0_PACRJ          absolute 0x40000054;
    sbit  TP7_AIPS0_PACRJ_bit at AIPS0_PACRJ.B0;
    sbit  WP7_AIPS0_PACRJ_bit at AIPS0_PACRJ.B1;
    sbit  SP7_AIPS0_PACRJ_bit at AIPS0_PACRJ.B2;
    sbit  TP6_AIPS0_PACRJ_bit at AIPS0_PACRJ.B4;
    sbit  WP6_AIPS0_PACRJ_bit at AIPS0_PACRJ.B5;
    sbit  SP6_AIPS0_PACRJ_bit at AIPS0_PACRJ.B6;
    sbit  TP5_AIPS0_PACRJ_bit at AIPS0_PACRJ.B8;
    sbit  WP5_AIPS0_PACRJ_bit at AIPS0_PACRJ.B9;
    sbit  SP5_AIPS0_PACRJ_bit at AIPS0_PACRJ.B10;
    sbit  TP4_AIPS0_PACRJ_bit at AIPS0_PACRJ.B12;
    sbit  WP4_AIPS0_PACRJ_bit at AIPS0_PACRJ.B13;
    sbit  SP4_AIPS0_PACRJ_bit at AIPS0_PACRJ.B14;
    sbit  TP3_AIPS0_PACRJ_bit at AIPS0_PACRJ.B16;
    sbit  WP3_AIPS0_PACRJ_bit at AIPS0_PACRJ.B17;
    sbit  SP3_AIPS0_PACRJ_bit at AIPS0_PACRJ.B18;
    sbit  TP2_AIPS0_PACRJ_bit at AIPS0_PACRJ.B20;
    sbit  WP2_AIPS0_PACRJ_bit at AIPS0_PACRJ.B21;
    sbit  SP2_AIPS0_PACRJ_bit at AIPS0_PACRJ.B22;
    sbit  TP1_AIPS0_PACRJ_bit at AIPS0_PACRJ.B24;
    sbit  WP1_AIPS0_PACRJ_bit at AIPS0_PACRJ.B25;
    sbit  SP1_AIPS0_PACRJ_bit at AIPS0_PACRJ.B26;
    sbit  TP0_AIPS0_PACRJ_bit at AIPS0_PACRJ.B28;
    sbit  WP0_AIPS0_PACRJ_bit at AIPS0_PACRJ.B29;
    sbit  SP0_AIPS0_PACRJ_bit at AIPS0_PACRJ.B30;

sfr unsigned long   volatile AIPS0_PACRK          absolute 0x40000058;
    sbit  TP7_AIPS0_PACRK_bit at AIPS0_PACRK.B0;
    sbit  WP7_AIPS0_PACRK_bit at AIPS0_PACRK.B1;
    sbit  SP7_AIPS0_PACRK_bit at AIPS0_PACRK.B2;
    sbit  TP6_AIPS0_PACRK_bit at AIPS0_PACRK.B4;
    sbit  WP6_AIPS0_PACRK_bit at AIPS0_PACRK.B5;
    sbit  SP6_AIPS0_PACRK_bit at AIPS0_PACRK.B6;
    sbit  TP5_AIPS0_PACRK_bit at AIPS0_PACRK.B8;
    sbit  WP5_AIPS0_PACRK_bit at AIPS0_PACRK.B9;
    sbit  SP5_AIPS0_PACRK_bit at AIPS0_PACRK.B10;
    sbit  TP4_AIPS0_PACRK_bit at AIPS0_PACRK.B12;
    sbit  WP4_AIPS0_PACRK_bit at AIPS0_PACRK.B13;
    sbit  SP4_AIPS0_PACRK_bit at AIPS0_PACRK.B14;
    sbit  TP3_AIPS0_PACRK_bit at AIPS0_PACRK.B16;
    sbit  WP3_AIPS0_PACRK_bit at AIPS0_PACRK.B17;
    sbit  SP3_AIPS0_PACRK_bit at AIPS0_PACRK.B18;
    sbit  TP2_AIPS0_PACRK_bit at AIPS0_PACRK.B20;
    sbit  WP2_AIPS0_PACRK_bit at AIPS0_PACRK.B21;
    sbit  SP2_AIPS0_PACRK_bit at AIPS0_PACRK.B22;
    sbit  TP1_AIPS0_PACRK_bit at AIPS0_PACRK.B24;
    sbit  WP1_AIPS0_PACRK_bit at AIPS0_PACRK.B25;
    sbit  SP1_AIPS0_PACRK_bit at AIPS0_PACRK.B26;
    sbit  TP0_AIPS0_PACRK_bit at AIPS0_PACRK.B28;
    sbit  WP0_AIPS0_PACRK_bit at AIPS0_PACRK.B29;
    sbit  SP0_AIPS0_PACRK_bit at AIPS0_PACRK.B30;

sfr unsigned long   volatile AIPS0_PACRL          absolute 0x4000005C;
    sbit  TP7_AIPS0_PACRL_bit at AIPS0_PACRL.B0;
    sbit  WP7_AIPS0_PACRL_bit at AIPS0_PACRL.B1;
    sbit  SP7_AIPS0_PACRL_bit at AIPS0_PACRL.B2;
    sbit  TP6_AIPS0_PACRL_bit at AIPS0_PACRL.B4;
    sbit  WP6_AIPS0_PACRL_bit at AIPS0_PACRL.B5;
    sbit  SP6_AIPS0_PACRL_bit at AIPS0_PACRL.B6;
    sbit  TP5_AIPS0_PACRL_bit at AIPS0_PACRL.B8;
    sbit  WP5_AIPS0_PACRL_bit at AIPS0_PACRL.B9;
    sbit  SP5_AIPS0_PACRL_bit at AIPS0_PACRL.B10;
    sbit  TP4_AIPS0_PACRL_bit at AIPS0_PACRL.B12;
    sbit  WP4_AIPS0_PACRL_bit at AIPS0_PACRL.B13;
    sbit  SP4_AIPS0_PACRL_bit at AIPS0_PACRL.B14;
    sbit  TP3_AIPS0_PACRL_bit at AIPS0_PACRL.B16;
    sbit  WP3_AIPS0_PACRL_bit at AIPS0_PACRL.B17;
    sbit  SP3_AIPS0_PACRL_bit at AIPS0_PACRL.B18;
    sbit  TP2_AIPS0_PACRL_bit at AIPS0_PACRL.B20;
    sbit  WP2_AIPS0_PACRL_bit at AIPS0_PACRL.B21;
    sbit  SP2_AIPS0_PACRL_bit at AIPS0_PACRL.B22;
    sbit  TP1_AIPS0_PACRL_bit at AIPS0_PACRL.B24;
    sbit  WP1_AIPS0_PACRL_bit at AIPS0_PACRL.B25;
    sbit  SP1_AIPS0_PACRL_bit at AIPS0_PACRL.B26;
    sbit  TP0_AIPS0_PACRL_bit at AIPS0_PACRL.B28;
    sbit  WP0_AIPS0_PACRL_bit at AIPS0_PACRL.B29;
    sbit  SP0_AIPS0_PACRL_bit at AIPS0_PACRL.B30;

sfr unsigned long   volatile AIPS0_PACRM          absolute 0x40000060;
    sbit  TP7_AIPS0_PACRM_bit at AIPS0_PACRM.B0;
    sbit  WP7_AIPS0_PACRM_bit at AIPS0_PACRM.B1;
    sbit  SP7_AIPS0_PACRM_bit at AIPS0_PACRM.B2;
    sbit  TP6_AIPS0_PACRM_bit at AIPS0_PACRM.B4;
    sbit  WP6_AIPS0_PACRM_bit at AIPS0_PACRM.B5;
    sbit  SP6_AIPS0_PACRM_bit at AIPS0_PACRM.B6;
    sbit  TP5_AIPS0_PACRM_bit at AIPS0_PACRM.B8;
    sbit  WP5_AIPS0_PACRM_bit at AIPS0_PACRM.B9;
    sbit  SP5_AIPS0_PACRM_bit at AIPS0_PACRM.B10;
    sbit  TP4_AIPS0_PACRM_bit at AIPS0_PACRM.B12;
    sbit  WP4_AIPS0_PACRM_bit at AIPS0_PACRM.B13;
    sbit  SP4_AIPS0_PACRM_bit at AIPS0_PACRM.B14;
    sbit  TP3_AIPS0_PACRM_bit at AIPS0_PACRM.B16;
    sbit  WP3_AIPS0_PACRM_bit at AIPS0_PACRM.B17;
    sbit  SP3_AIPS0_PACRM_bit at AIPS0_PACRM.B18;
    sbit  TP2_AIPS0_PACRM_bit at AIPS0_PACRM.B20;
    sbit  WP2_AIPS0_PACRM_bit at AIPS0_PACRM.B21;
    sbit  SP2_AIPS0_PACRM_bit at AIPS0_PACRM.B22;
    sbit  TP1_AIPS0_PACRM_bit at AIPS0_PACRM.B24;
    sbit  WP1_AIPS0_PACRM_bit at AIPS0_PACRM.B25;
    sbit  SP1_AIPS0_PACRM_bit at AIPS0_PACRM.B26;
    sbit  TP0_AIPS0_PACRM_bit at AIPS0_PACRM.B28;
    sbit  WP0_AIPS0_PACRM_bit at AIPS0_PACRM.B29;
    sbit  SP0_AIPS0_PACRM_bit at AIPS0_PACRM.B30;

sfr unsigned long   volatile AIPS0_PACRN          absolute 0x40000064;
    sbit  TP7_AIPS0_PACRN_bit at AIPS0_PACRN.B0;
    sbit  WP7_AIPS0_PACRN_bit at AIPS0_PACRN.B1;
    sbit  SP7_AIPS0_PACRN_bit at AIPS0_PACRN.B2;
    sbit  TP6_AIPS0_PACRN_bit at AIPS0_PACRN.B4;
    sbit  WP6_AIPS0_PACRN_bit at AIPS0_PACRN.B5;
    sbit  SP6_AIPS0_PACRN_bit at AIPS0_PACRN.B6;
    sbit  TP5_AIPS0_PACRN_bit at AIPS0_PACRN.B8;
    sbit  WP5_AIPS0_PACRN_bit at AIPS0_PACRN.B9;
    sbit  SP5_AIPS0_PACRN_bit at AIPS0_PACRN.B10;
    sbit  TP4_AIPS0_PACRN_bit at AIPS0_PACRN.B12;
    sbit  WP4_AIPS0_PACRN_bit at AIPS0_PACRN.B13;
    sbit  SP4_AIPS0_PACRN_bit at AIPS0_PACRN.B14;
    sbit  TP3_AIPS0_PACRN_bit at AIPS0_PACRN.B16;
    sbit  WP3_AIPS0_PACRN_bit at AIPS0_PACRN.B17;
    sbit  SP3_AIPS0_PACRN_bit at AIPS0_PACRN.B18;
    sbit  TP2_AIPS0_PACRN_bit at AIPS0_PACRN.B20;
    sbit  WP2_AIPS0_PACRN_bit at AIPS0_PACRN.B21;
    sbit  SP2_AIPS0_PACRN_bit at AIPS0_PACRN.B22;
    sbit  TP1_AIPS0_PACRN_bit at AIPS0_PACRN.B24;
    sbit  WP1_AIPS0_PACRN_bit at AIPS0_PACRN.B25;
    sbit  SP1_AIPS0_PACRN_bit at AIPS0_PACRN.B26;
    sbit  TP0_AIPS0_PACRN_bit at AIPS0_PACRN.B28;
    sbit  WP0_AIPS0_PACRN_bit at AIPS0_PACRN.B29;
    sbit  SP0_AIPS0_PACRN_bit at AIPS0_PACRN.B30;

sfr unsigned long   volatile AIPS0_PACRO          absolute 0x40000068;
    sbit  TP7_AIPS0_PACRO_bit at AIPS0_PACRO.B0;
    sbit  WP7_AIPS0_PACRO_bit at AIPS0_PACRO.B1;
    sbit  SP7_AIPS0_PACRO_bit at AIPS0_PACRO.B2;
    sbit  TP6_AIPS0_PACRO_bit at AIPS0_PACRO.B4;
    sbit  WP6_AIPS0_PACRO_bit at AIPS0_PACRO.B5;
    sbit  SP6_AIPS0_PACRO_bit at AIPS0_PACRO.B6;
    sbit  TP5_AIPS0_PACRO_bit at AIPS0_PACRO.B8;
    sbit  WP5_AIPS0_PACRO_bit at AIPS0_PACRO.B9;
    sbit  SP5_AIPS0_PACRO_bit at AIPS0_PACRO.B10;
    sbit  TP4_AIPS0_PACRO_bit at AIPS0_PACRO.B12;
    sbit  WP4_AIPS0_PACRO_bit at AIPS0_PACRO.B13;
    sbit  SP4_AIPS0_PACRO_bit at AIPS0_PACRO.B14;
    sbit  TP3_AIPS0_PACRO_bit at AIPS0_PACRO.B16;
    sbit  WP3_AIPS0_PACRO_bit at AIPS0_PACRO.B17;
    sbit  SP3_AIPS0_PACRO_bit at AIPS0_PACRO.B18;
    sbit  TP2_AIPS0_PACRO_bit at AIPS0_PACRO.B20;
    sbit  WP2_AIPS0_PACRO_bit at AIPS0_PACRO.B21;
    sbit  SP2_AIPS0_PACRO_bit at AIPS0_PACRO.B22;
    sbit  TP1_AIPS0_PACRO_bit at AIPS0_PACRO.B24;
    sbit  WP1_AIPS0_PACRO_bit at AIPS0_PACRO.B25;
    sbit  SP1_AIPS0_PACRO_bit at AIPS0_PACRO.B26;
    sbit  TP0_AIPS0_PACRO_bit at AIPS0_PACRO.B28;
    sbit  WP0_AIPS0_PACRO_bit at AIPS0_PACRO.B29;
    sbit  SP0_AIPS0_PACRO_bit at AIPS0_PACRO.B30;

sfr unsigned long   volatile AIPS0_PACRP          absolute 0x4000006C;
    sbit  TP7_AIPS0_PACRP_bit at AIPS0_PACRP.B0;
    sbit  WP7_AIPS0_PACRP_bit at AIPS0_PACRP.B1;
    sbit  SP7_AIPS0_PACRP_bit at AIPS0_PACRP.B2;
    sbit  TP6_AIPS0_PACRP_bit at AIPS0_PACRP.B4;
    sbit  WP6_AIPS0_PACRP_bit at AIPS0_PACRP.B5;
    sbit  SP6_AIPS0_PACRP_bit at AIPS0_PACRP.B6;
    sbit  TP5_AIPS0_PACRP_bit at AIPS0_PACRP.B8;
    sbit  WP5_AIPS0_PACRP_bit at AIPS0_PACRP.B9;
    sbit  SP5_AIPS0_PACRP_bit at AIPS0_PACRP.B10;
    sbit  TP4_AIPS0_PACRP_bit at AIPS0_PACRP.B12;
    sbit  WP4_AIPS0_PACRP_bit at AIPS0_PACRP.B13;
    sbit  SP4_AIPS0_PACRP_bit at AIPS0_PACRP.B14;
    sbit  TP3_AIPS0_PACRP_bit at AIPS0_PACRP.B16;
    sbit  WP3_AIPS0_PACRP_bit at AIPS0_PACRP.B17;
    sbit  SP3_AIPS0_PACRP_bit at AIPS0_PACRP.B18;
    sbit  TP2_AIPS0_PACRP_bit at AIPS0_PACRP.B20;
    sbit  WP2_AIPS0_PACRP_bit at AIPS0_PACRP.B21;
    sbit  SP2_AIPS0_PACRP_bit at AIPS0_PACRP.B22;
    sbit  TP1_AIPS0_PACRP_bit at AIPS0_PACRP.B24;
    sbit  WP1_AIPS0_PACRP_bit at AIPS0_PACRP.B25;
    sbit  SP1_AIPS0_PACRP_bit at AIPS0_PACRP.B26;
    sbit  TP0_AIPS0_PACRP_bit at AIPS0_PACRP.B28;
    sbit  WP0_AIPS0_PACRP_bit at AIPS0_PACRP.B29;
    sbit  SP0_AIPS0_PACRP_bit at AIPS0_PACRP.B30;

sfr unsigned long   volatile AIPS1_MPRA           absolute 0x40080000;
    sbit  MPL3_AIPS1_MPRA_bit at AIPS1_MPRA.B16;
    sbit  MTW3_AIPS1_MPRA_bit at AIPS1_MPRA.B17;
    sbit  MTR3_AIPS1_MPRA_bit at AIPS1_MPRA.B18;
    sbit  MPL2_AIPS1_MPRA_bit at AIPS1_MPRA.B20;
    sbit  MTW2_AIPS1_MPRA_bit at AIPS1_MPRA.B21;
    sbit  MTR2_AIPS1_MPRA_bit at AIPS1_MPRA.B22;
    sbit  MPL1_AIPS1_MPRA_bit at AIPS1_MPRA.B24;
    sbit  MTW1_AIPS1_MPRA_bit at AIPS1_MPRA.B25;
    sbit  MTR1_AIPS1_MPRA_bit at AIPS1_MPRA.B26;
    sbit  MPL0_AIPS1_MPRA_bit at AIPS1_MPRA.B28;
    sbit  MTW0_AIPS1_MPRA_bit at AIPS1_MPRA.B29;
    sbit  MTR0_AIPS1_MPRA_bit at AIPS1_MPRA.B30;

sfr unsigned long   volatile AIPS1_PACRA          absolute 0x40080020;
    sbit  TP7_AIPS1_PACRA_bit at AIPS1_PACRA.B0;
    sbit  WP7_AIPS1_PACRA_bit at AIPS1_PACRA.B1;
    sbit  SP7_AIPS1_PACRA_bit at AIPS1_PACRA.B2;
    sbit  TP6_AIPS1_PACRA_bit at AIPS1_PACRA.B4;
    sbit  WP6_AIPS1_PACRA_bit at AIPS1_PACRA.B5;
    sbit  SP6_AIPS1_PACRA_bit at AIPS1_PACRA.B6;
    sbit  TP5_AIPS1_PACRA_bit at AIPS1_PACRA.B8;
    sbit  WP5_AIPS1_PACRA_bit at AIPS1_PACRA.B9;
    sbit  SP5_AIPS1_PACRA_bit at AIPS1_PACRA.B10;
    sbit  TP4_AIPS1_PACRA_bit at AIPS1_PACRA.B12;
    sbit  WP4_AIPS1_PACRA_bit at AIPS1_PACRA.B13;
    sbit  SP4_AIPS1_PACRA_bit at AIPS1_PACRA.B14;
    sbit  TP3_AIPS1_PACRA_bit at AIPS1_PACRA.B16;
    sbit  WP3_AIPS1_PACRA_bit at AIPS1_PACRA.B17;
    sbit  SP3_AIPS1_PACRA_bit at AIPS1_PACRA.B18;
    sbit  TP2_AIPS1_PACRA_bit at AIPS1_PACRA.B20;
    sbit  WP2_AIPS1_PACRA_bit at AIPS1_PACRA.B21;
    sbit  SP2_AIPS1_PACRA_bit at AIPS1_PACRA.B22;
    sbit  TP1_AIPS1_PACRA_bit at AIPS1_PACRA.B24;
    sbit  WP1_AIPS1_PACRA_bit at AIPS1_PACRA.B25;
    sbit  SP1_AIPS1_PACRA_bit at AIPS1_PACRA.B26;
    sbit  TP0_AIPS1_PACRA_bit at AIPS1_PACRA.B28;
    sbit  WP0_AIPS1_PACRA_bit at AIPS1_PACRA.B29;
    sbit  SP0_AIPS1_PACRA_bit at AIPS1_PACRA.B30;

sfr unsigned long   volatile AIPS1_PACRB          absolute 0x40080024;
    sbit  TP7_AIPS1_PACRB_bit at AIPS1_PACRB.B0;
    sbit  WP7_AIPS1_PACRB_bit at AIPS1_PACRB.B1;
    sbit  SP7_AIPS1_PACRB_bit at AIPS1_PACRB.B2;
    sbit  TP6_AIPS1_PACRB_bit at AIPS1_PACRB.B4;
    sbit  WP6_AIPS1_PACRB_bit at AIPS1_PACRB.B5;
    sbit  SP6_AIPS1_PACRB_bit at AIPS1_PACRB.B6;
    sbit  TP5_AIPS1_PACRB_bit at AIPS1_PACRB.B8;
    sbit  WP5_AIPS1_PACRB_bit at AIPS1_PACRB.B9;
    sbit  SP5_AIPS1_PACRB_bit at AIPS1_PACRB.B10;
    sbit  TP4_AIPS1_PACRB_bit at AIPS1_PACRB.B12;
    sbit  WP4_AIPS1_PACRB_bit at AIPS1_PACRB.B13;
    sbit  SP4_AIPS1_PACRB_bit at AIPS1_PACRB.B14;
    sbit  TP3_AIPS1_PACRB_bit at AIPS1_PACRB.B16;
    sbit  WP3_AIPS1_PACRB_bit at AIPS1_PACRB.B17;
    sbit  SP3_AIPS1_PACRB_bit at AIPS1_PACRB.B18;
    sbit  TP2_AIPS1_PACRB_bit at AIPS1_PACRB.B20;
    sbit  WP2_AIPS1_PACRB_bit at AIPS1_PACRB.B21;
    sbit  SP2_AIPS1_PACRB_bit at AIPS1_PACRB.B22;
    sbit  TP1_AIPS1_PACRB_bit at AIPS1_PACRB.B24;
    sbit  WP1_AIPS1_PACRB_bit at AIPS1_PACRB.B25;
    sbit  SP1_AIPS1_PACRB_bit at AIPS1_PACRB.B26;
    sbit  TP0_AIPS1_PACRB_bit at AIPS1_PACRB.B28;
    sbit  WP0_AIPS1_PACRB_bit at AIPS1_PACRB.B29;
    sbit  SP0_AIPS1_PACRB_bit at AIPS1_PACRB.B30;

sfr unsigned long   volatile AIPS1_PACRC          absolute 0x40080028;
    sbit  TP7_AIPS1_PACRC_bit at AIPS1_PACRC.B0;
    sbit  WP7_AIPS1_PACRC_bit at AIPS1_PACRC.B1;
    sbit  SP7_AIPS1_PACRC_bit at AIPS1_PACRC.B2;
    sbit  TP6_AIPS1_PACRC_bit at AIPS1_PACRC.B4;
    sbit  WP6_AIPS1_PACRC_bit at AIPS1_PACRC.B5;
    sbit  SP6_AIPS1_PACRC_bit at AIPS1_PACRC.B6;
    sbit  TP5_AIPS1_PACRC_bit at AIPS1_PACRC.B8;
    sbit  WP5_AIPS1_PACRC_bit at AIPS1_PACRC.B9;
    sbit  SP5_AIPS1_PACRC_bit at AIPS1_PACRC.B10;
    sbit  TP4_AIPS1_PACRC_bit at AIPS1_PACRC.B12;
    sbit  WP4_AIPS1_PACRC_bit at AIPS1_PACRC.B13;
    sbit  SP4_AIPS1_PACRC_bit at AIPS1_PACRC.B14;
    sbit  TP3_AIPS1_PACRC_bit at AIPS1_PACRC.B16;
    sbit  WP3_AIPS1_PACRC_bit at AIPS1_PACRC.B17;
    sbit  SP3_AIPS1_PACRC_bit at AIPS1_PACRC.B18;
    sbit  TP2_AIPS1_PACRC_bit at AIPS1_PACRC.B20;
    sbit  WP2_AIPS1_PACRC_bit at AIPS1_PACRC.B21;
    sbit  SP2_AIPS1_PACRC_bit at AIPS1_PACRC.B22;
    sbit  TP1_AIPS1_PACRC_bit at AIPS1_PACRC.B24;
    sbit  WP1_AIPS1_PACRC_bit at AIPS1_PACRC.B25;
    sbit  SP1_AIPS1_PACRC_bit at AIPS1_PACRC.B26;
    sbit  TP0_AIPS1_PACRC_bit at AIPS1_PACRC.B28;
    sbit  WP0_AIPS1_PACRC_bit at AIPS1_PACRC.B29;
    sbit  SP0_AIPS1_PACRC_bit at AIPS1_PACRC.B30;

sfr unsigned long   volatile AIPS1_PACRD          absolute 0x4008002C;
    sbit  TP7_AIPS1_PACRD_bit at AIPS1_PACRD.B0;
    sbit  WP7_AIPS1_PACRD_bit at AIPS1_PACRD.B1;
    sbit  SP7_AIPS1_PACRD_bit at AIPS1_PACRD.B2;
    sbit  TP6_AIPS1_PACRD_bit at AIPS1_PACRD.B4;
    sbit  WP6_AIPS1_PACRD_bit at AIPS1_PACRD.B5;
    sbit  SP6_AIPS1_PACRD_bit at AIPS1_PACRD.B6;
    sbit  TP5_AIPS1_PACRD_bit at AIPS1_PACRD.B8;
    sbit  WP5_AIPS1_PACRD_bit at AIPS1_PACRD.B9;
    sbit  SP5_AIPS1_PACRD_bit at AIPS1_PACRD.B10;
    sbit  TP4_AIPS1_PACRD_bit at AIPS1_PACRD.B12;
    sbit  WP4_AIPS1_PACRD_bit at AIPS1_PACRD.B13;
    sbit  SP4_AIPS1_PACRD_bit at AIPS1_PACRD.B14;
    sbit  TP3_AIPS1_PACRD_bit at AIPS1_PACRD.B16;
    sbit  WP3_AIPS1_PACRD_bit at AIPS1_PACRD.B17;
    sbit  SP3_AIPS1_PACRD_bit at AIPS1_PACRD.B18;
    sbit  TP2_AIPS1_PACRD_bit at AIPS1_PACRD.B20;
    sbit  WP2_AIPS1_PACRD_bit at AIPS1_PACRD.B21;
    sbit  SP2_AIPS1_PACRD_bit at AIPS1_PACRD.B22;
    sbit  TP1_AIPS1_PACRD_bit at AIPS1_PACRD.B24;
    sbit  WP1_AIPS1_PACRD_bit at AIPS1_PACRD.B25;
    sbit  SP1_AIPS1_PACRD_bit at AIPS1_PACRD.B26;
    sbit  TP0_AIPS1_PACRD_bit at AIPS1_PACRD.B28;
    sbit  WP0_AIPS1_PACRD_bit at AIPS1_PACRD.B29;
    sbit  SP0_AIPS1_PACRD_bit at AIPS1_PACRD.B30;

sfr unsigned long   volatile AIPS1_PACRE          absolute 0x40080040;
    sbit  TP7_AIPS1_PACRE_bit at AIPS1_PACRE.B0;
    sbit  WP7_AIPS1_PACRE_bit at AIPS1_PACRE.B1;
    sbit  SP7_AIPS1_PACRE_bit at AIPS1_PACRE.B2;
    sbit  TP6_AIPS1_PACRE_bit at AIPS1_PACRE.B4;
    sbit  WP6_AIPS1_PACRE_bit at AIPS1_PACRE.B5;
    sbit  SP6_AIPS1_PACRE_bit at AIPS1_PACRE.B6;
    sbit  TP5_AIPS1_PACRE_bit at AIPS1_PACRE.B8;
    sbit  WP5_AIPS1_PACRE_bit at AIPS1_PACRE.B9;
    sbit  SP5_AIPS1_PACRE_bit at AIPS1_PACRE.B10;
    sbit  TP4_AIPS1_PACRE_bit at AIPS1_PACRE.B12;
    sbit  WP4_AIPS1_PACRE_bit at AIPS1_PACRE.B13;
    sbit  SP4_AIPS1_PACRE_bit at AIPS1_PACRE.B14;
    sbit  TP3_AIPS1_PACRE_bit at AIPS1_PACRE.B16;
    sbit  WP3_AIPS1_PACRE_bit at AIPS1_PACRE.B17;
    sbit  SP3_AIPS1_PACRE_bit at AIPS1_PACRE.B18;
    sbit  TP2_AIPS1_PACRE_bit at AIPS1_PACRE.B20;
    sbit  WP2_AIPS1_PACRE_bit at AIPS1_PACRE.B21;
    sbit  SP2_AIPS1_PACRE_bit at AIPS1_PACRE.B22;
    sbit  TP1_AIPS1_PACRE_bit at AIPS1_PACRE.B24;
    sbit  WP1_AIPS1_PACRE_bit at AIPS1_PACRE.B25;
    sbit  SP1_AIPS1_PACRE_bit at AIPS1_PACRE.B26;
    sbit  TP0_AIPS1_PACRE_bit at AIPS1_PACRE.B28;
    sbit  WP0_AIPS1_PACRE_bit at AIPS1_PACRE.B29;
    sbit  SP0_AIPS1_PACRE_bit at AIPS1_PACRE.B30;

sfr unsigned long   volatile AIPS1_PACRF          absolute 0x40080044;
    sbit  TP7_AIPS1_PACRF_bit at AIPS1_PACRF.B0;
    sbit  WP7_AIPS1_PACRF_bit at AIPS1_PACRF.B1;
    sbit  SP7_AIPS1_PACRF_bit at AIPS1_PACRF.B2;
    sbit  TP6_AIPS1_PACRF_bit at AIPS1_PACRF.B4;
    sbit  WP6_AIPS1_PACRF_bit at AIPS1_PACRF.B5;
    sbit  SP6_AIPS1_PACRF_bit at AIPS1_PACRF.B6;
    sbit  TP5_AIPS1_PACRF_bit at AIPS1_PACRF.B8;
    sbit  WP5_AIPS1_PACRF_bit at AIPS1_PACRF.B9;
    sbit  SP5_AIPS1_PACRF_bit at AIPS1_PACRF.B10;
    sbit  TP4_AIPS1_PACRF_bit at AIPS1_PACRF.B12;
    sbit  WP4_AIPS1_PACRF_bit at AIPS1_PACRF.B13;
    sbit  SP4_AIPS1_PACRF_bit at AIPS1_PACRF.B14;
    sbit  TP3_AIPS1_PACRF_bit at AIPS1_PACRF.B16;
    sbit  WP3_AIPS1_PACRF_bit at AIPS1_PACRF.B17;
    sbit  SP3_AIPS1_PACRF_bit at AIPS1_PACRF.B18;
    sbit  TP2_AIPS1_PACRF_bit at AIPS1_PACRF.B20;
    sbit  WP2_AIPS1_PACRF_bit at AIPS1_PACRF.B21;
    sbit  SP2_AIPS1_PACRF_bit at AIPS1_PACRF.B22;
    sbit  TP1_AIPS1_PACRF_bit at AIPS1_PACRF.B24;
    sbit  WP1_AIPS1_PACRF_bit at AIPS1_PACRF.B25;
    sbit  SP1_AIPS1_PACRF_bit at AIPS1_PACRF.B26;
    sbit  TP0_AIPS1_PACRF_bit at AIPS1_PACRF.B28;
    sbit  WP0_AIPS1_PACRF_bit at AIPS1_PACRF.B29;
    sbit  SP0_AIPS1_PACRF_bit at AIPS1_PACRF.B30;

sfr unsigned long   volatile AIPS1_PACRG          absolute 0x40080048;
    sbit  TP7_AIPS1_PACRG_bit at AIPS1_PACRG.B0;
    sbit  WP7_AIPS1_PACRG_bit at AIPS1_PACRG.B1;
    sbit  SP7_AIPS1_PACRG_bit at AIPS1_PACRG.B2;
    sbit  TP6_AIPS1_PACRG_bit at AIPS1_PACRG.B4;
    sbit  WP6_AIPS1_PACRG_bit at AIPS1_PACRG.B5;
    sbit  SP6_AIPS1_PACRG_bit at AIPS1_PACRG.B6;
    sbit  TP5_AIPS1_PACRG_bit at AIPS1_PACRG.B8;
    sbit  WP5_AIPS1_PACRG_bit at AIPS1_PACRG.B9;
    sbit  SP5_AIPS1_PACRG_bit at AIPS1_PACRG.B10;
    sbit  TP4_AIPS1_PACRG_bit at AIPS1_PACRG.B12;
    sbit  WP4_AIPS1_PACRG_bit at AIPS1_PACRG.B13;
    sbit  SP4_AIPS1_PACRG_bit at AIPS1_PACRG.B14;
    sbit  TP3_AIPS1_PACRG_bit at AIPS1_PACRG.B16;
    sbit  WP3_AIPS1_PACRG_bit at AIPS1_PACRG.B17;
    sbit  SP3_AIPS1_PACRG_bit at AIPS1_PACRG.B18;
    sbit  TP2_AIPS1_PACRG_bit at AIPS1_PACRG.B20;
    sbit  WP2_AIPS1_PACRG_bit at AIPS1_PACRG.B21;
    sbit  SP2_AIPS1_PACRG_bit at AIPS1_PACRG.B22;
    sbit  TP1_AIPS1_PACRG_bit at AIPS1_PACRG.B24;
    sbit  WP1_AIPS1_PACRG_bit at AIPS1_PACRG.B25;
    sbit  SP1_AIPS1_PACRG_bit at AIPS1_PACRG.B26;
    sbit  TP0_AIPS1_PACRG_bit at AIPS1_PACRG.B28;
    sbit  WP0_AIPS1_PACRG_bit at AIPS1_PACRG.B29;
    sbit  SP0_AIPS1_PACRG_bit at AIPS1_PACRG.B30;

sfr unsigned long   volatile AIPS1_PACRH          absolute 0x4008004C;
    sbit  TP7_AIPS1_PACRH_bit at AIPS1_PACRH.B0;
    sbit  WP7_AIPS1_PACRH_bit at AIPS1_PACRH.B1;
    sbit  SP7_AIPS1_PACRH_bit at AIPS1_PACRH.B2;
    sbit  TP6_AIPS1_PACRH_bit at AIPS1_PACRH.B4;
    sbit  WP6_AIPS1_PACRH_bit at AIPS1_PACRH.B5;
    sbit  SP6_AIPS1_PACRH_bit at AIPS1_PACRH.B6;
    sbit  TP5_AIPS1_PACRH_bit at AIPS1_PACRH.B8;
    sbit  WP5_AIPS1_PACRH_bit at AIPS1_PACRH.B9;
    sbit  SP5_AIPS1_PACRH_bit at AIPS1_PACRH.B10;
    sbit  TP4_AIPS1_PACRH_bit at AIPS1_PACRH.B12;
    sbit  WP4_AIPS1_PACRH_bit at AIPS1_PACRH.B13;
    sbit  SP4_AIPS1_PACRH_bit at AIPS1_PACRH.B14;
    sbit  TP3_AIPS1_PACRH_bit at AIPS1_PACRH.B16;
    sbit  WP3_AIPS1_PACRH_bit at AIPS1_PACRH.B17;
    sbit  SP3_AIPS1_PACRH_bit at AIPS1_PACRH.B18;
    sbit  TP2_AIPS1_PACRH_bit at AIPS1_PACRH.B20;
    sbit  WP2_AIPS1_PACRH_bit at AIPS1_PACRH.B21;
    sbit  SP2_AIPS1_PACRH_bit at AIPS1_PACRH.B22;
    sbit  TP1_AIPS1_PACRH_bit at AIPS1_PACRH.B24;
    sbit  WP1_AIPS1_PACRH_bit at AIPS1_PACRH.B25;
    sbit  SP1_AIPS1_PACRH_bit at AIPS1_PACRH.B26;
    sbit  TP0_AIPS1_PACRH_bit at AIPS1_PACRH.B28;
    sbit  WP0_AIPS1_PACRH_bit at AIPS1_PACRH.B29;
    sbit  SP0_AIPS1_PACRH_bit at AIPS1_PACRH.B30;

sfr unsigned long   volatile AIPS1_PACRI          absolute 0x40080050;
    sbit  TP7_AIPS1_PACRI_bit at AIPS1_PACRI.B0;
    sbit  WP7_AIPS1_PACRI_bit at AIPS1_PACRI.B1;
    sbit  SP7_AIPS1_PACRI_bit at AIPS1_PACRI.B2;
    sbit  TP6_AIPS1_PACRI_bit at AIPS1_PACRI.B4;
    sbit  WP6_AIPS1_PACRI_bit at AIPS1_PACRI.B5;
    sbit  SP6_AIPS1_PACRI_bit at AIPS1_PACRI.B6;
    sbit  TP5_AIPS1_PACRI_bit at AIPS1_PACRI.B8;
    sbit  WP5_AIPS1_PACRI_bit at AIPS1_PACRI.B9;
    sbit  SP5_AIPS1_PACRI_bit at AIPS1_PACRI.B10;
    sbit  TP4_AIPS1_PACRI_bit at AIPS1_PACRI.B12;
    sbit  WP4_AIPS1_PACRI_bit at AIPS1_PACRI.B13;
    sbit  SP4_AIPS1_PACRI_bit at AIPS1_PACRI.B14;
    sbit  TP3_AIPS1_PACRI_bit at AIPS1_PACRI.B16;
    sbit  WP3_AIPS1_PACRI_bit at AIPS1_PACRI.B17;
    sbit  SP3_AIPS1_PACRI_bit at AIPS1_PACRI.B18;
    sbit  TP2_AIPS1_PACRI_bit at AIPS1_PACRI.B20;
    sbit  WP2_AIPS1_PACRI_bit at AIPS1_PACRI.B21;
    sbit  SP2_AIPS1_PACRI_bit at AIPS1_PACRI.B22;
    sbit  TP1_AIPS1_PACRI_bit at AIPS1_PACRI.B24;
    sbit  WP1_AIPS1_PACRI_bit at AIPS1_PACRI.B25;
    sbit  SP1_AIPS1_PACRI_bit at AIPS1_PACRI.B26;
    sbit  TP0_AIPS1_PACRI_bit at AIPS1_PACRI.B28;
    sbit  WP0_AIPS1_PACRI_bit at AIPS1_PACRI.B29;
    sbit  SP0_AIPS1_PACRI_bit at AIPS1_PACRI.B30;

sfr unsigned long   volatile AIPS1_PACRJ          absolute 0x40080054;
    sbit  TP7_AIPS1_PACRJ_bit at AIPS1_PACRJ.B0;
    sbit  WP7_AIPS1_PACRJ_bit at AIPS1_PACRJ.B1;
    sbit  SP7_AIPS1_PACRJ_bit at AIPS1_PACRJ.B2;
    sbit  TP6_AIPS1_PACRJ_bit at AIPS1_PACRJ.B4;
    sbit  WP6_AIPS1_PACRJ_bit at AIPS1_PACRJ.B5;
    sbit  SP6_AIPS1_PACRJ_bit at AIPS1_PACRJ.B6;
    sbit  TP5_AIPS1_PACRJ_bit at AIPS1_PACRJ.B8;
    sbit  WP5_AIPS1_PACRJ_bit at AIPS1_PACRJ.B9;
    sbit  SP5_AIPS1_PACRJ_bit at AIPS1_PACRJ.B10;
    sbit  TP4_AIPS1_PACRJ_bit at AIPS1_PACRJ.B12;
    sbit  WP4_AIPS1_PACRJ_bit at AIPS1_PACRJ.B13;
    sbit  SP4_AIPS1_PACRJ_bit at AIPS1_PACRJ.B14;
    sbit  TP3_AIPS1_PACRJ_bit at AIPS1_PACRJ.B16;
    sbit  WP3_AIPS1_PACRJ_bit at AIPS1_PACRJ.B17;
    sbit  SP3_AIPS1_PACRJ_bit at AIPS1_PACRJ.B18;
    sbit  TP2_AIPS1_PACRJ_bit at AIPS1_PACRJ.B20;
    sbit  WP2_AIPS1_PACRJ_bit at AIPS1_PACRJ.B21;
    sbit  SP2_AIPS1_PACRJ_bit at AIPS1_PACRJ.B22;
    sbit  TP1_AIPS1_PACRJ_bit at AIPS1_PACRJ.B24;
    sbit  WP1_AIPS1_PACRJ_bit at AIPS1_PACRJ.B25;
    sbit  SP1_AIPS1_PACRJ_bit at AIPS1_PACRJ.B26;
    sbit  TP0_AIPS1_PACRJ_bit at AIPS1_PACRJ.B28;
    sbit  WP0_AIPS1_PACRJ_bit at AIPS1_PACRJ.B29;
    sbit  SP0_AIPS1_PACRJ_bit at AIPS1_PACRJ.B30;

sfr unsigned long   volatile AIPS1_PACRK          absolute 0x40080058;
    sbit  TP7_AIPS1_PACRK_bit at AIPS1_PACRK.B0;
    sbit  WP7_AIPS1_PACRK_bit at AIPS1_PACRK.B1;
    sbit  SP7_AIPS1_PACRK_bit at AIPS1_PACRK.B2;
    sbit  TP6_AIPS1_PACRK_bit at AIPS1_PACRK.B4;
    sbit  WP6_AIPS1_PACRK_bit at AIPS1_PACRK.B5;
    sbit  SP6_AIPS1_PACRK_bit at AIPS1_PACRK.B6;
    sbit  TP5_AIPS1_PACRK_bit at AIPS1_PACRK.B8;
    sbit  WP5_AIPS1_PACRK_bit at AIPS1_PACRK.B9;
    sbit  SP5_AIPS1_PACRK_bit at AIPS1_PACRK.B10;
    sbit  TP4_AIPS1_PACRK_bit at AIPS1_PACRK.B12;
    sbit  WP4_AIPS1_PACRK_bit at AIPS1_PACRK.B13;
    sbit  SP4_AIPS1_PACRK_bit at AIPS1_PACRK.B14;
    sbit  TP3_AIPS1_PACRK_bit at AIPS1_PACRK.B16;
    sbit  WP3_AIPS1_PACRK_bit at AIPS1_PACRK.B17;
    sbit  SP3_AIPS1_PACRK_bit at AIPS1_PACRK.B18;
    sbit  TP2_AIPS1_PACRK_bit at AIPS1_PACRK.B20;
    sbit  WP2_AIPS1_PACRK_bit at AIPS1_PACRK.B21;
    sbit  SP2_AIPS1_PACRK_bit at AIPS1_PACRK.B22;
    sbit  TP1_AIPS1_PACRK_bit at AIPS1_PACRK.B24;
    sbit  WP1_AIPS1_PACRK_bit at AIPS1_PACRK.B25;
    sbit  SP1_AIPS1_PACRK_bit at AIPS1_PACRK.B26;
    sbit  TP0_AIPS1_PACRK_bit at AIPS1_PACRK.B28;
    sbit  WP0_AIPS1_PACRK_bit at AIPS1_PACRK.B29;
    sbit  SP0_AIPS1_PACRK_bit at AIPS1_PACRK.B30;

sfr unsigned long   volatile AIPS1_PACRL          absolute 0x4008005C;
    sbit  TP7_AIPS1_PACRL_bit at AIPS1_PACRL.B0;
    sbit  WP7_AIPS1_PACRL_bit at AIPS1_PACRL.B1;
    sbit  SP7_AIPS1_PACRL_bit at AIPS1_PACRL.B2;
    sbit  TP6_AIPS1_PACRL_bit at AIPS1_PACRL.B4;
    sbit  WP6_AIPS1_PACRL_bit at AIPS1_PACRL.B5;
    sbit  SP6_AIPS1_PACRL_bit at AIPS1_PACRL.B6;
    sbit  TP5_AIPS1_PACRL_bit at AIPS1_PACRL.B8;
    sbit  WP5_AIPS1_PACRL_bit at AIPS1_PACRL.B9;
    sbit  SP5_AIPS1_PACRL_bit at AIPS1_PACRL.B10;
    sbit  TP4_AIPS1_PACRL_bit at AIPS1_PACRL.B12;
    sbit  WP4_AIPS1_PACRL_bit at AIPS1_PACRL.B13;
    sbit  SP4_AIPS1_PACRL_bit at AIPS1_PACRL.B14;
    sbit  TP3_AIPS1_PACRL_bit at AIPS1_PACRL.B16;
    sbit  WP3_AIPS1_PACRL_bit at AIPS1_PACRL.B17;
    sbit  SP3_AIPS1_PACRL_bit at AIPS1_PACRL.B18;
    sbit  TP2_AIPS1_PACRL_bit at AIPS1_PACRL.B20;
    sbit  WP2_AIPS1_PACRL_bit at AIPS1_PACRL.B21;
    sbit  SP2_AIPS1_PACRL_bit at AIPS1_PACRL.B22;
    sbit  TP1_AIPS1_PACRL_bit at AIPS1_PACRL.B24;
    sbit  WP1_AIPS1_PACRL_bit at AIPS1_PACRL.B25;
    sbit  SP1_AIPS1_PACRL_bit at AIPS1_PACRL.B26;
    sbit  TP0_AIPS1_PACRL_bit at AIPS1_PACRL.B28;
    sbit  WP0_AIPS1_PACRL_bit at AIPS1_PACRL.B29;
    sbit  SP0_AIPS1_PACRL_bit at AIPS1_PACRL.B30;

sfr unsigned long   volatile AIPS1_PACRM          absolute 0x40080060;
    sbit  TP7_AIPS1_PACRM_bit at AIPS1_PACRM.B0;
    sbit  WP7_AIPS1_PACRM_bit at AIPS1_PACRM.B1;
    sbit  SP7_AIPS1_PACRM_bit at AIPS1_PACRM.B2;
    sbit  TP6_AIPS1_PACRM_bit at AIPS1_PACRM.B4;
    sbit  WP6_AIPS1_PACRM_bit at AIPS1_PACRM.B5;
    sbit  SP6_AIPS1_PACRM_bit at AIPS1_PACRM.B6;
    sbit  TP5_AIPS1_PACRM_bit at AIPS1_PACRM.B8;
    sbit  WP5_AIPS1_PACRM_bit at AIPS1_PACRM.B9;
    sbit  SP5_AIPS1_PACRM_bit at AIPS1_PACRM.B10;
    sbit  TP4_AIPS1_PACRM_bit at AIPS1_PACRM.B12;
    sbit  WP4_AIPS1_PACRM_bit at AIPS1_PACRM.B13;
    sbit  SP4_AIPS1_PACRM_bit at AIPS1_PACRM.B14;
    sbit  TP3_AIPS1_PACRM_bit at AIPS1_PACRM.B16;
    sbit  WP3_AIPS1_PACRM_bit at AIPS1_PACRM.B17;
    sbit  SP3_AIPS1_PACRM_bit at AIPS1_PACRM.B18;
    sbit  TP2_AIPS1_PACRM_bit at AIPS1_PACRM.B20;
    sbit  WP2_AIPS1_PACRM_bit at AIPS1_PACRM.B21;
    sbit  SP2_AIPS1_PACRM_bit at AIPS1_PACRM.B22;
    sbit  TP1_AIPS1_PACRM_bit at AIPS1_PACRM.B24;
    sbit  WP1_AIPS1_PACRM_bit at AIPS1_PACRM.B25;
    sbit  SP1_AIPS1_PACRM_bit at AIPS1_PACRM.B26;
    sbit  TP0_AIPS1_PACRM_bit at AIPS1_PACRM.B28;
    sbit  WP0_AIPS1_PACRM_bit at AIPS1_PACRM.B29;
    sbit  SP0_AIPS1_PACRM_bit at AIPS1_PACRM.B30;

sfr unsigned long   volatile AIPS1_PACRN          absolute 0x40080064;
    sbit  TP7_AIPS1_PACRN_bit at AIPS1_PACRN.B0;
    sbit  WP7_AIPS1_PACRN_bit at AIPS1_PACRN.B1;
    sbit  SP7_AIPS1_PACRN_bit at AIPS1_PACRN.B2;
    sbit  TP6_AIPS1_PACRN_bit at AIPS1_PACRN.B4;
    sbit  WP6_AIPS1_PACRN_bit at AIPS1_PACRN.B5;
    sbit  SP6_AIPS1_PACRN_bit at AIPS1_PACRN.B6;
    sbit  TP5_AIPS1_PACRN_bit at AIPS1_PACRN.B8;
    sbit  WP5_AIPS1_PACRN_bit at AIPS1_PACRN.B9;
    sbit  SP5_AIPS1_PACRN_bit at AIPS1_PACRN.B10;
    sbit  TP4_AIPS1_PACRN_bit at AIPS1_PACRN.B12;
    sbit  WP4_AIPS1_PACRN_bit at AIPS1_PACRN.B13;
    sbit  SP4_AIPS1_PACRN_bit at AIPS1_PACRN.B14;
    sbit  TP3_AIPS1_PACRN_bit at AIPS1_PACRN.B16;
    sbit  WP3_AIPS1_PACRN_bit at AIPS1_PACRN.B17;
    sbit  SP3_AIPS1_PACRN_bit at AIPS1_PACRN.B18;
    sbit  TP2_AIPS1_PACRN_bit at AIPS1_PACRN.B20;
    sbit  WP2_AIPS1_PACRN_bit at AIPS1_PACRN.B21;
    sbit  SP2_AIPS1_PACRN_bit at AIPS1_PACRN.B22;
    sbit  TP1_AIPS1_PACRN_bit at AIPS1_PACRN.B24;
    sbit  WP1_AIPS1_PACRN_bit at AIPS1_PACRN.B25;
    sbit  SP1_AIPS1_PACRN_bit at AIPS1_PACRN.B26;
    sbit  TP0_AIPS1_PACRN_bit at AIPS1_PACRN.B28;
    sbit  WP0_AIPS1_PACRN_bit at AIPS1_PACRN.B29;
    sbit  SP0_AIPS1_PACRN_bit at AIPS1_PACRN.B30;

sfr unsigned long   volatile AIPS1_PACRO          absolute 0x40080068;
    sbit  TP7_AIPS1_PACRO_bit at AIPS1_PACRO.B0;
    sbit  WP7_AIPS1_PACRO_bit at AIPS1_PACRO.B1;
    sbit  SP7_AIPS1_PACRO_bit at AIPS1_PACRO.B2;
    sbit  TP6_AIPS1_PACRO_bit at AIPS1_PACRO.B4;
    sbit  WP6_AIPS1_PACRO_bit at AIPS1_PACRO.B5;
    sbit  SP6_AIPS1_PACRO_bit at AIPS1_PACRO.B6;
    sbit  TP5_AIPS1_PACRO_bit at AIPS1_PACRO.B8;
    sbit  WP5_AIPS1_PACRO_bit at AIPS1_PACRO.B9;
    sbit  SP5_AIPS1_PACRO_bit at AIPS1_PACRO.B10;
    sbit  TP4_AIPS1_PACRO_bit at AIPS1_PACRO.B12;
    sbit  WP4_AIPS1_PACRO_bit at AIPS1_PACRO.B13;
    sbit  SP4_AIPS1_PACRO_bit at AIPS1_PACRO.B14;
    sbit  TP3_AIPS1_PACRO_bit at AIPS1_PACRO.B16;
    sbit  WP3_AIPS1_PACRO_bit at AIPS1_PACRO.B17;
    sbit  SP3_AIPS1_PACRO_bit at AIPS1_PACRO.B18;
    sbit  TP2_AIPS1_PACRO_bit at AIPS1_PACRO.B20;
    sbit  WP2_AIPS1_PACRO_bit at AIPS1_PACRO.B21;
    sbit  SP2_AIPS1_PACRO_bit at AIPS1_PACRO.B22;
    sbit  TP1_AIPS1_PACRO_bit at AIPS1_PACRO.B24;
    sbit  WP1_AIPS1_PACRO_bit at AIPS1_PACRO.B25;
    sbit  SP1_AIPS1_PACRO_bit at AIPS1_PACRO.B26;
    sbit  TP0_AIPS1_PACRO_bit at AIPS1_PACRO.B28;
    sbit  WP0_AIPS1_PACRO_bit at AIPS1_PACRO.B29;
    sbit  SP0_AIPS1_PACRO_bit at AIPS1_PACRO.B30;

sfr unsigned long   volatile AIPS1_PACRP          absolute 0x4008006C;
    sbit  TP7_AIPS1_PACRP_bit at AIPS1_PACRP.B0;
    sbit  WP7_AIPS1_PACRP_bit at AIPS1_PACRP.B1;
    sbit  SP7_AIPS1_PACRP_bit at AIPS1_PACRP.B2;
    sbit  TP6_AIPS1_PACRP_bit at AIPS1_PACRP.B4;
    sbit  WP6_AIPS1_PACRP_bit at AIPS1_PACRP.B5;
    sbit  SP6_AIPS1_PACRP_bit at AIPS1_PACRP.B6;
    sbit  TP5_AIPS1_PACRP_bit at AIPS1_PACRP.B8;
    sbit  WP5_AIPS1_PACRP_bit at AIPS1_PACRP.B9;
    sbit  SP5_AIPS1_PACRP_bit at AIPS1_PACRP.B10;
    sbit  TP4_AIPS1_PACRP_bit at AIPS1_PACRP.B12;
    sbit  WP4_AIPS1_PACRP_bit at AIPS1_PACRP.B13;
    sbit  SP4_AIPS1_PACRP_bit at AIPS1_PACRP.B14;
    sbit  TP3_AIPS1_PACRP_bit at AIPS1_PACRP.B16;
    sbit  WP3_AIPS1_PACRP_bit at AIPS1_PACRP.B17;
    sbit  SP3_AIPS1_PACRP_bit at AIPS1_PACRP.B18;
    sbit  TP2_AIPS1_PACRP_bit at AIPS1_PACRP.B20;
    sbit  WP2_AIPS1_PACRP_bit at AIPS1_PACRP.B21;
    sbit  SP2_AIPS1_PACRP_bit at AIPS1_PACRP.B22;
    sbit  TP1_AIPS1_PACRP_bit at AIPS1_PACRP.B24;
    sbit  WP1_AIPS1_PACRP_bit at AIPS1_PACRP.B25;
    sbit  SP1_AIPS1_PACRP_bit at AIPS1_PACRP.B26;
    sbit  TP0_AIPS1_PACRP_bit at AIPS1_PACRP.B28;
    sbit  WP0_AIPS1_PACRP_bit at AIPS1_PACRP.B29;
    sbit  SP0_AIPS1_PACRP_bit at AIPS1_PACRP.B30;

sfr unsigned long   volatile MSCM_CPxTYPE         absolute 0x40001000;
    const register unsigned short int RYPZ0 = 0;
    sbit  RYPZ0_bit at MSCM_CPxTYPE.B0;
    const register unsigned short int RYPZ1 = 1;
    sbit  RYPZ1_bit at MSCM_CPxTYPE.B1;
    const register unsigned short int RYPZ2 = 2;
    sbit  RYPZ2_bit at MSCM_CPxTYPE.B2;
    const register unsigned short int RYPZ3 = 3;
    sbit  RYPZ3_bit at MSCM_CPxTYPE.B3;
    const register unsigned short int RYPZ4 = 4;
    sbit  RYPZ4_bit at MSCM_CPxTYPE.B4;
    const register unsigned short int RYPZ5 = 5;
    sbit  RYPZ5_bit at MSCM_CPxTYPE.B5;
    const register unsigned short int RYPZ6 = 6;
    sbit  RYPZ6_bit at MSCM_CPxTYPE.B6;
    const register unsigned short int RYPZ7 = 7;
    sbit  RYPZ7_bit at MSCM_CPxTYPE.B7;
    const register unsigned short int PERSONALITY0 = 8;
    sbit  PERSONALITY0_bit at MSCM_CPxTYPE.B8;
    const register unsigned short int PERSONALITY1 = 9;
    sbit  PERSONALITY1_bit at MSCM_CPxTYPE.B9;
    const register unsigned short int PERSONALITY2 = 10;
    sbit  PERSONALITY2_bit at MSCM_CPxTYPE.B10;
    const register unsigned short int PERSONALITY3 = 11;
    sbit  PERSONALITY3_bit at MSCM_CPxTYPE.B11;
    const register unsigned short int PERSONALITY4 = 12;
    sbit  PERSONALITY4_bit at MSCM_CPxTYPE.B12;
    const register unsigned short int PERSONALITY5 = 13;
    sbit  PERSONALITY5_bit at MSCM_CPxTYPE.B13;
    const register unsigned short int PERSONALITY6 = 14;
    sbit  PERSONALITY6_bit at MSCM_CPxTYPE.B14;
    const register unsigned short int PERSONALITY7 = 15;
    sbit  PERSONALITY7_bit at MSCM_CPxTYPE.B15;
    const register unsigned short int PERSONALITY8 = 16;
    sbit  PERSONALITY8_bit at MSCM_CPxTYPE.B16;
    const register unsigned short int PERSONALITY9 = 17;
    sbit  PERSONALITY9_bit at MSCM_CPxTYPE.B17;
    const register unsigned short int PERSONALITY10 = 18;
    sbit  PERSONALITY10_bit at MSCM_CPxTYPE.B18;
    const register unsigned short int PERSONALITY11 = 19;
    sbit  PERSONALITY11_bit at MSCM_CPxTYPE.B19;
    const register unsigned short int PERSONALITY12 = 20;
    sbit  PERSONALITY12_bit at MSCM_CPxTYPE.B20;
    const register unsigned short int PERSONALITY13 = 21;
    sbit  PERSONALITY13_bit at MSCM_CPxTYPE.B21;
    const register unsigned short int PERSONALITY14 = 22;
    sbit  PERSONALITY14_bit at MSCM_CPxTYPE.B22;
    const register unsigned short int PERSONALITY15 = 23;
    sbit  PERSONALITY15_bit at MSCM_CPxTYPE.B23;
    const register unsigned short int PERSONALITY16 = 24;
    sbit  PERSONALITY16_bit at MSCM_CPxTYPE.B24;
    const register unsigned short int PERSONALITY17 = 25;
    sbit  PERSONALITY17_bit at MSCM_CPxTYPE.B25;
    const register unsigned short int PERSONALITY18 = 26;
    sbit  PERSONALITY18_bit at MSCM_CPxTYPE.B26;
    const register unsigned short int PERSONALITY19 = 27;
    sbit  PERSONALITY19_bit at MSCM_CPxTYPE.B27;
    const register unsigned short int PERSONALITY20 = 28;
    sbit  PERSONALITY20_bit at MSCM_CPxTYPE.B28;
    const register unsigned short int PERSONALITY21 = 29;
    sbit  PERSONALITY21_bit at MSCM_CPxTYPE.B29;
    const register unsigned short int PERSONALITY22 = 30;
    sbit  PERSONALITY22_bit at MSCM_CPxTYPE.B30;
    const register unsigned short int PERSONALITY23 = 31;
    sbit  PERSONALITY23_bit at MSCM_CPxTYPE.B31;

sfr unsigned long   volatile MSCM_CPxNUM          absolute 0x40001004;
    const register unsigned short int CPN = 0;
    sbit  CPN_bit at MSCM_CPxNUM.B0;

sfr unsigned long   volatile MSCM_CPxMASTER       absolute 0x40001008;
    const register unsigned short int PPN0 = 0;
    sbit  PPN0_bit at MSCM_CPxMASTER.B0;
    const register unsigned short int PPN1 = 1;
    sbit  PPN1_bit at MSCM_CPxMASTER.B1;
    const register unsigned short int PPN2 = 2;
    sbit  PPN2_bit at MSCM_CPxMASTER.B2;
    const register unsigned short int PPN3 = 3;
    sbit  PPN3_bit at MSCM_CPxMASTER.B3;
    const register unsigned short int PPN4 = 4;
    sbit  PPN4_bit at MSCM_CPxMASTER.B4;
    const register unsigned short int PPN5 = 5;
    sbit  PPN5_bit at MSCM_CPxMASTER.B5;

sfr unsigned long   volatile MSCM_CPxCOUNT        absolute 0x4000100C;
    const register unsigned short int PCNT0 = 0;
    sbit  PCNT0_bit at MSCM_CPxCOUNT.B0;
    const register unsigned short int PCNT1 = 1;
    sbit  PCNT1_bit at MSCM_CPxCOUNT.B1;

sfr unsigned long   volatile MSCM_CPxCFG1         absolute 0x40001014;
    const register unsigned short int L2WY0 = 16;
    sbit  L2WY0_bit at MSCM_CPxCFG1.B16;
    const register unsigned short int L2WY1 = 17;
    sbit  L2WY1_bit at MSCM_CPxCFG1.B17;
    const register unsigned short int L2WY2 = 18;
    sbit  L2WY2_bit at MSCM_CPxCFG1.B18;
    const register unsigned short int L2WY3 = 19;
    sbit  L2WY3_bit at MSCM_CPxCFG1.B19;
    const register unsigned short int L2WY4 = 20;
    sbit  L2WY4_bit at MSCM_CPxCFG1.B20;
    const register unsigned short int L2WY5 = 21;
    sbit  L2WY5_bit at MSCM_CPxCFG1.B21;
    const register unsigned short int L2WY6 = 22;
    sbit  L2WY6_bit at MSCM_CPxCFG1.B22;
    const register unsigned short int L2WY7 = 23;
    sbit  L2WY7_bit at MSCM_CPxCFG1.B23;
    const register unsigned short int L2SZ0 = 24;
    sbit  L2SZ0_bit at MSCM_CPxCFG1.B24;
    const register unsigned short int L2SZ1 = 25;
    sbit  L2SZ1_bit at MSCM_CPxCFG1.B25;
    const register unsigned short int L2SZ2 = 26;
    sbit  L2SZ2_bit at MSCM_CPxCFG1.B26;
    const register unsigned short int L2SZ3 = 27;
    sbit  L2SZ3_bit at MSCM_CPxCFG1.B27;
    const register unsigned short int L2SZ4 = 28;
    sbit  L2SZ4_bit at MSCM_CPxCFG1.B28;
    const register unsigned short int L2SZ5 = 29;
    sbit  L2SZ5_bit at MSCM_CPxCFG1.B29;
    const register unsigned short int L2SZ6 = 30;
    sbit  L2SZ6_bit at MSCM_CPxCFG1.B30;
    const register unsigned short int L2SZ7 = 31;
    sbit  L2SZ7_bit at MSCM_CPxCFG1.B31;

sfr unsigned long   volatile MSCM_CPxCFG3         absolute 0x4000101C;
    const register unsigned short int FPU = 0;
    sbit  FPU_bit at MSCM_CPxCFG3.B0;
    const register unsigned short int SIMD = 1;
    sbit  SIMD_bit at MSCM_CPxCFG3.B1;
    const register unsigned short int JAZ = 2;
    sbit  JAZ_bit at MSCM_CPxCFG3.B2;
    const register unsigned short int MMU = 3;
    sbit  MMU_bit at MSCM_CPxCFG3.B3;
    const register unsigned short int TZ = 4;
    sbit  TZ_bit at MSCM_CPxCFG3.B4;
    const register unsigned short int CMP = 5;
    sbit  CMP_bit at MSCM_CPxCFG3.B5;
    const register unsigned short int BB = 6;
    sbit  BB_bit at MSCM_CPxCFG3.B6;
    const register unsigned short int SBP0 = 8;
    sbit  SBP0_bit at MSCM_CPxCFG3.B8;
    const register unsigned short int SBP1 = 9;
    sbit  SBP1_bit at MSCM_CPxCFG3.B9;

sfr unsigned long   volatile MSCM_CP0TYPE         absolute 0x40001020;
    sbit  RYPZ0_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B0;
    sbit  RYPZ1_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B1;
    sbit  RYPZ2_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B2;
    sbit  RYPZ3_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B3;
    sbit  RYPZ4_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B4;
    sbit  RYPZ5_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B5;
    sbit  RYPZ6_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B6;
    sbit  RYPZ7_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B7;
    sbit  PERSONALITY0_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B8;
    sbit  PERSONALITY1_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B9;
    sbit  PERSONALITY2_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B10;
    sbit  PERSONALITY3_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B11;
    sbit  PERSONALITY4_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B12;
    sbit  PERSONALITY5_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B13;
    sbit  PERSONALITY6_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B14;
    sbit  PERSONALITY7_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B15;
    sbit  PERSONALITY8_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B16;
    sbit  PERSONALITY9_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B17;
    sbit  PERSONALITY10_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B18;
    sbit  PERSONALITY11_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B19;
    sbit  PERSONALITY12_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B20;
    sbit  PERSONALITY13_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B21;
    sbit  PERSONALITY14_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B22;
    sbit  PERSONALITY15_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B23;
    sbit  PERSONALITY16_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B24;
    sbit  PERSONALITY17_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B25;
    sbit  PERSONALITY18_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B26;
    sbit  PERSONALITY19_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B27;
    sbit  PERSONALITY20_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B28;
    sbit  PERSONALITY21_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B29;
    sbit  PERSONALITY22_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B30;
    sbit  PERSONALITY23_MSCM_CP0TYPE_bit at MSCM_CP0TYPE.B31;

sfr unsigned long   volatile MSCM_CP0NUM          absolute 0x40001024;
    sbit  CPN_MSCM_CP0NUM_bit at MSCM_CP0NUM.B0;

sfr unsigned long   volatile MSCM_CP0MASTER       absolute 0x40001028;
    sbit  PPN0_MSCM_CP0MASTER_bit at MSCM_CP0MASTER.B0;
    sbit  PPN1_MSCM_CP0MASTER_bit at MSCM_CP0MASTER.B1;
    sbit  PPN2_MSCM_CP0MASTER_bit at MSCM_CP0MASTER.B2;
    sbit  PPN3_MSCM_CP0MASTER_bit at MSCM_CP0MASTER.B3;
    sbit  PPN4_MSCM_CP0MASTER_bit at MSCM_CP0MASTER.B4;
    sbit  PPN5_MSCM_CP0MASTER_bit at MSCM_CP0MASTER.B5;

sfr unsigned long   volatile MSCM_CP0COUNT        absolute 0x4000102C;
    sbit  PCNT0_MSCM_CP0COUNT_bit at MSCM_CP0COUNT.B0;
    sbit  PCNT1_MSCM_CP0COUNT_bit at MSCM_CP0COUNT.B1;

sfr unsigned long   volatile MSCM_CP0CFG1         absolute 0x40001034;
    sbit  L2WY0_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B16;
    sbit  L2WY1_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B17;
    sbit  L2WY2_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B18;
    sbit  L2WY3_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B19;
    sbit  L2WY4_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B20;
    sbit  L2WY5_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B21;
    sbit  L2WY6_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B22;
    sbit  L2WY7_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B23;
    sbit  L2SZ0_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B24;
    sbit  L2SZ1_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B25;
    sbit  L2SZ2_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B26;
    sbit  L2SZ3_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B27;
    sbit  L2SZ4_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B28;
    sbit  L2SZ5_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B29;
    sbit  L2SZ6_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B30;
    sbit  L2SZ7_MSCM_CP0CFG1_bit at MSCM_CP0CFG1.B31;

sfr unsigned long   volatile MSCM_CP0CFG3         absolute 0x4000103C;
    sbit  FPU_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B0;
    sbit  SIMD_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B1;
    sbit  JAZ_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B2;
    sbit  MMU_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B3;
    sbit  TZ_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B4;
    sbit  CMP_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B5;
    sbit  BB_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B6;
    sbit  SBP0_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B8;
    sbit  SBP1_MSCM_CP0CFG3_bit at MSCM_CP0CFG3.B9;

sfr unsigned long   volatile MSCM_CP1TYPE         absolute 0x40001040;
    sbit  RYPZ0_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B0;
    sbit  RYPZ1_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B1;
    sbit  RYPZ2_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B2;
    sbit  RYPZ3_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B3;
    sbit  RYPZ4_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B4;
    sbit  RYPZ5_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B5;
    sbit  RYPZ6_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B6;
    sbit  RYPZ7_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B7;
    sbit  PERSONALITY0_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B8;
    sbit  PERSONALITY1_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B9;
    sbit  PERSONALITY2_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B10;
    sbit  PERSONALITY3_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B11;
    sbit  PERSONALITY4_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B12;
    sbit  PERSONALITY5_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B13;
    sbit  PERSONALITY6_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B14;
    sbit  PERSONALITY7_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B15;
    sbit  PERSONALITY8_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B16;
    sbit  PERSONALITY9_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B17;
    sbit  PERSONALITY10_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B18;
    sbit  PERSONALITY11_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B19;
    sbit  PERSONALITY12_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B20;
    sbit  PERSONALITY13_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B21;
    sbit  PERSONALITY14_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B22;
    sbit  PERSONALITY15_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B23;
    sbit  PERSONALITY16_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B24;
    sbit  PERSONALITY17_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B25;
    sbit  PERSONALITY18_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B26;
    sbit  PERSONALITY19_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B27;
    sbit  PERSONALITY20_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B28;
    sbit  PERSONALITY21_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B29;
    sbit  PERSONALITY22_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B30;
    sbit  PERSONALITY23_MSCM_CP1TYPE_bit at MSCM_CP1TYPE.B31;

sfr unsigned long   volatile MSCM_CP1NUM          absolute 0x40001044;
    sbit  CPN_MSCM_CP1NUM_bit at MSCM_CP1NUM.B0;

sfr unsigned long   volatile MSCM_CP1MASTER       absolute 0x40001048;
    sbit  PPN0_MSCM_CP1MASTER_bit at MSCM_CP1MASTER.B0;
    sbit  PPN1_MSCM_CP1MASTER_bit at MSCM_CP1MASTER.B1;
    sbit  PPN2_MSCM_CP1MASTER_bit at MSCM_CP1MASTER.B2;
    sbit  PPN3_MSCM_CP1MASTER_bit at MSCM_CP1MASTER.B3;
    sbit  PPN4_MSCM_CP1MASTER_bit at MSCM_CP1MASTER.B4;
    sbit  PPN5_MSCM_CP1MASTER_bit at MSCM_CP1MASTER.B5;

sfr unsigned long   volatile MSCM_CP1COUNT        absolute 0x4000104C;
    sbit  PCNT0_MSCM_CP1COUNT_bit at MSCM_CP1COUNT.B0;
    sbit  PCNT1_MSCM_CP1COUNT_bit at MSCM_CP1COUNT.B1;

sfr unsigned long   volatile MSCM_CP1CFG1         absolute 0x40001054;
    sbit  L2WY0_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B16;
    sbit  L2WY1_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B17;
    sbit  L2WY2_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B18;
    sbit  L2WY3_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B19;
    sbit  L2WY4_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B20;
    sbit  L2WY5_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B21;
    sbit  L2WY6_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B22;
    sbit  L2WY7_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B23;
    sbit  L2SZ0_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B24;
    sbit  L2SZ1_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B25;
    sbit  L2SZ2_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B26;
    sbit  L2SZ3_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B27;
    sbit  L2SZ4_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B28;
    sbit  L2SZ5_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B29;
    sbit  L2SZ6_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B30;
    sbit  L2SZ7_MSCM_CP1CFG1_bit at MSCM_CP1CFG1.B31;

sfr unsigned long   volatile MSCM_CP1CFG3         absolute 0x4000105C;
    sbit  FPU_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B0;
    sbit  SIMD_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B1;
    sbit  JAZ_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B2;
    sbit  MMU_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B3;
    sbit  TZ_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B4;
    sbit  CMP_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B5;
    sbit  BB_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B6;
    sbit  SBP0_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B8;
    sbit  SBP1_MSCM_CP1CFG3_bit at MSCM_CP1CFG3.B9;

sfr unsigned long   volatile MSCM_OCMDR0          absolute 0x40001400;
    const register unsigned short int OCMPU = 12;
    sbit  OCMPU_bit at MSCM_OCMDR0.B12;
    const register unsigned short int OCMT0 = 13;
    sbit  OCMT0_bit at MSCM_OCMDR0.B13;
    const register unsigned short int OCMT1 = 14;
    sbit  OCMT1_bit at MSCM_OCMDR0.B14;
    const register unsigned short int OCMT2 = 15;
    sbit  OCMT2_bit at MSCM_OCMDR0.B15;
    const register unsigned short int OCMW0 = 17;
    sbit  OCMW0_bit at MSCM_OCMDR0.B17;
    const register unsigned short int OCMW1 = 18;
    sbit  OCMW1_bit at MSCM_OCMDR0.B18;
    const register unsigned short int OCMW2 = 19;
    sbit  OCMW2_bit at MSCM_OCMDR0.B19;
    const register unsigned short int OCMSZ0 = 24;
    sbit  OCMSZ0_bit at MSCM_OCMDR0.B24;
    const register unsigned short int OCMSZ1 = 25;
    sbit  OCMSZ1_bit at MSCM_OCMDR0.B25;
    const register unsigned short int OCMSZ2 = 26;
    sbit  OCMSZ2_bit at MSCM_OCMDR0.B26;
    const register unsigned short int OCMSZ3 = 27;
    sbit  OCMSZ3_bit at MSCM_OCMDR0.B27;
    const register unsigned short int OCMSZH = 28;
    sbit  OCMSZH_bit at MSCM_OCMDR0.B28;
    const register unsigned short int FMT = 30;
    sbit  FMT_bit at MSCM_OCMDR0.B30;
    const register unsigned short int V = 31;
    sbit  V_bit at MSCM_OCMDR0.B31;

sfr unsigned long   volatile MSCM_OCMDR1          absolute 0x40001404;
    sbit  OCMPU_MSCM_OCMDR1_bit at MSCM_OCMDR1.B12;
    sbit  OCMT0_MSCM_OCMDR1_bit at MSCM_OCMDR1.B13;
    sbit  OCMT1_MSCM_OCMDR1_bit at MSCM_OCMDR1.B14;
    sbit  OCMT2_MSCM_OCMDR1_bit at MSCM_OCMDR1.B15;
    sbit  OCMW0_MSCM_OCMDR1_bit at MSCM_OCMDR1.B17;
    sbit  OCMW1_MSCM_OCMDR1_bit at MSCM_OCMDR1.B18;
    sbit  OCMW2_MSCM_OCMDR1_bit at MSCM_OCMDR1.B19;
    sbit  OCMSZ0_MSCM_OCMDR1_bit at MSCM_OCMDR1.B24;
    sbit  OCMSZ1_MSCM_OCMDR1_bit at MSCM_OCMDR1.B25;
    sbit  OCMSZ2_MSCM_OCMDR1_bit at MSCM_OCMDR1.B26;
    sbit  OCMSZ3_MSCM_OCMDR1_bit at MSCM_OCMDR1.B27;
    sbit  OCMSZH_MSCM_OCMDR1_bit at MSCM_OCMDR1.B28;
    sbit  FMT_MSCM_OCMDR1_bit at MSCM_OCMDR1.B30;
    sbit  V_MSCM_OCMDR1_bit at MSCM_OCMDR1.B31;

sfr unsigned long   volatile MSCM_OCMDR2          absolute 0x40001408;
    sbit  OCMPU_MSCM_OCMDR2_bit at MSCM_OCMDR2.B12;
    sbit  OCMT0_MSCM_OCMDR2_bit at MSCM_OCMDR2.B13;
    sbit  OCMT1_MSCM_OCMDR2_bit at MSCM_OCMDR2.B14;
    sbit  OCMT2_MSCM_OCMDR2_bit at MSCM_OCMDR2.B15;
    sbit  OCMW0_MSCM_OCMDR2_bit at MSCM_OCMDR2.B17;
    sbit  OCMW1_MSCM_OCMDR2_bit at MSCM_OCMDR2.B18;
    sbit  OCMW2_MSCM_OCMDR2_bit at MSCM_OCMDR2.B19;
    sbit  OCMSZ0_MSCM_OCMDR2_bit at MSCM_OCMDR2.B24;
    sbit  OCMSZ1_MSCM_OCMDR2_bit at MSCM_OCMDR2.B25;
    sbit  OCMSZ2_MSCM_OCMDR2_bit at MSCM_OCMDR2.B26;
    sbit  OCMSZ3_MSCM_OCMDR2_bit at MSCM_OCMDR2.B27;
    sbit  OCMSZH_MSCM_OCMDR2_bit at MSCM_OCMDR2.B28;
    sbit  FMT_MSCM_OCMDR2_bit at MSCM_OCMDR2.B30;
    sbit  V_MSCM_OCMDR2_bit at MSCM_OCMDR2.B31;

sfr unsigned long   volatile AXBS_PRS0            absolute 0x40004000;
    const register unsigned short int M00 = 0;
    sbit  M00_bit at AXBS_PRS0.B0;
    const register unsigned short int M01 = 1;
    sbit  M01_bit at AXBS_PRS0.B1;
    const register unsigned short int M02 = 2;
    sbit  M02_bit at AXBS_PRS0.B2;
    const register unsigned short int M10 = 4;
    sbit  M10_bit at AXBS_PRS0.B4;
    const register unsigned short int M11 = 5;
    sbit  M11_bit at AXBS_PRS0.B5;
    const register unsigned short int M12 = 6;
    sbit  M12_bit at AXBS_PRS0.B6;
    const register unsigned short int M20 = 8;
    sbit  M20_bit at AXBS_PRS0.B8;
    const register unsigned short int M21 = 9;
    sbit  M21_bit at AXBS_PRS0.B9;
    const register unsigned short int M22 = 10;
    sbit  M22_bit at AXBS_PRS0.B10;
    const register unsigned short int M30 = 12;
    sbit  M30_bit at AXBS_PRS0.B12;
    const register unsigned short int M31 = 13;
    sbit  M31_bit at AXBS_PRS0.B13;
    const register unsigned short int M32 = 14;
    sbit  M32_bit at AXBS_PRS0.B14;

sfr unsigned long   volatile AXBS_PRS1            absolute 0x40004100;
    sbit  M00_AXBS_PRS1_bit at AXBS_PRS1.B0;
    sbit  M01_AXBS_PRS1_bit at AXBS_PRS1.B1;
    sbit  M02_AXBS_PRS1_bit at AXBS_PRS1.B2;
    sbit  M10_AXBS_PRS1_bit at AXBS_PRS1.B4;
    sbit  M11_AXBS_PRS1_bit at AXBS_PRS1.B5;
    sbit  M12_AXBS_PRS1_bit at AXBS_PRS1.B6;
    sbit  M20_AXBS_PRS1_bit at AXBS_PRS1.B8;
    sbit  M21_AXBS_PRS1_bit at AXBS_PRS1.B9;
    sbit  M22_AXBS_PRS1_bit at AXBS_PRS1.B10;
    sbit  M30_AXBS_PRS1_bit at AXBS_PRS1.B12;
    sbit  M31_AXBS_PRS1_bit at AXBS_PRS1.B13;
    sbit  M32_AXBS_PRS1_bit at AXBS_PRS1.B14;

sfr unsigned long   volatile AXBS_PRS2            absolute 0x40004200;
    sbit  M00_AXBS_PRS2_bit at AXBS_PRS2.B0;
    sbit  M01_AXBS_PRS2_bit at AXBS_PRS2.B1;
    sbit  M02_AXBS_PRS2_bit at AXBS_PRS2.B2;
    sbit  M10_AXBS_PRS2_bit at AXBS_PRS2.B4;
    sbit  M11_AXBS_PRS2_bit at AXBS_PRS2.B5;
    sbit  M12_AXBS_PRS2_bit at AXBS_PRS2.B6;
    sbit  M20_AXBS_PRS2_bit at AXBS_PRS2.B8;
    sbit  M21_AXBS_PRS2_bit at AXBS_PRS2.B9;
    sbit  M22_AXBS_PRS2_bit at AXBS_PRS2.B10;
    sbit  M30_AXBS_PRS2_bit at AXBS_PRS2.B12;
    sbit  M31_AXBS_PRS2_bit at AXBS_PRS2.B13;
    sbit  M32_AXBS_PRS2_bit at AXBS_PRS2.B14;

sfr unsigned long   volatile AXBS_PRS3            absolute 0x40004300;
    sbit  M00_AXBS_PRS3_bit at AXBS_PRS3.B0;
    sbit  M01_AXBS_PRS3_bit at AXBS_PRS3.B1;
    sbit  M02_AXBS_PRS3_bit at AXBS_PRS3.B2;
    sbit  M10_AXBS_PRS3_bit at AXBS_PRS3.B4;
    sbit  M11_AXBS_PRS3_bit at AXBS_PRS3.B5;
    sbit  M12_AXBS_PRS3_bit at AXBS_PRS3.B6;
    sbit  M20_AXBS_PRS3_bit at AXBS_PRS3.B8;
    sbit  M21_AXBS_PRS3_bit at AXBS_PRS3.B9;
    sbit  M22_AXBS_PRS3_bit at AXBS_PRS3.B10;
    sbit  M30_AXBS_PRS3_bit at AXBS_PRS3.B12;
    sbit  M31_AXBS_PRS3_bit at AXBS_PRS3.B13;
    sbit  M32_AXBS_PRS3_bit at AXBS_PRS3.B14;

sfr unsigned long   volatile AXBS_PRS4            absolute 0x40004400;
    sbit  M00_AXBS_PRS4_bit at AXBS_PRS4.B0;
    sbit  M01_AXBS_PRS4_bit at AXBS_PRS4.B1;
    sbit  M02_AXBS_PRS4_bit at AXBS_PRS4.B2;
    sbit  M10_AXBS_PRS4_bit at AXBS_PRS4.B4;
    sbit  M11_AXBS_PRS4_bit at AXBS_PRS4.B5;
    sbit  M12_AXBS_PRS4_bit at AXBS_PRS4.B6;
    sbit  M20_AXBS_PRS4_bit at AXBS_PRS4.B8;
    sbit  M21_AXBS_PRS4_bit at AXBS_PRS4.B9;
    sbit  M22_AXBS_PRS4_bit at AXBS_PRS4.B10;
    sbit  M30_AXBS_PRS4_bit at AXBS_PRS4.B12;
    sbit  M31_AXBS_PRS4_bit at AXBS_PRS4.B13;
    sbit  M32_AXBS_PRS4_bit at AXBS_PRS4.B14;

sfr unsigned long   volatile AXBS_PRS5            absolute 0x40004500;
    sbit  M00_AXBS_PRS5_bit at AXBS_PRS5.B0;
    sbit  M01_AXBS_PRS5_bit at AXBS_PRS5.B1;
    sbit  M02_AXBS_PRS5_bit at AXBS_PRS5.B2;
    sbit  M10_AXBS_PRS5_bit at AXBS_PRS5.B4;
    sbit  M11_AXBS_PRS5_bit at AXBS_PRS5.B5;
    sbit  M12_AXBS_PRS5_bit at AXBS_PRS5.B6;
    sbit  M20_AXBS_PRS5_bit at AXBS_PRS5.B8;
    sbit  M21_AXBS_PRS5_bit at AXBS_PRS5.B9;
    sbit  M22_AXBS_PRS5_bit at AXBS_PRS5.B10;
    sbit  M30_AXBS_PRS5_bit at AXBS_PRS5.B12;
    sbit  M31_AXBS_PRS5_bit at AXBS_PRS5.B13;
    sbit  M32_AXBS_PRS5_bit at AXBS_PRS5.B14;

sfr unsigned long   volatile AXBS_PRS6            absolute 0x40004600;
    sbit  M00_AXBS_PRS6_bit at AXBS_PRS6.B0;
    sbit  M01_AXBS_PRS6_bit at AXBS_PRS6.B1;
    sbit  M02_AXBS_PRS6_bit at AXBS_PRS6.B2;
    sbit  M10_AXBS_PRS6_bit at AXBS_PRS6.B4;
    sbit  M11_AXBS_PRS6_bit at AXBS_PRS6.B5;
    sbit  M12_AXBS_PRS6_bit at AXBS_PRS6.B6;
    sbit  M20_AXBS_PRS6_bit at AXBS_PRS6.B8;
    sbit  M21_AXBS_PRS6_bit at AXBS_PRS6.B9;
    sbit  M22_AXBS_PRS6_bit at AXBS_PRS6.B10;
    sbit  M30_AXBS_PRS6_bit at AXBS_PRS6.B12;
    sbit  M31_AXBS_PRS6_bit at AXBS_PRS6.B13;
    sbit  M32_AXBS_PRS6_bit at AXBS_PRS6.B14;

sfr unsigned long   volatile AXBS_CRS0            absolute 0x40004010;
    const register unsigned short int PARK0 = 0;
    sbit  PARK0_bit at AXBS_CRS0.B0;
    const register unsigned short int PARK1 = 1;
    sbit  PARK1_bit at AXBS_CRS0.B1;
    const register unsigned short int PARK2 = 2;
    sbit  PARK2_bit at AXBS_CRS0.B2;
    const register unsigned short int PCTL0 = 4;
    sbit  PCTL0_bit at AXBS_CRS0.B4;
    const register unsigned short int PCTL1 = 5;
    sbit  PCTL1_bit at AXBS_CRS0.B5;
    const register unsigned short int ARB0 = 8;
    sbit  ARB0_bit at AXBS_CRS0.B8;
    const register unsigned short int ARB1 = 9;
    sbit  ARB1_bit at AXBS_CRS0.B9;
    const register unsigned short int HLP = 30;
    sbit  HLP_bit at AXBS_CRS0.B30;
    const register unsigned short int RO = 31;
    sbit  RO_bit at AXBS_CRS0.B31;

sfr unsigned long   volatile AXBS_CRS1            absolute 0x40004110;
    sbit  PARK0_AXBS_CRS1_bit at AXBS_CRS1.B0;
    sbit  PARK1_AXBS_CRS1_bit at AXBS_CRS1.B1;
    sbit  PARK2_AXBS_CRS1_bit at AXBS_CRS1.B2;
    sbit  PCTL0_AXBS_CRS1_bit at AXBS_CRS1.B4;
    sbit  PCTL1_AXBS_CRS1_bit at AXBS_CRS1.B5;
    sbit  ARB0_AXBS_CRS1_bit at AXBS_CRS1.B8;
    sbit  ARB1_AXBS_CRS1_bit at AXBS_CRS1.B9;
    sbit  HLP_AXBS_CRS1_bit at AXBS_CRS1.B30;
    sbit  RO_AXBS_CRS1_bit at AXBS_CRS1.B31;

sfr unsigned long   volatile AXBS_CRS2            absolute 0x40004210;
    sbit  PARK0_AXBS_CRS2_bit at AXBS_CRS2.B0;
    sbit  PARK1_AXBS_CRS2_bit at AXBS_CRS2.B1;
    sbit  PARK2_AXBS_CRS2_bit at AXBS_CRS2.B2;
    sbit  PCTL0_AXBS_CRS2_bit at AXBS_CRS2.B4;
    sbit  PCTL1_AXBS_CRS2_bit at AXBS_CRS2.B5;
    sbit  ARB0_AXBS_CRS2_bit at AXBS_CRS2.B8;
    sbit  ARB1_AXBS_CRS2_bit at AXBS_CRS2.B9;
    sbit  HLP_AXBS_CRS2_bit at AXBS_CRS2.B30;
    sbit  RO_AXBS_CRS2_bit at AXBS_CRS2.B31;

sfr unsigned long   volatile AXBS_CRS3            absolute 0x40004310;
    sbit  PARK0_AXBS_CRS3_bit at AXBS_CRS3.B0;
    sbit  PARK1_AXBS_CRS3_bit at AXBS_CRS3.B1;
    sbit  PARK2_AXBS_CRS3_bit at AXBS_CRS3.B2;
    sbit  PCTL0_AXBS_CRS3_bit at AXBS_CRS3.B4;
    sbit  PCTL1_AXBS_CRS3_bit at AXBS_CRS3.B5;
    sbit  ARB0_AXBS_CRS3_bit at AXBS_CRS3.B8;
    sbit  ARB1_AXBS_CRS3_bit at AXBS_CRS3.B9;
    sbit  HLP_AXBS_CRS3_bit at AXBS_CRS3.B30;
    sbit  RO_AXBS_CRS3_bit at AXBS_CRS3.B31;

sfr unsigned long   volatile AXBS_CRS4            absolute 0x40004410;
    sbit  PARK0_AXBS_CRS4_bit at AXBS_CRS4.B0;
    sbit  PARK1_AXBS_CRS4_bit at AXBS_CRS4.B1;
    sbit  PARK2_AXBS_CRS4_bit at AXBS_CRS4.B2;
    sbit  PCTL0_AXBS_CRS4_bit at AXBS_CRS4.B4;
    sbit  PCTL1_AXBS_CRS4_bit at AXBS_CRS4.B5;
    sbit  ARB0_AXBS_CRS4_bit at AXBS_CRS4.B8;
    sbit  ARB1_AXBS_CRS4_bit at AXBS_CRS4.B9;
    sbit  HLP_AXBS_CRS4_bit at AXBS_CRS4.B30;
    sbit  RO_AXBS_CRS4_bit at AXBS_CRS4.B31;

sfr unsigned long   volatile AXBS_CRS5            absolute 0x40004510;
    sbit  PARK0_AXBS_CRS5_bit at AXBS_CRS5.B0;
    sbit  PARK1_AXBS_CRS5_bit at AXBS_CRS5.B1;
    sbit  PARK2_AXBS_CRS5_bit at AXBS_CRS5.B2;
    sbit  PCTL0_AXBS_CRS5_bit at AXBS_CRS5.B4;
    sbit  PCTL1_AXBS_CRS5_bit at AXBS_CRS5.B5;
    sbit  ARB0_AXBS_CRS5_bit at AXBS_CRS5.B8;
    sbit  ARB1_AXBS_CRS5_bit at AXBS_CRS5.B9;
    sbit  HLP_AXBS_CRS5_bit at AXBS_CRS5.B30;
    sbit  RO_AXBS_CRS5_bit at AXBS_CRS5.B31;

sfr unsigned long   volatile AXBS_CRS6            absolute 0x40004610;
    sbit  PARK0_AXBS_CRS6_bit at AXBS_CRS6.B0;
    sbit  PARK1_AXBS_CRS6_bit at AXBS_CRS6.B1;
    sbit  PARK2_AXBS_CRS6_bit at AXBS_CRS6.B2;
    sbit  PCTL0_AXBS_CRS6_bit at AXBS_CRS6.B4;
    sbit  PCTL1_AXBS_CRS6_bit at AXBS_CRS6.B5;
    sbit  ARB0_AXBS_CRS6_bit at AXBS_CRS6.B8;
    sbit  ARB1_AXBS_CRS6_bit at AXBS_CRS6.B9;
    sbit  HLP_AXBS_CRS6_bit at AXBS_CRS6.B30;
    sbit  RO_AXBS_CRS6_bit at AXBS_CRS6.B31;

sfr unsigned long   volatile AXBS_MGPCR0          absolute 0x40004800;
    const register unsigned short int AULB0 = 0;
    sbit  AULB0_bit at AXBS_MGPCR0.B0;
    const register unsigned short int AULB1 = 1;
    sbit  AULB1_bit at AXBS_MGPCR0.B1;
    const register unsigned short int AULB2 = 2;
    sbit  AULB2_bit at AXBS_MGPCR0.B2;

sfr unsigned long   volatile AXBS_MGPCR1          absolute 0x40004900;
    sbit  AULB0_AXBS_MGPCR1_bit at AXBS_MGPCR1.B0;
    sbit  AULB1_AXBS_MGPCR1_bit at AXBS_MGPCR1.B1;
    sbit  AULB2_AXBS_MGPCR1_bit at AXBS_MGPCR1.B2;

sfr unsigned long   volatile AXBS_MGPCR2          absolute 0x40004A00;
    sbit  AULB0_AXBS_MGPCR2_bit at AXBS_MGPCR2.B0;
    sbit  AULB1_AXBS_MGPCR2_bit at AXBS_MGPCR2.B1;
    sbit  AULB2_AXBS_MGPCR2_bit at AXBS_MGPCR2.B2;

sfr unsigned long   volatile AXBS_MGPCR3          absolute 0x40004B00;
    sbit  AULB0_AXBS_MGPCR3_bit at AXBS_MGPCR3.B0;
    sbit  AULB1_AXBS_MGPCR3_bit at AXBS_MGPCR3.B1;
    sbit  AULB2_AXBS_MGPCR3_bit at AXBS_MGPCR3.B2;

sfr unsigned long   volatile DMA_CR               absolute 0x40008000;
    const register unsigned short int EDBG = 1;
    sbit  EDBG_bit at DMA_CR.B1;
    const register unsigned short int ERCA = 2;
    sbit  ERCA_bit at DMA_CR.B2;
    const register unsigned short int ERGA = 3;
    sbit  ERGA_bit at DMA_CR.B3;
    const register unsigned short int HOE = 4;
    sbit  HOE_bit at DMA_CR.B4;
    const register unsigned short int HALT = 5;
    sbit  HALT_bit at DMA_CR.B5;
    const register unsigned short int CLM = 6;
    sbit  CLM_bit at DMA_CR.B6;
    const register unsigned short int EMLM = 7;
    sbit  EMLM_bit at DMA_CR.B7;
    const register unsigned short int GRP0PRI = 8;
    sbit  GRP0PRI_bit at DMA_CR.B8;
    const register unsigned short int GRP1PRI = 10;
    sbit  GRP1PRI_bit at DMA_CR.B10;
    const register unsigned short int ECX = 16;
    sbit  ECX_bit at DMA_CR.B16;
    const register unsigned short int CX = 17;
    sbit  CX_bit at DMA_CR.B17;

sfr unsigned long   volatile DMA_ES               absolute 0x40008004;
    const register unsigned short int DBE = 0;
    sbit  DBE_bit at DMA_ES.B0;
    const register unsigned short int SBE = 1;
    sbit  SBE_bit at DMA_ES.B1;
    const register unsigned short int SGE = 2;
    sbit  SGE_bit at DMA_ES.B2;
    const register unsigned short int NCE = 3;
    sbit  NCE_bit at DMA_ES.B3;
    const register unsigned short int DOE = 4;
    sbit  DOE_bit at DMA_ES.B4;
    const register unsigned short int DAE = 5;
    sbit  DAE_bit at DMA_ES.B5;
    const register unsigned short int SOE = 6;
    sbit  SOE_bit at DMA_ES.B6;
    const register unsigned short int SAE = 7;
    sbit  SAE_bit at DMA_ES.B7;
    const register unsigned short int ERRCHN0 = 8;
    sbit  ERRCHN0_bit at DMA_ES.B8;
    const register unsigned short int ERRCHN1 = 9;
    sbit  ERRCHN1_bit at DMA_ES.B9;
    const register unsigned short int ERRCHN2 = 10;
    sbit  ERRCHN2_bit at DMA_ES.B10;
    const register unsigned short int ERRCHN3 = 11;
    sbit  ERRCHN3_bit at DMA_ES.B11;
    const register unsigned short int ERRCHN4 = 12;
    sbit  ERRCHN4_bit at DMA_ES.B12;
    const register unsigned short int CPE = 14;
    sbit  CPE_bit at DMA_ES.B14;
    const register unsigned short int GPE = 15;
    sbit  GPE_bit at DMA_ES.B15;
    sbit  ECX_DMA_ES_bit at DMA_ES.B16;
    const register unsigned short int VLD = 31;
    sbit  VLD_bit at DMA_ES.B31;

sfr unsigned long   volatile DMA_ERQ              absolute 0x4000800C;
    const register unsigned short int ERQ0 = 0;
    sbit  ERQ0_bit at DMA_ERQ.B0;
    const register unsigned short int ERQ1 = 1;
    sbit  ERQ1_bit at DMA_ERQ.B1;
    const register unsigned short int ERQ2 = 2;
    sbit  ERQ2_bit at DMA_ERQ.B2;
    const register unsigned short int ERQ3 = 3;
    sbit  ERQ3_bit at DMA_ERQ.B3;
    const register unsigned short int ERQ4 = 4;
    sbit  ERQ4_bit at DMA_ERQ.B4;
    const register unsigned short int ERQ5 = 5;
    sbit  ERQ5_bit at DMA_ERQ.B5;
    const register unsigned short int ERQ6 = 6;
    sbit  ERQ6_bit at DMA_ERQ.B6;
    const register unsigned short int ERQ7 = 7;
    sbit  ERQ7_bit at DMA_ERQ.B7;
    const register unsigned short int ERQ8 = 8;
    sbit  ERQ8_bit at DMA_ERQ.B8;
    const register unsigned short int ERQ9 = 9;
    sbit  ERQ9_bit at DMA_ERQ.B9;
    const register unsigned short int ERQ10 = 10;
    sbit  ERQ10_bit at DMA_ERQ.B10;
    const register unsigned short int ERQ11 = 11;
    sbit  ERQ11_bit at DMA_ERQ.B11;
    const register unsigned short int ERQ12 = 12;
    sbit  ERQ12_bit at DMA_ERQ.B12;
    const register unsigned short int ERQ13 = 13;
    sbit  ERQ13_bit at DMA_ERQ.B13;
    const register unsigned short int ERQ14 = 14;
    sbit  ERQ14_bit at DMA_ERQ.B14;
    const register unsigned short int ERQ15 = 15;
    sbit  ERQ15_bit at DMA_ERQ.B15;
    const register unsigned short int ERQ16 = 16;
    sbit  ERQ16_bit at DMA_ERQ.B16;
    const register unsigned short int ERQ17 = 17;
    sbit  ERQ17_bit at DMA_ERQ.B17;
    const register unsigned short int ERQ18 = 18;
    sbit  ERQ18_bit at DMA_ERQ.B18;
    const register unsigned short int ERQ19 = 19;
    sbit  ERQ19_bit at DMA_ERQ.B19;
    const register unsigned short int ERQ20 = 20;
    sbit  ERQ20_bit at DMA_ERQ.B20;
    const register unsigned short int ERQ21 = 21;
    sbit  ERQ21_bit at DMA_ERQ.B21;
    const register unsigned short int ERQ22 = 22;
    sbit  ERQ22_bit at DMA_ERQ.B22;
    const register unsigned short int ERQ23 = 23;
    sbit  ERQ23_bit at DMA_ERQ.B23;
    const register unsigned short int ERQ24 = 24;
    sbit  ERQ24_bit at DMA_ERQ.B24;
    const register unsigned short int ERQ25 = 25;
    sbit  ERQ25_bit at DMA_ERQ.B25;
    const register unsigned short int ERQ26 = 26;
    sbit  ERQ26_bit at DMA_ERQ.B26;
    const register unsigned short int ERQ27 = 27;
    sbit  ERQ27_bit at DMA_ERQ.B27;
    const register unsigned short int ERQ28 = 28;
    sbit  ERQ28_bit at DMA_ERQ.B28;
    const register unsigned short int ERQ29 = 29;
    sbit  ERQ29_bit at DMA_ERQ.B29;
    const register unsigned short int ERQ30 = 30;
    sbit  ERQ30_bit at DMA_ERQ.B30;
    const register unsigned short int ERQ31 = 31;
    sbit  ERQ31_bit at DMA_ERQ.B31;

sfr unsigned long   volatile DMA_EEI              absolute 0x40008014;
    const register unsigned short int EEI0 = 0;
    sbit  EEI0_bit at DMA_EEI.B0;
    const register unsigned short int EEI1 = 1;
    sbit  EEI1_bit at DMA_EEI.B1;
    const register unsigned short int EEI2 = 2;
    sbit  EEI2_bit at DMA_EEI.B2;
    const register unsigned short int EEI3 = 3;
    sbit  EEI3_bit at DMA_EEI.B3;
    const register unsigned short int EEI4 = 4;
    sbit  EEI4_bit at DMA_EEI.B4;
    const register unsigned short int EEI5 = 5;
    sbit  EEI5_bit at DMA_EEI.B5;
    const register unsigned short int EEI6 = 6;
    sbit  EEI6_bit at DMA_EEI.B6;
    const register unsigned short int EEI7 = 7;
    sbit  EEI7_bit at DMA_EEI.B7;
    const register unsigned short int EEI8 = 8;
    sbit  EEI8_bit at DMA_EEI.B8;
    const register unsigned short int EEI9 = 9;
    sbit  EEI9_bit at DMA_EEI.B9;
    const register unsigned short int EEI10 = 10;
    sbit  EEI10_bit at DMA_EEI.B10;
    const register unsigned short int EEI11 = 11;
    sbit  EEI11_bit at DMA_EEI.B11;
    const register unsigned short int EEI12 = 12;
    sbit  EEI12_bit at DMA_EEI.B12;
    const register unsigned short int EEI13 = 13;
    sbit  EEI13_bit at DMA_EEI.B13;
    const register unsigned short int EEI14 = 14;
    sbit  EEI14_bit at DMA_EEI.B14;
    const register unsigned short int EEI15 = 15;
    sbit  EEI15_bit at DMA_EEI.B15;
    const register unsigned short int EEI16 = 16;
    sbit  EEI16_bit at DMA_EEI.B16;
    const register unsigned short int EEI17 = 17;
    sbit  EEI17_bit at DMA_EEI.B17;
    const register unsigned short int EEI18 = 18;
    sbit  EEI18_bit at DMA_EEI.B18;
    const register unsigned short int EEI19 = 19;
    sbit  EEI19_bit at DMA_EEI.B19;
    const register unsigned short int EEI20 = 20;
    sbit  EEI20_bit at DMA_EEI.B20;
    const register unsigned short int EEI21 = 21;
    sbit  EEI21_bit at DMA_EEI.B21;
    const register unsigned short int EEI22 = 22;
    sbit  EEI22_bit at DMA_EEI.B22;
    const register unsigned short int EEI23 = 23;
    sbit  EEI23_bit at DMA_EEI.B23;
    const register unsigned short int EEI24 = 24;
    sbit  EEI24_bit at DMA_EEI.B24;
    const register unsigned short int EEI25 = 25;
    sbit  EEI25_bit at DMA_EEI.B25;
    const register unsigned short int EEI26 = 26;
    sbit  EEI26_bit at DMA_EEI.B26;
    const register unsigned short int EEI27 = 27;
    sbit  EEI27_bit at DMA_EEI.B27;
    const register unsigned short int EEI28 = 28;
    sbit  EEI28_bit at DMA_EEI.B28;
    const register unsigned short int EEI29 = 29;
    sbit  EEI29_bit at DMA_EEI.B29;
    const register unsigned short int EEI30 = 30;
    sbit  EEI30_bit at DMA_EEI.B30;
    const register unsigned short int EEI31 = 31;
    sbit  EEI31_bit at DMA_EEI.B31;

sfr unsigned short   volatile DMA_CEEI             absolute 0x40008018;
    const register unsigned short int CEEI0 = 0;
    sbit  CEEI0_bit at DMA_CEEI.B0;
    const register unsigned short int CEEI1 = 1;
    sbit  CEEI1_bit at DMA_CEEI.B1;
    const register unsigned short int CEEI2 = 2;
    sbit  CEEI2_bit at DMA_CEEI.B2;
    const register unsigned short int CEEI3 = 3;
    sbit  CEEI3_bit at DMA_CEEI.B3;
    const register unsigned short int CEEI4 = 4;
    sbit  CEEI4_bit at DMA_CEEI.B4;
    const register unsigned short int CAEE = 6;
    sbit  CAEE_bit at DMA_CEEI.B6;
    const register unsigned short int NOP = 7;
    sbit  NOP_bit at DMA_CEEI.B7;

sfr unsigned short   volatile DMA_SEEI             absolute 0x40008019;
    const register unsigned short int SEEI0 = 0;
    sbit  SEEI0_bit at DMA_SEEI.B0;
    const register unsigned short int SEEI1 = 1;
    sbit  SEEI1_bit at DMA_SEEI.B1;
    const register unsigned short int SEEI2 = 2;
    sbit  SEEI2_bit at DMA_SEEI.B2;
    const register unsigned short int SEEI3 = 3;
    sbit  SEEI3_bit at DMA_SEEI.B3;
    const register unsigned short int SEEI4 = 4;
    sbit  SEEI4_bit at DMA_SEEI.B4;
    const register unsigned short int SAEE = 6;
    sbit  SAEE_bit at DMA_SEEI.B6;
    sbit  NOP_DMA_SEEI_bit at DMA_SEEI.B7;

sfr unsigned short   volatile DMA_CERQ             absolute 0x4000801A;
    const register unsigned short int CERQ0 = 0;
    sbit  CERQ0_bit at DMA_CERQ.B0;
    const register unsigned short int CERQ1 = 1;
    sbit  CERQ1_bit at DMA_CERQ.B1;
    const register unsigned short int CERQ2 = 2;
    sbit  CERQ2_bit at DMA_CERQ.B2;
    const register unsigned short int CERQ3 = 3;
    sbit  CERQ3_bit at DMA_CERQ.B3;
    const register unsigned short int CERQ4 = 4;
    sbit  CERQ4_bit at DMA_CERQ.B4;
    const register unsigned short int CAER = 6;
    sbit  CAER_bit at DMA_CERQ.B6;
    sbit  NOP_DMA_CERQ_bit at DMA_CERQ.B7;

sfr unsigned short   volatile DMA_SERQ             absolute 0x4000801B;
    const register unsigned short int SERQ0 = 0;
    sbit  SERQ0_bit at DMA_SERQ.B0;
    const register unsigned short int SERQ1 = 1;
    sbit  SERQ1_bit at DMA_SERQ.B1;
    const register unsigned short int SERQ2 = 2;
    sbit  SERQ2_bit at DMA_SERQ.B2;
    const register unsigned short int SERQ3 = 3;
    sbit  SERQ3_bit at DMA_SERQ.B3;
    const register unsigned short int SERQ4 = 4;
    sbit  SERQ4_bit at DMA_SERQ.B4;
    const register unsigned short int SAER = 6;
    sbit  SAER_bit at DMA_SERQ.B6;
    sbit  NOP_DMA_SERQ_bit at DMA_SERQ.B7;

sfr unsigned short   volatile DMA_CDNE             absolute 0x4000801C;
    const register unsigned short int CDNE0 = 0;
    sbit  CDNE0_bit at DMA_CDNE.B0;
    const register unsigned short int CDNE1 = 1;
    sbit  CDNE1_bit at DMA_CDNE.B1;
    const register unsigned short int CDNE2 = 2;
    sbit  CDNE2_bit at DMA_CDNE.B2;
    const register unsigned short int CDNE3 = 3;
    sbit  CDNE3_bit at DMA_CDNE.B3;
    const register unsigned short int CDNE4 = 4;
    sbit  CDNE4_bit at DMA_CDNE.B4;
    const register unsigned short int CADN = 6;
    sbit  CADN_bit at DMA_CDNE.B6;
    sbit  NOP_DMA_CDNE_bit at DMA_CDNE.B7;

sfr unsigned short   volatile DMA_SSRT             absolute 0x4000801D;
    const register unsigned short int SSRT0 = 0;
    sbit  SSRT0_bit at DMA_SSRT.B0;
    const register unsigned short int SSRT1 = 1;
    sbit  SSRT1_bit at DMA_SSRT.B1;
    const register unsigned short int SSRT2 = 2;
    sbit  SSRT2_bit at DMA_SSRT.B2;
    const register unsigned short int SSRT3 = 3;
    sbit  SSRT3_bit at DMA_SSRT.B3;
    const register unsigned short int SSRT4 = 4;
    sbit  SSRT4_bit at DMA_SSRT.B4;
    const register unsigned short int SAST = 6;
    sbit  SAST_bit at DMA_SSRT.B6;
    sbit  NOP_DMA_SSRT_bit at DMA_SSRT.B7;

sfr unsigned short   volatile DMA_CERR             absolute 0x4000801E;
    const register unsigned short int CERR0 = 0;
    sbit  CERR0_bit at DMA_CERR.B0;
    const register unsigned short int CERR1 = 1;
    sbit  CERR1_bit at DMA_CERR.B1;
    const register unsigned short int CERR2 = 2;
    sbit  CERR2_bit at DMA_CERR.B2;
    const register unsigned short int CERR3 = 3;
    sbit  CERR3_bit at DMA_CERR.B3;
    const register unsigned short int CERR4 = 4;
    sbit  CERR4_bit at DMA_CERR.B4;
    const register unsigned short int CAEI = 6;
    sbit  CAEI_bit at DMA_CERR.B6;
    sbit  NOP_DMA_CERR_bit at DMA_CERR.B7;

sfr unsigned short   volatile DMA_CINT             absolute 0x4000801F;
    const register unsigned short int CINT0 = 0;
    sbit  CINT0_bit at DMA_CINT.B0;
    const register unsigned short int CINT1 = 1;
    sbit  CINT1_bit at DMA_CINT.B1;
    const register unsigned short int CINT2 = 2;
    sbit  CINT2_bit at DMA_CINT.B2;
    const register unsigned short int CINT3 = 3;
    sbit  CINT3_bit at DMA_CINT.B3;
    const register unsigned short int CINT4 = 4;
    sbit  CINT4_bit at DMA_CINT.B4;
    const register unsigned short int CAIR = 6;
    sbit  CAIR_bit at DMA_CINT.B6;
    sbit  NOP_DMA_CINT_bit at DMA_CINT.B7;

sfr unsigned long   volatile DMA_INT              absolute 0x40008024;
    const register unsigned short int INT0 = 0;
    sbit  INT0_bit at DMA_INT.B0;
    const register unsigned short int INT1 = 1;
    sbit  INT1_bit at DMA_INT.B1;
    const register unsigned short int INT2 = 2;
    sbit  INT2_bit at DMA_INT.B2;
    const register unsigned short int INT3 = 3;
    sbit  INT3_bit at DMA_INT.B3;
    const register unsigned short int INT4 = 4;
    sbit  INT4_bit at DMA_INT.B4;
    const register unsigned short int INT5 = 5;
    sbit  INT5_bit at DMA_INT.B5;
    const register unsigned short int INT6 = 6;
    sbit  INT6_bit at DMA_INT.B6;
    const register unsigned short int INT7 = 7;
    sbit  INT7_bit at DMA_INT.B7;
    const register unsigned short int INT8_ = 8;
    sbit  INT8_bit at DMA_INT.B8;
    const register unsigned short int INT9 = 9;
    sbit  INT9_bit at DMA_INT.B9;
    const register unsigned short int INT10 = 10;
    sbit  INT10_bit at DMA_INT.B10;
    const register unsigned short int INT11 = 11;
    sbit  INT11_bit at DMA_INT.B11;
    const register unsigned short int INT12 = 12;
    sbit  INT12_bit at DMA_INT.B12;
    const register unsigned short int INT13 = 13;
    sbit  INT13_bit at DMA_INT.B13;
    const register unsigned short int INT14 = 14;
    sbit  INT14_bit at DMA_INT.B14;
    const register unsigned short int INT15 = 15;
    sbit  INT15_bit at DMA_INT.B15;
    const register unsigned short int INT16 = 16;
    sbit  INT16_bit at DMA_INT.B16;
    const register unsigned short int INT17 = 17;
    sbit  INT17_bit at DMA_INT.B17;
    const register unsigned short int INT18 = 18;
    sbit  INT18_bit at DMA_INT.B18;
    const register unsigned short int INT19 = 19;
    sbit  INT19_bit at DMA_INT.B19;
    const register unsigned short int INT20 = 20;
    sbit  INT20_bit at DMA_INT.B20;
    const register unsigned short int INT21 = 21;
    sbit  INT21_bit at DMA_INT.B21;
    const register unsigned short int INT22 = 22;
    sbit  INT22_bit at DMA_INT.B22;
    const register unsigned short int INT23 = 23;
    sbit  INT23_bit at DMA_INT.B23;
    const register unsigned short int INT24 = 24;
    sbit  INT24_bit at DMA_INT.B24;
    const register unsigned short int INT25 = 25;
    sbit  INT25_bit at DMA_INT.B25;
    const register unsigned short int INT26 = 26;
    sbit  INT26_bit at DMA_INT.B26;
    const register unsigned short int INT27 = 27;
    sbit  INT27_bit at DMA_INT.B27;
    const register unsigned short int INT28 = 28;
    sbit  INT28_bit at DMA_INT.B28;
    const register unsigned short int INT29 = 29;
    sbit  INT29_bit at DMA_INT.B29;
    const register unsigned short int INT30 = 30;
    sbit  INT30_bit at DMA_INT.B30;
    const register unsigned short int INT31 = 31;
    sbit  INT31_bit at DMA_INT.B31;

sfr unsigned long   volatile DMA_ERR              absolute 0x4000802C;
    const register unsigned short int ERR0 = 0;
    sbit  ERR0_bit at DMA_ERR.B0;
    const register unsigned short int ERR1 = 1;
    sbit  ERR1_bit at DMA_ERR.B1;
    const register unsigned short int ERR2 = 2;
    sbit  ERR2_bit at DMA_ERR.B2;
    const register unsigned short int ERR3 = 3;
    sbit  ERR3_bit at DMA_ERR.B3;
    const register unsigned short int ERR4 = 4;
    sbit  ERR4_bit at DMA_ERR.B4;
    const register unsigned short int ERR5 = 5;
    sbit  ERR5_bit at DMA_ERR.B5;
    const register unsigned short int ERR6 = 6;
    sbit  ERR6_bit at DMA_ERR.B6;
    const register unsigned short int ERR7 = 7;
    sbit  ERR7_bit at DMA_ERR.B7;
    const register unsigned short int ERR8 = 8;
    sbit  ERR8_bit at DMA_ERR.B8;
    const register unsigned short int ERR9 = 9;
    sbit  ERR9_bit at DMA_ERR.B9;
    const register unsigned short int ERR10 = 10;
    sbit  ERR10_bit at DMA_ERR.B10;
    const register unsigned short int ERR11 = 11;
    sbit  ERR11_bit at DMA_ERR.B11;
    const register unsigned short int ERR12 = 12;
    sbit  ERR12_bit at DMA_ERR.B12;
    const register unsigned short int ERR13 = 13;
    sbit  ERR13_bit at DMA_ERR.B13;
    const register unsigned short int ERR14 = 14;
    sbit  ERR14_bit at DMA_ERR.B14;
    const register unsigned short int ERR15 = 15;
    sbit  ERR15_bit at DMA_ERR.B15;
    const register unsigned short int ERR16 = 16;
    sbit  ERR16_bit at DMA_ERR.B16;
    const register unsigned short int ERR17 = 17;
    sbit  ERR17_bit at DMA_ERR.B17;
    const register unsigned short int ERR18 = 18;
    sbit  ERR18_bit at DMA_ERR.B18;
    const register unsigned short int ERR19 = 19;
    sbit  ERR19_bit at DMA_ERR.B19;
    const register unsigned short int ERR20 = 20;
    sbit  ERR20_bit at DMA_ERR.B20;
    const register unsigned short int ERR21 = 21;
    sbit  ERR21_bit at DMA_ERR.B21;
    const register unsigned short int ERR22 = 22;
    sbit  ERR22_bit at DMA_ERR.B22;
    const register unsigned short int ERR23 = 23;
    sbit  ERR23_bit at DMA_ERR.B23;
    const register unsigned short int ERR24 = 24;
    sbit  ERR24_bit at DMA_ERR.B24;
    const register unsigned short int ERR25 = 25;
    sbit  ERR25_bit at DMA_ERR.B25;
    const register unsigned short int ERR26 = 26;
    sbit  ERR26_bit at DMA_ERR.B26;
    const register unsigned short int ERR27 = 27;
    sbit  ERR27_bit at DMA_ERR.B27;
    const register unsigned short int ERR28 = 28;
    sbit  ERR28_bit at DMA_ERR.B28;
    const register unsigned short int ERR29 = 29;
    sbit  ERR29_bit at DMA_ERR.B29;
    const register unsigned short int ERR30 = 30;
    sbit  ERR30_bit at DMA_ERR.B30;
    const register unsigned short int ERR31 = 31;
    sbit  ERR31_bit at DMA_ERR.B31;

sfr unsigned long   volatile DMA_HRS              absolute 0x40008034;
    const register unsigned short int HRS0 = 0;
    sbit  HRS0_bit at DMA_HRS.B0;
    const register unsigned short int HRS1 = 1;
    sbit  HRS1_bit at DMA_HRS.B1;
    const register unsigned short int HRS2 = 2;
    sbit  HRS2_bit at DMA_HRS.B2;
    const register unsigned short int HRS3 = 3;
    sbit  HRS3_bit at DMA_HRS.B3;
    const register unsigned short int HRS4 = 4;
    sbit  HRS4_bit at DMA_HRS.B4;
    const register unsigned short int HRS5 = 5;
    sbit  HRS5_bit at DMA_HRS.B5;
    const register unsigned short int HRS6 = 6;
    sbit  HRS6_bit at DMA_HRS.B6;
    const register unsigned short int HRS7 = 7;
    sbit  HRS7_bit at DMA_HRS.B7;
    const register unsigned short int HRS8 = 8;
    sbit  HRS8_bit at DMA_HRS.B8;
    const register unsigned short int HRS9 = 9;
    sbit  HRS9_bit at DMA_HRS.B9;
    const register unsigned short int HRS10 = 10;
    sbit  HRS10_bit at DMA_HRS.B10;
    const register unsigned short int HRS11 = 11;
    sbit  HRS11_bit at DMA_HRS.B11;
    const register unsigned short int HRS12 = 12;
    sbit  HRS12_bit at DMA_HRS.B12;
    const register unsigned short int HRS13 = 13;
    sbit  HRS13_bit at DMA_HRS.B13;
    const register unsigned short int HRS14 = 14;
    sbit  HRS14_bit at DMA_HRS.B14;
    const register unsigned short int HRS15 = 15;
    sbit  HRS15_bit at DMA_HRS.B15;
    const register unsigned short int HRS16 = 16;
    sbit  HRS16_bit at DMA_HRS.B16;
    const register unsigned short int HRS17 = 17;
    sbit  HRS17_bit at DMA_HRS.B17;
    const register unsigned short int HRS18 = 18;
    sbit  HRS18_bit at DMA_HRS.B18;
    const register unsigned short int HRS19 = 19;
    sbit  HRS19_bit at DMA_HRS.B19;
    const register unsigned short int HRS20 = 20;
    sbit  HRS20_bit at DMA_HRS.B20;
    const register unsigned short int HRS21 = 21;
    sbit  HRS21_bit at DMA_HRS.B21;
    const register unsigned short int HRS22 = 22;
    sbit  HRS22_bit at DMA_HRS.B22;
    const register unsigned short int HRS23 = 23;
    sbit  HRS23_bit at DMA_HRS.B23;
    const register unsigned short int HRS24 = 24;
    sbit  HRS24_bit at DMA_HRS.B24;
    const register unsigned short int HRS25 = 25;
    sbit  HRS25_bit at DMA_HRS.B25;
    const register unsigned short int HRS26 = 26;
    sbit  HRS26_bit at DMA_HRS.B26;
    const register unsigned short int HRS27 = 27;
    sbit  HRS27_bit at DMA_HRS.B27;
    const register unsigned short int HRS28 = 28;
    sbit  HRS28_bit at DMA_HRS.B28;
    const register unsigned short int HRS29 = 29;
    sbit  HRS29_bit at DMA_HRS.B29;
    const register unsigned short int HRS30 = 30;
    sbit  HRS30_bit at DMA_HRS.B30;
    const register unsigned short int HRS31 = 31;
    sbit  HRS31_bit at DMA_HRS.B31;

sfr unsigned long   volatile DMA_EARS             absolute 0x40008044;
    const register unsigned short int EDREQ_0 = 0;
    sbit  EDREQ_0_bit at DMA_EARS.B0;
    const register unsigned short int EDREQ_1 = 1;
    sbit  EDREQ_1_bit at DMA_EARS.B1;
    const register unsigned short int EDREQ_2 = 2;
    sbit  EDREQ_2_bit at DMA_EARS.B2;
    const register unsigned short int EDREQ_3 = 3;
    sbit  EDREQ_3_bit at DMA_EARS.B3;
    const register unsigned short int EDREQ_4 = 4;
    sbit  EDREQ_4_bit at DMA_EARS.B4;
    const register unsigned short int EDREQ_5 = 5;
    sbit  EDREQ_5_bit at DMA_EARS.B5;
    const register unsigned short int EDREQ_6 = 6;
    sbit  EDREQ_6_bit at DMA_EARS.B6;
    const register unsigned short int EDREQ_7 = 7;
    sbit  EDREQ_7_bit at DMA_EARS.B7;
    const register unsigned short int EDREQ_8 = 8;
    sbit  EDREQ_8_bit at DMA_EARS.B8;
    const register unsigned short int EDREQ_9 = 9;
    sbit  EDREQ_9_bit at DMA_EARS.B9;
    const register unsigned short int EDREQ_10 = 10;
    sbit  EDREQ_10_bit at DMA_EARS.B10;
    const register unsigned short int EDREQ_11 = 11;
    sbit  EDREQ_11_bit at DMA_EARS.B11;
    const register unsigned short int EDREQ_12 = 12;
    sbit  EDREQ_12_bit at DMA_EARS.B12;
    const register unsigned short int EDREQ_13 = 13;
    sbit  EDREQ_13_bit at DMA_EARS.B13;
    const register unsigned short int EDREQ_14 = 14;
    sbit  EDREQ_14_bit at DMA_EARS.B14;
    const register unsigned short int EDREQ_15 = 15;
    sbit  EDREQ_15_bit at DMA_EARS.B15;
    const register unsigned short int EDREQ_16 = 16;
    sbit  EDREQ_16_bit at DMA_EARS.B16;
    const register unsigned short int EDREQ_17 = 17;
    sbit  EDREQ_17_bit at DMA_EARS.B17;
    const register unsigned short int EDREQ_18 = 18;
    sbit  EDREQ_18_bit at DMA_EARS.B18;
    const register unsigned short int EDREQ_19 = 19;
    sbit  EDREQ_19_bit at DMA_EARS.B19;
    const register unsigned short int EDREQ_20 = 20;
    sbit  EDREQ_20_bit at DMA_EARS.B20;
    const register unsigned short int EDREQ_21 = 21;
    sbit  EDREQ_21_bit at DMA_EARS.B21;
    const register unsigned short int EDREQ_22 = 22;
    sbit  EDREQ_22_bit at DMA_EARS.B22;
    const register unsigned short int EDREQ_23 = 23;
    sbit  EDREQ_23_bit at DMA_EARS.B23;
    const register unsigned short int EDREQ_24 = 24;
    sbit  EDREQ_24_bit at DMA_EARS.B24;
    const register unsigned short int EDREQ_25 = 25;
    sbit  EDREQ_25_bit at DMA_EARS.B25;
    const register unsigned short int EDREQ_26 = 26;
    sbit  EDREQ_26_bit at DMA_EARS.B26;
    const register unsigned short int EDREQ_27 = 27;
    sbit  EDREQ_27_bit at DMA_EARS.B27;
    const register unsigned short int EDREQ_28 = 28;
    sbit  EDREQ_28_bit at DMA_EARS.B28;
    const register unsigned short int EDREQ_29 = 29;
    sbit  EDREQ_29_bit at DMA_EARS.B29;
    const register unsigned short int EDREQ_30 = 30;
    sbit  EDREQ_30_bit at DMA_EARS.B30;
    const register unsigned short int EDREQ_31 = 31;
    sbit  EDREQ_31_bit at DMA_EARS.B31;

sfr unsigned short   volatile DMA_DCHPRI3          absolute 0x40008100;
    const register unsigned short int CHPRI0 = 0;
    sbit  CHPRI0_bit at DMA_DCHPRI3.B0;
    const register unsigned short int CHPRI1 = 1;
    sbit  CHPRI1_bit at DMA_DCHPRI3.B1;
    const register unsigned short int CHPRI2 = 2;
    sbit  CHPRI2_bit at DMA_DCHPRI3.B2;
    const register unsigned short int CHPRI3 = 3;
    sbit  CHPRI3_bit at DMA_DCHPRI3.B3;
    const register unsigned short int GRPPRI0 = 4;
    sbit  GRPPRI0_bit at DMA_DCHPRI3.B4;
    const register unsigned short int GRPPRI1 = 5;
    sbit  GRPPRI1_bit at DMA_DCHPRI3.B5;
    const register unsigned short int DPA = 6;
    sbit  DPA_bit at DMA_DCHPRI3.B6;
    const register unsigned short int ECP = 7;
    sbit  ECP_bit at DMA_DCHPRI3.B7;

sfr unsigned short   volatile DMA_DCHPRI2          absolute 0x40008101;
    sbit  CHPRI0_DMA_DCHPRI2_bit at DMA_DCHPRI2.B0;
    sbit  CHPRI1_DMA_DCHPRI2_bit at DMA_DCHPRI2.B1;
    sbit  CHPRI2_DMA_DCHPRI2_bit at DMA_DCHPRI2.B2;
    sbit  CHPRI3_DMA_DCHPRI2_bit at DMA_DCHPRI2.B3;
    sbit  GRPPRI0_DMA_DCHPRI2_bit at DMA_DCHPRI2.B4;
    sbit  GRPPRI1_DMA_DCHPRI2_bit at DMA_DCHPRI2.B5;
    sbit  DPA_DMA_DCHPRI2_bit at DMA_DCHPRI2.B6;
    sbit  ECP_DMA_DCHPRI2_bit at DMA_DCHPRI2.B7;

sfr unsigned short   volatile DMA_DCHPRI1          absolute 0x40008102;
    sbit  CHPRI0_DMA_DCHPRI1_bit at DMA_DCHPRI1.B0;
    sbit  CHPRI1_DMA_DCHPRI1_bit at DMA_DCHPRI1.B1;
    sbit  CHPRI2_DMA_DCHPRI1_bit at DMA_DCHPRI1.B2;
    sbit  CHPRI3_DMA_DCHPRI1_bit at DMA_DCHPRI1.B3;
    sbit  GRPPRI0_DMA_DCHPRI1_bit at DMA_DCHPRI1.B4;
    sbit  GRPPRI1_DMA_DCHPRI1_bit at DMA_DCHPRI1.B5;
    sbit  DPA_DMA_DCHPRI1_bit at DMA_DCHPRI1.B6;
    sbit  ECP_DMA_DCHPRI1_bit at DMA_DCHPRI1.B7;

sfr unsigned short   volatile DMA_DCHPRI0          absolute 0x40008103;
    sbit  CHPRI0_DMA_DCHPRI0_bit at DMA_DCHPRI0.B0;
    sbit  CHPRI1_DMA_DCHPRI0_bit at DMA_DCHPRI0.B1;
    sbit  CHPRI2_DMA_DCHPRI0_bit at DMA_DCHPRI0.B2;
    sbit  CHPRI3_DMA_DCHPRI0_bit at DMA_DCHPRI0.B3;
    sbit  GRPPRI0_DMA_DCHPRI0_bit at DMA_DCHPRI0.B4;
    sbit  GRPPRI1_DMA_DCHPRI0_bit at DMA_DCHPRI0.B5;
    sbit  DPA_DMA_DCHPRI0_bit at DMA_DCHPRI0.B6;
    sbit  ECP_DMA_DCHPRI0_bit at DMA_DCHPRI0.B7;

sfr unsigned short   volatile DMA_DCHPRI7          absolute 0x40008104;
    sbit  CHPRI0_DMA_DCHPRI7_bit at DMA_DCHPRI7.B0;
    sbit  CHPRI1_DMA_DCHPRI7_bit at DMA_DCHPRI7.B1;
    sbit  CHPRI2_DMA_DCHPRI7_bit at DMA_DCHPRI7.B2;
    sbit  CHPRI3_DMA_DCHPRI7_bit at DMA_DCHPRI7.B3;
    sbit  GRPPRI0_DMA_DCHPRI7_bit at DMA_DCHPRI7.B4;
    sbit  GRPPRI1_DMA_DCHPRI7_bit at DMA_DCHPRI7.B5;
    sbit  DPA_DMA_DCHPRI7_bit at DMA_DCHPRI7.B6;
    sbit  ECP_DMA_DCHPRI7_bit at DMA_DCHPRI7.B7;

sfr unsigned short   volatile DMA_DCHPRI6          absolute 0x40008105;
    sbit  CHPRI0_DMA_DCHPRI6_bit at DMA_DCHPRI6.B0;
    sbit  CHPRI1_DMA_DCHPRI6_bit at DMA_DCHPRI6.B1;
    sbit  CHPRI2_DMA_DCHPRI6_bit at DMA_DCHPRI6.B2;
    sbit  CHPRI3_DMA_DCHPRI6_bit at DMA_DCHPRI6.B3;
    sbit  GRPPRI0_DMA_DCHPRI6_bit at DMA_DCHPRI6.B4;
    sbit  GRPPRI1_DMA_DCHPRI6_bit at DMA_DCHPRI6.B5;
    sbit  DPA_DMA_DCHPRI6_bit at DMA_DCHPRI6.B6;
    sbit  ECP_DMA_DCHPRI6_bit at DMA_DCHPRI6.B7;

sfr unsigned short   volatile DMA_DCHPRI5          absolute 0x40008106;
    sbit  CHPRI0_DMA_DCHPRI5_bit at DMA_DCHPRI5.B0;
    sbit  CHPRI1_DMA_DCHPRI5_bit at DMA_DCHPRI5.B1;
    sbit  CHPRI2_DMA_DCHPRI5_bit at DMA_DCHPRI5.B2;
    sbit  CHPRI3_DMA_DCHPRI5_bit at DMA_DCHPRI5.B3;
    sbit  GRPPRI0_DMA_DCHPRI5_bit at DMA_DCHPRI5.B4;
    sbit  GRPPRI1_DMA_DCHPRI5_bit at DMA_DCHPRI5.B5;
    sbit  DPA_DMA_DCHPRI5_bit at DMA_DCHPRI5.B6;
    sbit  ECP_DMA_DCHPRI5_bit at DMA_DCHPRI5.B7;

sfr unsigned short   volatile DMA_DCHPRI4          absolute 0x40008107;
    sbit  CHPRI0_DMA_DCHPRI4_bit at DMA_DCHPRI4.B0;
    sbit  CHPRI1_DMA_DCHPRI4_bit at DMA_DCHPRI4.B1;
    sbit  CHPRI2_DMA_DCHPRI4_bit at DMA_DCHPRI4.B2;
    sbit  CHPRI3_DMA_DCHPRI4_bit at DMA_DCHPRI4.B3;
    sbit  GRPPRI0_DMA_DCHPRI4_bit at DMA_DCHPRI4.B4;
    sbit  GRPPRI1_DMA_DCHPRI4_bit at DMA_DCHPRI4.B5;
    sbit  DPA_DMA_DCHPRI4_bit at DMA_DCHPRI4.B6;
    sbit  ECP_DMA_DCHPRI4_bit at DMA_DCHPRI4.B7;

sfr unsigned short   volatile DMA_DCHPRI11         absolute 0x40008108;
    sbit  CHPRI0_DMA_DCHPRI11_bit at DMA_DCHPRI11.B0;
    sbit  CHPRI1_DMA_DCHPRI11_bit at DMA_DCHPRI11.B1;
    sbit  CHPRI2_DMA_DCHPRI11_bit at DMA_DCHPRI11.B2;
    sbit  CHPRI3_DMA_DCHPRI11_bit at DMA_DCHPRI11.B3;
    sbit  GRPPRI0_DMA_DCHPRI11_bit at DMA_DCHPRI11.B4;
    sbit  GRPPRI1_DMA_DCHPRI11_bit at DMA_DCHPRI11.B5;
    sbit  DPA_DMA_DCHPRI11_bit at DMA_DCHPRI11.B6;
    sbit  ECP_DMA_DCHPRI11_bit at DMA_DCHPRI11.B7;

sfr unsigned short   volatile DMA_DCHPRI10         absolute 0x40008109;
    sbit  CHPRI0_DMA_DCHPRI10_bit at DMA_DCHPRI10.B0;
    sbit  CHPRI1_DMA_DCHPRI10_bit at DMA_DCHPRI10.B1;
    sbit  CHPRI2_DMA_DCHPRI10_bit at DMA_DCHPRI10.B2;
    sbit  CHPRI3_DMA_DCHPRI10_bit at DMA_DCHPRI10.B3;
    sbit  GRPPRI0_DMA_DCHPRI10_bit at DMA_DCHPRI10.B4;
    sbit  GRPPRI1_DMA_DCHPRI10_bit at DMA_DCHPRI10.B5;
    sbit  DPA_DMA_DCHPRI10_bit at DMA_DCHPRI10.B6;
    sbit  ECP_DMA_DCHPRI10_bit at DMA_DCHPRI10.B7;

sfr unsigned short   volatile DMA_DCHPRI9          absolute 0x4000810A;
    sbit  CHPRI0_DMA_DCHPRI9_bit at DMA_DCHPRI9.B0;
    sbit  CHPRI1_DMA_DCHPRI9_bit at DMA_DCHPRI9.B1;
    sbit  CHPRI2_DMA_DCHPRI9_bit at DMA_DCHPRI9.B2;
    sbit  CHPRI3_DMA_DCHPRI9_bit at DMA_DCHPRI9.B3;
    sbit  GRPPRI0_DMA_DCHPRI9_bit at DMA_DCHPRI9.B4;
    sbit  GRPPRI1_DMA_DCHPRI9_bit at DMA_DCHPRI9.B5;
    sbit  DPA_DMA_DCHPRI9_bit at DMA_DCHPRI9.B6;
    sbit  ECP_DMA_DCHPRI9_bit at DMA_DCHPRI9.B7;

sfr unsigned short   volatile DMA_DCHPRI8          absolute 0x4000810B;
    sbit  CHPRI0_DMA_DCHPRI8_bit at DMA_DCHPRI8.B0;
    sbit  CHPRI1_DMA_DCHPRI8_bit at DMA_DCHPRI8.B1;
    sbit  CHPRI2_DMA_DCHPRI8_bit at DMA_DCHPRI8.B2;
    sbit  CHPRI3_DMA_DCHPRI8_bit at DMA_DCHPRI8.B3;
    sbit  GRPPRI0_DMA_DCHPRI8_bit at DMA_DCHPRI8.B4;
    sbit  GRPPRI1_DMA_DCHPRI8_bit at DMA_DCHPRI8.B5;
    sbit  DPA_DMA_DCHPRI8_bit at DMA_DCHPRI8.B6;
    sbit  ECP_DMA_DCHPRI8_bit at DMA_DCHPRI8.B7;

sfr unsigned short   volatile DMA_DCHPRI15         absolute 0x4000810C;
    sbit  CHPRI0_DMA_DCHPRI15_bit at DMA_DCHPRI15.B0;
    sbit  CHPRI1_DMA_DCHPRI15_bit at DMA_DCHPRI15.B1;
    sbit  CHPRI2_DMA_DCHPRI15_bit at DMA_DCHPRI15.B2;
    sbit  CHPRI3_DMA_DCHPRI15_bit at DMA_DCHPRI15.B3;
    sbit  GRPPRI0_DMA_DCHPRI15_bit at DMA_DCHPRI15.B4;
    sbit  GRPPRI1_DMA_DCHPRI15_bit at DMA_DCHPRI15.B5;
    sbit  DPA_DMA_DCHPRI15_bit at DMA_DCHPRI15.B6;
    sbit  ECP_DMA_DCHPRI15_bit at DMA_DCHPRI15.B7;

sfr unsigned short   volatile DMA_DCHPRI14         absolute 0x4000810D;
    sbit  CHPRI0_DMA_DCHPRI14_bit at DMA_DCHPRI14.B0;
    sbit  CHPRI1_DMA_DCHPRI14_bit at DMA_DCHPRI14.B1;
    sbit  CHPRI2_DMA_DCHPRI14_bit at DMA_DCHPRI14.B2;
    sbit  CHPRI3_DMA_DCHPRI14_bit at DMA_DCHPRI14.B3;
    sbit  GRPPRI0_DMA_DCHPRI14_bit at DMA_DCHPRI14.B4;
    sbit  GRPPRI1_DMA_DCHPRI14_bit at DMA_DCHPRI14.B5;
    sbit  DPA_DMA_DCHPRI14_bit at DMA_DCHPRI14.B6;
    sbit  ECP_DMA_DCHPRI14_bit at DMA_DCHPRI14.B7;

sfr unsigned short   volatile DMA_DCHPRI13         absolute 0x4000810E;
    sbit  CHPRI0_DMA_DCHPRI13_bit at DMA_DCHPRI13.B0;
    sbit  CHPRI1_DMA_DCHPRI13_bit at DMA_DCHPRI13.B1;
    sbit  CHPRI2_DMA_DCHPRI13_bit at DMA_DCHPRI13.B2;
    sbit  CHPRI3_DMA_DCHPRI13_bit at DMA_DCHPRI13.B3;
    sbit  GRPPRI0_DMA_DCHPRI13_bit at DMA_DCHPRI13.B4;
    sbit  GRPPRI1_DMA_DCHPRI13_bit at DMA_DCHPRI13.B5;
    sbit  DPA_DMA_DCHPRI13_bit at DMA_DCHPRI13.B6;
    sbit  ECP_DMA_DCHPRI13_bit at DMA_DCHPRI13.B7;

sfr unsigned short   volatile DMA_DCHPRI12         absolute 0x4000810F;
    sbit  CHPRI0_DMA_DCHPRI12_bit at DMA_DCHPRI12.B0;
    sbit  CHPRI1_DMA_DCHPRI12_bit at DMA_DCHPRI12.B1;
    sbit  CHPRI2_DMA_DCHPRI12_bit at DMA_DCHPRI12.B2;
    sbit  CHPRI3_DMA_DCHPRI12_bit at DMA_DCHPRI12.B3;
    sbit  GRPPRI0_DMA_DCHPRI12_bit at DMA_DCHPRI12.B4;
    sbit  GRPPRI1_DMA_DCHPRI12_bit at DMA_DCHPRI12.B5;
    sbit  DPA_DMA_DCHPRI12_bit at DMA_DCHPRI12.B6;
    sbit  ECP_DMA_DCHPRI12_bit at DMA_DCHPRI12.B7;

sfr unsigned short   volatile DMA_DCHPRI19         absolute 0x40008110;
    sbit  CHPRI0_DMA_DCHPRI19_bit at DMA_DCHPRI19.B0;
    sbit  CHPRI1_DMA_DCHPRI19_bit at DMA_DCHPRI19.B1;
    sbit  CHPRI2_DMA_DCHPRI19_bit at DMA_DCHPRI19.B2;
    sbit  CHPRI3_DMA_DCHPRI19_bit at DMA_DCHPRI19.B3;
    sbit  GRPPRI0_DMA_DCHPRI19_bit at DMA_DCHPRI19.B4;
    sbit  GRPPRI1_DMA_DCHPRI19_bit at DMA_DCHPRI19.B5;
    sbit  DPA_DMA_DCHPRI19_bit at DMA_DCHPRI19.B6;
    sbit  ECP_DMA_DCHPRI19_bit at DMA_DCHPRI19.B7;

sfr unsigned short   volatile DMA_DCHPRI18         absolute 0x40008111;
    sbit  CHPRI0_DMA_DCHPRI18_bit at DMA_DCHPRI18.B0;
    sbit  CHPRI1_DMA_DCHPRI18_bit at DMA_DCHPRI18.B1;
    sbit  CHPRI2_DMA_DCHPRI18_bit at DMA_DCHPRI18.B2;
    sbit  CHPRI3_DMA_DCHPRI18_bit at DMA_DCHPRI18.B3;
    sbit  GRPPRI0_DMA_DCHPRI18_bit at DMA_DCHPRI18.B4;
    sbit  GRPPRI1_DMA_DCHPRI18_bit at DMA_DCHPRI18.B5;
    sbit  DPA_DMA_DCHPRI18_bit at DMA_DCHPRI18.B6;
    sbit  ECP_DMA_DCHPRI18_bit at DMA_DCHPRI18.B7;

sfr unsigned short   volatile DMA_DCHPRI17         absolute 0x40008112;
    sbit  CHPRI0_DMA_DCHPRI17_bit at DMA_DCHPRI17.B0;
    sbit  CHPRI1_DMA_DCHPRI17_bit at DMA_DCHPRI17.B1;
    sbit  CHPRI2_DMA_DCHPRI17_bit at DMA_DCHPRI17.B2;
    sbit  CHPRI3_DMA_DCHPRI17_bit at DMA_DCHPRI17.B3;
    sbit  GRPPRI0_DMA_DCHPRI17_bit at DMA_DCHPRI17.B4;
    sbit  GRPPRI1_DMA_DCHPRI17_bit at DMA_DCHPRI17.B5;
    sbit  DPA_DMA_DCHPRI17_bit at DMA_DCHPRI17.B6;
    sbit  ECP_DMA_DCHPRI17_bit at DMA_DCHPRI17.B7;

sfr unsigned short   volatile DMA_DCHPRI16         absolute 0x40008113;
    sbit  CHPRI0_DMA_DCHPRI16_bit at DMA_DCHPRI16.B0;
    sbit  CHPRI1_DMA_DCHPRI16_bit at DMA_DCHPRI16.B1;
    sbit  CHPRI2_DMA_DCHPRI16_bit at DMA_DCHPRI16.B2;
    sbit  CHPRI3_DMA_DCHPRI16_bit at DMA_DCHPRI16.B3;
    sbit  GRPPRI0_DMA_DCHPRI16_bit at DMA_DCHPRI16.B4;
    sbit  GRPPRI1_DMA_DCHPRI16_bit at DMA_DCHPRI16.B5;
    sbit  DPA_DMA_DCHPRI16_bit at DMA_DCHPRI16.B6;
    sbit  ECP_DMA_DCHPRI16_bit at DMA_DCHPRI16.B7;

sfr unsigned short   volatile DMA_DCHPRI23         absolute 0x40008114;
    sbit  CHPRI0_DMA_DCHPRI23_bit at DMA_DCHPRI23.B0;
    sbit  CHPRI1_DMA_DCHPRI23_bit at DMA_DCHPRI23.B1;
    sbit  CHPRI2_DMA_DCHPRI23_bit at DMA_DCHPRI23.B2;
    sbit  CHPRI3_DMA_DCHPRI23_bit at DMA_DCHPRI23.B3;
    sbit  GRPPRI0_DMA_DCHPRI23_bit at DMA_DCHPRI23.B4;
    sbit  GRPPRI1_DMA_DCHPRI23_bit at DMA_DCHPRI23.B5;
    sbit  DPA_DMA_DCHPRI23_bit at DMA_DCHPRI23.B6;
    sbit  ECP_DMA_DCHPRI23_bit at DMA_DCHPRI23.B7;

sfr unsigned short   volatile DMA_DCHPRI22         absolute 0x40008115;
    sbit  CHPRI0_DMA_DCHPRI22_bit at DMA_DCHPRI22.B0;
    sbit  CHPRI1_DMA_DCHPRI22_bit at DMA_DCHPRI22.B1;
    sbit  CHPRI2_DMA_DCHPRI22_bit at DMA_DCHPRI22.B2;
    sbit  CHPRI3_DMA_DCHPRI22_bit at DMA_DCHPRI22.B3;
    sbit  GRPPRI0_DMA_DCHPRI22_bit at DMA_DCHPRI22.B4;
    sbit  GRPPRI1_DMA_DCHPRI22_bit at DMA_DCHPRI22.B5;
    sbit  DPA_DMA_DCHPRI22_bit at DMA_DCHPRI22.B6;
    sbit  ECP_DMA_DCHPRI22_bit at DMA_DCHPRI22.B7;

sfr unsigned short   volatile DMA_DCHPRI21         absolute 0x40008116;
    sbit  CHPRI0_DMA_DCHPRI21_bit at DMA_DCHPRI21.B0;
    sbit  CHPRI1_DMA_DCHPRI21_bit at DMA_DCHPRI21.B1;
    sbit  CHPRI2_DMA_DCHPRI21_bit at DMA_DCHPRI21.B2;
    sbit  CHPRI3_DMA_DCHPRI21_bit at DMA_DCHPRI21.B3;
    sbit  GRPPRI0_DMA_DCHPRI21_bit at DMA_DCHPRI21.B4;
    sbit  GRPPRI1_DMA_DCHPRI21_bit at DMA_DCHPRI21.B5;
    sbit  DPA_DMA_DCHPRI21_bit at DMA_DCHPRI21.B6;
    sbit  ECP_DMA_DCHPRI21_bit at DMA_DCHPRI21.B7;

sfr unsigned short   volatile DMA_DCHPRI20         absolute 0x40008117;
    sbit  CHPRI0_DMA_DCHPRI20_bit at DMA_DCHPRI20.B0;
    sbit  CHPRI1_DMA_DCHPRI20_bit at DMA_DCHPRI20.B1;
    sbit  CHPRI2_DMA_DCHPRI20_bit at DMA_DCHPRI20.B2;
    sbit  CHPRI3_DMA_DCHPRI20_bit at DMA_DCHPRI20.B3;
    sbit  GRPPRI0_DMA_DCHPRI20_bit at DMA_DCHPRI20.B4;
    sbit  GRPPRI1_DMA_DCHPRI20_bit at DMA_DCHPRI20.B5;
    sbit  DPA_DMA_DCHPRI20_bit at DMA_DCHPRI20.B6;
    sbit  ECP_DMA_DCHPRI20_bit at DMA_DCHPRI20.B7;

sfr unsigned short   volatile DMA_DCHPRI27         absolute 0x40008118;
    sbit  CHPRI0_DMA_DCHPRI27_bit at DMA_DCHPRI27.B0;
    sbit  CHPRI1_DMA_DCHPRI27_bit at DMA_DCHPRI27.B1;
    sbit  CHPRI2_DMA_DCHPRI27_bit at DMA_DCHPRI27.B2;
    sbit  CHPRI3_DMA_DCHPRI27_bit at DMA_DCHPRI27.B3;
    sbit  GRPPRI0_DMA_DCHPRI27_bit at DMA_DCHPRI27.B4;
    sbit  GRPPRI1_DMA_DCHPRI27_bit at DMA_DCHPRI27.B5;
    sbit  DPA_DMA_DCHPRI27_bit at DMA_DCHPRI27.B6;
    sbit  ECP_DMA_DCHPRI27_bit at DMA_DCHPRI27.B7;

sfr unsigned short   volatile DMA_DCHPRI26         absolute 0x40008119;
    sbit  CHPRI0_DMA_DCHPRI26_bit at DMA_DCHPRI26.B0;
    sbit  CHPRI1_DMA_DCHPRI26_bit at DMA_DCHPRI26.B1;
    sbit  CHPRI2_DMA_DCHPRI26_bit at DMA_DCHPRI26.B2;
    sbit  CHPRI3_DMA_DCHPRI26_bit at DMA_DCHPRI26.B3;
    sbit  GRPPRI0_DMA_DCHPRI26_bit at DMA_DCHPRI26.B4;
    sbit  GRPPRI1_DMA_DCHPRI26_bit at DMA_DCHPRI26.B5;
    sbit  DPA_DMA_DCHPRI26_bit at DMA_DCHPRI26.B6;
    sbit  ECP_DMA_DCHPRI26_bit at DMA_DCHPRI26.B7;

sfr unsigned short   volatile DMA_DCHPRI25         absolute 0x4000811A;
    sbit  CHPRI0_DMA_DCHPRI25_bit at DMA_DCHPRI25.B0;
    sbit  CHPRI1_DMA_DCHPRI25_bit at DMA_DCHPRI25.B1;
    sbit  CHPRI2_DMA_DCHPRI25_bit at DMA_DCHPRI25.B2;
    sbit  CHPRI3_DMA_DCHPRI25_bit at DMA_DCHPRI25.B3;
    sbit  GRPPRI0_DMA_DCHPRI25_bit at DMA_DCHPRI25.B4;
    sbit  GRPPRI1_DMA_DCHPRI25_bit at DMA_DCHPRI25.B5;
    sbit  DPA_DMA_DCHPRI25_bit at DMA_DCHPRI25.B6;
    sbit  ECP_DMA_DCHPRI25_bit at DMA_DCHPRI25.B7;

sfr unsigned short   volatile DMA_DCHPRI24         absolute 0x4000811B;
    sbit  CHPRI0_DMA_DCHPRI24_bit at DMA_DCHPRI24.B0;
    sbit  CHPRI1_DMA_DCHPRI24_bit at DMA_DCHPRI24.B1;
    sbit  CHPRI2_DMA_DCHPRI24_bit at DMA_DCHPRI24.B2;
    sbit  CHPRI3_DMA_DCHPRI24_bit at DMA_DCHPRI24.B3;
    sbit  GRPPRI0_DMA_DCHPRI24_bit at DMA_DCHPRI24.B4;
    sbit  GRPPRI1_DMA_DCHPRI24_bit at DMA_DCHPRI24.B5;
    sbit  DPA_DMA_DCHPRI24_bit at DMA_DCHPRI24.B6;
    sbit  ECP_DMA_DCHPRI24_bit at DMA_DCHPRI24.B7;

sfr unsigned short   volatile DMA_DCHPRI31         absolute 0x4000811C;
    sbit  CHPRI0_DMA_DCHPRI31_bit at DMA_DCHPRI31.B0;
    sbit  CHPRI1_DMA_DCHPRI31_bit at DMA_DCHPRI31.B1;
    sbit  CHPRI2_DMA_DCHPRI31_bit at DMA_DCHPRI31.B2;
    sbit  CHPRI3_DMA_DCHPRI31_bit at DMA_DCHPRI31.B3;
    sbit  GRPPRI0_DMA_DCHPRI31_bit at DMA_DCHPRI31.B4;
    sbit  GRPPRI1_DMA_DCHPRI31_bit at DMA_DCHPRI31.B5;
    sbit  DPA_DMA_DCHPRI31_bit at DMA_DCHPRI31.B6;
    sbit  ECP_DMA_DCHPRI31_bit at DMA_DCHPRI31.B7;

sfr unsigned short   volatile DMA_DCHPRI30         absolute 0x4000811D;
    sbit  CHPRI0_DMA_DCHPRI30_bit at DMA_DCHPRI30.B0;
    sbit  CHPRI1_DMA_DCHPRI30_bit at DMA_DCHPRI30.B1;
    sbit  CHPRI2_DMA_DCHPRI30_bit at DMA_DCHPRI30.B2;
    sbit  CHPRI3_DMA_DCHPRI30_bit at DMA_DCHPRI30.B3;
    sbit  GRPPRI0_DMA_DCHPRI30_bit at DMA_DCHPRI30.B4;
    sbit  GRPPRI1_DMA_DCHPRI30_bit at DMA_DCHPRI30.B5;
    sbit  DPA_DMA_DCHPRI30_bit at DMA_DCHPRI30.B6;
    sbit  ECP_DMA_DCHPRI30_bit at DMA_DCHPRI30.B7;

sfr unsigned short   volatile DMA_DCHPRI29         absolute 0x4000811E;
    sbit  CHPRI0_DMA_DCHPRI29_bit at DMA_DCHPRI29.B0;
    sbit  CHPRI1_DMA_DCHPRI29_bit at DMA_DCHPRI29.B1;
    sbit  CHPRI2_DMA_DCHPRI29_bit at DMA_DCHPRI29.B2;
    sbit  CHPRI3_DMA_DCHPRI29_bit at DMA_DCHPRI29.B3;
    sbit  GRPPRI0_DMA_DCHPRI29_bit at DMA_DCHPRI29.B4;
    sbit  GRPPRI1_DMA_DCHPRI29_bit at DMA_DCHPRI29.B5;
    sbit  DPA_DMA_DCHPRI29_bit at DMA_DCHPRI29.B6;
    sbit  ECP_DMA_DCHPRI29_bit at DMA_DCHPRI29.B7;

sfr unsigned short   volatile DMA_DCHPRI28         absolute 0x4000811F;
    sbit  CHPRI0_DMA_DCHPRI28_bit at DMA_DCHPRI28.B0;
    sbit  CHPRI1_DMA_DCHPRI28_bit at DMA_DCHPRI28.B1;
    sbit  CHPRI2_DMA_DCHPRI28_bit at DMA_DCHPRI28.B2;
    sbit  CHPRI3_DMA_DCHPRI28_bit at DMA_DCHPRI28.B3;
    sbit  GRPPRI0_DMA_DCHPRI28_bit at DMA_DCHPRI28.B4;
    sbit  GRPPRI1_DMA_DCHPRI28_bit at DMA_DCHPRI28.B5;
    sbit  DPA_DMA_DCHPRI28_bit at DMA_DCHPRI28.B6;
    sbit  ECP_DMA_DCHPRI28_bit at DMA_DCHPRI28.B7;

sfr unsigned long   volatile DMA_TCD0_SADDR       absolute 0x40009000;
    const register unsigned short int SADDR0 = 0;
    sbit  SADDR0_bit at DMA_TCD0_SADDR.B0;
    const register unsigned short int SADDR1 = 1;
    sbit  SADDR1_bit at DMA_TCD0_SADDR.B1;
    const register unsigned short int SADDR2 = 2;
    sbit  SADDR2_bit at DMA_TCD0_SADDR.B2;
    const register unsigned short int SADDR3 = 3;
    sbit  SADDR3_bit at DMA_TCD0_SADDR.B3;
    const register unsigned short int SADDR4 = 4;
    sbit  SADDR4_bit at DMA_TCD0_SADDR.B4;
    const register unsigned short int SADDR5 = 5;
    sbit  SADDR5_bit at DMA_TCD0_SADDR.B5;
    const register unsigned short int SADDR6 = 6;
    sbit  SADDR6_bit at DMA_TCD0_SADDR.B6;
    const register unsigned short int SADDR7 = 7;
    sbit  SADDR7_bit at DMA_TCD0_SADDR.B7;
    const register unsigned short int SADDR8 = 8;
    sbit  SADDR8_bit at DMA_TCD0_SADDR.B8;
    const register unsigned short int SADDR9 = 9;
    sbit  SADDR9_bit at DMA_TCD0_SADDR.B9;
    const register unsigned short int SADDR10 = 10;
    sbit  SADDR10_bit at DMA_TCD0_SADDR.B10;
    const register unsigned short int SADDR11 = 11;
    sbit  SADDR11_bit at DMA_TCD0_SADDR.B11;
    const register unsigned short int SADDR12 = 12;
    sbit  SADDR12_bit at DMA_TCD0_SADDR.B12;
    const register unsigned short int SADDR13 = 13;
    sbit  SADDR13_bit at DMA_TCD0_SADDR.B13;
    const register unsigned short int SADDR14 = 14;
    sbit  SADDR14_bit at DMA_TCD0_SADDR.B14;
    const register unsigned short int SADDR15 = 15;
    sbit  SADDR15_bit at DMA_TCD0_SADDR.B15;
    const register unsigned short int SADDR16 = 16;
    sbit  SADDR16_bit at DMA_TCD0_SADDR.B16;
    const register unsigned short int SADDR17 = 17;
    sbit  SADDR17_bit at DMA_TCD0_SADDR.B17;
    const register unsigned short int SADDR18 = 18;
    sbit  SADDR18_bit at DMA_TCD0_SADDR.B18;
    const register unsigned short int SADDR19 = 19;
    sbit  SADDR19_bit at DMA_TCD0_SADDR.B19;
    const register unsigned short int SADDR20 = 20;
    sbit  SADDR20_bit at DMA_TCD0_SADDR.B20;
    const register unsigned short int SADDR21 = 21;
    sbit  SADDR21_bit at DMA_TCD0_SADDR.B21;
    const register unsigned short int SADDR22 = 22;
    sbit  SADDR22_bit at DMA_TCD0_SADDR.B22;
    const register unsigned short int SADDR23 = 23;
    sbit  SADDR23_bit at DMA_TCD0_SADDR.B23;
    const register unsigned short int SADDR24 = 24;
    sbit  SADDR24_bit at DMA_TCD0_SADDR.B24;
    const register unsigned short int SADDR25 = 25;
    sbit  SADDR25_bit at DMA_TCD0_SADDR.B25;
    const register unsigned short int SADDR26 = 26;
    sbit  SADDR26_bit at DMA_TCD0_SADDR.B26;
    const register unsigned short int SADDR27 = 27;
    sbit  SADDR27_bit at DMA_TCD0_SADDR.B27;
    const register unsigned short int SADDR28 = 28;
    sbit  SADDR28_bit at DMA_TCD0_SADDR.B28;
    const register unsigned short int SADDR29 = 29;
    sbit  SADDR29_bit at DMA_TCD0_SADDR.B29;
    const register unsigned short int SADDR30 = 30;
    sbit  SADDR30_bit at DMA_TCD0_SADDR.B30;
    const register unsigned short int SADDR31 = 31;
    sbit  SADDR31_bit at DMA_TCD0_SADDR.B31;

sfr unsigned long   volatile DMA_TCD1_SADDR       absolute 0x40009020;
    sbit  SADDR0_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B0;
    sbit  SADDR1_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B1;
    sbit  SADDR2_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B2;
    sbit  SADDR3_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B3;
    sbit  SADDR4_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B4;
    sbit  SADDR5_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B5;
    sbit  SADDR6_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B6;
    sbit  SADDR7_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B7;
    sbit  SADDR8_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B8;
    sbit  SADDR9_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B9;
    sbit  SADDR10_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B10;
    sbit  SADDR11_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B11;
    sbit  SADDR12_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B12;
    sbit  SADDR13_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B13;
    sbit  SADDR14_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B14;
    sbit  SADDR15_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B15;
    sbit  SADDR16_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B16;
    sbit  SADDR17_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B17;
    sbit  SADDR18_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B18;
    sbit  SADDR19_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B19;
    sbit  SADDR20_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B20;
    sbit  SADDR21_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B21;
    sbit  SADDR22_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B22;
    sbit  SADDR23_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B23;
    sbit  SADDR24_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B24;
    sbit  SADDR25_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B25;
    sbit  SADDR26_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B26;
    sbit  SADDR27_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B27;
    sbit  SADDR28_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B28;
    sbit  SADDR29_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B29;
    sbit  SADDR30_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B30;
    sbit  SADDR31_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B31;

sfr unsigned long   volatile DMA_TCD2_SADDR       absolute 0x40009040;
    sbit  SADDR0_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B0;
    sbit  SADDR1_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B1;
    sbit  SADDR2_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B2;
    sbit  SADDR3_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B3;
    sbit  SADDR4_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B4;
    sbit  SADDR5_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B5;
    sbit  SADDR6_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B6;
    sbit  SADDR7_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B7;
    sbit  SADDR8_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B8;
    sbit  SADDR9_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B9;
    sbit  SADDR10_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B10;
    sbit  SADDR11_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B11;
    sbit  SADDR12_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B12;
    sbit  SADDR13_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B13;
    sbit  SADDR14_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B14;
    sbit  SADDR15_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B15;
    sbit  SADDR16_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B16;
    sbit  SADDR17_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B17;
    sbit  SADDR18_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B18;
    sbit  SADDR19_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B19;
    sbit  SADDR20_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B20;
    sbit  SADDR21_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B21;
    sbit  SADDR22_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B22;
    sbit  SADDR23_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B23;
    sbit  SADDR24_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B24;
    sbit  SADDR25_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B25;
    sbit  SADDR26_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B26;
    sbit  SADDR27_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B27;
    sbit  SADDR28_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B28;
    sbit  SADDR29_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B29;
    sbit  SADDR30_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B30;
    sbit  SADDR31_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B31;

sfr unsigned long   volatile DMA_TCD3_SADDR       absolute 0x40009060;
    sbit  SADDR0_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B0;
    sbit  SADDR1_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B1;
    sbit  SADDR2_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B2;
    sbit  SADDR3_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B3;
    sbit  SADDR4_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B4;
    sbit  SADDR5_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B5;
    sbit  SADDR6_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B6;
    sbit  SADDR7_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B7;
    sbit  SADDR8_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B8;
    sbit  SADDR9_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B9;
    sbit  SADDR10_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B10;
    sbit  SADDR11_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B11;
    sbit  SADDR12_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B12;
    sbit  SADDR13_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B13;
    sbit  SADDR14_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B14;
    sbit  SADDR15_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B15;
    sbit  SADDR16_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B16;
    sbit  SADDR17_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B17;
    sbit  SADDR18_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B18;
    sbit  SADDR19_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B19;
    sbit  SADDR20_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B20;
    sbit  SADDR21_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B21;
    sbit  SADDR22_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B22;
    sbit  SADDR23_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B23;
    sbit  SADDR24_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B24;
    sbit  SADDR25_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B25;
    sbit  SADDR26_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B26;
    sbit  SADDR27_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B27;
    sbit  SADDR28_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B28;
    sbit  SADDR29_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B29;
    sbit  SADDR30_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B30;
    sbit  SADDR31_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B31;

sfr unsigned long   volatile DMA_TCD4_SADDR       absolute 0x40009080;
    sbit  SADDR0_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B0;
    sbit  SADDR1_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B1;
    sbit  SADDR2_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B2;
    sbit  SADDR3_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B3;
    sbit  SADDR4_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B4;
    sbit  SADDR5_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B5;
    sbit  SADDR6_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B6;
    sbit  SADDR7_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B7;
    sbit  SADDR8_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B8;
    sbit  SADDR9_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B9;
    sbit  SADDR10_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B10;
    sbit  SADDR11_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B11;
    sbit  SADDR12_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B12;
    sbit  SADDR13_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B13;
    sbit  SADDR14_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B14;
    sbit  SADDR15_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B15;
    sbit  SADDR16_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B16;
    sbit  SADDR17_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B17;
    sbit  SADDR18_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B18;
    sbit  SADDR19_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B19;
    sbit  SADDR20_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B20;
    sbit  SADDR21_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B21;
    sbit  SADDR22_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B22;
    sbit  SADDR23_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B23;
    sbit  SADDR24_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B24;
    sbit  SADDR25_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B25;
    sbit  SADDR26_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B26;
    sbit  SADDR27_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B27;
    sbit  SADDR28_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B28;
    sbit  SADDR29_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B29;
    sbit  SADDR30_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B30;
    sbit  SADDR31_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B31;

sfr unsigned long   volatile DMA_TCD5_SADDR       absolute 0x400090A0;
    sbit  SADDR0_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B0;
    sbit  SADDR1_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B1;
    sbit  SADDR2_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B2;
    sbit  SADDR3_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B3;
    sbit  SADDR4_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B4;
    sbit  SADDR5_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B5;
    sbit  SADDR6_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B6;
    sbit  SADDR7_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B7;
    sbit  SADDR8_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B8;
    sbit  SADDR9_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B9;
    sbit  SADDR10_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B10;
    sbit  SADDR11_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B11;
    sbit  SADDR12_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B12;
    sbit  SADDR13_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B13;
    sbit  SADDR14_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B14;
    sbit  SADDR15_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B15;
    sbit  SADDR16_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B16;
    sbit  SADDR17_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B17;
    sbit  SADDR18_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B18;
    sbit  SADDR19_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B19;
    sbit  SADDR20_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B20;
    sbit  SADDR21_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B21;
    sbit  SADDR22_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B22;
    sbit  SADDR23_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B23;
    sbit  SADDR24_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B24;
    sbit  SADDR25_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B25;
    sbit  SADDR26_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B26;
    sbit  SADDR27_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B27;
    sbit  SADDR28_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B28;
    sbit  SADDR29_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B29;
    sbit  SADDR30_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B30;
    sbit  SADDR31_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B31;

sfr unsigned long   volatile DMA_TCD6_SADDR       absolute 0x400090C0;
    sbit  SADDR0_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B0;
    sbit  SADDR1_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B1;
    sbit  SADDR2_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B2;
    sbit  SADDR3_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B3;
    sbit  SADDR4_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B4;
    sbit  SADDR5_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B5;
    sbit  SADDR6_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B6;
    sbit  SADDR7_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B7;
    sbit  SADDR8_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B8;
    sbit  SADDR9_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B9;
    sbit  SADDR10_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B10;
    sbit  SADDR11_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B11;
    sbit  SADDR12_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B12;
    sbit  SADDR13_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B13;
    sbit  SADDR14_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B14;
    sbit  SADDR15_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B15;
    sbit  SADDR16_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B16;
    sbit  SADDR17_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B17;
    sbit  SADDR18_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B18;
    sbit  SADDR19_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B19;
    sbit  SADDR20_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B20;
    sbit  SADDR21_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B21;
    sbit  SADDR22_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B22;
    sbit  SADDR23_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B23;
    sbit  SADDR24_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B24;
    sbit  SADDR25_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B25;
    sbit  SADDR26_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B26;
    sbit  SADDR27_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B27;
    sbit  SADDR28_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B28;
    sbit  SADDR29_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B29;
    sbit  SADDR30_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B30;
    sbit  SADDR31_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B31;

sfr unsigned long   volatile DMA_TCD7_SADDR       absolute 0x400090E0;
    sbit  SADDR0_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B0;
    sbit  SADDR1_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B1;
    sbit  SADDR2_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B2;
    sbit  SADDR3_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B3;
    sbit  SADDR4_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B4;
    sbit  SADDR5_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B5;
    sbit  SADDR6_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B6;
    sbit  SADDR7_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B7;
    sbit  SADDR8_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B8;
    sbit  SADDR9_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B9;
    sbit  SADDR10_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B10;
    sbit  SADDR11_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B11;
    sbit  SADDR12_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B12;
    sbit  SADDR13_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B13;
    sbit  SADDR14_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B14;
    sbit  SADDR15_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B15;
    sbit  SADDR16_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B16;
    sbit  SADDR17_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B17;
    sbit  SADDR18_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B18;
    sbit  SADDR19_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B19;
    sbit  SADDR20_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B20;
    sbit  SADDR21_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B21;
    sbit  SADDR22_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B22;
    sbit  SADDR23_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B23;
    sbit  SADDR24_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B24;
    sbit  SADDR25_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B25;
    sbit  SADDR26_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B26;
    sbit  SADDR27_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B27;
    sbit  SADDR28_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B28;
    sbit  SADDR29_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B29;
    sbit  SADDR30_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B30;
    sbit  SADDR31_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B31;

sfr unsigned long   volatile DMA_TCD8_SADDR       absolute 0x40009100;
    sbit  SADDR0_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B0;
    sbit  SADDR1_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B1;
    sbit  SADDR2_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B2;
    sbit  SADDR3_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B3;
    sbit  SADDR4_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B4;
    sbit  SADDR5_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B5;
    sbit  SADDR6_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B6;
    sbit  SADDR7_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B7;
    sbit  SADDR8_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B8;
    sbit  SADDR9_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B9;
    sbit  SADDR10_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B10;
    sbit  SADDR11_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B11;
    sbit  SADDR12_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B12;
    sbit  SADDR13_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B13;
    sbit  SADDR14_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B14;
    sbit  SADDR15_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B15;
    sbit  SADDR16_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B16;
    sbit  SADDR17_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B17;
    sbit  SADDR18_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B18;
    sbit  SADDR19_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B19;
    sbit  SADDR20_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B20;
    sbit  SADDR21_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B21;
    sbit  SADDR22_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B22;
    sbit  SADDR23_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B23;
    sbit  SADDR24_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B24;
    sbit  SADDR25_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B25;
    sbit  SADDR26_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B26;
    sbit  SADDR27_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B27;
    sbit  SADDR28_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B28;
    sbit  SADDR29_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B29;
    sbit  SADDR30_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B30;
    sbit  SADDR31_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B31;

sfr unsigned long   volatile DMA_TCD9_SADDR       absolute 0x40009120;
    sbit  SADDR0_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B0;
    sbit  SADDR1_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B1;
    sbit  SADDR2_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B2;
    sbit  SADDR3_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B3;
    sbit  SADDR4_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B4;
    sbit  SADDR5_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B5;
    sbit  SADDR6_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B6;
    sbit  SADDR7_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B7;
    sbit  SADDR8_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B8;
    sbit  SADDR9_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B9;
    sbit  SADDR10_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B10;
    sbit  SADDR11_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B11;
    sbit  SADDR12_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B12;
    sbit  SADDR13_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B13;
    sbit  SADDR14_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B14;
    sbit  SADDR15_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B15;
    sbit  SADDR16_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B16;
    sbit  SADDR17_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B17;
    sbit  SADDR18_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B18;
    sbit  SADDR19_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B19;
    sbit  SADDR20_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B20;
    sbit  SADDR21_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B21;
    sbit  SADDR22_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B22;
    sbit  SADDR23_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B23;
    sbit  SADDR24_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B24;
    sbit  SADDR25_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B25;
    sbit  SADDR26_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B26;
    sbit  SADDR27_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B27;
    sbit  SADDR28_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B28;
    sbit  SADDR29_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B29;
    sbit  SADDR30_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B30;
    sbit  SADDR31_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B31;

sfr unsigned long   volatile DMA_TCD10_SADDR      absolute 0x40009140;
    sbit  SADDR0_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B0;
    sbit  SADDR1_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B1;
    sbit  SADDR2_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B2;
    sbit  SADDR3_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B3;
    sbit  SADDR4_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B4;
    sbit  SADDR5_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B5;
    sbit  SADDR6_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B6;
    sbit  SADDR7_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B7;
    sbit  SADDR8_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B8;
    sbit  SADDR9_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B9;
    sbit  SADDR10_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B10;
    sbit  SADDR11_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B11;
    sbit  SADDR12_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B12;
    sbit  SADDR13_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B13;
    sbit  SADDR14_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B14;
    sbit  SADDR15_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B15;
    sbit  SADDR16_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B16;
    sbit  SADDR17_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B17;
    sbit  SADDR18_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B18;
    sbit  SADDR19_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B19;
    sbit  SADDR20_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B20;
    sbit  SADDR21_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B21;
    sbit  SADDR22_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B22;
    sbit  SADDR23_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B23;
    sbit  SADDR24_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B24;
    sbit  SADDR25_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B25;
    sbit  SADDR26_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B26;
    sbit  SADDR27_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B27;
    sbit  SADDR28_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B28;
    sbit  SADDR29_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B29;
    sbit  SADDR30_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B30;
    sbit  SADDR31_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B31;

sfr unsigned long   volatile DMA_TCD11_SADDR      absolute 0x40009160;
    sbit  SADDR0_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B0;
    sbit  SADDR1_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B1;
    sbit  SADDR2_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B2;
    sbit  SADDR3_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B3;
    sbit  SADDR4_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B4;
    sbit  SADDR5_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B5;
    sbit  SADDR6_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B6;
    sbit  SADDR7_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B7;
    sbit  SADDR8_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B8;
    sbit  SADDR9_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B9;
    sbit  SADDR10_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B10;
    sbit  SADDR11_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B11;
    sbit  SADDR12_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B12;
    sbit  SADDR13_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B13;
    sbit  SADDR14_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B14;
    sbit  SADDR15_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B15;
    sbit  SADDR16_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B16;
    sbit  SADDR17_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B17;
    sbit  SADDR18_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B18;
    sbit  SADDR19_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B19;
    sbit  SADDR20_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B20;
    sbit  SADDR21_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B21;
    sbit  SADDR22_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B22;
    sbit  SADDR23_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B23;
    sbit  SADDR24_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B24;
    sbit  SADDR25_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B25;
    sbit  SADDR26_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B26;
    sbit  SADDR27_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B27;
    sbit  SADDR28_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B28;
    sbit  SADDR29_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B29;
    sbit  SADDR30_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B30;
    sbit  SADDR31_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B31;

sfr unsigned long   volatile DMA_TCD12_SADDR      absolute 0x40009180;
    sbit  SADDR0_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B0;
    sbit  SADDR1_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B1;
    sbit  SADDR2_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B2;
    sbit  SADDR3_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B3;
    sbit  SADDR4_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B4;
    sbit  SADDR5_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B5;
    sbit  SADDR6_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B6;
    sbit  SADDR7_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B7;
    sbit  SADDR8_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B8;
    sbit  SADDR9_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B9;
    sbit  SADDR10_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B10;
    sbit  SADDR11_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B11;
    sbit  SADDR12_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B12;
    sbit  SADDR13_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B13;
    sbit  SADDR14_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B14;
    sbit  SADDR15_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B15;
    sbit  SADDR16_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B16;
    sbit  SADDR17_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B17;
    sbit  SADDR18_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B18;
    sbit  SADDR19_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B19;
    sbit  SADDR20_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B20;
    sbit  SADDR21_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B21;
    sbit  SADDR22_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B22;
    sbit  SADDR23_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B23;
    sbit  SADDR24_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B24;
    sbit  SADDR25_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B25;
    sbit  SADDR26_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B26;
    sbit  SADDR27_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B27;
    sbit  SADDR28_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B28;
    sbit  SADDR29_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B29;
    sbit  SADDR30_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B30;
    sbit  SADDR31_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B31;

sfr unsigned long   volatile DMA_TCD13_SADDR      absolute 0x400091A0;
    sbit  SADDR0_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B0;
    sbit  SADDR1_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B1;
    sbit  SADDR2_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B2;
    sbit  SADDR3_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B3;
    sbit  SADDR4_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B4;
    sbit  SADDR5_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B5;
    sbit  SADDR6_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B6;
    sbit  SADDR7_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B7;
    sbit  SADDR8_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B8;
    sbit  SADDR9_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B9;
    sbit  SADDR10_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B10;
    sbit  SADDR11_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B11;
    sbit  SADDR12_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B12;
    sbit  SADDR13_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B13;
    sbit  SADDR14_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B14;
    sbit  SADDR15_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B15;
    sbit  SADDR16_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B16;
    sbit  SADDR17_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B17;
    sbit  SADDR18_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B18;
    sbit  SADDR19_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B19;
    sbit  SADDR20_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B20;
    sbit  SADDR21_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B21;
    sbit  SADDR22_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B22;
    sbit  SADDR23_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B23;
    sbit  SADDR24_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B24;
    sbit  SADDR25_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B25;
    sbit  SADDR26_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B26;
    sbit  SADDR27_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B27;
    sbit  SADDR28_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B28;
    sbit  SADDR29_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B29;
    sbit  SADDR30_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B30;
    sbit  SADDR31_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B31;

sfr unsigned long   volatile DMA_TCD14_SADDR      absolute 0x400091C0;
    sbit  SADDR0_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B0;
    sbit  SADDR1_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B1;
    sbit  SADDR2_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B2;
    sbit  SADDR3_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B3;
    sbit  SADDR4_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B4;
    sbit  SADDR5_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B5;
    sbit  SADDR6_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B6;
    sbit  SADDR7_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B7;
    sbit  SADDR8_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B8;
    sbit  SADDR9_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B9;
    sbit  SADDR10_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B10;
    sbit  SADDR11_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B11;
    sbit  SADDR12_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B12;
    sbit  SADDR13_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B13;
    sbit  SADDR14_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B14;
    sbit  SADDR15_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B15;
    sbit  SADDR16_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B16;
    sbit  SADDR17_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B17;
    sbit  SADDR18_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B18;
    sbit  SADDR19_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B19;
    sbit  SADDR20_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B20;
    sbit  SADDR21_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B21;
    sbit  SADDR22_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B22;
    sbit  SADDR23_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B23;
    sbit  SADDR24_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B24;
    sbit  SADDR25_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B25;
    sbit  SADDR26_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B26;
    sbit  SADDR27_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B27;
    sbit  SADDR28_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B28;
    sbit  SADDR29_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B29;
    sbit  SADDR30_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B30;
    sbit  SADDR31_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B31;

sfr unsigned long   volatile DMA_TCD15_SADDR      absolute 0x400091E0;
    sbit  SADDR0_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B0;
    sbit  SADDR1_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B1;
    sbit  SADDR2_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B2;
    sbit  SADDR3_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B3;
    sbit  SADDR4_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B4;
    sbit  SADDR5_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B5;
    sbit  SADDR6_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B6;
    sbit  SADDR7_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B7;
    sbit  SADDR8_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B8;
    sbit  SADDR9_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B9;
    sbit  SADDR10_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B10;
    sbit  SADDR11_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B11;
    sbit  SADDR12_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B12;
    sbit  SADDR13_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B13;
    sbit  SADDR14_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B14;
    sbit  SADDR15_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B15;
    sbit  SADDR16_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B16;
    sbit  SADDR17_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B17;
    sbit  SADDR18_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B18;
    sbit  SADDR19_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B19;
    sbit  SADDR20_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B20;
    sbit  SADDR21_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B21;
    sbit  SADDR22_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B22;
    sbit  SADDR23_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B23;
    sbit  SADDR24_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B24;
    sbit  SADDR25_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B25;
    sbit  SADDR26_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B26;
    sbit  SADDR27_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B27;
    sbit  SADDR28_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B28;
    sbit  SADDR29_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B29;
    sbit  SADDR30_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B30;
    sbit  SADDR31_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B31;

sfr unsigned long   volatile DMA_TCD16_SADDR      absolute 0x40009200;
    sbit  SADDR0_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B0;
    sbit  SADDR1_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B1;
    sbit  SADDR2_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B2;
    sbit  SADDR3_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B3;
    sbit  SADDR4_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B4;
    sbit  SADDR5_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B5;
    sbit  SADDR6_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B6;
    sbit  SADDR7_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B7;
    sbit  SADDR8_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B8;
    sbit  SADDR9_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B9;
    sbit  SADDR10_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B10;
    sbit  SADDR11_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B11;
    sbit  SADDR12_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B12;
    sbit  SADDR13_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B13;
    sbit  SADDR14_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B14;
    sbit  SADDR15_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B15;
    sbit  SADDR16_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B16;
    sbit  SADDR17_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B17;
    sbit  SADDR18_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B18;
    sbit  SADDR19_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B19;
    sbit  SADDR20_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B20;
    sbit  SADDR21_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B21;
    sbit  SADDR22_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B22;
    sbit  SADDR23_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B23;
    sbit  SADDR24_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B24;
    sbit  SADDR25_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B25;
    sbit  SADDR26_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B26;
    sbit  SADDR27_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B27;
    sbit  SADDR28_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B28;
    sbit  SADDR29_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B29;
    sbit  SADDR30_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B30;
    sbit  SADDR31_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B31;

sfr unsigned long   volatile DMA_TCD17_SADDR      absolute 0x40009220;
    sbit  SADDR0_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B0;
    sbit  SADDR1_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B1;
    sbit  SADDR2_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B2;
    sbit  SADDR3_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B3;
    sbit  SADDR4_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B4;
    sbit  SADDR5_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B5;
    sbit  SADDR6_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B6;
    sbit  SADDR7_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B7;
    sbit  SADDR8_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B8;
    sbit  SADDR9_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B9;
    sbit  SADDR10_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B10;
    sbit  SADDR11_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B11;
    sbit  SADDR12_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B12;
    sbit  SADDR13_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B13;
    sbit  SADDR14_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B14;
    sbit  SADDR15_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B15;
    sbit  SADDR16_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B16;
    sbit  SADDR17_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B17;
    sbit  SADDR18_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B18;
    sbit  SADDR19_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B19;
    sbit  SADDR20_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B20;
    sbit  SADDR21_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B21;
    sbit  SADDR22_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B22;
    sbit  SADDR23_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B23;
    sbit  SADDR24_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B24;
    sbit  SADDR25_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B25;
    sbit  SADDR26_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B26;
    sbit  SADDR27_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B27;
    sbit  SADDR28_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B28;
    sbit  SADDR29_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B29;
    sbit  SADDR30_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B30;
    sbit  SADDR31_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B31;

sfr unsigned long   volatile DMA_TCD18_SADDR      absolute 0x40009240;
    sbit  SADDR0_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B0;
    sbit  SADDR1_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B1;
    sbit  SADDR2_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B2;
    sbit  SADDR3_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B3;
    sbit  SADDR4_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B4;
    sbit  SADDR5_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B5;
    sbit  SADDR6_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B6;
    sbit  SADDR7_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B7;
    sbit  SADDR8_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B8;
    sbit  SADDR9_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B9;
    sbit  SADDR10_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B10;
    sbit  SADDR11_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B11;
    sbit  SADDR12_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B12;
    sbit  SADDR13_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B13;
    sbit  SADDR14_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B14;
    sbit  SADDR15_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B15;
    sbit  SADDR16_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B16;
    sbit  SADDR17_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B17;
    sbit  SADDR18_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B18;
    sbit  SADDR19_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B19;
    sbit  SADDR20_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B20;
    sbit  SADDR21_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B21;
    sbit  SADDR22_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B22;
    sbit  SADDR23_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B23;
    sbit  SADDR24_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B24;
    sbit  SADDR25_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B25;
    sbit  SADDR26_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B26;
    sbit  SADDR27_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B27;
    sbit  SADDR28_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B28;
    sbit  SADDR29_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B29;
    sbit  SADDR30_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B30;
    sbit  SADDR31_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B31;

sfr unsigned long   volatile DMA_TCD19_SADDR      absolute 0x40009260;
    sbit  SADDR0_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B0;
    sbit  SADDR1_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B1;
    sbit  SADDR2_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B2;
    sbit  SADDR3_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B3;
    sbit  SADDR4_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B4;
    sbit  SADDR5_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B5;
    sbit  SADDR6_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B6;
    sbit  SADDR7_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B7;
    sbit  SADDR8_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B8;
    sbit  SADDR9_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B9;
    sbit  SADDR10_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B10;
    sbit  SADDR11_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B11;
    sbit  SADDR12_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B12;
    sbit  SADDR13_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B13;
    sbit  SADDR14_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B14;
    sbit  SADDR15_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B15;
    sbit  SADDR16_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B16;
    sbit  SADDR17_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B17;
    sbit  SADDR18_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B18;
    sbit  SADDR19_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B19;
    sbit  SADDR20_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B20;
    sbit  SADDR21_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B21;
    sbit  SADDR22_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B22;
    sbit  SADDR23_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B23;
    sbit  SADDR24_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B24;
    sbit  SADDR25_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B25;
    sbit  SADDR26_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B26;
    sbit  SADDR27_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B27;
    sbit  SADDR28_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B28;
    sbit  SADDR29_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B29;
    sbit  SADDR30_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B30;
    sbit  SADDR31_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B31;

sfr unsigned long   volatile DMA_TCD20_SADDR      absolute 0x40009280;
    sbit  SADDR0_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B0;
    sbit  SADDR1_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B1;
    sbit  SADDR2_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B2;
    sbit  SADDR3_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B3;
    sbit  SADDR4_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B4;
    sbit  SADDR5_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B5;
    sbit  SADDR6_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B6;
    sbit  SADDR7_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B7;
    sbit  SADDR8_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B8;
    sbit  SADDR9_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B9;
    sbit  SADDR10_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B10;
    sbit  SADDR11_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B11;
    sbit  SADDR12_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B12;
    sbit  SADDR13_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B13;
    sbit  SADDR14_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B14;
    sbit  SADDR15_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B15;
    sbit  SADDR16_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B16;
    sbit  SADDR17_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B17;
    sbit  SADDR18_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B18;
    sbit  SADDR19_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B19;
    sbit  SADDR20_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B20;
    sbit  SADDR21_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B21;
    sbit  SADDR22_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B22;
    sbit  SADDR23_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B23;
    sbit  SADDR24_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B24;
    sbit  SADDR25_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B25;
    sbit  SADDR26_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B26;
    sbit  SADDR27_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B27;
    sbit  SADDR28_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B28;
    sbit  SADDR29_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B29;
    sbit  SADDR30_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B30;
    sbit  SADDR31_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B31;

sfr unsigned long   volatile DMA_TCD21_SADDR      absolute 0x400092A0;
    sbit  SADDR0_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B0;
    sbit  SADDR1_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B1;
    sbit  SADDR2_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B2;
    sbit  SADDR3_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B3;
    sbit  SADDR4_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B4;
    sbit  SADDR5_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B5;
    sbit  SADDR6_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B6;
    sbit  SADDR7_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B7;
    sbit  SADDR8_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B8;
    sbit  SADDR9_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B9;
    sbit  SADDR10_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B10;
    sbit  SADDR11_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B11;
    sbit  SADDR12_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B12;
    sbit  SADDR13_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B13;
    sbit  SADDR14_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B14;
    sbit  SADDR15_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B15;
    sbit  SADDR16_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B16;
    sbit  SADDR17_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B17;
    sbit  SADDR18_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B18;
    sbit  SADDR19_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B19;
    sbit  SADDR20_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B20;
    sbit  SADDR21_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B21;
    sbit  SADDR22_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B22;
    sbit  SADDR23_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B23;
    sbit  SADDR24_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B24;
    sbit  SADDR25_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B25;
    sbit  SADDR26_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B26;
    sbit  SADDR27_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B27;
    sbit  SADDR28_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B28;
    sbit  SADDR29_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B29;
    sbit  SADDR30_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B30;
    sbit  SADDR31_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B31;

sfr unsigned long   volatile DMA_TCD22_SADDR      absolute 0x400092C0;
    sbit  SADDR0_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B0;
    sbit  SADDR1_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B1;
    sbit  SADDR2_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B2;
    sbit  SADDR3_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B3;
    sbit  SADDR4_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B4;
    sbit  SADDR5_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B5;
    sbit  SADDR6_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B6;
    sbit  SADDR7_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B7;
    sbit  SADDR8_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B8;
    sbit  SADDR9_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B9;
    sbit  SADDR10_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B10;
    sbit  SADDR11_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B11;
    sbit  SADDR12_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B12;
    sbit  SADDR13_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B13;
    sbit  SADDR14_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B14;
    sbit  SADDR15_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B15;
    sbit  SADDR16_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B16;
    sbit  SADDR17_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B17;
    sbit  SADDR18_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B18;
    sbit  SADDR19_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B19;
    sbit  SADDR20_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B20;
    sbit  SADDR21_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B21;
    sbit  SADDR22_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B22;
    sbit  SADDR23_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B23;
    sbit  SADDR24_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B24;
    sbit  SADDR25_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B25;
    sbit  SADDR26_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B26;
    sbit  SADDR27_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B27;
    sbit  SADDR28_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B28;
    sbit  SADDR29_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B29;
    sbit  SADDR30_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B30;
    sbit  SADDR31_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B31;

sfr unsigned long   volatile DMA_TCD23_SADDR      absolute 0x400092E0;
    sbit  SADDR0_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B0;
    sbit  SADDR1_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B1;
    sbit  SADDR2_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B2;
    sbit  SADDR3_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B3;
    sbit  SADDR4_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B4;
    sbit  SADDR5_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B5;
    sbit  SADDR6_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B6;
    sbit  SADDR7_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B7;
    sbit  SADDR8_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B8;
    sbit  SADDR9_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B9;
    sbit  SADDR10_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B10;
    sbit  SADDR11_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B11;
    sbit  SADDR12_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B12;
    sbit  SADDR13_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B13;
    sbit  SADDR14_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B14;
    sbit  SADDR15_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B15;
    sbit  SADDR16_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B16;
    sbit  SADDR17_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B17;
    sbit  SADDR18_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B18;
    sbit  SADDR19_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B19;
    sbit  SADDR20_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B20;
    sbit  SADDR21_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B21;
    sbit  SADDR22_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B22;
    sbit  SADDR23_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B23;
    sbit  SADDR24_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B24;
    sbit  SADDR25_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B25;
    sbit  SADDR26_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B26;
    sbit  SADDR27_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B27;
    sbit  SADDR28_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B28;
    sbit  SADDR29_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B29;
    sbit  SADDR30_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B30;
    sbit  SADDR31_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B31;

sfr unsigned long   volatile DMA_TCD24_SADDR      absolute 0x40009300;
    sbit  SADDR0_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B0;
    sbit  SADDR1_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B1;
    sbit  SADDR2_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B2;
    sbit  SADDR3_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B3;
    sbit  SADDR4_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B4;
    sbit  SADDR5_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B5;
    sbit  SADDR6_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B6;
    sbit  SADDR7_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B7;
    sbit  SADDR8_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B8;
    sbit  SADDR9_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B9;
    sbit  SADDR10_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B10;
    sbit  SADDR11_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B11;
    sbit  SADDR12_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B12;
    sbit  SADDR13_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B13;
    sbit  SADDR14_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B14;
    sbit  SADDR15_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B15;
    sbit  SADDR16_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B16;
    sbit  SADDR17_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B17;
    sbit  SADDR18_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B18;
    sbit  SADDR19_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B19;
    sbit  SADDR20_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B20;
    sbit  SADDR21_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B21;
    sbit  SADDR22_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B22;
    sbit  SADDR23_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B23;
    sbit  SADDR24_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B24;
    sbit  SADDR25_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B25;
    sbit  SADDR26_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B26;
    sbit  SADDR27_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B27;
    sbit  SADDR28_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B28;
    sbit  SADDR29_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B29;
    sbit  SADDR30_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B30;
    sbit  SADDR31_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B31;

sfr unsigned long   volatile DMA_TCD25_SADDR      absolute 0x40009320;
    sbit  SADDR0_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B0;
    sbit  SADDR1_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B1;
    sbit  SADDR2_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B2;
    sbit  SADDR3_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B3;
    sbit  SADDR4_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B4;
    sbit  SADDR5_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B5;
    sbit  SADDR6_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B6;
    sbit  SADDR7_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B7;
    sbit  SADDR8_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B8;
    sbit  SADDR9_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B9;
    sbit  SADDR10_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B10;
    sbit  SADDR11_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B11;
    sbit  SADDR12_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B12;
    sbit  SADDR13_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B13;
    sbit  SADDR14_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B14;
    sbit  SADDR15_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B15;
    sbit  SADDR16_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B16;
    sbit  SADDR17_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B17;
    sbit  SADDR18_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B18;
    sbit  SADDR19_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B19;
    sbit  SADDR20_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B20;
    sbit  SADDR21_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B21;
    sbit  SADDR22_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B22;
    sbit  SADDR23_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B23;
    sbit  SADDR24_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B24;
    sbit  SADDR25_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B25;
    sbit  SADDR26_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B26;
    sbit  SADDR27_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B27;
    sbit  SADDR28_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B28;
    sbit  SADDR29_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B29;
    sbit  SADDR30_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B30;
    sbit  SADDR31_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B31;

sfr unsigned long   volatile DMA_TCD26_SADDR      absolute 0x40009340;
    sbit  SADDR0_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B0;
    sbit  SADDR1_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B1;
    sbit  SADDR2_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B2;
    sbit  SADDR3_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B3;
    sbit  SADDR4_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B4;
    sbit  SADDR5_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B5;
    sbit  SADDR6_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B6;
    sbit  SADDR7_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B7;
    sbit  SADDR8_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B8;
    sbit  SADDR9_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B9;
    sbit  SADDR10_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B10;
    sbit  SADDR11_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B11;
    sbit  SADDR12_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B12;
    sbit  SADDR13_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B13;
    sbit  SADDR14_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B14;
    sbit  SADDR15_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B15;
    sbit  SADDR16_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B16;
    sbit  SADDR17_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B17;
    sbit  SADDR18_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B18;
    sbit  SADDR19_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B19;
    sbit  SADDR20_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B20;
    sbit  SADDR21_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B21;
    sbit  SADDR22_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B22;
    sbit  SADDR23_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B23;
    sbit  SADDR24_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B24;
    sbit  SADDR25_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B25;
    sbit  SADDR26_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B26;
    sbit  SADDR27_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B27;
    sbit  SADDR28_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B28;
    sbit  SADDR29_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B29;
    sbit  SADDR30_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B30;
    sbit  SADDR31_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B31;

sfr unsigned long   volatile DMA_TCD27_SADDR      absolute 0x40009360;
    sbit  SADDR0_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B0;
    sbit  SADDR1_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B1;
    sbit  SADDR2_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B2;
    sbit  SADDR3_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B3;
    sbit  SADDR4_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B4;
    sbit  SADDR5_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B5;
    sbit  SADDR6_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B6;
    sbit  SADDR7_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B7;
    sbit  SADDR8_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B8;
    sbit  SADDR9_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B9;
    sbit  SADDR10_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B10;
    sbit  SADDR11_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B11;
    sbit  SADDR12_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B12;
    sbit  SADDR13_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B13;
    sbit  SADDR14_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B14;
    sbit  SADDR15_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B15;
    sbit  SADDR16_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B16;
    sbit  SADDR17_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B17;
    sbit  SADDR18_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B18;
    sbit  SADDR19_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B19;
    sbit  SADDR20_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B20;
    sbit  SADDR21_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B21;
    sbit  SADDR22_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B22;
    sbit  SADDR23_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B23;
    sbit  SADDR24_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B24;
    sbit  SADDR25_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B25;
    sbit  SADDR26_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B26;
    sbit  SADDR27_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B27;
    sbit  SADDR28_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B28;
    sbit  SADDR29_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B29;
    sbit  SADDR30_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B30;
    sbit  SADDR31_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B31;

sfr unsigned long   volatile DMA_TCD28_SADDR      absolute 0x40009380;
    sbit  SADDR0_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B0;
    sbit  SADDR1_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B1;
    sbit  SADDR2_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B2;
    sbit  SADDR3_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B3;
    sbit  SADDR4_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B4;
    sbit  SADDR5_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B5;
    sbit  SADDR6_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B6;
    sbit  SADDR7_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B7;
    sbit  SADDR8_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B8;
    sbit  SADDR9_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B9;
    sbit  SADDR10_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B10;
    sbit  SADDR11_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B11;
    sbit  SADDR12_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B12;
    sbit  SADDR13_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B13;
    sbit  SADDR14_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B14;
    sbit  SADDR15_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B15;
    sbit  SADDR16_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B16;
    sbit  SADDR17_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B17;
    sbit  SADDR18_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B18;
    sbit  SADDR19_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B19;
    sbit  SADDR20_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B20;
    sbit  SADDR21_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B21;
    sbit  SADDR22_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B22;
    sbit  SADDR23_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B23;
    sbit  SADDR24_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B24;
    sbit  SADDR25_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B25;
    sbit  SADDR26_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B26;
    sbit  SADDR27_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B27;
    sbit  SADDR28_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B28;
    sbit  SADDR29_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B29;
    sbit  SADDR30_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B30;
    sbit  SADDR31_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B31;

sfr unsigned long   volatile DMA_TCD29_SADDR      absolute 0x400093A0;
    sbit  SADDR0_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B0;
    sbit  SADDR1_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B1;
    sbit  SADDR2_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B2;
    sbit  SADDR3_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B3;
    sbit  SADDR4_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B4;
    sbit  SADDR5_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B5;
    sbit  SADDR6_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B6;
    sbit  SADDR7_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B7;
    sbit  SADDR8_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B8;
    sbit  SADDR9_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B9;
    sbit  SADDR10_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B10;
    sbit  SADDR11_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B11;
    sbit  SADDR12_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B12;
    sbit  SADDR13_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B13;
    sbit  SADDR14_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B14;
    sbit  SADDR15_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B15;
    sbit  SADDR16_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B16;
    sbit  SADDR17_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B17;
    sbit  SADDR18_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B18;
    sbit  SADDR19_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B19;
    sbit  SADDR20_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B20;
    sbit  SADDR21_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B21;
    sbit  SADDR22_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B22;
    sbit  SADDR23_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B23;
    sbit  SADDR24_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B24;
    sbit  SADDR25_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B25;
    sbit  SADDR26_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B26;
    sbit  SADDR27_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B27;
    sbit  SADDR28_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B28;
    sbit  SADDR29_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B29;
    sbit  SADDR30_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B30;
    sbit  SADDR31_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B31;

sfr unsigned long   volatile DMA_TCD30_SADDR      absolute 0x400093C0;
    sbit  SADDR0_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B0;
    sbit  SADDR1_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B1;
    sbit  SADDR2_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B2;
    sbit  SADDR3_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B3;
    sbit  SADDR4_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B4;
    sbit  SADDR5_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B5;
    sbit  SADDR6_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B6;
    sbit  SADDR7_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B7;
    sbit  SADDR8_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B8;
    sbit  SADDR9_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B9;
    sbit  SADDR10_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B10;
    sbit  SADDR11_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B11;
    sbit  SADDR12_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B12;
    sbit  SADDR13_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B13;
    sbit  SADDR14_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B14;
    sbit  SADDR15_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B15;
    sbit  SADDR16_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B16;
    sbit  SADDR17_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B17;
    sbit  SADDR18_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B18;
    sbit  SADDR19_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B19;
    sbit  SADDR20_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B20;
    sbit  SADDR21_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B21;
    sbit  SADDR22_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B22;
    sbit  SADDR23_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B23;
    sbit  SADDR24_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B24;
    sbit  SADDR25_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B25;
    sbit  SADDR26_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B26;
    sbit  SADDR27_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B27;
    sbit  SADDR28_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B28;
    sbit  SADDR29_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B29;
    sbit  SADDR30_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B30;
    sbit  SADDR31_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B31;

sfr unsigned long   volatile DMA_TCD31_SADDR      absolute 0x400093E0;
    sbit  SADDR0_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B0;
    sbit  SADDR1_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B1;
    sbit  SADDR2_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B2;
    sbit  SADDR3_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B3;
    sbit  SADDR4_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B4;
    sbit  SADDR5_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B5;
    sbit  SADDR6_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B6;
    sbit  SADDR7_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B7;
    sbit  SADDR8_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B8;
    sbit  SADDR9_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B9;
    sbit  SADDR10_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B10;
    sbit  SADDR11_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B11;
    sbit  SADDR12_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B12;
    sbit  SADDR13_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B13;
    sbit  SADDR14_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B14;
    sbit  SADDR15_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B15;
    sbit  SADDR16_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B16;
    sbit  SADDR17_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B17;
    sbit  SADDR18_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B18;
    sbit  SADDR19_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B19;
    sbit  SADDR20_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B20;
    sbit  SADDR21_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B21;
    sbit  SADDR22_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B22;
    sbit  SADDR23_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B23;
    sbit  SADDR24_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B24;
    sbit  SADDR25_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B25;
    sbit  SADDR26_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B26;
    sbit  SADDR27_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B27;
    sbit  SADDR28_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B28;
    sbit  SADDR29_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B29;
    sbit  SADDR30_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B30;
    sbit  SADDR31_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B31;

sfr unsigned int   volatile DMA_TCD0_SOFF        absolute 0x40009004;
    const register unsigned short int SOFF0 = 0;
    sbit  SOFF0_bit at DMA_TCD0_SOFF.B0;
    const register unsigned short int SOFF1 = 1;
    sbit  SOFF1_bit at DMA_TCD0_SOFF.B1;
    const register unsigned short int SOFF2 = 2;
    sbit  SOFF2_bit at DMA_TCD0_SOFF.B2;
    const register unsigned short int SOFF3 = 3;
    sbit  SOFF3_bit at DMA_TCD0_SOFF.B3;
    const register unsigned short int SOFF4 = 4;
    sbit  SOFF4_bit at DMA_TCD0_SOFF.B4;
    const register unsigned short int SOFF5 = 5;
    sbit  SOFF5_bit at DMA_TCD0_SOFF.B5;
    const register unsigned short int SOFF6 = 6;
    sbit  SOFF6_bit at DMA_TCD0_SOFF.B6;
    const register unsigned short int SOFF7 = 7;
    sbit  SOFF7_bit at DMA_TCD0_SOFF.B7;
    const register unsigned short int SOFF8 = 8;
    sbit  SOFF8_bit at DMA_TCD0_SOFF.B8;
    const register unsigned short int SOFF9 = 9;
    sbit  SOFF9_bit at DMA_TCD0_SOFF.B9;
    const register unsigned short int SOFF10 = 10;
    sbit  SOFF10_bit at DMA_TCD0_SOFF.B10;
    const register unsigned short int SOFF11 = 11;
    sbit  SOFF11_bit at DMA_TCD0_SOFF.B11;
    const register unsigned short int SOFF12 = 12;
    sbit  SOFF12_bit at DMA_TCD0_SOFF.B12;
    const register unsigned short int SOFF13 = 13;
    sbit  SOFF13_bit at DMA_TCD0_SOFF.B13;
    const register unsigned short int SOFF14 = 14;
    sbit  SOFF14_bit at DMA_TCD0_SOFF.B14;
    const register unsigned short int SOFF15 = 15;
    sbit  SOFF15_bit at DMA_TCD0_SOFF.B15;

sfr unsigned int   volatile DMA_TCD1_SOFF        absolute 0x40009024;
    sbit  SOFF0_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B0;
    sbit  SOFF1_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B1;
    sbit  SOFF2_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B2;
    sbit  SOFF3_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B3;
    sbit  SOFF4_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B4;
    sbit  SOFF5_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B5;
    sbit  SOFF6_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B6;
    sbit  SOFF7_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B7;
    sbit  SOFF8_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B8;
    sbit  SOFF9_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B9;
    sbit  SOFF10_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B10;
    sbit  SOFF11_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B11;
    sbit  SOFF12_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B12;
    sbit  SOFF13_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B13;
    sbit  SOFF14_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B14;
    sbit  SOFF15_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B15;

sfr unsigned int   volatile DMA_TCD2_SOFF        absolute 0x40009044;
    sbit  SOFF0_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B0;
    sbit  SOFF1_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B1;
    sbit  SOFF2_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B2;
    sbit  SOFF3_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B3;
    sbit  SOFF4_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B4;
    sbit  SOFF5_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B5;
    sbit  SOFF6_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B6;
    sbit  SOFF7_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B7;
    sbit  SOFF8_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B8;
    sbit  SOFF9_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B9;
    sbit  SOFF10_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B10;
    sbit  SOFF11_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B11;
    sbit  SOFF12_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B12;
    sbit  SOFF13_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B13;
    sbit  SOFF14_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B14;
    sbit  SOFF15_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B15;

sfr unsigned int   volatile DMA_TCD3_SOFF        absolute 0x40009064;
    sbit  SOFF0_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B0;
    sbit  SOFF1_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B1;
    sbit  SOFF2_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B2;
    sbit  SOFF3_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B3;
    sbit  SOFF4_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B4;
    sbit  SOFF5_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B5;
    sbit  SOFF6_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B6;
    sbit  SOFF7_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B7;
    sbit  SOFF8_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B8;
    sbit  SOFF9_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B9;
    sbit  SOFF10_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B10;
    sbit  SOFF11_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B11;
    sbit  SOFF12_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B12;
    sbit  SOFF13_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B13;
    sbit  SOFF14_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B14;
    sbit  SOFF15_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B15;

sfr unsigned int   volatile DMA_TCD4_SOFF        absolute 0x40009084;
    sbit  SOFF0_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B0;
    sbit  SOFF1_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B1;
    sbit  SOFF2_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B2;
    sbit  SOFF3_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B3;
    sbit  SOFF4_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B4;
    sbit  SOFF5_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B5;
    sbit  SOFF6_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B6;
    sbit  SOFF7_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B7;
    sbit  SOFF8_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B8;
    sbit  SOFF9_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B9;
    sbit  SOFF10_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B10;
    sbit  SOFF11_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B11;
    sbit  SOFF12_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B12;
    sbit  SOFF13_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B13;
    sbit  SOFF14_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B14;
    sbit  SOFF15_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B15;

sfr unsigned int   volatile DMA_TCD5_SOFF        absolute 0x400090A4;
    sbit  SOFF0_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B0;
    sbit  SOFF1_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B1;
    sbit  SOFF2_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B2;
    sbit  SOFF3_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B3;
    sbit  SOFF4_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B4;
    sbit  SOFF5_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B5;
    sbit  SOFF6_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B6;
    sbit  SOFF7_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B7;
    sbit  SOFF8_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B8;
    sbit  SOFF9_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B9;
    sbit  SOFF10_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B10;
    sbit  SOFF11_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B11;
    sbit  SOFF12_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B12;
    sbit  SOFF13_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B13;
    sbit  SOFF14_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B14;
    sbit  SOFF15_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B15;

sfr unsigned int   volatile DMA_TCD6_SOFF        absolute 0x400090C4;
    sbit  SOFF0_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B0;
    sbit  SOFF1_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B1;
    sbit  SOFF2_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B2;
    sbit  SOFF3_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B3;
    sbit  SOFF4_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B4;
    sbit  SOFF5_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B5;
    sbit  SOFF6_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B6;
    sbit  SOFF7_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B7;
    sbit  SOFF8_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B8;
    sbit  SOFF9_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B9;
    sbit  SOFF10_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B10;
    sbit  SOFF11_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B11;
    sbit  SOFF12_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B12;
    sbit  SOFF13_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B13;
    sbit  SOFF14_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B14;
    sbit  SOFF15_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B15;

sfr unsigned int   volatile DMA_TCD7_SOFF        absolute 0x400090E4;
    sbit  SOFF0_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B0;
    sbit  SOFF1_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B1;
    sbit  SOFF2_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B2;
    sbit  SOFF3_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B3;
    sbit  SOFF4_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B4;
    sbit  SOFF5_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B5;
    sbit  SOFF6_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B6;
    sbit  SOFF7_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B7;
    sbit  SOFF8_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B8;
    sbit  SOFF9_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B9;
    sbit  SOFF10_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B10;
    sbit  SOFF11_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B11;
    sbit  SOFF12_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B12;
    sbit  SOFF13_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B13;
    sbit  SOFF14_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B14;
    sbit  SOFF15_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B15;

sfr unsigned int   volatile DMA_TCD8_SOFF        absolute 0x40009104;
    sbit  SOFF0_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B0;
    sbit  SOFF1_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B1;
    sbit  SOFF2_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B2;
    sbit  SOFF3_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B3;
    sbit  SOFF4_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B4;
    sbit  SOFF5_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B5;
    sbit  SOFF6_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B6;
    sbit  SOFF7_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B7;
    sbit  SOFF8_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B8;
    sbit  SOFF9_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B9;
    sbit  SOFF10_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B10;
    sbit  SOFF11_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B11;
    sbit  SOFF12_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B12;
    sbit  SOFF13_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B13;
    sbit  SOFF14_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B14;
    sbit  SOFF15_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B15;

sfr unsigned int   volatile DMA_TCD9_SOFF        absolute 0x40009124;
    sbit  SOFF0_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B0;
    sbit  SOFF1_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B1;
    sbit  SOFF2_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B2;
    sbit  SOFF3_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B3;
    sbit  SOFF4_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B4;
    sbit  SOFF5_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B5;
    sbit  SOFF6_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B6;
    sbit  SOFF7_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B7;
    sbit  SOFF8_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B8;
    sbit  SOFF9_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B9;
    sbit  SOFF10_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B10;
    sbit  SOFF11_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B11;
    sbit  SOFF12_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B12;
    sbit  SOFF13_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B13;
    sbit  SOFF14_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B14;
    sbit  SOFF15_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B15;

sfr unsigned int   volatile DMA_TCD10_SOFF       absolute 0x40009144;
    sbit  SOFF0_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B0;
    sbit  SOFF1_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B1;
    sbit  SOFF2_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B2;
    sbit  SOFF3_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B3;
    sbit  SOFF4_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B4;
    sbit  SOFF5_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B5;
    sbit  SOFF6_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B6;
    sbit  SOFF7_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B7;
    sbit  SOFF8_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B8;
    sbit  SOFF9_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B9;
    sbit  SOFF10_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B10;
    sbit  SOFF11_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B11;
    sbit  SOFF12_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B12;
    sbit  SOFF13_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B13;
    sbit  SOFF14_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B14;
    sbit  SOFF15_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B15;

sfr unsigned int   volatile DMA_TCD11_SOFF       absolute 0x40009164;
    sbit  SOFF0_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B0;
    sbit  SOFF1_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B1;
    sbit  SOFF2_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B2;
    sbit  SOFF3_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B3;
    sbit  SOFF4_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B4;
    sbit  SOFF5_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B5;
    sbit  SOFF6_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B6;
    sbit  SOFF7_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B7;
    sbit  SOFF8_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B8;
    sbit  SOFF9_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B9;
    sbit  SOFF10_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B10;
    sbit  SOFF11_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B11;
    sbit  SOFF12_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B12;
    sbit  SOFF13_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B13;
    sbit  SOFF14_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B14;
    sbit  SOFF15_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B15;

sfr unsigned int   volatile DMA_TCD12_SOFF       absolute 0x40009184;
    sbit  SOFF0_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B0;
    sbit  SOFF1_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B1;
    sbit  SOFF2_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B2;
    sbit  SOFF3_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B3;
    sbit  SOFF4_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B4;
    sbit  SOFF5_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B5;
    sbit  SOFF6_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B6;
    sbit  SOFF7_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B7;
    sbit  SOFF8_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B8;
    sbit  SOFF9_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B9;
    sbit  SOFF10_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B10;
    sbit  SOFF11_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B11;
    sbit  SOFF12_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B12;
    sbit  SOFF13_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B13;
    sbit  SOFF14_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B14;
    sbit  SOFF15_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B15;

sfr unsigned int   volatile DMA_TCD13_SOFF       absolute 0x400091A4;
    sbit  SOFF0_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B0;
    sbit  SOFF1_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B1;
    sbit  SOFF2_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B2;
    sbit  SOFF3_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B3;
    sbit  SOFF4_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B4;
    sbit  SOFF5_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B5;
    sbit  SOFF6_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B6;
    sbit  SOFF7_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B7;
    sbit  SOFF8_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B8;
    sbit  SOFF9_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B9;
    sbit  SOFF10_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B10;
    sbit  SOFF11_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B11;
    sbit  SOFF12_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B12;
    sbit  SOFF13_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B13;
    sbit  SOFF14_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B14;
    sbit  SOFF15_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B15;

sfr unsigned int   volatile DMA_TCD14_SOFF       absolute 0x400091C4;
    sbit  SOFF0_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B0;
    sbit  SOFF1_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B1;
    sbit  SOFF2_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B2;
    sbit  SOFF3_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B3;
    sbit  SOFF4_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B4;
    sbit  SOFF5_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B5;
    sbit  SOFF6_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B6;
    sbit  SOFF7_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B7;
    sbit  SOFF8_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B8;
    sbit  SOFF9_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B9;
    sbit  SOFF10_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B10;
    sbit  SOFF11_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B11;
    sbit  SOFF12_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B12;
    sbit  SOFF13_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B13;
    sbit  SOFF14_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B14;
    sbit  SOFF15_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B15;

sfr unsigned int   volatile DMA_TCD15_SOFF       absolute 0x400091E4;
    sbit  SOFF0_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B0;
    sbit  SOFF1_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B1;
    sbit  SOFF2_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B2;
    sbit  SOFF3_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B3;
    sbit  SOFF4_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B4;
    sbit  SOFF5_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B5;
    sbit  SOFF6_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B6;
    sbit  SOFF7_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B7;
    sbit  SOFF8_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B8;
    sbit  SOFF9_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B9;
    sbit  SOFF10_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B10;
    sbit  SOFF11_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B11;
    sbit  SOFF12_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B12;
    sbit  SOFF13_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B13;
    sbit  SOFF14_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B14;
    sbit  SOFF15_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B15;

sfr unsigned int   volatile DMA_TCD16_SOFF       absolute 0x40009204;
    sbit  SOFF0_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B0;
    sbit  SOFF1_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B1;
    sbit  SOFF2_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B2;
    sbit  SOFF3_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B3;
    sbit  SOFF4_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B4;
    sbit  SOFF5_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B5;
    sbit  SOFF6_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B6;
    sbit  SOFF7_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B7;
    sbit  SOFF8_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B8;
    sbit  SOFF9_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B9;
    sbit  SOFF10_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B10;
    sbit  SOFF11_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B11;
    sbit  SOFF12_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B12;
    sbit  SOFF13_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B13;
    sbit  SOFF14_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B14;
    sbit  SOFF15_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B15;

sfr unsigned int   volatile DMA_TCD17_SOFF       absolute 0x40009224;
    sbit  SOFF0_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B0;
    sbit  SOFF1_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B1;
    sbit  SOFF2_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B2;
    sbit  SOFF3_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B3;
    sbit  SOFF4_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B4;
    sbit  SOFF5_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B5;
    sbit  SOFF6_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B6;
    sbit  SOFF7_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B7;
    sbit  SOFF8_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B8;
    sbit  SOFF9_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B9;
    sbit  SOFF10_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B10;
    sbit  SOFF11_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B11;
    sbit  SOFF12_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B12;
    sbit  SOFF13_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B13;
    sbit  SOFF14_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B14;
    sbit  SOFF15_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B15;

sfr unsigned int   volatile DMA_TCD18_SOFF       absolute 0x40009244;
    sbit  SOFF0_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B0;
    sbit  SOFF1_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B1;
    sbit  SOFF2_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B2;
    sbit  SOFF3_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B3;
    sbit  SOFF4_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B4;
    sbit  SOFF5_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B5;
    sbit  SOFF6_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B6;
    sbit  SOFF7_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B7;
    sbit  SOFF8_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B8;
    sbit  SOFF9_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B9;
    sbit  SOFF10_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B10;
    sbit  SOFF11_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B11;
    sbit  SOFF12_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B12;
    sbit  SOFF13_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B13;
    sbit  SOFF14_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B14;
    sbit  SOFF15_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B15;

sfr unsigned int   volatile DMA_TCD19_SOFF       absolute 0x40009264;
    sbit  SOFF0_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B0;
    sbit  SOFF1_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B1;
    sbit  SOFF2_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B2;
    sbit  SOFF3_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B3;
    sbit  SOFF4_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B4;
    sbit  SOFF5_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B5;
    sbit  SOFF6_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B6;
    sbit  SOFF7_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B7;
    sbit  SOFF8_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B8;
    sbit  SOFF9_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B9;
    sbit  SOFF10_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B10;
    sbit  SOFF11_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B11;
    sbit  SOFF12_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B12;
    sbit  SOFF13_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B13;
    sbit  SOFF14_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B14;
    sbit  SOFF15_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B15;

sfr unsigned int   volatile DMA_TCD20_SOFF       absolute 0x40009284;
    sbit  SOFF0_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B0;
    sbit  SOFF1_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B1;
    sbit  SOFF2_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B2;
    sbit  SOFF3_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B3;
    sbit  SOFF4_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B4;
    sbit  SOFF5_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B5;
    sbit  SOFF6_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B6;
    sbit  SOFF7_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B7;
    sbit  SOFF8_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B8;
    sbit  SOFF9_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B9;
    sbit  SOFF10_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B10;
    sbit  SOFF11_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B11;
    sbit  SOFF12_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B12;
    sbit  SOFF13_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B13;
    sbit  SOFF14_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B14;
    sbit  SOFF15_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B15;

sfr unsigned int   volatile DMA_TCD21_SOFF       absolute 0x400092A4;
    sbit  SOFF0_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B0;
    sbit  SOFF1_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B1;
    sbit  SOFF2_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B2;
    sbit  SOFF3_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B3;
    sbit  SOFF4_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B4;
    sbit  SOFF5_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B5;
    sbit  SOFF6_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B6;
    sbit  SOFF7_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B7;
    sbit  SOFF8_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B8;
    sbit  SOFF9_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B9;
    sbit  SOFF10_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B10;
    sbit  SOFF11_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B11;
    sbit  SOFF12_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B12;
    sbit  SOFF13_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B13;
    sbit  SOFF14_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B14;
    sbit  SOFF15_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B15;

sfr unsigned int   volatile DMA_TCD22_SOFF       absolute 0x400092C4;
    sbit  SOFF0_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B0;
    sbit  SOFF1_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B1;
    sbit  SOFF2_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B2;
    sbit  SOFF3_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B3;
    sbit  SOFF4_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B4;
    sbit  SOFF5_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B5;
    sbit  SOFF6_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B6;
    sbit  SOFF7_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B7;
    sbit  SOFF8_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B8;
    sbit  SOFF9_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B9;
    sbit  SOFF10_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B10;
    sbit  SOFF11_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B11;
    sbit  SOFF12_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B12;
    sbit  SOFF13_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B13;
    sbit  SOFF14_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B14;
    sbit  SOFF15_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B15;

sfr unsigned int   volatile DMA_TCD23_SOFF       absolute 0x400092E4;
    sbit  SOFF0_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B0;
    sbit  SOFF1_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B1;
    sbit  SOFF2_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B2;
    sbit  SOFF3_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B3;
    sbit  SOFF4_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B4;
    sbit  SOFF5_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B5;
    sbit  SOFF6_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B6;
    sbit  SOFF7_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B7;
    sbit  SOFF8_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B8;
    sbit  SOFF9_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B9;
    sbit  SOFF10_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B10;
    sbit  SOFF11_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B11;
    sbit  SOFF12_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B12;
    sbit  SOFF13_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B13;
    sbit  SOFF14_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B14;
    sbit  SOFF15_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B15;

sfr unsigned int   volatile DMA_TCD24_SOFF       absolute 0x40009304;
    sbit  SOFF0_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B0;
    sbit  SOFF1_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B1;
    sbit  SOFF2_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B2;
    sbit  SOFF3_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B3;
    sbit  SOFF4_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B4;
    sbit  SOFF5_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B5;
    sbit  SOFF6_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B6;
    sbit  SOFF7_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B7;
    sbit  SOFF8_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B8;
    sbit  SOFF9_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B9;
    sbit  SOFF10_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B10;
    sbit  SOFF11_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B11;
    sbit  SOFF12_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B12;
    sbit  SOFF13_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B13;
    sbit  SOFF14_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B14;
    sbit  SOFF15_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B15;

sfr unsigned int   volatile DMA_TCD25_SOFF       absolute 0x40009324;
    sbit  SOFF0_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B0;
    sbit  SOFF1_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B1;
    sbit  SOFF2_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B2;
    sbit  SOFF3_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B3;
    sbit  SOFF4_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B4;
    sbit  SOFF5_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B5;
    sbit  SOFF6_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B6;
    sbit  SOFF7_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B7;
    sbit  SOFF8_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B8;
    sbit  SOFF9_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B9;
    sbit  SOFF10_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B10;
    sbit  SOFF11_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B11;
    sbit  SOFF12_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B12;
    sbit  SOFF13_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B13;
    sbit  SOFF14_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B14;
    sbit  SOFF15_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B15;

sfr unsigned int   volatile DMA_TCD26_SOFF       absolute 0x40009344;
    sbit  SOFF0_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B0;
    sbit  SOFF1_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B1;
    sbit  SOFF2_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B2;
    sbit  SOFF3_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B3;
    sbit  SOFF4_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B4;
    sbit  SOFF5_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B5;
    sbit  SOFF6_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B6;
    sbit  SOFF7_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B7;
    sbit  SOFF8_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B8;
    sbit  SOFF9_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B9;
    sbit  SOFF10_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B10;
    sbit  SOFF11_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B11;
    sbit  SOFF12_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B12;
    sbit  SOFF13_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B13;
    sbit  SOFF14_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B14;
    sbit  SOFF15_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B15;

sfr unsigned int   volatile DMA_TCD27_SOFF       absolute 0x40009364;
    sbit  SOFF0_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B0;
    sbit  SOFF1_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B1;
    sbit  SOFF2_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B2;
    sbit  SOFF3_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B3;
    sbit  SOFF4_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B4;
    sbit  SOFF5_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B5;
    sbit  SOFF6_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B6;
    sbit  SOFF7_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B7;
    sbit  SOFF8_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B8;
    sbit  SOFF9_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B9;
    sbit  SOFF10_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B10;
    sbit  SOFF11_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B11;
    sbit  SOFF12_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B12;
    sbit  SOFF13_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B13;
    sbit  SOFF14_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B14;
    sbit  SOFF15_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B15;

sfr unsigned int   volatile DMA_TCD28_SOFF       absolute 0x40009384;
    sbit  SOFF0_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B0;
    sbit  SOFF1_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B1;
    sbit  SOFF2_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B2;
    sbit  SOFF3_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B3;
    sbit  SOFF4_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B4;
    sbit  SOFF5_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B5;
    sbit  SOFF6_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B6;
    sbit  SOFF7_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B7;
    sbit  SOFF8_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B8;
    sbit  SOFF9_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B9;
    sbit  SOFF10_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B10;
    sbit  SOFF11_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B11;
    sbit  SOFF12_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B12;
    sbit  SOFF13_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B13;
    sbit  SOFF14_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B14;
    sbit  SOFF15_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B15;

sfr unsigned int   volatile DMA_TCD29_SOFF       absolute 0x400093A4;
    sbit  SOFF0_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B0;
    sbit  SOFF1_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B1;
    sbit  SOFF2_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B2;
    sbit  SOFF3_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B3;
    sbit  SOFF4_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B4;
    sbit  SOFF5_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B5;
    sbit  SOFF6_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B6;
    sbit  SOFF7_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B7;
    sbit  SOFF8_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B8;
    sbit  SOFF9_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B9;
    sbit  SOFF10_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B10;
    sbit  SOFF11_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B11;
    sbit  SOFF12_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B12;
    sbit  SOFF13_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B13;
    sbit  SOFF14_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B14;
    sbit  SOFF15_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B15;

sfr unsigned int   volatile DMA_TCD30_SOFF       absolute 0x400093C4;
    sbit  SOFF0_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B0;
    sbit  SOFF1_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B1;
    sbit  SOFF2_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B2;
    sbit  SOFF3_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B3;
    sbit  SOFF4_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B4;
    sbit  SOFF5_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B5;
    sbit  SOFF6_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B6;
    sbit  SOFF7_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B7;
    sbit  SOFF8_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B8;
    sbit  SOFF9_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B9;
    sbit  SOFF10_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B10;
    sbit  SOFF11_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B11;
    sbit  SOFF12_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B12;
    sbit  SOFF13_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B13;
    sbit  SOFF14_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B14;
    sbit  SOFF15_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B15;

sfr unsigned int   volatile DMA_TCD31_SOFF       absolute 0x400093E4;
    sbit  SOFF0_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B0;
    sbit  SOFF1_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B1;
    sbit  SOFF2_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B2;
    sbit  SOFF3_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B3;
    sbit  SOFF4_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B4;
    sbit  SOFF5_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B5;
    sbit  SOFF6_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B6;
    sbit  SOFF7_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B7;
    sbit  SOFF8_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B8;
    sbit  SOFF9_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B9;
    sbit  SOFF10_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B10;
    sbit  SOFF11_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B11;
    sbit  SOFF12_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B12;
    sbit  SOFF13_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B13;
    sbit  SOFF14_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B14;
    sbit  SOFF15_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B15;

sfr unsigned int   volatile DMA_TCD0_ATTR        absolute 0x40009006;
    const register unsigned short int DSIZE0 = 0;
    sbit  DSIZE0_bit at DMA_TCD0_ATTR.B0;
    const register unsigned short int DSIZE1 = 1;
    sbit  DSIZE1_bit at DMA_TCD0_ATTR.B1;
    const register unsigned short int DSIZE2 = 2;
    sbit  DSIZE2_bit at DMA_TCD0_ATTR.B2;
    const register unsigned short int DMOD0 = 3;
    sbit  DMOD0_bit at DMA_TCD0_ATTR.B3;
    const register unsigned short int DMOD1 = 4;
    sbit  DMOD1_bit at DMA_TCD0_ATTR.B4;
    const register unsigned short int DMOD2 = 5;
    sbit  DMOD2_bit at DMA_TCD0_ATTR.B5;
    const register unsigned short int DMOD3 = 6;
    sbit  DMOD3_bit at DMA_TCD0_ATTR.B6;
    const register unsigned short int DMOD4 = 7;
    sbit  DMOD4_bit at DMA_TCD0_ATTR.B7;
    const register unsigned short int SSIZE0 = 8;
    sbit  SSIZE0_bit at DMA_TCD0_ATTR.B8;
    const register unsigned short int SSIZE1 = 9;
    sbit  SSIZE1_bit at DMA_TCD0_ATTR.B9;
    const register unsigned short int SSIZE2 = 10;
    sbit  SSIZE2_bit at DMA_TCD0_ATTR.B10;
    const register unsigned short int SMOD0 = 11;
    sbit  SMOD0_bit at DMA_TCD0_ATTR.B11;
    const register unsigned short int SMOD1 = 12;
    sbit  SMOD1_bit at DMA_TCD0_ATTR.B12;
    const register unsigned short int SMOD2 = 13;
    sbit  SMOD2_bit at DMA_TCD0_ATTR.B13;
    const register unsigned short int SMOD3 = 14;
    sbit  SMOD3_bit at DMA_TCD0_ATTR.B14;
    const register unsigned short int SMOD4 = 15;
    sbit  SMOD4_bit at DMA_TCD0_ATTR.B15;

sfr unsigned int   volatile DMA_TCD1_ATTR        absolute 0x40009026;
    sbit  DSIZE0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B0;
    sbit  DSIZE1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B1;
    sbit  DSIZE2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B2;
    sbit  DMOD0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B3;
    sbit  DMOD1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B4;
    sbit  DMOD2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B5;
    sbit  DMOD3_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B6;
    sbit  DMOD4_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B7;
    sbit  SSIZE0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B8;
    sbit  SSIZE1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B9;
    sbit  SSIZE2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B10;
    sbit  SMOD0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B11;
    sbit  SMOD1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B12;
    sbit  SMOD2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B13;
    sbit  SMOD3_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B14;
    sbit  SMOD4_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B15;

sfr unsigned int   volatile DMA_TCD2_ATTR        absolute 0x40009046;
    sbit  DSIZE0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B0;
    sbit  DSIZE1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B1;
    sbit  DSIZE2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B2;
    sbit  DMOD0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B3;
    sbit  DMOD1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B4;
    sbit  DMOD2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B5;
    sbit  DMOD3_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B6;
    sbit  DMOD4_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B7;
    sbit  SSIZE0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B8;
    sbit  SSIZE1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B9;
    sbit  SSIZE2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B10;
    sbit  SMOD0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B11;
    sbit  SMOD1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B12;
    sbit  SMOD2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B13;
    sbit  SMOD3_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B14;
    sbit  SMOD4_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B15;

sfr unsigned int   volatile DMA_TCD3_ATTR        absolute 0x40009066;
    sbit  DSIZE0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B0;
    sbit  DSIZE1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B1;
    sbit  DSIZE2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B2;
    sbit  DMOD0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B3;
    sbit  DMOD1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B4;
    sbit  DMOD2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B5;
    sbit  DMOD3_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B6;
    sbit  DMOD4_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B7;
    sbit  SSIZE0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B8;
    sbit  SSIZE1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B9;
    sbit  SSIZE2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B10;
    sbit  SMOD0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B11;
    sbit  SMOD1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B12;
    sbit  SMOD2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B13;
    sbit  SMOD3_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B14;
    sbit  SMOD4_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B15;

sfr unsigned int   volatile DMA_TCD4_ATTR        absolute 0x40009086;
    sbit  DSIZE0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B0;
    sbit  DSIZE1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B1;
    sbit  DSIZE2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B2;
    sbit  DMOD0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B3;
    sbit  DMOD1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B4;
    sbit  DMOD2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B5;
    sbit  DMOD3_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B6;
    sbit  DMOD4_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B7;
    sbit  SSIZE0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B8;
    sbit  SSIZE1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B9;
    sbit  SSIZE2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B10;
    sbit  SMOD0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B11;
    sbit  SMOD1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B12;
    sbit  SMOD2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B13;
    sbit  SMOD3_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B14;
    sbit  SMOD4_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B15;

sfr unsigned int   volatile DMA_TCD5_ATTR        absolute 0x400090A6;
    sbit  DSIZE0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B0;
    sbit  DSIZE1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B1;
    sbit  DSIZE2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B2;
    sbit  DMOD0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B3;
    sbit  DMOD1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B4;
    sbit  DMOD2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B5;
    sbit  DMOD3_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B6;
    sbit  DMOD4_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B7;
    sbit  SSIZE0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B8;
    sbit  SSIZE1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B9;
    sbit  SSIZE2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B10;
    sbit  SMOD0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B11;
    sbit  SMOD1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B12;
    sbit  SMOD2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B13;
    sbit  SMOD3_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B14;
    sbit  SMOD4_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B15;

sfr unsigned int   volatile DMA_TCD6_ATTR        absolute 0x400090C6;
    sbit  DSIZE0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B0;
    sbit  DSIZE1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B1;
    sbit  DSIZE2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B2;
    sbit  DMOD0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B3;
    sbit  DMOD1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B4;
    sbit  DMOD2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B5;
    sbit  DMOD3_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B6;
    sbit  DMOD4_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B7;
    sbit  SSIZE0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B8;
    sbit  SSIZE1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B9;
    sbit  SSIZE2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B10;
    sbit  SMOD0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B11;
    sbit  SMOD1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B12;
    sbit  SMOD2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B13;
    sbit  SMOD3_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B14;
    sbit  SMOD4_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B15;

sfr unsigned int   volatile DMA_TCD7_ATTR        absolute 0x400090E6;
    sbit  DSIZE0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B0;
    sbit  DSIZE1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B1;
    sbit  DSIZE2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B2;
    sbit  DMOD0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B3;
    sbit  DMOD1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B4;
    sbit  DMOD2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B5;
    sbit  DMOD3_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B6;
    sbit  DMOD4_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B7;
    sbit  SSIZE0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B8;
    sbit  SSIZE1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B9;
    sbit  SSIZE2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B10;
    sbit  SMOD0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B11;
    sbit  SMOD1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B12;
    sbit  SMOD2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B13;
    sbit  SMOD3_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B14;
    sbit  SMOD4_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B15;

sfr unsigned int   volatile DMA_TCD8_ATTR        absolute 0x40009106;
    sbit  DSIZE0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B0;
    sbit  DSIZE1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B1;
    sbit  DSIZE2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B2;
    sbit  DMOD0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B3;
    sbit  DMOD1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B4;
    sbit  DMOD2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B5;
    sbit  DMOD3_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B6;
    sbit  DMOD4_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B7;
    sbit  SSIZE0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B8;
    sbit  SSIZE1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B9;
    sbit  SSIZE2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B10;
    sbit  SMOD0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B11;
    sbit  SMOD1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B12;
    sbit  SMOD2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B13;
    sbit  SMOD3_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B14;
    sbit  SMOD4_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B15;

sfr unsigned int   volatile DMA_TCD9_ATTR        absolute 0x40009126;
    sbit  DSIZE0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B0;
    sbit  DSIZE1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B1;
    sbit  DSIZE2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B2;
    sbit  DMOD0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B3;
    sbit  DMOD1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B4;
    sbit  DMOD2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B5;
    sbit  DMOD3_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B6;
    sbit  DMOD4_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B7;
    sbit  SSIZE0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B8;
    sbit  SSIZE1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B9;
    sbit  SSIZE2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B10;
    sbit  SMOD0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B11;
    sbit  SMOD1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B12;
    sbit  SMOD2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B13;
    sbit  SMOD3_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B14;
    sbit  SMOD4_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B15;

sfr unsigned int   volatile DMA_TCD10_ATTR       absolute 0x40009146;
    sbit  DSIZE0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B0;
    sbit  DSIZE1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B1;
    sbit  DSIZE2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B2;
    sbit  DMOD0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B3;
    sbit  DMOD1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B4;
    sbit  DMOD2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B5;
    sbit  DMOD3_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B6;
    sbit  DMOD4_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B7;
    sbit  SSIZE0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B8;
    sbit  SSIZE1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B9;
    sbit  SSIZE2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B10;
    sbit  SMOD0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B11;
    sbit  SMOD1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B12;
    sbit  SMOD2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B13;
    sbit  SMOD3_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B14;
    sbit  SMOD4_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B15;

sfr unsigned int   volatile DMA_TCD11_ATTR       absolute 0x40009166;
    sbit  DSIZE0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B0;
    sbit  DSIZE1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B1;
    sbit  DSIZE2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B2;
    sbit  DMOD0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B3;
    sbit  DMOD1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B4;
    sbit  DMOD2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B5;
    sbit  DMOD3_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B6;
    sbit  DMOD4_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B7;
    sbit  SSIZE0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B8;
    sbit  SSIZE1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B9;
    sbit  SSIZE2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B10;
    sbit  SMOD0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B11;
    sbit  SMOD1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B12;
    sbit  SMOD2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B13;
    sbit  SMOD3_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B14;
    sbit  SMOD4_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B15;

sfr unsigned int   volatile DMA_TCD12_ATTR       absolute 0x40009186;
    sbit  DSIZE0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B0;
    sbit  DSIZE1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B1;
    sbit  DSIZE2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B2;
    sbit  DMOD0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B3;
    sbit  DMOD1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B4;
    sbit  DMOD2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B5;
    sbit  DMOD3_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B6;
    sbit  DMOD4_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B7;
    sbit  SSIZE0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B8;
    sbit  SSIZE1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B9;
    sbit  SSIZE2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B10;
    sbit  SMOD0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B11;
    sbit  SMOD1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B12;
    sbit  SMOD2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B13;
    sbit  SMOD3_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B14;
    sbit  SMOD4_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B15;

sfr unsigned int   volatile DMA_TCD13_ATTR       absolute 0x400091A6;
    sbit  DSIZE0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B0;
    sbit  DSIZE1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B1;
    sbit  DSIZE2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B2;
    sbit  DMOD0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B3;
    sbit  DMOD1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B4;
    sbit  DMOD2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B5;
    sbit  DMOD3_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B6;
    sbit  DMOD4_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B7;
    sbit  SSIZE0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B8;
    sbit  SSIZE1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B9;
    sbit  SSIZE2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B10;
    sbit  SMOD0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B11;
    sbit  SMOD1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B12;
    sbit  SMOD2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B13;
    sbit  SMOD3_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B14;
    sbit  SMOD4_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B15;

sfr unsigned int   volatile DMA_TCD14_ATTR       absolute 0x400091C6;
    sbit  DSIZE0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B0;
    sbit  DSIZE1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B1;
    sbit  DSIZE2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B2;
    sbit  DMOD0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B3;
    sbit  DMOD1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B4;
    sbit  DMOD2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B5;
    sbit  DMOD3_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B6;
    sbit  DMOD4_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B7;
    sbit  SSIZE0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B8;
    sbit  SSIZE1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B9;
    sbit  SSIZE2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B10;
    sbit  SMOD0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B11;
    sbit  SMOD1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B12;
    sbit  SMOD2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B13;
    sbit  SMOD3_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B14;
    sbit  SMOD4_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B15;

sfr unsigned int   volatile DMA_TCD15_ATTR       absolute 0x400091E6;
    sbit  DSIZE0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B0;
    sbit  DSIZE1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B1;
    sbit  DSIZE2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B2;
    sbit  DMOD0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B3;
    sbit  DMOD1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B4;
    sbit  DMOD2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B5;
    sbit  DMOD3_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B6;
    sbit  DMOD4_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B7;
    sbit  SSIZE0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B8;
    sbit  SSIZE1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B9;
    sbit  SSIZE2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B10;
    sbit  SMOD0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B11;
    sbit  SMOD1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B12;
    sbit  SMOD2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B13;
    sbit  SMOD3_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B14;
    sbit  SMOD4_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B15;

sfr unsigned int   volatile DMA_TCD16_ATTR       absolute 0x40009206;
    sbit  DSIZE0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B0;
    sbit  DSIZE1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B1;
    sbit  DSIZE2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B2;
    sbit  DMOD0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B3;
    sbit  DMOD1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B4;
    sbit  DMOD2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B5;
    sbit  DMOD3_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B6;
    sbit  DMOD4_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B7;
    sbit  SSIZE0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B8;
    sbit  SSIZE1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B9;
    sbit  SSIZE2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B10;
    sbit  SMOD0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B11;
    sbit  SMOD1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B12;
    sbit  SMOD2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B13;
    sbit  SMOD3_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B14;
    sbit  SMOD4_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B15;

sfr unsigned int   volatile DMA_TCD17_ATTR       absolute 0x40009226;
    sbit  DSIZE0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B0;
    sbit  DSIZE1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B1;
    sbit  DSIZE2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B2;
    sbit  DMOD0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B3;
    sbit  DMOD1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B4;
    sbit  DMOD2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B5;
    sbit  DMOD3_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B6;
    sbit  DMOD4_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B7;
    sbit  SSIZE0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B8;
    sbit  SSIZE1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B9;
    sbit  SSIZE2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B10;
    sbit  SMOD0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B11;
    sbit  SMOD1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B12;
    sbit  SMOD2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B13;
    sbit  SMOD3_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B14;
    sbit  SMOD4_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B15;

sfr unsigned int   volatile DMA_TCD18_ATTR       absolute 0x40009246;
    sbit  DSIZE0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B0;
    sbit  DSIZE1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B1;
    sbit  DSIZE2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B2;
    sbit  DMOD0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B3;
    sbit  DMOD1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B4;
    sbit  DMOD2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B5;
    sbit  DMOD3_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B6;
    sbit  DMOD4_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B7;
    sbit  SSIZE0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B8;
    sbit  SSIZE1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B9;
    sbit  SSIZE2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B10;
    sbit  SMOD0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B11;
    sbit  SMOD1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B12;
    sbit  SMOD2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B13;
    sbit  SMOD3_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B14;
    sbit  SMOD4_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B15;

sfr unsigned int   volatile DMA_TCD19_ATTR       absolute 0x40009266;
    sbit  DSIZE0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B0;
    sbit  DSIZE1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B1;
    sbit  DSIZE2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B2;
    sbit  DMOD0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B3;
    sbit  DMOD1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B4;
    sbit  DMOD2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B5;
    sbit  DMOD3_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B6;
    sbit  DMOD4_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B7;
    sbit  SSIZE0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B8;
    sbit  SSIZE1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B9;
    sbit  SSIZE2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B10;
    sbit  SMOD0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B11;
    sbit  SMOD1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B12;
    sbit  SMOD2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B13;
    sbit  SMOD3_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B14;
    sbit  SMOD4_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B15;

sfr unsigned int   volatile DMA_TCD20_ATTR       absolute 0x40009286;
    sbit  DSIZE0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B0;
    sbit  DSIZE1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B1;
    sbit  DSIZE2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B2;
    sbit  DMOD0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B3;
    sbit  DMOD1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B4;
    sbit  DMOD2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B5;
    sbit  DMOD3_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B6;
    sbit  DMOD4_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B7;
    sbit  SSIZE0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B8;
    sbit  SSIZE1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B9;
    sbit  SSIZE2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B10;
    sbit  SMOD0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B11;
    sbit  SMOD1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B12;
    sbit  SMOD2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B13;
    sbit  SMOD3_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B14;
    sbit  SMOD4_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B15;

sfr unsigned int   volatile DMA_TCD21_ATTR       absolute 0x400092A6;
    sbit  DSIZE0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B0;
    sbit  DSIZE1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B1;
    sbit  DSIZE2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B2;
    sbit  DMOD0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B3;
    sbit  DMOD1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B4;
    sbit  DMOD2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B5;
    sbit  DMOD3_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B6;
    sbit  DMOD4_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B7;
    sbit  SSIZE0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B8;
    sbit  SSIZE1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B9;
    sbit  SSIZE2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B10;
    sbit  SMOD0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B11;
    sbit  SMOD1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B12;
    sbit  SMOD2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B13;
    sbit  SMOD3_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B14;
    sbit  SMOD4_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B15;

sfr unsigned int   volatile DMA_TCD22_ATTR       absolute 0x400092C6;
    sbit  DSIZE0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B0;
    sbit  DSIZE1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B1;
    sbit  DSIZE2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B2;
    sbit  DMOD0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B3;
    sbit  DMOD1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B4;
    sbit  DMOD2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B5;
    sbit  DMOD3_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B6;
    sbit  DMOD4_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B7;
    sbit  SSIZE0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B8;
    sbit  SSIZE1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B9;
    sbit  SSIZE2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B10;
    sbit  SMOD0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B11;
    sbit  SMOD1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B12;
    sbit  SMOD2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B13;
    sbit  SMOD3_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B14;
    sbit  SMOD4_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B15;

sfr unsigned int   volatile DMA_TCD23_ATTR       absolute 0x400092E6;
    sbit  DSIZE0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B0;
    sbit  DSIZE1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B1;
    sbit  DSIZE2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B2;
    sbit  DMOD0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B3;
    sbit  DMOD1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B4;
    sbit  DMOD2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B5;
    sbit  DMOD3_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B6;
    sbit  DMOD4_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B7;
    sbit  SSIZE0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B8;
    sbit  SSIZE1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B9;
    sbit  SSIZE2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B10;
    sbit  SMOD0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B11;
    sbit  SMOD1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B12;
    sbit  SMOD2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B13;
    sbit  SMOD3_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B14;
    sbit  SMOD4_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B15;

sfr unsigned int   volatile DMA_TCD24_ATTR       absolute 0x40009306;
    sbit  DSIZE0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B0;
    sbit  DSIZE1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B1;
    sbit  DSIZE2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B2;
    sbit  DMOD0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B3;
    sbit  DMOD1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B4;
    sbit  DMOD2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B5;
    sbit  DMOD3_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B6;
    sbit  DMOD4_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B7;
    sbit  SSIZE0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B8;
    sbit  SSIZE1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B9;
    sbit  SSIZE2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B10;
    sbit  SMOD0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B11;
    sbit  SMOD1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B12;
    sbit  SMOD2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B13;
    sbit  SMOD3_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B14;
    sbit  SMOD4_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B15;

sfr unsigned int   volatile DMA_TCD25_ATTR       absolute 0x40009326;
    sbit  DSIZE0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B0;
    sbit  DSIZE1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B1;
    sbit  DSIZE2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B2;
    sbit  DMOD0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B3;
    sbit  DMOD1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B4;
    sbit  DMOD2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B5;
    sbit  DMOD3_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B6;
    sbit  DMOD4_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B7;
    sbit  SSIZE0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B8;
    sbit  SSIZE1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B9;
    sbit  SSIZE2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B10;
    sbit  SMOD0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B11;
    sbit  SMOD1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B12;
    sbit  SMOD2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B13;
    sbit  SMOD3_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B14;
    sbit  SMOD4_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B15;

sfr unsigned int   volatile DMA_TCD26_ATTR       absolute 0x40009346;
    sbit  DSIZE0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B0;
    sbit  DSIZE1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B1;
    sbit  DSIZE2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B2;
    sbit  DMOD0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B3;
    sbit  DMOD1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B4;
    sbit  DMOD2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B5;
    sbit  DMOD3_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B6;
    sbit  DMOD4_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B7;
    sbit  SSIZE0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B8;
    sbit  SSIZE1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B9;
    sbit  SSIZE2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B10;
    sbit  SMOD0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B11;
    sbit  SMOD1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B12;
    sbit  SMOD2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B13;
    sbit  SMOD3_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B14;
    sbit  SMOD4_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B15;

sfr unsigned int   volatile DMA_TCD27_ATTR       absolute 0x40009366;
    sbit  DSIZE0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B0;
    sbit  DSIZE1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B1;
    sbit  DSIZE2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B2;
    sbit  DMOD0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B3;
    sbit  DMOD1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B4;
    sbit  DMOD2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B5;
    sbit  DMOD3_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B6;
    sbit  DMOD4_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B7;
    sbit  SSIZE0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B8;
    sbit  SSIZE1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B9;
    sbit  SSIZE2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B10;
    sbit  SMOD0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B11;
    sbit  SMOD1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B12;
    sbit  SMOD2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B13;
    sbit  SMOD3_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B14;
    sbit  SMOD4_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B15;

sfr unsigned int   volatile DMA_TCD28_ATTR       absolute 0x40009386;
    sbit  DSIZE0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B0;
    sbit  DSIZE1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B1;
    sbit  DSIZE2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B2;
    sbit  DMOD0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B3;
    sbit  DMOD1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B4;
    sbit  DMOD2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B5;
    sbit  DMOD3_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B6;
    sbit  DMOD4_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B7;
    sbit  SSIZE0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B8;
    sbit  SSIZE1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B9;
    sbit  SSIZE2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B10;
    sbit  SMOD0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B11;
    sbit  SMOD1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B12;
    sbit  SMOD2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B13;
    sbit  SMOD3_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B14;
    sbit  SMOD4_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B15;

sfr unsigned int   volatile DMA_TCD29_ATTR       absolute 0x400093A6;
    sbit  DSIZE0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B0;
    sbit  DSIZE1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B1;
    sbit  DSIZE2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B2;
    sbit  DMOD0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B3;
    sbit  DMOD1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B4;
    sbit  DMOD2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B5;
    sbit  DMOD3_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B6;
    sbit  DMOD4_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B7;
    sbit  SSIZE0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B8;
    sbit  SSIZE1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B9;
    sbit  SSIZE2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B10;
    sbit  SMOD0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B11;
    sbit  SMOD1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B12;
    sbit  SMOD2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B13;
    sbit  SMOD3_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B14;
    sbit  SMOD4_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B15;

sfr unsigned int   volatile DMA_TCD30_ATTR       absolute 0x400093C6;
    sbit  DSIZE0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B0;
    sbit  DSIZE1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B1;
    sbit  DSIZE2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B2;
    sbit  DMOD0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B3;
    sbit  DMOD1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B4;
    sbit  DMOD2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B5;
    sbit  DMOD3_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B6;
    sbit  DMOD4_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B7;
    sbit  SSIZE0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B8;
    sbit  SSIZE1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B9;
    sbit  SSIZE2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B10;
    sbit  SMOD0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B11;
    sbit  SMOD1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B12;
    sbit  SMOD2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B13;
    sbit  SMOD3_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B14;
    sbit  SMOD4_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B15;

sfr unsigned int   volatile DMA_TCD31_ATTR       absolute 0x400093E6;
    sbit  DSIZE0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B0;
    sbit  DSIZE1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B1;
    sbit  DSIZE2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B2;
    sbit  DMOD0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B3;
    sbit  DMOD1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B4;
    sbit  DMOD2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B5;
    sbit  DMOD3_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B6;
    sbit  DMOD4_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B7;
    sbit  SSIZE0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B8;
    sbit  SSIZE1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B9;
    sbit  SSIZE2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B10;
    sbit  SMOD0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B11;
    sbit  SMOD1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B12;
    sbit  SMOD2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B13;
    sbit  SMOD3_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B14;
    sbit  SMOD4_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B15;

sfr unsigned long   volatile DMA_TCD0_NBYTES_MLNO absolute 0x40009008;
    const register unsigned short int NBYTES0 = 0;
    sbit  NBYTES0_bit at DMA_TCD0_NBYTES_MLNO.B0;
    const register unsigned short int NBYTES1 = 1;
    sbit  NBYTES1_bit at DMA_TCD0_NBYTES_MLNO.B1;
    const register unsigned short int NBYTES2 = 2;
    sbit  NBYTES2_bit at DMA_TCD0_NBYTES_MLNO.B2;
    const register unsigned short int NBYTES3 = 3;
    sbit  NBYTES3_bit at DMA_TCD0_NBYTES_MLNO.B3;
    const register unsigned short int NBYTES4 = 4;
    sbit  NBYTES4_bit at DMA_TCD0_NBYTES_MLNO.B4;
    const register unsigned short int NBYTES5 = 5;
    sbit  NBYTES5_bit at DMA_TCD0_NBYTES_MLNO.B5;
    const register unsigned short int NBYTES6 = 6;
    sbit  NBYTES6_bit at DMA_TCD0_NBYTES_MLNO.B6;
    const register unsigned short int NBYTES7 = 7;
    sbit  NBYTES7_bit at DMA_TCD0_NBYTES_MLNO.B7;
    const register unsigned short int NBYTES8 = 8;
    sbit  NBYTES8_bit at DMA_TCD0_NBYTES_MLNO.B8;
    const register unsigned short int NBYTES9 = 9;
    sbit  NBYTES9_bit at DMA_TCD0_NBYTES_MLNO.B9;
    const register unsigned short int NBYTES10 = 10;
    sbit  NBYTES10_bit at DMA_TCD0_NBYTES_MLNO.B10;
    const register unsigned short int NBYTES11 = 11;
    sbit  NBYTES11_bit at DMA_TCD0_NBYTES_MLNO.B11;
    const register unsigned short int NBYTES12 = 12;
    sbit  NBYTES12_bit at DMA_TCD0_NBYTES_MLNO.B12;
    const register unsigned short int NBYTES13 = 13;
    sbit  NBYTES13_bit at DMA_TCD0_NBYTES_MLNO.B13;
    const register unsigned short int NBYTES14 = 14;
    sbit  NBYTES14_bit at DMA_TCD0_NBYTES_MLNO.B14;
    const register unsigned short int NBYTES15 = 15;
    sbit  NBYTES15_bit at DMA_TCD0_NBYTES_MLNO.B15;
    const register unsigned short int NBYTES16 = 16;
    sbit  NBYTES16_bit at DMA_TCD0_NBYTES_MLNO.B16;
    const register unsigned short int NBYTES17 = 17;
    sbit  NBYTES17_bit at DMA_TCD0_NBYTES_MLNO.B17;
    const register unsigned short int NBYTES18 = 18;
    sbit  NBYTES18_bit at DMA_TCD0_NBYTES_MLNO.B18;
    const register unsigned short int NBYTES19 = 19;
    sbit  NBYTES19_bit at DMA_TCD0_NBYTES_MLNO.B19;
    const register unsigned short int NBYTES20 = 20;
    sbit  NBYTES20_bit at DMA_TCD0_NBYTES_MLNO.B20;
    const register unsigned short int NBYTES21 = 21;
    sbit  NBYTES21_bit at DMA_TCD0_NBYTES_MLNO.B21;
    const register unsigned short int NBYTES22 = 22;
    sbit  NBYTES22_bit at DMA_TCD0_NBYTES_MLNO.B22;
    const register unsigned short int NBYTES23 = 23;
    sbit  NBYTES23_bit at DMA_TCD0_NBYTES_MLNO.B23;
    const register unsigned short int NBYTES24 = 24;
    sbit  NBYTES24_bit at DMA_TCD0_NBYTES_MLNO.B24;
    const register unsigned short int NBYTES25 = 25;
    sbit  NBYTES25_bit at DMA_TCD0_NBYTES_MLNO.B25;
    const register unsigned short int NBYTES26 = 26;
    sbit  NBYTES26_bit at DMA_TCD0_NBYTES_MLNO.B26;
    const register unsigned short int NBYTES27 = 27;
    sbit  NBYTES27_bit at DMA_TCD0_NBYTES_MLNO.B27;
    const register unsigned short int NBYTES28 = 28;
    sbit  NBYTES28_bit at DMA_TCD0_NBYTES_MLNO.B28;
    const register unsigned short int NBYTES29 = 29;
    sbit  NBYTES29_bit at DMA_TCD0_NBYTES_MLNO.B29;
    const register unsigned short int NBYTES30 = 30;
    sbit  NBYTES30_bit at DMA_TCD0_NBYTES_MLNO.B30;
    const register unsigned short int NBYTES31 = 31;
    sbit  NBYTES31_bit at DMA_TCD0_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD1_NBYTES_MLNO absolute 0x40009028;
    sbit  NBYTES0_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD2_NBYTES_MLNO absolute 0x40009048;
    sbit  NBYTES0_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD3_NBYTES_MLNO absolute 0x40009068;
    sbit  NBYTES0_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD4_NBYTES_MLNO absolute 0x40009088;
    sbit  NBYTES0_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD5_NBYTES_MLNO absolute 0x400090A8;
    sbit  NBYTES0_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD6_NBYTES_MLNO absolute 0x400090C8;
    sbit  NBYTES0_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD7_NBYTES_MLNO absolute 0x400090E8;
    sbit  NBYTES0_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD8_NBYTES_MLNO absolute 0x40009108;
    sbit  NBYTES0_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD9_NBYTES_MLNO absolute 0x40009128;
    sbit  NBYTES0_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD10_NBYTES_MLNO absolute 0x40009148;
    sbit  NBYTES0_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD11_NBYTES_MLNO absolute 0x40009168;
    sbit  NBYTES0_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD12_NBYTES_MLNO absolute 0x40009188;
    sbit  NBYTES0_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD13_NBYTES_MLNO absolute 0x400091A8;
    sbit  NBYTES0_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD14_NBYTES_MLNO absolute 0x400091C8;
    sbit  NBYTES0_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD15_NBYTES_MLNO absolute 0x400091E8;
    sbit  NBYTES0_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD16_NBYTES_MLNO absolute 0x40009208;
    sbit  NBYTES0_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD17_NBYTES_MLNO absolute 0x40009228;
    sbit  NBYTES0_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD18_NBYTES_MLNO absolute 0x40009248;
    sbit  NBYTES0_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD19_NBYTES_MLNO absolute 0x40009268;
    sbit  NBYTES0_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD20_NBYTES_MLNO absolute 0x40009288;
    sbit  NBYTES0_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD21_NBYTES_MLNO absolute 0x400092A8;
    sbit  NBYTES0_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD22_NBYTES_MLNO absolute 0x400092C8;
    sbit  NBYTES0_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD23_NBYTES_MLNO absolute 0x400092E8;
    sbit  NBYTES0_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD24_NBYTES_MLNO absolute 0x40009308;
    sbit  NBYTES0_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD25_NBYTES_MLNO absolute 0x40009328;
    sbit  NBYTES0_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD26_NBYTES_MLNO absolute 0x40009348;
    sbit  NBYTES0_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD27_NBYTES_MLNO absolute 0x40009368;
    sbit  NBYTES0_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD28_NBYTES_MLNO absolute 0x40009388;
    sbit  NBYTES0_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD29_NBYTES_MLNO absolute 0x400093A8;
    sbit  NBYTES0_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD30_NBYTES_MLNO absolute 0x400093C8;
    sbit  NBYTES0_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD31_NBYTES_MLNO absolute 0x400093E8;
    sbit  NBYTES0_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD0_NBYTES_MLOFFNO absolute 0x40009008;
    sbit  NBYTES0_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B29;
    const register unsigned short int DMLOE = 30;
    sbit  DMLOE_bit at DMA_TCD0_NBYTES_MLOFFNO.B30;
    const register unsigned short int SMLOE = 31;
    sbit  SMLOE_bit at DMA_TCD0_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD1_NBYTES_MLOFFNO absolute 0x40009028;
    sbit  NBYTES0_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD2_NBYTES_MLOFFNO absolute 0x40009048;
    sbit  NBYTES0_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD3_NBYTES_MLOFFNO absolute 0x40009068;
    sbit  NBYTES0_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD4_NBYTES_MLOFFNO absolute 0x40009088;
    sbit  NBYTES0_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD5_NBYTES_MLOFFNO absolute 0x400090A8;
    sbit  NBYTES0_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD6_NBYTES_MLOFFNO absolute 0x400090C8;
    sbit  NBYTES0_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD7_NBYTES_MLOFFNO absolute 0x400090E8;
    sbit  NBYTES0_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD8_NBYTES_MLOFFNO absolute 0x40009108;
    sbit  NBYTES0_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD9_NBYTES_MLOFFNO absolute 0x40009128;
    sbit  NBYTES0_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD10_NBYTES_MLOFFNO absolute 0x40009148;
    sbit  NBYTES0_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD11_NBYTES_MLOFFNO absolute 0x40009168;
    sbit  NBYTES0_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD12_NBYTES_MLOFFNO absolute 0x40009188;
    sbit  NBYTES0_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD13_NBYTES_MLOFFNO absolute 0x400091A8;
    sbit  NBYTES0_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD14_NBYTES_MLOFFNO absolute 0x400091C8;
    sbit  NBYTES0_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD15_NBYTES_MLOFFNO absolute 0x400091E8;
    sbit  NBYTES0_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD16_NBYTES_MLOFFNO absolute 0x40009208;
    sbit  NBYTES0_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD17_NBYTES_MLOFFNO absolute 0x40009228;
    sbit  NBYTES0_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD18_NBYTES_MLOFFNO absolute 0x40009248;
    sbit  NBYTES0_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD19_NBYTES_MLOFFNO absolute 0x40009268;
    sbit  NBYTES0_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD20_NBYTES_MLOFFNO absolute 0x40009288;
    sbit  NBYTES0_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD21_NBYTES_MLOFFNO absolute 0x400092A8;
    sbit  NBYTES0_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD22_NBYTES_MLOFFNO absolute 0x400092C8;
    sbit  NBYTES0_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD23_NBYTES_MLOFFNO absolute 0x400092E8;
    sbit  NBYTES0_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD24_NBYTES_MLOFFNO absolute 0x40009308;
    sbit  NBYTES0_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD25_NBYTES_MLOFFNO absolute 0x40009328;
    sbit  NBYTES0_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD26_NBYTES_MLOFFNO absolute 0x40009348;
    sbit  NBYTES0_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD27_NBYTES_MLOFFNO absolute 0x40009368;
    sbit  NBYTES0_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD28_NBYTES_MLOFFNO absolute 0x40009388;
    sbit  NBYTES0_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD29_NBYTES_MLOFFNO absolute 0x400093A8;
    sbit  NBYTES0_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD30_NBYTES_MLOFFNO absolute 0x400093C8;
    sbit  NBYTES0_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD31_NBYTES_MLOFFNO absolute 0x400093E8;
    sbit  NBYTES0_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD0_NBYTES_MLOFFYES absolute 0x40009008;
    sbit  NBYTES0_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B9;
    const register unsigned short int MLOFF0 = 10;
    sbit  MLOFF0_bit at DMA_TCD0_NBYTES_MLOFFYES.B10;
    const register unsigned short int MLOFF1 = 11;
    sbit  MLOFF1_bit at DMA_TCD0_NBYTES_MLOFFYES.B11;
    const register unsigned short int MLOFF2 = 12;
    sbit  MLOFF2_bit at DMA_TCD0_NBYTES_MLOFFYES.B12;
    const register unsigned short int MLOFF3 = 13;
    sbit  MLOFF3_bit at DMA_TCD0_NBYTES_MLOFFYES.B13;
    const register unsigned short int MLOFF4 = 14;
    sbit  MLOFF4_bit at DMA_TCD0_NBYTES_MLOFFYES.B14;
    const register unsigned short int MLOFF5 = 15;
    sbit  MLOFF5_bit at DMA_TCD0_NBYTES_MLOFFYES.B15;
    const register unsigned short int MLOFF6 = 16;
    sbit  MLOFF6_bit at DMA_TCD0_NBYTES_MLOFFYES.B16;
    const register unsigned short int MLOFF7 = 17;
    sbit  MLOFF7_bit at DMA_TCD0_NBYTES_MLOFFYES.B17;
    const register unsigned short int MLOFF8 = 18;
    sbit  MLOFF8_bit at DMA_TCD0_NBYTES_MLOFFYES.B18;
    const register unsigned short int MLOFF9 = 19;
    sbit  MLOFF9_bit at DMA_TCD0_NBYTES_MLOFFYES.B19;
    const register unsigned short int MLOFF10 = 20;
    sbit  MLOFF10_bit at DMA_TCD0_NBYTES_MLOFFYES.B20;
    const register unsigned short int MLOFF11 = 21;
    sbit  MLOFF11_bit at DMA_TCD0_NBYTES_MLOFFYES.B21;
    const register unsigned short int MLOFF12 = 22;
    sbit  MLOFF12_bit at DMA_TCD0_NBYTES_MLOFFYES.B22;
    const register unsigned short int MLOFF13 = 23;
    sbit  MLOFF13_bit at DMA_TCD0_NBYTES_MLOFFYES.B23;
    const register unsigned short int MLOFF14 = 24;
    sbit  MLOFF14_bit at DMA_TCD0_NBYTES_MLOFFYES.B24;
    const register unsigned short int MLOFF15 = 25;
    sbit  MLOFF15_bit at DMA_TCD0_NBYTES_MLOFFYES.B25;
    const register unsigned short int MLOFF16 = 26;
    sbit  MLOFF16_bit at DMA_TCD0_NBYTES_MLOFFYES.B26;
    const register unsigned short int MLOFF17 = 27;
    sbit  MLOFF17_bit at DMA_TCD0_NBYTES_MLOFFYES.B27;
    const register unsigned short int MLOFF18 = 28;
    sbit  MLOFF18_bit at DMA_TCD0_NBYTES_MLOFFYES.B28;
    const register unsigned short int MLOFF19 = 29;
    sbit  MLOFF19_bit at DMA_TCD0_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD1_NBYTES_MLOFFYES absolute 0x40009028;
    sbit  NBYTES0_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD2_NBYTES_MLOFFYES absolute 0x40009048;
    sbit  NBYTES0_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD3_NBYTES_MLOFFYES absolute 0x40009068;
    sbit  NBYTES0_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD4_NBYTES_MLOFFYES absolute 0x40009088;
    sbit  NBYTES0_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD5_NBYTES_MLOFFYES absolute 0x400090A8;
    sbit  NBYTES0_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD6_NBYTES_MLOFFYES absolute 0x400090C8;
    sbit  NBYTES0_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD7_NBYTES_MLOFFYES absolute 0x400090E8;
    sbit  NBYTES0_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD8_NBYTES_MLOFFYES absolute 0x40009108;
    sbit  NBYTES0_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD9_NBYTES_MLOFFYES absolute 0x40009128;
    sbit  NBYTES0_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD10_NBYTES_MLOFFYES absolute 0x40009148;
    sbit  NBYTES0_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD11_NBYTES_MLOFFYES absolute 0x40009168;
    sbit  NBYTES0_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD12_NBYTES_MLOFFYES absolute 0x40009188;
    sbit  NBYTES0_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD13_NBYTES_MLOFFYES absolute 0x400091A8;
    sbit  NBYTES0_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD14_NBYTES_MLOFFYES absolute 0x400091C8;
    sbit  NBYTES0_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD15_NBYTES_MLOFFYES absolute 0x400091E8;
    sbit  NBYTES0_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD16_NBYTES_MLOFFYES absolute 0x40009208;
    sbit  NBYTES0_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD17_NBYTES_MLOFFYES absolute 0x40009228;
    sbit  NBYTES0_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD18_NBYTES_MLOFFYES absolute 0x40009248;
    sbit  NBYTES0_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD19_NBYTES_MLOFFYES absolute 0x40009268;
    sbit  NBYTES0_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD20_NBYTES_MLOFFYES absolute 0x40009288;
    sbit  NBYTES0_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD21_NBYTES_MLOFFYES absolute 0x400092A8;
    sbit  NBYTES0_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD22_NBYTES_MLOFFYES absolute 0x400092C8;
    sbit  NBYTES0_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD23_NBYTES_MLOFFYES absolute 0x400092E8;
    sbit  NBYTES0_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD24_NBYTES_MLOFFYES absolute 0x40009308;
    sbit  NBYTES0_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD25_NBYTES_MLOFFYES absolute 0x40009328;
    sbit  NBYTES0_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD26_NBYTES_MLOFFYES absolute 0x40009348;
    sbit  NBYTES0_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD27_NBYTES_MLOFFYES absolute 0x40009368;
    sbit  NBYTES0_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD28_NBYTES_MLOFFYES absolute 0x40009388;
    sbit  NBYTES0_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD29_NBYTES_MLOFFYES absolute 0x400093A8;
    sbit  NBYTES0_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD30_NBYTES_MLOFFYES absolute 0x400093C8;
    sbit  NBYTES0_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD31_NBYTES_MLOFFYES absolute 0x400093E8;
    sbit  NBYTES0_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD0_SLAST       absolute 0x4000900C;
    const register unsigned short int SLAST0 = 0;
    sbit  SLAST0_bit at DMA_TCD0_SLAST.B0;
    const register unsigned short int SLAST1 = 1;
    sbit  SLAST1_bit at DMA_TCD0_SLAST.B1;
    const register unsigned short int SLAST2 = 2;
    sbit  SLAST2_bit at DMA_TCD0_SLAST.B2;
    const register unsigned short int SLAST3 = 3;
    sbit  SLAST3_bit at DMA_TCD0_SLAST.B3;
    const register unsigned short int SLAST4 = 4;
    sbit  SLAST4_bit at DMA_TCD0_SLAST.B4;
    const register unsigned short int SLAST5 = 5;
    sbit  SLAST5_bit at DMA_TCD0_SLAST.B5;
    const register unsigned short int SLAST6 = 6;
    sbit  SLAST6_bit at DMA_TCD0_SLAST.B6;
    const register unsigned short int SLAST7 = 7;
    sbit  SLAST7_bit at DMA_TCD0_SLAST.B7;
    const register unsigned short int SLAST8 = 8;
    sbit  SLAST8_bit at DMA_TCD0_SLAST.B8;
    const register unsigned short int SLAST9 = 9;
    sbit  SLAST9_bit at DMA_TCD0_SLAST.B9;
    const register unsigned short int SLAST10 = 10;
    sbit  SLAST10_bit at DMA_TCD0_SLAST.B10;
    const register unsigned short int SLAST11 = 11;
    sbit  SLAST11_bit at DMA_TCD0_SLAST.B11;
    const register unsigned short int SLAST12 = 12;
    sbit  SLAST12_bit at DMA_TCD0_SLAST.B12;
    const register unsigned short int SLAST13 = 13;
    sbit  SLAST13_bit at DMA_TCD0_SLAST.B13;
    const register unsigned short int SLAST14 = 14;
    sbit  SLAST14_bit at DMA_TCD0_SLAST.B14;
    const register unsigned short int SLAST15 = 15;
    sbit  SLAST15_bit at DMA_TCD0_SLAST.B15;
    const register unsigned short int SLAST16 = 16;
    sbit  SLAST16_bit at DMA_TCD0_SLAST.B16;
    const register unsigned short int SLAST17 = 17;
    sbit  SLAST17_bit at DMA_TCD0_SLAST.B17;
    const register unsigned short int SLAST18 = 18;
    sbit  SLAST18_bit at DMA_TCD0_SLAST.B18;
    const register unsigned short int SLAST19 = 19;
    sbit  SLAST19_bit at DMA_TCD0_SLAST.B19;
    const register unsigned short int SLAST20 = 20;
    sbit  SLAST20_bit at DMA_TCD0_SLAST.B20;
    const register unsigned short int SLAST21 = 21;
    sbit  SLAST21_bit at DMA_TCD0_SLAST.B21;
    const register unsigned short int SLAST22 = 22;
    sbit  SLAST22_bit at DMA_TCD0_SLAST.B22;
    const register unsigned short int SLAST23 = 23;
    sbit  SLAST23_bit at DMA_TCD0_SLAST.B23;
    const register unsigned short int SLAST24 = 24;
    sbit  SLAST24_bit at DMA_TCD0_SLAST.B24;
    const register unsigned short int SLAST25 = 25;
    sbit  SLAST25_bit at DMA_TCD0_SLAST.B25;
    const register unsigned short int SLAST26 = 26;
    sbit  SLAST26_bit at DMA_TCD0_SLAST.B26;
    const register unsigned short int SLAST27 = 27;
    sbit  SLAST27_bit at DMA_TCD0_SLAST.B27;
    const register unsigned short int SLAST28 = 28;
    sbit  SLAST28_bit at DMA_TCD0_SLAST.B28;
    const register unsigned short int SLAST29 = 29;
    sbit  SLAST29_bit at DMA_TCD0_SLAST.B29;
    const register unsigned short int SLAST30 = 30;
    sbit  SLAST30_bit at DMA_TCD0_SLAST.B30;
    const register unsigned short int SLAST31 = 31;
    sbit  SLAST31_bit at DMA_TCD0_SLAST.B31;

sfr unsigned long   volatile DMA_TCD1_SLAST       absolute 0x4000902C;
    sbit  SLAST0_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B0;
    sbit  SLAST1_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B1;
    sbit  SLAST2_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B2;
    sbit  SLAST3_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B3;
    sbit  SLAST4_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B4;
    sbit  SLAST5_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B5;
    sbit  SLAST6_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B6;
    sbit  SLAST7_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B7;
    sbit  SLAST8_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B8;
    sbit  SLAST9_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B9;
    sbit  SLAST10_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B10;
    sbit  SLAST11_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B11;
    sbit  SLAST12_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B12;
    sbit  SLAST13_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B13;
    sbit  SLAST14_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B14;
    sbit  SLAST15_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B15;
    sbit  SLAST16_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B16;
    sbit  SLAST17_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B17;
    sbit  SLAST18_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B18;
    sbit  SLAST19_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B19;
    sbit  SLAST20_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B20;
    sbit  SLAST21_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B21;
    sbit  SLAST22_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B22;
    sbit  SLAST23_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B23;
    sbit  SLAST24_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B24;
    sbit  SLAST25_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B25;
    sbit  SLAST26_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B26;
    sbit  SLAST27_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B27;
    sbit  SLAST28_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B28;
    sbit  SLAST29_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B29;
    sbit  SLAST30_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B30;
    sbit  SLAST31_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B31;

sfr unsigned long   volatile DMA_TCD2_SLAST       absolute 0x4000904C;
    sbit  SLAST0_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B0;
    sbit  SLAST1_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B1;
    sbit  SLAST2_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B2;
    sbit  SLAST3_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B3;
    sbit  SLAST4_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B4;
    sbit  SLAST5_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B5;
    sbit  SLAST6_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B6;
    sbit  SLAST7_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B7;
    sbit  SLAST8_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B8;
    sbit  SLAST9_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B9;
    sbit  SLAST10_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B10;
    sbit  SLAST11_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B11;
    sbit  SLAST12_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B12;
    sbit  SLAST13_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B13;
    sbit  SLAST14_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B14;
    sbit  SLAST15_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B15;
    sbit  SLAST16_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B16;
    sbit  SLAST17_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B17;
    sbit  SLAST18_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B18;
    sbit  SLAST19_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B19;
    sbit  SLAST20_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B20;
    sbit  SLAST21_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B21;
    sbit  SLAST22_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B22;
    sbit  SLAST23_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B23;
    sbit  SLAST24_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B24;
    sbit  SLAST25_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B25;
    sbit  SLAST26_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B26;
    sbit  SLAST27_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B27;
    sbit  SLAST28_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B28;
    sbit  SLAST29_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B29;
    sbit  SLAST30_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B30;
    sbit  SLAST31_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B31;

sfr unsigned long   volatile DMA_TCD3_SLAST       absolute 0x4000906C;
    sbit  SLAST0_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B0;
    sbit  SLAST1_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B1;
    sbit  SLAST2_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B2;
    sbit  SLAST3_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B3;
    sbit  SLAST4_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B4;
    sbit  SLAST5_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B5;
    sbit  SLAST6_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B6;
    sbit  SLAST7_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B7;
    sbit  SLAST8_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B8;
    sbit  SLAST9_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B9;
    sbit  SLAST10_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B10;
    sbit  SLAST11_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B11;
    sbit  SLAST12_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B12;
    sbit  SLAST13_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B13;
    sbit  SLAST14_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B14;
    sbit  SLAST15_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B15;
    sbit  SLAST16_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B16;
    sbit  SLAST17_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B17;
    sbit  SLAST18_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B18;
    sbit  SLAST19_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B19;
    sbit  SLAST20_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B20;
    sbit  SLAST21_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B21;
    sbit  SLAST22_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B22;
    sbit  SLAST23_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B23;
    sbit  SLAST24_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B24;
    sbit  SLAST25_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B25;
    sbit  SLAST26_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B26;
    sbit  SLAST27_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B27;
    sbit  SLAST28_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B28;
    sbit  SLAST29_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B29;
    sbit  SLAST30_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B30;
    sbit  SLAST31_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B31;

sfr unsigned long   volatile DMA_TCD4_SLAST       absolute 0x4000908C;
    sbit  SLAST0_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B0;
    sbit  SLAST1_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B1;
    sbit  SLAST2_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B2;
    sbit  SLAST3_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B3;
    sbit  SLAST4_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B4;
    sbit  SLAST5_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B5;
    sbit  SLAST6_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B6;
    sbit  SLAST7_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B7;
    sbit  SLAST8_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B8;
    sbit  SLAST9_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B9;
    sbit  SLAST10_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B10;
    sbit  SLAST11_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B11;
    sbit  SLAST12_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B12;
    sbit  SLAST13_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B13;
    sbit  SLAST14_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B14;
    sbit  SLAST15_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B15;
    sbit  SLAST16_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B16;
    sbit  SLAST17_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B17;
    sbit  SLAST18_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B18;
    sbit  SLAST19_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B19;
    sbit  SLAST20_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B20;
    sbit  SLAST21_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B21;
    sbit  SLAST22_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B22;
    sbit  SLAST23_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B23;
    sbit  SLAST24_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B24;
    sbit  SLAST25_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B25;
    sbit  SLAST26_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B26;
    sbit  SLAST27_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B27;
    sbit  SLAST28_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B28;
    sbit  SLAST29_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B29;
    sbit  SLAST30_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B30;
    sbit  SLAST31_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B31;

sfr unsigned long   volatile DMA_TCD5_SLAST       absolute 0x400090AC;
    sbit  SLAST0_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B0;
    sbit  SLAST1_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B1;
    sbit  SLAST2_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B2;
    sbit  SLAST3_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B3;
    sbit  SLAST4_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B4;
    sbit  SLAST5_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B5;
    sbit  SLAST6_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B6;
    sbit  SLAST7_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B7;
    sbit  SLAST8_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B8;
    sbit  SLAST9_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B9;
    sbit  SLAST10_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B10;
    sbit  SLAST11_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B11;
    sbit  SLAST12_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B12;
    sbit  SLAST13_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B13;
    sbit  SLAST14_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B14;
    sbit  SLAST15_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B15;
    sbit  SLAST16_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B16;
    sbit  SLAST17_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B17;
    sbit  SLAST18_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B18;
    sbit  SLAST19_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B19;
    sbit  SLAST20_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B20;
    sbit  SLAST21_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B21;
    sbit  SLAST22_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B22;
    sbit  SLAST23_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B23;
    sbit  SLAST24_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B24;
    sbit  SLAST25_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B25;
    sbit  SLAST26_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B26;
    sbit  SLAST27_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B27;
    sbit  SLAST28_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B28;
    sbit  SLAST29_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B29;
    sbit  SLAST30_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B30;
    sbit  SLAST31_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B31;

sfr unsigned long   volatile DMA_TCD6_SLAST       absolute 0x400090CC;
    sbit  SLAST0_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B0;
    sbit  SLAST1_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B1;
    sbit  SLAST2_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B2;
    sbit  SLAST3_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B3;
    sbit  SLAST4_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B4;
    sbit  SLAST5_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B5;
    sbit  SLAST6_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B6;
    sbit  SLAST7_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B7;
    sbit  SLAST8_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B8;
    sbit  SLAST9_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B9;
    sbit  SLAST10_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B10;
    sbit  SLAST11_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B11;
    sbit  SLAST12_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B12;
    sbit  SLAST13_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B13;
    sbit  SLAST14_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B14;
    sbit  SLAST15_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B15;
    sbit  SLAST16_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B16;
    sbit  SLAST17_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B17;
    sbit  SLAST18_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B18;
    sbit  SLAST19_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B19;
    sbit  SLAST20_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B20;
    sbit  SLAST21_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B21;
    sbit  SLAST22_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B22;
    sbit  SLAST23_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B23;
    sbit  SLAST24_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B24;
    sbit  SLAST25_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B25;
    sbit  SLAST26_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B26;
    sbit  SLAST27_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B27;
    sbit  SLAST28_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B28;
    sbit  SLAST29_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B29;
    sbit  SLAST30_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B30;
    sbit  SLAST31_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B31;

sfr unsigned long   volatile DMA_TCD7_SLAST       absolute 0x400090EC;
    sbit  SLAST0_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B0;
    sbit  SLAST1_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B1;
    sbit  SLAST2_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B2;
    sbit  SLAST3_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B3;
    sbit  SLAST4_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B4;
    sbit  SLAST5_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B5;
    sbit  SLAST6_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B6;
    sbit  SLAST7_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B7;
    sbit  SLAST8_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B8;
    sbit  SLAST9_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B9;
    sbit  SLAST10_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B10;
    sbit  SLAST11_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B11;
    sbit  SLAST12_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B12;
    sbit  SLAST13_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B13;
    sbit  SLAST14_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B14;
    sbit  SLAST15_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B15;
    sbit  SLAST16_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B16;
    sbit  SLAST17_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B17;
    sbit  SLAST18_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B18;
    sbit  SLAST19_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B19;
    sbit  SLAST20_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B20;
    sbit  SLAST21_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B21;
    sbit  SLAST22_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B22;
    sbit  SLAST23_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B23;
    sbit  SLAST24_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B24;
    sbit  SLAST25_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B25;
    sbit  SLAST26_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B26;
    sbit  SLAST27_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B27;
    sbit  SLAST28_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B28;
    sbit  SLAST29_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B29;
    sbit  SLAST30_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B30;
    sbit  SLAST31_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B31;

sfr unsigned long   volatile DMA_TCD8_SLAST       absolute 0x4000910C;
    sbit  SLAST0_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B0;
    sbit  SLAST1_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B1;
    sbit  SLAST2_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B2;
    sbit  SLAST3_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B3;
    sbit  SLAST4_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B4;
    sbit  SLAST5_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B5;
    sbit  SLAST6_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B6;
    sbit  SLAST7_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B7;
    sbit  SLAST8_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B8;
    sbit  SLAST9_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B9;
    sbit  SLAST10_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B10;
    sbit  SLAST11_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B11;
    sbit  SLAST12_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B12;
    sbit  SLAST13_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B13;
    sbit  SLAST14_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B14;
    sbit  SLAST15_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B15;
    sbit  SLAST16_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B16;
    sbit  SLAST17_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B17;
    sbit  SLAST18_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B18;
    sbit  SLAST19_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B19;
    sbit  SLAST20_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B20;
    sbit  SLAST21_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B21;
    sbit  SLAST22_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B22;
    sbit  SLAST23_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B23;
    sbit  SLAST24_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B24;
    sbit  SLAST25_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B25;
    sbit  SLAST26_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B26;
    sbit  SLAST27_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B27;
    sbit  SLAST28_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B28;
    sbit  SLAST29_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B29;
    sbit  SLAST30_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B30;
    sbit  SLAST31_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B31;

sfr unsigned long   volatile DMA_TCD9_SLAST       absolute 0x4000912C;
    sbit  SLAST0_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B0;
    sbit  SLAST1_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B1;
    sbit  SLAST2_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B2;
    sbit  SLAST3_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B3;
    sbit  SLAST4_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B4;
    sbit  SLAST5_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B5;
    sbit  SLAST6_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B6;
    sbit  SLAST7_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B7;
    sbit  SLAST8_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B8;
    sbit  SLAST9_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B9;
    sbit  SLAST10_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B10;
    sbit  SLAST11_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B11;
    sbit  SLAST12_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B12;
    sbit  SLAST13_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B13;
    sbit  SLAST14_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B14;
    sbit  SLAST15_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B15;
    sbit  SLAST16_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B16;
    sbit  SLAST17_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B17;
    sbit  SLAST18_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B18;
    sbit  SLAST19_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B19;
    sbit  SLAST20_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B20;
    sbit  SLAST21_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B21;
    sbit  SLAST22_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B22;
    sbit  SLAST23_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B23;
    sbit  SLAST24_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B24;
    sbit  SLAST25_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B25;
    sbit  SLAST26_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B26;
    sbit  SLAST27_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B27;
    sbit  SLAST28_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B28;
    sbit  SLAST29_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B29;
    sbit  SLAST30_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B30;
    sbit  SLAST31_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B31;

sfr unsigned long   volatile DMA_TCD10_SLAST      absolute 0x4000914C;
    sbit  SLAST0_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B0;
    sbit  SLAST1_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B1;
    sbit  SLAST2_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B2;
    sbit  SLAST3_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B3;
    sbit  SLAST4_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B4;
    sbit  SLAST5_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B5;
    sbit  SLAST6_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B6;
    sbit  SLAST7_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B7;
    sbit  SLAST8_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B8;
    sbit  SLAST9_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B9;
    sbit  SLAST10_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B10;
    sbit  SLAST11_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B11;
    sbit  SLAST12_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B12;
    sbit  SLAST13_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B13;
    sbit  SLAST14_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B14;
    sbit  SLAST15_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B15;
    sbit  SLAST16_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B16;
    sbit  SLAST17_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B17;
    sbit  SLAST18_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B18;
    sbit  SLAST19_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B19;
    sbit  SLAST20_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B20;
    sbit  SLAST21_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B21;
    sbit  SLAST22_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B22;
    sbit  SLAST23_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B23;
    sbit  SLAST24_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B24;
    sbit  SLAST25_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B25;
    sbit  SLAST26_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B26;
    sbit  SLAST27_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B27;
    sbit  SLAST28_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B28;
    sbit  SLAST29_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B29;
    sbit  SLAST30_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B30;
    sbit  SLAST31_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B31;

sfr unsigned long   volatile DMA_TCD11_SLAST      absolute 0x4000916C;
    sbit  SLAST0_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B0;
    sbit  SLAST1_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B1;
    sbit  SLAST2_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B2;
    sbit  SLAST3_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B3;
    sbit  SLAST4_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B4;
    sbit  SLAST5_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B5;
    sbit  SLAST6_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B6;
    sbit  SLAST7_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B7;
    sbit  SLAST8_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B8;
    sbit  SLAST9_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B9;
    sbit  SLAST10_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B10;
    sbit  SLAST11_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B11;
    sbit  SLAST12_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B12;
    sbit  SLAST13_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B13;
    sbit  SLAST14_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B14;
    sbit  SLAST15_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B15;
    sbit  SLAST16_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B16;
    sbit  SLAST17_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B17;
    sbit  SLAST18_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B18;
    sbit  SLAST19_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B19;
    sbit  SLAST20_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B20;
    sbit  SLAST21_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B21;
    sbit  SLAST22_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B22;
    sbit  SLAST23_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B23;
    sbit  SLAST24_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B24;
    sbit  SLAST25_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B25;
    sbit  SLAST26_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B26;
    sbit  SLAST27_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B27;
    sbit  SLAST28_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B28;
    sbit  SLAST29_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B29;
    sbit  SLAST30_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B30;
    sbit  SLAST31_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B31;

sfr unsigned long   volatile DMA_TCD12_SLAST      absolute 0x4000918C;
    sbit  SLAST0_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B0;
    sbit  SLAST1_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B1;
    sbit  SLAST2_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B2;
    sbit  SLAST3_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B3;
    sbit  SLAST4_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B4;
    sbit  SLAST5_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B5;
    sbit  SLAST6_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B6;
    sbit  SLAST7_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B7;
    sbit  SLAST8_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B8;
    sbit  SLAST9_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B9;
    sbit  SLAST10_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B10;
    sbit  SLAST11_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B11;
    sbit  SLAST12_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B12;
    sbit  SLAST13_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B13;
    sbit  SLAST14_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B14;
    sbit  SLAST15_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B15;
    sbit  SLAST16_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B16;
    sbit  SLAST17_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B17;
    sbit  SLAST18_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B18;
    sbit  SLAST19_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B19;
    sbit  SLAST20_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B20;
    sbit  SLAST21_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B21;
    sbit  SLAST22_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B22;
    sbit  SLAST23_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B23;
    sbit  SLAST24_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B24;
    sbit  SLAST25_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B25;
    sbit  SLAST26_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B26;
    sbit  SLAST27_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B27;
    sbit  SLAST28_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B28;
    sbit  SLAST29_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B29;
    sbit  SLAST30_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B30;
    sbit  SLAST31_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B31;

sfr unsigned long   volatile DMA_TCD13_SLAST      absolute 0x400091AC;
    sbit  SLAST0_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B0;
    sbit  SLAST1_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B1;
    sbit  SLAST2_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B2;
    sbit  SLAST3_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B3;
    sbit  SLAST4_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B4;
    sbit  SLAST5_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B5;
    sbit  SLAST6_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B6;
    sbit  SLAST7_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B7;
    sbit  SLAST8_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B8;
    sbit  SLAST9_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B9;
    sbit  SLAST10_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B10;
    sbit  SLAST11_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B11;
    sbit  SLAST12_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B12;
    sbit  SLAST13_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B13;
    sbit  SLAST14_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B14;
    sbit  SLAST15_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B15;
    sbit  SLAST16_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B16;
    sbit  SLAST17_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B17;
    sbit  SLAST18_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B18;
    sbit  SLAST19_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B19;
    sbit  SLAST20_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B20;
    sbit  SLAST21_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B21;
    sbit  SLAST22_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B22;
    sbit  SLAST23_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B23;
    sbit  SLAST24_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B24;
    sbit  SLAST25_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B25;
    sbit  SLAST26_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B26;
    sbit  SLAST27_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B27;
    sbit  SLAST28_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B28;
    sbit  SLAST29_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B29;
    sbit  SLAST30_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B30;
    sbit  SLAST31_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B31;

sfr unsigned long   volatile DMA_TCD14_SLAST      absolute 0x400091CC;
    sbit  SLAST0_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B0;
    sbit  SLAST1_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B1;
    sbit  SLAST2_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B2;
    sbit  SLAST3_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B3;
    sbit  SLAST4_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B4;
    sbit  SLAST5_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B5;
    sbit  SLAST6_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B6;
    sbit  SLAST7_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B7;
    sbit  SLAST8_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B8;
    sbit  SLAST9_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B9;
    sbit  SLAST10_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B10;
    sbit  SLAST11_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B11;
    sbit  SLAST12_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B12;
    sbit  SLAST13_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B13;
    sbit  SLAST14_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B14;
    sbit  SLAST15_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B15;
    sbit  SLAST16_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B16;
    sbit  SLAST17_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B17;
    sbit  SLAST18_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B18;
    sbit  SLAST19_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B19;
    sbit  SLAST20_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B20;
    sbit  SLAST21_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B21;
    sbit  SLAST22_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B22;
    sbit  SLAST23_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B23;
    sbit  SLAST24_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B24;
    sbit  SLAST25_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B25;
    sbit  SLAST26_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B26;
    sbit  SLAST27_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B27;
    sbit  SLAST28_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B28;
    sbit  SLAST29_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B29;
    sbit  SLAST30_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B30;
    sbit  SLAST31_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B31;

sfr unsigned long   volatile DMA_TCD15_SLAST      absolute 0x400091EC;
    sbit  SLAST0_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B0;
    sbit  SLAST1_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B1;
    sbit  SLAST2_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B2;
    sbit  SLAST3_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B3;
    sbit  SLAST4_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B4;
    sbit  SLAST5_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B5;
    sbit  SLAST6_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B6;
    sbit  SLAST7_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B7;
    sbit  SLAST8_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B8;
    sbit  SLAST9_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B9;
    sbit  SLAST10_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B10;
    sbit  SLAST11_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B11;
    sbit  SLAST12_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B12;
    sbit  SLAST13_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B13;
    sbit  SLAST14_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B14;
    sbit  SLAST15_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B15;
    sbit  SLAST16_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B16;
    sbit  SLAST17_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B17;
    sbit  SLAST18_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B18;
    sbit  SLAST19_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B19;
    sbit  SLAST20_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B20;
    sbit  SLAST21_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B21;
    sbit  SLAST22_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B22;
    sbit  SLAST23_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B23;
    sbit  SLAST24_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B24;
    sbit  SLAST25_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B25;
    sbit  SLAST26_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B26;
    sbit  SLAST27_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B27;
    sbit  SLAST28_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B28;
    sbit  SLAST29_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B29;
    sbit  SLAST30_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B30;
    sbit  SLAST31_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B31;

sfr unsigned long   volatile DMA_TCD16_SLAST      absolute 0x4000920C;
    sbit  SLAST0_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B0;
    sbit  SLAST1_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B1;
    sbit  SLAST2_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B2;
    sbit  SLAST3_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B3;
    sbit  SLAST4_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B4;
    sbit  SLAST5_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B5;
    sbit  SLAST6_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B6;
    sbit  SLAST7_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B7;
    sbit  SLAST8_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B8;
    sbit  SLAST9_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B9;
    sbit  SLAST10_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B10;
    sbit  SLAST11_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B11;
    sbit  SLAST12_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B12;
    sbit  SLAST13_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B13;
    sbit  SLAST14_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B14;
    sbit  SLAST15_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B15;
    sbit  SLAST16_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B16;
    sbit  SLAST17_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B17;
    sbit  SLAST18_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B18;
    sbit  SLAST19_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B19;
    sbit  SLAST20_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B20;
    sbit  SLAST21_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B21;
    sbit  SLAST22_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B22;
    sbit  SLAST23_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B23;
    sbit  SLAST24_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B24;
    sbit  SLAST25_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B25;
    sbit  SLAST26_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B26;
    sbit  SLAST27_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B27;
    sbit  SLAST28_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B28;
    sbit  SLAST29_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B29;
    sbit  SLAST30_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B30;
    sbit  SLAST31_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B31;

sfr unsigned long   volatile DMA_TCD17_SLAST      absolute 0x4000922C;
    sbit  SLAST0_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B0;
    sbit  SLAST1_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B1;
    sbit  SLAST2_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B2;
    sbit  SLAST3_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B3;
    sbit  SLAST4_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B4;
    sbit  SLAST5_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B5;
    sbit  SLAST6_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B6;
    sbit  SLAST7_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B7;
    sbit  SLAST8_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B8;
    sbit  SLAST9_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B9;
    sbit  SLAST10_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B10;
    sbit  SLAST11_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B11;
    sbit  SLAST12_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B12;
    sbit  SLAST13_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B13;
    sbit  SLAST14_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B14;
    sbit  SLAST15_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B15;
    sbit  SLAST16_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B16;
    sbit  SLAST17_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B17;
    sbit  SLAST18_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B18;
    sbit  SLAST19_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B19;
    sbit  SLAST20_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B20;
    sbit  SLAST21_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B21;
    sbit  SLAST22_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B22;
    sbit  SLAST23_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B23;
    sbit  SLAST24_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B24;
    sbit  SLAST25_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B25;
    sbit  SLAST26_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B26;
    sbit  SLAST27_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B27;
    sbit  SLAST28_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B28;
    sbit  SLAST29_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B29;
    sbit  SLAST30_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B30;
    sbit  SLAST31_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B31;

sfr unsigned long   volatile DMA_TCD18_SLAST      absolute 0x4000924C;
    sbit  SLAST0_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B0;
    sbit  SLAST1_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B1;
    sbit  SLAST2_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B2;
    sbit  SLAST3_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B3;
    sbit  SLAST4_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B4;
    sbit  SLAST5_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B5;
    sbit  SLAST6_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B6;
    sbit  SLAST7_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B7;
    sbit  SLAST8_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B8;
    sbit  SLAST9_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B9;
    sbit  SLAST10_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B10;
    sbit  SLAST11_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B11;
    sbit  SLAST12_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B12;
    sbit  SLAST13_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B13;
    sbit  SLAST14_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B14;
    sbit  SLAST15_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B15;
    sbit  SLAST16_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B16;
    sbit  SLAST17_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B17;
    sbit  SLAST18_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B18;
    sbit  SLAST19_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B19;
    sbit  SLAST20_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B20;
    sbit  SLAST21_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B21;
    sbit  SLAST22_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B22;
    sbit  SLAST23_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B23;
    sbit  SLAST24_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B24;
    sbit  SLAST25_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B25;
    sbit  SLAST26_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B26;
    sbit  SLAST27_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B27;
    sbit  SLAST28_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B28;
    sbit  SLAST29_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B29;
    sbit  SLAST30_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B30;
    sbit  SLAST31_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B31;

sfr unsigned long   volatile DMA_TCD19_SLAST      absolute 0x4000926C;
    sbit  SLAST0_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B0;
    sbit  SLAST1_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B1;
    sbit  SLAST2_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B2;
    sbit  SLAST3_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B3;
    sbit  SLAST4_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B4;
    sbit  SLAST5_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B5;
    sbit  SLAST6_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B6;
    sbit  SLAST7_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B7;
    sbit  SLAST8_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B8;
    sbit  SLAST9_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B9;
    sbit  SLAST10_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B10;
    sbit  SLAST11_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B11;
    sbit  SLAST12_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B12;
    sbit  SLAST13_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B13;
    sbit  SLAST14_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B14;
    sbit  SLAST15_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B15;
    sbit  SLAST16_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B16;
    sbit  SLAST17_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B17;
    sbit  SLAST18_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B18;
    sbit  SLAST19_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B19;
    sbit  SLAST20_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B20;
    sbit  SLAST21_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B21;
    sbit  SLAST22_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B22;
    sbit  SLAST23_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B23;
    sbit  SLAST24_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B24;
    sbit  SLAST25_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B25;
    sbit  SLAST26_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B26;
    sbit  SLAST27_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B27;
    sbit  SLAST28_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B28;
    sbit  SLAST29_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B29;
    sbit  SLAST30_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B30;
    sbit  SLAST31_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B31;

sfr unsigned long   volatile DMA_TCD20_SLAST      absolute 0x4000928C;
    sbit  SLAST0_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B0;
    sbit  SLAST1_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B1;
    sbit  SLAST2_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B2;
    sbit  SLAST3_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B3;
    sbit  SLAST4_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B4;
    sbit  SLAST5_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B5;
    sbit  SLAST6_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B6;
    sbit  SLAST7_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B7;
    sbit  SLAST8_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B8;
    sbit  SLAST9_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B9;
    sbit  SLAST10_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B10;
    sbit  SLAST11_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B11;
    sbit  SLAST12_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B12;
    sbit  SLAST13_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B13;
    sbit  SLAST14_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B14;
    sbit  SLAST15_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B15;
    sbit  SLAST16_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B16;
    sbit  SLAST17_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B17;
    sbit  SLAST18_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B18;
    sbit  SLAST19_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B19;
    sbit  SLAST20_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B20;
    sbit  SLAST21_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B21;
    sbit  SLAST22_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B22;
    sbit  SLAST23_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B23;
    sbit  SLAST24_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B24;
    sbit  SLAST25_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B25;
    sbit  SLAST26_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B26;
    sbit  SLAST27_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B27;
    sbit  SLAST28_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B28;
    sbit  SLAST29_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B29;
    sbit  SLAST30_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B30;
    sbit  SLAST31_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B31;

sfr unsigned long   volatile DMA_TCD21_SLAST      absolute 0x400092AC;
    sbit  SLAST0_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B0;
    sbit  SLAST1_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B1;
    sbit  SLAST2_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B2;
    sbit  SLAST3_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B3;
    sbit  SLAST4_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B4;
    sbit  SLAST5_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B5;
    sbit  SLAST6_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B6;
    sbit  SLAST7_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B7;
    sbit  SLAST8_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B8;
    sbit  SLAST9_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B9;
    sbit  SLAST10_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B10;
    sbit  SLAST11_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B11;
    sbit  SLAST12_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B12;
    sbit  SLAST13_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B13;
    sbit  SLAST14_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B14;
    sbit  SLAST15_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B15;
    sbit  SLAST16_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B16;
    sbit  SLAST17_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B17;
    sbit  SLAST18_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B18;
    sbit  SLAST19_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B19;
    sbit  SLAST20_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B20;
    sbit  SLAST21_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B21;
    sbit  SLAST22_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B22;
    sbit  SLAST23_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B23;
    sbit  SLAST24_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B24;
    sbit  SLAST25_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B25;
    sbit  SLAST26_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B26;
    sbit  SLAST27_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B27;
    sbit  SLAST28_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B28;
    sbit  SLAST29_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B29;
    sbit  SLAST30_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B30;
    sbit  SLAST31_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B31;

sfr unsigned long   volatile DMA_TCD22_SLAST      absolute 0x400092CC;
    sbit  SLAST0_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B0;
    sbit  SLAST1_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B1;
    sbit  SLAST2_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B2;
    sbit  SLAST3_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B3;
    sbit  SLAST4_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B4;
    sbit  SLAST5_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B5;
    sbit  SLAST6_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B6;
    sbit  SLAST7_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B7;
    sbit  SLAST8_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B8;
    sbit  SLAST9_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B9;
    sbit  SLAST10_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B10;
    sbit  SLAST11_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B11;
    sbit  SLAST12_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B12;
    sbit  SLAST13_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B13;
    sbit  SLAST14_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B14;
    sbit  SLAST15_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B15;
    sbit  SLAST16_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B16;
    sbit  SLAST17_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B17;
    sbit  SLAST18_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B18;
    sbit  SLAST19_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B19;
    sbit  SLAST20_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B20;
    sbit  SLAST21_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B21;
    sbit  SLAST22_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B22;
    sbit  SLAST23_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B23;
    sbit  SLAST24_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B24;
    sbit  SLAST25_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B25;
    sbit  SLAST26_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B26;
    sbit  SLAST27_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B27;
    sbit  SLAST28_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B28;
    sbit  SLAST29_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B29;
    sbit  SLAST30_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B30;
    sbit  SLAST31_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B31;

sfr unsigned long   volatile DMA_TCD23_SLAST      absolute 0x400092EC;
    sbit  SLAST0_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B0;
    sbit  SLAST1_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B1;
    sbit  SLAST2_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B2;
    sbit  SLAST3_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B3;
    sbit  SLAST4_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B4;
    sbit  SLAST5_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B5;
    sbit  SLAST6_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B6;
    sbit  SLAST7_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B7;
    sbit  SLAST8_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B8;
    sbit  SLAST9_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B9;
    sbit  SLAST10_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B10;
    sbit  SLAST11_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B11;
    sbit  SLAST12_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B12;
    sbit  SLAST13_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B13;
    sbit  SLAST14_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B14;
    sbit  SLAST15_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B15;
    sbit  SLAST16_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B16;
    sbit  SLAST17_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B17;
    sbit  SLAST18_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B18;
    sbit  SLAST19_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B19;
    sbit  SLAST20_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B20;
    sbit  SLAST21_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B21;
    sbit  SLAST22_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B22;
    sbit  SLAST23_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B23;
    sbit  SLAST24_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B24;
    sbit  SLAST25_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B25;
    sbit  SLAST26_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B26;
    sbit  SLAST27_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B27;
    sbit  SLAST28_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B28;
    sbit  SLAST29_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B29;
    sbit  SLAST30_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B30;
    sbit  SLAST31_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B31;

sfr unsigned long   volatile DMA_TCD24_SLAST      absolute 0x4000930C;
    sbit  SLAST0_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B0;
    sbit  SLAST1_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B1;
    sbit  SLAST2_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B2;
    sbit  SLAST3_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B3;
    sbit  SLAST4_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B4;
    sbit  SLAST5_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B5;
    sbit  SLAST6_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B6;
    sbit  SLAST7_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B7;
    sbit  SLAST8_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B8;
    sbit  SLAST9_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B9;
    sbit  SLAST10_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B10;
    sbit  SLAST11_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B11;
    sbit  SLAST12_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B12;
    sbit  SLAST13_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B13;
    sbit  SLAST14_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B14;
    sbit  SLAST15_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B15;
    sbit  SLAST16_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B16;
    sbit  SLAST17_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B17;
    sbit  SLAST18_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B18;
    sbit  SLAST19_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B19;
    sbit  SLAST20_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B20;
    sbit  SLAST21_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B21;
    sbit  SLAST22_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B22;
    sbit  SLAST23_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B23;
    sbit  SLAST24_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B24;
    sbit  SLAST25_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B25;
    sbit  SLAST26_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B26;
    sbit  SLAST27_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B27;
    sbit  SLAST28_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B28;
    sbit  SLAST29_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B29;
    sbit  SLAST30_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B30;
    sbit  SLAST31_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B31;

sfr unsigned long   volatile DMA_TCD25_SLAST      absolute 0x4000932C;
    sbit  SLAST0_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B0;
    sbit  SLAST1_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B1;
    sbit  SLAST2_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B2;
    sbit  SLAST3_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B3;
    sbit  SLAST4_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B4;
    sbit  SLAST5_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B5;
    sbit  SLAST6_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B6;
    sbit  SLAST7_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B7;
    sbit  SLAST8_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B8;
    sbit  SLAST9_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B9;
    sbit  SLAST10_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B10;
    sbit  SLAST11_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B11;
    sbit  SLAST12_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B12;
    sbit  SLAST13_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B13;
    sbit  SLAST14_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B14;
    sbit  SLAST15_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B15;
    sbit  SLAST16_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B16;
    sbit  SLAST17_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B17;
    sbit  SLAST18_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B18;
    sbit  SLAST19_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B19;
    sbit  SLAST20_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B20;
    sbit  SLAST21_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B21;
    sbit  SLAST22_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B22;
    sbit  SLAST23_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B23;
    sbit  SLAST24_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B24;
    sbit  SLAST25_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B25;
    sbit  SLAST26_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B26;
    sbit  SLAST27_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B27;
    sbit  SLAST28_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B28;
    sbit  SLAST29_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B29;
    sbit  SLAST30_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B30;
    sbit  SLAST31_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B31;

sfr unsigned long   volatile DMA_TCD26_SLAST      absolute 0x4000934C;
    sbit  SLAST0_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B0;
    sbit  SLAST1_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B1;
    sbit  SLAST2_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B2;
    sbit  SLAST3_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B3;
    sbit  SLAST4_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B4;
    sbit  SLAST5_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B5;
    sbit  SLAST6_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B6;
    sbit  SLAST7_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B7;
    sbit  SLAST8_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B8;
    sbit  SLAST9_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B9;
    sbit  SLAST10_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B10;
    sbit  SLAST11_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B11;
    sbit  SLAST12_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B12;
    sbit  SLAST13_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B13;
    sbit  SLAST14_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B14;
    sbit  SLAST15_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B15;
    sbit  SLAST16_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B16;
    sbit  SLAST17_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B17;
    sbit  SLAST18_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B18;
    sbit  SLAST19_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B19;
    sbit  SLAST20_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B20;
    sbit  SLAST21_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B21;
    sbit  SLAST22_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B22;
    sbit  SLAST23_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B23;
    sbit  SLAST24_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B24;
    sbit  SLAST25_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B25;
    sbit  SLAST26_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B26;
    sbit  SLAST27_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B27;
    sbit  SLAST28_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B28;
    sbit  SLAST29_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B29;
    sbit  SLAST30_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B30;
    sbit  SLAST31_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B31;

sfr unsigned long   volatile DMA_TCD27_SLAST      absolute 0x4000936C;
    sbit  SLAST0_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B0;
    sbit  SLAST1_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B1;
    sbit  SLAST2_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B2;
    sbit  SLAST3_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B3;
    sbit  SLAST4_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B4;
    sbit  SLAST5_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B5;
    sbit  SLAST6_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B6;
    sbit  SLAST7_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B7;
    sbit  SLAST8_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B8;
    sbit  SLAST9_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B9;
    sbit  SLAST10_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B10;
    sbit  SLAST11_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B11;
    sbit  SLAST12_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B12;
    sbit  SLAST13_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B13;
    sbit  SLAST14_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B14;
    sbit  SLAST15_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B15;
    sbit  SLAST16_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B16;
    sbit  SLAST17_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B17;
    sbit  SLAST18_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B18;
    sbit  SLAST19_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B19;
    sbit  SLAST20_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B20;
    sbit  SLAST21_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B21;
    sbit  SLAST22_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B22;
    sbit  SLAST23_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B23;
    sbit  SLAST24_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B24;
    sbit  SLAST25_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B25;
    sbit  SLAST26_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B26;
    sbit  SLAST27_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B27;
    sbit  SLAST28_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B28;
    sbit  SLAST29_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B29;
    sbit  SLAST30_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B30;
    sbit  SLAST31_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B31;

sfr unsigned long   volatile DMA_TCD28_SLAST      absolute 0x4000938C;
    sbit  SLAST0_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B0;
    sbit  SLAST1_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B1;
    sbit  SLAST2_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B2;
    sbit  SLAST3_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B3;
    sbit  SLAST4_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B4;
    sbit  SLAST5_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B5;
    sbit  SLAST6_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B6;
    sbit  SLAST7_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B7;
    sbit  SLAST8_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B8;
    sbit  SLAST9_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B9;
    sbit  SLAST10_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B10;
    sbit  SLAST11_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B11;
    sbit  SLAST12_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B12;
    sbit  SLAST13_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B13;
    sbit  SLAST14_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B14;
    sbit  SLAST15_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B15;
    sbit  SLAST16_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B16;
    sbit  SLAST17_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B17;
    sbit  SLAST18_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B18;
    sbit  SLAST19_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B19;
    sbit  SLAST20_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B20;
    sbit  SLAST21_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B21;
    sbit  SLAST22_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B22;
    sbit  SLAST23_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B23;
    sbit  SLAST24_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B24;
    sbit  SLAST25_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B25;
    sbit  SLAST26_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B26;
    sbit  SLAST27_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B27;
    sbit  SLAST28_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B28;
    sbit  SLAST29_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B29;
    sbit  SLAST30_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B30;
    sbit  SLAST31_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B31;

sfr unsigned long   volatile DMA_TCD29_SLAST      absolute 0x400093AC;
    sbit  SLAST0_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B0;
    sbit  SLAST1_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B1;
    sbit  SLAST2_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B2;
    sbit  SLAST3_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B3;
    sbit  SLAST4_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B4;
    sbit  SLAST5_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B5;
    sbit  SLAST6_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B6;
    sbit  SLAST7_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B7;
    sbit  SLAST8_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B8;
    sbit  SLAST9_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B9;
    sbit  SLAST10_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B10;
    sbit  SLAST11_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B11;
    sbit  SLAST12_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B12;
    sbit  SLAST13_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B13;
    sbit  SLAST14_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B14;
    sbit  SLAST15_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B15;
    sbit  SLAST16_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B16;
    sbit  SLAST17_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B17;
    sbit  SLAST18_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B18;
    sbit  SLAST19_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B19;
    sbit  SLAST20_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B20;
    sbit  SLAST21_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B21;
    sbit  SLAST22_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B22;
    sbit  SLAST23_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B23;
    sbit  SLAST24_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B24;
    sbit  SLAST25_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B25;
    sbit  SLAST26_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B26;
    sbit  SLAST27_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B27;
    sbit  SLAST28_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B28;
    sbit  SLAST29_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B29;
    sbit  SLAST30_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B30;
    sbit  SLAST31_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B31;

sfr unsigned long   volatile DMA_TCD30_SLAST      absolute 0x400093CC;
    sbit  SLAST0_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B0;
    sbit  SLAST1_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B1;
    sbit  SLAST2_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B2;
    sbit  SLAST3_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B3;
    sbit  SLAST4_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B4;
    sbit  SLAST5_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B5;
    sbit  SLAST6_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B6;
    sbit  SLAST7_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B7;
    sbit  SLAST8_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B8;
    sbit  SLAST9_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B9;
    sbit  SLAST10_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B10;
    sbit  SLAST11_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B11;
    sbit  SLAST12_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B12;
    sbit  SLAST13_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B13;
    sbit  SLAST14_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B14;
    sbit  SLAST15_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B15;
    sbit  SLAST16_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B16;
    sbit  SLAST17_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B17;
    sbit  SLAST18_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B18;
    sbit  SLAST19_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B19;
    sbit  SLAST20_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B20;
    sbit  SLAST21_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B21;
    sbit  SLAST22_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B22;
    sbit  SLAST23_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B23;
    sbit  SLAST24_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B24;
    sbit  SLAST25_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B25;
    sbit  SLAST26_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B26;
    sbit  SLAST27_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B27;
    sbit  SLAST28_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B28;
    sbit  SLAST29_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B29;
    sbit  SLAST30_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B30;
    sbit  SLAST31_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B31;

sfr unsigned long   volatile DMA_TCD31_SLAST      absolute 0x400093EC;
    sbit  SLAST0_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B0;
    sbit  SLAST1_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B1;
    sbit  SLAST2_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B2;
    sbit  SLAST3_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B3;
    sbit  SLAST4_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B4;
    sbit  SLAST5_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B5;
    sbit  SLAST6_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B6;
    sbit  SLAST7_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B7;
    sbit  SLAST8_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B8;
    sbit  SLAST9_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B9;
    sbit  SLAST10_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B10;
    sbit  SLAST11_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B11;
    sbit  SLAST12_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B12;
    sbit  SLAST13_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B13;
    sbit  SLAST14_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B14;
    sbit  SLAST15_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B15;
    sbit  SLAST16_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B16;
    sbit  SLAST17_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B17;
    sbit  SLAST18_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B18;
    sbit  SLAST19_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B19;
    sbit  SLAST20_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B20;
    sbit  SLAST21_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B21;
    sbit  SLAST22_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B22;
    sbit  SLAST23_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B23;
    sbit  SLAST24_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B24;
    sbit  SLAST25_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B25;
    sbit  SLAST26_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B26;
    sbit  SLAST27_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B27;
    sbit  SLAST28_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B28;
    sbit  SLAST29_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B29;
    sbit  SLAST30_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B30;
    sbit  SLAST31_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B31;

sfr unsigned long   volatile DMA_TCD0_DADDR       absolute 0x40009010;
    const register unsigned short int DADDR0 = 0;
    sbit  DADDR0_bit at DMA_TCD0_DADDR.B0;
    const register unsigned short int DADDR1 = 1;
    sbit  DADDR1_bit at DMA_TCD0_DADDR.B1;
    const register unsigned short int DADDR2 = 2;
    sbit  DADDR2_bit at DMA_TCD0_DADDR.B2;
    const register unsigned short int DADDR3 = 3;
    sbit  DADDR3_bit at DMA_TCD0_DADDR.B3;
    const register unsigned short int DADDR4 = 4;
    sbit  DADDR4_bit at DMA_TCD0_DADDR.B4;
    const register unsigned short int DADDR5 = 5;
    sbit  DADDR5_bit at DMA_TCD0_DADDR.B5;
    const register unsigned short int DADDR6 = 6;
    sbit  DADDR6_bit at DMA_TCD0_DADDR.B6;
    const register unsigned short int DADDR7 = 7;
    sbit  DADDR7_bit at DMA_TCD0_DADDR.B7;
    const register unsigned short int DADDR8 = 8;
    sbit  DADDR8_bit at DMA_TCD0_DADDR.B8;
    const register unsigned short int DADDR9 = 9;
    sbit  DADDR9_bit at DMA_TCD0_DADDR.B9;
    const register unsigned short int DADDR10 = 10;
    sbit  DADDR10_bit at DMA_TCD0_DADDR.B10;
    const register unsigned short int DADDR11 = 11;
    sbit  DADDR11_bit at DMA_TCD0_DADDR.B11;
    const register unsigned short int DADDR12 = 12;
    sbit  DADDR12_bit at DMA_TCD0_DADDR.B12;
    const register unsigned short int DADDR13 = 13;
    sbit  DADDR13_bit at DMA_TCD0_DADDR.B13;
    const register unsigned short int DADDR14 = 14;
    sbit  DADDR14_bit at DMA_TCD0_DADDR.B14;
    const register unsigned short int DADDR15 = 15;
    sbit  DADDR15_bit at DMA_TCD0_DADDR.B15;
    const register unsigned short int DADDR16 = 16;
    sbit  DADDR16_bit at DMA_TCD0_DADDR.B16;
    const register unsigned short int DADDR17 = 17;
    sbit  DADDR17_bit at DMA_TCD0_DADDR.B17;
    const register unsigned short int DADDR18 = 18;
    sbit  DADDR18_bit at DMA_TCD0_DADDR.B18;
    const register unsigned short int DADDR19 = 19;
    sbit  DADDR19_bit at DMA_TCD0_DADDR.B19;
    const register unsigned short int DADDR20 = 20;
    sbit  DADDR20_bit at DMA_TCD0_DADDR.B20;
    const register unsigned short int DADDR21 = 21;
    sbit  DADDR21_bit at DMA_TCD0_DADDR.B21;
    const register unsigned short int DADDR22 = 22;
    sbit  DADDR22_bit at DMA_TCD0_DADDR.B22;
    const register unsigned short int DADDR23 = 23;
    sbit  DADDR23_bit at DMA_TCD0_DADDR.B23;
    const register unsigned short int DADDR24 = 24;
    sbit  DADDR24_bit at DMA_TCD0_DADDR.B24;
    const register unsigned short int DADDR25 = 25;
    sbit  DADDR25_bit at DMA_TCD0_DADDR.B25;
    const register unsigned short int DADDR26 = 26;
    sbit  DADDR26_bit at DMA_TCD0_DADDR.B26;
    const register unsigned short int DADDR27 = 27;
    sbit  DADDR27_bit at DMA_TCD0_DADDR.B27;
    const register unsigned short int DADDR28 = 28;
    sbit  DADDR28_bit at DMA_TCD0_DADDR.B28;
    const register unsigned short int DADDR29 = 29;
    sbit  DADDR29_bit at DMA_TCD0_DADDR.B29;
    const register unsigned short int DADDR30 = 30;
    sbit  DADDR30_bit at DMA_TCD0_DADDR.B30;
    const register unsigned short int DADDR31 = 31;
    sbit  DADDR31_bit at DMA_TCD0_DADDR.B31;

sfr unsigned long   volatile DMA_TCD1_DADDR       absolute 0x40009030;
    sbit  DADDR0_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B0;
    sbit  DADDR1_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B1;
    sbit  DADDR2_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B2;
    sbit  DADDR3_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B3;
    sbit  DADDR4_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B4;
    sbit  DADDR5_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B5;
    sbit  DADDR6_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B6;
    sbit  DADDR7_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B7;
    sbit  DADDR8_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B8;
    sbit  DADDR9_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B9;
    sbit  DADDR10_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B10;
    sbit  DADDR11_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B11;
    sbit  DADDR12_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B12;
    sbit  DADDR13_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B13;
    sbit  DADDR14_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B14;
    sbit  DADDR15_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B15;
    sbit  DADDR16_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B16;
    sbit  DADDR17_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B17;
    sbit  DADDR18_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B18;
    sbit  DADDR19_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B19;
    sbit  DADDR20_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B20;
    sbit  DADDR21_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B21;
    sbit  DADDR22_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B22;
    sbit  DADDR23_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B23;
    sbit  DADDR24_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B24;
    sbit  DADDR25_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B25;
    sbit  DADDR26_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B26;
    sbit  DADDR27_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B27;
    sbit  DADDR28_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B28;
    sbit  DADDR29_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B29;
    sbit  DADDR30_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B30;
    sbit  DADDR31_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B31;

sfr unsigned long   volatile DMA_TCD2_DADDR       absolute 0x40009050;
    sbit  DADDR0_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B0;
    sbit  DADDR1_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B1;
    sbit  DADDR2_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B2;
    sbit  DADDR3_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B3;
    sbit  DADDR4_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B4;
    sbit  DADDR5_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B5;
    sbit  DADDR6_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B6;
    sbit  DADDR7_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B7;
    sbit  DADDR8_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B8;
    sbit  DADDR9_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B9;
    sbit  DADDR10_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B10;
    sbit  DADDR11_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B11;
    sbit  DADDR12_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B12;
    sbit  DADDR13_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B13;
    sbit  DADDR14_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B14;
    sbit  DADDR15_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B15;
    sbit  DADDR16_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B16;
    sbit  DADDR17_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B17;
    sbit  DADDR18_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B18;
    sbit  DADDR19_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B19;
    sbit  DADDR20_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B20;
    sbit  DADDR21_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B21;
    sbit  DADDR22_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B22;
    sbit  DADDR23_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B23;
    sbit  DADDR24_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B24;
    sbit  DADDR25_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B25;
    sbit  DADDR26_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B26;
    sbit  DADDR27_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B27;
    sbit  DADDR28_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B28;
    sbit  DADDR29_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B29;
    sbit  DADDR30_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B30;
    sbit  DADDR31_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B31;

sfr unsigned long   volatile DMA_TCD3_DADDR       absolute 0x40009070;
    sbit  DADDR0_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B0;
    sbit  DADDR1_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B1;
    sbit  DADDR2_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B2;
    sbit  DADDR3_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B3;
    sbit  DADDR4_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B4;
    sbit  DADDR5_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B5;
    sbit  DADDR6_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B6;
    sbit  DADDR7_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B7;
    sbit  DADDR8_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B8;
    sbit  DADDR9_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B9;
    sbit  DADDR10_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B10;
    sbit  DADDR11_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B11;
    sbit  DADDR12_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B12;
    sbit  DADDR13_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B13;
    sbit  DADDR14_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B14;
    sbit  DADDR15_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B15;
    sbit  DADDR16_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B16;
    sbit  DADDR17_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B17;
    sbit  DADDR18_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B18;
    sbit  DADDR19_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B19;
    sbit  DADDR20_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B20;
    sbit  DADDR21_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B21;
    sbit  DADDR22_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B22;
    sbit  DADDR23_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B23;
    sbit  DADDR24_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B24;
    sbit  DADDR25_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B25;
    sbit  DADDR26_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B26;
    sbit  DADDR27_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B27;
    sbit  DADDR28_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B28;
    sbit  DADDR29_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B29;
    sbit  DADDR30_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B30;
    sbit  DADDR31_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B31;

sfr unsigned long   volatile DMA_TCD4_DADDR       absolute 0x40009090;
    sbit  DADDR0_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B0;
    sbit  DADDR1_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B1;
    sbit  DADDR2_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B2;
    sbit  DADDR3_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B3;
    sbit  DADDR4_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B4;
    sbit  DADDR5_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B5;
    sbit  DADDR6_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B6;
    sbit  DADDR7_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B7;
    sbit  DADDR8_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B8;
    sbit  DADDR9_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B9;
    sbit  DADDR10_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B10;
    sbit  DADDR11_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B11;
    sbit  DADDR12_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B12;
    sbit  DADDR13_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B13;
    sbit  DADDR14_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B14;
    sbit  DADDR15_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B15;
    sbit  DADDR16_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B16;
    sbit  DADDR17_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B17;
    sbit  DADDR18_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B18;
    sbit  DADDR19_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B19;
    sbit  DADDR20_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B20;
    sbit  DADDR21_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B21;
    sbit  DADDR22_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B22;
    sbit  DADDR23_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B23;
    sbit  DADDR24_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B24;
    sbit  DADDR25_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B25;
    sbit  DADDR26_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B26;
    sbit  DADDR27_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B27;
    sbit  DADDR28_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B28;
    sbit  DADDR29_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B29;
    sbit  DADDR30_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B30;
    sbit  DADDR31_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B31;

sfr unsigned long   volatile DMA_TCD5_DADDR       absolute 0x400090B0;
    sbit  DADDR0_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B0;
    sbit  DADDR1_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B1;
    sbit  DADDR2_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B2;
    sbit  DADDR3_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B3;
    sbit  DADDR4_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B4;
    sbit  DADDR5_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B5;
    sbit  DADDR6_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B6;
    sbit  DADDR7_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B7;
    sbit  DADDR8_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B8;
    sbit  DADDR9_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B9;
    sbit  DADDR10_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B10;
    sbit  DADDR11_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B11;
    sbit  DADDR12_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B12;
    sbit  DADDR13_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B13;
    sbit  DADDR14_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B14;
    sbit  DADDR15_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B15;
    sbit  DADDR16_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B16;
    sbit  DADDR17_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B17;
    sbit  DADDR18_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B18;
    sbit  DADDR19_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B19;
    sbit  DADDR20_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B20;
    sbit  DADDR21_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B21;
    sbit  DADDR22_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B22;
    sbit  DADDR23_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B23;
    sbit  DADDR24_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B24;
    sbit  DADDR25_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B25;
    sbit  DADDR26_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B26;
    sbit  DADDR27_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B27;
    sbit  DADDR28_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B28;
    sbit  DADDR29_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B29;
    sbit  DADDR30_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B30;
    sbit  DADDR31_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B31;

sfr unsigned long   volatile DMA_TCD6_DADDR       absolute 0x400090D0;
    sbit  DADDR0_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B0;
    sbit  DADDR1_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B1;
    sbit  DADDR2_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B2;
    sbit  DADDR3_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B3;
    sbit  DADDR4_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B4;
    sbit  DADDR5_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B5;
    sbit  DADDR6_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B6;
    sbit  DADDR7_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B7;
    sbit  DADDR8_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B8;
    sbit  DADDR9_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B9;
    sbit  DADDR10_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B10;
    sbit  DADDR11_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B11;
    sbit  DADDR12_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B12;
    sbit  DADDR13_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B13;
    sbit  DADDR14_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B14;
    sbit  DADDR15_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B15;
    sbit  DADDR16_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B16;
    sbit  DADDR17_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B17;
    sbit  DADDR18_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B18;
    sbit  DADDR19_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B19;
    sbit  DADDR20_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B20;
    sbit  DADDR21_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B21;
    sbit  DADDR22_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B22;
    sbit  DADDR23_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B23;
    sbit  DADDR24_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B24;
    sbit  DADDR25_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B25;
    sbit  DADDR26_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B26;
    sbit  DADDR27_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B27;
    sbit  DADDR28_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B28;
    sbit  DADDR29_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B29;
    sbit  DADDR30_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B30;
    sbit  DADDR31_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B31;

sfr unsigned long   volatile DMA_TCD7_DADDR       absolute 0x400090F0;
    sbit  DADDR0_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B0;
    sbit  DADDR1_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B1;
    sbit  DADDR2_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B2;
    sbit  DADDR3_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B3;
    sbit  DADDR4_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B4;
    sbit  DADDR5_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B5;
    sbit  DADDR6_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B6;
    sbit  DADDR7_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B7;
    sbit  DADDR8_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B8;
    sbit  DADDR9_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B9;
    sbit  DADDR10_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B10;
    sbit  DADDR11_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B11;
    sbit  DADDR12_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B12;
    sbit  DADDR13_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B13;
    sbit  DADDR14_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B14;
    sbit  DADDR15_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B15;
    sbit  DADDR16_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B16;
    sbit  DADDR17_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B17;
    sbit  DADDR18_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B18;
    sbit  DADDR19_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B19;
    sbit  DADDR20_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B20;
    sbit  DADDR21_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B21;
    sbit  DADDR22_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B22;
    sbit  DADDR23_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B23;
    sbit  DADDR24_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B24;
    sbit  DADDR25_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B25;
    sbit  DADDR26_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B26;
    sbit  DADDR27_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B27;
    sbit  DADDR28_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B28;
    sbit  DADDR29_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B29;
    sbit  DADDR30_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B30;
    sbit  DADDR31_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B31;

sfr unsigned long   volatile DMA_TCD8_DADDR       absolute 0x40009110;
    sbit  DADDR0_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B0;
    sbit  DADDR1_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B1;
    sbit  DADDR2_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B2;
    sbit  DADDR3_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B3;
    sbit  DADDR4_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B4;
    sbit  DADDR5_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B5;
    sbit  DADDR6_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B6;
    sbit  DADDR7_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B7;
    sbit  DADDR8_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B8;
    sbit  DADDR9_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B9;
    sbit  DADDR10_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B10;
    sbit  DADDR11_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B11;
    sbit  DADDR12_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B12;
    sbit  DADDR13_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B13;
    sbit  DADDR14_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B14;
    sbit  DADDR15_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B15;
    sbit  DADDR16_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B16;
    sbit  DADDR17_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B17;
    sbit  DADDR18_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B18;
    sbit  DADDR19_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B19;
    sbit  DADDR20_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B20;
    sbit  DADDR21_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B21;
    sbit  DADDR22_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B22;
    sbit  DADDR23_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B23;
    sbit  DADDR24_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B24;
    sbit  DADDR25_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B25;
    sbit  DADDR26_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B26;
    sbit  DADDR27_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B27;
    sbit  DADDR28_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B28;
    sbit  DADDR29_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B29;
    sbit  DADDR30_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B30;
    sbit  DADDR31_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B31;

sfr unsigned long   volatile DMA_TCD9_DADDR       absolute 0x40009130;
    sbit  DADDR0_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B0;
    sbit  DADDR1_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B1;
    sbit  DADDR2_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B2;
    sbit  DADDR3_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B3;
    sbit  DADDR4_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B4;
    sbit  DADDR5_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B5;
    sbit  DADDR6_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B6;
    sbit  DADDR7_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B7;
    sbit  DADDR8_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B8;
    sbit  DADDR9_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B9;
    sbit  DADDR10_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B10;
    sbit  DADDR11_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B11;
    sbit  DADDR12_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B12;
    sbit  DADDR13_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B13;
    sbit  DADDR14_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B14;
    sbit  DADDR15_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B15;
    sbit  DADDR16_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B16;
    sbit  DADDR17_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B17;
    sbit  DADDR18_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B18;
    sbit  DADDR19_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B19;
    sbit  DADDR20_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B20;
    sbit  DADDR21_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B21;
    sbit  DADDR22_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B22;
    sbit  DADDR23_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B23;
    sbit  DADDR24_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B24;
    sbit  DADDR25_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B25;
    sbit  DADDR26_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B26;
    sbit  DADDR27_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B27;
    sbit  DADDR28_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B28;
    sbit  DADDR29_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B29;
    sbit  DADDR30_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B30;
    sbit  DADDR31_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B31;

sfr unsigned long   volatile DMA_TCD10_DADDR      absolute 0x40009150;
    sbit  DADDR0_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B0;
    sbit  DADDR1_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B1;
    sbit  DADDR2_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B2;
    sbit  DADDR3_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B3;
    sbit  DADDR4_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B4;
    sbit  DADDR5_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B5;
    sbit  DADDR6_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B6;
    sbit  DADDR7_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B7;
    sbit  DADDR8_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B8;
    sbit  DADDR9_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B9;
    sbit  DADDR10_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B10;
    sbit  DADDR11_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B11;
    sbit  DADDR12_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B12;
    sbit  DADDR13_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B13;
    sbit  DADDR14_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B14;
    sbit  DADDR15_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B15;
    sbit  DADDR16_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B16;
    sbit  DADDR17_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B17;
    sbit  DADDR18_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B18;
    sbit  DADDR19_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B19;
    sbit  DADDR20_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B20;
    sbit  DADDR21_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B21;
    sbit  DADDR22_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B22;
    sbit  DADDR23_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B23;
    sbit  DADDR24_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B24;
    sbit  DADDR25_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B25;
    sbit  DADDR26_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B26;
    sbit  DADDR27_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B27;
    sbit  DADDR28_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B28;
    sbit  DADDR29_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B29;
    sbit  DADDR30_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B30;
    sbit  DADDR31_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B31;

sfr unsigned long   volatile DMA_TCD11_DADDR      absolute 0x40009170;
    sbit  DADDR0_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B0;
    sbit  DADDR1_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B1;
    sbit  DADDR2_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B2;
    sbit  DADDR3_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B3;
    sbit  DADDR4_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B4;
    sbit  DADDR5_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B5;
    sbit  DADDR6_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B6;
    sbit  DADDR7_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B7;
    sbit  DADDR8_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B8;
    sbit  DADDR9_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B9;
    sbit  DADDR10_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B10;
    sbit  DADDR11_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B11;
    sbit  DADDR12_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B12;
    sbit  DADDR13_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B13;
    sbit  DADDR14_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B14;
    sbit  DADDR15_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B15;
    sbit  DADDR16_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B16;
    sbit  DADDR17_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B17;
    sbit  DADDR18_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B18;
    sbit  DADDR19_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B19;
    sbit  DADDR20_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B20;
    sbit  DADDR21_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B21;
    sbit  DADDR22_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B22;
    sbit  DADDR23_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B23;
    sbit  DADDR24_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B24;
    sbit  DADDR25_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B25;
    sbit  DADDR26_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B26;
    sbit  DADDR27_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B27;
    sbit  DADDR28_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B28;
    sbit  DADDR29_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B29;
    sbit  DADDR30_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B30;
    sbit  DADDR31_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B31;

sfr unsigned long   volatile DMA_TCD12_DADDR      absolute 0x40009190;
    sbit  DADDR0_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B0;
    sbit  DADDR1_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B1;
    sbit  DADDR2_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B2;
    sbit  DADDR3_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B3;
    sbit  DADDR4_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B4;
    sbit  DADDR5_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B5;
    sbit  DADDR6_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B6;
    sbit  DADDR7_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B7;
    sbit  DADDR8_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B8;
    sbit  DADDR9_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B9;
    sbit  DADDR10_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B10;
    sbit  DADDR11_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B11;
    sbit  DADDR12_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B12;
    sbit  DADDR13_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B13;
    sbit  DADDR14_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B14;
    sbit  DADDR15_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B15;
    sbit  DADDR16_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B16;
    sbit  DADDR17_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B17;
    sbit  DADDR18_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B18;
    sbit  DADDR19_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B19;
    sbit  DADDR20_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B20;
    sbit  DADDR21_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B21;
    sbit  DADDR22_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B22;
    sbit  DADDR23_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B23;
    sbit  DADDR24_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B24;
    sbit  DADDR25_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B25;
    sbit  DADDR26_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B26;
    sbit  DADDR27_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B27;
    sbit  DADDR28_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B28;
    sbit  DADDR29_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B29;
    sbit  DADDR30_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B30;
    sbit  DADDR31_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B31;

sfr unsigned long   volatile DMA_TCD13_DADDR      absolute 0x400091B0;
    sbit  DADDR0_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B0;
    sbit  DADDR1_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B1;
    sbit  DADDR2_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B2;
    sbit  DADDR3_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B3;
    sbit  DADDR4_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B4;
    sbit  DADDR5_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B5;
    sbit  DADDR6_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B6;
    sbit  DADDR7_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B7;
    sbit  DADDR8_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B8;
    sbit  DADDR9_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B9;
    sbit  DADDR10_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B10;
    sbit  DADDR11_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B11;
    sbit  DADDR12_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B12;
    sbit  DADDR13_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B13;
    sbit  DADDR14_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B14;
    sbit  DADDR15_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B15;
    sbit  DADDR16_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B16;
    sbit  DADDR17_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B17;
    sbit  DADDR18_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B18;
    sbit  DADDR19_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B19;
    sbit  DADDR20_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B20;
    sbit  DADDR21_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B21;
    sbit  DADDR22_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B22;
    sbit  DADDR23_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B23;
    sbit  DADDR24_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B24;
    sbit  DADDR25_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B25;
    sbit  DADDR26_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B26;
    sbit  DADDR27_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B27;
    sbit  DADDR28_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B28;
    sbit  DADDR29_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B29;
    sbit  DADDR30_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B30;
    sbit  DADDR31_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B31;

sfr unsigned long   volatile DMA_TCD14_DADDR      absolute 0x400091D0;
    sbit  DADDR0_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B0;
    sbit  DADDR1_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B1;
    sbit  DADDR2_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B2;
    sbit  DADDR3_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B3;
    sbit  DADDR4_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B4;
    sbit  DADDR5_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B5;
    sbit  DADDR6_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B6;
    sbit  DADDR7_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B7;
    sbit  DADDR8_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B8;
    sbit  DADDR9_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B9;
    sbit  DADDR10_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B10;
    sbit  DADDR11_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B11;
    sbit  DADDR12_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B12;
    sbit  DADDR13_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B13;
    sbit  DADDR14_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B14;
    sbit  DADDR15_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B15;
    sbit  DADDR16_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B16;
    sbit  DADDR17_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B17;
    sbit  DADDR18_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B18;
    sbit  DADDR19_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B19;
    sbit  DADDR20_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B20;
    sbit  DADDR21_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B21;
    sbit  DADDR22_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B22;
    sbit  DADDR23_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B23;
    sbit  DADDR24_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B24;
    sbit  DADDR25_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B25;
    sbit  DADDR26_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B26;
    sbit  DADDR27_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B27;
    sbit  DADDR28_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B28;
    sbit  DADDR29_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B29;
    sbit  DADDR30_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B30;
    sbit  DADDR31_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B31;

sfr unsigned long   volatile DMA_TCD15_DADDR      absolute 0x400091F0;
    sbit  DADDR0_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B0;
    sbit  DADDR1_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B1;
    sbit  DADDR2_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B2;
    sbit  DADDR3_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B3;
    sbit  DADDR4_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B4;
    sbit  DADDR5_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B5;
    sbit  DADDR6_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B6;
    sbit  DADDR7_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B7;
    sbit  DADDR8_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B8;
    sbit  DADDR9_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B9;
    sbit  DADDR10_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B10;
    sbit  DADDR11_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B11;
    sbit  DADDR12_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B12;
    sbit  DADDR13_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B13;
    sbit  DADDR14_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B14;
    sbit  DADDR15_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B15;
    sbit  DADDR16_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B16;
    sbit  DADDR17_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B17;
    sbit  DADDR18_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B18;
    sbit  DADDR19_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B19;
    sbit  DADDR20_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B20;
    sbit  DADDR21_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B21;
    sbit  DADDR22_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B22;
    sbit  DADDR23_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B23;
    sbit  DADDR24_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B24;
    sbit  DADDR25_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B25;
    sbit  DADDR26_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B26;
    sbit  DADDR27_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B27;
    sbit  DADDR28_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B28;
    sbit  DADDR29_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B29;
    sbit  DADDR30_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B30;
    sbit  DADDR31_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B31;

sfr unsigned long   volatile DMA_TCD16_DADDR      absolute 0x40009210;
    sbit  DADDR0_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B0;
    sbit  DADDR1_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B1;
    sbit  DADDR2_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B2;
    sbit  DADDR3_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B3;
    sbit  DADDR4_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B4;
    sbit  DADDR5_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B5;
    sbit  DADDR6_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B6;
    sbit  DADDR7_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B7;
    sbit  DADDR8_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B8;
    sbit  DADDR9_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B9;
    sbit  DADDR10_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B10;
    sbit  DADDR11_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B11;
    sbit  DADDR12_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B12;
    sbit  DADDR13_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B13;
    sbit  DADDR14_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B14;
    sbit  DADDR15_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B15;
    sbit  DADDR16_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B16;
    sbit  DADDR17_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B17;
    sbit  DADDR18_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B18;
    sbit  DADDR19_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B19;
    sbit  DADDR20_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B20;
    sbit  DADDR21_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B21;
    sbit  DADDR22_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B22;
    sbit  DADDR23_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B23;
    sbit  DADDR24_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B24;
    sbit  DADDR25_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B25;
    sbit  DADDR26_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B26;
    sbit  DADDR27_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B27;
    sbit  DADDR28_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B28;
    sbit  DADDR29_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B29;
    sbit  DADDR30_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B30;
    sbit  DADDR31_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B31;

sfr unsigned long   volatile DMA_TCD17_DADDR      absolute 0x40009230;
    sbit  DADDR0_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B0;
    sbit  DADDR1_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B1;
    sbit  DADDR2_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B2;
    sbit  DADDR3_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B3;
    sbit  DADDR4_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B4;
    sbit  DADDR5_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B5;
    sbit  DADDR6_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B6;
    sbit  DADDR7_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B7;
    sbit  DADDR8_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B8;
    sbit  DADDR9_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B9;
    sbit  DADDR10_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B10;
    sbit  DADDR11_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B11;
    sbit  DADDR12_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B12;
    sbit  DADDR13_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B13;
    sbit  DADDR14_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B14;
    sbit  DADDR15_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B15;
    sbit  DADDR16_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B16;
    sbit  DADDR17_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B17;
    sbit  DADDR18_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B18;
    sbit  DADDR19_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B19;
    sbit  DADDR20_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B20;
    sbit  DADDR21_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B21;
    sbit  DADDR22_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B22;
    sbit  DADDR23_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B23;
    sbit  DADDR24_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B24;
    sbit  DADDR25_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B25;
    sbit  DADDR26_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B26;
    sbit  DADDR27_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B27;
    sbit  DADDR28_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B28;
    sbit  DADDR29_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B29;
    sbit  DADDR30_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B30;
    sbit  DADDR31_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B31;

sfr unsigned long   volatile DMA_TCD18_DADDR      absolute 0x40009250;
    sbit  DADDR0_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B0;
    sbit  DADDR1_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B1;
    sbit  DADDR2_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B2;
    sbit  DADDR3_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B3;
    sbit  DADDR4_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B4;
    sbit  DADDR5_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B5;
    sbit  DADDR6_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B6;
    sbit  DADDR7_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B7;
    sbit  DADDR8_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B8;
    sbit  DADDR9_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B9;
    sbit  DADDR10_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B10;
    sbit  DADDR11_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B11;
    sbit  DADDR12_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B12;
    sbit  DADDR13_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B13;
    sbit  DADDR14_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B14;
    sbit  DADDR15_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B15;
    sbit  DADDR16_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B16;
    sbit  DADDR17_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B17;
    sbit  DADDR18_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B18;
    sbit  DADDR19_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B19;
    sbit  DADDR20_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B20;
    sbit  DADDR21_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B21;
    sbit  DADDR22_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B22;
    sbit  DADDR23_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B23;
    sbit  DADDR24_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B24;
    sbit  DADDR25_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B25;
    sbit  DADDR26_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B26;
    sbit  DADDR27_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B27;
    sbit  DADDR28_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B28;
    sbit  DADDR29_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B29;
    sbit  DADDR30_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B30;
    sbit  DADDR31_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B31;

sfr unsigned long   volatile DMA_TCD19_DADDR      absolute 0x40009270;
    sbit  DADDR0_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B0;
    sbit  DADDR1_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B1;
    sbit  DADDR2_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B2;
    sbit  DADDR3_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B3;
    sbit  DADDR4_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B4;
    sbit  DADDR5_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B5;
    sbit  DADDR6_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B6;
    sbit  DADDR7_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B7;
    sbit  DADDR8_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B8;
    sbit  DADDR9_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B9;
    sbit  DADDR10_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B10;
    sbit  DADDR11_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B11;
    sbit  DADDR12_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B12;
    sbit  DADDR13_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B13;
    sbit  DADDR14_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B14;
    sbit  DADDR15_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B15;
    sbit  DADDR16_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B16;
    sbit  DADDR17_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B17;
    sbit  DADDR18_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B18;
    sbit  DADDR19_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B19;
    sbit  DADDR20_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B20;
    sbit  DADDR21_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B21;
    sbit  DADDR22_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B22;
    sbit  DADDR23_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B23;
    sbit  DADDR24_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B24;
    sbit  DADDR25_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B25;
    sbit  DADDR26_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B26;
    sbit  DADDR27_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B27;
    sbit  DADDR28_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B28;
    sbit  DADDR29_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B29;
    sbit  DADDR30_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B30;
    sbit  DADDR31_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B31;

sfr unsigned long   volatile DMA_TCD20_DADDR      absolute 0x40009290;
    sbit  DADDR0_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B0;
    sbit  DADDR1_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B1;
    sbit  DADDR2_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B2;
    sbit  DADDR3_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B3;
    sbit  DADDR4_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B4;
    sbit  DADDR5_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B5;
    sbit  DADDR6_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B6;
    sbit  DADDR7_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B7;
    sbit  DADDR8_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B8;
    sbit  DADDR9_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B9;
    sbit  DADDR10_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B10;
    sbit  DADDR11_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B11;
    sbit  DADDR12_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B12;
    sbit  DADDR13_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B13;
    sbit  DADDR14_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B14;
    sbit  DADDR15_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B15;
    sbit  DADDR16_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B16;
    sbit  DADDR17_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B17;
    sbit  DADDR18_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B18;
    sbit  DADDR19_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B19;
    sbit  DADDR20_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B20;
    sbit  DADDR21_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B21;
    sbit  DADDR22_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B22;
    sbit  DADDR23_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B23;
    sbit  DADDR24_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B24;
    sbit  DADDR25_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B25;
    sbit  DADDR26_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B26;
    sbit  DADDR27_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B27;
    sbit  DADDR28_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B28;
    sbit  DADDR29_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B29;
    sbit  DADDR30_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B30;
    sbit  DADDR31_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B31;

sfr unsigned long   volatile DMA_TCD21_DADDR      absolute 0x400092B0;
    sbit  DADDR0_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B0;
    sbit  DADDR1_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B1;
    sbit  DADDR2_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B2;
    sbit  DADDR3_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B3;
    sbit  DADDR4_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B4;
    sbit  DADDR5_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B5;
    sbit  DADDR6_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B6;
    sbit  DADDR7_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B7;
    sbit  DADDR8_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B8;
    sbit  DADDR9_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B9;
    sbit  DADDR10_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B10;
    sbit  DADDR11_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B11;
    sbit  DADDR12_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B12;
    sbit  DADDR13_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B13;
    sbit  DADDR14_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B14;
    sbit  DADDR15_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B15;
    sbit  DADDR16_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B16;
    sbit  DADDR17_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B17;
    sbit  DADDR18_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B18;
    sbit  DADDR19_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B19;
    sbit  DADDR20_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B20;
    sbit  DADDR21_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B21;
    sbit  DADDR22_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B22;
    sbit  DADDR23_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B23;
    sbit  DADDR24_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B24;
    sbit  DADDR25_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B25;
    sbit  DADDR26_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B26;
    sbit  DADDR27_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B27;
    sbit  DADDR28_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B28;
    sbit  DADDR29_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B29;
    sbit  DADDR30_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B30;
    sbit  DADDR31_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B31;

sfr unsigned long   volatile DMA_TCD22_DADDR      absolute 0x400092D0;
    sbit  DADDR0_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B0;
    sbit  DADDR1_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B1;
    sbit  DADDR2_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B2;
    sbit  DADDR3_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B3;
    sbit  DADDR4_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B4;
    sbit  DADDR5_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B5;
    sbit  DADDR6_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B6;
    sbit  DADDR7_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B7;
    sbit  DADDR8_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B8;
    sbit  DADDR9_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B9;
    sbit  DADDR10_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B10;
    sbit  DADDR11_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B11;
    sbit  DADDR12_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B12;
    sbit  DADDR13_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B13;
    sbit  DADDR14_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B14;
    sbit  DADDR15_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B15;
    sbit  DADDR16_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B16;
    sbit  DADDR17_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B17;
    sbit  DADDR18_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B18;
    sbit  DADDR19_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B19;
    sbit  DADDR20_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B20;
    sbit  DADDR21_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B21;
    sbit  DADDR22_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B22;
    sbit  DADDR23_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B23;
    sbit  DADDR24_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B24;
    sbit  DADDR25_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B25;
    sbit  DADDR26_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B26;
    sbit  DADDR27_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B27;
    sbit  DADDR28_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B28;
    sbit  DADDR29_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B29;
    sbit  DADDR30_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B30;
    sbit  DADDR31_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B31;

sfr unsigned long   volatile DMA_TCD23_DADDR      absolute 0x400092F0;
    sbit  DADDR0_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B0;
    sbit  DADDR1_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B1;
    sbit  DADDR2_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B2;
    sbit  DADDR3_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B3;
    sbit  DADDR4_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B4;
    sbit  DADDR5_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B5;
    sbit  DADDR6_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B6;
    sbit  DADDR7_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B7;
    sbit  DADDR8_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B8;
    sbit  DADDR9_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B9;
    sbit  DADDR10_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B10;
    sbit  DADDR11_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B11;
    sbit  DADDR12_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B12;
    sbit  DADDR13_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B13;
    sbit  DADDR14_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B14;
    sbit  DADDR15_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B15;
    sbit  DADDR16_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B16;
    sbit  DADDR17_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B17;
    sbit  DADDR18_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B18;
    sbit  DADDR19_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B19;
    sbit  DADDR20_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B20;
    sbit  DADDR21_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B21;
    sbit  DADDR22_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B22;
    sbit  DADDR23_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B23;
    sbit  DADDR24_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B24;
    sbit  DADDR25_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B25;
    sbit  DADDR26_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B26;
    sbit  DADDR27_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B27;
    sbit  DADDR28_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B28;
    sbit  DADDR29_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B29;
    sbit  DADDR30_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B30;
    sbit  DADDR31_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B31;

sfr unsigned long   volatile DMA_TCD24_DADDR      absolute 0x40009310;
    sbit  DADDR0_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B0;
    sbit  DADDR1_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B1;
    sbit  DADDR2_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B2;
    sbit  DADDR3_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B3;
    sbit  DADDR4_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B4;
    sbit  DADDR5_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B5;
    sbit  DADDR6_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B6;
    sbit  DADDR7_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B7;
    sbit  DADDR8_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B8;
    sbit  DADDR9_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B9;
    sbit  DADDR10_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B10;
    sbit  DADDR11_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B11;
    sbit  DADDR12_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B12;
    sbit  DADDR13_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B13;
    sbit  DADDR14_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B14;
    sbit  DADDR15_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B15;
    sbit  DADDR16_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B16;
    sbit  DADDR17_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B17;
    sbit  DADDR18_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B18;
    sbit  DADDR19_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B19;
    sbit  DADDR20_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B20;
    sbit  DADDR21_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B21;
    sbit  DADDR22_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B22;
    sbit  DADDR23_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B23;
    sbit  DADDR24_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B24;
    sbit  DADDR25_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B25;
    sbit  DADDR26_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B26;
    sbit  DADDR27_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B27;
    sbit  DADDR28_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B28;
    sbit  DADDR29_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B29;
    sbit  DADDR30_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B30;
    sbit  DADDR31_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B31;

sfr unsigned long   volatile DMA_TCD25_DADDR      absolute 0x40009330;
    sbit  DADDR0_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B0;
    sbit  DADDR1_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B1;
    sbit  DADDR2_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B2;
    sbit  DADDR3_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B3;
    sbit  DADDR4_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B4;
    sbit  DADDR5_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B5;
    sbit  DADDR6_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B6;
    sbit  DADDR7_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B7;
    sbit  DADDR8_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B8;
    sbit  DADDR9_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B9;
    sbit  DADDR10_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B10;
    sbit  DADDR11_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B11;
    sbit  DADDR12_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B12;
    sbit  DADDR13_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B13;
    sbit  DADDR14_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B14;
    sbit  DADDR15_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B15;
    sbit  DADDR16_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B16;
    sbit  DADDR17_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B17;
    sbit  DADDR18_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B18;
    sbit  DADDR19_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B19;
    sbit  DADDR20_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B20;
    sbit  DADDR21_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B21;
    sbit  DADDR22_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B22;
    sbit  DADDR23_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B23;
    sbit  DADDR24_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B24;
    sbit  DADDR25_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B25;
    sbit  DADDR26_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B26;
    sbit  DADDR27_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B27;
    sbit  DADDR28_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B28;
    sbit  DADDR29_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B29;
    sbit  DADDR30_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B30;
    sbit  DADDR31_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B31;

sfr unsigned long   volatile DMA_TCD26_DADDR      absolute 0x40009350;
    sbit  DADDR0_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B0;
    sbit  DADDR1_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B1;
    sbit  DADDR2_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B2;
    sbit  DADDR3_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B3;
    sbit  DADDR4_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B4;
    sbit  DADDR5_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B5;
    sbit  DADDR6_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B6;
    sbit  DADDR7_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B7;
    sbit  DADDR8_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B8;
    sbit  DADDR9_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B9;
    sbit  DADDR10_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B10;
    sbit  DADDR11_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B11;
    sbit  DADDR12_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B12;
    sbit  DADDR13_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B13;
    sbit  DADDR14_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B14;
    sbit  DADDR15_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B15;
    sbit  DADDR16_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B16;
    sbit  DADDR17_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B17;
    sbit  DADDR18_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B18;
    sbit  DADDR19_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B19;
    sbit  DADDR20_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B20;
    sbit  DADDR21_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B21;
    sbit  DADDR22_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B22;
    sbit  DADDR23_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B23;
    sbit  DADDR24_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B24;
    sbit  DADDR25_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B25;
    sbit  DADDR26_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B26;
    sbit  DADDR27_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B27;
    sbit  DADDR28_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B28;
    sbit  DADDR29_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B29;
    sbit  DADDR30_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B30;
    sbit  DADDR31_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B31;

sfr unsigned long   volatile DMA_TCD27_DADDR      absolute 0x40009370;
    sbit  DADDR0_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B0;
    sbit  DADDR1_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B1;
    sbit  DADDR2_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B2;
    sbit  DADDR3_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B3;
    sbit  DADDR4_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B4;
    sbit  DADDR5_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B5;
    sbit  DADDR6_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B6;
    sbit  DADDR7_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B7;
    sbit  DADDR8_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B8;
    sbit  DADDR9_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B9;
    sbit  DADDR10_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B10;
    sbit  DADDR11_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B11;
    sbit  DADDR12_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B12;
    sbit  DADDR13_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B13;
    sbit  DADDR14_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B14;
    sbit  DADDR15_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B15;
    sbit  DADDR16_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B16;
    sbit  DADDR17_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B17;
    sbit  DADDR18_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B18;
    sbit  DADDR19_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B19;
    sbit  DADDR20_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B20;
    sbit  DADDR21_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B21;
    sbit  DADDR22_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B22;
    sbit  DADDR23_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B23;
    sbit  DADDR24_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B24;
    sbit  DADDR25_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B25;
    sbit  DADDR26_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B26;
    sbit  DADDR27_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B27;
    sbit  DADDR28_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B28;
    sbit  DADDR29_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B29;
    sbit  DADDR30_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B30;
    sbit  DADDR31_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B31;

sfr unsigned long   volatile DMA_TCD28_DADDR      absolute 0x40009390;
    sbit  DADDR0_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B0;
    sbit  DADDR1_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B1;
    sbit  DADDR2_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B2;
    sbit  DADDR3_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B3;
    sbit  DADDR4_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B4;
    sbit  DADDR5_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B5;
    sbit  DADDR6_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B6;
    sbit  DADDR7_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B7;
    sbit  DADDR8_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B8;
    sbit  DADDR9_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B9;
    sbit  DADDR10_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B10;
    sbit  DADDR11_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B11;
    sbit  DADDR12_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B12;
    sbit  DADDR13_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B13;
    sbit  DADDR14_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B14;
    sbit  DADDR15_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B15;
    sbit  DADDR16_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B16;
    sbit  DADDR17_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B17;
    sbit  DADDR18_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B18;
    sbit  DADDR19_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B19;
    sbit  DADDR20_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B20;
    sbit  DADDR21_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B21;
    sbit  DADDR22_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B22;
    sbit  DADDR23_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B23;
    sbit  DADDR24_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B24;
    sbit  DADDR25_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B25;
    sbit  DADDR26_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B26;
    sbit  DADDR27_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B27;
    sbit  DADDR28_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B28;
    sbit  DADDR29_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B29;
    sbit  DADDR30_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B30;
    sbit  DADDR31_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B31;

sfr unsigned long   volatile DMA_TCD29_DADDR      absolute 0x400093B0;
    sbit  DADDR0_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B0;
    sbit  DADDR1_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B1;
    sbit  DADDR2_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B2;
    sbit  DADDR3_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B3;
    sbit  DADDR4_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B4;
    sbit  DADDR5_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B5;
    sbit  DADDR6_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B6;
    sbit  DADDR7_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B7;
    sbit  DADDR8_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B8;
    sbit  DADDR9_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B9;
    sbit  DADDR10_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B10;
    sbit  DADDR11_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B11;
    sbit  DADDR12_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B12;
    sbit  DADDR13_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B13;
    sbit  DADDR14_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B14;
    sbit  DADDR15_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B15;
    sbit  DADDR16_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B16;
    sbit  DADDR17_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B17;
    sbit  DADDR18_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B18;
    sbit  DADDR19_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B19;
    sbit  DADDR20_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B20;
    sbit  DADDR21_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B21;
    sbit  DADDR22_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B22;
    sbit  DADDR23_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B23;
    sbit  DADDR24_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B24;
    sbit  DADDR25_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B25;
    sbit  DADDR26_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B26;
    sbit  DADDR27_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B27;
    sbit  DADDR28_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B28;
    sbit  DADDR29_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B29;
    sbit  DADDR30_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B30;
    sbit  DADDR31_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B31;

sfr unsigned long   volatile DMA_TCD30_DADDR      absolute 0x400093D0;
    sbit  DADDR0_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B0;
    sbit  DADDR1_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B1;
    sbit  DADDR2_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B2;
    sbit  DADDR3_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B3;
    sbit  DADDR4_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B4;
    sbit  DADDR5_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B5;
    sbit  DADDR6_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B6;
    sbit  DADDR7_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B7;
    sbit  DADDR8_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B8;
    sbit  DADDR9_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B9;
    sbit  DADDR10_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B10;
    sbit  DADDR11_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B11;
    sbit  DADDR12_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B12;
    sbit  DADDR13_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B13;
    sbit  DADDR14_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B14;
    sbit  DADDR15_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B15;
    sbit  DADDR16_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B16;
    sbit  DADDR17_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B17;
    sbit  DADDR18_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B18;
    sbit  DADDR19_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B19;
    sbit  DADDR20_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B20;
    sbit  DADDR21_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B21;
    sbit  DADDR22_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B22;
    sbit  DADDR23_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B23;
    sbit  DADDR24_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B24;
    sbit  DADDR25_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B25;
    sbit  DADDR26_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B26;
    sbit  DADDR27_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B27;
    sbit  DADDR28_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B28;
    sbit  DADDR29_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B29;
    sbit  DADDR30_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B30;
    sbit  DADDR31_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B31;

sfr unsigned long   volatile DMA_TCD31_DADDR      absolute 0x400093F0;
    sbit  DADDR0_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B0;
    sbit  DADDR1_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B1;
    sbit  DADDR2_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B2;
    sbit  DADDR3_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B3;
    sbit  DADDR4_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B4;
    sbit  DADDR5_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B5;
    sbit  DADDR6_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B6;
    sbit  DADDR7_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B7;
    sbit  DADDR8_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B8;
    sbit  DADDR9_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B9;
    sbit  DADDR10_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B10;
    sbit  DADDR11_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B11;
    sbit  DADDR12_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B12;
    sbit  DADDR13_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B13;
    sbit  DADDR14_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B14;
    sbit  DADDR15_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B15;
    sbit  DADDR16_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B16;
    sbit  DADDR17_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B17;
    sbit  DADDR18_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B18;
    sbit  DADDR19_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B19;
    sbit  DADDR20_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B20;
    sbit  DADDR21_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B21;
    sbit  DADDR22_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B22;
    sbit  DADDR23_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B23;
    sbit  DADDR24_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B24;
    sbit  DADDR25_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B25;
    sbit  DADDR26_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B26;
    sbit  DADDR27_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B27;
    sbit  DADDR28_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B28;
    sbit  DADDR29_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B29;
    sbit  DADDR30_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B30;
    sbit  DADDR31_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B31;

sfr unsigned int   volatile DMA_TCD0_DOFF        absolute 0x40009014;
    const register unsigned short int DOFF0 = 0;
    sbit  DOFF0_bit at DMA_TCD0_DOFF.B0;
    const register unsigned short int DOFF1 = 1;
    sbit  DOFF1_bit at DMA_TCD0_DOFF.B1;
    const register unsigned short int DOFF2 = 2;
    sbit  DOFF2_bit at DMA_TCD0_DOFF.B2;
    const register unsigned short int DOFF3 = 3;
    sbit  DOFF3_bit at DMA_TCD0_DOFF.B3;
    const register unsigned short int DOFF4 = 4;
    sbit  DOFF4_bit at DMA_TCD0_DOFF.B4;
    const register unsigned short int DOFF5 = 5;
    sbit  DOFF5_bit at DMA_TCD0_DOFF.B5;
    const register unsigned short int DOFF6 = 6;
    sbit  DOFF6_bit at DMA_TCD0_DOFF.B6;
    const register unsigned short int DOFF7 = 7;
    sbit  DOFF7_bit at DMA_TCD0_DOFF.B7;
    const register unsigned short int DOFF8 = 8;
    sbit  DOFF8_bit at DMA_TCD0_DOFF.B8;
    const register unsigned short int DOFF9 = 9;
    sbit  DOFF9_bit at DMA_TCD0_DOFF.B9;
    const register unsigned short int DOFF10 = 10;
    sbit  DOFF10_bit at DMA_TCD0_DOFF.B10;
    const register unsigned short int DOFF11 = 11;
    sbit  DOFF11_bit at DMA_TCD0_DOFF.B11;
    const register unsigned short int DOFF12 = 12;
    sbit  DOFF12_bit at DMA_TCD0_DOFF.B12;
    const register unsigned short int DOFF13 = 13;
    sbit  DOFF13_bit at DMA_TCD0_DOFF.B13;
    const register unsigned short int DOFF14 = 14;
    sbit  DOFF14_bit at DMA_TCD0_DOFF.B14;
    const register unsigned short int DOFF15 = 15;
    sbit  DOFF15_bit at DMA_TCD0_DOFF.B15;

sfr unsigned int   volatile DMA_TCD1_DOFF        absolute 0x40009034;
    sbit  DOFF0_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B0;
    sbit  DOFF1_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B1;
    sbit  DOFF2_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B2;
    sbit  DOFF3_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B3;
    sbit  DOFF4_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B4;
    sbit  DOFF5_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B5;
    sbit  DOFF6_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B6;
    sbit  DOFF7_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B7;
    sbit  DOFF8_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B8;
    sbit  DOFF9_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B9;
    sbit  DOFF10_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B10;
    sbit  DOFF11_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B11;
    sbit  DOFF12_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B12;
    sbit  DOFF13_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B13;
    sbit  DOFF14_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B14;
    sbit  DOFF15_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B15;

sfr unsigned int   volatile DMA_TCD2_DOFF        absolute 0x40009054;
    sbit  DOFF0_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B0;
    sbit  DOFF1_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B1;
    sbit  DOFF2_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B2;
    sbit  DOFF3_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B3;
    sbit  DOFF4_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B4;
    sbit  DOFF5_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B5;
    sbit  DOFF6_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B6;
    sbit  DOFF7_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B7;
    sbit  DOFF8_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B8;
    sbit  DOFF9_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B9;
    sbit  DOFF10_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B10;
    sbit  DOFF11_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B11;
    sbit  DOFF12_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B12;
    sbit  DOFF13_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B13;
    sbit  DOFF14_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B14;
    sbit  DOFF15_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B15;

sfr unsigned int   volatile DMA_TCD3_DOFF        absolute 0x40009074;
    sbit  DOFF0_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B0;
    sbit  DOFF1_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B1;
    sbit  DOFF2_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B2;
    sbit  DOFF3_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B3;
    sbit  DOFF4_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B4;
    sbit  DOFF5_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B5;
    sbit  DOFF6_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B6;
    sbit  DOFF7_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B7;
    sbit  DOFF8_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B8;
    sbit  DOFF9_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B9;
    sbit  DOFF10_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B10;
    sbit  DOFF11_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B11;
    sbit  DOFF12_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B12;
    sbit  DOFF13_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B13;
    sbit  DOFF14_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B14;
    sbit  DOFF15_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B15;

sfr unsigned int   volatile DMA_TCD4_DOFF        absolute 0x40009094;
    sbit  DOFF0_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B0;
    sbit  DOFF1_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B1;
    sbit  DOFF2_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B2;
    sbit  DOFF3_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B3;
    sbit  DOFF4_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B4;
    sbit  DOFF5_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B5;
    sbit  DOFF6_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B6;
    sbit  DOFF7_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B7;
    sbit  DOFF8_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B8;
    sbit  DOFF9_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B9;
    sbit  DOFF10_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B10;
    sbit  DOFF11_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B11;
    sbit  DOFF12_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B12;
    sbit  DOFF13_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B13;
    sbit  DOFF14_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B14;
    sbit  DOFF15_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B15;

sfr unsigned int   volatile DMA_TCD5_DOFF        absolute 0x400090B4;
    sbit  DOFF0_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B0;
    sbit  DOFF1_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B1;
    sbit  DOFF2_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B2;
    sbit  DOFF3_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B3;
    sbit  DOFF4_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B4;
    sbit  DOFF5_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B5;
    sbit  DOFF6_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B6;
    sbit  DOFF7_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B7;
    sbit  DOFF8_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B8;
    sbit  DOFF9_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B9;
    sbit  DOFF10_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B10;
    sbit  DOFF11_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B11;
    sbit  DOFF12_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B12;
    sbit  DOFF13_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B13;
    sbit  DOFF14_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B14;
    sbit  DOFF15_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B15;

sfr unsigned int   volatile DMA_TCD6_DOFF        absolute 0x400090D4;
    sbit  DOFF0_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B0;
    sbit  DOFF1_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B1;
    sbit  DOFF2_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B2;
    sbit  DOFF3_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B3;
    sbit  DOFF4_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B4;
    sbit  DOFF5_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B5;
    sbit  DOFF6_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B6;
    sbit  DOFF7_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B7;
    sbit  DOFF8_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B8;
    sbit  DOFF9_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B9;
    sbit  DOFF10_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B10;
    sbit  DOFF11_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B11;
    sbit  DOFF12_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B12;
    sbit  DOFF13_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B13;
    sbit  DOFF14_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B14;
    sbit  DOFF15_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B15;

sfr unsigned int   volatile DMA_TCD7_DOFF        absolute 0x400090F4;
    sbit  DOFF0_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B0;
    sbit  DOFF1_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B1;
    sbit  DOFF2_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B2;
    sbit  DOFF3_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B3;
    sbit  DOFF4_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B4;
    sbit  DOFF5_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B5;
    sbit  DOFF6_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B6;
    sbit  DOFF7_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B7;
    sbit  DOFF8_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B8;
    sbit  DOFF9_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B9;
    sbit  DOFF10_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B10;
    sbit  DOFF11_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B11;
    sbit  DOFF12_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B12;
    sbit  DOFF13_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B13;
    sbit  DOFF14_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B14;
    sbit  DOFF15_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B15;

sfr unsigned int   volatile DMA_TCD8_DOFF        absolute 0x40009114;
    sbit  DOFF0_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B0;
    sbit  DOFF1_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B1;
    sbit  DOFF2_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B2;
    sbit  DOFF3_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B3;
    sbit  DOFF4_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B4;
    sbit  DOFF5_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B5;
    sbit  DOFF6_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B6;
    sbit  DOFF7_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B7;
    sbit  DOFF8_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B8;
    sbit  DOFF9_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B9;
    sbit  DOFF10_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B10;
    sbit  DOFF11_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B11;
    sbit  DOFF12_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B12;
    sbit  DOFF13_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B13;
    sbit  DOFF14_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B14;
    sbit  DOFF15_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B15;

sfr unsigned int   volatile DMA_TCD9_DOFF        absolute 0x40009134;
    sbit  DOFF0_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B0;
    sbit  DOFF1_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B1;
    sbit  DOFF2_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B2;
    sbit  DOFF3_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B3;
    sbit  DOFF4_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B4;
    sbit  DOFF5_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B5;
    sbit  DOFF6_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B6;
    sbit  DOFF7_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B7;
    sbit  DOFF8_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B8;
    sbit  DOFF9_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B9;
    sbit  DOFF10_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B10;
    sbit  DOFF11_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B11;
    sbit  DOFF12_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B12;
    sbit  DOFF13_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B13;
    sbit  DOFF14_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B14;
    sbit  DOFF15_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B15;

sfr unsigned int   volatile DMA_TCD10_DOFF       absolute 0x40009154;
    sbit  DOFF0_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B0;
    sbit  DOFF1_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B1;
    sbit  DOFF2_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B2;
    sbit  DOFF3_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B3;
    sbit  DOFF4_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B4;
    sbit  DOFF5_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B5;
    sbit  DOFF6_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B6;
    sbit  DOFF7_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B7;
    sbit  DOFF8_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B8;
    sbit  DOFF9_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B9;
    sbit  DOFF10_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B10;
    sbit  DOFF11_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B11;
    sbit  DOFF12_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B12;
    sbit  DOFF13_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B13;
    sbit  DOFF14_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B14;
    sbit  DOFF15_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B15;

sfr unsigned int   volatile DMA_TCD11_DOFF       absolute 0x40009174;
    sbit  DOFF0_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B0;
    sbit  DOFF1_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B1;
    sbit  DOFF2_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B2;
    sbit  DOFF3_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B3;
    sbit  DOFF4_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B4;
    sbit  DOFF5_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B5;
    sbit  DOFF6_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B6;
    sbit  DOFF7_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B7;
    sbit  DOFF8_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B8;
    sbit  DOFF9_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B9;
    sbit  DOFF10_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B10;
    sbit  DOFF11_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B11;
    sbit  DOFF12_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B12;
    sbit  DOFF13_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B13;
    sbit  DOFF14_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B14;
    sbit  DOFF15_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B15;

sfr unsigned int   volatile DMA_TCD12_DOFF       absolute 0x40009194;
    sbit  DOFF0_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B0;
    sbit  DOFF1_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B1;
    sbit  DOFF2_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B2;
    sbit  DOFF3_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B3;
    sbit  DOFF4_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B4;
    sbit  DOFF5_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B5;
    sbit  DOFF6_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B6;
    sbit  DOFF7_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B7;
    sbit  DOFF8_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B8;
    sbit  DOFF9_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B9;
    sbit  DOFF10_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B10;
    sbit  DOFF11_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B11;
    sbit  DOFF12_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B12;
    sbit  DOFF13_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B13;
    sbit  DOFF14_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B14;
    sbit  DOFF15_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B15;

sfr unsigned int   volatile DMA_TCD13_DOFF       absolute 0x400091B4;
    sbit  DOFF0_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B0;
    sbit  DOFF1_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B1;
    sbit  DOFF2_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B2;
    sbit  DOFF3_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B3;
    sbit  DOFF4_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B4;
    sbit  DOFF5_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B5;
    sbit  DOFF6_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B6;
    sbit  DOFF7_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B7;
    sbit  DOFF8_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B8;
    sbit  DOFF9_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B9;
    sbit  DOFF10_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B10;
    sbit  DOFF11_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B11;
    sbit  DOFF12_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B12;
    sbit  DOFF13_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B13;
    sbit  DOFF14_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B14;
    sbit  DOFF15_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B15;

sfr unsigned int   volatile DMA_TCD14_DOFF       absolute 0x400091D4;
    sbit  DOFF0_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B0;
    sbit  DOFF1_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B1;
    sbit  DOFF2_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B2;
    sbit  DOFF3_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B3;
    sbit  DOFF4_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B4;
    sbit  DOFF5_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B5;
    sbit  DOFF6_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B6;
    sbit  DOFF7_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B7;
    sbit  DOFF8_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B8;
    sbit  DOFF9_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B9;
    sbit  DOFF10_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B10;
    sbit  DOFF11_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B11;
    sbit  DOFF12_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B12;
    sbit  DOFF13_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B13;
    sbit  DOFF14_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B14;
    sbit  DOFF15_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B15;

sfr unsigned int   volatile DMA_TCD15_DOFF       absolute 0x400091F4;
    sbit  DOFF0_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B0;
    sbit  DOFF1_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B1;
    sbit  DOFF2_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B2;
    sbit  DOFF3_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B3;
    sbit  DOFF4_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B4;
    sbit  DOFF5_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B5;
    sbit  DOFF6_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B6;
    sbit  DOFF7_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B7;
    sbit  DOFF8_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B8;
    sbit  DOFF9_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B9;
    sbit  DOFF10_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B10;
    sbit  DOFF11_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B11;
    sbit  DOFF12_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B12;
    sbit  DOFF13_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B13;
    sbit  DOFF14_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B14;
    sbit  DOFF15_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B15;

sfr unsigned int   volatile DMA_TCD16_DOFF       absolute 0x40009214;
    sbit  DOFF0_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B0;
    sbit  DOFF1_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B1;
    sbit  DOFF2_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B2;
    sbit  DOFF3_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B3;
    sbit  DOFF4_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B4;
    sbit  DOFF5_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B5;
    sbit  DOFF6_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B6;
    sbit  DOFF7_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B7;
    sbit  DOFF8_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B8;
    sbit  DOFF9_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B9;
    sbit  DOFF10_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B10;
    sbit  DOFF11_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B11;
    sbit  DOFF12_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B12;
    sbit  DOFF13_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B13;
    sbit  DOFF14_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B14;
    sbit  DOFF15_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B15;

sfr unsigned int   volatile DMA_TCD17_DOFF       absolute 0x40009234;
    sbit  DOFF0_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B0;
    sbit  DOFF1_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B1;
    sbit  DOFF2_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B2;
    sbit  DOFF3_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B3;
    sbit  DOFF4_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B4;
    sbit  DOFF5_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B5;
    sbit  DOFF6_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B6;
    sbit  DOFF7_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B7;
    sbit  DOFF8_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B8;
    sbit  DOFF9_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B9;
    sbit  DOFF10_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B10;
    sbit  DOFF11_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B11;
    sbit  DOFF12_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B12;
    sbit  DOFF13_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B13;
    sbit  DOFF14_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B14;
    sbit  DOFF15_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B15;

sfr unsigned int   volatile DMA_TCD18_DOFF       absolute 0x40009254;
    sbit  DOFF0_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B0;
    sbit  DOFF1_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B1;
    sbit  DOFF2_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B2;
    sbit  DOFF3_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B3;
    sbit  DOFF4_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B4;
    sbit  DOFF5_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B5;
    sbit  DOFF6_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B6;
    sbit  DOFF7_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B7;
    sbit  DOFF8_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B8;
    sbit  DOFF9_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B9;
    sbit  DOFF10_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B10;
    sbit  DOFF11_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B11;
    sbit  DOFF12_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B12;
    sbit  DOFF13_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B13;
    sbit  DOFF14_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B14;
    sbit  DOFF15_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B15;

sfr unsigned int   volatile DMA_TCD19_DOFF       absolute 0x40009274;
    sbit  DOFF0_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B0;
    sbit  DOFF1_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B1;
    sbit  DOFF2_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B2;
    sbit  DOFF3_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B3;
    sbit  DOFF4_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B4;
    sbit  DOFF5_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B5;
    sbit  DOFF6_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B6;
    sbit  DOFF7_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B7;
    sbit  DOFF8_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B8;
    sbit  DOFF9_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B9;
    sbit  DOFF10_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B10;
    sbit  DOFF11_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B11;
    sbit  DOFF12_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B12;
    sbit  DOFF13_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B13;
    sbit  DOFF14_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B14;
    sbit  DOFF15_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B15;

sfr unsigned int   volatile DMA_TCD20_DOFF       absolute 0x40009294;
    sbit  DOFF0_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B0;
    sbit  DOFF1_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B1;
    sbit  DOFF2_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B2;
    sbit  DOFF3_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B3;
    sbit  DOFF4_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B4;
    sbit  DOFF5_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B5;
    sbit  DOFF6_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B6;
    sbit  DOFF7_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B7;
    sbit  DOFF8_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B8;
    sbit  DOFF9_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B9;
    sbit  DOFF10_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B10;
    sbit  DOFF11_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B11;
    sbit  DOFF12_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B12;
    sbit  DOFF13_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B13;
    sbit  DOFF14_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B14;
    sbit  DOFF15_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B15;

sfr unsigned int   volatile DMA_TCD21_DOFF       absolute 0x400092B4;
    sbit  DOFF0_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B0;
    sbit  DOFF1_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B1;
    sbit  DOFF2_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B2;
    sbit  DOFF3_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B3;
    sbit  DOFF4_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B4;
    sbit  DOFF5_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B5;
    sbit  DOFF6_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B6;
    sbit  DOFF7_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B7;
    sbit  DOFF8_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B8;
    sbit  DOFF9_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B9;
    sbit  DOFF10_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B10;
    sbit  DOFF11_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B11;
    sbit  DOFF12_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B12;
    sbit  DOFF13_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B13;
    sbit  DOFF14_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B14;
    sbit  DOFF15_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B15;

sfr unsigned int   volatile DMA_TCD22_DOFF       absolute 0x400092D4;
    sbit  DOFF0_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B0;
    sbit  DOFF1_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B1;
    sbit  DOFF2_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B2;
    sbit  DOFF3_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B3;
    sbit  DOFF4_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B4;
    sbit  DOFF5_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B5;
    sbit  DOFF6_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B6;
    sbit  DOFF7_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B7;
    sbit  DOFF8_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B8;
    sbit  DOFF9_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B9;
    sbit  DOFF10_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B10;
    sbit  DOFF11_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B11;
    sbit  DOFF12_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B12;
    sbit  DOFF13_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B13;
    sbit  DOFF14_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B14;
    sbit  DOFF15_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B15;

sfr unsigned int   volatile DMA_TCD23_DOFF       absolute 0x400092F4;
    sbit  DOFF0_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B0;
    sbit  DOFF1_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B1;
    sbit  DOFF2_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B2;
    sbit  DOFF3_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B3;
    sbit  DOFF4_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B4;
    sbit  DOFF5_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B5;
    sbit  DOFF6_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B6;
    sbit  DOFF7_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B7;
    sbit  DOFF8_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B8;
    sbit  DOFF9_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B9;
    sbit  DOFF10_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B10;
    sbit  DOFF11_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B11;
    sbit  DOFF12_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B12;
    sbit  DOFF13_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B13;
    sbit  DOFF14_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B14;
    sbit  DOFF15_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B15;

sfr unsigned int   volatile DMA_TCD24_DOFF       absolute 0x40009314;
    sbit  DOFF0_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B0;
    sbit  DOFF1_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B1;
    sbit  DOFF2_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B2;
    sbit  DOFF3_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B3;
    sbit  DOFF4_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B4;
    sbit  DOFF5_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B5;
    sbit  DOFF6_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B6;
    sbit  DOFF7_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B7;
    sbit  DOFF8_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B8;
    sbit  DOFF9_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B9;
    sbit  DOFF10_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B10;
    sbit  DOFF11_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B11;
    sbit  DOFF12_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B12;
    sbit  DOFF13_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B13;
    sbit  DOFF14_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B14;
    sbit  DOFF15_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B15;

sfr unsigned int   volatile DMA_TCD25_DOFF       absolute 0x40009334;
    sbit  DOFF0_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B0;
    sbit  DOFF1_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B1;
    sbit  DOFF2_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B2;
    sbit  DOFF3_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B3;
    sbit  DOFF4_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B4;
    sbit  DOFF5_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B5;
    sbit  DOFF6_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B6;
    sbit  DOFF7_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B7;
    sbit  DOFF8_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B8;
    sbit  DOFF9_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B9;
    sbit  DOFF10_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B10;
    sbit  DOFF11_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B11;
    sbit  DOFF12_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B12;
    sbit  DOFF13_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B13;
    sbit  DOFF14_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B14;
    sbit  DOFF15_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B15;

sfr unsigned int   volatile DMA_TCD26_DOFF       absolute 0x40009354;
    sbit  DOFF0_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B0;
    sbit  DOFF1_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B1;
    sbit  DOFF2_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B2;
    sbit  DOFF3_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B3;
    sbit  DOFF4_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B4;
    sbit  DOFF5_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B5;
    sbit  DOFF6_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B6;
    sbit  DOFF7_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B7;
    sbit  DOFF8_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B8;
    sbit  DOFF9_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B9;
    sbit  DOFF10_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B10;
    sbit  DOFF11_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B11;
    sbit  DOFF12_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B12;
    sbit  DOFF13_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B13;
    sbit  DOFF14_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B14;
    sbit  DOFF15_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B15;

sfr unsigned int   volatile DMA_TCD27_DOFF       absolute 0x40009374;
    sbit  DOFF0_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B0;
    sbit  DOFF1_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B1;
    sbit  DOFF2_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B2;
    sbit  DOFF3_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B3;
    sbit  DOFF4_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B4;
    sbit  DOFF5_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B5;
    sbit  DOFF6_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B6;
    sbit  DOFF7_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B7;
    sbit  DOFF8_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B8;
    sbit  DOFF9_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B9;
    sbit  DOFF10_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B10;
    sbit  DOFF11_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B11;
    sbit  DOFF12_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B12;
    sbit  DOFF13_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B13;
    sbit  DOFF14_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B14;
    sbit  DOFF15_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B15;

sfr unsigned int   volatile DMA_TCD28_DOFF       absolute 0x40009394;
    sbit  DOFF0_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B0;
    sbit  DOFF1_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B1;
    sbit  DOFF2_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B2;
    sbit  DOFF3_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B3;
    sbit  DOFF4_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B4;
    sbit  DOFF5_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B5;
    sbit  DOFF6_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B6;
    sbit  DOFF7_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B7;
    sbit  DOFF8_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B8;
    sbit  DOFF9_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B9;
    sbit  DOFF10_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B10;
    sbit  DOFF11_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B11;
    sbit  DOFF12_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B12;
    sbit  DOFF13_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B13;
    sbit  DOFF14_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B14;
    sbit  DOFF15_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B15;

sfr unsigned int   volatile DMA_TCD29_DOFF       absolute 0x400093B4;
    sbit  DOFF0_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B0;
    sbit  DOFF1_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B1;
    sbit  DOFF2_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B2;
    sbit  DOFF3_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B3;
    sbit  DOFF4_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B4;
    sbit  DOFF5_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B5;
    sbit  DOFF6_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B6;
    sbit  DOFF7_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B7;
    sbit  DOFF8_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B8;
    sbit  DOFF9_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B9;
    sbit  DOFF10_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B10;
    sbit  DOFF11_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B11;
    sbit  DOFF12_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B12;
    sbit  DOFF13_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B13;
    sbit  DOFF14_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B14;
    sbit  DOFF15_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B15;

sfr unsigned int   volatile DMA_TCD30_DOFF       absolute 0x400093D4;
    sbit  DOFF0_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B0;
    sbit  DOFF1_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B1;
    sbit  DOFF2_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B2;
    sbit  DOFF3_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B3;
    sbit  DOFF4_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B4;
    sbit  DOFF5_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B5;
    sbit  DOFF6_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B6;
    sbit  DOFF7_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B7;
    sbit  DOFF8_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B8;
    sbit  DOFF9_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B9;
    sbit  DOFF10_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B10;
    sbit  DOFF11_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B11;
    sbit  DOFF12_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B12;
    sbit  DOFF13_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B13;
    sbit  DOFF14_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B14;
    sbit  DOFF15_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B15;

sfr unsigned int   volatile DMA_TCD31_DOFF       absolute 0x400093F4;
    sbit  DOFF0_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B0;
    sbit  DOFF1_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B1;
    sbit  DOFF2_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B2;
    sbit  DOFF3_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B3;
    sbit  DOFF4_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B4;
    sbit  DOFF5_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B5;
    sbit  DOFF6_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B6;
    sbit  DOFF7_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B7;
    sbit  DOFF8_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B8;
    sbit  DOFF9_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B9;
    sbit  DOFF10_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B10;
    sbit  DOFF11_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B11;
    sbit  DOFF12_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B12;
    sbit  DOFF13_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B13;
    sbit  DOFF14_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B14;
    sbit  DOFF15_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B15;

sfr unsigned int   volatile DMA_TCD0_CITER_ELINKNO absolute 0x40009016;
    const register unsigned short int CITER0 = 0;
    sbit  CITER0_bit at DMA_TCD0_CITER_ELINKNO.B0;
    const register unsigned short int CITER1 = 1;
    sbit  CITER1_bit at DMA_TCD0_CITER_ELINKNO.B1;
    const register unsigned short int CITER2 = 2;
    sbit  CITER2_bit at DMA_TCD0_CITER_ELINKNO.B2;
    const register unsigned short int CITER3 = 3;
    sbit  CITER3_bit at DMA_TCD0_CITER_ELINKNO.B3;
    const register unsigned short int CITER4 = 4;
    sbit  CITER4_bit at DMA_TCD0_CITER_ELINKNO.B4;
    const register unsigned short int CITER5 = 5;
    sbit  CITER5_bit at DMA_TCD0_CITER_ELINKNO.B5;
    const register unsigned short int CITER6 = 6;
    sbit  CITER6_bit at DMA_TCD0_CITER_ELINKNO.B6;
    const register unsigned short int CITER7 = 7;
    sbit  CITER7_bit at DMA_TCD0_CITER_ELINKNO.B7;
    const register unsigned short int CITER8 = 8;
    sbit  CITER8_bit at DMA_TCD0_CITER_ELINKNO.B8;
    const register unsigned short int CITER9 = 9;
    sbit  CITER9_bit at DMA_TCD0_CITER_ELINKNO.B9;
    const register unsigned short int CITER10 = 10;
    sbit  CITER10_bit at DMA_TCD0_CITER_ELINKNO.B10;
    const register unsigned short int CITER11 = 11;
    sbit  CITER11_bit at DMA_TCD0_CITER_ELINKNO.B11;
    const register unsigned short int CITER12 = 12;
    sbit  CITER12_bit at DMA_TCD0_CITER_ELINKNO.B12;
    const register unsigned short int CITER13 = 13;
    sbit  CITER13_bit at DMA_TCD0_CITER_ELINKNO.B13;
    const register unsigned short int CITER14 = 14;
    sbit  CITER14_bit at DMA_TCD0_CITER_ELINKNO.B14;
    const register unsigned short int ELINK = 15;
    sbit  ELINK_bit at DMA_TCD0_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD1_CITER_ELINKNO absolute 0x40009036;
    sbit  CITER0_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD2_CITER_ELINKNO absolute 0x40009056;
    sbit  CITER0_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD3_CITER_ELINKNO absolute 0x40009076;
    sbit  CITER0_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD4_CITER_ELINKNO absolute 0x40009096;
    sbit  CITER0_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD5_CITER_ELINKNO absolute 0x400090B6;
    sbit  CITER0_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD6_CITER_ELINKNO absolute 0x400090D6;
    sbit  CITER0_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD7_CITER_ELINKNO absolute 0x400090F6;
    sbit  CITER0_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD8_CITER_ELINKNO absolute 0x40009116;
    sbit  CITER0_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD9_CITER_ELINKNO absolute 0x40009136;
    sbit  CITER0_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD10_CITER_ELINKNO absolute 0x40009156;
    sbit  CITER0_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD11_CITER_ELINKNO absolute 0x40009176;
    sbit  CITER0_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD12_CITER_ELINKNO absolute 0x40009196;
    sbit  CITER0_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD13_CITER_ELINKNO absolute 0x400091B6;
    sbit  CITER0_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD14_CITER_ELINKNO absolute 0x400091D6;
    sbit  CITER0_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD15_CITER_ELINKNO absolute 0x400091F6;
    sbit  CITER0_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD16_CITER_ELINKNO absolute 0x40009216;
    sbit  CITER0_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD17_CITER_ELINKNO absolute 0x40009236;
    sbit  CITER0_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD18_CITER_ELINKNO absolute 0x40009256;
    sbit  CITER0_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD19_CITER_ELINKNO absolute 0x40009276;
    sbit  CITER0_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD20_CITER_ELINKNO absolute 0x40009296;
    sbit  CITER0_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD21_CITER_ELINKNO absolute 0x400092B6;
    sbit  CITER0_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD22_CITER_ELINKNO absolute 0x400092D6;
    sbit  CITER0_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD23_CITER_ELINKNO absolute 0x400092F6;
    sbit  CITER0_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD24_CITER_ELINKNO absolute 0x40009316;
    sbit  CITER0_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD25_CITER_ELINKNO absolute 0x40009336;
    sbit  CITER0_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD26_CITER_ELINKNO absolute 0x40009356;
    sbit  CITER0_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD27_CITER_ELINKNO absolute 0x40009376;
    sbit  CITER0_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD28_CITER_ELINKNO absolute 0x40009396;
    sbit  CITER0_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD29_CITER_ELINKNO absolute 0x400093B6;
    sbit  CITER0_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD30_CITER_ELINKNO absolute 0x400093D6;
    sbit  CITER0_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD31_CITER_ELINKNO absolute 0x400093F6;
    sbit  CITER0_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD0_CITER_ELINKYES absolute 0x40009016;
    sbit  CITER0_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B8;
    const register unsigned short int LINKCH0 = 9;
    sbit  LINKCH0_bit at DMA_TCD0_CITER_ELINKYES.B9;
    const register unsigned short int LINKCH1 = 10;
    sbit  LINKCH1_bit at DMA_TCD0_CITER_ELINKYES.B10;
    const register unsigned short int LINKCH2 = 11;
    sbit  LINKCH2_bit at DMA_TCD0_CITER_ELINKYES.B11;
    const register unsigned short int LINKCH3 = 12;
    sbit  LINKCH3_bit at DMA_TCD0_CITER_ELINKYES.B12;
    const register unsigned short int LINKCH4 = 13;
    sbit  LINKCH4_bit at DMA_TCD0_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD1_CITER_ELINKYES absolute 0x40009036;
    sbit  CITER0_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD2_CITER_ELINKYES absolute 0x40009056;
    sbit  CITER0_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD3_CITER_ELINKYES absolute 0x40009076;
    sbit  CITER0_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD4_CITER_ELINKYES absolute 0x40009096;
    sbit  CITER0_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD5_CITER_ELINKYES absolute 0x400090B6;
    sbit  CITER0_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD6_CITER_ELINKYES absolute 0x400090D6;
    sbit  CITER0_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD7_CITER_ELINKYES absolute 0x400090F6;
    sbit  CITER0_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD8_CITER_ELINKYES absolute 0x40009116;
    sbit  CITER0_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD9_CITER_ELINKYES absolute 0x40009136;
    sbit  CITER0_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD10_CITER_ELINKYES absolute 0x40009156;
    sbit  CITER0_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD11_CITER_ELINKYES absolute 0x40009176;
    sbit  CITER0_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD12_CITER_ELINKYES absolute 0x40009196;
    sbit  CITER0_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD13_CITER_ELINKYES absolute 0x400091B6;
    sbit  CITER0_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD14_CITER_ELINKYES absolute 0x400091D6;
    sbit  CITER0_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD15_CITER_ELINKYES absolute 0x400091F6;
    sbit  CITER0_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD16_CITER_ELINKYES absolute 0x40009216;
    sbit  CITER0_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD17_CITER_ELINKYES absolute 0x40009236;
    sbit  CITER0_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD18_CITER_ELINKYES absolute 0x40009256;
    sbit  CITER0_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD19_CITER_ELINKYES absolute 0x40009276;
    sbit  CITER0_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD20_CITER_ELINKYES absolute 0x40009296;
    sbit  CITER0_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD21_CITER_ELINKYES absolute 0x400092B6;
    sbit  CITER0_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD22_CITER_ELINKYES absolute 0x400092D6;
    sbit  CITER0_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD23_CITER_ELINKYES absolute 0x400092F6;
    sbit  CITER0_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD24_CITER_ELINKYES absolute 0x40009316;
    sbit  CITER0_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD25_CITER_ELINKYES absolute 0x40009336;
    sbit  CITER0_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD26_CITER_ELINKYES absolute 0x40009356;
    sbit  CITER0_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD27_CITER_ELINKYES absolute 0x40009376;
    sbit  CITER0_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD28_CITER_ELINKYES absolute 0x40009396;
    sbit  CITER0_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD29_CITER_ELINKYES absolute 0x400093B6;
    sbit  CITER0_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD30_CITER_ELINKYES absolute 0x400093D6;
    sbit  CITER0_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD31_CITER_ELINKYES absolute 0x400093F6;
    sbit  CITER0_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B15;

sfr unsigned long   volatile DMA_TCD0_DLASTSGA    absolute 0x40009018;
    const register unsigned short int DLASTSGA0 = 0;
    sbit  DLASTSGA0_bit at DMA_TCD0_DLASTSGA.B0;
    const register unsigned short int DLASTSGA1 = 1;
    sbit  DLASTSGA1_bit at DMA_TCD0_DLASTSGA.B1;
    const register unsigned short int DLASTSGA2 = 2;
    sbit  DLASTSGA2_bit at DMA_TCD0_DLASTSGA.B2;
    const register unsigned short int DLASTSGA3 = 3;
    sbit  DLASTSGA3_bit at DMA_TCD0_DLASTSGA.B3;
    const register unsigned short int DLASTSGA4 = 4;
    sbit  DLASTSGA4_bit at DMA_TCD0_DLASTSGA.B4;
    const register unsigned short int DLASTSGA5 = 5;
    sbit  DLASTSGA5_bit at DMA_TCD0_DLASTSGA.B5;
    const register unsigned short int DLASTSGA6 = 6;
    sbit  DLASTSGA6_bit at DMA_TCD0_DLASTSGA.B6;
    const register unsigned short int DLASTSGA7 = 7;
    sbit  DLASTSGA7_bit at DMA_TCD0_DLASTSGA.B7;
    const register unsigned short int DLASTSGA8 = 8;
    sbit  DLASTSGA8_bit at DMA_TCD0_DLASTSGA.B8;
    const register unsigned short int DLASTSGA9 = 9;
    sbit  DLASTSGA9_bit at DMA_TCD0_DLASTSGA.B9;
    const register unsigned short int DLASTSGA10 = 10;
    sbit  DLASTSGA10_bit at DMA_TCD0_DLASTSGA.B10;
    const register unsigned short int DLASTSGA11 = 11;
    sbit  DLASTSGA11_bit at DMA_TCD0_DLASTSGA.B11;
    const register unsigned short int DLASTSGA12 = 12;
    sbit  DLASTSGA12_bit at DMA_TCD0_DLASTSGA.B12;
    const register unsigned short int DLASTSGA13 = 13;
    sbit  DLASTSGA13_bit at DMA_TCD0_DLASTSGA.B13;
    const register unsigned short int DLASTSGA14 = 14;
    sbit  DLASTSGA14_bit at DMA_TCD0_DLASTSGA.B14;
    const register unsigned short int DLASTSGA15 = 15;
    sbit  DLASTSGA15_bit at DMA_TCD0_DLASTSGA.B15;
    const register unsigned short int DLASTSGA16 = 16;
    sbit  DLASTSGA16_bit at DMA_TCD0_DLASTSGA.B16;
    const register unsigned short int DLASTSGA17 = 17;
    sbit  DLASTSGA17_bit at DMA_TCD0_DLASTSGA.B17;
    const register unsigned short int DLASTSGA18 = 18;
    sbit  DLASTSGA18_bit at DMA_TCD0_DLASTSGA.B18;
    const register unsigned short int DLASTSGA19 = 19;
    sbit  DLASTSGA19_bit at DMA_TCD0_DLASTSGA.B19;
    const register unsigned short int DLASTSGA20 = 20;
    sbit  DLASTSGA20_bit at DMA_TCD0_DLASTSGA.B20;
    const register unsigned short int DLASTSGA21 = 21;
    sbit  DLASTSGA21_bit at DMA_TCD0_DLASTSGA.B21;
    const register unsigned short int DLASTSGA22 = 22;
    sbit  DLASTSGA22_bit at DMA_TCD0_DLASTSGA.B22;
    const register unsigned short int DLASTSGA23 = 23;
    sbit  DLASTSGA23_bit at DMA_TCD0_DLASTSGA.B23;
    const register unsigned short int DLASTSGA24 = 24;
    sbit  DLASTSGA24_bit at DMA_TCD0_DLASTSGA.B24;
    const register unsigned short int DLASTSGA25 = 25;
    sbit  DLASTSGA25_bit at DMA_TCD0_DLASTSGA.B25;
    const register unsigned short int DLASTSGA26 = 26;
    sbit  DLASTSGA26_bit at DMA_TCD0_DLASTSGA.B26;
    const register unsigned short int DLASTSGA27 = 27;
    sbit  DLASTSGA27_bit at DMA_TCD0_DLASTSGA.B27;
    const register unsigned short int DLASTSGA28 = 28;
    sbit  DLASTSGA28_bit at DMA_TCD0_DLASTSGA.B28;
    const register unsigned short int DLASTSGA29 = 29;
    sbit  DLASTSGA29_bit at DMA_TCD0_DLASTSGA.B29;
    const register unsigned short int DLASTSGA30 = 30;
    sbit  DLASTSGA30_bit at DMA_TCD0_DLASTSGA.B30;
    const register unsigned short int DLASTSGA31 = 31;
    sbit  DLASTSGA31_bit at DMA_TCD0_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD1_DLASTSGA    absolute 0x40009038;
    sbit  DLASTSGA0_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD2_DLASTSGA    absolute 0x40009058;
    sbit  DLASTSGA0_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD3_DLASTSGA    absolute 0x40009078;
    sbit  DLASTSGA0_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD4_DLASTSGA    absolute 0x40009098;
    sbit  DLASTSGA0_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD5_DLASTSGA    absolute 0x400090B8;
    sbit  DLASTSGA0_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD6_DLASTSGA    absolute 0x400090D8;
    sbit  DLASTSGA0_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD7_DLASTSGA    absolute 0x400090F8;
    sbit  DLASTSGA0_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD8_DLASTSGA    absolute 0x40009118;
    sbit  DLASTSGA0_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD9_DLASTSGA    absolute 0x40009138;
    sbit  DLASTSGA0_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD10_DLASTSGA   absolute 0x40009158;
    sbit  DLASTSGA0_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD11_DLASTSGA   absolute 0x40009178;
    sbit  DLASTSGA0_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD12_DLASTSGA   absolute 0x40009198;
    sbit  DLASTSGA0_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD13_DLASTSGA   absolute 0x400091B8;
    sbit  DLASTSGA0_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD14_DLASTSGA   absolute 0x400091D8;
    sbit  DLASTSGA0_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD15_DLASTSGA   absolute 0x400091F8;
    sbit  DLASTSGA0_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD16_DLASTSGA   absolute 0x40009218;
    sbit  DLASTSGA0_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD17_DLASTSGA   absolute 0x40009238;
    sbit  DLASTSGA0_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD18_DLASTSGA   absolute 0x40009258;
    sbit  DLASTSGA0_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD19_DLASTSGA   absolute 0x40009278;
    sbit  DLASTSGA0_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD20_DLASTSGA   absolute 0x40009298;
    sbit  DLASTSGA0_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD21_DLASTSGA   absolute 0x400092B8;
    sbit  DLASTSGA0_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD22_DLASTSGA   absolute 0x400092D8;
    sbit  DLASTSGA0_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD23_DLASTSGA   absolute 0x400092F8;
    sbit  DLASTSGA0_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD24_DLASTSGA   absolute 0x40009318;
    sbit  DLASTSGA0_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD25_DLASTSGA   absolute 0x40009338;
    sbit  DLASTSGA0_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD26_DLASTSGA   absolute 0x40009358;
    sbit  DLASTSGA0_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD27_DLASTSGA   absolute 0x40009378;
    sbit  DLASTSGA0_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD28_DLASTSGA   absolute 0x40009398;
    sbit  DLASTSGA0_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD29_DLASTSGA   absolute 0x400093B8;
    sbit  DLASTSGA0_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD30_DLASTSGA   absolute 0x400093D8;
    sbit  DLASTSGA0_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD31_DLASTSGA   absolute 0x400093F8;
    sbit  DLASTSGA0_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B31;

sfr unsigned int   volatile DMA_TCD0_CSR         absolute 0x4000901C;
    const register unsigned short int START = 0;
    sbit  START_bit at DMA_TCD0_CSR.B0;
    const register unsigned short int INTMAJOR = 1;
    sbit  INTMAJOR_bit at DMA_TCD0_CSR.B1;
    const register unsigned short int INTHALF = 2;
    sbit  INTHALF_bit at DMA_TCD0_CSR.B2;
    const register unsigned short int DREQ = 3;
    sbit  DREQ_bit at DMA_TCD0_CSR.B3;
    const register unsigned short int ESG = 4;
    sbit  ESG_bit at DMA_TCD0_CSR.B4;
    const register unsigned short int MAJORELINK = 5;
    sbit  MAJORELINK_bit at DMA_TCD0_CSR.B5;
    const register unsigned short int ACTIVE = 6;
    sbit  ACTIVE_bit at DMA_TCD0_CSR.B6;
    const register unsigned short int DONE = 7;
    sbit  DONE_bit at DMA_TCD0_CSR.B7;
    const register unsigned short int MAJORLINKCH0 = 8;
    sbit  MAJORLINKCH0_bit at DMA_TCD0_CSR.B8;
    const register unsigned short int MAJORLINKCH1 = 9;
    sbit  MAJORLINKCH1_bit at DMA_TCD0_CSR.B9;
    const register unsigned short int MAJORLINKCH2 = 10;
    sbit  MAJORLINKCH2_bit at DMA_TCD0_CSR.B10;
    const register unsigned short int MAJORLINKCH3 = 11;
    sbit  MAJORLINKCH3_bit at DMA_TCD0_CSR.B11;
    const register unsigned short int MAJORLINKCH4 = 12;
    sbit  MAJORLINKCH4_bit at DMA_TCD0_CSR.B12;
    const register unsigned short int BWC0 = 14;
    sbit  BWC0_bit at DMA_TCD0_CSR.B14;
    const register unsigned short int BWC1 = 15;
    sbit  BWC1_bit at DMA_TCD0_CSR.B15;

sfr unsigned int   volatile DMA_TCD1_CSR         absolute 0x4000903C;
    sbit  START_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B0;
    sbit  INTMAJOR_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B1;
    sbit  INTHALF_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B2;
    sbit  DREQ_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B3;
    sbit  ESG_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B4;
    sbit  MAJORELINK_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B5;
    sbit  ACTIVE_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B6;
    sbit  DONE_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B12;
    sbit  BWC0_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B14;
    sbit  BWC1_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B15;

sfr unsigned int   volatile DMA_TCD2_CSR         absolute 0x4000905C;
    sbit  START_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B0;
    sbit  INTMAJOR_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B1;
    sbit  INTHALF_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B2;
    sbit  DREQ_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B3;
    sbit  ESG_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B4;
    sbit  MAJORELINK_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B5;
    sbit  ACTIVE_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B6;
    sbit  DONE_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B12;
    sbit  BWC0_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B14;
    sbit  BWC1_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B15;

sfr unsigned int   volatile DMA_TCD3_CSR         absolute 0x4000907C;
    sbit  START_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B0;
    sbit  INTMAJOR_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B1;
    sbit  INTHALF_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B2;
    sbit  DREQ_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B3;
    sbit  ESG_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B4;
    sbit  MAJORELINK_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B5;
    sbit  ACTIVE_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B6;
    sbit  DONE_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B12;
    sbit  BWC0_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B14;
    sbit  BWC1_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B15;

sfr unsigned int   volatile DMA_TCD4_CSR         absolute 0x4000909C;
    sbit  START_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B0;
    sbit  INTMAJOR_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B1;
    sbit  INTHALF_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B2;
    sbit  DREQ_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B3;
    sbit  ESG_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B4;
    sbit  MAJORELINK_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B5;
    sbit  ACTIVE_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B6;
    sbit  DONE_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B12;
    sbit  BWC0_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B14;
    sbit  BWC1_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B15;

sfr unsigned int   volatile DMA_TCD5_CSR         absolute 0x400090BC;
    sbit  START_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B0;
    sbit  INTMAJOR_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B1;
    sbit  INTHALF_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B2;
    sbit  DREQ_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B3;
    sbit  ESG_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B4;
    sbit  MAJORELINK_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B5;
    sbit  ACTIVE_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B6;
    sbit  DONE_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B12;
    sbit  BWC0_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B14;
    sbit  BWC1_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B15;

sfr unsigned int   volatile DMA_TCD6_CSR         absolute 0x400090DC;
    sbit  START_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B0;
    sbit  INTMAJOR_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B1;
    sbit  INTHALF_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B2;
    sbit  DREQ_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B3;
    sbit  ESG_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B4;
    sbit  MAJORELINK_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B5;
    sbit  ACTIVE_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B6;
    sbit  DONE_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B12;
    sbit  BWC0_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B14;
    sbit  BWC1_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B15;

sfr unsigned int   volatile DMA_TCD7_CSR         absolute 0x400090FC;
    sbit  START_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B0;
    sbit  INTMAJOR_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B1;
    sbit  INTHALF_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B2;
    sbit  DREQ_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B3;
    sbit  ESG_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B4;
    sbit  MAJORELINK_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B5;
    sbit  ACTIVE_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B6;
    sbit  DONE_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B12;
    sbit  BWC0_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B14;
    sbit  BWC1_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B15;

sfr unsigned int   volatile DMA_TCD8_CSR         absolute 0x4000911C;
    sbit  START_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B0;
    sbit  INTMAJOR_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B1;
    sbit  INTHALF_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B2;
    sbit  DREQ_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B3;
    sbit  ESG_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B4;
    sbit  MAJORELINK_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B5;
    sbit  ACTIVE_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B6;
    sbit  DONE_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B12;
    sbit  BWC0_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B14;
    sbit  BWC1_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B15;

sfr unsigned int   volatile DMA_TCD9_CSR         absolute 0x4000913C;
    sbit  START_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B0;
    sbit  INTMAJOR_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B1;
    sbit  INTHALF_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B2;
    sbit  DREQ_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B3;
    sbit  ESG_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B4;
    sbit  MAJORELINK_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B5;
    sbit  ACTIVE_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B6;
    sbit  DONE_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B12;
    sbit  BWC0_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B14;
    sbit  BWC1_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B15;

sfr unsigned int   volatile DMA_TCD10_CSR        absolute 0x4000915C;
    sbit  START_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B0;
    sbit  INTMAJOR_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B1;
    sbit  INTHALF_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B2;
    sbit  DREQ_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B3;
    sbit  ESG_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B4;
    sbit  MAJORELINK_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B5;
    sbit  ACTIVE_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B6;
    sbit  DONE_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B12;
    sbit  BWC0_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B14;
    sbit  BWC1_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B15;

sfr unsigned int   volatile DMA_TCD11_CSR        absolute 0x4000917C;
    sbit  START_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B0;
    sbit  INTMAJOR_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B1;
    sbit  INTHALF_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B2;
    sbit  DREQ_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B3;
    sbit  ESG_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B4;
    sbit  MAJORELINK_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B5;
    sbit  ACTIVE_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B6;
    sbit  DONE_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B12;
    sbit  BWC0_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B14;
    sbit  BWC1_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B15;

sfr unsigned int   volatile DMA_TCD12_CSR        absolute 0x4000919C;
    sbit  START_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B0;
    sbit  INTMAJOR_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B1;
    sbit  INTHALF_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B2;
    sbit  DREQ_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B3;
    sbit  ESG_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B4;
    sbit  MAJORELINK_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B5;
    sbit  ACTIVE_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B6;
    sbit  DONE_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B12;
    sbit  BWC0_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B14;
    sbit  BWC1_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B15;

sfr unsigned int   volatile DMA_TCD13_CSR        absolute 0x400091BC;
    sbit  START_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B0;
    sbit  INTMAJOR_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B1;
    sbit  INTHALF_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B2;
    sbit  DREQ_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B3;
    sbit  ESG_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B4;
    sbit  MAJORELINK_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B5;
    sbit  ACTIVE_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B6;
    sbit  DONE_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B12;
    sbit  BWC0_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B14;
    sbit  BWC1_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B15;

sfr unsigned int   volatile DMA_TCD14_CSR        absolute 0x400091DC;
    sbit  START_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B0;
    sbit  INTMAJOR_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B1;
    sbit  INTHALF_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B2;
    sbit  DREQ_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B3;
    sbit  ESG_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B4;
    sbit  MAJORELINK_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B5;
    sbit  ACTIVE_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B6;
    sbit  DONE_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B12;
    sbit  BWC0_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B14;
    sbit  BWC1_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B15;

sfr unsigned int   volatile DMA_TCD15_CSR        absolute 0x400091FC;
    sbit  START_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B0;
    sbit  INTMAJOR_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B1;
    sbit  INTHALF_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B2;
    sbit  DREQ_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B3;
    sbit  ESG_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B4;
    sbit  MAJORELINK_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B5;
    sbit  ACTIVE_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B6;
    sbit  DONE_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B12;
    sbit  BWC0_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B14;
    sbit  BWC1_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B15;

sfr unsigned int   volatile DMA_TCD16_CSR        absolute 0x4000921C;
    sbit  START_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B0;
    sbit  INTMAJOR_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B1;
    sbit  INTHALF_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B2;
    sbit  DREQ_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B3;
    sbit  ESG_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B4;
    sbit  MAJORELINK_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B5;
    sbit  ACTIVE_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B6;
    sbit  DONE_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B12;
    sbit  BWC0_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B14;
    sbit  BWC1_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B15;

sfr unsigned int   volatile DMA_TCD17_CSR        absolute 0x4000923C;
    sbit  START_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B0;
    sbit  INTMAJOR_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B1;
    sbit  INTHALF_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B2;
    sbit  DREQ_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B3;
    sbit  ESG_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B4;
    sbit  MAJORELINK_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B5;
    sbit  ACTIVE_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B6;
    sbit  DONE_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B12;
    sbit  BWC0_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B14;
    sbit  BWC1_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B15;

sfr unsigned int   volatile DMA_TCD18_CSR        absolute 0x4000925C;
    sbit  START_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B0;
    sbit  INTMAJOR_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B1;
    sbit  INTHALF_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B2;
    sbit  DREQ_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B3;
    sbit  ESG_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B4;
    sbit  MAJORELINK_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B5;
    sbit  ACTIVE_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B6;
    sbit  DONE_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B12;
    sbit  BWC0_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B14;
    sbit  BWC1_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B15;

sfr unsigned int   volatile DMA_TCD19_CSR        absolute 0x4000927C;
    sbit  START_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B0;
    sbit  INTMAJOR_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B1;
    sbit  INTHALF_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B2;
    sbit  DREQ_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B3;
    sbit  ESG_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B4;
    sbit  MAJORELINK_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B5;
    sbit  ACTIVE_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B6;
    sbit  DONE_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B12;
    sbit  BWC0_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B14;
    sbit  BWC1_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B15;

sfr unsigned int   volatile DMA_TCD20_CSR        absolute 0x4000929C;
    sbit  START_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B0;
    sbit  INTMAJOR_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B1;
    sbit  INTHALF_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B2;
    sbit  DREQ_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B3;
    sbit  ESG_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B4;
    sbit  MAJORELINK_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B5;
    sbit  ACTIVE_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B6;
    sbit  DONE_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B12;
    sbit  BWC0_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B14;
    sbit  BWC1_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B15;

sfr unsigned int   volatile DMA_TCD21_CSR        absolute 0x400092BC;
    sbit  START_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B0;
    sbit  INTMAJOR_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B1;
    sbit  INTHALF_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B2;
    sbit  DREQ_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B3;
    sbit  ESG_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B4;
    sbit  MAJORELINK_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B5;
    sbit  ACTIVE_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B6;
    sbit  DONE_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B12;
    sbit  BWC0_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B14;
    sbit  BWC1_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B15;

sfr unsigned int   volatile DMA_TCD22_CSR        absolute 0x400092DC;
    sbit  START_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B0;
    sbit  INTMAJOR_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B1;
    sbit  INTHALF_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B2;
    sbit  DREQ_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B3;
    sbit  ESG_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B4;
    sbit  MAJORELINK_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B5;
    sbit  ACTIVE_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B6;
    sbit  DONE_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B12;
    sbit  BWC0_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B14;
    sbit  BWC1_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B15;

sfr unsigned int   volatile DMA_TCD23_CSR        absolute 0x400092FC;
    sbit  START_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B0;
    sbit  INTMAJOR_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B1;
    sbit  INTHALF_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B2;
    sbit  DREQ_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B3;
    sbit  ESG_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B4;
    sbit  MAJORELINK_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B5;
    sbit  ACTIVE_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B6;
    sbit  DONE_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B12;
    sbit  BWC0_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B14;
    sbit  BWC1_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B15;

sfr unsigned int   volatile DMA_TCD24_CSR        absolute 0x4000931C;
    sbit  START_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B0;
    sbit  INTMAJOR_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B1;
    sbit  INTHALF_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B2;
    sbit  DREQ_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B3;
    sbit  ESG_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B4;
    sbit  MAJORELINK_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B5;
    sbit  ACTIVE_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B6;
    sbit  DONE_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B12;
    sbit  BWC0_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B14;
    sbit  BWC1_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B15;

sfr unsigned int   volatile DMA_TCD25_CSR        absolute 0x4000933C;
    sbit  START_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B0;
    sbit  INTMAJOR_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B1;
    sbit  INTHALF_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B2;
    sbit  DREQ_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B3;
    sbit  ESG_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B4;
    sbit  MAJORELINK_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B5;
    sbit  ACTIVE_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B6;
    sbit  DONE_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B12;
    sbit  BWC0_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B14;
    sbit  BWC1_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B15;

sfr unsigned int   volatile DMA_TCD26_CSR        absolute 0x4000935C;
    sbit  START_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B0;
    sbit  INTMAJOR_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B1;
    sbit  INTHALF_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B2;
    sbit  DREQ_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B3;
    sbit  ESG_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B4;
    sbit  MAJORELINK_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B5;
    sbit  ACTIVE_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B6;
    sbit  DONE_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B12;
    sbit  BWC0_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B14;
    sbit  BWC1_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B15;

sfr unsigned int   volatile DMA_TCD27_CSR        absolute 0x4000937C;
    sbit  START_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B0;
    sbit  INTMAJOR_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B1;
    sbit  INTHALF_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B2;
    sbit  DREQ_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B3;
    sbit  ESG_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B4;
    sbit  MAJORELINK_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B5;
    sbit  ACTIVE_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B6;
    sbit  DONE_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B12;
    sbit  BWC0_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B14;
    sbit  BWC1_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B15;

sfr unsigned int   volatile DMA_TCD28_CSR        absolute 0x4000939C;
    sbit  START_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B0;
    sbit  INTMAJOR_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B1;
    sbit  INTHALF_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B2;
    sbit  DREQ_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B3;
    sbit  ESG_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B4;
    sbit  MAJORELINK_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B5;
    sbit  ACTIVE_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B6;
    sbit  DONE_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B12;
    sbit  BWC0_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B14;
    sbit  BWC1_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B15;

sfr unsigned int   volatile DMA_TCD29_CSR        absolute 0x400093BC;
    sbit  START_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B0;
    sbit  INTMAJOR_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B1;
    sbit  INTHALF_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B2;
    sbit  DREQ_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B3;
    sbit  ESG_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B4;
    sbit  MAJORELINK_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B5;
    sbit  ACTIVE_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B6;
    sbit  DONE_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B12;
    sbit  BWC0_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B14;
    sbit  BWC1_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B15;

sfr unsigned int   volatile DMA_TCD30_CSR        absolute 0x400093DC;
    sbit  START_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B0;
    sbit  INTMAJOR_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B1;
    sbit  INTHALF_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B2;
    sbit  DREQ_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B3;
    sbit  ESG_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B4;
    sbit  MAJORELINK_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B5;
    sbit  ACTIVE_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B6;
    sbit  DONE_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B12;
    sbit  BWC0_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B14;
    sbit  BWC1_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B15;

sfr unsigned int   volatile DMA_TCD31_CSR        absolute 0x400093FC;
    sbit  START_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B0;
    sbit  INTMAJOR_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B1;
    sbit  INTHALF_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B2;
    sbit  DREQ_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B3;
    sbit  ESG_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B4;
    sbit  MAJORELINK_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B5;
    sbit  ACTIVE_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B6;
    sbit  DONE_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B12;
    sbit  BWC0_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B14;
    sbit  BWC1_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B15;

sfr unsigned int   volatile DMA_TCD0_BITER_ELINKNO absolute 0x4000901E;
    const register unsigned short int BITER0 = 0;
    sbit  BITER0_bit at DMA_TCD0_BITER_ELINKNO.B0;
    const register unsigned short int BITER1 = 1;
    sbit  BITER1_bit at DMA_TCD0_BITER_ELINKNO.B1;
    const register unsigned short int BITER2 = 2;
    sbit  BITER2_bit at DMA_TCD0_BITER_ELINKNO.B2;
    const register unsigned short int BITER3 = 3;
    sbit  BITER3_bit at DMA_TCD0_BITER_ELINKNO.B3;
    const register unsigned short int BITER4 = 4;
    sbit  BITER4_bit at DMA_TCD0_BITER_ELINKNO.B4;
    const register unsigned short int BITER5 = 5;
    sbit  BITER5_bit at DMA_TCD0_BITER_ELINKNO.B5;
    const register unsigned short int BITER6 = 6;
    sbit  BITER6_bit at DMA_TCD0_BITER_ELINKNO.B6;
    const register unsigned short int BITER7 = 7;
    sbit  BITER7_bit at DMA_TCD0_BITER_ELINKNO.B7;
    const register unsigned short int BITER8 = 8;
    sbit  BITER8_bit at DMA_TCD0_BITER_ELINKNO.B8;
    const register unsigned short int BITER9 = 9;
    sbit  BITER9_bit at DMA_TCD0_BITER_ELINKNO.B9;
    const register unsigned short int BITER10 = 10;
    sbit  BITER10_bit at DMA_TCD0_BITER_ELINKNO.B10;
    const register unsigned short int BITER11 = 11;
    sbit  BITER11_bit at DMA_TCD0_BITER_ELINKNO.B11;
    const register unsigned short int BITER12 = 12;
    sbit  BITER12_bit at DMA_TCD0_BITER_ELINKNO.B12;
    const register unsigned short int BITER13 = 13;
    sbit  BITER13_bit at DMA_TCD0_BITER_ELINKNO.B13;
    const register unsigned short int BITER14 = 14;
    sbit  BITER14_bit at DMA_TCD0_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD0_BITER_ELINKNO_bit at DMA_TCD0_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD1_BITER_ELINKNO absolute 0x4000903E;
    sbit  BITER0_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD2_BITER_ELINKNO absolute 0x4000905E;
    sbit  BITER0_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD3_BITER_ELINKNO absolute 0x4000907E;
    sbit  BITER0_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD4_BITER_ELINKNO absolute 0x4000909E;
    sbit  BITER0_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD5_BITER_ELINKNO absolute 0x400090BE;
    sbit  BITER0_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD6_BITER_ELINKNO absolute 0x400090DE;
    sbit  BITER0_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD7_BITER_ELINKNO absolute 0x400090FE;
    sbit  BITER0_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD8_BITER_ELINKNO absolute 0x4000911E;
    sbit  BITER0_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD9_BITER_ELINKNO absolute 0x4000913E;
    sbit  BITER0_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD10_BITER_ELINKNO absolute 0x4000915E;
    sbit  BITER0_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD11_BITER_ELINKNO absolute 0x4000917E;
    sbit  BITER0_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD12_BITER_ELINKNO absolute 0x4000919E;
    sbit  BITER0_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD13_BITER_ELINKNO absolute 0x400091BE;
    sbit  BITER0_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD14_BITER_ELINKNO absolute 0x400091DE;
    sbit  BITER0_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD15_BITER_ELINKNO absolute 0x400091FE;
    sbit  BITER0_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD16_BITER_ELINKNO absolute 0x4000921E;
    sbit  BITER0_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD17_BITER_ELINKNO absolute 0x4000923E;
    sbit  BITER0_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD18_BITER_ELINKNO absolute 0x4000925E;
    sbit  BITER0_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD19_BITER_ELINKNO absolute 0x4000927E;
    sbit  BITER0_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD20_BITER_ELINKNO absolute 0x4000929E;
    sbit  BITER0_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD21_BITER_ELINKNO absolute 0x400092BE;
    sbit  BITER0_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD22_BITER_ELINKNO absolute 0x400092DE;
    sbit  BITER0_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD23_BITER_ELINKNO absolute 0x400092FE;
    sbit  BITER0_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD24_BITER_ELINKNO absolute 0x4000931E;
    sbit  BITER0_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD25_BITER_ELINKNO absolute 0x4000933E;
    sbit  BITER0_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD26_BITER_ELINKNO absolute 0x4000935E;
    sbit  BITER0_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD27_BITER_ELINKNO absolute 0x4000937E;
    sbit  BITER0_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD28_BITER_ELINKNO absolute 0x4000939E;
    sbit  BITER0_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD29_BITER_ELINKNO absolute 0x400093BE;
    sbit  BITER0_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD30_BITER_ELINKNO absolute 0x400093DE;
    sbit  BITER0_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD31_BITER_ELINKNO absolute 0x400093FE;
    sbit  BITER0_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD0_BITER_ELINKYES absolute 0x4000901E;
    sbit  BITER0_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD1_BITER_ELINKYES absolute 0x4000903E;
    sbit  BITER0_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD2_BITER_ELINKYES absolute 0x4000905E;
    sbit  BITER0_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD3_BITER_ELINKYES absolute 0x4000907E;
    sbit  BITER0_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD4_BITER_ELINKYES absolute 0x4000909E;
    sbit  BITER0_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD5_BITER_ELINKYES absolute 0x400090BE;
    sbit  BITER0_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD6_BITER_ELINKYES absolute 0x400090DE;
    sbit  BITER0_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD7_BITER_ELINKYES absolute 0x400090FE;
    sbit  BITER0_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD8_BITER_ELINKYES absolute 0x4000911E;
    sbit  BITER0_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD9_BITER_ELINKYES absolute 0x4000913E;
    sbit  BITER0_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD10_BITER_ELINKYES absolute 0x4000915E;
    sbit  BITER0_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD11_BITER_ELINKYES absolute 0x4000917E;
    sbit  BITER0_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD12_BITER_ELINKYES absolute 0x4000919E;
    sbit  BITER0_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD13_BITER_ELINKYES absolute 0x400091BE;
    sbit  BITER0_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD14_BITER_ELINKYES absolute 0x400091DE;
    sbit  BITER0_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD15_BITER_ELINKYES absolute 0x400091FE;
    sbit  BITER0_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD16_BITER_ELINKYES absolute 0x4000921E;
    sbit  BITER0_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD17_BITER_ELINKYES absolute 0x4000923E;
    sbit  BITER0_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD18_BITER_ELINKYES absolute 0x4000925E;
    sbit  BITER0_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD19_BITER_ELINKYES absolute 0x4000927E;
    sbit  BITER0_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD20_BITER_ELINKYES absolute 0x4000929E;
    sbit  BITER0_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD21_BITER_ELINKYES absolute 0x400092BE;
    sbit  BITER0_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD22_BITER_ELINKYES absolute 0x400092DE;
    sbit  BITER0_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD23_BITER_ELINKYES absolute 0x400092FE;
    sbit  BITER0_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD24_BITER_ELINKYES absolute 0x4000931E;
    sbit  BITER0_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD25_BITER_ELINKYES absolute 0x4000933E;
    sbit  BITER0_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD26_BITER_ELINKYES absolute 0x4000935E;
    sbit  BITER0_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD27_BITER_ELINKYES absolute 0x4000937E;
    sbit  BITER0_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD28_BITER_ELINKYES absolute 0x4000939E;
    sbit  BITER0_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD29_BITER_ELINKYES absolute 0x400093BE;
    sbit  BITER0_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD30_BITER_ELINKYES absolute 0x400093DE;
    sbit  BITER0_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD31_BITER_ELINKYES absolute 0x400093FE;
    sbit  BITER0_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B15;

sfr unsigned long   volatile FB_CSAR0             absolute 0x4000C000;
    const register unsigned short int BA0 = 16;
    sbit  BA0_bit at FB_CSAR0.B16;
    const register unsigned short int BA1 = 17;
    sbit  BA1_bit at FB_CSAR0.B17;
    const register unsigned short int BA2 = 18;
    sbit  BA2_bit at FB_CSAR0.B18;
    const register unsigned short int BA3 = 19;
    sbit  BA3_bit at FB_CSAR0.B19;
    const register unsigned short int BA4 = 20;
    sbit  BA4_bit at FB_CSAR0.B20;
    const register unsigned short int BA5 = 21;
    sbit  BA5_bit at FB_CSAR0.B21;
    const register unsigned short int BA6 = 22;
    sbit  BA6_bit at FB_CSAR0.B22;
    const register unsigned short int BA7 = 23;
    sbit  BA7_bit at FB_CSAR0.B23;
    const register unsigned short int BA8 = 24;
    sbit  BA8_bit at FB_CSAR0.B24;
    const register unsigned short int BA9 = 25;
    sbit  BA9_bit at FB_CSAR0.B25;
    const register unsigned short int BA10 = 26;
    sbit  BA10_bit at FB_CSAR0.B26;
    const register unsigned short int BA11 = 27;
    sbit  BA11_bit at FB_CSAR0.B27;
    const register unsigned short int BA12 = 28;
    sbit  BA12_bit at FB_CSAR0.B28;
    const register unsigned short int BA13 = 29;
    sbit  BA13_bit at FB_CSAR0.B29;
    const register unsigned short int BA14 = 30;
    sbit  BA14_bit at FB_CSAR0.B30;
    const register unsigned short int BA15 = 31;
    sbit  BA15_bit at FB_CSAR0.B31;

sfr unsigned long   volatile FB_CSAR1             absolute 0x4000C00C;
    sbit  BA0_FB_CSAR1_bit at FB_CSAR1.B16;
    sbit  BA1_FB_CSAR1_bit at FB_CSAR1.B17;
    sbit  BA2_FB_CSAR1_bit at FB_CSAR1.B18;
    sbit  BA3_FB_CSAR1_bit at FB_CSAR1.B19;
    sbit  BA4_FB_CSAR1_bit at FB_CSAR1.B20;
    sbit  BA5_FB_CSAR1_bit at FB_CSAR1.B21;
    sbit  BA6_FB_CSAR1_bit at FB_CSAR1.B22;
    sbit  BA7_FB_CSAR1_bit at FB_CSAR1.B23;
    sbit  BA8_FB_CSAR1_bit at FB_CSAR1.B24;
    sbit  BA9_FB_CSAR1_bit at FB_CSAR1.B25;
    sbit  BA10_FB_CSAR1_bit at FB_CSAR1.B26;
    sbit  BA11_FB_CSAR1_bit at FB_CSAR1.B27;
    sbit  BA12_FB_CSAR1_bit at FB_CSAR1.B28;
    sbit  BA13_FB_CSAR1_bit at FB_CSAR1.B29;
    sbit  BA14_FB_CSAR1_bit at FB_CSAR1.B30;
    sbit  BA15_FB_CSAR1_bit at FB_CSAR1.B31;

sfr unsigned long   volatile FB_CSAR2             absolute 0x4000C018;
    sbit  BA0_FB_CSAR2_bit at FB_CSAR2.B16;
    sbit  BA1_FB_CSAR2_bit at FB_CSAR2.B17;
    sbit  BA2_FB_CSAR2_bit at FB_CSAR2.B18;
    sbit  BA3_FB_CSAR2_bit at FB_CSAR2.B19;
    sbit  BA4_FB_CSAR2_bit at FB_CSAR2.B20;
    sbit  BA5_FB_CSAR2_bit at FB_CSAR2.B21;
    sbit  BA6_FB_CSAR2_bit at FB_CSAR2.B22;
    sbit  BA7_FB_CSAR2_bit at FB_CSAR2.B23;
    sbit  BA8_FB_CSAR2_bit at FB_CSAR2.B24;
    sbit  BA9_FB_CSAR2_bit at FB_CSAR2.B25;
    sbit  BA10_FB_CSAR2_bit at FB_CSAR2.B26;
    sbit  BA11_FB_CSAR2_bit at FB_CSAR2.B27;
    sbit  BA12_FB_CSAR2_bit at FB_CSAR2.B28;
    sbit  BA13_FB_CSAR2_bit at FB_CSAR2.B29;
    sbit  BA14_FB_CSAR2_bit at FB_CSAR2.B30;
    sbit  BA15_FB_CSAR2_bit at FB_CSAR2.B31;

sfr unsigned long   volatile FB_CSAR3             absolute 0x4000C024;
    sbit  BA0_FB_CSAR3_bit at FB_CSAR3.B16;
    sbit  BA1_FB_CSAR3_bit at FB_CSAR3.B17;
    sbit  BA2_FB_CSAR3_bit at FB_CSAR3.B18;
    sbit  BA3_FB_CSAR3_bit at FB_CSAR3.B19;
    sbit  BA4_FB_CSAR3_bit at FB_CSAR3.B20;
    sbit  BA5_FB_CSAR3_bit at FB_CSAR3.B21;
    sbit  BA6_FB_CSAR3_bit at FB_CSAR3.B22;
    sbit  BA7_FB_CSAR3_bit at FB_CSAR3.B23;
    sbit  BA8_FB_CSAR3_bit at FB_CSAR3.B24;
    sbit  BA9_FB_CSAR3_bit at FB_CSAR3.B25;
    sbit  BA10_FB_CSAR3_bit at FB_CSAR3.B26;
    sbit  BA11_FB_CSAR3_bit at FB_CSAR3.B27;
    sbit  BA12_FB_CSAR3_bit at FB_CSAR3.B28;
    sbit  BA13_FB_CSAR3_bit at FB_CSAR3.B29;
    sbit  BA14_FB_CSAR3_bit at FB_CSAR3.B30;
    sbit  BA15_FB_CSAR3_bit at FB_CSAR3.B31;

sfr unsigned long   volatile FB_CSAR4             absolute 0x4000C030;
    sbit  BA0_FB_CSAR4_bit at FB_CSAR4.B16;
    sbit  BA1_FB_CSAR4_bit at FB_CSAR4.B17;
    sbit  BA2_FB_CSAR4_bit at FB_CSAR4.B18;
    sbit  BA3_FB_CSAR4_bit at FB_CSAR4.B19;
    sbit  BA4_FB_CSAR4_bit at FB_CSAR4.B20;
    sbit  BA5_FB_CSAR4_bit at FB_CSAR4.B21;
    sbit  BA6_FB_CSAR4_bit at FB_CSAR4.B22;
    sbit  BA7_FB_CSAR4_bit at FB_CSAR4.B23;
    sbit  BA8_FB_CSAR4_bit at FB_CSAR4.B24;
    sbit  BA9_FB_CSAR4_bit at FB_CSAR4.B25;
    sbit  BA10_FB_CSAR4_bit at FB_CSAR4.B26;
    sbit  BA11_FB_CSAR4_bit at FB_CSAR4.B27;
    sbit  BA12_FB_CSAR4_bit at FB_CSAR4.B28;
    sbit  BA13_FB_CSAR4_bit at FB_CSAR4.B29;
    sbit  BA14_FB_CSAR4_bit at FB_CSAR4.B30;
    sbit  BA15_FB_CSAR4_bit at FB_CSAR4.B31;

sfr unsigned long   volatile FB_CSAR5             absolute 0x4000C03C;
    sbit  BA0_FB_CSAR5_bit at FB_CSAR5.B16;
    sbit  BA1_FB_CSAR5_bit at FB_CSAR5.B17;
    sbit  BA2_FB_CSAR5_bit at FB_CSAR5.B18;
    sbit  BA3_FB_CSAR5_bit at FB_CSAR5.B19;
    sbit  BA4_FB_CSAR5_bit at FB_CSAR5.B20;
    sbit  BA5_FB_CSAR5_bit at FB_CSAR5.B21;
    sbit  BA6_FB_CSAR5_bit at FB_CSAR5.B22;
    sbit  BA7_FB_CSAR5_bit at FB_CSAR5.B23;
    sbit  BA8_FB_CSAR5_bit at FB_CSAR5.B24;
    sbit  BA9_FB_CSAR5_bit at FB_CSAR5.B25;
    sbit  BA10_FB_CSAR5_bit at FB_CSAR5.B26;
    sbit  BA11_FB_CSAR5_bit at FB_CSAR5.B27;
    sbit  BA12_FB_CSAR5_bit at FB_CSAR5.B28;
    sbit  BA13_FB_CSAR5_bit at FB_CSAR5.B29;
    sbit  BA14_FB_CSAR5_bit at FB_CSAR5.B30;
    sbit  BA15_FB_CSAR5_bit at FB_CSAR5.B31;

sfr unsigned long   volatile FB_CSMR0             absolute 0x4000C004;
    sbit  V_FB_CSMR0_bit at FB_CSMR0.B0;
    const register unsigned short int WP = 8;
    sbit  WP_bit at FB_CSMR0.B8;
    const register unsigned short int BAM0 = 16;
    sbit  BAM0_bit at FB_CSMR0.B16;
    const register unsigned short int BAM1 = 17;
    sbit  BAM1_bit at FB_CSMR0.B17;
    const register unsigned short int BAM2 = 18;
    sbit  BAM2_bit at FB_CSMR0.B18;
    const register unsigned short int BAM3 = 19;
    sbit  BAM3_bit at FB_CSMR0.B19;
    const register unsigned short int BAM4 = 20;
    sbit  BAM4_bit at FB_CSMR0.B20;
    const register unsigned short int BAM5 = 21;
    sbit  BAM5_bit at FB_CSMR0.B21;
    const register unsigned short int BAM6 = 22;
    sbit  BAM6_bit at FB_CSMR0.B22;
    const register unsigned short int BAM7 = 23;
    sbit  BAM7_bit at FB_CSMR0.B23;
    const register unsigned short int BAM8 = 24;
    sbit  BAM8_bit at FB_CSMR0.B24;
    const register unsigned short int BAM9 = 25;
    sbit  BAM9_bit at FB_CSMR0.B25;
    const register unsigned short int BAM10 = 26;
    sbit  BAM10_bit at FB_CSMR0.B26;
    const register unsigned short int BAM11 = 27;
    sbit  BAM11_bit at FB_CSMR0.B27;
    const register unsigned short int BAM12 = 28;
    sbit  BAM12_bit at FB_CSMR0.B28;
    const register unsigned short int BAM13 = 29;
    sbit  BAM13_bit at FB_CSMR0.B29;
    const register unsigned short int BAM14 = 30;
    sbit  BAM14_bit at FB_CSMR0.B30;
    const register unsigned short int BAM15 = 31;
    sbit  BAM15_bit at FB_CSMR0.B31;

sfr unsigned long   volatile FB_CSMR1             absolute 0x4000C010;
    sbit  V_FB_CSMR1_bit at FB_CSMR1.B0;
    sbit  WP_FB_CSMR1_bit at FB_CSMR1.B8;
    sbit  BAM0_FB_CSMR1_bit at FB_CSMR1.B16;
    sbit  BAM1_FB_CSMR1_bit at FB_CSMR1.B17;
    sbit  BAM2_FB_CSMR1_bit at FB_CSMR1.B18;
    sbit  BAM3_FB_CSMR1_bit at FB_CSMR1.B19;
    sbit  BAM4_FB_CSMR1_bit at FB_CSMR1.B20;
    sbit  BAM5_FB_CSMR1_bit at FB_CSMR1.B21;
    sbit  BAM6_FB_CSMR1_bit at FB_CSMR1.B22;
    sbit  BAM7_FB_CSMR1_bit at FB_CSMR1.B23;
    sbit  BAM8_FB_CSMR1_bit at FB_CSMR1.B24;
    sbit  BAM9_FB_CSMR1_bit at FB_CSMR1.B25;
    sbit  BAM10_FB_CSMR1_bit at FB_CSMR1.B26;
    sbit  BAM11_FB_CSMR1_bit at FB_CSMR1.B27;
    sbit  BAM12_FB_CSMR1_bit at FB_CSMR1.B28;
    sbit  BAM13_FB_CSMR1_bit at FB_CSMR1.B29;
    sbit  BAM14_FB_CSMR1_bit at FB_CSMR1.B30;
    sbit  BAM15_FB_CSMR1_bit at FB_CSMR1.B31;

sfr unsigned long   volatile FB_CSMR2             absolute 0x4000C01C;
    sbit  V_FB_CSMR2_bit at FB_CSMR2.B0;
    sbit  WP_FB_CSMR2_bit at FB_CSMR2.B8;
    sbit  BAM0_FB_CSMR2_bit at FB_CSMR2.B16;
    sbit  BAM1_FB_CSMR2_bit at FB_CSMR2.B17;
    sbit  BAM2_FB_CSMR2_bit at FB_CSMR2.B18;
    sbit  BAM3_FB_CSMR2_bit at FB_CSMR2.B19;
    sbit  BAM4_FB_CSMR2_bit at FB_CSMR2.B20;
    sbit  BAM5_FB_CSMR2_bit at FB_CSMR2.B21;
    sbit  BAM6_FB_CSMR2_bit at FB_CSMR2.B22;
    sbit  BAM7_FB_CSMR2_bit at FB_CSMR2.B23;
    sbit  BAM8_FB_CSMR2_bit at FB_CSMR2.B24;
    sbit  BAM9_FB_CSMR2_bit at FB_CSMR2.B25;
    sbit  BAM10_FB_CSMR2_bit at FB_CSMR2.B26;
    sbit  BAM11_FB_CSMR2_bit at FB_CSMR2.B27;
    sbit  BAM12_FB_CSMR2_bit at FB_CSMR2.B28;
    sbit  BAM13_FB_CSMR2_bit at FB_CSMR2.B29;
    sbit  BAM14_FB_CSMR2_bit at FB_CSMR2.B30;
    sbit  BAM15_FB_CSMR2_bit at FB_CSMR2.B31;

sfr unsigned long   volatile FB_CSMR3             absolute 0x4000C028;
    sbit  V_FB_CSMR3_bit at FB_CSMR3.B0;
    sbit  WP_FB_CSMR3_bit at FB_CSMR3.B8;
    sbit  BAM0_FB_CSMR3_bit at FB_CSMR3.B16;
    sbit  BAM1_FB_CSMR3_bit at FB_CSMR3.B17;
    sbit  BAM2_FB_CSMR3_bit at FB_CSMR3.B18;
    sbit  BAM3_FB_CSMR3_bit at FB_CSMR3.B19;
    sbit  BAM4_FB_CSMR3_bit at FB_CSMR3.B20;
    sbit  BAM5_FB_CSMR3_bit at FB_CSMR3.B21;
    sbit  BAM6_FB_CSMR3_bit at FB_CSMR3.B22;
    sbit  BAM7_FB_CSMR3_bit at FB_CSMR3.B23;
    sbit  BAM8_FB_CSMR3_bit at FB_CSMR3.B24;
    sbit  BAM9_FB_CSMR3_bit at FB_CSMR3.B25;
    sbit  BAM10_FB_CSMR3_bit at FB_CSMR3.B26;
    sbit  BAM11_FB_CSMR3_bit at FB_CSMR3.B27;
    sbit  BAM12_FB_CSMR3_bit at FB_CSMR3.B28;
    sbit  BAM13_FB_CSMR3_bit at FB_CSMR3.B29;
    sbit  BAM14_FB_CSMR3_bit at FB_CSMR3.B30;
    sbit  BAM15_FB_CSMR3_bit at FB_CSMR3.B31;

sfr unsigned long   volatile FB_CSMR4             absolute 0x4000C034;
    sbit  V_FB_CSMR4_bit at FB_CSMR4.B0;
    sbit  WP_FB_CSMR4_bit at FB_CSMR4.B8;
    sbit  BAM0_FB_CSMR4_bit at FB_CSMR4.B16;
    sbit  BAM1_FB_CSMR4_bit at FB_CSMR4.B17;
    sbit  BAM2_FB_CSMR4_bit at FB_CSMR4.B18;
    sbit  BAM3_FB_CSMR4_bit at FB_CSMR4.B19;
    sbit  BAM4_FB_CSMR4_bit at FB_CSMR4.B20;
    sbit  BAM5_FB_CSMR4_bit at FB_CSMR4.B21;
    sbit  BAM6_FB_CSMR4_bit at FB_CSMR4.B22;
    sbit  BAM7_FB_CSMR4_bit at FB_CSMR4.B23;
    sbit  BAM8_FB_CSMR4_bit at FB_CSMR4.B24;
    sbit  BAM9_FB_CSMR4_bit at FB_CSMR4.B25;
    sbit  BAM10_FB_CSMR4_bit at FB_CSMR4.B26;
    sbit  BAM11_FB_CSMR4_bit at FB_CSMR4.B27;
    sbit  BAM12_FB_CSMR4_bit at FB_CSMR4.B28;
    sbit  BAM13_FB_CSMR4_bit at FB_CSMR4.B29;
    sbit  BAM14_FB_CSMR4_bit at FB_CSMR4.B30;
    sbit  BAM15_FB_CSMR4_bit at FB_CSMR4.B31;

sfr unsigned long   volatile FB_CSMR5             absolute 0x4000C040;
    sbit  V_FB_CSMR5_bit at FB_CSMR5.B0;
    sbit  WP_FB_CSMR5_bit at FB_CSMR5.B8;
    sbit  BAM0_FB_CSMR5_bit at FB_CSMR5.B16;
    sbit  BAM1_FB_CSMR5_bit at FB_CSMR5.B17;
    sbit  BAM2_FB_CSMR5_bit at FB_CSMR5.B18;
    sbit  BAM3_FB_CSMR5_bit at FB_CSMR5.B19;
    sbit  BAM4_FB_CSMR5_bit at FB_CSMR5.B20;
    sbit  BAM5_FB_CSMR5_bit at FB_CSMR5.B21;
    sbit  BAM6_FB_CSMR5_bit at FB_CSMR5.B22;
    sbit  BAM7_FB_CSMR5_bit at FB_CSMR5.B23;
    sbit  BAM8_FB_CSMR5_bit at FB_CSMR5.B24;
    sbit  BAM9_FB_CSMR5_bit at FB_CSMR5.B25;
    sbit  BAM10_FB_CSMR5_bit at FB_CSMR5.B26;
    sbit  BAM11_FB_CSMR5_bit at FB_CSMR5.B27;
    sbit  BAM12_FB_CSMR5_bit at FB_CSMR5.B28;
    sbit  BAM13_FB_CSMR5_bit at FB_CSMR5.B29;
    sbit  BAM14_FB_CSMR5_bit at FB_CSMR5.B30;
    sbit  BAM15_FB_CSMR5_bit at FB_CSMR5.B31;

sfr unsigned long   volatile FB_CSCR0             absolute 0x4000C008;
    const register unsigned short int BSTW = 3;
    sbit  BSTW_bit at FB_CSCR0.B3;
    const register unsigned short int BSTR = 4;
    sbit  BSTR_bit at FB_CSCR0.B4;
    const register unsigned short int BEM = 5;
    sbit  BEM_bit at FB_CSCR0.B5;
    const register unsigned short int PS0 = 6;
    sbit  PS0_bit at FB_CSCR0.B6;
    const register unsigned short int PS1 = 7;
    sbit  PS1_bit at FB_CSCR0.B7;
    const register unsigned short int AA = 8;
    sbit  AA_bit at FB_CSCR0.B8;
    const register unsigned short int BLS = 9;
    sbit  BLS_bit at FB_CSCR0.B9;
    const register unsigned short int WS0 = 10;
    sbit  WS0_bit at FB_CSCR0.B10;
    const register unsigned short int WS1 = 11;
    sbit  WS1_bit at FB_CSCR0.B11;
    const register unsigned short int WS2 = 12;
    sbit  WS2_bit at FB_CSCR0.B12;
    const register unsigned short int WS3 = 13;
    sbit  WS3_bit at FB_CSCR0.B13;
    const register unsigned short int WS4 = 14;
    sbit  WS4_bit at FB_CSCR0.B14;
    const register unsigned short int WS5 = 15;
    sbit  WS5_bit at FB_CSCR0.B15;
    const register unsigned short int WRAH0 = 16;
    sbit  WRAH0_bit at FB_CSCR0.B16;
    const register unsigned short int WRAH1 = 17;
    sbit  WRAH1_bit at FB_CSCR0.B17;
    const register unsigned short int RDAH0 = 18;
    sbit  RDAH0_bit at FB_CSCR0.B18;
    const register unsigned short int RDAH1 = 19;
    sbit  RDAH1_bit at FB_CSCR0.B19;
    const register unsigned short int ASET0 = 20;
    sbit  ASET0_bit at FB_CSCR0.B20;
    const register unsigned short int ASET1 = 21;
    sbit  ASET1_bit at FB_CSCR0.B21;
    const register unsigned short int EXTS = 22;
    sbit  EXTS_bit at FB_CSCR0.B22;
    const register unsigned short int SWSEN = 23;
    sbit  SWSEN_bit at FB_CSCR0.B23;
    const register unsigned short int SWS0 = 26;
    sbit  SWS0_bit at FB_CSCR0.B26;
    const register unsigned short int SWS1 = 27;
    sbit  SWS1_bit at FB_CSCR0.B27;
    const register unsigned short int SWS2 = 28;
    sbit  SWS2_bit at FB_CSCR0.B28;
    const register unsigned short int SWS3 = 29;
    sbit  SWS3_bit at FB_CSCR0.B29;
    const register unsigned short int SWS4 = 30;
    sbit  SWS4_bit at FB_CSCR0.B30;
    const register unsigned short int SWS5 = 31;
    sbit  SWS5_bit at FB_CSCR0.B31;

sfr unsigned long   volatile FB_CSCR1             absolute 0x4000C014;
    sbit  BSTW_FB_CSCR1_bit at FB_CSCR1.B3;
    sbit  BSTR_FB_CSCR1_bit at FB_CSCR1.B4;
    sbit  BEM_FB_CSCR1_bit at FB_CSCR1.B5;
    sbit  PS0_FB_CSCR1_bit at FB_CSCR1.B6;
    sbit  PS1_FB_CSCR1_bit at FB_CSCR1.B7;
    sbit  AA_FB_CSCR1_bit at FB_CSCR1.B8;
    sbit  BLS_FB_CSCR1_bit at FB_CSCR1.B9;
    sbit  WS0_FB_CSCR1_bit at FB_CSCR1.B10;
    sbit  WS1_FB_CSCR1_bit at FB_CSCR1.B11;
    sbit  WS2_FB_CSCR1_bit at FB_CSCR1.B12;
    sbit  WS3_FB_CSCR1_bit at FB_CSCR1.B13;
    sbit  WS4_FB_CSCR1_bit at FB_CSCR1.B14;
    sbit  WS5_FB_CSCR1_bit at FB_CSCR1.B15;
    sbit  WRAH0_FB_CSCR1_bit at FB_CSCR1.B16;
    sbit  WRAH1_FB_CSCR1_bit at FB_CSCR1.B17;
    sbit  RDAH0_FB_CSCR1_bit at FB_CSCR1.B18;
    sbit  RDAH1_FB_CSCR1_bit at FB_CSCR1.B19;
    sbit  ASET0_FB_CSCR1_bit at FB_CSCR1.B20;
    sbit  ASET1_FB_CSCR1_bit at FB_CSCR1.B21;
    sbit  EXTS_FB_CSCR1_bit at FB_CSCR1.B22;
    sbit  SWSEN_FB_CSCR1_bit at FB_CSCR1.B23;
    sbit  SWS0_FB_CSCR1_bit at FB_CSCR1.B26;
    sbit  SWS1_FB_CSCR1_bit at FB_CSCR1.B27;
    sbit  SWS2_FB_CSCR1_bit at FB_CSCR1.B28;
    sbit  SWS3_FB_CSCR1_bit at FB_CSCR1.B29;
    sbit  SWS4_FB_CSCR1_bit at FB_CSCR1.B30;
    sbit  SWS5_FB_CSCR1_bit at FB_CSCR1.B31;

sfr unsigned long   volatile FB_CSCR2             absolute 0x4000C020;
    sbit  BSTW_FB_CSCR2_bit at FB_CSCR2.B3;
    sbit  BSTR_FB_CSCR2_bit at FB_CSCR2.B4;
    sbit  BEM_FB_CSCR2_bit at FB_CSCR2.B5;
    sbit  PS0_FB_CSCR2_bit at FB_CSCR2.B6;
    sbit  PS1_FB_CSCR2_bit at FB_CSCR2.B7;
    sbit  AA_FB_CSCR2_bit at FB_CSCR2.B8;
    sbit  BLS_FB_CSCR2_bit at FB_CSCR2.B9;
    sbit  WS0_FB_CSCR2_bit at FB_CSCR2.B10;
    sbit  WS1_FB_CSCR2_bit at FB_CSCR2.B11;
    sbit  WS2_FB_CSCR2_bit at FB_CSCR2.B12;
    sbit  WS3_FB_CSCR2_bit at FB_CSCR2.B13;
    sbit  WS4_FB_CSCR2_bit at FB_CSCR2.B14;
    sbit  WS5_FB_CSCR2_bit at FB_CSCR2.B15;
    sbit  WRAH0_FB_CSCR2_bit at FB_CSCR2.B16;
    sbit  WRAH1_FB_CSCR2_bit at FB_CSCR2.B17;
    sbit  RDAH0_FB_CSCR2_bit at FB_CSCR2.B18;
    sbit  RDAH1_FB_CSCR2_bit at FB_CSCR2.B19;
    sbit  ASET0_FB_CSCR2_bit at FB_CSCR2.B20;
    sbit  ASET1_FB_CSCR2_bit at FB_CSCR2.B21;
    sbit  EXTS_FB_CSCR2_bit at FB_CSCR2.B22;
    sbit  SWSEN_FB_CSCR2_bit at FB_CSCR2.B23;
    sbit  SWS0_FB_CSCR2_bit at FB_CSCR2.B26;
    sbit  SWS1_FB_CSCR2_bit at FB_CSCR2.B27;
    sbit  SWS2_FB_CSCR2_bit at FB_CSCR2.B28;
    sbit  SWS3_FB_CSCR2_bit at FB_CSCR2.B29;
    sbit  SWS4_FB_CSCR2_bit at FB_CSCR2.B30;
    sbit  SWS5_FB_CSCR2_bit at FB_CSCR2.B31;

sfr unsigned long   volatile FB_CSCR3             absolute 0x4000C02C;
    sbit  BSTW_FB_CSCR3_bit at FB_CSCR3.B3;
    sbit  BSTR_FB_CSCR3_bit at FB_CSCR3.B4;
    sbit  BEM_FB_CSCR3_bit at FB_CSCR3.B5;
    sbit  PS0_FB_CSCR3_bit at FB_CSCR3.B6;
    sbit  PS1_FB_CSCR3_bit at FB_CSCR3.B7;
    sbit  AA_FB_CSCR3_bit at FB_CSCR3.B8;
    sbit  BLS_FB_CSCR3_bit at FB_CSCR3.B9;
    sbit  WS0_FB_CSCR3_bit at FB_CSCR3.B10;
    sbit  WS1_FB_CSCR3_bit at FB_CSCR3.B11;
    sbit  WS2_FB_CSCR3_bit at FB_CSCR3.B12;
    sbit  WS3_FB_CSCR3_bit at FB_CSCR3.B13;
    sbit  WS4_FB_CSCR3_bit at FB_CSCR3.B14;
    sbit  WS5_FB_CSCR3_bit at FB_CSCR3.B15;
    sbit  WRAH0_FB_CSCR3_bit at FB_CSCR3.B16;
    sbit  WRAH1_FB_CSCR3_bit at FB_CSCR3.B17;
    sbit  RDAH0_FB_CSCR3_bit at FB_CSCR3.B18;
    sbit  RDAH1_FB_CSCR3_bit at FB_CSCR3.B19;
    sbit  ASET0_FB_CSCR3_bit at FB_CSCR3.B20;
    sbit  ASET1_FB_CSCR3_bit at FB_CSCR3.B21;
    sbit  EXTS_FB_CSCR3_bit at FB_CSCR3.B22;
    sbit  SWSEN_FB_CSCR3_bit at FB_CSCR3.B23;
    sbit  SWS0_FB_CSCR3_bit at FB_CSCR3.B26;
    sbit  SWS1_FB_CSCR3_bit at FB_CSCR3.B27;
    sbit  SWS2_FB_CSCR3_bit at FB_CSCR3.B28;
    sbit  SWS3_FB_CSCR3_bit at FB_CSCR3.B29;
    sbit  SWS4_FB_CSCR3_bit at FB_CSCR3.B30;
    sbit  SWS5_FB_CSCR3_bit at FB_CSCR3.B31;

sfr unsigned long   volatile FB_CSCR4             absolute 0x4000C038;
    sbit  BSTW_FB_CSCR4_bit at FB_CSCR4.B3;
    sbit  BSTR_FB_CSCR4_bit at FB_CSCR4.B4;
    sbit  BEM_FB_CSCR4_bit at FB_CSCR4.B5;
    sbit  PS0_FB_CSCR4_bit at FB_CSCR4.B6;
    sbit  PS1_FB_CSCR4_bit at FB_CSCR4.B7;
    sbit  AA_FB_CSCR4_bit at FB_CSCR4.B8;
    sbit  BLS_FB_CSCR4_bit at FB_CSCR4.B9;
    sbit  WS0_FB_CSCR4_bit at FB_CSCR4.B10;
    sbit  WS1_FB_CSCR4_bit at FB_CSCR4.B11;
    sbit  WS2_FB_CSCR4_bit at FB_CSCR4.B12;
    sbit  WS3_FB_CSCR4_bit at FB_CSCR4.B13;
    sbit  WS4_FB_CSCR4_bit at FB_CSCR4.B14;
    sbit  WS5_FB_CSCR4_bit at FB_CSCR4.B15;
    sbit  WRAH0_FB_CSCR4_bit at FB_CSCR4.B16;
    sbit  WRAH1_FB_CSCR4_bit at FB_CSCR4.B17;
    sbit  RDAH0_FB_CSCR4_bit at FB_CSCR4.B18;
    sbit  RDAH1_FB_CSCR4_bit at FB_CSCR4.B19;
    sbit  ASET0_FB_CSCR4_bit at FB_CSCR4.B20;
    sbit  ASET1_FB_CSCR4_bit at FB_CSCR4.B21;
    sbit  EXTS_FB_CSCR4_bit at FB_CSCR4.B22;
    sbit  SWSEN_FB_CSCR4_bit at FB_CSCR4.B23;
    sbit  SWS0_FB_CSCR4_bit at FB_CSCR4.B26;
    sbit  SWS1_FB_CSCR4_bit at FB_CSCR4.B27;
    sbit  SWS2_FB_CSCR4_bit at FB_CSCR4.B28;
    sbit  SWS3_FB_CSCR4_bit at FB_CSCR4.B29;
    sbit  SWS4_FB_CSCR4_bit at FB_CSCR4.B30;
    sbit  SWS5_FB_CSCR4_bit at FB_CSCR4.B31;

sfr unsigned long   volatile FB_CSCR5             absolute 0x4000C044;
    sbit  BSTW_FB_CSCR5_bit at FB_CSCR5.B3;
    sbit  BSTR_FB_CSCR5_bit at FB_CSCR5.B4;
    sbit  BEM_FB_CSCR5_bit at FB_CSCR5.B5;
    sbit  PS0_FB_CSCR5_bit at FB_CSCR5.B6;
    sbit  PS1_FB_CSCR5_bit at FB_CSCR5.B7;
    sbit  AA_FB_CSCR5_bit at FB_CSCR5.B8;
    sbit  BLS_FB_CSCR5_bit at FB_CSCR5.B9;
    sbit  WS0_FB_CSCR5_bit at FB_CSCR5.B10;
    sbit  WS1_FB_CSCR5_bit at FB_CSCR5.B11;
    sbit  WS2_FB_CSCR5_bit at FB_CSCR5.B12;
    sbit  WS3_FB_CSCR5_bit at FB_CSCR5.B13;
    sbit  WS4_FB_CSCR5_bit at FB_CSCR5.B14;
    sbit  WS5_FB_CSCR5_bit at FB_CSCR5.B15;
    sbit  WRAH0_FB_CSCR5_bit at FB_CSCR5.B16;
    sbit  WRAH1_FB_CSCR5_bit at FB_CSCR5.B17;
    sbit  RDAH0_FB_CSCR5_bit at FB_CSCR5.B18;
    sbit  RDAH1_FB_CSCR5_bit at FB_CSCR5.B19;
    sbit  ASET0_FB_CSCR5_bit at FB_CSCR5.B20;
    sbit  ASET1_FB_CSCR5_bit at FB_CSCR5.B21;
    sbit  EXTS_FB_CSCR5_bit at FB_CSCR5.B22;
    sbit  SWSEN_FB_CSCR5_bit at FB_CSCR5.B23;
    sbit  SWS0_FB_CSCR5_bit at FB_CSCR5.B26;
    sbit  SWS1_FB_CSCR5_bit at FB_CSCR5.B27;
    sbit  SWS2_FB_CSCR5_bit at FB_CSCR5.B28;
    sbit  SWS3_FB_CSCR5_bit at FB_CSCR5.B29;
    sbit  SWS4_FB_CSCR5_bit at FB_CSCR5.B30;
    sbit  SWS5_FB_CSCR5_bit at FB_CSCR5.B31;

sfr unsigned long   volatile FB_CSPMCR            absolute 0x4000C060;
    const register unsigned short int GROUP50 = 12;
    sbit  GROUP50_bit at FB_CSPMCR.B12;
    const register unsigned short int GROUP51 = 13;
    sbit  GROUP51_bit at FB_CSPMCR.B13;
    const register unsigned short int GROUP52 = 14;
    sbit  GROUP52_bit at FB_CSPMCR.B14;
    const register unsigned short int GROUP53 = 15;
    sbit  GROUP53_bit at FB_CSPMCR.B15;
    const register unsigned short int GROUP40 = 16;
    sbit  GROUP40_bit at FB_CSPMCR.B16;
    const register unsigned short int GROUP41 = 17;
    sbit  GROUP41_bit at FB_CSPMCR.B17;
    const register unsigned short int GROUP42 = 18;
    sbit  GROUP42_bit at FB_CSPMCR.B18;
    const register unsigned short int GROUP43 = 19;
    sbit  GROUP43_bit at FB_CSPMCR.B19;
    const register unsigned short int GROUP30 = 20;
    sbit  GROUP30_bit at FB_CSPMCR.B20;
    const register unsigned short int GROUP31 = 21;
    sbit  GROUP31_bit at FB_CSPMCR.B21;
    const register unsigned short int GROUP32 = 22;
    sbit  GROUP32_bit at FB_CSPMCR.B22;
    const register unsigned short int GROUP33 = 23;
    sbit  GROUP33_bit at FB_CSPMCR.B23;
    const register unsigned short int GROUP20 = 24;
    sbit  GROUP20_bit at FB_CSPMCR.B24;
    const register unsigned short int GROUP21 = 25;
    sbit  GROUP21_bit at FB_CSPMCR.B25;
    const register unsigned short int GROUP22 = 26;
    sbit  GROUP22_bit at FB_CSPMCR.B26;
    const register unsigned short int GROUP23 = 27;
    sbit  GROUP23_bit at FB_CSPMCR.B27;
    const register unsigned short int GROUP10 = 28;
    sbit  GROUP10_bit at FB_CSPMCR.B28;
    const register unsigned short int GROUP11 = 29;
    sbit  GROUP11_bit at FB_CSPMCR.B29;
    const register unsigned short int GROUP12 = 30;
    sbit  GROUP12_bit at FB_CSPMCR.B30;
    const register unsigned short int GROUP13 = 31;
    sbit  GROUP13_bit at FB_CSPMCR.B31;

sfr unsigned long   volatile MPU_CESR             absolute 0x4000D000;
    sbit  VLD_MPU_CESR_bit at MPU_CESR.B0;
    const register unsigned short int NRGD0 = 8;
    sbit  NRGD0_bit at MPU_CESR.B8;
    const register unsigned short int NRGD1 = 9;
    sbit  NRGD1_bit at MPU_CESR.B9;
    const register unsigned short int NRGD2 = 10;
    sbit  NRGD2_bit at MPU_CESR.B10;
    const register unsigned short int NRGD3 = 11;
    sbit  NRGD3_bit at MPU_CESR.B11;
    const register unsigned short int NSP0 = 12;
    sbit  NSP0_bit at MPU_CESR.B12;
    const register unsigned short int NSP1 = 13;
    sbit  NSP1_bit at MPU_CESR.B13;
    const register unsigned short int NSP2 = 14;
    sbit  NSP2_bit at MPU_CESR.B14;
    const register unsigned short int NSP3 = 15;
    sbit  NSP3_bit at MPU_CESR.B15;
    const register unsigned short int HRL0 = 16;
    sbit  HRL0_bit at MPU_CESR.B16;
    const register unsigned short int HRL1 = 17;
    sbit  HRL1_bit at MPU_CESR.B17;
    const register unsigned short int HRL2 = 18;
    sbit  HRL2_bit at MPU_CESR.B18;
    const register unsigned short int HRL3 = 19;
    sbit  HRL3_bit at MPU_CESR.B19;
    const register unsigned short int SPERR0 = 27;
    sbit  SPERR0_bit at MPU_CESR.B27;
    const register unsigned short int SPERR1 = 28;
    sbit  SPERR1_bit at MPU_CESR.B28;
    const register unsigned short int SPERR2 = 29;
    sbit  SPERR2_bit at MPU_CESR.B29;
    const register unsigned short int SPERR3 = 30;
    sbit  SPERR3_bit at MPU_CESR.B30;
    const register unsigned short int SPERR4 = 31;
    sbit  SPERR4_bit at MPU_CESR.B31;

sfr unsigned long   volatile MPU_EAR0             absolute 0x4000D010;
    const register unsigned short int EADDR0 = 0;
    sbit  EADDR0_bit at MPU_EAR0.B0;
    const register unsigned short int EADDR1 = 1;
    sbit  EADDR1_bit at MPU_EAR0.B1;
    const register unsigned short int EADDR2 = 2;
    sbit  EADDR2_bit at MPU_EAR0.B2;
    const register unsigned short int EADDR3 = 3;
    sbit  EADDR3_bit at MPU_EAR0.B3;
    const register unsigned short int EADDR4 = 4;
    sbit  EADDR4_bit at MPU_EAR0.B4;
    const register unsigned short int EADDR5 = 5;
    sbit  EADDR5_bit at MPU_EAR0.B5;
    const register unsigned short int EADDR6 = 6;
    sbit  EADDR6_bit at MPU_EAR0.B6;
    const register unsigned short int EADDR7 = 7;
    sbit  EADDR7_bit at MPU_EAR0.B7;
    const register unsigned short int EADDR8 = 8;
    sbit  EADDR8_bit at MPU_EAR0.B8;
    const register unsigned short int EADDR9 = 9;
    sbit  EADDR9_bit at MPU_EAR0.B9;
    const register unsigned short int EADDR10 = 10;
    sbit  EADDR10_bit at MPU_EAR0.B10;
    const register unsigned short int EADDR11 = 11;
    sbit  EADDR11_bit at MPU_EAR0.B11;
    const register unsigned short int EADDR12 = 12;
    sbit  EADDR12_bit at MPU_EAR0.B12;
    const register unsigned short int EADDR13 = 13;
    sbit  EADDR13_bit at MPU_EAR0.B13;
    const register unsigned short int EADDR14 = 14;
    sbit  EADDR14_bit at MPU_EAR0.B14;
    const register unsigned short int EADDR15 = 15;
    sbit  EADDR15_bit at MPU_EAR0.B15;
    const register unsigned short int EADDR16 = 16;
    sbit  EADDR16_bit at MPU_EAR0.B16;
    const register unsigned short int EADDR17 = 17;
    sbit  EADDR17_bit at MPU_EAR0.B17;
    const register unsigned short int EADDR18 = 18;
    sbit  EADDR18_bit at MPU_EAR0.B18;
    const register unsigned short int EADDR19 = 19;
    sbit  EADDR19_bit at MPU_EAR0.B19;
    const register unsigned short int EADDR20 = 20;
    sbit  EADDR20_bit at MPU_EAR0.B20;
    const register unsigned short int EADDR21 = 21;
    sbit  EADDR21_bit at MPU_EAR0.B21;
    const register unsigned short int EADDR22 = 22;
    sbit  EADDR22_bit at MPU_EAR0.B22;
    const register unsigned short int EADDR23 = 23;
    sbit  EADDR23_bit at MPU_EAR0.B23;
    const register unsigned short int EADDR24 = 24;
    sbit  EADDR24_bit at MPU_EAR0.B24;
    const register unsigned short int EADDR25 = 25;
    sbit  EADDR25_bit at MPU_EAR0.B25;
    const register unsigned short int EADDR26 = 26;
    sbit  EADDR26_bit at MPU_EAR0.B26;
    const register unsigned short int EADDR27 = 27;
    sbit  EADDR27_bit at MPU_EAR0.B27;
    const register unsigned short int EADDR28 = 28;
    sbit  EADDR28_bit at MPU_EAR0.B28;
    const register unsigned short int EADDR29 = 29;
    sbit  EADDR29_bit at MPU_EAR0.B29;
    const register unsigned short int EADDR30 = 30;
    sbit  EADDR30_bit at MPU_EAR0.B30;
    const register unsigned short int EADDR31 = 31;
    sbit  EADDR31_bit at MPU_EAR0.B31;

sfr unsigned long   volatile MPU_EAR1             absolute 0x4000D018;
    sbit  EADDR0_MPU_EAR1_bit at MPU_EAR1.B0;
    sbit  EADDR1_MPU_EAR1_bit at MPU_EAR1.B1;
    sbit  EADDR2_MPU_EAR1_bit at MPU_EAR1.B2;
    sbit  EADDR3_MPU_EAR1_bit at MPU_EAR1.B3;
    sbit  EADDR4_MPU_EAR1_bit at MPU_EAR1.B4;
    sbit  EADDR5_MPU_EAR1_bit at MPU_EAR1.B5;
    sbit  EADDR6_MPU_EAR1_bit at MPU_EAR1.B6;
    sbit  EADDR7_MPU_EAR1_bit at MPU_EAR1.B7;
    sbit  EADDR8_MPU_EAR1_bit at MPU_EAR1.B8;
    sbit  EADDR9_MPU_EAR1_bit at MPU_EAR1.B9;
    sbit  EADDR10_MPU_EAR1_bit at MPU_EAR1.B10;
    sbit  EADDR11_MPU_EAR1_bit at MPU_EAR1.B11;
    sbit  EADDR12_MPU_EAR1_bit at MPU_EAR1.B12;
    sbit  EADDR13_MPU_EAR1_bit at MPU_EAR1.B13;
    sbit  EADDR14_MPU_EAR1_bit at MPU_EAR1.B14;
    sbit  EADDR15_MPU_EAR1_bit at MPU_EAR1.B15;
    sbit  EADDR16_MPU_EAR1_bit at MPU_EAR1.B16;
    sbit  EADDR17_MPU_EAR1_bit at MPU_EAR1.B17;
    sbit  EADDR18_MPU_EAR1_bit at MPU_EAR1.B18;
    sbit  EADDR19_MPU_EAR1_bit at MPU_EAR1.B19;
    sbit  EADDR20_MPU_EAR1_bit at MPU_EAR1.B20;
    sbit  EADDR21_MPU_EAR1_bit at MPU_EAR1.B21;
    sbit  EADDR22_MPU_EAR1_bit at MPU_EAR1.B22;
    sbit  EADDR23_MPU_EAR1_bit at MPU_EAR1.B23;
    sbit  EADDR24_MPU_EAR1_bit at MPU_EAR1.B24;
    sbit  EADDR25_MPU_EAR1_bit at MPU_EAR1.B25;
    sbit  EADDR26_MPU_EAR1_bit at MPU_EAR1.B26;
    sbit  EADDR27_MPU_EAR1_bit at MPU_EAR1.B27;
    sbit  EADDR28_MPU_EAR1_bit at MPU_EAR1.B28;
    sbit  EADDR29_MPU_EAR1_bit at MPU_EAR1.B29;
    sbit  EADDR30_MPU_EAR1_bit at MPU_EAR1.B30;
    sbit  EADDR31_MPU_EAR1_bit at MPU_EAR1.B31;

sfr unsigned long   volatile MPU_EAR2             absolute 0x4000D020;
    sbit  EADDR0_MPU_EAR2_bit at MPU_EAR2.B0;
    sbit  EADDR1_MPU_EAR2_bit at MPU_EAR2.B1;
    sbit  EADDR2_MPU_EAR2_bit at MPU_EAR2.B2;
    sbit  EADDR3_MPU_EAR2_bit at MPU_EAR2.B3;
    sbit  EADDR4_MPU_EAR2_bit at MPU_EAR2.B4;
    sbit  EADDR5_MPU_EAR2_bit at MPU_EAR2.B5;
    sbit  EADDR6_MPU_EAR2_bit at MPU_EAR2.B6;
    sbit  EADDR7_MPU_EAR2_bit at MPU_EAR2.B7;
    sbit  EADDR8_MPU_EAR2_bit at MPU_EAR2.B8;
    sbit  EADDR9_MPU_EAR2_bit at MPU_EAR2.B9;
    sbit  EADDR10_MPU_EAR2_bit at MPU_EAR2.B10;
    sbit  EADDR11_MPU_EAR2_bit at MPU_EAR2.B11;
    sbit  EADDR12_MPU_EAR2_bit at MPU_EAR2.B12;
    sbit  EADDR13_MPU_EAR2_bit at MPU_EAR2.B13;
    sbit  EADDR14_MPU_EAR2_bit at MPU_EAR2.B14;
    sbit  EADDR15_MPU_EAR2_bit at MPU_EAR2.B15;
    sbit  EADDR16_MPU_EAR2_bit at MPU_EAR2.B16;
    sbit  EADDR17_MPU_EAR2_bit at MPU_EAR2.B17;
    sbit  EADDR18_MPU_EAR2_bit at MPU_EAR2.B18;
    sbit  EADDR19_MPU_EAR2_bit at MPU_EAR2.B19;
    sbit  EADDR20_MPU_EAR2_bit at MPU_EAR2.B20;
    sbit  EADDR21_MPU_EAR2_bit at MPU_EAR2.B21;
    sbit  EADDR22_MPU_EAR2_bit at MPU_EAR2.B22;
    sbit  EADDR23_MPU_EAR2_bit at MPU_EAR2.B23;
    sbit  EADDR24_MPU_EAR2_bit at MPU_EAR2.B24;
    sbit  EADDR25_MPU_EAR2_bit at MPU_EAR2.B25;
    sbit  EADDR26_MPU_EAR2_bit at MPU_EAR2.B26;
    sbit  EADDR27_MPU_EAR2_bit at MPU_EAR2.B27;
    sbit  EADDR28_MPU_EAR2_bit at MPU_EAR2.B28;
    sbit  EADDR29_MPU_EAR2_bit at MPU_EAR2.B29;
    sbit  EADDR30_MPU_EAR2_bit at MPU_EAR2.B30;
    sbit  EADDR31_MPU_EAR2_bit at MPU_EAR2.B31;

sfr unsigned long   volatile MPU_EAR3             absolute 0x4000D028;
    sbit  EADDR0_MPU_EAR3_bit at MPU_EAR3.B0;
    sbit  EADDR1_MPU_EAR3_bit at MPU_EAR3.B1;
    sbit  EADDR2_MPU_EAR3_bit at MPU_EAR3.B2;
    sbit  EADDR3_MPU_EAR3_bit at MPU_EAR3.B3;
    sbit  EADDR4_MPU_EAR3_bit at MPU_EAR3.B4;
    sbit  EADDR5_MPU_EAR3_bit at MPU_EAR3.B5;
    sbit  EADDR6_MPU_EAR3_bit at MPU_EAR3.B6;
    sbit  EADDR7_MPU_EAR3_bit at MPU_EAR3.B7;
    sbit  EADDR8_MPU_EAR3_bit at MPU_EAR3.B8;
    sbit  EADDR9_MPU_EAR3_bit at MPU_EAR3.B9;
    sbit  EADDR10_MPU_EAR3_bit at MPU_EAR3.B10;
    sbit  EADDR11_MPU_EAR3_bit at MPU_EAR3.B11;
    sbit  EADDR12_MPU_EAR3_bit at MPU_EAR3.B12;
    sbit  EADDR13_MPU_EAR3_bit at MPU_EAR3.B13;
    sbit  EADDR14_MPU_EAR3_bit at MPU_EAR3.B14;
    sbit  EADDR15_MPU_EAR3_bit at MPU_EAR3.B15;
    sbit  EADDR16_MPU_EAR3_bit at MPU_EAR3.B16;
    sbit  EADDR17_MPU_EAR3_bit at MPU_EAR3.B17;
    sbit  EADDR18_MPU_EAR3_bit at MPU_EAR3.B18;
    sbit  EADDR19_MPU_EAR3_bit at MPU_EAR3.B19;
    sbit  EADDR20_MPU_EAR3_bit at MPU_EAR3.B20;
    sbit  EADDR21_MPU_EAR3_bit at MPU_EAR3.B21;
    sbit  EADDR22_MPU_EAR3_bit at MPU_EAR3.B22;
    sbit  EADDR23_MPU_EAR3_bit at MPU_EAR3.B23;
    sbit  EADDR24_MPU_EAR3_bit at MPU_EAR3.B24;
    sbit  EADDR25_MPU_EAR3_bit at MPU_EAR3.B25;
    sbit  EADDR26_MPU_EAR3_bit at MPU_EAR3.B26;
    sbit  EADDR27_MPU_EAR3_bit at MPU_EAR3.B27;
    sbit  EADDR28_MPU_EAR3_bit at MPU_EAR3.B28;
    sbit  EADDR29_MPU_EAR3_bit at MPU_EAR3.B29;
    sbit  EADDR30_MPU_EAR3_bit at MPU_EAR3.B30;
    sbit  EADDR31_MPU_EAR3_bit at MPU_EAR3.B31;

sfr unsigned long   volatile MPU_EAR4             absolute 0x4000D030;
    sbit  EADDR0_MPU_EAR4_bit at MPU_EAR4.B0;
    sbit  EADDR1_MPU_EAR4_bit at MPU_EAR4.B1;
    sbit  EADDR2_MPU_EAR4_bit at MPU_EAR4.B2;
    sbit  EADDR3_MPU_EAR4_bit at MPU_EAR4.B3;
    sbit  EADDR4_MPU_EAR4_bit at MPU_EAR4.B4;
    sbit  EADDR5_MPU_EAR4_bit at MPU_EAR4.B5;
    sbit  EADDR6_MPU_EAR4_bit at MPU_EAR4.B6;
    sbit  EADDR7_MPU_EAR4_bit at MPU_EAR4.B7;
    sbit  EADDR8_MPU_EAR4_bit at MPU_EAR4.B8;
    sbit  EADDR9_MPU_EAR4_bit at MPU_EAR4.B9;
    sbit  EADDR10_MPU_EAR4_bit at MPU_EAR4.B10;
    sbit  EADDR11_MPU_EAR4_bit at MPU_EAR4.B11;
    sbit  EADDR12_MPU_EAR4_bit at MPU_EAR4.B12;
    sbit  EADDR13_MPU_EAR4_bit at MPU_EAR4.B13;
    sbit  EADDR14_MPU_EAR4_bit at MPU_EAR4.B14;
    sbit  EADDR15_MPU_EAR4_bit at MPU_EAR4.B15;
    sbit  EADDR16_MPU_EAR4_bit at MPU_EAR4.B16;
    sbit  EADDR17_MPU_EAR4_bit at MPU_EAR4.B17;
    sbit  EADDR18_MPU_EAR4_bit at MPU_EAR4.B18;
    sbit  EADDR19_MPU_EAR4_bit at MPU_EAR4.B19;
    sbit  EADDR20_MPU_EAR4_bit at MPU_EAR4.B20;
    sbit  EADDR21_MPU_EAR4_bit at MPU_EAR4.B21;
    sbit  EADDR22_MPU_EAR4_bit at MPU_EAR4.B22;
    sbit  EADDR23_MPU_EAR4_bit at MPU_EAR4.B23;
    sbit  EADDR24_MPU_EAR4_bit at MPU_EAR4.B24;
    sbit  EADDR25_MPU_EAR4_bit at MPU_EAR4.B25;
    sbit  EADDR26_MPU_EAR4_bit at MPU_EAR4.B26;
    sbit  EADDR27_MPU_EAR4_bit at MPU_EAR4.B27;
    sbit  EADDR28_MPU_EAR4_bit at MPU_EAR4.B28;
    sbit  EADDR29_MPU_EAR4_bit at MPU_EAR4.B29;
    sbit  EADDR30_MPU_EAR4_bit at MPU_EAR4.B30;
    sbit  EADDR31_MPU_EAR4_bit at MPU_EAR4.B31;

sfr unsigned long   volatile MPU_EDR0             absolute 0x4000D014;
    const register unsigned short int ERW = 0;
    sbit  ERW_bit at MPU_EDR0.B0;
    const register unsigned short int EATTR0 = 1;
    sbit  EATTR0_bit at MPU_EDR0.B1;
    const register unsigned short int EATTR1 = 2;
    sbit  EATTR1_bit at MPU_EDR0.B2;
    const register unsigned short int EATTR2 = 3;
    sbit  EATTR2_bit at MPU_EDR0.B3;
    const register unsigned short int EMN0 = 4;
    sbit  EMN0_bit at MPU_EDR0.B4;
    const register unsigned short int EMN1 = 5;
    sbit  EMN1_bit at MPU_EDR0.B5;
    const register unsigned short int EMN2 = 6;
    sbit  EMN2_bit at MPU_EDR0.B6;
    const register unsigned short int EMN3 = 7;
    sbit  EMN3_bit at MPU_EDR0.B7;
    const register unsigned short int EPID0 = 8;
    sbit  EPID0_bit at MPU_EDR0.B8;
    const register unsigned short int EPID1 = 9;
    sbit  EPID1_bit at MPU_EDR0.B9;
    const register unsigned short int EPID2 = 10;
    sbit  EPID2_bit at MPU_EDR0.B10;
    const register unsigned short int EPID3 = 11;
    sbit  EPID3_bit at MPU_EDR0.B11;
    const register unsigned short int EPID4 = 12;
    sbit  EPID4_bit at MPU_EDR0.B12;
    const register unsigned short int EPID5 = 13;
    sbit  EPID5_bit at MPU_EDR0.B13;
    const register unsigned short int EPID6 = 14;
    sbit  EPID6_bit at MPU_EDR0.B14;
    const register unsigned short int EPID7 = 15;
    sbit  EPID7_bit at MPU_EDR0.B15;
    const register unsigned short int EACD0 = 16;
    sbit  EACD0_bit at MPU_EDR0.B16;
    const register unsigned short int EACD1 = 17;
    sbit  EACD1_bit at MPU_EDR0.B17;
    const register unsigned short int EACD2 = 18;
    sbit  EACD2_bit at MPU_EDR0.B18;
    const register unsigned short int EACD3 = 19;
    sbit  EACD3_bit at MPU_EDR0.B19;
    const register unsigned short int EACD4 = 20;
    sbit  EACD4_bit at MPU_EDR0.B20;
    const register unsigned short int EACD5 = 21;
    sbit  EACD5_bit at MPU_EDR0.B21;
    const register unsigned short int EACD6 = 22;
    sbit  EACD6_bit at MPU_EDR0.B22;
    const register unsigned short int EACD7 = 23;
    sbit  EACD7_bit at MPU_EDR0.B23;
    const register unsigned short int EACD8 = 24;
    sbit  EACD8_bit at MPU_EDR0.B24;
    const register unsigned short int EACD9 = 25;
    sbit  EACD9_bit at MPU_EDR0.B25;
    const register unsigned short int EACD10 = 26;
    sbit  EACD10_bit at MPU_EDR0.B26;
    const register unsigned short int EACD11 = 27;
    sbit  EACD11_bit at MPU_EDR0.B27;
    const register unsigned short int EACD12 = 28;
    sbit  EACD12_bit at MPU_EDR0.B28;
    const register unsigned short int EACD13 = 29;
    sbit  EACD13_bit at MPU_EDR0.B29;
    const register unsigned short int EACD14 = 30;
    sbit  EACD14_bit at MPU_EDR0.B30;
    const register unsigned short int EACD15 = 31;
    sbit  EACD15_bit at MPU_EDR0.B31;

sfr unsigned long   volatile MPU_EDR1             absolute 0x4000D01C;
    sbit  ERW_MPU_EDR1_bit at MPU_EDR1.B0;
    sbit  EATTR0_MPU_EDR1_bit at MPU_EDR1.B1;
    sbit  EATTR1_MPU_EDR1_bit at MPU_EDR1.B2;
    sbit  EATTR2_MPU_EDR1_bit at MPU_EDR1.B3;
    sbit  EMN0_MPU_EDR1_bit at MPU_EDR1.B4;
    sbit  EMN1_MPU_EDR1_bit at MPU_EDR1.B5;
    sbit  EMN2_MPU_EDR1_bit at MPU_EDR1.B6;
    sbit  EMN3_MPU_EDR1_bit at MPU_EDR1.B7;
    sbit  EPID0_MPU_EDR1_bit at MPU_EDR1.B8;
    sbit  EPID1_MPU_EDR1_bit at MPU_EDR1.B9;
    sbit  EPID2_MPU_EDR1_bit at MPU_EDR1.B10;
    sbit  EPID3_MPU_EDR1_bit at MPU_EDR1.B11;
    sbit  EPID4_MPU_EDR1_bit at MPU_EDR1.B12;
    sbit  EPID5_MPU_EDR1_bit at MPU_EDR1.B13;
    sbit  EPID6_MPU_EDR1_bit at MPU_EDR1.B14;
    sbit  EPID7_MPU_EDR1_bit at MPU_EDR1.B15;
    sbit  EACD0_MPU_EDR1_bit at MPU_EDR1.B16;
    sbit  EACD1_MPU_EDR1_bit at MPU_EDR1.B17;
    sbit  EACD2_MPU_EDR1_bit at MPU_EDR1.B18;
    sbit  EACD3_MPU_EDR1_bit at MPU_EDR1.B19;
    sbit  EACD4_MPU_EDR1_bit at MPU_EDR1.B20;
    sbit  EACD5_MPU_EDR1_bit at MPU_EDR1.B21;
    sbit  EACD6_MPU_EDR1_bit at MPU_EDR1.B22;
    sbit  EACD7_MPU_EDR1_bit at MPU_EDR1.B23;
    sbit  EACD8_MPU_EDR1_bit at MPU_EDR1.B24;
    sbit  EACD9_MPU_EDR1_bit at MPU_EDR1.B25;
    sbit  EACD10_MPU_EDR1_bit at MPU_EDR1.B26;
    sbit  EACD11_MPU_EDR1_bit at MPU_EDR1.B27;
    sbit  EACD12_MPU_EDR1_bit at MPU_EDR1.B28;
    sbit  EACD13_MPU_EDR1_bit at MPU_EDR1.B29;
    sbit  EACD14_MPU_EDR1_bit at MPU_EDR1.B30;
    sbit  EACD15_MPU_EDR1_bit at MPU_EDR1.B31;

sfr unsigned long   volatile MPU_EDR2             absolute 0x4000D024;
    sbit  ERW_MPU_EDR2_bit at MPU_EDR2.B0;
    sbit  EATTR0_MPU_EDR2_bit at MPU_EDR2.B1;
    sbit  EATTR1_MPU_EDR2_bit at MPU_EDR2.B2;
    sbit  EATTR2_MPU_EDR2_bit at MPU_EDR2.B3;
    sbit  EMN0_MPU_EDR2_bit at MPU_EDR2.B4;
    sbit  EMN1_MPU_EDR2_bit at MPU_EDR2.B5;
    sbit  EMN2_MPU_EDR2_bit at MPU_EDR2.B6;
    sbit  EMN3_MPU_EDR2_bit at MPU_EDR2.B7;
    sbit  EPID0_MPU_EDR2_bit at MPU_EDR2.B8;
    sbit  EPID1_MPU_EDR2_bit at MPU_EDR2.B9;
    sbit  EPID2_MPU_EDR2_bit at MPU_EDR2.B10;
    sbit  EPID3_MPU_EDR2_bit at MPU_EDR2.B11;
    sbit  EPID4_MPU_EDR2_bit at MPU_EDR2.B12;
    sbit  EPID5_MPU_EDR2_bit at MPU_EDR2.B13;
    sbit  EPID6_MPU_EDR2_bit at MPU_EDR2.B14;
    sbit  EPID7_MPU_EDR2_bit at MPU_EDR2.B15;
    sbit  EACD0_MPU_EDR2_bit at MPU_EDR2.B16;
    sbit  EACD1_MPU_EDR2_bit at MPU_EDR2.B17;
    sbit  EACD2_MPU_EDR2_bit at MPU_EDR2.B18;
    sbit  EACD3_MPU_EDR2_bit at MPU_EDR2.B19;
    sbit  EACD4_MPU_EDR2_bit at MPU_EDR2.B20;
    sbit  EACD5_MPU_EDR2_bit at MPU_EDR2.B21;
    sbit  EACD6_MPU_EDR2_bit at MPU_EDR2.B22;
    sbit  EACD7_MPU_EDR2_bit at MPU_EDR2.B23;
    sbit  EACD8_MPU_EDR2_bit at MPU_EDR2.B24;
    sbit  EACD9_MPU_EDR2_bit at MPU_EDR2.B25;
    sbit  EACD10_MPU_EDR2_bit at MPU_EDR2.B26;
    sbit  EACD11_MPU_EDR2_bit at MPU_EDR2.B27;
    sbit  EACD12_MPU_EDR2_bit at MPU_EDR2.B28;
    sbit  EACD13_MPU_EDR2_bit at MPU_EDR2.B29;
    sbit  EACD14_MPU_EDR2_bit at MPU_EDR2.B30;
    sbit  EACD15_MPU_EDR2_bit at MPU_EDR2.B31;

sfr unsigned long   volatile MPU_EDR3             absolute 0x4000D02C;
    sbit  ERW_MPU_EDR3_bit at MPU_EDR3.B0;
    sbit  EATTR0_MPU_EDR3_bit at MPU_EDR3.B1;
    sbit  EATTR1_MPU_EDR3_bit at MPU_EDR3.B2;
    sbit  EATTR2_MPU_EDR3_bit at MPU_EDR3.B3;
    sbit  EMN0_MPU_EDR3_bit at MPU_EDR3.B4;
    sbit  EMN1_MPU_EDR3_bit at MPU_EDR3.B5;
    sbit  EMN2_MPU_EDR3_bit at MPU_EDR3.B6;
    sbit  EMN3_MPU_EDR3_bit at MPU_EDR3.B7;
    sbit  EPID0_MPU_EDR3_bit at MPU_EDR3.B8;
    sbit  EPID1_MPU_EDR3_bit at MPU_EDR3.B9;
    sbit  EPID2_MPU_EDR3_bit at MPU_EDR3.B10;
    sbit  EPID3_MPU_EDR3_bit at MPU_EDR3.B11;
    sbit  EPID4_MPU_EDR3_bit at MPU_EDR3.B12;
    sbit  EPID5_MPU_EDR3_bit at MPU_EDR3.B13;
    sbit  EPID6_MPU_EDR3_bit at MPU_EDR3.B14;
    sbit  EPID7_MPU_EDR3_bit at MPU_EDR3.B15;
    sbit  EACD0_MPU_EDR3_bit at MPU_EDR3.B16;
    sbit  EACD1_MPU_EDR3_bit at MPU_EDR3.B17;
    sbit  EACD2_MPU_EDR3_bit at MPU_EDR3.B18;
    sbit  EACD3_MPU_EDR3_bit at MPU_EDR3.B19;
    sbit  EACD4_MPU_EDR3_bit at MPU_EDR3.B20;
    sbit  EACD5_MPU_EDR3_bit at MPU_EDR3.B21;
    sbit  EACD6_MPU_EDR3_bit at MPU_EDR3.B22;
    sbit  EACD7_MPU_EDR3_bit at MPU_EDR3.B23;
    sbit  EACD8_MPU_EDR3_bit at MPU_EDR3.B24;
    sbit  EACD9_MPU_EDR3_bit at MPU_EDR3.B25;
    sbit  EACD10_MPU_EDR3_bit at MPU_EDR3.B26;
    sbit  EACD11_MPU_EDR3_bit at MPU_EDR3.B27;
    sbit  EACD12_MPU_EDR3_bit at MPU_EDR3.B28;
    sbit  EACD13_MPU_EDR3_bit at MPU_EDR3.B29;
    sbit  EACD14_MPU_EDR3_bit at MPU_EDR3.B30;
    sbit  EACD15_MPU_EDR3_bit at MPU_EDR3.B31;

sfr unsigned long   volatile MPU_EDR4             absolute 0x4000D034;
    sbit  ERW_MPU_EDR4_bit at MPU_EDR4.B0;
    sbit  EATTR0_MPU_EDR4_bit at MPU_EDR4.B1;
    sbit  EATTR1_MPU_EDR4_bit at MPU_EDR4.B2;
    sbit  EATTR2_MPU_EDR4_bit at MPU_EDR4.B3;
    sbit  EMN0_MPU_EDR4_bit at MPU_EDR4.B4;
    sbit  EMN1_MPU_EDR4_bit at MPU_EDR4.B5;
    sbit  EMN2_MPU_EDR4_bit at MPU_EDR4.B6;
    sbit  EMN3_MPU_EDR4_bit at MPU_EDR4.B7;
    sbit  EPID0_MPU_EDR4_bit at MPU_EDR4.B8;
    sbit  EPID1_MPU_EDR4_bit at MPU_EDR4.B9;
    sbit  EPID2_MPU_EDR4_bit at MPU_EDR4.B10;
    sbit  EPID3_MPU_EDR4_bit at MPU_EDR4.B11;
    sbit  EPID4_MPU_EDR4_bit at MPU_EDR4.B12;
    sbit  EPID5_MPU_EDR4_bit at MPU_EDR4.B13;
    sbit  EPID6_MPU_EDR4_bit at MPU_EDR4.B14;
    sbit  EPID7_MPU_EDR4_bit at MPU_EDR4.B15;
    sbit  EACD0_MPU_EDR4_bit at MPU_EDR4.B16;
    sbit  EACD1_MPU_EDR4_bit at MPU_EDR4.B17;
    sbit  EACD2_MPU_EDR4_bit at MPU_EDR4.B18;
    sbit  EACD3_MPU_EDR4_bit at MPU_EDR4.B19;
    sbit  EACD4_MPU_EDR4_bit at MPU_EDR4.B20;
    sbit  EACD5_MPU_EDR4_bit at MPU_EDR4.B21;
    sbit  EACD6_MPU_EDR4_bit at MPU_EDR4.B22;
    sbit  EACD7_MPU_EDR4_bit at MPU_EDR4.B23;
    sbit  EACD8_MPU_EDR4_bit at MPU_EDR4.B24;
    sbit  EACD9_MPU_EDR4_bit at MPU_EDR4.B25;
    sbit  EACD10_MPU_EDR4_bit at MPU_EDR4.B26;
    sbit  EACD11_MPU_EDR4_bit at MPU_EDR4.B27;
    sbit  EACD12_MPU_EDR4_bit at MPU_EDR4.B28;
    sbit  EACD13_MPU_EDR4_bit at MPU_EDR4.B29;
    sbit  EACD14_MPU_EDR4_bit at MPU_EDR4.B30;
    sbit  EACD15_MPU_EDR4_bit at MPU_EDR4.B31;

sfr unsigned long   volatile MPU_RGD0_WORD0       absolute 0x4000D400;
    const register unsigned short int SRTADDR0 = 5;
    sbit  SRTADDR0_bit at MPU_RGD0_WORD0.B5;
    const register unsigned short int SRTADDR1 = 6;
    sbit  SRTADDR1_bit at MPU_RGD0_WORD0.B6;
    const register unsigned short int SRTADDR2 = 7;
    sbit  SRTADDR2_bit at MPU_RGD0_WORD0.B7;
    const register unsigned short int SRTADDR3 = 8;
    sbit  SRTADDR3_bit at MPU_RGD0_WORD0.B8;
    const register unsigned short int SRTADDR4 = 9;
    sbit  SRTADDR4_bit at MPU_RGD0_WORD0.B9;
    const register unsigned short int SRTADDR5 = 10;
    sbit  SRTADDR5_bit at MPU_RGD0_WORD0.B10;
    const register unsigned short int SRTADDR6 = 11;
    sbit  SRTADDR6_bit at MPU_RGD0_WORD0.B11;
    const register unsigned short int SRTADDR7 = 12;
    sbit  SRTADDR7_bit at MPU_RGD0_WORD0.B12;
    const register unsigned short int SRTADDR8 = 13;
    sbit  SRTADDR8_bit at MPU_RGD0_WORD0.B13;
    const register unsigned short int SRTADDR9 = 14;
    sbit  SRTADDR9_bit at MPU_RGD0_WORD0.B14;
    const register unsigned short int SRTADDR10 = 15;
    sbit  SRTADDR10_bit at MPU_RGD0_WORD0.B15;
    const register unsigned short int SRTADDR11 = 16;
    sbit  SRTADDR11_bit at MPU_RGD0_WORD0.B16;
    const register unsigned short int SRTADDR12 = 17;
    sbit  SRTADDR12_bit at MPU_RGD0_WORD0.B17;
    const register unsigned short int SRTADDR13 = 18;
    sbit  SRTADDR13_bit at MPU_RGD0_WORD0.B18;
    const register unsigned short int SRTADDR14 = 19;
    sbit  SRTADDR14_bit at MPU_RGD0_WORD0.B19;
    const register unsigned short int SRTADDR15 = 20;
    sbit  SRTADDR15_bit at MPU_RGD0_WORD0.B20;
    const register unsigned short int SRTADDR16 = 21;
    sbit  SRTADDR16_bit at MPU_RGD0_WORD0.B21;
    const register unsigned short int SRTADDR17 = 22;
    sbit  SRTADDR17_bit at MPU_RGD0_WORD0.B22;
    const register unsigned short int SRTADDR18 = 23;
    sbit  SRTADDR18_bit at MPU_RGD0_WORD0.B23;
    const register unsigned short int SRTADDR19 = 24;
    sbit  SRTADDR19_bit at MPU_RGD0_WORD0.B24;
    const register unsigned short int SRTADDR20 = 25;
    sbit  SRTADDR20_bit at MPU_RGD0_WORD0.B25;
    const register unsigned short int SRTADDR21 = 26;
    sbit  SRTADDR21_bit at MPU_RGD0_WORD0.B26;
    const register unsigned short int SRTADDR22 = 27;
    sbit  SRTADDR22_bit at MPU_RGD0_WORD0.B27;
    const register unsigned short int SRTADDR23 = 28;
    sbit  SRTADDR23_bit at MPU_RGD0_WORD0.B28;
    const register unsigned short int SRTADDR24 = 29;
    sbit  SRTADDR24_bit at MPU_RGD0_WORD0.B29;
    const register unsigned short int SRTADDR25 = 30;
    sbit  SRTADDR25_bit at MPU_RGD0_WORD0.B30;
    const register unsigned short int SRTADDR26 = 31;
    sbit  SRTADDR26_bit at MPU_RGD0_WORD0.B31;

sfr unsigned long   volatile MPU_RGD1_WORD0       absolute 0x4000D410;
    sbit  SRTADDR0_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B31;

sfr unsigned long   volatile MPU_RGD2_WORD0       absolute 0x4000D420;
    sbit  SRTADDR0_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B31;

sfr unsigned long   volatile MPU_RGD3_WORD0       absolute 0x4000D430;
    sbit  SRTADDR0_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B31;

sfr unsigned long   volatile MPU_RGD4_WORD0       absolute 0x4000D440;
    sbit  SRTADDR0_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B31;

sfr unsigned long   volatile MPU_RGD5_WORD0       absolute 0x4000D450;
    sbit  SRTADDR0_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B31;

sfr unsigned long   volatile MPU_RGD6_WORD0       absolute 0x4000D460;
    sbit  SRTADDR0_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B31;

sfr unsigned long   volatile MPU_RGD7_WORD0       absolute 0x4000D470;
    sbit  SRTADDR0_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B31;

sfr unsigned long   volatile MPU_RGD8_WORD0       absolute 0x4000D480;
    sbit  SRTADDR0_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B31;

sfr unsigned long   volatile MPU_RGD9_WORD0       absolute 0x4000D490;
    sbit  SRTADDR0_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B31;

sfr unsigned long   volatile MPU_RGD10_WORD0      absolute 0x4000D4A0;
    sbit  SRTADDR0_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B31;

sfr unsigned long   volatile MPU_RGD11_WORD0      absolute 0x4000D4B0;
    sbit  SRTADDR0_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B31;

sfr unsigned long   volatile MPU_RGD0_WORD1       absolute 0x4000D404;
    const register unsigned short int ENDADDR0 = 5;
    sbit  ENDADDR0_bit at MPU_RGD0_WORD1.B5;
    const register unsigned short int ENDADDR1 = 6;
    sbit  ENDADDR1_bit at MPU_RGD0_WORD1.B6;
    const register unsigned short int ENDADDR2 = 7;
    sbit  ENDADDR2_bit at MPU_RGD0_WORD1.B7;
    const register unsigned short int ENDADDR3 = 8;
    sbit  ENDADDR3_bit at MPU_RGD0_WORD1.B8;
    const register unsigned short int ENDADDR4 = 9;
    sbit  ENDADDR4_bit at MPU_RGD0_WORD1.B9;
    const register unsigned short int ENDADDR5 = 10;
    sbit  ENDADDR5_bit at MPU_RGD0_WORD1.B10;
    const register unsigned short int ENDADDR6 = 11;
    sbit  ENDADDR6_bit at MPU_RGD0_WORD1.B11;
    const register unsigned short int ENDADDR7 = 12;
    sbit  ENDADDR7_bit at MPU_RGD0_WORD1.B12;
    const register unsigned short int ENDADDR8 = 13;
    sbit  ENDADDR8_bit at MPU_RGD0_WORD1.B13;
    const register unsigned short int ENDADDR9 = 14;
    sbit  ENDADDR9_bit at MPU_RGD0_WORD1.B14;
    const register unsigned short int ENDADDR10 = 15;
    sbit  ENDADDR10_bit at MPU_RGD0_WORD1.B15;
    const register unsigned short int ENDADDR11 = 16;
    sbit  ENDADDR11_bit at MPU_RGD0_WORD1.B16;
    const register unsigned short int ENDADDR12 = 17;
    sbit  ENDADDR12_bit at MPU_RGD0_WORD1.B17;
    const register unsigned short int ENDADDR13 = 18;
    sbit  ENDADDR13_bit at MPU_RGD0_WORD1.B18;
    const register unsigned short int ENDADDR14 = 19;
    sbit  ENDADDR14_bit at MPU_RGD0_WORD1.B19;
    const register unsigned short int ENDADDR15 = 20;
    sbit  ENDADDR15_bit at MPU_RGD0_WORD1.B20;
    const register unsigned short int ENDADDR16 = 21;
    sbit  ENDADDR16_bit at MPU_RGD0_WORD1.B21;
    const register unsigned short int ENDADDR17 = 22;
    sbit  ENDADDR17_bit at MPU_RGD0_WORD1.B22;
    const register unsigned short int ENDADDR18 = 23;
    sbit  ENDADDR18_bit at MPU_RGD0_WORD1.B23;
    const register unsigned short int ENDADDR19 = 24;
    sbit  ENDADDR19_bit at MPU_RGD0_WORD1.B24;
    const register unsigned short int ENDADDR20 = 25;
    sbit  ENDADDR20_bit at MPU_RGD0_WORD1.B25;
    const register unsigned short int ENDADDR21 = 26;
    sbit  ENDADDR21_bit at MPU_RGD0_WORD1.B26;
    const register unsigned short int ENDADDR22 = 27;
    sbit  ENDADDR22_bit at MPU_RGD0_WORD1.B27;
    const register unsigned short int ENDADDR23 = 28;
    sbit  ENDADDR23_bit at MPU_RGD0_WORD1.B28;
    const register unsigned short int ENDADDR24 = 29;
    sbit  ENDADDR24_bit at MPU_RGD0_WORD1.B29;
    const register unsigned short int ENDADDR25 = 30;
    sbit  ENDADDR25_bit at MPU_RGD0_WORD1.B30;
    const register unsigned short int ENDADDR26 = 31;
    sbit  ENDADDR26_bit at MPU_RGD0_WORD1.B31;

sfr unsigned long   volatile MPU_RGD1_WORD1       absolute 0x4000D414;
    sbit  ENDADDR0_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B31;

sfr unsigned long   volatile MPU_RGD2_WORD1       absolute 0x4000D424;
    sbit  ENDADDR0_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B31;

sfr unsigned long   volatile MPU_RGD3_WORD1       absolute 0x4000D434;
    sbit  ENDADDR0_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B31;

sfr unsigned long   volatile MPU_RGD4_WORD1       absolute 0x4000D444;
    sbit  ENDADDR0_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B31;

sfr unsigned long   volatile MPU_RGD5_WORD1       absolute 0x4000D454;
    sbit  ENDADDR0_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B31;

sfr unsigned long   volatile MPU_RGD6_WORD1       absolute 0x4000D464;
    sbit  ENDADDR0_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B31;

sfr unsigned long   volatile MPU_RGD7_WORD1       absolute 0x4000D474;
    sbit  ENDADDR0_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B31;

sfr unsigned long   volatile MPU_RGD8_WORD1       absolute 0x4000D484;
    sbit  ENDADDR0_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B31;

sfr unsigned long   volatile MPU_RGD9_WORD1       absolute 0x4000D494;
    sbit  ENDADDR0_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B31;

sfr unsigned long   volatile MPU_RGD10_WORD1      absolute 0x4000D4A4;
    sbit  ENDADDR0_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B31;

sfr unsigned long   volatile MPU_RGD11_WORD1      absolute 0x4000D4B4;
    sbit  ENDADDR0_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B31;

sfr unsigned long   volatile MPU_RGD0_WORD2       absolute 0x4000D408;
    const register unsigned short int M0UM0 = 0;
    sbit  M0UM0_bit at MPU_RGD0_WORD2.B0;
    const register unsigned short int M0UM1 = 1;
    sbit  M0UM1_bit at MPU_RGD0_WORD2.B1;
    const register unsigned short int M0UM2 = 2;
    sbit  M0UM2_bit at MPU_RGD0_WORD2.B2;
    const register unsigned short int M0SM0 = 3;
    sbit  M0SM0_bit at MPU_RGD0_WORD2.B3;
    const register unsigned short int M0SM1 = 4;
    sbit  M0SM1_bit at MPU_RGD0_WORD2.B4;
    const register unsigned short int M0PE = 5;
    sbit  M0PE_bit at MPU_RGD0_WORD2.B5;
    const register unsigned short int M1UM0 = 6;
    sbit  M1UM0_bit at MPU_RGD0_WORD2.B6;
    const register unsigned short int M1UM1 = 7;
    sbit  M1UM1_bit at MPU_RGD0_WORD2.B7;
    const register unsigned short int M1UM2 = 8;
    sbit  M1UM2_bit at MPU_RGD0_WORD2.B8;
    const register unsigned short int M1SM0 = 9;
    sbit  M1SM0_bit at MPU_RGD0_WORD2.B9;
    const register unsigned short int M1SM1 = 10;
    sbit  M1SM1_bit at MPU_RGD0_WORD2.B10;
    const register unsigned short int M1PE = 11;
    sbit  M1PE_bit at MPU_RGD0_WORD2.B11;
    const register unsigned short int M2UM0 = 12;
    sbit  M2UM0_bit at MPU_RGD0_WORD2.B12;
    const register unsigned short int M2UM1 = 13;
    sbit  M2UM1_bit at MPU_RGD0_WORD2.B13;
    const register unsigned short int M2UM2 = 14;
    sbit  M2UM2_bit at MPU_RGD0_WORD2.B14;
    const register unsigned short int M2SM0 = 15;
    sbit  M2SM0_bit at MPU_RGD0_WORD2.B15;
    const register unsigned short int M2SM1 = 16;
    sbit  M2SM1_bit at MPU_RGD0_WORD2.B16;
    const register unsigned short int M2PE = 17;
    sbit  M2PE_bit at MPU_RGD0_WORD2.B17;
    const register unsigned short int M3UM0 = 18;
    sbit  M3UM0_bit at MPU_RGD0_WORD2.B18;
    const register unsigned short int M3UM1 = 19;
    sbit  M3UM1_bit at MPU_RGD0_WORD2.B19;
    const register unsigned short int M3UM2 = 20;
    sbit  M3UM2_bit at MPU_RGD0_WORD2.B20;
    const register unsigned short int M3SM0 = 21;
    sbit  M3SM0_bit at MPU_RGD0_WORD2.B21;
    const register unsigned short int M3SM1 = 22;
    sbit  M3SM1_bit at MPU_RGD0_WORD2.B22;
    const register unsigned short int M3PE = 23;
    sbit  M3PE_bit at MPU_RGD0_WORD2.B23;
    const register unsigned short int M4WE = 24;
    sbit  M4WE_bit at MPU_RGD0_WORD2.B24;
    const register unsigned short int M4RE = 25;
    sbit  M4RE_bit at MPU_RGD0_WORD2.B25;
    const register unsigned short int M5WE = 26;
    sbit  M5WE_bit at MPU_RGD0_WORD2.B26;
    const register unsigned short int M5RE = 27;
    sbit  M5RE_bit at MPU_RGD0_WORD2.B27;
    const register unsigned short int M6WE = 28;
    sbit  M6WE_bit at MPU_RGD0_WORD2.B28;
    const register unsigned short int M6RE = 29;
    sbit  M6RE_bit at MPU_RGD0_WORD2.B29;
    const register unsigned short int M7WE = 30;
    sbit  M7WE_bit at MPU_RGD0_WORD2.B30;
    const register unsigned short int M7RE = 31;
    sbit  M7RE_bit at MPU_RGD0_WORD2.B31;

sfr unsigned long   volatile MPU_RGD1_WORD2       absolute 0x4000D418;
    sbit  M0UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B0;
    sbit  M0UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B1;
    sbit  M0UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B2;
    sbit  M0SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B3;
    sbit  M0SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B4;
    sbit  M0PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B5;
    sbit  M1UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B6;
    sbit  M1UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B7;
    sbit  M1UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B8;
    sbit  M1SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B9;
    sbit  M1SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B10;
    sbit  M1PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B11;
    sbit  M2UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B12;
    sbit  M2UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B13;
    sbit  M2UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B14;
    sbit  M2SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B15;
    sbit  M2SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B16;
    sbit  M2PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B17;
    sbit  M3UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B18;
    sbit  M3UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B19;
    sbit  M3UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B20;
    sbit  M3SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B21;
    sbit  M3SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B22;
    sbit  M3PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B23;
    sbit  M4WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B24;
    sbit  M4RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B25;
    sbit  M5WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B26;
    sbit  M5RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B27;
    sbit  M6WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B28;
    sbit  M6RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B29;
    sbit  M7WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B30;
    sbit  M7RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B31;

sfr unsigned long   volatile MPU_RGD2_WORD2       absolute 0x4000D428;
    sbit  M0UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B0;
    sbit  M0UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B1;
    sbit  M0UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B2;
    sbit  M0SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B3;
    sbit  M0SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B4;
    sbit  M0PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B5;
    sbit  M1UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B6;
    sbit  M1UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B7;
    sbit  M1UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B8;
    sbit  M1SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B9;
    sbit  M1SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B10;
    sbit  M1PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B11;
    sbit  M2UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B12;
    sbit  M2UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B13;
    sbit  M2UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B14;
    sbit  M2SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B15;
    sbit  M2SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B16;
    sbit  M2PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B17;
    sbit  M3UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B18;
    sbit  M3UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B19;
    sbit  M3UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B20;
    sbit  M3SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B21;
    sbit  M3SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B22;
    sbit  M3PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B23;
    sbit  M4WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B24;
    sbit  M4RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B25;
    sbit  M5WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B26;
    sbit  M5RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B27;
    sbit  M6WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B28;
    sbit  M6RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B29;
    sbit  M7WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B30;
    sbit  M7RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B31;

sfr unsigned long   volatile MPU_RGD3_WORD2       absolute 0x4000D438;
    sbit  M0UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B0;
    sbit  M0UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B1;
    sbit  M0UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B2;
    sbit  M0SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B3;
    sbit  M0SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B4;
    sbit  M0PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B5;
    sbit  M1UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B6;
    sbit  M1UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B7;
    sbit  M1UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B8;
    sbit  M1SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B9;
    sbit  M1SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B10;
    sbit  M1PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B11;
    sbit  M2UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B12;
    sbit  M2UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B13;
    sbit  M2UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B14;
    sbit  M2SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B15;
    sbit  M2SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B16;
    sbit  M2PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B17;
    sbit  M3UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B18;
    sbit  M3UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B19;
    sbit  M3UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B20;
    sbit  M3SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B21;
    sbit  M3SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B22;
    sbit  M3PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B23;
    sbit  M4WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B24;
    sbit  M4RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B25;
    sbit  M5WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B26;
    sbit  M5RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B27;
    sbit  M6WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B28;
    sbit  M6RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B29;
    sbit  M7WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B30;
    sbit  M7RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B31;

sfr unsigned long   volatile MPU_RGD4_WORD2       absolute 0x4000D448;
    sbit  M0UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B0;
    sbit  M0UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B1;
    sbit  M0UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B2;
    sbit  M0SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B3;
    sbit  M0SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B4;
    sbit  M0PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B5;
    sbit  M1UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B6;
    sbit  M1UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B7;
    sbit  M1UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B8;
    sbit  M1SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B9;
    sbit  M1SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B10;
    sbit  M1PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B11;
    sbit  M2UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B12;
    sbit  M2UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B13;
    sbit  M2UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B14;
    sbit  M2SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B15;
    sbit  M2SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B16;
    sbit  M2PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B17;
    sbit  M3UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B18;
    sbit  M3UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B19;
    sbit  M3UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B20;
    sbit  M3SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B21;
    sbit  M3SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B22;
    sbit  M3PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B23;
    sbit  M4WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B24;
    sbit  M4RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B25;
    sbit  M5WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B26;
    sbit  M5RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B27;
    sbit  M6WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B28;
    sbit  M6RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B29;
    sbit  M7WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B30;
    sbit  M7RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B31;

sfr unsigned long   volatile MPU_RGD5_WORD2       absolute 0x4000D458;
    sbit  M0UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B0;
    sbit  M0UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B1;
    sbit  M0UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B2;
    sbit  M0SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B3;
    sbit  M0SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B4;
    sbit  M0PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B5;
    sbit  M1UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B6;
    sbit  M1UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B7;
    sbit  M1UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B8;
    sbit  M1SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B9;
    sbit  M1SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B10;
    sbit  M1PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B11;
    sbit  M2UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B12;
    sbit  M2UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B13;
    sbit  M2UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B14;
    sbit  M2SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B15;
    sbit  M2SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B16;
    sbit  M2PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B17;
    sbit  M3UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B18;
    sbit  M3UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B19;
    sbit  M3UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B20;
    sbit  M3SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B21;
    sbit  M3SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B22;
    sbit  M3PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B23;
    sbit  M4WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B24;
    sbit  M4RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B25;
    sbit  M5WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B26;
    sbit  M5RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B27;
    sbit  M6WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B28;
    sbit  M6RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B29;
    sbit  M7WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B30;
    sbit  M7RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B31;

sfr unsigned long   volatile MPU_RGD6_WORD2       absolute 0x4000D468;
    sbit  M0UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B0;
    sbit  M0UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B1;
    sbit  M0UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B2;
    sbit  M0SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B3;
    sbit  M0SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B4;
    sbit  M0PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B5;
    sbit  M1UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B6;
    sbit  M1UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B7;
    sbit  M1UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B8;
    sbit  M1SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B9;
    sbit  M1SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B10;
    sbit  M1PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B11;
    sbit  M2UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B12;
    sbit  M2UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B13;
    sbit  M2UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B14;
    sbit  M2SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B15;
    sbit  M2SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B16;
    sbit  M2PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B17;
    sbit  M3UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B18;
    sbit  M3UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B19;
    sbit  M3UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B20;
    sbit  M3SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B21;
    sbit  M3SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B22;
    sbit  M3PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B23;
    sbit  M4WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B24;
    sbit  M4RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B25;
    sbit  M5WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B26;
    sbit  M5RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B27;
    sbit  M6WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B28;
    sbit  M6RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B29;
    sbit  M7WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B30;
    sbit  M7RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B31;

sfr unsigned long   volatile MPU_RGD7_WORD2       absolute 0x4000D478;
    sbit  M0UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B0;
    sbit  M0UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B1;
    sbit  M0UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B2;
    sbit  M0SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B3;
    sbit  M0SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B4;
    sbit  M0PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B5;
    sbit  M1UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B6;
    sbit  M1UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B7;
    sbit  M1UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B8;
    sbit  M1SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B9;
    sbit  M1SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B10;
    sbit  M1PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B11;
    sbit  M2UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B12;
    sbit  M2UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B13;
    sbit  M2UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B14;
    sbit  M2SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B15;
    sbit  M2SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B16;
    sbit  M2PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B17;
    sbit  M3UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B18;
    sbit  M3UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B19;
    sbit  M3UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B20;
    sbit  M3SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B21;
    sbit  M3SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B22;
    sbit  M3PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B23;
    sbit  M4WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B24;
    sbit  M4RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B25;
    sbit  M5WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B26;
    sbit  M5RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B27;
    sbit  M6WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B28;
    sbit  M6RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B29;
    sbit  M7WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B30;
    sbit  M7RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B31;

sfr unsigned long   volatile MPU_RGD8_WORD2       absolute 0x4000D488;
    sbit  M0UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B0;
    sbit  M0UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B1;
    sbit  M0UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B2;
    sbit  M0SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B3;
    sbit  M0SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B4;
    sbit  M0PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B5;
    sbit  M1UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B6;
    sbit  M1UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B7;
    sbit  M1UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B8;
    sbit  M1SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B9;
    sbit  M1SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B10;
    sbit  M1PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B11;
    sbit  M2UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B12;
    sbit  M2UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B13;
    sbit  M2UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B14;
    sbit  M2SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B15;
    sbit  M2SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B16;
    sbit  M2PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B17;
    sbit  M3UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B18;
    sbit  M3UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B19;
    sbit  M3UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B20;
    sbit  M3SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B21;
    sbit  M3SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B22;
    sbit  M3PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B23;
    sbit  M4WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B24;
    sbit  M4RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B25;
    sbit  M5WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B26;
    sbit  M5RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B27;
    sbit  M6WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B28;
    sbit  M6RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B29;
    sbit  M7WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B30;
    sbit  M7RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B31;

sfr unsigned long   volatile MPU_RGD9_WORD2       absolute 0x4000D498;
    sbit  M0UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B0;
    sbit  M0UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B1;
    sbit  M0UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B2;
    sbit  M0SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B3;
    sbit  M0SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B4;
    sbit  M0PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B5;
    sbit  M1UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B6;
    sbit  M1UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B7;
    sbit  M1UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B8;
    sbit  M1SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B9;
    sbit  M1SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B10;
    sbit  M1PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B11;
    sbit  M2UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B12;
    sbit  M2UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B13;
    sbit  M2UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B14;
    sbit  M2SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B15;
    sbit  M2SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B16;
    sbit  M2PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B17;
    sbit  M3UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B18;
    sbit  M3UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B19;
    sbit  M3UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B20;
    sbit  M3SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B21;
    sbit  M3SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B22;
    sbit  M3PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B23;
    sbit  M4WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B24;
    sbit  M4RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B25;
    sbit  M5WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B26;
    sbit  M5RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B27;
    sbit  M6WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B28;
    sbit  M6RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B29;
    sbit  M7WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B30;
    sbit  M7RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B31;

sfr unsigned long   volatile MPU_RGD10_WORD2      absolute 0x4000D4A8;
    sbit  M0UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B0;
    sbit  M0UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B1;
    sbit  M0UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B2;
    sbit  M0SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B3;
    sbit  M0SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B4;
    sbit  M0PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B5;
    sbit  M1UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B6;
    sbit  M1UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B7;
    sbit  M1UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B8;
    sbit  M1SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B9;
    sbit  M1SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B10;
    sbit  M1PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B11;
    sbit  M2UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B12;
    sbit  M2UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B13;
    sbit  M2UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B14;
    sbit  M2SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B15;
    sbit  M2SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B16;
    sbit  M2PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B17;
    sbit  M3UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B18;
    sbit  M3UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B19;
    sbit  M3UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B20;
    sbit  M3SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B21;
    sbit  M3SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B22;
    sbit  M3PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B23;
    sbit  M4WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B24;
    sbit  M4RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B25;
    sbit  M5WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B26;
    sbit  M5RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B27;
    sbit  M6WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B28;
    sbit  M6RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B29;
    sbit  M7WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B30;
    sbit  M7RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B31;

sfr unsigned long   volatile MPU_RGD11_WORD2      absolute 0x4000D4B8;
    sbit  M0UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B0;
    sbit  M0UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B1;
    sbit  M0UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B2;
    sbit  M0SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B3;
    sbit  M0SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B4;
    sbit  M0PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B5;
    sbit  M1UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B6;
    sbit  M1UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B7;
    sbit  M1UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B8;
    sbit  M1SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B9;
    sbit  M1SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B10;
    sbit  M1PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B11;
    sbit  M2UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B12;
    sbit  M2UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B13;
    sbit  M2UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B14;
    sbit  M2SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B15;
    sbit  M2SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B16;
    sbit  M2PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B17;
    sbit  M3UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B18;
    sbit  M3UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B19;
    sbit  M3UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B20;
    sbit  M3SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B21;
    sbit  M3SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B22;
    sbit  M3PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B23;
    sbit  M4WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B24;
    sbit  M4RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B25;
    sbit  M5WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B26;
    sbit  M5RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B27;
    sbit  M6WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B28;
    sbit  M6RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B29;
    sbit  M7WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B30;
    sbit  M7RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B31;

sfr unsigned long   volatile MPU_RGD0_WORD3       absolute 0x4000D40C;
    sbit  VLD_MPU_RGD0_WORD3_bit at MPU_RGD0_WORD3.B0;
    const register unsigned short int PIDMASK0 = 16;
    sbit  PIDMASK0_bit at MPU_RGD0_WORD3.B16;
    const register unsigned short int PIDMASK1 = 17;
    sbit  PIDMASK1_bit at MPU_RGD0_WORD3.B17;
    const register unsigned short int PIDMASK2 = 18;
    sbit  PIDMASK2_bit at MPU_RGD0_WORD3.B18;
    const register unsigned short int PIDMASK3 = 19;
    sbit  PIDMASK3_bit at MPU_RGD0_WORD3.B19;
    const register unsigned short int PIDMASK4 = 20;
    sbit  PIDMASK4_bit at MPU_RGD0_WORD3.B20;
    const register unsigned short int PIDMASK5 = 21;
    sbit  PIDMASK5_bit at MPU_RGD0_WORD3.B21;
    const register unsigned short int PIDMASK6 = 22;
    sbit  PIDMASK6_bit at MPU_RGD0_WORD3.B22;
    const register unsigned short int PIDMASK7 = 23;
    sbit  PIDMASK7_bit at MPU_RGD0_WORD3.B23;
    const register unsigned short int PID0 = 24;
    sbit  PID0_bit at MPU_RGD0_WORD3.B24;
    const register unsigned short int PID1 = 25;
    sbit  PID1_bit at MPU_RGD0_WORD3.B25;
    const register unsigned short int PID2 = 26;
    sbit  PID2_bit at MPU_RGD0_WORD3.B26;
    const register unsigned short int PID3 = 27;
    sbit  PID3_bit at MPU_RGD0_WORD3.B27;
    const register unsigned short int PID4 = 28;
    sbit  PID4_bit at MPU_RGD0_WORD3.B28;
    const register unsigned short int PID5 = 29;
    sbit  PID5_bit at MPU_RGD0_WORD3.B29;
    const register unsigned short int PID6 = 30;
    sbit  PID6_bit at MPU_RGD0_WORD3.B30;
    const register unsigned short int PID7 = 31;
    sbit  PID7_bit at MPU_RGD0_WORD3.B31;

sfr unsigned long   volatile MPU_RGD1_WORD3       absolute 0x4000D41C;
    sbit  VLD_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B23;
    sbit  PID0_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B24;
    sbit  PID1_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B25;
    sbit  PID2_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B26;
    sbit  PID3_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B27;
    sbit  PID4_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B28;
    sbit  PID5_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B29;
    sbit  PID6_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B30;
    sbit  PID7_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B31;

sfr unsigned long   volatile MPU_RGD2_WORD3       absolute 0x4000D42C;
    sbit  VLD_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B23;
    sbit  PID0_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B24;
    sbit  PID1_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B25;
    sbit  PID2_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B26;
    sbit  PID3_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B27;
    sbit  PID4_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B28;
    sbit  PID5_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B29;
    sbit  PID6_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B30;
    sbit  PID7_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B31;

sfr unsigned long   volatile MPU_RGD3_WORD3       absolute 0x4000D43C;
    sbit  VLD_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B23;
    sbit  PID0_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B24;
    sbit  PID1_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B25;
    sbit  PID2_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B26;
    sbit  PID3_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B27;
    sbit  PID4_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B28;
    sbit  PID5_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B29;
    sbit  PID6_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B30;
    sbit  PID7_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B31;

sfr unsigned long   volatile MPU_RGD4_WORD3       absolute 0x4000D44C;
    sbit  VLD_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B23;
    sbit  PID0_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B24;
    sbit  PID1_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B25;
    sbit  PID2_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B26;
    sbit  PID3_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B27;
    sbit  PID4_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B28;
    sbit  PID5_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B29;
    sbit  PID6_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B30;
    sbit  PID7_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B31;

sfr unsigned long   volatile MPU_RGD5_WORD3       absolute 0x4000D45C;
    sbit  VLD_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B23;
    sbit  PID0_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B24;
    sbit  PID1_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B25;
    sbit  PID2_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B26;
    sbit  PID3_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B27;
    sbit  PID4_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B28;
    sbit  PID5_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B29;
    sbit  PID6_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B30;
    sbit  PID7_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B31;

sfr unsigned long   volatile MPU_RGD6_WORD3       absolute 0x4000D46C;
    sbit  VLD_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B23;
    sbit  PID0_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B24;
    sbit  PID1_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B25;
    sbit  PID2_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B26;
    sbit  PID3_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B27;
    sbit  PID4_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B28;
    sbit  PID5_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B29;
    sbit  PID6_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B30;
    sbit  PID7_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B31;

sfr unsigned long   volatile MPU_RGD7_WORD3       absolute 0x4000D47C;
    sbit  VLD_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B23;
    sbit  PID0_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B24;
    sbit  PID1_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B25;
    sbit  PID2_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B26;
    sbit  PID3_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B27;
    sbit  PID4_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B28;
    sbit  PID5_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B29;
    sbit  PID6_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B30;
    sbit  PID7_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B31;

sfr unsigned long   volatile MPU_RGD8_WORD3       absolute 0x4000D48C;
    sbit  VLD_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B23;
    sbit  PID0_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B24;
    sbit  PID1_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B25;
    sbit  PID2_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B26;
    sbit  PID3_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B27;
    sbit  PID4_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B28;
    sbit  PID5_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B29;
    sbit  PID6_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B30;
    sbit  PID7_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B31;

sfr unsigned long   volatile MPU_RGD9_WORD3       absolute 0x4000D49C;
    sbit  VLD_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B23;
    sbit  PID0_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B24;
    sbit  PID1_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B25;
    sbit  PID2_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B26;
    sbit  PID3_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B27;
    sbit  PID4_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B28;
    sbit  PID5_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B29;
    sbit  PID6_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B30;
    sbit  PID7_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B31;

sfr unsigned long   volatile MPU_RGD10_WORD3      absolute 0x4000D4AC;
    sbit  VLD_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B23;
    sbit  PID0_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B24;
    sbit  PID1_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B25;
    sbit  PID2_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B26;
    sbit  PID3_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B27;
    sbit  PID4_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B28;
    sbit  PID5_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B29;
    sbit  PID6_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B30;
    sbit  PID7_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B31;

sfr unsigned long   volatile MPU_RGD11_WORD3      absolute 0x4000D4BC;
    sbit  VLD_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B23;
    sbit  PID0_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B24;
    sbit  PID1_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B25;
    sbit  PID2_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B26;
    sbit  PID3_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B27;
    sbit  PID4_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B28;
    sbit  PID5_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B29;
    sbit  PID6_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B30;
    sbit  PID7_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B31;

sfr unsigned long   volatile MPU_RGDAAC0          absolute 0x4000D800;
    sbit  M0UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B0;
    sbit  M0UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B1;
    sbit  M0UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B2;
    sbit  M0SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B3;
    sbit  M0SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B4;
    sbit  M0PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B5;
    sbit  M1UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B6;
    sbit  M1UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B7;
    sbit  M1UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B8;
    sbit  M1SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B9;
    sbit  M1SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B10;
    sbit  M1PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B11;
    sbit  M2UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B12;
    sbit  M2UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B13;
    sbit  M2UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B14;
    sbit  M2SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B15;
    sbit  M2SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B16;
    sbit  M2PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B17;
    sbit  M3UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B18;
    sbit  M3UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B19;
    sbit  M3UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B20;
    sbit  M3SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B21;
    sbit  M3SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B22;
    sbit  M3PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B23;
    sbit  M4WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B24;
    sbit  M4RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B25;
    sbit  M5WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B26;
    sbit  M5RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B27;
    sbit  M6WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B28;
    sbit  M6RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B29;
    sbit  M7WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B30;
    sbit  M7RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B31;

sfr unsigned long   volatile MPU_RGDAAC1          absolute 0x4000D804;
    sbit  M0UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B0;
    sbit  M0UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B1;
    sbit  M0UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B2;
    sbit  M0SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B3;
    sbit  M0SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B4;
    sbit  M0PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B5;
    sbit  M1UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B6;
    sbit  M1UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B7;
    sbit  M1UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B8;
    sbit  M1SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B9;
    sbit  M1SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B10;
    sbit  M1PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B11;
    sbit  M2UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B12;
    sbit  M2UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B13;
    sbit  M2UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B14;
    sbit  M2SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B15;
    sbit  M2SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B16;
    sbit  M2PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B17;
    sbit  M3UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B18;
    sbit  M3UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B19;
    sbit  M3UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B20;
    sbit  M3SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B21;
    sbit  M3SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B22;
    sbit  M3PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B23;
    sbit  M4WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B24;
    sbit  M4RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B25;
    sbit  M5WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B26;
    sbit  M5RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B27;
    sbit  M6WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B28;
    sbit  M6RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B29;
    sbit  M7WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B30;
    sbit  M7RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B31;

sfr unsigned long   volatile MPU_RGDAAC2          absolute 0x4000D808;
    sbit  M0UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B0;
    sbit  M0UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B1;
    sbit  M0UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B2;
    sbit  M0SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B3;
    sbit  M0SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B4;
    sbit  M0PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B5;
    sbit  M1UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B6;
    sbit  M1UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B7;
    sbit  M1UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B8;
    sbit  M1SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B9;
    sbit  M1SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B10;
    sbit  M1PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B11;
    sbit  M2UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B12;
    sbit  M2UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B13;
    sbit  M2UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B14;
    sbit  M2SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B15;
    sbit  M2SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B16;
    sbit  M2PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B17;
    sbit  M3UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B18;
    sbit  M3UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B19;
    sbit  M3UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B20;
    sbit  M3SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B21;
    sbit  M3SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B22;
    sbit  M3PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B23;
    sbit  M4WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B24;
    sbit  M4RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B25;
    sbit  M5WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B26;
    sbit  M5RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B27;
    sbit  M6WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B28;
    sbit  M6RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B29;
    sbit  M7WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B30;
    sbit  M7RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B31;

sfr unsigned long   volatile MPU_RGDAAC3          absolute 0x4000D80C;
    sbit  M0UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B0;
    sbit  M0UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B1;
    sbit  M0UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B2;
    sbit  M0SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B3;
    sbit  M0SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B4;
    sbit  M0PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B5;
    sbit  M1UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B6;
    sbit  M1UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B7;
    sbit  M1UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B8;
    sbit  M1SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B9;
    sbit  M1SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B10;
    sbit  M1PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B11;
    sbit  M2UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B12;
    sbit  M2UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B13;
    sbit  M2UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B14;
    sbit  M2SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B15;
    sbit  M2SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B16;
    sbit  M2PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B17;
    sbit  M3UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B18;
    sbit  M3UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B19;
    sbit  M3UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B20;
    sbit  M3SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B21;
    sbit  M3SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B22;
    sbit  M3PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B23;
    sbit  M4WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B24;
    sbit  M4RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B25;
    sbit  M5WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B26;
    sbit  M5RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B27;
    sbit  M6WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B28;
    sbit  M6RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B29;
    sbit  M7WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B30;
    sbit  M7RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B31;

sfr unsigned long   volatile MPU_RGDAAC4          absolute 0x4000D810;
    sbit  M0UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B0;
    sbit  M0UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B1;
    sbit  M0UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B2;
    sbit  M0SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B3;
    sbit  M0SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B4;
    sbit  M0PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B5;
    sbit  M1UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B6;
    sbit  M1UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B7;
    sbit  M1UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B8;
    sbit  M1SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B9;
    sbit  M1SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B10;
    sbit  M1PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B11;
    sbit  M2UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B12;
    sbit  M2UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B13;
    sbit  M2UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B14;
    sbit  M2SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B15;
    sbit  M2SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B16;
    sbit  M2PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B17;
    sbit  M3UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B18;
    sbit  M3UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B19;
    sbit  M3UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B20;
    sbit  M3SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B21;
    sbit  M3SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B22;
    sbit  M3PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B23;
    sbit  M4WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B24;
    sbit  M4RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B25;
    sbit  M5WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B26;
    sbit  M5RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B27;
    sbit  M6WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B28;
    sbit  M6RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B29;
    sbit  M7WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B30;
    sbit  M7RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B31;

sfr unsigned long   volatile MPU_RGDAAC5          absolute 0x4000D814;
    sbit  M0UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B0;
    sbit  M0UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B1;
    sbit  M0UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B2;
    sbit  M0SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B3;
    sbit  M0SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B4;
    sbit  M0PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B5;
    sbit  M1UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B6;
    sbit  M1UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B7;
    sbit  M1UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B8;
    sbit  M1SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B9;
    sbit  M1SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B10;
    sbit  M1PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B11;
    sbit  M2UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B12;
    sbit  M2UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B13;
    sbit  M2UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B14;
    sbit  M2SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B15;
    sbit  M2SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B16;
    sbit  M2PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B17;
    sbit  M3UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B18;
    sbit  M3UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B19;
    sbit  M3UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B20;
    sbit  M3SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B21;
    sbit  M3SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B22;
    sbit  M3PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B23;
    sbit  M4WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B24;
    sbit  M4RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B25;
    sbit  M5WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B26;
    sbit  M5RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B27;
    sbit  M6WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B28;
    sbit  M6RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B29;
    sbit  M7WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B30;
    sbit  M7RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B31;

sfr unsigned long   volatile MPU_RGDAAC6          absolute 0x4000D818;
    sbit  M0UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B0;
    sbit  M0UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B1;
    sbit  M0UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B2;
    sbit  M0SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B3;
    sbit  M0SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B4;
    sbit  M0PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B5;
    sbit  M1UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B6;
    sbit  M1UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B7;
    sbit  M1UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B8;
    sbit  M1SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B9;
    sbit  M1SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B10;
    sbit  M1PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B11;
    sbit  M2UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B12;
    sbit  M2UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B13;
    sbit  M2UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B14;
    sbit  M2SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B15;
    sbit  M2SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B16;
    sbit  M2PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B17;
    sbit  M3UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B18;
    sbit  M3UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B19;
    sbit  M3UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B20;
    sbit  M3SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B21;
    sbit  M3SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B22;
    sbit  M3PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B23;
    sbit  M4WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B24;
    sbit  M4RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B25;
    sbit  M5WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B26;
    sbit  M5RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B27;
    sbit  M6WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B28;
    sbit  M6RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B29;
    sbit  M7WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B30;
    sbit  M7RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B31;

sfr unsigned long   volatile MPU_RGDAAC7          absolute 0x4000D81C;
    sbit  M0UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B0;
    sbit  M0UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B1;
    sbit  M0UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B2;
    sbit  M0SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B3;
    sbit  M0SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B4;
    sbit  M0PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B5;
    sbit  M1UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B6;
    sbit  M1UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B7;
    sbit  M1UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B8;
    sbit  M1SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B9;
    sbit  M1SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B10;
    sbit  M1PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B11;
    sbit  M2UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B12;
    sbit  M2UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B13;
    sbit  M2UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B14;
    sbit  M2SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B15;
    sbit  M2SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B16;
    sbit  M2PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B17;
    sbit  M3UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B18;
    sbit  M3UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B19;
    sbit  M3UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B20;
    sbit  M3SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B21;
    sbit  M3SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B22;
    sbit  M3PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B23;
    sbit  M4WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B24;
    sbit  M4RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B25;
    sbit  M5WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B26;
    sbit  M5RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B27;
    sbit  M6WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B28;
    sbit  M6RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B29;
    sbit  M7WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B30;
    sbit  M7RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B31;

sfr unsigned long   volatile MPU_RGDAAC8          absolute 0x4000D820;
    sbit  M0UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B0;
    sbit  M0UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B1;
    sbit  M0UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B2;
    sbit  M0SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B3;
    sbit  M0SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B4;
    sbit  M0PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B5;
    sbit  M1UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B6;
    sbit  M1UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B7;
    sbit  M1UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B8;
    sbit  M1SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B9;
    sbit  M1SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B10;
    sbit  M1PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B11;
    sbit  M2UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B12;
    sbit  M2UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B13;
    sbit  M2UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B14;
    sbit  M2SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B15;
    sbit  M2SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B16;
    sbit  M2PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B17;
    sbit  M3UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B18;
    sbit  M3UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B19;
    sbit  M3UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B20;
    sbit  M3SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B21;
    sbit  M3SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B22;
    sbit  M3PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B23;
    sbit  M4WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B24;
    sbit  M4RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B25;
    sbit  M5WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B26;
    sbit  M5RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B27;
    sbit  M6WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B28;
    sbit  M6RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B29;
    sbit  M7WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B30;
    sbit  M7RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B31;

sfr unsigned long   volatile MPU_RGDAAC9          absolute 0x4000D824;
    sbit  M0UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B0;
    sbit  M0UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B1;
    sbit  M0UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B2;
    sbit  M0SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B3;
    sbit  M0SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B4;
    sbit  M0PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B5;
    sbit  M1UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B6;
    sbit  M1UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B7;
    sbit  M1UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B8;
    sbit  M1SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B9;
    sbit  M1SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B10;
    sbit  M1PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B11;
    sbit  M2UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B12;
    sbit  M2UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B13;
    sbit  M2UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B14;
    sbit  M2SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B15;
    sbit  M2SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B16;
    sbit  M2PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B17;
    sbit  M3UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B18;
    sbit  M3UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B19;
    sbit  M3UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B20;
    sbit  M3SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B21;
    sbit  M3SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B22;
    sbit  M3PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B23;
    sbit  M4WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B24;
    sbit  M4RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B25;
    sbit  M5WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B26;
    sbit  M5RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B27;
    sbit  M6WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B28;
    sbit  M6RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B29;
    sbit  M7WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B30;
    sbit  M7RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B31;

sfr unsigned long   volatile MPU_RGDAAC10         absolute 0x4000D828;
    sbit  M0UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B0;
    sbit  M0UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B1;
    sbit  M0UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B2;
    sbit  M0SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B3;
    sbit  M0SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B4;
    sbit  M0PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B5;
    sbit  M1UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B6;
    sbit  M1UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B7;
    sbit  M1UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B8;
    sbit  M1SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B9;
    sbit  M1SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B10;
    sbit  M1PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B11;
    sbit  M2UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B12;
    sbit  M2UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B13;
    sbit  M2UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B14;
    sbit  M2SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B15;
    sbit  M2SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B16;
    sbit  M2PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B17;
    sbit  M3UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B18;
    sbit  M3UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B19;
    sbit  M3UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B20;
    sbit  M3SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B21;
    sbit  M3SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B22;
    sbit  M3PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B23;
    sbit  M4WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B24;
    sbit  M4RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B25;
    sbit  M5WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B26;
    sbit  M5RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B27;
    sbit  M6WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B28;
    sbit  M6RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B29;
    sbit  M7WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B30;
    sbit  M7RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B31;

sfr unsigned long   volatile MPU_RGDAAC11         absolute 0x4000D82C;
    sbit  M0UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B0;
    sbit  M0UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B1;
    sbit  M0UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B2;
    sbit  M0SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B3;
    sbit  M0SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B4;
    sbit  M0PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B5;
    sbit  M1UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B6;
    sbit  M1UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B7;
    sbit  M1UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B8;
    sbit  M1SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B9;
    sbit  M1SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B10;
    sbit  M1PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B11;
    sbit  M2UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B12;
    sbit  M2UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B13;
    sbit  M2UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B14;
    sbit  M2SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B15;
    sbit  M2SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B16;
    sbit  M2PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B17;
    sbit  M3UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B18;
    sbit  M3UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B19;
    sbit  M3UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B20;
    sbit  M3SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B21;
    sbit  M3SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B22;
    sbit  M3PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B23;
    sbit  M4WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B24;
    sbit  M4RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B25;
    sbit  M5WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B26;
    sbit  M5RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B27;
    sbit  M6WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B28;
    sbit  M6RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B29;
    sbit  M7WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B30;
    sbit  M7RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B31;

sfr unsigned long   volatile FMC_PFAPR            absolute 0x4001F000;
    const register unsigned short int M0AP0 = 0;
    sbit  M0AP0_bit at FMC_PFAPR.B0;
    const register unsigned short int M0AP1 = 1;
    sbit  M0AP1_bit at FMC_PFAPR.B1;
    const register unsigned short int M1AP0 = 2;
    sbit  M1AP0_bit at FMC_PFAPR.B2;
    const register unsigned short int M1AP1 = 3;
    sbit  M1AP1_bit at FMC_PFAPR.B3;
    const register unsigned short int M2AP0 = 4;
    sbit  M2AP0_bit at FMC_PFAPR.B4;
    const register unsigned short int M2AP1 = 5;
    sbit  M2AP1_bit at FMC_PFAPR.B5;
    const register unsigned short int M3AP0 = 6;
    sbit  M3AP0_bit at FMC_PFAPR.B6;
    const register unsigned short int M3AP1 = 7;
    sbit  M3AP1_bit at FMC_PFAPR.B7;
    const register unsigned short int M0PFD = 16;
    sbit  M0PFD_bit at FMC_PFAPR.B16;
    const register unsigned short int M1PFD = 17;
    sbit  M1PFD_bit at FMC_PFAPR.B17;
    const register unsigned short int M2PFD = 18;
    sbit  M2PFD_bit at FMC_PFAPR.B18;
    const register unsigned short int M3PFD = 19;
    sbit  M3PFD_bit at FMC_PFAPR.B19;

sfr unsigned long   volatile FMC_PFB0CR           absolute 0x4001F004;
    const register unsigned short int B0IPE = 1;
    sbit  B0IPE_bit at FMC_PFB0CR.B1;
    const register unsigned short int B0DPE = 2;
    sbit  B0DPE_bit at FMC_PFB0CR.B2;
    const register unsigned short int B0MW0 = 17;
    sbit  B0MW0_bit at FMC_PFB0CR.B17;
    const register unsigned short int B0MW1 = 18;
    sbit  B0MW1_bit at FMC_PFB0CR.B18;
    const register unsigned short int S_INV = 19;
    sbit  S_INV_bit at FMC_PFB0CR.B19;
    const register unsigned short int B0RWSC0 = 28;
    sbit  B0RWSC0_bit at FMC_PFB0CR.B28;
    const register unsigned short int B0RWSC1 = 29;
    sbit  B0RWSC1_bit at FMC_PFB0CR.B29;
    const register unsigned short int B0RWSC2 = 30;
    sbit  B0RWSC2_bit at FMC_PFB0CR.B30;
    const register unsigned short int B0RWSC3 = 31;
    sbit  B0RWSC3_bit at FMC_PFB0CR.B31;

sfr unsigned short   volatile FTFE_FSTAT           absolute 0x40020000;
    const register unsigned short int MGSTAT0 = 0;
    sbit  MGSTAT0_bit at FTFE_FSTAT.B0;
    const register unsigned short int FPVIOL = 4;
    sbit  FPVIOL_bit at FTFE_FSTAT.B4;
    const register unsigned short int ACCERR = 5;
    sbit  ACCERR_bit at FTFE_FSTAT.B5;
    const register unsigned short int RDCOLERR = 6;
    sbit  RDCOLERR_bit at FTFE_FSTAT.B6;
    const register unsigned short int CCIF = 7;
    sbit  CCIF_bit at FTFE_FSTAT.B7;

sfr unsigned short   volatile FTFE_FCNFG           absolute 0x40020001;
    const register unsigned short int EEERDY = 0;
    sbit  EEERDY_bit at FTFE_FCNFG.B0;
    const register unsigned short int RAMRDY = 1;
    sbit  RAMRDY_bit at FTFE_FCNFG.B1;
    const register unsigned short int PFLSH = 2;
    sbit  PFLSH_bit at FTFE_FCNFG.B2;
    const register unsigned short int ERSSUSP = 4;
    sbit  ERSSUSP_bit at FTFE_FCNFG.B4;
    const register unsigned short int ERSAREQ = 5;
    sbit  ERSAREQ_bit at FTFE_FCNFG.B5;
    const register unsigned short int RDCOLLIE = 6;
    sbit  RDCOLLIE_bit at FTFE_FCNFG.B6;
    const register unsigned short int CCIE = 7;
    sbit  CCIE_bit at FTFE_FCNFG.B7;

sfr unsigned short   volatile FTFE_FSEC            absolute 0x40020002;
    const register unsigned short int SEC0 = 0;
    sbit  SEC0_bit at FTFE_FSEC.B0;
    const register unsigned short int SEC1 = 1;
    sbit  SEC1_bit at FTFE_FSEC.B1;
    const register unsigned short int FSLACC0 = 2;
    sbit  FSLACC0_bit at FTFE_FSEC.B2;
    const register unsigned short int FSLACC1 = 3;
    sbit  FSLACC1_bit at FTFE_FSEC.B3;
    const register unsigned short int MEEN0 = 4;
    sbit  MEEN0_bit at FTFE_FSEC.B4;
    const register unsigned short int MEEN1 = 5;
    sbit  MEEN1_bit at FTFE_FSEC.B5;
    const register unsigned short int KEYEN0 = 6;
    sbit  KEYEN0_bit at FTFE_FSEC.B6;
    const register unsigned short int KEYEN1 = 7;
    sbit  KEYEN1_bit at FTFE_FSEC.B7;

sfr unsigned short   volatile FTFE_FOPT            absolute 0x40020003;
    const register unsigned short int OPT0 = 0;
    sbit  OPT0_bit at FTFE_FOPT.B0;
    const register unsigned short int OPT1 = 1;
    sbit  OPT1_bit at FTFE_FOPT.B1;
    const register unsigned short int OPT2 = 2;
    sbit  OPT2_bit at FTFE_FOPT.B2;
    const register unsigned short int OPT3 = 3;
    sbit  OPT3_bit at FTFE_FOPT.B3;
    const register unsigned short int OPT4 = 4;
    sbit  OPT4_bit at FTFE_FOPT.B4;
    const register unsigned short int OPT5 = 5;
    sbit  OPT5_bit at FTFE_FOPT.B5;
    const register unsigned short int OPT6 = 6;
    sbit  OPT6_bit at FTFE_FOPT.B6;
    const register unsigned short int OPT7 = 7;
    sbit  OPT7_bit at FTFE_FOPT.B7;

sfr unsigned short   volatile FTFE_FCCOB3          absolute 0x40020004;
    const register unsigned short int CCOBn0 = 0;
    sbit  CCOBn0_bit at FTFE_FCCOB3.B0;
    const register unsigned short int CCOBn1 = 1;
    sbit  CCOBn1_bit at FTFE_FCCOB3.B1;
    const register unsigned short int CCOBn2 = 2;
    sbit  CCOBn2_bit at FTFE_FCCOB3.B2;
    const register unsigned short int CCOBn3 = 3;
    sbit  CCOBn3_bit at FTFE_FCCOB3.B3;
    const register unsigned short int CCOBn4 = 4;
    sbit  CCOBn4_bit at FTFE_FCCOB3.B4;
    const register unsigned short int CCOBn5 = 5;
    sbit  CCOBn5_bit at FTFE_FCCOB3.B5;
    const register unsigned short int CCOBn6 = 6;
    sbit  CCOBn6_bit at FTFE_FCCOB3.B6;
    const register unsigned short int CCOBn7 = 7;
    sbit  CCOBn7_bit at FTFE_FCCOB3.B7;

sfr unsigned short   volatile FTFE_FCCOB2          absolute 0x40020005;
    sbit  CCOBn0_FTFE_FCCOB2_bit at FTFE_FCCOB2.B0;
    sbit  CCOBn1_FTFE_FCCOB2_bit at FTFE_FCCOB2.B1;
    sbit  CCOBn2_FTFE_FCCOB2_bit at FTFE_FCCOB2.B2;
    sbit  CCOBn3_FTFE_FCCOB2_bit at FTFE_FCCOB2.B3;
    sbit  CCOBn4_FTFE_FCCOB2_bit at FTFE_FCCOB2.B4;
    sbit  CCOBn5_FTFE_FCCOB2_bit at FTFE_FCCOB2.B5;
    sbit  CCOBn6_FTFE_FCCOB2_bit at FTFE_FCCOB2.B6;
    sbit  CCOBn7_FTFE_FCCOB2_bit at FTFE_FCCOB2.B7;

sfr unsigned short   volatile FTFE_FCCOB1          absolute 0x40020006;
    sbit  CCOBn0_FTFE_FCCOB1_bit at FTFE_FCCOB1.B0;
    sbit  CCOBn1_FTFE_FCCOB1_bit at FTFE_FCCOB1.B1;
    sbit  CCOBn2_FTFE_FCCOB1_bit at FTFE_FCCOB1.B2;
    sbit  CCOBn3_FTFE_FCCOB1_bit at FTFE_FCCOB1.B3;
    sbit  CCOBn4_FTFE_FCCOB1_bit at FTFE_FCCOB1.B4;
    sbit  CCOBn5_FTFE_FCCOB1_bit at FTFE_FCCOB1.B5;
    sbit  CCOBn6_FTFE_FCCOB1_bit at FTFE_FCCOB1.B6;
    sbit  CCOBn7_FTFE_FCCOB1_bit at FTFE_FCCOB1.B7;

sfr unsigned short   volatile FTFE_FCCOB0          absolute 0x40020007;
    sbit  CCOBn0_FTFE_FCCOB0_bit at FTFE_FCCOB0.B0;
    sbit  CCOBn1_FTFE_FCCOB0_bit at FTFE_FCCOB0.B1;
    sbit  CCOBn2_FTFE_FCCOB0_bit at FTFE_FCCOB0.B2;
    sbit  CCOBn3_FTFE_FCCOB0_bit at FTFE_FCCOB0.B3;
    sbit  CCOBn4_FTFE_FCCOB0_bit at FTFE_FCCOB0.B4;
    sbit  CCOBn5_FTFE_FCCOB0_bit at FTFE_FCCOB0.B5;
    sbit  CCOBn6_FTFE_FCCOB0_bit at FTFE_FCCOB0.B6;
    sbit  CCOBn7_FTFE_FCCOB0_bit at FTFE_FCCOB0.B7;

sfr unsigned short   volatile FTFE_FCCOB7          absolute 0x40020008;
    sbit  CCOBn0_FTFE_FCCOB7_bit at FTFE_FCCOB7.B0;
    sbit  CCOBn1_FTFE_FCCOB7_bit at FTFE_FCCOB7.B1;
    sbit  CCOBn2_FTFE_FCCOB7_bit at FTFE_FCCOB7.B2;
    sbit  CCOBn3_FTFE_FCCOB7_bit at FTFE_FCCOB7.B3;
    sbit  CCOBn4_FTFE_FCCOB7_bit at FTFE_FCCOB7.B4;
    sbit  CCOBn5_FTFE_FCCOB7_bit at FTFE_FCCOB7.B5;
    sbit  CCOBn6_FTFE_FCCOB7_bit at FTFE_FCCOB7.B6;
    sbit  CCOBn7_FTFE_FCCOB7_bit at FTFE_FCCOB7.B7;

sfr unsigned short   volatile FTFE_FCCOB6          absolute 0x40020009;
    sbit  CCOBn0_FTFE_FCCOB6_bit at FTFE_FCCOB6.B0;
    sbit  CCOBn1_FTFE_FCCOB6_bit at FTFE_FCCOB6.B1;
    sbit  CCOBn2_FTFE_FCCOB6_bit at FTFE_FCCOB6.B2;
    sbit  CCOBn3_FTFE_FCCOB6_bit at FTFE_FCCOB6.B3;
    sbit  CCOBn4_FTFE_FCCOB6_bit at FTFE_FCCOB6.B4;
    sbit  CCOBn5_FTFE_FCCOB6_bit at FTFE_FCCOB6.B5;
    sbit  CCOBn6_FTFE_FCCOB6_bit at FTFE_FCCOB6.B6;
    sbit  CCOBn7_FTFE_FCCOB6_bit at FTFE_FCCOB6.B7;

sfr unsigned short   volatile FTFE_FCCOB5          absolute 0x4002000A;
    sbit  CCOBn0_FTFE_FCCOB5_bit at FTFE_FCCOB5.B0;
    sbit  CCOBn1_FTFE_FCCOB5_bit at FTFE_FCCOB5.B1;
    sbit  CCOBn2_FTFE_FCCOB5_bit at FTFE_FCCOB5.B2;
    sbit  CCOBn3_FTFE_FCCOB5_bit at FTFE_FCCOB5.B3;
    sbit  CCOBn4_FTFE_FCCOB5_bit at FTFE_FCCOB5.B4;
    sbit  CCOBn5_FTFE_FCCOB5_bit at FTFE_FCCOB5.B5;
    sbit  CCOBn6_FTFE_FCCOB5_bit at FTFE_FCCOB5.B6;
    sbit  CCOBn7_FTFE_FCCOB5_bit at FTFE_FCCOB5.B7;

sfr unsigned short   volatile FTFE_FCCOB4          absolute 0x4002000B;
    sbit  CCOBn0_FTFE_FCCOB4_bit at FTFE_FCCOB4.B0;
    sbit  CCOBn1_FTFE_FCCOB4_bit at FTFE_FCCOB4.B1;
    sbit  CCOBn2_FTFE_FCCOB4_bit at FTFE_FCCOB4.B2;
    sbit  CCOBn3_FTFE_FCCOB4_bit at FTFE_FCCOB4.B3;
    sbit  CCOBn4_FTFE_FCCOB4_bit at FTFE_FCCOB4.B4;
    sbit  CCOBn5_FTFE_FCCOB4_bit at FTFE_FCCOB4.B5;
    sbit  CCOBn6_FTFE_FCCOB4_bit at FTFE_FCCOB4.B6;
    sbit  CCOBn7_FTFE_FCCOB4_bit at FTFE_FCCOB4.B7;

sfr unsigned short   volatile FTFE_FCCOBB          absolute 0x4002000C;
    sbit  CCOBn0_FTFE_FCCOBB_bit at FTFE_FCCOBB.B0;
    sbit  CCOBn1_FTFE_FCCOBB_bit at FTFE_FCCOBB.B1;
    sbit  CCOBn2_FTFE_FCCOBB_bit at FTFE_FCCOBB.B2;
    sbit  CCOBn3_FTFE_FCCOBB_bit at FTFE_FCCOBB.B3;
    sbit  CCOBn4_FTFE_FCCOBB_bit at FTFE_FCCOBB.B4;
    sbit  CCOBn5_FTFE_FCCOBB_bit at FTFE_FCCOBB.B5;
    sbit  CCOBn6_FTFE_FCCOBB_bit at FTFE_FCCOBB.B6;
    sbit  CCOBn7_FTFE_FCCOBB_bit at FTFE_FCCOBB.B7;

sfr unsigned short   volatile FTFE_FCCOBA          absolute 0x4002000D;
    sbit  CCOBn0_FTFE_FCCOBA_bit at FTFE_FCCOBA.B0;
    sbit  CCOBn1_FTFE_FCCOBA_bit at FTFE_FCCOBA.B1;
    sbit  CCOBn2_FTFE_FCCOBA_bit at FTFE_FCCOBA.B2;
    sbit  CCOBn3_FTFE_FCCOBA_bit at FTFE_FCCOBA.B3;
    sbit  CCOBn4_FTFE_FCCOBA_bit at FTFE_FCCOBA.B4;
    sbit  CCOBn5_FTFE_FCCOBA_bit at FTFE_FCCOBA.B5;
    sbit  CCOBn6_FTFE_FCCOBA_bit at FTFE_FCCOBA.B6;
    sbit  CCOBn7_FTFE_FCCOBA_bit at FTFE_FCCOBA.B7;

sfr unsigned short   volatile FTFE_FCCOB9          absolute 0x4002000E;
    sbit  CCOBn0_FTFE_FCCOB9_bit at FTFE_FCCOB9.B0;
    sbit  CCOBn1_FTFE_FCCOB9_bit at FTFE_FCCOB9.B1;
    sbit  CCOBn2_FTFE_FCCOB9_bit at FTFE_FCCOB9.B2;
    sbit  CCOBn3_FTFE_FCCOB9_bit at FTFE_FCCOB9.B3;
    sbit  CCOBn4_FTFE_FCCOB9_bit at FTFE_FCCOB9.B4;
    sbit  CCOBn5_FTFE_FCCOB9_bit at FTFE_FCCOB9.B5;
    sbit  CCOBn6_FTFE_FCCOB9_bit at FTFE_FCCOB9.B6;
    sbit  CCOBn7_FTFE_FCCOB9_bit at FTFE_FCCOB9.B7;

sfr unsigned short   volatile FTFE_FCCOB8          absolute 0x4002000F;
    sbit  CCOBn0_FTFE_FCCOB8_bit at FTFE_FCCOB8.B0;
    sbit  CCOBn1_FTFE_FCCOB8_bit at FTFE_FCCOB8.B1;
    sbit  CCOBn2_FTFE_FCCOB8_bit at FTFE_FCCOB8.B2;
    sbit  CCOBn3_FTFE_FCCOB8_bit at FTFE_FCCOB8.B3;
    sbit  CCOBn4_FTFE_FCCOB8_bit at FTFE_FCCOB8.B4;
    sbit  CCOBn5_FTFE_FCCOB8_bit at FTFE_FCCOB8.B5;
    sbit  CCOBn6_FTFE_FCCOB8_bit at FTFE_FCCOB8.B6;
    sbit  CCOBn7_FTFE_FCCOB8_bit at FTFE_FCCOB8.B7;

sfr unsigned short   volatile FTFE_FPROT3          absolute 0x40020010;
    const register unsigned short int PROT0 = 0;
    sbit  PROT0_bit at FTFE_FPROT3.B0;
    const register unsigned short int PROT1 = 1;
    sbit  PROT1_bit at FTFE_FPROT3.B1;
    const register unsigned short int PROT2 = 2;
    sbit  PROT2_bit at FTFE_FPROT3.B2;
    const register unsigned short int PROT3 = 3;
    sbit  PROT3_bit at FTFE_FPROT3.B3;
    const register unsigned short int PROT4 = 4;
    sbit  PROT4_bit at FTFE_FPROT3.B4;
    const register unsigned short int PROT5 = 5;
    sbit  PROT5_bit at FTFE_FPROT3.B5;
    const register unsigned short int PROT6 = 6;
    sbit  PROT6_bit at FTFE_FPROT3.B6;
    const register unsigned short int PROT7 = 7;
    sbit  PROT7_bit at FTFE_FPROT3.B7;

sfr unsigned short   volatile FTFE_FPROT2          absolute 0x40020011;
    sbit  PROT0_FTFE_FPROT2_bit at FTFE_FPROT2.B0;
    sbit  PROT1_FTFE_FPROT2_bit at FTFE_FPROT2.B1;
    sbit  PROT2_FTFE_FPROT2_bit at FTFE_FPROT2.B2;
    sbit  PROT3_FTFE_FPROT2_bit at FTFE_FPROT2.B3;
    sbit  PROT4_FTFE_FPROT2_bit at FTFE_FPROT2.B4;
    sbit  PROT5_FTFE_FPROT2_bit at FTFE_FPROT2.B5;
    sbit  PROT6_FTFE_FPROT2_bit at FTFE_FPROT2.B6;
    sbit  PROT7_FTFE_FPROT2_bit at FTFE_FPROT2.B7;

sfr unsigned short   volatile FTFE_FPROT1          absolute 0x40020012;
    sbit  PROT0_FTFE_FPROT1_bit at FTFE_FPROT1.B0;
    sbit  PROT1_FTFE_FPROT1_bit at FTFE_FPROT1.B1;
    sbit  PROT2_FTFE_FPROT1_bit at FTFE_FPROT1.B2;
    sbit  PROT3_FTFE_FPROT1_bit at FTFE_FPROT1.B3;
    sbit  PROT4_FTFE_FPROT1_bit at FTFE_FPROT1.B4;
    sbit  PROT5_FTFE_FPROT1_bit at FTFE_FPROT1.B5;
    sbit  PROT6_FTFE_FPROT1_bit at FTFE_FPROT1.B6;
    sbit  PROT7_FTFE_FPROT1_bit at FTFE_FPROT1.B7;

sfr unsigned short   volatile FTFE_FPROT0          absolute 0x40020013;
    sbit  PROT0_FTFE_FPROT0_bit at FTFE_FPROT0.B0;
    sbit  PROT1_FTFE_FPROT0_bit at FTFE_FPROT0.B1;
    sbit  PROT2_FTFE_FPROT0_bit at FTFE_FPROT0.B2;
    sbit  PROT3_FTFE_FPROT0_bit at FTFE_FPROT0.B3;
    sbit  PROT4_FTFE_FPROT0_bit at FTFE_FPROT0.B4;
    sbit  PROT5_FTFE_FPROT0_bit at FTFE_FPROT0.B5;
    sbit  PROT6_FTFE_FPROT0_bit at FTFE_FPROT0.B6;
    sbit  PROT7_FTFE_FPROT0_bit at FTFE_FPROT0.B7;

sfr unsigned short   volatile DMAMUX_CHCFG0        absolute 0x40021000;
    const register unsigned short int SOURCE0 = 0;
    sbit  SOURCE0_bit at DMAMUX_CHCFG0.B0;
    const register unsigned short int SOURCE1 = 1;
    sbit  SOURCE1_bit at DMAMUX_CHCFG0.B1;
    const register unsigned short int SOURCE2 = 2;
    sbit  SOURCE2_bit at DMAMUX_CHCFG0.B2;
    const register unsigned short int SOURCE3 = 3;
    sbit  SOURCE3_bit at DMAMUX_CHCFG0.B3;
    const register unsigned short int SOURCE4 = 4;
    sbit  SOURCE4_bit at DMAMUX_CHCFG0.B4;
    const register unsigned short int SOURCE5 = 5;
    sbit  SOURCE5_bit at DMAMUX_CHCFG0.B5;
    const register unsigned short int TRIG = 6;
    sbit  TRIG_bit at DMAMUX_CHCFG0.B6;
    const register unsigned short int ENBL = 7;
    sbit  ENBL_bit at DMAMUX_CHCFG0.B7;

sfr unsigned short   volatile DMAMUX_CHCFG1        absolute 0x40021001;
    sbit  SOURCE0_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B0;
    sbit  SOURCE1_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B1;
    sbit  SOURCE2_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B2;
    sbit  SOURCE3_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B3;
    sbit  SOURCE4_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B4;
    sbit  SOURCE5_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B5;
    sbit  TRIG_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B6;
    sbit  ENBL_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B7;

sfr unsigned short   volatile DMAMUX_CHCFG2        absolute 0x40021002;
    sbit  SOURCE0_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B0;
    sbit  SOURCE1_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B1;
    sbit  SOURCE2_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B2;
    sbit  SOURCE3_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B3;
    sbit  SOURCE4_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B4;
    sbit  SOURCE5_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B5;
    sbit  TRIG_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B6;
    sbit  ENBL_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B7;

sfr unsigned short   volatile DMAMUX_CHCFG3        absolute 0x40021003;
    sbit  SOURCE0_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B0;
    sbit  SOURCE1_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B1;
    sbit  SOURCE2_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B2;
    sbit  SOURCE3_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B3;
    sbit  SOURCE4_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B4;
    sbit  SOURCE5_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B5;
    sbit  TRIG_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B6;
    sbit  ENBL_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B7;

sfr unsigned short   volatile DMAMUX_CHCFG4        absolute 0x40021004;
    sbit  SOURCE0_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B0;
    sbit  SOURCE1_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B1;
    sbit  SOURCE2_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B2;
    sbit  SOURCE3_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B3;
    sbit  SOURCE4_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B4;
    sbit  SOURCE5_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B5;
    sbit  TRIG_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B6;
    sbit  ENBL_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B7;

sfr unsigned short   volatile DMAMUX_CHCFG5        absolute 0x40021005;
    sbit  SOURCE0_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B0;
    sbit  SOURCE1_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B1;
    sbit  SOURCE2_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B2;
    sbit  SOURCE3_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B3;
    sbit  SOURCE4_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B4;
    sbit  SOURCE5_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B5;
    sbit  TRIG_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B6;
    sbit  ENBL_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B7;

sfr unsigned short   volatile DMAMUX_CHCFG6        absolute 0x40021006;
    sbit  SOURCE0_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B0;
    sbit  SOURCE1_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B1;
    sbit  SOURCE2_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B2;
    sbit  SOURCE3_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B3;
    sbit  SOURCE4_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B4;
    sbit  SOURCE5_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B5;
    sbit  TRIG_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B6;
    sbit  ENBL_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B7;

sfr unsigned short   volatile DMAMUX_CHCFG7        absolute 0x40021007;
    sbit  SOURCE0_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B0;
    sbit  SOURCE1_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B1;
    sbit  SOURCE2_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B2;
    sbit  SOURCE3_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B3;
    sbit  SOURCE4_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B4;
    sbit  SOURCE5_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B5;
    sbit  TRIG_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B6;
    sbit  ENBL_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B7;

sfr unsigned short   volatile DMAMUX_CHCFG8        absolute 0x40021008;
    sbit  SOURCE0_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B0;
    sbit  SOURCE1_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B1;
    sbit  SOURCE2_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B2;
    sbit  SOURCE3_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B3;
    sbit  SOURCE4_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B4;
    sbit  SOURCE5_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B5;
    sbit  TRIG_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B6;
    sbit  ENBL_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B7;

sfr unsigned short   volatile DMAMUX_CHCFG9        absolute 0x40021009;
    sbit  SOURCE0_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B0;
    sbit  SOURCE1_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B1;
    sbit  SOURCE2_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B2;
    sbit  SOURCE3_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B3;
    sbit  SOURCE4_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B4;
    sbit  SOURCE5_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B5;
    sbit  TRIG_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B6;
    sbit  ENBL_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B7;

sfr unsigned short   volatile DMAMUX_CHCFG10       absolute 0x4002100A;
    sbit  SOURCE0_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B0;
    sbit  SOURCE1_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B1;
    sbit  SOURCE2_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B2;
    sbit  SOURCE3_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B3;
    sbit  SOURCE4_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B4;
    sbit  SOURCE5_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B5;
    sbit  TRIG_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B6;
    sbit  ENBL_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B7;

sfr unsigned short   volatile DMAMUX_CHCFG11       absolute 0x4002100B;
    sbit  SOURCE0_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B0;
    sbit  SOURCE1_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B1;
    sbit  SOURCE2_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B2;
    sbit  SOURCE3_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B3;
    sbit  SOURCE4_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B4;
    sbit  SOURCE5_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B5;
    sbit  TRIG_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B6;
    sbit  ENBL_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B7;

sfr unsigned short   volatile DMAMUX_CHCFG12       absolute 0x4002100C;
    sbit  SOURCE0_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B0;
    sbit  SOURCE1_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B1;
    sbit  SOURCE2_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B2;
    sbit  SOURCE3_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B3;
    sbit  SOURCE4_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B4;
    sbit  SOURCE5_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B5;
    sbit  TRIG_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B6;
    sbit  ENBL_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B7;

sfr unsigned short   volatile DMAMUX_CHCFG13       absolute 0x4002100D;
    sbit  SOURCE0_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B0;
    sbit  SOURCE1_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B1;
    sbit  SOURCE2_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B2;
    sbit  SOURCE3_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B3;
    sbit  SOURCE4_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B4;
    sbit  SOURCE5_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B5;
    sbit  TRIG_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B6;
    sbit  ENBL_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B7;

sfr unsigned short   volatile DMAMUX_CHCFG14       absolute 0x4002100E;
    sbit  SOURCE0_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B0;
    sbit  SOURCE1_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B1;
    sbit  SOURCE2_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B2;
    sbit  SOURCE3_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B3;
    sbit  SOURCE4_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B4;
    sbit  SOURCE5_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B5;
    sbit  TRIG_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B6;
    sbit  ENBL_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B7;

sfr unsigned short   volatile DMAMUX_CHCFG15       absolute 0x4002100F;
    sbit  SOURCE0_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B0;
    sbit  SOURCE1_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B1;
    sbit  SOURCE2_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B2;
    sbit  SOURCE3_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B3;
    sbit  SOURCE4_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B4;
    sbit  SOURCE5_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B5;
    sbit  TRIG_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B6;
    sbit  ENBL_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B7;

sfr unsigned short   volatile DMAMUX_CHCFG16       absolute 0x40021010;
    sbit  SOURCE0_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B0;
    sbit  SOURCE1_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B1;
    sbit  SOURCE2_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B2;
    sbit  SOURCE3_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B3;
    sbit  SOURCE4_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B4;
    sbit  SOURCE5_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B5;
    sbit  TRIG_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B6;
    sbit  ENBL_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B7;

sfr unsigned short   volatile DMAMUX_CHCFG17       absolute 0x40021011;
    sbit  SOURCE0_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B0;
    sbit  SOURCE1_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B1;
    sbit  SOURCE2_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B2;
    sbit  SOURCE3_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B3;
    sbit  SOURCE4_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B4;
    sbit  SOURCE5_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B5;
    sbit  TRIG_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B6;
    sbit  ENBL_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B7;

sfr unsigned short   volatile DMAMUX_CHCFG18       absolute 0x40021012;
    sbit  SOURCE0_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B0;
    sbit  SOURCE1_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B1;
    sbit  SOURCE2_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B2;
    sbit  SOURCE3_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B3;
    sbit  SOURCE4_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B4;
    sbit  SOURCE5_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B5;
    sbit  TRIG_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B6;
    sbit  ENBL_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B7;

sfr unsigned short   volatile DMAMUX_CHCFG19       absolute 0x40021013;
    sbit  SOURCE0_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B0;
    sbit  SOURCE1_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B1;
    sbit  SOURCE2_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B2;
    sbit  SOURCE3_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B3;
    sbit  SOURCE4_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B4;
    sbit  SOURCE5_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B5;
    sbit  TRIG_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B6;
    sbit  ENBL_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B7;

sfr unsigned short   volatile DMAMUX_CHCFG20       absolute 0x40021014;
    sbit  SOURCE0_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B0;
    sbit  SOURCE1_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B1;
    sbit  SOURCE2_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B2;
    sbit  SOURCE3_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B3;
    sbit  SOURCE4_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B4;
    sbit  SOURCE5_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B5;
    sbit  TRIG_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B6;
    sbit  ENBL_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B7;

sfr unsigned short   volatile DMAMUX_CHCFG21       absolute 0x40021015;
    sbit  SOURCE0_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B0;
    sbit  SOURCE1_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B1;
    sbit  SOURCE2_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B2;
    sbit  SOURCE3_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B3;
    sbit  SOURCE4_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B4;
    sbit  SOURCE5_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B5;
    sbit  TRIG_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B6;
    sbit  ENBL_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B7;

sfr unsigned short   volatile DMAMUX_CHCFG22       absolute 0x40021016;
    sbit  SOURCE0_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B0;
    sbit  SOURCE1_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B1;
    sbit  SOURCE2_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B2;
    sbit  SOURCE3_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B3;
    sbit  SOURCE4_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B4;
    sbit  SOURCE5_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B5;
    sbit  TRIG_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B6;
    sbit  ENBL_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B7;

sfr unsigned short   volatile DMAMUX_CHCFG23       absolute 0x40021017;
    sbit  SOURCE0_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B0;
    sbit  SOURCE1_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B1;
    sbit  SOURCE2_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B2;
    sbit  SOURCE3_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B3;
    sbit  SOURCE4_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B4;
    sbit  SOURCE5_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B5;
    sbit  TRIG_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B6;
    sbit  ENBL_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B7;

sfr unsigned short   volatile DMAMUX_CHCFG24       absolute 0x40021018;
    sbit  SOURCE0_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B0;
    sbit  SOURCE1_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B1;
    sbit  SOURCE2_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B2;
    sbit  SOURCE3_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B3;
    sbit  SOURCE4_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B4;
    sbit  SOURCE5_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B5;
    sbit  TRIG_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B6;
    sbit  ENBL_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B7;

sfr unsigned short   volatile DMAMUX_CHCFG25       absolute 0x40021019;
    sbit  SOURCE0_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B0;
    sbit  SOURCE1_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B1;
    sbit  SOURCE2_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B2;
    sbit  SOURCE3_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B3;
    sbit  SOURCE4_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B4;
    sbit  SOURCE5_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B5;
    sbit  TRIG_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B6;
    sbit  ENBL_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B7;

sfr unsigned short   volatile DMAMUX_CHCFG26       absolute 0x4002101A;
    sbit  SOURCE0_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B0;
    sbit  SOURCE1_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B1;
    sbit  SOURCE2_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B2;
    sbit  SOURCE3_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B3;
    sbit  SOURCE4_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B4;
    sbit  SOURCE5_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B5;
    sbit  TRIG_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B6;
    sbit  ENBL_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B7;

sfr unsigned short   volatile DMAMUX_CHCFG27       absolute 0x4002101B;
    sbit  SOURCE0_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B0;
    sbit  SOURCE1_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B1;
    sbit  SOURCE2_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B2;
    sbit  SOURCE3_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B3;
    sbit  SOURCE4_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B4;
    sbit  SOURCE5_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B5;
    sbit  TRIG_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B6;
    sbit  ENBL_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B7;

sfr unsigned short   volatile DMAMUX_CHCFG28       absolute 0x4002101C;
    sbit  SOURCE0_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B0;
    sbit  SOURCE1_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B1;
    sbit  SOURCE2_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B2;
    sbit  SOURCE3_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B3;
    sbit  SOURCE4_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B4;
    sbit  SOURCE5_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B5;
    sbit  TRIG_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B6;
    sbit  ENBL_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B7;

sfr unsigned short   volatile DMAMUX_CHCFG29       absolute 0x4002101D;
    sbit  SOURCE0_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B0;
    sbit  SOURCE1_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B1;
    sbit  SOURCE2_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B2;
    sbit  SOURCE3_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B3;
    sbit  SOURCE4_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B4;
    sbit  SOURCE5_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B5;
    sbit  TRIG_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B6;
    sbit  ENBL_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B7;

sfr unsigned short   volatile DMAMUX_CHCFG30       absolute 0x4002101E;
    sbit  SOURCE0_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B0;
    sbit  SOURCE1_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B1;
    sbit  SOURCE2_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B2;
    sbit  SOURCE3_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B3;
    sbit  SOURCE4_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B4;
    sbit  SOURCE5_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B5;
    sbit  TRIG_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B6;
    sbit  ENBL_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B7;

sfr unsigned short   volatile DMAMUX_CHCFG31       absolute 0x4002101F;
    sbit  SOURCE0_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B0;
    sbit  SOURCE1_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B1;
    sbit  SOURCE2_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B2;
    sbit  SOURCE3_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B3;
    sbit  SOURCE4_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B4;
    sbit  SOURCE5_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B5;
    sbit  TRIG_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B6;
    sbit  ENBL_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B7;

sfr unsigned long   volatile CAN0_MCR             absolute 0x40024000;
    const register unsigned short int MAXMB0 = 0;
    sbit  MAXMB0_bit at CAN0_MCR.B0;
    const register unsigned short int MAXMB1 = 1;
    sbit  MAXMB1_bit at CAN0_MCR.B1;
    const register unsigned short int MAXMB2 = 2;
    sbit  MAXMB2_bit at CAN0_MCR.B2;
    const register unsigned short int MAXMB3 = 3;
    sbit  MAXMB3_bit at CAN0_MCR.B3;
    const register unsigned short int MAXMB4 = 4;
    sbit  MAXMB4_bit at CAN0_MCR.B4;
    const register unsigned short int MAXMB5 = 5;
    sbit  MAXMB5_bit at CAN0_MCR.B5;
    const register unsigned short int MAXMB6 = 6;
    sbit  MAXMB6_bit at CAN0_MCR.B6;
    const register unsigned short int IDAM0 = 8;
    sbit  IDAM0_bit at CAN0_MCR.B8;
    const register unsigned short int IDAM1 = 9;
    sbit  IDAM1_bit at CAN0_MCR.B9;
    const register unsigned short int AEN = 12;
    sbit  AEN_bit at CAN0_MCR.B12;
    const register unsigned short int LPRIOEN = 13;
    sbit  LPRIOEN_bit at CAN0_MCR.B13;
    const register unsigned short int DMA_ = 15;
    sbit  DMA_bit at CAN0_MCR.B15;
    const register unsigned short int IRMQ = 16;
    sbit  IRMQ_bit at CAN0_MCR.B16;
    const register unsigned short int SRXDIS = 17;
    sbit  SRXDIS_bit at CAN0_MCR.B17;
    const register unsigned short int DOZE = 18;
    sbit  DOZE_bit at CAN0_MCR.B18;
    const register unsigned short int WAKSRC = 19;
    sbit  WAKSRC_bit at CAN0_MCR.B19;
    const register unsigned short int LPMACK = 20;
    sbit  LPMACK_bit at CAN0_MCR.B20;
    const register unsigned short int WRNEN = 21;
    sbit  WRNEN_bit at CAN0_MCR.B21;
    const register unsigned short int SLFWAK = 22;
    sbit  SLFWAK_bit at CAN0_MCR.B22;
    const register unsigned short int SUPV = 23;
    sbit  SUPV_bit at CAN0_MCR.B23;
    const register unsigned short int FRZACK = 24;
    sbit  FRZACK_bit at CAN0_MCR.B24;
    const register unsigned short int SOFTRST = 25;
    sbit  SOFTRST_bit at CAN0_MCR.B25;
    const register unsigned short int WAKMSK = 26;
    sbit  WAKMSK_bit at CAN0_MCR.B26;
    const register unsigned short int NOTRDY = 27;
    sbit  NOTRDY_bit at CAN0_MCR.B27;
    sbit  HALT_CAN0_MCR_bit at CAN0_MCR.B28;
    const register unsigned short int RFEN = 29;
    sbit  RFEN_bit at CAN0_MCR.B29;
    const register unsigned short int FRZ = 30;
    sbit  FRZ_bit at CAN0_MCR.B30;
    const register unsigned short int MDIS = 31;
    sbit  MDIS_bit at CAN0_MCR.B31;

sfr unsigned long   volatile CAN0_CTRL1           absolute 0x40024004;
    const register unsigned short int PROPSEG0 = 0;
    sbit  PROPSEG0_bit at CAN0_CTRL1.B0;
    const register unsigned short int PROPSEG1 = 1;
    sbit  PROPSEG1_bit at CAN0_CTRL1.B1;
    const register unsigned short int PROPSEG2 = 2;
    sbit  PROPSEG2_bit at CAN0_CTRL1.B2;
    const register unsigned short int LOM = 3;
    sbit  LOM_bit at CAN0_CTRL1.B3;
    const register unsigned short int LBUF = 4;
    sbit  LBUF_bit at CAN0_CTRL1.B4;
    const register unsigned short int TSYN = 5;
    sbit  TSYN_bit at CAN0_CTRL1.B5;
    const register unsigned short int BOFFREC = 6;
    sbit  BOFFREC_bit at CAN0_CTRL1.B6;
    const register unsigned short int SMP = 7;
    sbit  SMP_bit at CAN0_CTRL1.B7;
    const register unsigned short int RWRNMSK = 10;
    sbit  RWRNMSK_bit at CAN0_CTRL1.B10;
    const register unsigned short int TWRNMSK = 11;
    sbit  TWRNMSK_bit at CAN0_CTRL1.B11;
    const register unsigned short int LPB = 12;
    sbit  LPB_bit at CAN0_CTRL1.B12;
    const register unsigned short int CLKSRC = 13;
    sbit  CLKSRC_bit at CAN0_CTRL1.B13;
    const register unsigned short int ERRMSK = 14;
    sbit  ERRMSK_bit at CAN0_CTRL1.B14;
    const register unsigned short int BOFFMSK = 15;
    sbit  BOFFMSK_bit at CAN0_CTRL1.B15;
    const register unsigned short int PSEG20 = 16;
    sbit  PSEG20_bit at CAN0_CTRL1.B16;
    const register unsigned short int PSEG21 = 17;
    sbit  PSEG21_bit at CAN0_CTRL1.B17;
    const register unsigned short int PSEG22 = 18;
    sbit  PSEG22_bit at CAN0_CTRL1.B18;
    const register unsigned short int PSEG10 = 19;
    sbit  PSEG10_bit at CAN0_CTRL1.B19;
    const register unsigned short int PSEG11 = 20;
    sbit  PSEG11_bit at CAN0_CTRL1.B20;
    const register unsigned short int PSEG12 = 21;
    sbit  PSEG12_bit at CAN0_CTRL1.B21;
    const register unsigned short int RJW0 = 22;
    sbit  RJW0_bit at CAN0_CTRL1.B22;
    const register unsigned short int RJW1 = 23;
    sbit  RJW1_bit at CAN0_CTRL1.B23;
    const register unsigned short int PRESDIV0 = 24;
    sbit  PRESDIV0_bit at CAN0_CTRL1.B24;
    const register unsigned short int PRESDIV1 = 25;
    sbit  PRESDIV1_bit at CAN0_CTRL1.B25;
    const register unsigned short int PRESDIV2 = 26;
    sbit  PRESDIV2_bit at CAN0_CTRL1.B26;
    const register unsigned short int PRESDIV3 = 27;
    sbit  PRESDIV3_bit at CAN0_CTRL1.B27;
    const register unsigned short int PRESDIV4 = 28;
    sbit  PRESDIV4_bit at CAN0_CTRL1.B28;
    const register unsigned short int PRESDIV5 = 29;
    sbit  PRESDIV5_bit at CAN0_CTRL1.B29;
    const register unsigned short int PRESDIV6 = 30;
    sbit  PRESDIV6_bit at CAN0_CTRL1.B30;
    const register unsigned short int PRESDIV7 = 31;
    sbit  PRESDIV7_bit at CAN0_CTRL1.B31;

sfr unsigned long   volatile CAN0_TIMER           absolute 0x40024008;
    const register unsigned short int TIMER0 = 0;
    sbit  TIMER0_bit at CAN0_TIMER.B0;
    const register unsigned short int TIMER1 = 1;
    sbit  TIMER1_bit at CAN0_TIMER.B1;
    const register unsigned short int TIMER2 = 2;
    sbit  TIMER2_bit at CAN0_TIMER.B2;
    const register unsigned short int TIMER3 = 3;
    sbit  TIMER3_bit at CAN0_TIMER.B3;
    const register unsigned short int TIMER4 = 4;
    sbit  TIMER4_bit at CAN0_TIMER.B4;
    const register unsigned short int TIMER5 = 5;
    sbit  TIMER5_bit at CAN0_TIMER.B5;
    const register unsigned short int TIMER6 = 6;
    sbit  TIMER6_bit at CAN0_TIMER.B6;
    const register unsigned short int TIMER7 = 7;
    sbit  TIMER7_bit at CAN0_TIMER.B7;
    const register unsigned short int TIMER8 = 8;
    sbit  TIMER8_bit at CAN0_TIMER.B8;
    const register unsigned short int TIMER9 = 9;
    sbit  TIMER9_bit at CAN0_TIMER.B9;
    const register unsigned short int TIMER10 = 10;
    sbit  TIMER10_bit at CAN0_TIMER.B10;
    const register unsigned short int TIMER11 = 11;
    sbit  TIMER11_bit at CAN0_TIMER.B11;
    const register unsigned short int TIMER12 = 12;
    sbit  TIMER12_bit at CAN0_TIMER.B12;
    const register unsigned short int TIMER13 = 13;
    sbit  TIMER13_bit at CAN0_TIMER.B13;
    const register unsigned short int TIMER14 = 14;
    sbit  TIMER14_bit at CAN0_TIMER.B14;
    const register unsigned short int TIMER15 = 15;
    sbit  TIMER15_bit at CAN0_TIMER.B15;

sfr unsigned long   volatile CAN0_RXMGMASK        absolute 0x40024010;
    const register unsigned short int MG0 = 0;
    sbit  MG0_bit at CAN0_RXMGMASK.B0;
    const register unsigned short int MG1 = 1;
    sbit  MG1_bit at CAN0_RXMGMASK.B1;
    const register unsigned short int MG2 = 2;
    sbit  MG2_bit at CAN0_RXMGMASK.B2;
    const register unsigned short int MG3 = 3;
    sbit  MG3_bit at CAN0_RXMGMASK.B3;
    const register unsigned short int MG4 = 4;
    sbit  MG4_bit at CAN0_RXMGMASK.B4;
    const register unsigned short int MG5 = 5;
    sbit  MG5_bit at CAN0_RXMGMASK.B5;
    const register unsigned short int MG6 = 6;
    sbit  MG6_bit at CAN0_RXMGMASK.B6;
    const register unsigned short int MG7 = 7;
    sbit  MG7_bit at CAN0_RXMGMASK.B7;
    const register unsigned short int MG8 = 8;
    sbit  MG8_bit at CAN0_RXMGMASK.B8;
    const register unsigned short int MG9 = 9;
    sbit  MG9_bit at CAN0_RXMGMASK.B9;
    const register unsigned short int MG10 = 10;
    sbit  MG10_bit at CAN0_RXMGMASK.B10;
    const register unsigned short int MG11 = 11;
    sbit  MG11_bit at CAN0_RXMGMASK.B11;
    const register unsigned short int MG12 = 12;
    sbit  MG12_bit at CAN0_RXMGMASK.B12;
    const register unsigned short int MG13 = 13;
    sbit  MG13_bit at CAN0_RXMGMASK.B13;
    const register unsigned short int MG14 = 14;
    sbit  MG14_bit at CAN0_RXMGMASK.B14;
    const register unsigned short int MG15 = 15;
    sbit  MG15_bit at CAN0_RXMGMASK.B15;
    const register unsigned short int MG16 = 16;
    sbit  MG16_bit at CAN0_RXMGMASK.B16;
    const register unsigned short int MG17 = 17;
    sbit  MG17_bit at CAN0_RXMGMASK.B17;
    const register unsigned short int MG18 = 18;
    sbit  MG18_bit at CAN0_RXMGMASK.B18;
    const register unsigned short int MG19 = 19;
    sbit  MG19_bit at CAN0_RXMGMASK.B19;
    const register unsigned short int MG20 = 20;
    sbit  MG20_bit at CAN0_RXMGMASK.B20;
    const register unsigned short int MG21 = 21;
    sbit  MG21_bit at CAN0_RXMGMASK.B21;
    const register unsigned short int MG22 = 22;
    sbit  MG22_bit at CAN0_RXMGMASK.B22;
    const register unsigned short int MG23 = 23;
    sbit  MG23_bit at CAN0_RXMGMASK.B23;
    const register unsigned short int MG24 = 24;
    sbit  MG24_bit at CAN0_RXMGMASK.B24;
    const register unsigned short int MG25 = 25;
    sbit  MG25_bit at CAN0_RXMGMASK.B25;
    const register unsigned short int MG26 = 26;
    sbit  MG26_bit at CAN0_RXMGMASK.B26;
    const register unsigned short int MG27 = 27;
    sbit  MG27_bit at CAN0_RXMGMASK.B27;
    const register unsigned short int MG28 = 28;
    sbit  MG28_bit at CAN0_RXMGMASK.B28;
    const register unsigned short int MG29 = 29;
    sbit  MG29_bit at CAN0_RXMGMASK.B29;
    const register unsigned short int MG30 = 30;
    sbit  MG30_bit at CAN0_RXMGMASK.B30;
    const register unsigned short int MG31 = 31;
    sbit  MG31_bit at CAN0_RXMGMASK.B31;

sfr unsigned long   volatile CAN0_RX14MASK        absolute 0x40024014;
    const register unsigned short int RX14M0 = 0;
    sbit  RX14M0_bit at CAN0_RX14MASK.B0;
    const register unsigned short int RX14M1 = 1;
    sbit  RX14M1_bit at CAN0_RX14MASK.B1;
    const register unsigned short int RX14M2 = 2;
    sbit  RX14M2_bit at CAN0_RX14MASK.B2;
    const register unsigned short int RX14M3 = 3;
    sbit  RX14M3_bit at CAN0_RX14MASK.B3;
    const register unsigned short int RX14M4 = 4;
    sbit  RX14M4_bit at CAN0_RX14MASK.B4;
    const register unsigned short int RX14M5 = 5;
    sbit  RX14M5_bit at CAN0_RX14MASK.B5;
    const register unsigned short int RX14M6 = 6;
    sbit  RX14M6_bit at CAN0_RX14MASK.B6;
    const register unsigned short int RX14M7 = 7;
    sbit  RX14M7_bit at CAN0_RX14MASK.B7;
    const register unsigned short int RX14M8 = 8;
    sbit  RX14M8_bit at CAN0_RX14MASK.B8;
    const register unsigned short int RX14M9 = 9;
    sbit  RX14M9_bit at CAN0_RX14MASK.B9;
    const register unsigned short int RX14M10 = 10;
    sbit  RX14M10_bit at CAN0_RX14MASK.B10;
    const register unsigned short int RX14M11 = 11;
    sbit  RX14M11_bit at CAN0_RX14MASK.B11;
    const register unsigned short int RX14M12 = 12;
    sbit  RX14M12_bit at CAN0_RX14MASK.B12;
    const register unsigned short int RX14M13 = 13;
    sbit  RX14M13_bit at CAN0_RX14MASK.B13;
    const register unsigned short int RX14M14 = 14;
    sbit  RX14M14_bit at CAN0_RX14MASK.B14;
    const register unsigned short int RX14M15 = 15;
    sbit  RX14M15_bit at CAN0_RX14MASK.B15;
    const register unsigned short int RX14M16 = 16;
    sbit  RX14M16_bit at CAN0_RX14MASK.B16;
    const register unsigned short int RX14M17 = 17;
    sbit  RX14M17_bit at CAN0_RX14MASK.B17;
    const register unsigned short int RX14M18 = 18;
    sbit  RX14M18_bit at CAN0_RX14MASK.B18;
    const register unsigned short int RX14M19 = 19;
    sbit  RX14M19_bit at CAN0_RX14MASK.B19;
    const register unsigned short int RX14M20 = 20;
    sbit  RX14M20_bit at CAN0_RX14MASK.B20;
    const register unsigned short int RX14M21 = 21;
    sbit  RX14M21_bit at CAN0_RX14MASK.B21;
    const register unsigned short int RX14M22 = 22;
    sbit  RX14M22_bit at CAN0_RX14MASK.B22;
    const register unsigned short int RX14M23 = 23;
    sbit  RX14M23_bit at CAN0_RX14MASK.B23;
    const register unsigned short int RX14M24 = 24;
    sbit  RX14M24_bit at CAN0_RX14MASK.B24;
    const register unsigned short int RX14M25 = 25;
    sbit  RX14M25_bit at CAN0_RX14MASK.B25;
    const register unsigned short int RX14M26 = 26;
    sbit  RX14M26_bit at CAN0_RX14MASK.B26;
    const register unsigned short int RX14M27 = 27;
    sbit  RX14M27_bit at CAN0_RX14MASK.B27;
    const register unsigned short int RX14M28 = 28;
    sbit  RX14M28_bit at CAN0_RX14MASK.B28;
    const register unsigned short int RX14M29 = 29;
    sbit  RX14M29_bit at CAN0_RX14MASK.B29;
    const register unsigned short int RX14M30 = 30;
    sbit  RX14M30_bit at CAN0_RX14MASK.B30;
    const register unsigned short int RX14M31 = 31;
    sbit  RX14M31_bit at CAN0_RX14MASK.B31;

sfr unsigned long   volatile CAN0_RX15MASK        absolute 0x40024018;
    const register unsigned short int RX15M0 = 0;
    sbit  RX15M0_bit at CAN0_RX15MASK.B0;
    const register unsigned short int RX15M1 = 1;
    sbit  RX15M1_bit at CAN0_RX15MASK.B1;
    const register unsigned short int RX15M2 = 2;
    sbit  RX15M2_bit at CAN0_RX15MASK.B2;
    const register unsigned short int RX15M3 = 3;
    sbit  RX15M3_bit at CAN0_RX15MASK.B3;
    const register unsigned short int RX15M4 = 4;
    sbit  RX15M4_bit at CAN0_RX15MASK.B4;
    const register unsigned short int RX15M5 = 5;
    sbit  RX15M5_bit at CAN0_RX15MASK.B5;
    const register unsigned short int RX15M6 = 6;
    sbit  RX15M6_bit at CAN0_RX15MASK.B6;
    const register unsigned short int RX15M7 = 7;
    sbit  RX15M7_bit at CAN0_RX15MASK.B7;
    const register unsigned short int RX15M8 = 8;
    sbit  RX15M8_bit at CAN0_RX15MASK.B8;
    const register unsigned short int RX15M9 = 9;
    sbit  RX15M9_bit at CAN0_RX15MASK.B9;
    const register unsigned short int RX15M10 = 10;
    sbit  RX15M10_bit at CAN0_RX15MASK.B10;
    const register unsigned short int RX15M11 = 11;
    sbit  RX15M11_bit at CAN0_RX15MASK.B11;
    const register unsigned short int RX15M12 = 12;
    sbit  RX15M12_bit at CAN0_RX15MASK.B12;
    const register unsigned short int RX15M13 = 13;
    sbit  RX15M13_bit at CAN0_RX15MASK.B13;
    const register unsigned short int RX15M14 = 14;
    sbit  RX15M14_bit at CAN0_RX15MASK.B14;
    const register unsigned short int RX15M15 = 15;
    sbit  RX15M15_bit at CAN0_RX15MASK.B15;
    const register unsigned short int RX15M16 = 16;
    sbit  RX15M16_bit at CAN0_RX15MASK.B16;
    const register unsigned short int RX15M17 = 17;
    sbit  RX15M17_bit at CAN0_RX15MASK.B17;
    const register unsigned short int RX15M18 = 18;
    sbit  RX15M18_bit at CAN0_RX15MASK.B18;
    const register unsigned short int RX15M19 = 19;
    sbit  RX15M19_bit at CAN0_RX15MASK.B19;
    const register unsigned short int RX15M20 = 20;
    sbit  RX15M20_bit at CAN0_RX15MASK.B20;
    const register unsigned short int RX15M21 = 21;
    sbit  RX15M21_bit at CAN0_RX15MASK.B21;
    const register unsigned short int RX15M22 = 22;
    sbit  RX15M22_bit at CAN0_RX15MASK.B22;
    const register unsigned short int RX15M23 = 23;
    sbit  RX15M23_bit at CAN0_RX15MASK.B23;
    const register unsigned short int RX15M24 = 24;
    sbit  RX15M24_bit at CAN0_RX15MASK.B24;
    const register unsigned short int RX15M25 = 25;
    sbit  RX15M25_bit at CAN0_RX15MASK.B25;
    const register unsigned short int RX15M26 = 26;
    sbit  RX15M26_bit at CAN0_RX15MASK.B26;
    const register unsigned short int RX15M27 = 27;
    sbit  RX15M27_bit at CAN0_RX15MASK.B27;
    const register unsigned short int RX15M28 = 28;
    sbit  RX15M28_bit at CAN0_RX15MASK.B28;
    const register unsigned short int RX15M29 = 29;
    sbit  RX15M29_bit at CAN0_RX15MASK.B29;
    const register unsigned short int RX15M30 = 30;
    sbit  RX15M30_bit at CAN0_RX15MASK.B30;
    const register unsigned short int RX15M31 = 31;
    sbit  RX15M31_bit at CAN0_RX15MASK.B31;

sfr unsigned long   volatile CAN0_ECR             absolute 0x4002401C;
    const register unsigned short int TXERRCNT0 = 0;
    sbit  TXERRCNT0_bit at CAN0_ECR.B0;
    const register unsigned short int TXERRCNT1 = 1;
    sbit  TXERRCNT1_bit at CAN0_ECR.B1;
    const register unsigned short int TXERRCNT2 = 2;
    sbit  TXERRCNT2_bit at CAN0_ECR.B2;
    const register unsigned short int TXERRCNT3 = 3;
    sbit  TXERRCNT3_bit at CAN0_ECR.B3;
    const register unsigned short int TXERRCNT4 = 4;
    sbit  TXERRCNT4_bit at CAN0_ECR.B4;
    const register unsigned short int TXERRCNT5 = 5;
    sbit  TXERRCNT5_bit at CAN0_ECR.B5;
    const register unsigned short int TXERRCNT6 = 6;
    sbit  TXERRCNT6_bit at CAN0_ECR.B6;
    const register unsigned short int TXERRCNT7 = 7;
    sbit  TXERRCNT7_bit at CAN0_ECR.B7;
    const register unsigned short int RXERRCNT0 = 8;
    sbit  RXERRCNT0_bit at CAN0_ECR.B8;
    const register unsigned short int RXERRCNT1 = 9;
    sbit  RXERRCNT1_bit at CAN0_ECR.B9;
    const register unsigned short int RXERRCNT2 = 10;
    sbit  RXERRCNT2_bit at CAN0_ECR.B10;
    const register unsigned short int RXERRCNT3 = 11;
    sbit  RXERRCNT3_bit at CAN0_ECR.B11;
    const register unsigned short int RXERRCNT4 = 12;
    sbit  RXERRCNT4_bit at CAN0_ECR.B12;
    const register unsigned short int RXERRCNT5 = 13;
    sbit  RXERRCNT5_bit at CAN0_ECR.B13;
    const register unsigned short int RXERRCNT6 = 14;
    sbit  RXERRCNT6_bit at CAN0_ECR.B14;
    const register unsigned short int RXERRCNT7 = 15;
    sbit  RXERRCNT7_bit at CAN0_ECR.B15;

sfr unsigned long   volatile CAN0_ESR1            absolute 0x40024020;
    const register unsigned short int WAKINT = 0;
    sbit  WAKINT_bit at CAN0_ESR1.B0;
    const register unsigned short int ERRINT = 1;
    sbit  ERRINT_bit at CAN0_ESR1.B1;
    const register unsigned short int BOFFINT = 2;
    sbit  BOFFINT_bit at CAN0_ESR1.B2;
    const register unsigned short int RX_ = 3;
    sbit  RX_bit at CAN0_ESR1.B3;
    const register unsigned short int FLTCONF0 = 4;
    sbit  FLTCONF0_bit at CAN0_ESR1.B4;
    const register unsigned short int FLTCONF1 = 5;
    sbit  FLTCONF1_bit at CAN0_ESR1.B5;
    const register unsigned short int TX = 6;
    sbit  TX_bit at CAN0_ESR1.B6;
    const register unsigned short int IDLE = 7;
    sbit  IDLE_bit at CAN0_ESR1.B7;
    const register unsigned short int RXWRN = 8;
    sbit  RXWRN_bit at CAN0_ESR1.B8;
    const register unsigned short int TXWRN = 9;
    sbit  TXWRN_bit at CAN0_ESR1.B9;
    const register unsigned short int STFERR = 10;
    sbit  STFERR_bit at CAN0_ESR1.B10;
    const register unsigned short int FRMERR = 11;
    sbit  FRMERR_bit at CAN0_ESR1.B11;
    const register unsigned short int CRCERR = 12;
    sbit  CRCERR_bit at CAN0_ESR1.B12;
    const register unsigned short int ACKERR = 13;
    sbit  ACKERR_bit at CAN0_ESR1.B13;
    const register unsigned short int BIT0ERR = 14;
    sbit  BIT0ERR_bit at CAN0_ESR1.B14;
    const register unsigned short int BIT1ERR = 15;
    sbit  BIT1ERR_bit at CAN0_ESR1.B15;
    const register unsigned short int RWRNINT = 16;
    sbit  RWRNINT_bit at CAN0_ESR1.B16;
    const register unsigned short int TWRNINT = 17;
    sbit  TWRNINT_bit at CAN0_ESR1.B17;
    const register unsigned short int SYNCH = 18;
    sbit  SYNCH_bit at CAN0_ESR1.B18;
    const register unsigned short int BOFFDONEINT = 19;
    sbit  BOFFDONEINT_bit at CAN0_ESR1.B19;
    const register unsigned short int ERROVR = 21;
    sbit  ERROVR_bit at CAN0_ESR1.B21;

sfr unsigned long   volatile CAN0_IMASK1          absolute 0x40024028;
    const register unsigned short int BUF31TO0M0 = 0;
    sbit  BUF31TO0M0_bit at CAN0_IMASK1.B0;
    const register unsigned short int BUF31TO0M1 = 1;
    sbit  BUF31TO0M1_bit at CAN0_IMASK1.B1;
    const register unsigned short int BUF31TO0M2 = 2;
    sbit  BUF31TO0M2_bit at CAN0_IMASK1.B2;
    const register unsigned short int BUF31TO0M3 = 3;
    sbit  BUF31TO0M3_bit at CAN0_IMASK1.B3;
    const register unsigned short int BUF31TO0M4 = 4;
    sbit  BUF31TO0M4_bit at CAN0_IMASK1.B4;
    const register unsigned short int BUF31TO0M5 = 5;
    sbit  BUF31TO0M5_bit at CAN0_IMASK1.B5;
    const register unsigned short int BUF31TO0M6 = 6;
    sbit  BUF31TO0M6_bit at CAN0_IMASK1.B6;
    const register unsigned short int BUF31TO0M7 = 7;
    sbit  BUF31TO0M7_bit at CAN0_IMASK1.B7;
    const register unsigned short int BUF31TO0M8 = 8;
    sbit  BUF31TO0M8_bit at CAN0_IMASK1.B8;
    const register unsigned short int BUF31TO0M9 = 9;
    sbit  BUF31TO0M9_bit at CAN0_IMASK1.B9;
    const register unsigned short int BUF31TO0M10 = 10;
    sbit  BUF31TO0M10_bit at CAN0_IMASK1.B10;
    const register unsigned short int BUF31TO0M11 = 11;
    sbit  BUF31TO0M11_bit at CAN0_IMASK1.B11;
    const register unsigned short int BUF31TO0M12 = 12;
    sbit  BUF31TO0M12_bit at CAN0_IMASK1.B12;
    const register unsigned short int BUF31TO0M13 = 13;
    sbit  BUF31TO0M13_bit at CAN0_IMASK1.B13;
    const register unsigned short int BUF31TO0M14 = 14;
    sbit  BUF31TO0M14_bit at CAN0_IMASK1.B14;
    const register unsigned short int BUF31TO0M15 = 15;
    sbit  BUF31TO0M15_bit at CAN0_IMASK1.B15;
    const register unsigned short int BUF31TO0M16 = 16;
    sbit  BUF31TO0M16_bit at CAN0_IMASK1.B16;
    const register unsigned short int BUF31TO0M17 = 17;
    sbit  BUF31TO0M17_bit at CAN0_IMASK1.B17;
    const register unsigned short int BUF31TO0M18 = 18;
    sbit  BUF31TO0M18_bit at CAN0_IMASK1.B18;
    const register unsigned short int BUF31TO0M19 = 19;
    sbit  BUF31TO0M19_bit at CAN0_IMASK1.B19;
    const register unsigned short int BUF31TO0M20 = 20;
    sbit  BUF31TO0M20_bit at CAN0_IMASK1.B20;
    const register unsigned short int BUF31TO0M21 = 21;
    sbit  BUF31TO0M21_bit at CAN0_IMASK1.B21;
    const register unsigned short int BUF31TO0M22 = 22;
    sbit  BUF31TO0M22_bit at CAN0_IMASK1.B22;
    const register unsigned short int BUF31TO0M23 = 23;
    sbit  BUF31TO0M23_bit at CAN0_IMASK1.B23;
    const register unsigned short int BUF31TO0M24 = 24;
    sbit  BUF31TO0M24_bit at CAN0_IMASK1.B24;
    const register unsigned short int BUF31TO0M25 = 25;
    sbit  BUF31TO0M25_bit at CAN0_IMASK1.B25;
    const register unsigned short int BUF31TO0M26 = 26;
    sbit  BUF31TO0M26_bit at CAN0_IMASK1.B26;
    const register unsigned short int BUF31TO0M27 = 27;
    sbit  BUF31TO0M27_bit at CAN0_IMASK1.B27;
    const register unsigned short int BUF31TO0M28 = 28;
    sbit  BUF31TO0M28_bit at CAN0_IMASK1.B28;
    const register unsigned short int BUF31TO0M29 = 29;
    sbit  BUF31TO0M29_bit at CAN0_IMASK1.B29;
    const register unsigned short int BUF31TO0M30 = 30;
    sbit  BUF31TO0M30_bit at CAN0_IMASK1.B30;
    const register unsigned short int BUF31TO0M31 = 31;
    sbit  BUF31TO0M31_bit at CAN0_IMASK1.B31;

sfr unsigned long   volatile CAN0_IFLAG1          absolute 0x40024030;
    const register unsigned short int BUF0I = 0;
    sbit  BUF0I_bit at CAN0_IFLAG1.B0;
    const register unsigned short int BUF4TO1I0 = 1;
    sbit  BUF4TO1I0_bit at CAN0_IFLAG1.B1;
    const register unsigned short int BUF4TO1I1 = 2;
    sbit  BUF4TO1I1_bit at CAN0_IFLAG1.B2;
    const register unsigned short int BUF4TO1I2 = 3;
    sbit  BUF4TO1I2_bit at CAN0_IFLAG1.B3;
    const register unsigned short int BUF4TO1I3 = 4;
    sbit  BUF4TO1I3_bit at CAN0_IFLAG1.B4;
    const register unsigned short int BUF5I = 5;
    sbit  BUF5I_bit at CAN0_IFLAG1.B5;
    const register unsigned short int BUF6I = 6;
    sbit  BUF6I_bit at CAN0_IFLAG1.B6;
    const register unsigned short int BUF7I = 7;
    sbit  BUF7I_bit at CAN0_IFLAG1.B7;
    const register unsigned short int BUF31TO8I0 = 8;
    sbit  BUF31TO8I0_bit at CAN0_IFLAG1.B8;
    const register unsigned short int BUF31TO8I1 = 9;
    sbit  BUF31TO8I1_bit at CAN0_IFLAG1.B9;
    const register unsigned short int BUF31TO8I2 = 10;
    sbit  BUF31TO8I2_bit at CAN0_IFLAG1.B10;
    const register unsigned short int BUF31TO8I3 = 11;
    sbit  BUF31TO8I3_bit at CAN0_IFLAG1.B11;
    const register unsigned short int BUF31TO8I4 = 12;
    sbit  BUF31TO8I4_bit at CAN0_IFLAG1.B12;
    const register unsigned short int BUF31TO8I5 = 13;
    sbit  BUF31TO8I5_bit at CAN0_IFLAG1.B13;
    const register unsigned short int BUF31TO8I6 = 14;
    sbit  BUF31TO8I6_bit at CAN0_IFLAG1.B14;
    const register unsigned short int BUF31TO8I7 = 15;
    sbit  BUF31TO8I7_bit at CAN0_IFLAG1.B15;
    const register unsigned short int BUF31TO8I8 = 16;
    sbit  BUF31TO8I8_bit at CAN0_IFLAG1.B16;
    const register unsigned short int BUF31TO8I9 = 17;
    sbit  BUF31TO8I9_bit at CAN0_IFLAG1.B17;
    const register unsigned short int BUF31TO8I10 = 18;
    sbit  BUF31TO8I10_bit at CAN0_IFLAG1.B18;
    const register unsigned short int BUF31TO8I11 = 19;
    sbit  BUF31TO8I11_bit at CAN0_IFLAG1.B19;
    const register unsigned short int BUF31TO8I12 = 20;
    sbit  BUF31TO8I12_bit at CAN0_IFLAG1.B20;
    const register unsigned short int BUF31TO8I13 = 21;
    sbit  BUF31TO8I13_bit at CAN0_IFLAG1.B21;
    const register unsigned short int BUF31TO8I14 = 22;
    sbit  BUF31TO8I14_bit at CAN0_IFLAG1.B22;
    const register unsigned short int BUF31TO8I15 = 23;
    sbit  BUF31TO8I15_bit at CAN0_IFLAG1.B23;
    const register unsigned short int BUF31TO8I16 = 24;
    sbit  BUF31TO8I16_bit at CAN0_IFLAG1.B24;
    const register unsigned short int BUF31TO8I17 = 25;
    sbit  BUF31TO8I17_bit at CAN0_IFLAG1.B25;
    const register unsigned short int BUF31TO8I18 = 26;
    sbit  BUF31TO8I18_bit at CAN0_IFLAG1.B26;
    const register unsigned short int BUF31TO8I19 = 27;
    sbit  BUF31TO8I19_bit at CAN0_IFLAG1.B27;
    const register unsigned short int BUF31TO8I20 = 28;
    sbit  BUF31TO8I20_bit at CAN0_IFLAG1.B28;
    const register unsigned short int BUF31TO8I21 = 29;
    sbit  BUF31TO8I21_bit at CAN0_IFLAG1.B29;
    const register unsigned short int BUF31TO8I22 = 30;
    sbit  BUF31TO8I22_bit at CAN0_IFLAG1.B30;
    const register unsigned short int BUF31TO8I23 = 31;
    sbit  BUF31TO8I23_bit at CAN0_IFLAG1.B31;

sfr unsigned long   volatile CAN0_CTRL2           absolute 0x40024034;
    const register unsigned short int EACEN = 16;
    sbit  EACEN_bit at CAN0_CTRL2.B16;
    const register unsigned short int RRS = 17;
    sbit  RRS_bit at CAN0_CTRL2.B17;
    const register unsigned short int MRP = 18;
    sbit  MRP_bit at CAN0_CTRL2.B18;
    const register unsigned short int TASD0 = 19;
    sbit  TASD0_bit at CAN0_CTRL2.B19;
    const register unsigned short int TASD1 = 20;
    sbit  TASD1_bit at CAN0_CTRL2.B20;
    const register unsigned short int TASD2 = 21;
    sbit  TASD2_bit at CAN0_CTRL2.B21;
    const register unsigned short int TASD3 = 22;
    sbit  TASD3_bit at CAN0_CTRL2.B22;
    const register unsigned short int TASD4 = 23;
    sbit  TASD4_bit at CAN0_CTRL2.B23;
    const register unsigned short int RFFN0 = 24;
    sbit  RFFN0_bit at CAN0_CTRL2.B24;
    const register unsigned short int RFFN1 = 25;
    sbit  RFFN1_bit at CAN0_CTRL2.B25;
    const register unsigned short int RFFN2 = 26;
    sbit  RFFN2_bit at CAN0_CTRL2.B26;
    const register unsigned short int RFFN3 = 27;
    sbit  RFFN3_bit at CAN0_CTRL2.B27;
    const register unsigned short int BOFFDONEMSK = 30;
    sbit  BOFFDONEMSK_bit at CAN0_CTRL2.B30;

sfr unsigned long   volatile CAN0_ESR2            absolute 0x40024038;
    const register unsigned short int IMB = 13;
    sbit  IMB_bit at CAN0_ESR2.B13;
    const register unsigned short int VPS = 14;
    sbit  VPS_bit at CAN0_ESR2.B14;
    const register unsigned short int LPTM0 = 16;
    sbit  LPTM0_bit at CAN0_ESR2.B16;
    const register unsigned short int LPTM1 = 17;
    sbit  LPTM1_bit at CAN0_ESR2.B17;
    const register unsigned short int LPTM2 = 18;
    sbit  LPTM2_bit at CAN0_ESR2.B18;
    const register unsigned short int LPTM3 = 19;
    sbit  LPTM3_bit at CAN0_ESR2.B19;
    const register unsigned short int LPTM4 = 20;
    sbit  LPTM4_bit at CAN0_ESR2.B20;
    const register unsigned short int LPTM5 = 21;
    sbit  LPTM5_bit at CAN0_ESR2.B21;
    const register unsigned short int LPTM6 = 22;
    sbit  LPTM6_bit at CAN0_ESR2.B22;

sfr unsigned long   volatile CAN0_CRCR            absolute 0x40024044;
    const register unsigned short int TXCRC0 = 0;
    sbit  TXCRC0_bit at CAN0_CRCR.B0;
    const register unsigned short int TXCRC1 = 1;
    sbit  TXCRC1_bit at CAN0_CRCR.B1;
    const register unsigned short int TXCRC2 = 2;
    sbit  TXCRC2_bit at CAN0_CRCR.B2;
    const register unsigned short int TXCRC3 = 3;
    sbit  TXCRC3_bit at CAN0_CRCR.B3;
    const register unsigned short int TXCRC4 = 4;
    sbit  TXCRC4_bit at CAN0_CRCR.B4;
    const register unsigned short int TXCRC5 = 5;
    sbit  TXCRC5_bit at CAN0_CRCR.B5;
    const register unsigned short int TXCRC6 = 6;
    sbit  TXCRC6_bit at CAN0_CRCR.B6;
    const register unsigned short int TXCRC7 = 7;
    sbit  TXCRC7_bit at CAN0_CRCR.B7;
    const register unsigned short int TXCRC8 = 8;
    sbit  TXCRC8_bit at CAN0_CRCR.B8;
    const register unsigned short int TXCRC9 = 9;
    sbit  TXCRC9_bit at CAN0_CRCR.B9;
    const register unsigned short int TXCRC10 = 10;
    sbit  TXCRC10_bit at CAN0_CRCR.B10;
    const register unsigned short int TXCRC11 = 11;
    sbit  TXCRC11_bit at CAN0_CRCR.B11;
    const register unsigned short int TXCRC12 = 12;
    sbit  TXCRC12_bit at CAN0_CRCR.B12;
    const register unsigned short int TXCRC13 = 13;
    sbit  TXCRC13_bit at CAN0_CRCR.B13;
    const register unsigned short int TXCRC14 = 14;
    sbit  TXCRC14_bit at CAN0_CRCR.B14;
    const register unsigned short int MBCRC0 = 16;
    sbit  MBCRC0_bit at CAN0_CRCR.B16;
    const register unsigned short int MBCRC1 = 17;
    sbit  MBCRC1_bit at CAN0_CRCR.B17;
    const register unsigned short int MBCRC2 = 18;
    sbit  MBCRC2_bit at CAN0_CRCR.B18;
    const register unsigned short int MBCRC3 = 19;
    sbit  MBCRC3_bit at CAN0_CRCR.B19;
    const register unsigned short int MBCRC4 = 20;
    sbit  MBCRC4_bit at CAN0_CRCR.B20;
    const register unsigned short int MBCRC5 = 21;
    sbit  MBCRC5_bit at CAN0_CRCR.B21;
    const register unsigned short int MBCRC6 = 22;
    sbit  MBCRC6_bit at CAN0_CRCR.B22;

sfr unsigned long   volatile CAN0_RXFGMASK        absolute 0x40024048;
    const register unsigned short int FGM0 = 0;
    sbit  FGM0_bit at CAN0_RXFGMASK.B0;
    const register unsigned short int FGM1 = 1;
    sbit  FGM1_bit at CAN0_RXFGMASK.B1;
    const register unsigned short int FGM2 = 2;
    sbit  FGM2_bit at CAN0_RXFGMASK.B2;
    const register unsigned short int FGM3 = 3;
    sbit  FGM3_bit at CAN0_RXFGMASK.B3;
    const register unsigned short int FGM4 = 4;
    sbit  FGM4_bit at CAN0_RXFGMASK.B4;
    const register unsigned short int FGM5 = 5;
    sbit  FGM5_bit at CAN0_RXFGMASK.B5;
    const register unsigned short int FGM6 = 6;
    sbit  FGM6_bit at CAN0_RXFGMASK.B6;
    const register unsigned short int FGM7 = 7;
    sbit  FGM7_bit at CAN0_RXFGMASK.B7;
    const register unsigned short int FGM8 = 8;
    sbit  FGM8_bit at CAN0_RXFGMASK.B8;
    const register unsigned short int FGM9 = 9;
    sbit  FGM9_bit at CAN0_RXFGMASK.B9;
    const register unsigned short int FGM10 = 10;
    sbit  FGM10_bit at CAN0_RXFGMASK.B10;
    const register unsigned short int FGM11 = 11;
    sbit  FGM11_bit at CAN0_RXFGMASK.B11;
    const register unsigned short int FGM12 = 12;
    sbit  FGM12_bit at CAN0_RXFGMASK.B12;
    const register unsigned short int FGM13 = 13;
    sbit  FGM13_bit at CAN0_RXFGMASK.B13;
    const register unsigned short int FGM14 = 14;
    sbit  FGM14_bit at CAN0_RXFGMASK.B14;
    const register unsigned short int FGM15 = 15;
    sbit  FGM15_bit at CAN0_RXFGMASK.B15;
    const register unsigned short int FGM16 = 16;
    sbit  FGM16_bit at CAN0_RXFGMASK.B16;
    const register unsigned short int FGM17 = 17;
    sbit  FGM17_bit at CAN0_RXFGMASK.B17;
    const register unsigned short int FGM18 = 18;
    sbit  FGM18_bit at CAN0_RXFGMASK.B18;
    const register unsigned short int FGM19 = 19;
    sbit  FGM19_bit at CAN0_RXFGMASK.B19;
    const register unsigned short int FGM20 = 20;
    sbit  FGM20_bit at CAN0_RXFGMASK.B20;
    const register unsigned short int FGM21 = 21;
    sbit  FGM21_bit at CAN0_RXFGMASK.B21;
    const register unsigned short int FGM22 = 22;
    sbit  FGM22_bit at CAN0_RXFGMASK.B22;
    const register unsigned short int FGM23 = 23;
    sbit  FGM23_bit at CAN0_RXFGMASK.B23;
    const register unsigned short int FGM24 = 24;
    sbit  FGM24_bit at CAN0_RXFGMASK.B24;
    const register unsigned short int FGM25 = 25;
    sbit  FGM25_bit at CAN0_RXFGMASK.B25;
    const register unsigned short int FGM26 = 26;
    sbit  FGM26_bit at CAN0_RXFGMASK.B26;
    const register unsigned short int FGM27 = 27;
    sbit  FGM27_bit at CAN0_RXFGMASK.B27;
    const register unsigned short int FGM28 = 28;
    sbit  FGM28_bit at CAN0_RXFGMASK.B28;
    const register unsigned short int FGM29 = 29;
    sbit  FGM29_bit at CAN0_RXFGMASK.B29;
    const register unsigned short int FGM30 = 30;
    sbit  FGM30_bit at CAN0_RXFGMASK.B30;
    const register unsigned short int FGM31 = 31;
    sbit  FGM31_bit at CAN0_RXFGMASK.B31;

sfr unsigned long   volatile CAN0_RXFIR           absolute 0x4002404C;
    const register unsigned short int IDHIT0 = 0;
    sbit  IDHIT0_bit at CAN0_RXFIR.B0;
    const register unsigned short int IDHIT1 = 1;
    sbit  IDHIT1_bit at CAN0_RXFIR.B1;
    const register unsigned short int IDHIT2 = 2;
    sbit  IDHIT2_bit at CAN0_RXFIR.B2;
    const register unsigned short int IDHIT3 = 3;
    sbit  IDHIT3_bit at CAN0_RXFIR.B3;
    const register unsigned short int IDHIT4 = 4;
    sbit  IDHIT4_bit at CAN0_RXFIR.B4;
    const register unsigned short int IDHIT5 = 5;
    sbit  IDHIT5_bit at CAN0_RXFIR.B5;
    const register unsigned short int IDHIT6 = 6;
    sbit  IDHIT6_bit at CAN0_RXFIR.B6;
    const register unsigned short int IDHIT7 = 7;
    sbit  IDHIT7_bit at CAN0_RXFIR.B7;
    const register unsigned short int IDHIT8 = 8;
    sbit  IDHIT8_bit at CAN0_RXFIR.B8;

sfr unsigned long   volatile CAN0_CBT             absolute 0x40024050;
    const register unsigned short int EPSEG20 = 0;
    sbit  EPSEG20_bit at CAN0_CBT.B0;
    const register unsigned short int EPSEG21 = 1;
    sbit  EPSEG21_bit at CAN0_CBT.B1;
    const register unsigned short int EPSEG22 = 2;
    sbit  EPSEG22_bit at CAN0_CBT.B2;
    const register unsigned short int EPSEG23 = 3;
    sbit  EPSEG23_bit at CAN0_CBT.B3;
    const register unsigned short int EPSEG24 = 4;
    sbit  EPSEG24_bit at CAN0_CBT.B4;
    const register unsigned short int EPSEG10 = 5;
    sbit  EPSEG10_bit at CAN0_CBT.B5;
    const register unsigned short int EPSEG11 = 6;
    sbit  EPSEG11_bit at CAN0_CBT.B6;
    const register unsigned short int EPSEG12 = 7;
    sbit  EPSEG12_bit at CAN0_CBT.B7;
    const register unsigned short int EPSEG13 = 8;
    sbit  EPSEG13_bit at CAN0_CBT.B8;
    const register unsigned short int EPSEG14 = 9;
    sbit  EPSEG14_bit at CAN0_CBT.B9;
    const register unsigned short int EPROPSEG0 = 10;
    sbit  EPROPSEG0_bit at CAN0_CBT.B10;
    const register unsigned short int EPROPSEG1 = 11;
    sbit  EPROPSEG1_bit at CAN0_CBT.B11;
    const register unsigned short int EPROPSEG2 = 12;
    sbit  EPROPSEG2_bit at CAN0_CBT.B12;
    const register unsigned short int EPROPSEG3 = 13;
    sbit  EPROPSEG3_bit at CAN0_CBT.B13;
    const register unsigned short int EPROPSEG4 = 14;
    sbit  EPROPSEG4_bit at CAN0_CBT.B14;
    const register unsigned short int EPROPSEG5 = 15;
    sbit  EPROPSEG5_bit at CAN0_CBT.B15;
    const register unsigned short int ERJW0 = 16;
    sbit  ERJW0_bit at CAN0_CBT.B16;
    const register unsigned short int ERJW1 = 17;
    sbit  ERJW1_bit at CAN0_CBT.B17;
    const register unsigned short int ERJW2 = 18;
    sbit  ERJW2_bit at CAN0_CBT.B18;
    const register unsigned short int ERJW3 = 19;
    sbit  ERJW3_bit at CAN0_CBT.B19;
    const register unsigned short int EPRESDIV0 = 21;
    sbit  EPRESDIV0_bit at CAN0_CBT.B21;
    const register unsigned short int EPRESDIV1 = 22;
    sbit  EPRESDIV1_bit at CAN0_CBT.B22;
    const register unsigned short int EPRESDIV2 = 23;
    sbit  EPRESDIV2_bit at CAN0_CBT.B23;
    const register unsigned short int EPRESDIV3 = 24;
    sbit  EPRESDIV3_bit at CAN0_CBT.B24;
    const register unsigned short int EPRESDIV4 = 25;
    sbit  EPRESDIV4_bit at CAN0_CBT.B25;
    const register unsigned short int EPRESDIV5 = 26;
    sbit  EPRESDIV5_bit at CAN0_CBT.B26;
    const register unsigned short int EPRESDIV6 = 27;
    sbit  EPRESDIV6_bit at CAN0_CBT.B27;
    const register unsigned short int EPRESDIV7 = 28;
    sbit  EPRESDIV7_bit at CAN0_CBT.B28;
    const register unsigned short int EPRESDIV8 = 29;
    sbit  EPRESDIV8_bit at CAN0_CBT.B29;
    const register unsigned short int EPRESDIV9 = 30;
    sbit  EPRESDIV9_bit at CAN0_CBT.B30;
    const register unsigned short int BTF = 31;
    sbit  BTF_bit at CAN0_CBT.B31;

sfr unsigned long   volatile CAN0_CS0             absolute 0x40024080;
    const register unsigned short int TIME_STAMP0 = 0;
    sbit  TIME_STAMP0_bit at CAN0_CS0.B0;
    const register unsigned short int TIME_STAMP1 = 1;
    sbit  TIME_STAMP1_bit at CAN0_CS0.B1;
    const register unsigned short int TIME_STAMP2 = 2;
    sbit  TIME_STAMP2_bit at CAN0_CS0.B2;
    const register unsigned short int TIME_STAMP3 = 3;
    sbit  TIME_STAMP3_bit at CAN0_CS0.B3;
    const register unsigned short int TIME_STAMP4 = 4;
    sbit  TIME_STAMP4_bit at CAN0_CS0.B4;
    const register unsigned short int TIME_STAMP5 = 5;
    sbit  TIME_STAMP5_bit at CAN0_CS0.B5;
    const register unsigned short int TIME_STAMP6 = 6;
    sbit  TIME_STAMP6_bit at CAN0_CS0.B6;
    const register unsigned short int TIME_STAMP7 = 7;
    sbit  TIME_STAMP7_bit at CAN0_CS0.B7;
    const register unsigned short int TIME_STAMP8 = 8;
    sbit  TIME_STAMP8_bit at CAN0_CS0.B8;
    const register unsigned short int TIME_STAMP9 = 9;
    sbit  TIME_STAMP9_bit at CAN0_CS0.B9;
    const register unsigned short int TIME_STAMP10 = 10;
    sbit  TIME_STAMP10_bit at CAN0_CS0.B10;
    const register unsigned short int TIME_STAMP11 = 11;
    sbit  TIME_STAMP11_bit at CAN0_CS0.B11;
    const register unsigned short int TIME_STAMP12 = 12;
    sbit  TIME_STAMP12_bit at CAN0_CS0.B12;
    const register unsigned short int TIME_STAMP13 = 13;
    sbit  TIME_STAMP13_bit at CAN0_CS0.B13;
    const register unsigned short int TIME_STAMP14 = 14;
    sbit  TIME_STAMP14_bit at CAN0_CS0.B14;
    const register unsigned short int TIME_STAMP15 = 15;
    sbit  TIME_STAMP15_bit at CAN0_CS0.B15;
    const register unsigned short int DLC0 = 16;
    sbit  DLC0_bit at CAN0_CS0.B16;
    const register unsigned short int DLC1 = 17;
    sbit  DLC1_bit at CAN0_CS0.B17;
    const register unsigned short int DLC2 = 18;
    sbit  DLC2_bit at CAN0_CS0.B18;
    const register unsigned short int DLC3 = 19;
    sbit  DLC3_bit at CAN0_CS0.B19;
    const register unsigned short int RTR = 20;
    sbit  RTR_bit at CAN0_CS0.B20;
    const register unsigned short int IDE = 21;
    sbit  IDE_bit at CAN0_CS0.B21;
    const register unsigned short int SRR = 22;
    sbit  SRR_bit at CAN0_CS0.B22;
    const register unsigned short int CODE0 = 24;
    sbit  CODE0_bit at CAN0_CS0.B24;
    const register unsigned short int CODE1 = 25;
    sbit  CODE1_bit at CAN0_CS0.B25;
    const register unsigned short int CODE2 = 26;
    sbit  CODE2_bit at CAN0_CS0.B26;
    const register unsigned short int CODE3 = 27;
    sbit  CODE3_bit at CAN0_CS0.B27;
    const register unsigned short int ESI = 29;
    sbit  ESI_bit at CAN0_CS0.B29;
    const register unsigned short int BRS = 30;
    sbit  BRS_bit at CAN0_CS0.B30;
    const register unsigned short int EDL = 31;
    sbit  EDL_bit at CAN0_CS0.B31;

sfr unsigned long   volatile CAN0_ID0             absolute 0x40024084;
    const register unsigned short int EXT0 = 0;
    sbit  EXT0_bit at CAN0_ID0.B0;
    const register unsigned short int EXT1 = 1;
    sbit  EXT1_bit at CAN0_ID0.B1;
    const register unsigned short int EXT2 = 2;
    sbit  EXT2_bit at CAN0_ID0.B2;
    const register unsigned short int EXT3 = 3;
    sbit  EXT3_bit at CAN0_ID0.B3;
    const register unsigned short int EXT4 = 4;
    sbit  EXT4_bit at CAN0_ID0.B4;
    const register unsigned short int EXT5 = 5;
    sbit  EXT5_bit at CAN0_ID0.B5;
    const register unsigned short int EXT6 = 6;
    sbit  EXT6_bit at CAN0_ID0.B6;
    const register unsigned short int EXT7 = 7;
    sbit  EXT7_bit at CAN0_ID0.B7;
    const register unsigned short int EXT8 = 8;
    sbit  EXT8_bit at CAN0_ID0.B8;
    const register unsigned short int EXT9 = 9;
    sbit  EXT9_bit at CAN0_ID0.B9;
    const register unsigned short int EXT10 = 10;
    sbit  EXT10_bit at CAN0_ID0.B10;
    const register unsigned short int EXT11 = 11;
    sbit  EXT11_bit at CAN0_ID0.B11;
    const register unsigned short int EXT12 = 12;
    sbit  EXT12_bit at CAN0_ID0.B12;
    const register unsigned short int EXT13 = 13;
    sbit  EXT13_bit at CAN0_ID0.B13;
    const register unsigned short int EXT14 = 14;
    sbit  EXT14_bit at CAN0_ID0.B14;
    const register unsigned short int EXT15 = 15;
    sbit  EXT15_bit at CAN0_ID0.B15;
    const register unsigned short int EXT16 = 16;
    sbit  EXT16_bit at CAN0_ID0.B16;
    const register unsigned short int EXT17 = 17;
    sbit  EXT17_bit at CAN0_ID0.B17;
    const register unsigned short int STD0 = 18;
    sbit  STD0_bit at CAN0_ID0.B18;
    const register unsigned short int STD1 = 19;
    sbit  STD1_bit at CAN0_ID0.B19;
    const register unsigned short int STD2 = 20;
    sbit  STD2_bit at CAN0_ID0.B20;
    const register unsigned short int STD3 = 21;
    sbit  STD3_bit at CAN0_ID0.B21;
    const register unsigned short int STD4 = 22;
    sbit  STD4_bit at CAN0_ID0.B22;
    const register unsigned short int STD5 = 23;
    sbit  STD5_bit at CAN0_ID0.B23;
    const register unsigned short int STD6 = 24;
    sbit  STD6_bit at CAN0_ID0.B24;
    const register unsigned short int STD7 = 25;
    sbit  STD7_bit at CAN0_ID0.B25;
    const register unsigned short int STD8 = 26;
    sbit  STD8_bit at CAN0_ID0.B26;
    const register unsigned short int STD9 = 27;
    sbit  STD9_bit at CAN0_ID0.B27;
    const register unsigned short int STD10 = 28;
    sbit  STD10_bit at CAN0_ID0.B28;
    const register unsigned short int PRIO0 = 29;
    sbit  PRIO0_bit at CAN0_ID0.B29;
    const register unsigned short int PRIO1 = 30;
    sbit  PRIO1_bit at CAN0_ID0.B30;
    const register unsigned short int PRIO2 = 31;
    sbit  PRIO2_bit at CAN0_ID0.B31;

sfr unsigned long   volatile CAN0_WORD00          absolute 0x40024088;
    const register unsigned short int DATA_BYTE_30 = 0;
    sbit  DATA_BYTE_30_bit at CAN0_WORD00.B0;
    const register unsigned short int DATA_BYTE_31 = 1;
    sbit  DATA_BYTE_31_bit at CAN0_WORD00.B1;
    const register unsigned short int DATA_BYTE_32 = 2;
    sbit  DATA_BYTE_32_bit at CAN0_WORD00.B2;
    const register unsigned short int DATA_BYTE_33 = 3;
    sbit  DATA_BYTE_33_bit at CAN0_WORD00.B3;
    const register unsigned short int DATA_BYTE_34 = 4;
    sbit  DATA_BYTE_34_bit at CAN0_WORD00.B4;
    const register unsigned short int DATA_BYTE_35 = 5;
    sbit  DATA_BYTE_35_bit at CAN0_WORD00.B5;
    const register unsigned short int DATA_BYTE_36 = 6;
    sbit  DATA_BYTE_36_bit at CAN0_WORD00.B6;
    const register unsigned short int DATA_BYTE_37 = 7;
    sbit  DATA_BYTE_37_bit at CAN0_WORD00.B7;
    const register unsigned short int DATA_BYTE_20 = 8;
    sbit  DATA_BYTE_20_bit at CAN0_WORD00.B8;
    const register unsigned short int DATA_BYTE_21 = 9;
    sbit  DATA_BYTE_21_bit at CAN0_WORD00.B9;
    const register unsigned short int DATA_BYTE_22 = 10;
    sbit  DATA_BYTE_22_bit at CAN0_WORD00.B10;
    const register unsigned short int DATA_BYTE_23 = 11;
    sbit  DATA_BYTE_23_bit at CAN0_WORD00.B11;
    const register unsigned short int DATA_BYTE_24 = 12;
    sbit  DATA_BYTE_24_bit at CAN0_WORD00.B12;
    const register unsigned short int DATA_BYTE_25 = 13;
    sbit  DATA_BYTE_25_bit at CAN0_WORD00.B13;
    const register unsigned short int DATA_BYTE_26 = 14;
    sbit  DATA_BYTE_26_bit at CAN0_WORD00.B14;
    const register unsigned short int DATA_BYTE_27 = 15;
    sbit  DATA_BYTE_27_bit at CAN0_WORD00.B15;
    const register unsigned short int DATA_BYTE_10 = 16;
    sbit  DATA_BYTE_10_bit at CAN0_WORD00.B16;
    const register unsigned short int DATA_BYTE_11 = 17;
    sbit  DATA_BYTE_11_bit at CAN0_WORD00.B17;
    const register unsigned short int DATA_BYTE_12 = 18;
    sbit  DATA_BYTE_12_bit at CAN0_WORD00.B18;
    const register unsigned short int DATA_BYTE_13 = 19;
    sbit  DATA_BYTE_13_bit at CAN0_WORD00.B19;
    const register unsigned short int DATA_BYTE_14 = 20;
    sbit  DATA_BYTE_14_bit at CAN0_WORD00.B20;
    const register unsigned short int DATA_BYTE_15 = 21;
    sbit  DATA_BYTE_15_bit at CAN0_WORD00.B21;
    const register unsigned short int DATA_BYTE_16 = 22;
    sbit  DATA_BYTE_16_bit at CAN0_WORD00.B22;
    const register unsigned short int DATA_BYTE_17 = 23;
    sbit  DATA_BYTE_17_bit at CAN0_WORD00.B23;
    const register unsigned short int DATA_BYTE_00 = 24;
    sbit  DATA_BYTE_00_bit at CAN0_WORD00.B24;
    const register unsigned short int DATA_BYTE_01 = 25;
    sbit  DATA_BYTE_01_bit at CAN0_WORD00.B25;
    const register unsigned short int DATA_BYTE_02 = 26;
    sbit  DATA_BYTE_02_bit at CAN0_WORD00.B26;
    const register unsigned short int DATA_BYTE_03 = 27;
    sbit  DATA_BYTE_03_bit at CAN0_WORD00.B27;
    const register unsigned short int DATA_BYTE_04 = 28;
    sbit  DATA_BYTE_04_bit at CAN0_WORD00.B28;
    const register unsigned short int DATA_BYTE_05 = 29;
    sbit  DATA_BYTE_05_bit at CAN0_WORD00.B29;
    const register unsigned short int DATA_BYTE_06 = 30;
    sbit  DATA_BYTE_06_bit at CAN0_WORD00.B30;
    const register unsigned short int DATA_BYTE_07 = 31;
    sbit  DATA_BYTE_07_bit at CAN0_WORD00.B31;

sfr unsigned long   volatile CAN0_WORD10          absolute 0x4002408C;
    const register unsigned short int DATA_BYTE_70 = 0;
    sbit  DATA_BYTE_70_bit at CAN0_WORD10.B0;
    const register unsigned short int DATA_BYTE_71 = 1;
    sbit  DATA_BYTE_71_bit at CAN0_WORD10.B1;
    const register unsigned short int DATA_BYTE_72 = 2;
    sbit  DATA_BYTE_72_bit at CAN0_WORD10.B2;
    const register unsigned short int DATA_BYTE_73 = 3;
    sbit  DATA_BYTE_73_bit at CAN0_WORD10.B3;
    const register unsigned short int DATA_BYTE_74 = 4;
    sbit  DATA_BYTE_74_bit at CAN0_WORD10.B4;
    const register unsigned short int DATA_BYTE_75 = 5;
    sbit  DATA_BYTE_75_bit at CAN0_WORD10.B5;
    const register unsigned short int DATA_BYTE_76 = 6;
    sbit  DATA_BYTE_76_bit at CAN0_WORD10.B6;
    const register unsigned short int DATA_BYTE_77 = 7;
    sbit  DATA_BYTE_77_bit at CAN0_WORD10.B7;
    const register unsigned short int DATA_BYTE_60 = 8;
    sbit  DATA_BYTE_60_bit at CAN0_WORD10.B8;
    const register unsigned short int DATA_BYTE_61 = 9;
    sbit  DATA_BYTE_61_bit at CAN0_WORD10.B9;
    const register unsigned short int DATA_BYTE_62 = 10;
    sbit  DATA_BYTE_62_bit at CAN0_WORD10.B10;
    const register unsigned short int DATA_BYTE_63 = 11;
    sbit  DATA_BYTE_63_bit at CAN0_WORD10.B11;
    const register unsigned short int DATA_BYTE_64 = 12;
    sbit  DATA_BYTE_64_bit at CAN0_WORD10.B12;
    const register unsigned short int DATA_BYTE_65 = 13;
    sbit  DATA_BYTE_65_bit at CAN0_WORD10.B13;
    const register unsigned short int DATA_BYTE_66 = 14;
    sbit  DATA_BYTE_66_bit at CAN0_WORD10.B14;
    const register unsigned short int DATA_BYTE_67 = 15;
    sbit  DATA_BYTE_67_bit at CAN0_WORD10.B15;
    const register unsigned short int DATA_BYTE_50 = 16;
    sbit  DATA_BYTE_50_bit at CAN0_WORD10.B16;
    const register unsigned short int DATA_BYTE_51 = 17;
    sbit  DATA_BYTE_51_bit at CAN0_WORD10.B17;
    const register unsigned short int DATA_BYTE_52 = 18;
    sbit  DATA_BYTE_52_bit at CAN0_WORD10.B18;
    const register unsigned short int DATA_BYTE_53 = 19;
    sbit  DATA_BYTE_53_bit at CAN0_WORD10.B19;
    const register unsigned short int DATA_BYTE_54 = 20;
    sbit  DATA_BYTE_54_bit at CAN0_WORD10.B20;
    const register unsigned short int DATA_BYTE_55 = 21;
    sbit  DATA_BYTE_55_bit at CAN0_WORD10.B21;
    const register unsigned short int DATA_BYTE_56 = 22;
    sbit  DATA_BYTE_56_bit at CAN0_WORD10.B22;
    const register unsigned short int DATA_BYTE_57 = 23;
    sbit  DATA_BYTE_57_bit at CAN0_WORD10.B23;
    const register unsigned short int DATA_BYTE_40 = 24;
    sbit  DATA_BYTE_40_bit at CAN0_WORD10.B24;
    const register unsigned short int DATA_BYTE_41 = 25;
    sbit  DATA_BYTE_41_bit at CAN0_WORD10.B25;
    const register unsigned short int DATA_BYTE_42 = 26;
    sbit  DATA_BYTE_42_bit at CAN0_WORD10.B26;
    const register unsigned short int DATA_BYTE_43 = 27;
    sbit  DATA_BYTE_43_bit at CAN0_WORD10.B27;
    const register unsigned short int DATA_BYTE_44 = 28;
    sbit  DATA_BYTE_44_bit at CAN0_WORD10.B28;
    const register unsigned short int DATA_BYTE_45 = 29;
    sbit  DATA_BYTE_45_bit at CAN0_WORD10.B29;
    const register unsigned short int DATA_BYTE_46 = 30;
    sbit  DATA_BYTE_46_bit at CAN0_WORD10.B30;
    const register unsigned short int DATA_BYTE_47 = 31;
    sbit  DATA_BYTE_47_bit at CAN0_WORD10.B31;

sfr unsigned long   volatile CAN0_CS1             absolute 0x40024090;
    sbit  TIME_STAMP0_CAN0_CS1_bit at CAN0_CS1.B0;
    sbit  TIME_STAMP1_CAN0_CS1_bit at CAN0_CS1.B1;
    sbit  TIME_STAMP2_CAN0_CS1_bit at CAN0_CS1.B2;
    sbit  TIME_STAMP3_CAN0_CS1_bit at CAN0_CS1.B3;
    sbit  TIME_STAMP4_CAN0_CS1_bit at CAN0_CS1.B4;
    sbit  TIME_STAMP5_CAN0_CS1_bit at CAN0_CS1.B5;
    sbit  TIME_STAMP6_CAN0_CS1_bit at CAN0_CS1.B6;
    sbit  TIME_STAMP7_CAN0_CS1_bit at CAN0_CS1.B7;
    sbit  TIME_STAMP8_CAN0_CS1_bit at CAN0_CS1.B8;
    sbit  TIME_STAMP9_CAN0_CS1_bit at CAN0_CS1.B9;
    sbit  TIME_STAMP10_CAN0_CS1_bit at CAN0_CS1.B10;
    sbit  TIME_STAMP11_CAN0_CS1_bit at CAN0_CS1.B11;
    sbit  TIME_STAMP12_CAN0_CS1_bit at CAN0_CS1.B12;
    sbit  TIME_STAMP13_CAN0_CS1_bit at CAN0_CS1.B13;
    sbit  TIME_STAMP14_CAN0_CS1_bit at CAN0_CS1.B14;
    sbit  TIME_STAMP15_CAN0_CS1_bit at CAN0_CS1.B15;
    sbit  DLC0_CAN0_CS1_bit at CAN0_CS1.B16;
    sbit  DLC1_CAN0_CS1_bit at CAN0_CS1.B17;
    sbit  DLC2_CAN0_CS1_bit at CAN0_CS1.B18;
    sbit  DLC3_CAN0_CS1_bit at CAN0_CS1.B19;
    sbit  RTR_CAN0_CS1_bit at CAN0_CS1.B20;
    sbit  IDE_CAN0_CS1_bit at CAN0_CS1.B21;
    sbit  SRR_CAN0_CS1_bit at CAN0_CS1.B22;
    sbit  CODE0_CAN0_CS1_bit at CAN0_CS1.B24;
    sbit  CODE1_CAN0_CS1_bit at CAN0_CS1.B25;
    sbit  CODE2_CAN0_CS1_bit at CAN0_CS1.B26;
    sbit  CODE3_CAN0_CS1_bit at CAN0_CS1.B27;
    sbit  ESI_CAN0_CS1_bit at CAN0_CS1.B29;
    sbit  BRS_CAN0_CS1_bit at CAN0_CS1.B30;
    sbit  EDL_CAN0_CS1_bit at CAN0_CS1.B31;

sfr unsigned long   volatile CAN0_ID1             absolute 0x40024094;
    sbit  EXT0_CAN0_ID1_bit at CAN0_ID1.B0;
    sbit  EXT1_CAN0_ID1_bit at CAN0_ID1.B1;
    sbit  EXT2_CAN0_ID1_bit at CAN0_ID1.B2;
    sbit  EXT3_CAN0_ID1_bit at CAN0_ID1.B3;
    sbit  EXT4_CAN0_ID1_bit at CAN0_ID1.B4;
    sbit  EXT5_CAN0_ID1_bit at CAN0_ID1.B5;
    sbit  EXT6_CAN0_ID1_bit at CAN0_ID1.B6;
    sbit  EXT7_CAN0_ID1_bit at CAN0_ID1.B7;
    sbit  EXT8_CAN0_ID1_bit at CAN0_ID1.B8;
    sbit  EXT9_CAN0_ID1_bit at CAN0_ID1.B9;
    sbit  EXT10_CAN0_ID1_bit at CAN0_ID1.B10;
    sbit  EXT11_CAN0_ID1_bit at CAN0_ID1.B11;
    sbit  EXT12_CAN0_ID1_bit at CAN0_ID1.B12;
    sbit  EXT13_CAN0_ID1_bit at CAN0_ID1.B13;
    sbit  EXT14_CAN0_ID1_bit at CAN0_ID1.B14;
    sbit  EXT15_CAN0_ID1_bit at CAN0_ID1.B15;
    sbit  EXT16_CAN0_ID1_bit at CAN0_ID1.B16;
    sbit  EXT17_CAN0_ID1_bit at CAN0_ID1.B17;
    sbit  STD0_CAN0_ID1_bit at CAN0_ID1.B18;
    sbit  STD1_CAN0_ID1_bit at CAN0_ID1.B19;
    sbit  STD2_CAN0_ID1_bit at CAN0_ID1.B20;
    sbit  STD3_CAN0_ID1_bit at CAN0_ID1.B21;
    sbit  STD4_CAN0_ID1_bit at CAN0_ID1.B22;
    sbit  STD5_CAN0_ID1_bit at CAN0_ID1.B23;
    sbit  STD6_CAN0_ID1_bit at CAN0_ID1.B24;
    sbit  STD7_CAN0_ID1_bit at CAN0_ID1.B25;
    sbit  STD8_CAN0_ID1_bit at CAN0_ID1.B26;
    sbit  STD9_CAN0_ID1_bit at CAN0_ID1.B27;
    sbit  STD10_CAN0_ID1_bit at CAN0_ID1.B28;
    sbit  PRIO0_CAN0_ID1_bit at CAN0_ID1.B29;
    sbit  PRIO1_CAN0_ID1_bit at CAN0_ID1.B30;
    sbit  PRIO2_CAN0_ID1_bit at CAN0_ID1.B31;

sfr unsigned long   volatile CAN0_WORD01          absolute 0x40024098;
    sbit  DATA_BYTE_30_CAN0_WORD01_bit at CAN0_WORD01.B0;
    sbit  DATA_BYTE_31_CAN0_WORD01_bit at CAN0_WORD01.B1;
    sbit  DATA_BYTE_32_CAN0_WORD01_bit at CAN0_WORD01.B2;
    sbit  DATA_BYTE_33_CAN0_WORD01_bit at CAN0_WORD01.B3;
    sbit  DATA_BYTE_34_CAN0_WORD01_bit at CAN0_WORD01.B4;
    sbit  DATA_BYTE_35_CAN0_WORD01_bit at CAN0_WORD01.B5;
    sbit  DATA_BYTE_36_CAN0_WORD01_bit at CAN0_WORD01.B6;
    sbit  DATA_BYTE_37_CAN0_WORD01_bit at CAN0_WORD01.B7;
    sbit  DATA_BYTE_20_CAN0_WORD01_bit at CAN0_WORD01.B8;
    sbit  DATA_BYTE_21_CAN0_WORD01_bit at CAN0_WORD01.B9;
    sbit  DATA_BYTE_22_CAN0_WORD01_bit at CAN0_WORD01.B10;
    sbit  DATA_BYTE_23_CAN0_WORD01_bit at CAN0_WORD01.B11;
    sbit  DATA_BYTE_24_CAN0_WORD01_bit at CAN0_WORD01.B12;
    sbit  DATA_BYTE_25_CAN0_WORD01_bit at CAN0_WORD01.B13;
    sbit  DATA_BYTE_26_CAN0_WORD01_bit at CAN0_WORD01.B14;
    sbit  DATA_BYTE_27_CAN0_WORD01_bit at CAN0_WORD01.B15;
    sbit  DATA_BYTE_10_CAN0_WORD01_bit at CAN0_WORD01.B16;
    sbit  DATA_BYTE_11_CAN0_WORD01_bit at CAN0_WORD01.B17;
    sbit  DATA_BYTE_12_CAN0_WORD01_bit at CAN0_WORD01.B18;
    sbit  DATA_BYTE_13_CAN0_WORD01_bit at CAN0_WORD01.B19;
    sbit  DATA_BYTE_14_CAN0_WORD01_bit at CAN0_WORD01.B20;
    sbit  DATA_BYTE_15_CAN0_WORD01_bit at CAN0_WORD01.B21;
    sbit  DATA_BYTE_16_CAN0_WORD01_bit at CAN0_WORD01.B22;
    sbit  DATA_BYTE_17_CAN0_WORD01_bit at CAN0_WORD01.B23;
    sbit  DATA_BYTE_00_CAN0_WORD01_bit at CAN0_WORD01.B24;
    sbit  DATA_BYTE_01_CAN0_WORD01_bit at CAN0_WORD01.B25;
    sbit  DATA_BYTE_02_CAN0_WORD01_bit at CAN0_WORD01.B26;
    sbit  DATA_BYTE_03_CAN0_WORD01_bit at CAN0_WORD01.B27;
    sbit  DATA_BYTE_04_CAN0_WORD01_bit at CAN0_WORD01.B28;
    sbit  DATA_BYTE_05_CAN0_WORD01_bit at CAN0_WORD01.B29;
    sbit  DATA_BYTE_06_CAN0_WORD01_bit at CAN0_WORD01.B30;
    sbit  DATA_BYTE_07_CAN0_WORD01_bit at CAN0_WORD01.B31;

sfr unsigned long   volatile CAN0_WORD11          absolute 0x4002409C;
    sbit  DATA_BYTE_70_CAN0_WORD11_bit at CAN0_WORD11.B0;
    sbit  DATA_BYTE_71_CAN0_WORD11_bit at CAN0_WORD11.B1;
    sbit  DATA_BYTE_72_CAN0_WORD11_bit at CAN0_WORD11.B2;
    sbit  DATA_BYTE_73_CAN0_WORD11_bit at CAN0_WORD11.B3;
    sbit  DATA_BYTE_74_CAN0_WORD11_bit at CAN0_WORD11.B4;
    sbit  DATA_BYTE_75_CAN0_WORD11_bit at CAN0_WORD11.B5;
    sbit  DATA_BYTE_76_CAN0_WORD11_bit at CAN0_WORD11.B6;
    sbit  DATA_BYTE_77_CAN0_WORD11_bit at CAN0_WORD11.B7;
    sbit  DATA_BYTE_60_CAN0_WORD11_bit at CAN0_WORD11.B8;
    sbit  DATA_BYTE_61_CAN0_WORD11_bit at CAN0_WORD11.B9;
    sbit  DATA_BYTE_62_CAN0_WORD11_bit at CAN0_WORD11.B10;
    sbit  DATA_BYTE_63_CAN0_WORD11_bit at CAN0_WORD11.B11;
    sbit  DATA_BYTE_64_CAN0_WORD11_bit at CAN0_WORD11.B12;
    sbit  DATA_BYTE_65_CAN0_WORD11_bit at CAN0_WORD11.B13;
    sbit  DATA_BYTE_66_CAN0_WORD11_bit at CAN0_WORD11.B14;
    sbit  DATA_BYTE_67_CAN0_WORD11_bit at CAN0_WORD11.B15;
    sbit  DATA_BYTE_50_CAN0_WORD11_bit at CAN0_WORD11.B16;
    sbit  DATA_BYTE_51_CAN0_WORD11_bit at CAN0_WORD11.B17;
    sbit  DATA_BYTE_52_CAN0_WORD11_bit at CAN0_WORD11.B18;
    sbit  DATA_BYTE_53_CAN0_WORD11_bit at CAN0_WORD11.B19;
    sbit  DATA_BYTE_54_CAN0_WORD11_bit at CAN0_WORD11.B20;
    sbit  DATA_BYTE_55_CAN0_WORD11_bit at CAN0_WORD11.B21;
    sbit  DATA_BYTE_56_CAN0_WORD11_bit at CAN0_WORD11.B22;
    sbit  DATA_BYTE_57_CAN0_WORD11_bit at CAN0_WORD11.B23;
    sbit  DATA_BYTE_40_CAN0_WORD11_bit at CAN0_WORD11.B24;
    sbit  DATA_BYTE_41_CAN0_WORD11_bit at CAN0_WORD11.B25;
    sbit  DATA_BYTE_42_CAN0_WORD11_bit at CAN0_WORD11.B26;
    sbit  DATA_BYTE_43_CAN0_WORD11_bit at CAN0_WORD11.B27;
    sbit  DATA_BYTE_44_CAN0_WORD11_bit at CAN0_WORD11.B28;
    sbit  DATA_BYTE_45_CAN0_WORD11_bit at CAN0_WORD11.B29;
    sbit  DATA_BYTE_46_CAN0_WORD11_bit at CAN0_WORD11.B30;
    sbit  DATA_BYTE_47_CAN0_WORD11_bit at CAN0_WORD11.B31;

sfr unsigned long   volatile CAN0_CS2             absolute 0x400240A0;
    sbit  TIME_STAMP0_CAN0_CS2_bit at CAN0_CS2.B0;
    sbit  TIME_STAMP1_CAN0_CS2_bit at CAN0_CS2.B1;
    sbit  TIME_STAMP2_CAN0_CS2_bit at CAN0_CS2.B2;
    sbit  TIME_STAMP3_CAN0_CS2_bit at CAN0_CS2.B3;
    sbit  TIME_STAMP4_CAN0_CS2_bit at CAN0_CS2.B4;
    sbit  TIME_STAMP5_CAN0_CS2_bit at CAN0_CS2.B5;
    sbit  TIME_STAMP6_CAN0_CS2_bit at CAN0_CS2.B6;
    sbit  TIME_STAMP7_CAN0_CS2_bit at CAN0_CS2.B7;
    sbit  TIME_STAMP8_CAN0_CS2_bit at CAN0_CS2.B8;
    sbit  TIME_STAMP9_CAN0_CS2_bit at CAN0_CS2.B9;
    sbit  TIME_STAMP10_CAN0_CS2_bit at CAN0_CS2.B10;
    sbit  TIME_STAMP11_CAN0_CS2_bit at CAN0_CS2.B11;
    sbit  TIME_STAMP12_CAN0_CS2_bit at CAN0_CS2.B12;
    sbit  TIME_STAMP13_CAN0_CS2_bit at CAN0_CS2.B13;
    sbit  TIME_STAMP14_CAN0_CS2_bit at CAN0_CS2.B14;
    sbit  TIME_STAMP15_CAN0_CS2_bit at CAN0_CS2.B15;
    sbit  DLC0_CAN0_CS2_bit at CAN0_CS2.B16;
    sbit  DLC1_CAN0_CS2_bit at CAN0_CS2.B17;
    sbit  DLC2_CAN0_CS2_bit at CAN0_CS2.B18;
    sbit  DLC3_CAN0_CS2_bit at CAN0_CS2.B19;
    sbit  RTR_CAN0_CS2_bit at CAN0_CS2.B20;
    sbit  IDE_CAN0_CS2_bit at CAN0_CS2.B21;
    sbit  SRR_CAN0_CS2_bit at CAN0_CS2.B22;
    sbit  CODE0_CAN0_CS2_bit at CAN0_CS2.B24;
    sbit  CODE1_CAN0_CS2_bit at CAN0_CS2.B25;
    sbit  CODE2_CAN0_CS2_bit at CAN0_CS2.B26;
    sbit  CODE3_CAN0_CS2_bit at CAN0_CS2.B27;
    sbit  ESI_CAN0_CS2_bit at CAN0_CS2.B29;
    sbit  BRS_CAN0_CS2_bit at CAN0_CS2.B30;
    sbit  EDL_CAN0_CS2_bit at CAN0_CS2.B31;

sfr unsigned long   volatile CAN0_ID2             absolute 0x400240A4;
    sbit  EXT0_CAN0_ID2_bit at CAN0_ID2.B0;
    sbit  EXT1_CAN0_ID2_bit at CAN0_ID2.B1;
    sbit  EXT2_CAN0_ID2_bit at CAN0_ID2.B2;
    sbit  EXT3_CAN0_ID2_bit at CAN0_ID2.B3;
    sbit  EXT4_CAN0_ID2_bit at CAN0_ID2.B4;
    sbit  EXT5_CAN0_ID2_bit at CAN0_ID2.B5;
    sbit  EXT6_CAN0_ID2_bit at CAN0_ID2.B6;
    sbit  EXT7_CAN0_ID2_bit at CAN0_ID2.B7;
    sbit  EXT8_CAN0_ID2_bit at CAN0_ID2.B8;
    sbit  EXT9_CAN0_ID2_bit at CAN0_ID2.B9;
    sbit  EXT10_CAN0_ID2_bit at CAN0_ID2.B10;
    sbit  EXT11_CAN0_ID2_bit at CAN0_ID2.B11;
    sbit  EXT12_CAN0_ID2_bit at CAN0_ID2.B12;
    sbit  EXT13_CAN0_ID2_bit at CAN0_ID2.B13;
    sbit  EXT14_CAN0_ID2_bit at CAN0_ID2.B14;
    sbit  EXT15_CAN0_ID2_bit at CAN0_ID2.B15;
    sbit  EXT16_CAN0_ID2_bit at CAN0_ID2.B16;
    sbit  EXT17_CAN0_ID2_bit at CAN0_ID2.B17;
    sbit  STD0_CAN0_ID2_bit at CAN0_ID2.B18;
    sbit  STD1_CAN0_ID2_bit at CAN0_ID2.B19;
    sbit  STD2_CAN0_ID2_bit at CAN0_ID2.B20;
    sbit  STD3_CAN0_ID2_bit at CAN0_ID2.B21;
    sbit  STD4_CAN0_ID2_bit at CAN0_ID2.B22;
    sbit  STD5_CAN0_ID2_bit at CAN0_ID2.B23;
    sbit  STD6_CAN0_ID2_bit at CAN0_ID2.B24;
    sbit  STD7_CAN0_ID2_bit at CAN0_ID2.B25;
    sbit  STD8_CAN0_ID2_bit at CAN0_ID2.B26;
    sbit  STD9_CAN0_ID2_bit at CAN0_ID2.B27;
    sbit  STD10_CAN0_ID2_bit at CAN0_ID2.B28;
    sbit  PRIO0_CAN0_ID2_bit at CAN0_ID2.B29;
    sbit  PRIO1_CAN0_ID2_bit at CAN0_ID2.B30;
    sbit  PRIO2_CAN0_ID2_bit at CAN0_ID2.B31;

sfr unsigned long   volatile CAN0_WORD02          absolute 0x400240A8;
    sbit  DATA_BYTE_30_CAN0_WORD02_bit at CAN0_WORD02.B0;
    sbit  DATA_BYTE_31_CAN0_WORD02_bit at CAN0_WORD02.B1;
    sbit  DATA_BYTE_32_CAN0_WORD02_bit at CAN0_WORD02.B2;
    sbit  DATA_BYTE_33_CAN0_WORD02_bit at CAN0_WORD02.B3;
    sbit  DATA_BYTE_34_CAN0_WORD02_bit at CAN0_WORD02.B4;
    sbit  DATA_BYTE_35_CAN0_WORD02_bit at CAN0_WORD02.B5;
    sbit  DATA_BYTE_36_CAN0_WORD02_bit at CAN0_WORD02.B6;
    sbit  DATA_BYTE_37_CAN0_WORD02_bit at CAN0_WORD02.B7;
    sbit  DATA_BYTE_20_CAN0_WORD02_bit at CAN0_WORD02.B8;
    sbit  DATA_BYTE_21_CAN0_WORD02_bit at CAN0_WORD02.B9;
    sbit  DATA_BYTE_22_CAN0_WORD02_bit at CAN0_WORD02.B10;
    sbit  DATA_BYTE_23_CAN0_WORD02_bit at CAN0_WORD02.B11;
    sbit  DATA_BYTE_24_CAN0_WORD02_bit at CAN0_WORD02.B12;
    sbit  DATA_BYTE_25_CAN0_WORD02_bit at CAN0_WORD02.B13;
    sbit  DATA_BYTE_26_CAN0_WORD02_bit at CAN0_WORD02.B14;
    sbit  DATA_BYTE_27_CAN0_WORD02_bit at CAN0_WORD02.B15;
    sbit  DATA_BYTE_10_CAN0_WORD02_bit at CAN0_WORD02.B16;
    sbit  DATA_BYTE_11_CAN0_WORD02_bit at CAN0_WORD02.B17;
    sbit  DATA_BYTE_12_CAN0_WORD02_bit at CAN0_WORD02.B18;
    sbit  DATA_BYTE_13_CAN0_WORD02_bit at CAN0_WORD02.B19;
    sbit  DATA_BYTE_14_CAN0_WORD02_bit at CAN0_WORD02.B20;
    sbit  DATA_BYTE_15_CAN0_WORD02_bit at CAN0_WORD02.B21;
    sbit  DATA_BYTE_16_CAN0_WORD02_bit at CAN0_WORD02.B22;
    sbit  DATA_BYTE_17_CAN0_WORD02_bit at CAN0_WORD02.B23;
    sbit  DATA_BYTE_00_CAN0_WORD02_bit at CAN0_WORD02.B24;
    sbit  DATA_BYTE_01_CAN0_WORD02_bit at CAN0_WORD02.B25;
    sbit  DATA_BYTE_02_CAN0_WORD02_bit at CAN0_WORD02.B26;
    sbit  DATA_BYTE_03_CAN0_WORD02_bit at CAN0_WORD02.B27;
    sbit  DATA_BYTE_04_CAN0_WORD02_bit at CAN0_WORD02.B28;
    sbit  DATA_BYTE_05_CAN0_WORD02_bit at CAN0_WORD02.B29;
    sbit  DATA_BYTE_06_CAN0_WORD02_bit at CAN0_WORD02.B30;
    sbit  DATA_BYTE_07_CAN0_WORD02_bit at CAN0_WORD02.B31;

sfr unsigned long   volatile CAN0_WORD12          absolute 0x400240AC;
    sbit  DATA_BYTE_70_CAN0_WORD12_bit at CAN0_WORD12.B0;
    sbit  DATA_BYTE_71_CAN0_WORD12_bit at CAN0_WORD12.B1;
    sbit  DATA_BYTE_72_CAN0_WORD12_bit at CAN0_WORD12.B2;
    sbit  DATA_BYTE_73_CAN0_WORD12_bit at CAN0_WORD12.B3;
    sbit  DATA_BYTE_74_CAN0_WORD12_bit at CAN0_WORD12.B4;
    sbit  DATA_BYTE_75_CAN0_WORD12_bit at CAN0_WORD12.B5;
    sbit  DATA_BYTE_76_CAN0_WORD12_bit at CAN0_WORD12.B6;
    sbit  DATA_BYTE_77_CAN0_WORD12_bit at CAN0_WORD12.B7;
    sbit  DATA_BYTE_60_CAN0_WORD12_bit at CAN0_WORD12.B8;
    sbit  DATA_BYTE_61_CAN0_WORD12_bit at CAN0_WORD12.B9;
    sbit  DATA_BYTE_62_CAN0_WORD12_bit at CAN0_WORD12.B10;
    sbit  DATA_BYTE_63_CAN0_WORD12_bit at CAN0_WORD12.B11;
    sbit  DATA_BYTE_64_CAN0_WORD12_bit at CAN0_WORD12.B12;
    sbit  DATA_BYTE_65_CAN0_WORD12_bit at CAN0_WORD12.B13;
    sbit  DATA_BYTE_66_CAN0_WORD12_bit at CAN0_WORD12.B14;
    sbit  DATA_BYTE_67_CAN0_WORD12_bit at CAN0_WORD12.B15;
    sbit  DATA_BYTE_50_CAN0_WORD12_bit at CAN0_WORD12.B16;
    sbit  DATA_BYTE_51_CAN0_WORD12_bit at CAN0_WORD12.B17;
    sbit  DATA_BYTE_52_CAN0_WORD12_bit at CAN0_WORD12.B18;
    sbit  DATA_BYTE_53_CAN0_WORD12_bit at CAN0_WORD12.B19;
    sbit  DATA_BYTE_54_CAN0_WORD12_bit at CAN0_WORD12.B20;
    sbit  DATA_BYTE_55_CAN0_WORD12_bit at CAN0_WORD12.B21;
    sbit  DATA_BYTE_56_CAN0_WORD12_bit at CAN0_WORD12.B22;
    sbit  DATA_BYTE_57_CAN0_WORD12_bit at CAN0_WORD12.B23;
    sbit  DATA_BYTE_40_CAN0_WORD12_bit at CAN0_WORD12.B24;
    sbit  DATA_BYTE_41_CAN0_WORD12_bit at CAN0_WORD12.B25;
    sbit  DATA_BYTE_42_CAN0_WORD12_bit at CAN0_WORD12.B26;
    sbit  DATA_BYTE_43_CAN0_WORD12_bit at CAN0_WORD12.B27;
    sbit  DATA_BYTE_44_CAN0_WORD12_bit at CAN0_WORD12.B28;
    sbit  DATA_BYTE_45_CAN0_WORD12_bit at CAN0_WORD12.B29;
    sbit  DATA_BYTE_46_CAN0_WORD12_bit at CAN0_WORD12.B30;
    sbit  DATA_BYTE_47_CAN0_WORD12_bit at CAN0_WORD12.B31;

sfr unsigned long   volatile CAN0_CS3             absolute 0x400240B0;
    sbit  TIME_STAMP0_CAN0_CS3_bit at CAN0_CS3.B0;
    sbit  TIME_STAMP1_CAN0_CS3_bit at CAN0_CS3.B1;
    sbit  TIME_STAMP2_CAN0_CS3_bit at CAN0_CS3.B2;
    sbit  TIME_STAMP3_CAN0_CS3_bit at CAN0_CS3.B3;
    sbit  TIME_STAMP4_CAN0_CS3_bit at CAN0_CS3.B4;
    sbit  TIME_STAMP5_CAN0_CS3_bit at CAN0_CS3.B5;
    sbit  TIME_STAMP6_CAN0_CS3_bit at CAN0_CS3.B6;
    sbit  TIME_STAMP7_CAN0_CS3_bit at CAN0_CS3.B7;
    sbit  TIME_STAMP8_CAN0_CS3_bit at CAN0_CS3.B8;
    sbit  TIME_STAMP9_CAN0_CS3_bit at CAN0_CS3.B9;
    sbit  TIME_STAMP10_CAN0_CS3_bit at CAN0_CS3.B10;
    sbit  TIME_STAMP11_CAN0_CS3_bit at CAN0_CS3.B11;
    sbit  TIME_STAMP12_CAN0_CS3_bit at CAN0_CS3.B12;
    sbit  TIME_STAMP13_CAN0_CS3_bit at CAN0_CS3.B13;
    sbit  TIME_STAMP14_CAN0_CS3_bit at CAN0_CS3.B14;
    sbit  TIME_STAMP15_CAN0_CS3_bit at CAN0_CS3.B15;
    sbit  DLC0_CAN0_CS3_bit at CAN0_CS3.B16;
    sbit  DLC1_CAN0_CS3_bit at CAN0_CS3.B17;
    sbit  DLC2_CAN0_CS3_bit at CAN0_CS3.B18;
    sbit  DLC3_CAN0_CS3_bit at CAN0_CS3.B19;
    sbit  RTR_CAN0_CS3_bit at CAN0_CS3.B20;
    sbit  IDE_CAN0_CS3_bit at CAN0_CS3.B21;
    sbit  SRR_CAN0_CS3_bit at CAN0_CS3.B22;
    sbit  CODE0_CAN0_CS3_bit at CAN0_CS3.B24;
    sbit  CODE1_CAN0_CS3_bit at CAN0_CS3.B25;
    sbit  CODE2_CAN0_CS3_bit at CAN0_CS3.B26;
    sbit  CODE3_CAN0_CS3_bit at CAN0_CS3.B27;
    sbit  ESI_CAN0_CS3_bit at CAN0_CS3.B29;
    sbit  BRS_CAN0_CS3_bit at CAN0_CS3.B30;
    sbit  EDL_CAN0_CS3_bit at CAN0_CS3.B31;

sfr unsigned long   volatile CAN0_ID3             absolute 0x400240B4;
    sbit  EXT0_CAN0_ID3_bit at CAN0_ID3.B0;
    sbit  EXT1_CAN0_ID3_bit at CAN0_ID3.B1;
    sbit  EXT2_CAN0_ID3_bit at CAN0_ID3.B2;
    sbit  EXT3_CAN0_ID3_bit at CAN0_ID3.B3;
    sbit  EXT4_CAN0_ID3_bit at CAN0_ID3.B4;
    sbit  EXT5_CAN0_ID3_bit at CAN0_ID3.B5;
    sbit  EXT6_CAN0_ID3_bit at CAN0_ID3.B6;
    sbit  EXT7_CAN0_ID3_bit at CAN0_ID3.B7;
    sbit  EXT8_CAN0_ID3_bit at CAN0_ID3.B8;
    sbit  EXT9_CAN0_ID3_bit at CAN0_ID3.B9;
    sbit  EXT10_CAN0_ID3_bit at CAN0_ID3.B10;
    sbit  EXT11_CAN0_ID3_bit at CAN0_ID3.B11;
    sbit  EXT12_CAN0_ID3_bit at CAN0_ID3.B12;
    sbit  EXT13_CAN0_ID3_bit at CAN0_ID3.B13;
    sbit  EXT14_CAN0_ID3_bit at CAN0_ID3.B14;
    sbit  EXT15_CAN0_ID3_bit at CAN0_ID3.B15;
    sbit  EXT16_CAN0_ID3_bit at CAN0_ID3.B16;
    sbit  EXT17_CAN0_ID3_bit at CAN0_ID3.B17;
    sbit  STD0_CAN0_ID3_bit at CAN0_ID3.B18;
    sbit  STD1_CAN0_ID3_bit at CAN0_ID3.B19;
    sbit  STD2_CAN0_ID3_bit at CAN0_ID3.B20;
    sbit  STD3_CAN0_ID3_bit at CAN0_ID3.B21;
    sbit  STD4_CAN0_ID3_bit at CAN0_ID3.B22;
    sbit  STD5_CAN0_ID3_bit at CAN0_ID3.B23;
    sbit  STD6_CAN0_ID3_bit at CAN0_ID3.B24;
    sbit  STD7_CAN0_ID3_bit at CAN0_ID3.B25;
    sbit  STD8_CAN0_ID3_bit at CAN0_ID3.B26;
    sbit  STD9_CAN0_ID3_bit at CAN0_ID3.B27;
    sbit  STD10_CAN0_ID3_bit at CAN0_ID3.B28;
    sbit  PRIO0_CAN0_ID3_bit at CAN0_ID3.B29;
    sbit  PRIO1_CAN0_ID3_bit at CAN0_ID3.B30;
    sbit  PRIO2_CAN0_ID3_bit at CAN0_ID3.B31;

sfr unsigned long   volatile CAN0_WORD03          absolute 0x400240B8;
    sbit  DATA_BYTE_30_CAN0_WORD03_bit at CAN0_WORD03.B0;
    sbit  DATA_BYTE_31_CAN0_WORD03_bit at CAN0_WORD03.B1;
    sbit  DATA_BYTE_32_CAN0_WORD03_bit at CAN0_WORD03.B2;
    sbit  DATA_BYTE_33_CAN0_WORD03_bit at CAN0_WORD03.B3;
    sbit  DATA_BYTE_34_CAN0_WORD03_bit at CAN0_WORD03.B4;
    sbit  DATA_BYTE_35_CAN0_WORD03_bit at CAN0_WORD03.B5;
    sbit  DATA_BYTE_36_CAN0_WORD03_bit at CAN0_WORD03.B6;
    sbit  DATA_BYTE_37_CAN0_WORD03_bit at CAN0_WORD03.B7;
    sbit  DATA_BYTE_20_CAN0_WORD03_bit at CAN0_WORD03.B8;
    sbit  DATA_BYTE_21_CAN0_WORD03_bit at CAN0_WORD03.B9;
    sbit  DATA_BYTE_22_CAN0_WORD03_bit at CAN0_WORD03.B10;
    sbit  DATA_BYTE_23_CAN0_WORD03_bit at CAN0_WORD03.B11;
    sbit  DATA_BYTE_24_CAN0_WORD03_bit at CAN0_WORD03.B12;
    sbit  DATA_BYTE_25_CAN0_WORD03_bit at CAN0_WORD03.B13;
    sbit  DATA_BYTE_26_CAN0_WORD03_bit at CAN0_WORD03.B14;
    sbit  DATA_BYTE_27_CAN0_WORD03_bit at CAN0_WORD03.B15;
    sbit  DATA_BYTE_10_CAN0_WORD03_bit at CAN0_WORD03.B16;
    sbit  DATA_BYTE_11_CAN0_WORD03_bit at CAN0_WORD03.B17;
    sbit  DATA_BYTE_12_CAN0_WORD03_bit at CAN0_WORD03.B18;
    sbit  DATA_BYTE_13_CAN0_WORD03_bit at CAN0_WORD03.B19;
    sbit  DATA_BYTE_14_CAN0_WORD03_bit at CAN0_WORD03.B20;
    sbit  DATA_BYTE_15_CAN0_WORD03_bit at CAN0_WORD03.B21;
    sbit  DATA_BYTE_16_CAN0_WORD03_bit at CAN0_WORD03.B22;
    sbit  DATA_BYTE_17_CAN0_WORD03_bit at CAN0_WORD03.B23;
    sbit  DATA_BYTE_00_CAN0_WORD03_bit at CAN0_WORD03.B24;
    sbit  DATA_BYTE_01_CAN0_WORD03_bit at CAN0_WORD03.B25;
    sbit  DATA_BYTE_02_CAN0_WORD03_bit at CAN0_WORD03.B26;
    sbit  DATA_BYTE_03_CAN0_WORD03_bit at CAN0_WORD03.B27;
    sbit  DATA_BYTE_04_CAN0_WORD03_bit at CAN0_WORD03.B28;
    sbit  DATA_BYTE_05_CAN0_WORD03_bit at CAN0_WORD03.B29;
    sbit  DATA_BYTE_06_CAN0_WORD03_bit at CAN0_WORD03.B30;
    sbit  DATA_BYTE_07_CAN0_WORD03_bit at CAN0_WORD03.B31;

sfr unsigned long   volatile CAN0_WORD13          absolute 0x400240BC;
    sbit  DATA_BYTE_70_CAN0_WORD13_bit at CAN0_WORD13.B0;
    sbit  DATA_BYTE_71_CAN0_WORD13_bit at CAN0_WORD13.B1;
    sbit  DATA_BYTE_72_CAN0_WORD13_bit at CAN0_WORD13.B2;
    sbit  DATA_BYTE_73_CAN0_WORD13_bit at CAN0_WORD13.B3;
    sbit  DATA_BYTE_74_CAN0_WORD13_bit at CAN0_WORD13.B4;
    sbit  DATA_BYTE_75_CAN0_WORD13_bit at CAN0_WORD13.B5;
    sbit  DATA_BYTE_76_CAN0_WORD13_bit at CAN0_WORD13.B6;
    sbit  DATA_BYTE_77_CAN0_WORD13_bit at CAN0_WORD13.B7;
    sbit  DATA_BYTE_60_CAN0_WORD13_bit at CAN0_WORD13.B8;
    sbit  DATA_BYTE_61_CAN0_WORD13_bit at CAN0_WORD13.B9;
    sbit  DATA_BYTE_62_CAN0_WORD13_bit at CAN0_WORD13.B10;
    sbit  DATA_BYTE_63_CAN0_WORD13_bit at CAN0_WORD13.B11;
    sbit  DATA_BYTE_64_CAN0_WORD13_bit at CAN0_WORD13.B12;
    sbit  DATA_BYTE_65_CAN0_WORD13_bit at CAN0_WORD13.B13;
    sbit  DATA_BYTE_66_CAN0_WORD13_bit at CAN0_WORD13.B14;
    sbit  DATA_BYTE_67_CAN0_WORD13_bit at CAN0_WORD13.B15;
    sbit  DATA_BYTE_50_CAN0_WORD13_bit at CAN0_WORD13.B16;
    sbit  DATA_BYTE_51_CAN0_WORD13_bit at CAN0_WORD13.B17;
    sbit  DATA_BYTE_52_CAN0_WORD13_bit at CAN0_WORD13.B18;
    sbit  DATA_BYTE_53_CAN0_WORD13_bit at CAN0_WORD13.B19;
    sbit  DATA_BYTE_54_CAN0_WORD13_bit at CAN0_WORD13.B20;
    sbit  DATA_BYTE_55_CAN0_WORD13_bit at CAN0_WORD13.B21;
    sbit  DATA_BYTE_56_CAN0_WORD13_bit at CAN0_WORD13.B22;
    sbit  DATA_BYTE_57_CAN0_WORD13_bit at CAN0_WORD13.B23;
    sbit  DATA_BYTE_40_CAN0_WORD13_bit at CAN0_WORD13.B24;
    sbit  DATA_BYTE_41_CAN0_WORD13_bit at CAN0_WORD13.B25;
    sbit  DATA_BYTE_42_CAN0_WORD13_bit at CAN0_WORD13.B26;
    sbit  DATA_BYTE_43_CAN0_WORD13_bit at CAN0_WORD13.B27;
    sbit  DATA_BYTE_44_CAN0_WORD13_bit at CAN0_WORD13.B28;
    sbit  DATA_BYTE_45_CAN0_WORD13_bit at CAN0_WORD13.B29;
    sbit  DATA_BYTE_46_CAN0_WORD13_bit at CAN0_WORD13.B30;
    sbit  DATA_BYTE_47_CAN0_WORD13_bit at CAN0_WORD13.B31;

sfr unsigned long   volatile CAN0_CS4             absolute 0x400240C0;
    sbit  TIME_STAMP0_CAN0_CS4_bit at CAN0_CS4.B0;
    sbit  TIME_STAMP1_CAN0_CS4_bit at CAN0_CS4.B1;
    sbit  TIME_STAMP2_CAN0_CS4_bit at CAN0_CS4.B2;
    sbit  TIME_STAMP3_CAN0_CS4_bit at CAN0_CS4.B3;
    sbit  TIME_STAMP4_CAN0_CS4_bit at CAN0_CS4.B4;
    sbit  TIME_STAMP5_CAN0_CS4_bit at CAN0_CS4.B5;
    sbit  TIME_STAMP6_CAN0_CS4_bit at CAN0_CS4.B6;
    sbit  TIME_STAMP7_CAN0_CS4_bit at CAN0_CS4.B7;
    sbit  TIME_STAMP8_CAN0_CS4_bit at CAN0_CS4.B8;
    sbit  TIME_STAMP9_CAN0_CS4_bit at CAN0_CS4.B9;
    sbit  TIME_STAMP10_CAN0_CS4_bit at CAN0_CS4.B10;
    sbit  TIME_STAMP11_CAN0_CS4_bit at CAN0_CS4.B11;
    sbit  TIME_STAMP12_CAN0_CS4_bit at CAN0_CS4.B12;
    sbit  TIME_STAMP13_CAN0_CS4_bit at CAN0_CS4.B13;
    sbit  TIME_STAMP14_CAN0_CS4_bit at CAN0_CS4.B14;
    sbit  TIME_STAMP15_CAN0_CS4_bit at CAN0_CS4.B15;
    sbit  DLC0_CAN0_CS4_bit at CAN0_CS4.B16;
    sbit  DLC1_CAN0_CS4_bit at CAN0_CS4.B17;
    sbit  DLC2_CAN0_CS4_bit at CAN0_CS4.B18;
    sbit  DLC3_CAN0_CS4_bit at CAN0_CS4.B19;
    sbit  RTR_CAN0_CS4_bit at CAN0_CS4.B20;
    sbit  IDE_CAN0_CS4_bit at CAN0_CS4.B21;
    sbit  SRR_CAN0_CS4_bit at CAN0_CS4.B22;
    sbit  CODE0_CAN0_CS4_bit at CAN0_CS4.B24;
    sbit  CODE1_CAN0_CS4_bit at CAN0_CS4.B25;
    sbit  CODE2_CAN0_CS4_bit at CAN0_CS4.B26;
    sbit  CODE3_CAN0_CS4_bit at CAN0_CS4.B27;
    sbit  ESI_CAN0_CS4_bit at CAN0_CS4.B29;
    sbit  BRS_CAN0_CS4_bit at CAN0_CS4.B30;
    sbit  EDL_CAN0_CS4_bit at CAN0_CS4.B31;

sfr unsigned long   volatile CAN0_ID4             absolute 0x400240C4;
    sbit  EXT0_CAN0_ID4_bit at CAN0_ID4.B0;
    sbit  EXT1_CAN0_ID4_bit at CAN0_ID4.B1;
    sbit  EXT2_CAN0_ID4_bit at CAN0_ID4.B2;
    sbit  EXT3_CAN0_ID4_bit at CAN0_ID4.B3;
    sbit  EXT4_CAN0_ID4_bit at CAN0_ID4.B4;
    sbit  EXT5_CAN0_ID4_bit at CAN0_ID4.B5;
    sbit  EXT6_CAN0_ID4_bit at CAN0_ID4.B6;
    sbit  EXT7_CAN0_ID4_bit at CAN0_ID4.B7;
    sbit  EXT8_CAN0_ID4_bit at CAN0_ID4.B8;
    sbit  EXT9_CAN0_ID4_bit at CAN0_ID4.B9;
    sbit  EXT10_CAN0_ID4_bit at CAN0_ID4.B10;
    sbit  EXT11_CAN0_ID4_bit at CAN0_ID4.B11;
    sbit  EXT12_CAN0_ID4_bit at CAN0_ID4.B12;
    sbit  EXT13_CAN0_ID4_bit at CAN0_ID4.B13;
    sbit  EXT14_CAN0_ID4_bit at CAN0_ID4.B14;
    sbit  EXT15_CAN0_ID4_bit at CAN0_ID4.B15;
    sbit  EXT16_CAN0_ID4_bit at CAN0_ID4.B16;
    sbit  EXT17_CAN0_ID4_bit at CAN0_ID4.B17;
    sbit  STD0_CAN0_ID4_bit at CAN0_ID4.B18;
    sbit  STD1_CAN0_ID4_bit at CAN0_ID4.B19;
    sbit  STD2_CAN0_ID4_bit at CAN0_ID4.B20;
    sbit  STD3_CAN0_ID4_bit at CAN0_ID4.B21;
    sbit  STD4_CAN0_ID4_bit at CAN0_ID4.B22;
    sbit  STD5_CAN0_ID4_bit at CAN0_ID4.B23;
    sbit  STD6_CAN0_ID4_bit at CAN0_ID4.B24;
    sbit  STD7_CAN0_ID4_bit at CAN0_ID4.B25;
    sbit  STD8_CAN0_ID4_bit at CAN0_ID4.B26;
    sbit  STD9_CAN0_ID4_bit at CAN0_ID4.B27;
    sbit  STD10_CAN0_ID4_bit at CAN0_ID4.B28;
    sbit  PRIO0_CAN0_ID4_bit at CAN0_ID4.B29;
    sbit  PRIO1_CAN0_ID4_bit at CAN0_ID4.B30;
    sbit  PRIO2_CAN0_ID4_bit at CAN0_ID4.B31;

sfr unsigned long   volatile CAN0_WORD04          absolute 0x400240C8;
    sbit  DATA_BYTE_30_CAN0_WORD04_bit at CAN0_WORD04.B0;
    sbit  DATA_BYTE_31_CAN0_WORD04_bit at CAN0_WORD04.B1;
    sbit  DATA_BYTE_32_CAN0_WORD04_bit at CAN0_WORD04.B2;
    sbit  DATA_BYTE_33_CAN0_WORD04_bit at CAN0_WORD04.B3;
    sbit  DATA_BYTE_34_CAN0_WORD04_bit at CAN0_WORD04.B4;
    sbit  DATA_BYTE_35_CAN0_WORD04_bit at CAN0_WORD04.B5;
    sbit  DATA_BYTE_36_CAN0_WORD04_bit at CAN0_WORD04.B6;
    sbit  DATA_BYTE_37_CAN0_WORD04_bit at CAN0_WORD04.B7;
    sbit  DATA_BYTE_20_CAN0_WORD04_bit at CAN0_WORD04.B8;
    sbit  DATA_BYTE_21_CAN0_WORD04_bit at CAN0_WORD04.B9;
    sbit  DATA_BYTE_22_CAN0_WORD04_bit at CAN0_WORD04.B10;
    sbit  DATA_BYTE_23_CAN0_WORD04_bit at CAN0_WORD04.B11;
    sbit  DATA_BYTE_24_CAN0_WORD04_bit at CAN0_WORD04.B12;
    sbit  DATA_BYTE_25_CAN0_WORD04_bit at CAN0_WORD04.B13;
    sbit  DATA_BYTE_26_CAN0_WORD04_bit at CAN0_WORD04.B14;
    sbit  DATA_BYTE_27_CAN0_WORD04_bit at CAN0_WORD04.B15;
    sbit  DATA_BYTE_10_CAN0_WORD04_bit at CAN0_WORD04.B16;
    sbit  DATA_BYTE_11_CAN0_WORD04_bit at CAN0_WORD04.B17;
    sbit  DATA_BYTE_12_CAN0_WORD04_bit at CAN0_WORD04.B18;
    sbit  DATA_BYTE_13_CAN0_WORD04_bit at CAN0_WORD04.B19;
    sbit  DATA_BYTE_14_CAN0_WORD04_bit at CAN0_WORD04.B20;
    sbit  DATA_BYTE_15_CAN0_WORD04_bit at CAN0_WORD04.B21;
    sbit  DATA_BYTE_16_CAN0_WORD04_bit at CAN0_WORD04.B22;
    sbit  DATA_BYTE_17_CAN0_WORD04_bit at CAN0_WORD04.B23;
    sbit  DATA_BYTE_00_CAN0_WORD04_bit at CAN0_WORD04.B24;
    sbit  DATA_BYTE_01_CAN0_WORD04_bit at CAN0_WORD04.B25;
    sbit  DATA_BYTE_02_CAN0_WORD04_bit at CAN0_WORD04.B26;
    sbit  DATA_BYTE_03_CAN0_WORD04_bit at CAN0_WORD04.B27;
    sbit  DATA_BYTE_04_CAN0_WORD04_bit at CAN0_WORD04.B28;
    sbit  DATA_BYTE_05_CAN0_WORD04_bit at CAN0_WORD04.B29;
    sbit  DATA_BYTE_06_CAN0_WORD04_bit at CAN0_WORD04.B30;
    sbit  DATA_BYTE_07_CAN0_WORD04_bit at CAN0_WORD04.B31;

sfr unsigned long   volatile CAN0_WORD14          absolute 0x400240CC;
    sbit  DATA_BYTE_70_CAN0_WORD14_bit at CAN0_WORD14.B0;
    sbit  DATA_BYTE_71_CAN0_WORD14_bit at CAN0_WORD14.B1;
    sbit  DATA_BYTE_72_CAN0_WORD14_bit at CAN0_WORD14.B2;
    sbit  DATA_BYTE_73_CAN0_WORD14_bit at CAN0_WORD14.B3;
    sbit  DATA_BYTE_74_CAN0_WORD14_bit at CAN0_WORD14.B4;
    sbit  DATA_BYTE_75_CAN0_WORD14_bit at CAN0_WORD14.B5;
    sbit  DATA_BYTE_76_CAN0_WORD14_bit at CAN0_WORD14.B6;
    sbit  DATA_BYTE_77_CAN0_WORD14_bit at CAN0_WORD14.B7;
    sbit  DATA_BYTE_60_CAN0_WORD14_bit at CAN0_WORD14.B8;
    sbit  DATA_BYTE_61_CAN0_WORD14_bit at CAN0_WORD14.B9;
    sbit  DATA_BYTE_62_CAN0_WORD14_bit at CAN0_WORD14.B10;
    sbit  DATA_BYTE_63_CAN0_WORD14_bit at CAN0_WORD14.B11;
    sbit  DATA_BYTE_64_CAN0_WORD14_bit at CAN0_WORD14.B12;
    sbit  DATA_BYTE_65_CAN0_WORD14_bit at CAN0_WORD14.B13;
    sbit  DATA_BYTE_66_CAN0_WORD14_bit at CAN0_WORD14.B14;
    sbit  DATA_BYTE_67_CAN0_WORD14_bit at CAN0_WORD14.B15;
    sbit  DATA_BYTE_50_CAN0_WORD14_bit at CAN0_WORD14.B16;
    sbit  DATA_BYTE_51_CAN0_WORD14_bit at CAN0_WORD14.B17;
    sbit  DATA_BYTE_52_CAN0_WORD14_bit at CAN0_WORD14.B18;
    sbit  DATA_BYTE_53_CAN0_WORD14_bit at CAN0_WORD14.B19;
    sbit  DATA_BYTE_54_CAN0_WORD14_bit at CAN0_WORD14.B20;
    sbit  DATA_BYTE_55_CAN0_WORD14_bit at CAN0_WORD14.B21;
    sbit  DATA_BYTE_56_CAN0_WORD14_bit at CAN0_WORD14.B22;
    sbit  DATA_BYTE_57_CAN0_WORD14_bit at CAN0_WORD14.B23;
    sbit  DATA_BYTE_40_CAN0_WORD14_bit at CAN0_WORD14.B24;
    sbit  DATA_BYTE_41_CAN0_WORD14_bit at CAN0_WORD14.B25;
    sbit  DATA_BYTE_42_CAN0_WORD14_bit at CAN0_WORD14.B26;
    sbit  DATA_BYTE_43_CAN0_WORD14_bit at CAN0_WORD14.B27;
    sbit  DATA_BYTE_44_CAN0_WORD14_bit at CAN0_WORD14.B28;
    sbit  DATA_BYTE_45_CAN0_WORD14_bit at CAN0_WORD14.B29;
    sbit  DATA_BYTE_46_CAN0_WORD14_bit at CAN0_WORD14.B30;
    sbit  DATA_BYTE_47_CAN0_WORD14_bit at CAN0_WORD14.B31;

sfr unsigned long   volatile CAN0_CS5             absolute 0x400240D0;
    sbit  TIME_STAMP0_CAN0_CS5_bit at CAN0_CS5.B0;
    sbit  TIME_STAMP1_CAN0_CS5_bit at CAN0_CS5.B1;
    sbit  TIME_STAMP2_CAN0_CS5_bit at CAN0_CS5.B2;
    sbit  TIME_STAMP3_CAN0_CS5_bit at CAN0_CS5.B3;
    sbit  TIME_STAMP4_CAN0_CS5_bit at CAN0_CS5.B4;
    sbit  TIME_STAMP5_CAN0_CS5_bit at CAN0_CS5.B5;
    sbit  TIME_STAMP6_CAN0_CS5_bit at CAN0_CS5.B6;
    sbit  TIME_STAMP7_CAN0_CS5_bit at CAN0_CS5.B7;
    sbit  TIME_STAMP8_CAN0_CS5_bit at CAN0_CS5.B8;
    sbit  TIME_STAMP9_CAN0_CS5_bit at CAN0_CS5.B9;
    sbit  TIME_STAMP10_CAN0_CS5_bit at CAN0_CS5.B10;
    sbit  TIME_STAMP11_CAN0_CS5_bit at CAN0_CS5.B11;
    sbit  TIME_STAMP12_CAN0_CS5_bit at CAN0_CS5.B12;
    sbit  TIME_STAMP13_CAN0_CS5_bit at CAN0_CS5.B13;
    sbit  TIME_STAMP14_CAN0_CS5_bit at CAN0_CS5.B14;
    sbit  TIME_STAMP15_CAN0_CS5_bit at CAN0_CS5.B15;
    sbit  DLC0_CAN0_CS5_bit at CAN0_CS5.B16;
    sbit  DLC1_CAN0_CS5_bit at CAN0_CS5.B17;
    sbit  DLC2_CAN0_CS5_bit at CAN0_CS5.B18;
    sbit  DLC3_CAN0_CS5_bit at CAN0_CS5.B19;
    sbit  RTR_CAN0_CS5_bit at CAN0_CS5.B20;
    sbit  IDE_CAN0_CS5_bit at CAN0_CS5.B21;
    sbit  SRR_CAN0_CS5_bit at CAN0_CS5.B22;
    sbit  CODE0_CAN0_CS5_bit at CAN0_CS5.B24;
    sbit  CODE1_CAN0_CS5_bit at CAN0_CS5.B25;
    sbit  CODE2_CAN0_CS5_bit at CAN0_CS5.B26;
    sbit  CODE3_CAN0_CS5_bit at CAN0_CS5.B27;
    sbit  ESI_CAN0_CS5_bit at CAN0_CS5.B29;
    sbit  BRS_CAN0_CS5_bit at CAN0_CS5.B30;
    sbit  EDL_CAN0_CS5_bit at CAN0_CS5.B31;

sfr unsigned long   volatile CAN0_ID5             absolute 0x400240D4;
    sbit  EXT0_CAN0_ID5_bit at CAN0_ID5.B0;
    sbit  EXT1_CAN0_ID5_bit at CAN0_ID5.B1;
    sbit  EXT2_CAN0_ID5_bit at CAN0_ID5.B2;
    sbit  EXT3_CAN0_ID5_bit at CAN0_ID5.B3;
    sbit  EXT4_CAN0_ID5_bit at CAN0_ID5.B4;
    sbit  EXT5_CAN0_ID5_bit at CAN0_ID5.B5;
    sbit  EXT6_CAN0_ID5_bit at CAN0_ID5.B6;
    sbit  EXT7_CAN0_ID5_bit at CAN0_ID5.B7;
    sbit  EXT8_CAN0_ID5_bit at CAN0_ID5.B8;
    sbit  EXT9_CAN0_ID5_bit at CAN0_ID5.B9;
    sbit  EXT10_CAN0_ID5_bit at CAN0_ID5.B10;
    sbit  EXT11_CAN0_ID5_bit at CAN0_ID5.B11;
    sbit  EXT12_CAN0_ID5_bit at CAN0_ID5.B12;
    sbit  EXT13_CAN0_ID5_bit at CAN0_ID5.B13;
    sbit  EXT14_CAN0_ID5_bit at CAN0_ID5.B14;
    sbit  EXT15_CAN0_ID5_bit at CAN0_ID5.B15;
    sbit  EXT16_CAN0_ID5_bit at CAN0_ID5.B16;
    sbit  EXT17_CAN0_ID5_bit at CAN0_ID5.B17;
    sbit  STD0_CAN0_ID5_bit at CAN0_ID5.B18;
    sbit  STD1_CAN0_ID5_bit at CAN0_ID5.B19;
    sbit  STD2_CAN0_ID5_bit at CAN0_ID5.B20;
    sbit  STD3_CAN0_ID5_bit at CAN0_ID5.B21;
    sbit  STD4_CAN0_ID5_bit at CAN0_ID5.B22;
    sbit  STD5_CAN0_ID5_bit at CAN0_ID5.B23;
    sbit  STD6_CAN0_ID5_bit at CAN0_ID5.B24;
    sbit  STD7_CAN0_ID5_bit at CAN0_ID5.B25;
    sbit  STD8_CAN0_ID5_bit at CAN0_ID5.B26;
    sbit  STD9_CAN0_ID5_bit at CAN0_ID5.B27;
    sbit  STD10_CAN0_ID5_bit at CAN0_ID5.B28;
    sbit  PRIO0_CAN0_ID5_bit at CAN0_ID5.B29;
    sbit  PRIO1_CAN0_ID5_bit at CAN0_ID5.B30;
    sbit  PRIO2_CAN0_ID5_bit at CAN0_ID5.B31;

sfr unsigned long   volatile CAN0_WORD05          absolute 0x400240D8;
    sbit  DATA_BYTE_30_CAN0_WORD05_bit at CAN0_WORD05.B0;
    sbit  DATA_BYTE_31_CAN0_WORD05_bit at CAN0_WORD05.B1;
    sbit  DATA_BYTE_32_CAN0_WORD05_bit at CAN0_WORD05.B2;
    sbit  DATA_BYTE_33_CAN0_WORD05_bit at CAN0_WORD05.B3;
    sbit  DATA_BYTE_34_CAN0_WORD05_bit at CAN0_WORD05.B4;
    sbit  DATA_BYTE_35_CAN0_WORD05_bit at CAN0_WORD05.B5;
    sbit  DATA_BYTE_36_CAN0_WORD05_bit at CAN0_WORD05.B6;
    sbit  DATA_BYTE_37_CAN0_WORD05_bit at CAN0_WORD05.B7;
    sbit  DATA_BYTE_20_CAN0_WORD05_bit at CAN0_WORD05.B8;
    sbit  DATA_BYTE_21_CAN0_WORD05_bit at CAN0_WORD05.B9;
    sbit  DATA_BYTE_22_CAN0_WORD05_bit at CAN0_WORD05.B10;
    sbit  DATA_BYTE_23_CAN0_WORD05_bit at CAN0_WORD05.B11;
    sbit  DATA_BYTE_24_CAN0_WORD05_bit at CAN0_WORD05.B12;
    sbit  DATA_BYTE_25_CAN0_WORD05_bit at CAN0_WORD05.B13;
    sbit  DATA_BYTE_26_CAN0_WORD05_bit at CAN0_WORD05.B14;
    sbit  DATA_BYTE_27_CAN0_WORD05_bit at CAN0_WORD05.B15;
    sbit  DATA_BYTE_10_CAN0_WORD05_bit at CAN0_WORD05.B16;
    sbit  DATA_BYTE_11_CAN0_WORD05_bit at CAN0_WORD05.B17;
    sbit  DATA_BYTE_12_CAN0_WORD05_bit at CAN0_WORD05.B18;
    sbit  DATA_BYTE_13_CAN0_WORD05_bit at CAN0_WORD05.B19;
    sbit  DATA_BYTE_14_CAN0_WORD05_bit at CAN0_WORD05.B20;
    sbit  DATA_BYTE_15_CAN0_WORD05_bit at CAN0_WORD05.B21;
    sbit  DATA_BYTE_16_CAN0_WORD05_bit at CAN0_WORD05.B22;
    sbit  DATA_BYTE_17_CAN0_WORD05_bit at CAN0_WORD05.B23;
    sbit  DATA_BYTE_00_CAN0_WORD05_bit at CAN0_WORD05.B24;
    sbit  DATA_BYTE_01_CAN0_WORD05_bit at CAN0_WORD05.B25;
    sbit  DATA_BYTE_02_CAN0_WORD05_bit at CAN0_WORD05.B26;
    sbit  DATA_BYTE_03_CAN0_WORD05_bit at CAN0_WORD05.B27;
    sbit  DATA_BYTE_04_CAN0_WORD05_bit at CAN0_WORD05.B28;
    sbit  DATA_BYTE_05_CAN0_WORD05_bit at CAN0_WORD05.B29;
    sbit  DATA_BYTE_06_CAN0_WORD05_bit at CAN0_WORD05.B30;
    sbit  DATA_BYTE_07_CAN0_WORD05_bit at CAN0_WORD05.B31;

sfr unsigned long   volatile CAN0_WORD15          absolute 0x400240DC;
    sbit  DATA_BYTE_70_CAN0_WORD15_bit at CAN0_WORD15.B0;
    sbit  DATA_BYTE_71_CAN0_WORD15_bit at CAN0_WORD15.B1;
    sbit  DATA_BYTE_72_CAN0_WORD15_bit at CAN0_WORD15.B2;
    sbit  DATA_BYTE_73_CAN0_WORD15_bit at CAN0_WORD15.B3;
    sbit  DATA_BYTE_74_CAN0_WORD15_bit at CAN0_WORD15.B4;
    sbit  DATA_BYTE_75_CAN0_WORD15_bit at CAN0_WORD15.B5;
    sbit  DATA_BYTE_76_CAN0_WORD15_bit at CAN0_WORD15.B6;
    sbit  DATA_BYTE_77_CAN0_WORD15_bit at CAN0_WORD15.B7;
    sbit  DATA_BYTE_60_CAN0_WORD15_bit at CAN0_WORD15.B8;
    sbit  DATA_BYTE_61_CAN0_WORD15_bit at CAN0_WORD15.B9;
    sbit  DATA_BYTE_62_CAN0_WORD15_bit at CAN0_WORD15.B10;
    sbit  DATA_BYTE_63_CAN0_WORD15_bit at CAN0_WORD15.B11;
    sbit  DATA_BYTE_64_CAN0_WORD15_bit at CAN0_WORD15.B12;
    sbit  DATA_BYTE_65_CAN0_WORD15_bit at CAN0_WORD15.B13;
    sbit  DATA_BYTE_66_CAN0_WORD15_bit at CAN0_WORD15.B14;
    sbit  DATA_BYTE_67_CAN0_WORD15_bit at CAN0_WORD15.B15;
    sbit  DATA_BYTE_50_CAN0_WORD15_bit at CAN0_WORD15.B16;
    sbit  DATA_BYTE_51_CAN0_WORD15_bit at CAN0_WORD15.B17;
    sbit  DATA_BYTE_52_CAN0_WORD15_bit at CAN0_WORD15.B18;
    sbit  DATA_BYTE_53_CAN0_WORD15_bit at CAN0_WORD15.B19;
    sbit  DATA_BYTE_54_CAN0_WORD15_bit at CAN0_WORD15.B20;
    sbit  DATA_BYTE_55_CAN0_WORD15_bit at CAN0_WORD15.B21;
    sbit  DATA_BYTE_56_CAN0_WORD15_bit at CAN0_WORD15.B22;
    sbit  DATA_BYTE_57_CAN0_WORD15_bit at CAN0_WORD15.B23;
    sbit  DATA_BYTE_40_CAN0_WORD15_bit at CAN0_WORD15.B24;
    sbit  DATA_BYTE_41_CAN0_WORD15_bit at CAN0_WORD15.B25;
    sbit  DATA_BYTE_42_CAN0_WORD15_bit at CAN0_WORD15.B26;
    sbit  DATA_BYTE_43_CAN0_WORD15_bit at CAN0_WORD15.B27;
    sbit  DATA_BYTE_44_CAN0_WORD15_bit at CAN0_WORD15.B28;
    sbit  DATA_BYTE_45_CAN0_WORD15_bit at CAN0_WORD15.B29;
    sbit  DATA_BYTE_46_CAN0_WORD15_bit at CAN0_WORD15.B30;
    sbit  DATA_BYTE_47_CAN0_WORD15_bit at CAN0_WORD15.B31;

sfr unsigned long   volatile CAN0_CS6             absolute 0x400240E0;
    sbit  TIME_STAMP0_CAN0_CS6_bit at CAN0_CS6.B0;
    sbit  TIME_STAMP1_CAN0_CS6_bit at CAN0_CS6.B1;
    sbit  TIME_STAMP2_CAN0_CS6_bit at CAN0_CS6.B2;
    sbit  TIME_STAMP3_CAN0_CS6_bit at CAN0_CS6.B3;
    sbit  TIME_STAMP4_CAN0_CS6_bit at CAN0_CS6.B4;
    sbit  TIME_STAMP5_CAN0_CS6_bit at CAN0_CS6.B5;
    sbit  TIME_STAMP6_CAN0_CS6_bit at CAN0_CS6.B6;
    sbit  TIME_STAMP7_CAN0_CS6_bit at CAN0_CS6.B7;
    sbit  TIME_STAMP8_CAN0_CS6_bit at CAN0_CS6.B8;
    sbit  TIME_STAMP9_CAN0_CS6_bit at CAN0_CS6.B9;
    sbit  TIME_STAMP10_CAN0_CS6_bit at CAN0_CS6.B10;
    sbit  TIME_STAMP11_CAN0_CS6_bit at CAN0_CS6.B11;
    sbit  TIME_STAMP12_CAN0_CS6_bit at CAN0_CS6.B12;
    sbit  TIME_STAMP13_CAN0_CS6_bit at CAN0_CS6.B13;
    sbit  TIME_STAMP14_CAN0_CS6_bit at CAN0_CS6.B14;
    sbit  TIME_STAMP15_CAN0_CS6_bit at CAN0_CS6.B15;
    sbit  DLC0_CAN0_CS6_bit at CAN0_CS6.B16;
    sbit  DLC1_CAN0_CS6_bit at CAN0_CS6.B17;
    sbit  DLC2_CAN0_CS6_bit at CAN0_CS6.B18;
    sbit  DLC3_CAN0_CS6_bit at CAN0_CS6.B19;
    sbit  RTR_CAN0_CS6_bit at CAN0_CS6.B20;
    sbit  IDE_CAN0_CS6_bit at CAN0_CS6.B21;
    sbit  SRR_CAN0_CS6_bit at CAN0_CS6.B22;
    sbit  CODE0_CAN0_CS6_bit at CAN0_CS6.B24;
    sbit  CODE1_CAN0_CS6_bit at CAN0_CS6.B25;
    sbit  CODE2_CAN0_CS6_bit at CAN0_CS6.B26;
    sbit  CODE3_CAN0_CS6_bit at CAN0_CS6.B27;
    sbit  ESI_CAN0_CS6_bit at CAN0_CS6.B29;
    sbit  BRS_CAN0_CS6_bit at CAN0_CS6.B30;
    sbit  EDL_CAN0_CS6_bit at CAN0_CS6.B31;

sfr unsigned long   volatile CAN0_ID6             absolute 0x400240E4;
    sbit  EXT0_CAN0_ID6_bit at CAN0_ID6.B0;
    sbit  EXT1_CAN0_ID6_bit at CAN0_ID6.B1;
    sbit  EXT2_CAN0_ID6_bit at CAN0_ID6.B2;
    sbit  EXT3_CAN0_ID6_bit at CAN0_ID6.B3;
    sbit  EXT4_CAN0_ID6_bit at CAN0_ID6.B4;
    sbit  EXT5_CAN0_ID6_bit at CAN0_ID6.B5;
    sbit  EXT6_CAN0_ID6_bit at CAN0_ID6.B6;
    sbit  EXT7_CAN0_ID6_bit at CAN0_ID6.B7;
    sbit  EXT8_CAN0_ID6_bit at CAN0_ID6.B8;
    sbit  EXT9_CAN0_ID6_bit at CAN0_ID6.B9;
    sbit  EXT10_CAN0_ID6_bit at CAN0_ID6.B10;
    sbit  EXT11_CAN0_ID6_bit at CAN0_ID6.B11;
    sbit  EXT12_CAN0_ID6_bit at CAN0_ID6.B12;
    sbit  EXT13_CAN0_ID6_bit at CAN0_ID6.B13;
    sbit  EXT14_CAN0_ID6_bit at CAN0_ID6.B14;
    sbit  EXT15_CAN0_ID6_bit at CAN0_ID6.B15;
    sbit  EXT16_CAN0_ID6_bit at CAN0_ID6.B16;
    sbit  EXT17_CAN0_ID6_bit at CAN0_ID6.B17;
    sbit  STD0_CAN0_ID6_bit at CAN0_ID6.B18;
    sbit  STD1_CAN0_ID6_bit at CAN0_ID6.B19;
    sbit  STD2_CAN0_ID6_bit at CAN0_ID6.B20;
    sbit  STD3_CAN0_ID6_bit at CAN0_ID6.B21;
    sbit  STD4_CAN0_ID6_bit at CAN0_ID6.B22;
    sbit  STD5_CAN0_ID6_bit at CAN0_ID6.B23;
    sbit  STD6_CAN0_ID6_bit at CAN0_ID6.B24;
    sbit  STD7_CAN0_ID6_bit at CAN0_ID6.B25;
    sbit  STD8_CAN0_ID6_bit at CAN0_ID6.B26;
    sbit  STD9_CAN0_ID6_bit at CAN0_ID6.B27;
    sbit  STD10_CAN0_ID6_bit at CAN0_ID6.B28;
    sbit  PRIO0_CAN0_ID6_bit at CAN0_ID6.B29;
    sbit  PRIO1_CAN0_ID6_bit at CAN0_ID6.B30;
    sbit  PRIO2_CAN0_ID6_bit at CAN0_ID6.B31;

sfr unsigned long   volatile CAN0_WORD06          absolute 0x400240E8;
    sbit  DATA_BYTE_30_CAN0_WORD06_bit at CAN0_WORD06.B0;
    sbit  DATA_BYTE_31_CAN0_WORD06_bit at CAN0_WORD06.B1;
    sbit  DATA_BYTE_32_CAN0_WORD06_bit at CAN0_WORD06.B2;
    sbit  DATA_BYTE_33_CAN0_WORD06_bit at CAN0_WORD06.B3;
    sbit  DATA_BYTE_34_CAN0_WORD06_bit at CAN0_WORD06.B4;
    sbit  DATA_BYTE_35_CAN0_WORD06_bit at CAN0_WORD06.B5;
    sbit  DATA_BYTE_36_CAN0_WORD06_bit at CAN0_WORD06.B6;
    sbit  DATA_BYTE_37_CAN0_WORD06_bit at CAN0_WORD06.B7;
    sbit  DATA_BYTE_20_CAN0_WORD06_bit at CAN0_WORD06.B8;
    sbit  DATA_BYTE_21_CAN0_WORD06_bit at CAN0_WORD06.B9;
    sbit  DATA_BYTE_22_CAN0_WORD06_bit at CAN0_WORD06.B10;
    sbit  DATA_BYTE_23_CAN0_WORD06_bit at CAN0_WORD06.B11;
    sbit  DATA_BYTE_24_CAN0_WORD06_bit at CAN0_WORD06.B12;
    sbit  DATA_BYTE_25_CAN0_WORD06_bit at CAN0_WORD06.B13;
    sbit  DATA_BYTE_26_CAN0_WORD06_bit at CAN0_WORD06.B14;
    sbit  DATA_BYTE_27_CAN0_WORD06_bit at CAN0_WORD06.B15;
    sbit  DATA_BYTE_10_CAN0_WORD06_bit at CAN0_WORD06.B16;
    sbit  DATA_BYTE_11_CAN0_WORD06_bit at CAN0_WORD06.B17;
    sbit  DATA_BYTE_12_CAN0_WORD06_bit at CAN0_WORD06.B18;
    sbit  DATA_BYTE_13_CAN0_WORD06_bit at CAN0_WORD06.B19;
    sbit  DATA_BYTE_14_CAN0_WORD06_bit at CAN0_WORD06.B20;
    sbit  DATA_BYTE_15_CAN0_WORD06_bit at CAN0_WORD06.B21;
    sbit  DATA_BYTE_16_CAN0_WORD06_bit at CAN0_WORD06.B22;
    sbit  DATA_BYTE_17_CAN0_WORD06_bit at CAN0_WORD06.B23;
    sbit  DATA_BYTE_00_CAN0_WORD06_bit at CAN0_WORD06.B24;
    sbit  DATA_BYTE_01_CAN0_WORD06_bit at CAN0_WORD06.B25;
    sbit  DATA_BYTE_02_CAN0_WORD06_bit at CAN0_WORD06.B26;
    sbit  DATA_BYTE_03_CAN0_WORD06_bit at CAN0_WORD06.B27;
    sbit  DATA_BYTE_04_CAN0_WORD06_bit at CAN0_WORD06.B28;
    sbit  DATA_BYTE_05_CAN0_WORD06_bit at CAN0_WORD06.B29;
    sbit  DATA_BYTE_06_CAN0_WORD06_bit at CAN0_WORD06.B30;
    sbit  DATA_BYTE_07_CAN0_WORD06_bit at CAN0_WORD06.B31;

sfr unsigned long   volatile CAN0_WORD16          absolute 0x400240EC;
    sbit  DATA_BYTE_70_CAN0_WORD16_bit at CAN0_WORD16.B0;
    sbit  DATA_BYTE_71_CAN0_WORD16_bit at CAN0_WORD16.B1;
    sbit  DATA_BYTE_72_CAN0_WORD16_bit at CAN0_WORD16.B2;
    sbit  DATA_BYTE_73_CAN0_WORD16_bit at CAN0_WORD16.B3;
    sbit  DATA_BYTE_74_CAN0_WORD16_bit at CAN0_WORD16.B4;
    sbit  DATA_BYTE_75_CAN0_WORD16_bit at CAN0_WORD16.B5;
    sbit  DATA_BYTE_76_CAN0_WORD16_bit at CAN0_WORD16.B6;
    sbit  DATA_BYTE_77_CAN0_WORD16_bit at CAN0_WORD16.B7;
    sbit  DATA_BYTE_60_CAN0_WORD16_bit at CAN0_WORD16.B8;
    sbit  DATA_BYTE_61_CAN0_WORD16_bit at CAN0_WORD16.B9;
    sbit  DATA_BYTE_62_CAN0_WORD16_bit at CAN0_WORD16.B10;
    sbit  DATA_BYTE_63_CAN0_WORD16_bit at CAN0_WORD16.B11;
    sbit  DATA_BYTE_64_CAN0_WORD16_bit at CAN0_WORD16.B12;
    sbit  DATA_BYTE_65_CAN0_WORD16_bit at CAN0_WORD16.B13;
    sbit  DATA_BYTE_66_CAN0_WORD16_bit at CAN0_WORD16.B14;
    sbit  DATA_BYTE_67_CAN0_WORD16_bit at CAN0_WORD16.B15;
    sbit  DATA_BYTE_50_CAN0_WORD16_bit at CAN0_WORD16.B16;
    sbit  DATA_BYTE_51_CAN0_WORD16_bit at CAN0_WORD16.B17;
    sbit  DATA_BYTE_52_CAN0_WORD16_bit at CAN0_WORD16.B18;
    sbit  DATA_BYTE_53_CAN0_WORD16_bit at CAN0_WORD16.B19;
    sbit  DATA_BYTE_54_CAN0_WORD16_bit at CAN0_WORD16.B20;
    sbit  DATA_BYTE_55_CAN0_WORD16_bit at CAN0_WORD16.B21;
    sbit  DATA_BYTE_56_CAN0_WORD16_bit at CAN0_WORD16.B22;
    sbit  DATA_BYTE_57_CAN0_WORD16_bit at CAN0_WORD16.B23;
    sbit  DATA_BYTE_40_CAN0_WORD16_bit at CAN0_WORD16.B24;
    sbit  DATA_BYTE_41_CAN0_WORD16_bit at CAN0_WORD16.B25;
    sbit  DATA_BYTE_42_CAN0_WORD16_bit at CAN0_WORD16.B26;
    sbit  DATA_BYTE_43_CAN0_WORD16_bit at CAN0_WORD16.B27;
    sbit  DATA_BYTE_44_CAN0_WORD16_bit at CAN0_WORD16.B28;
    sbit  DATA_BYTE_45_CAN0_WORD16_bit at CAN0_WORD16.B29;
    sbit  DATA_BYTE_46_CAN0_WORD16_bit at CAN0_WORD16.B30;
    sbit  DATA_BYTE_47_CAN0_WORD16_bit at CAN0_WORD16.B31;

sfr unsigned long   volatile CAN0_CS7             absolute 0x400240F0;
    sbit  TIME_STAMP0_CAN0_CS7_bit at CAN0_CS7.B0;
    sbit  TIME_STAMP1_CAN0_CS7_bit at CAN0_CS7.B1;
    sbit  TIME_STAMP2_CAN0_CS7_bit at CAN0_CS7.B2;
    sbit  TIME_STAMP3_CAN0_CS7_bit at CAN0_CS7.B3;
    sbit  TIME_STAMP4_CAN0_CS7_bit at CAN0_CS7.B4;
    sbit  TIME_STAMP5_CAN0_CS7_bit at CAN0_CS7.B5;
    sbit  TIME_STAMP6_CAN0_CS7_bit at CAN0_CS7.B6;
    sbit  TIME_STAMP7_CAN0_CS7_bit at CAN0_CS7.B7;
    sbit  TIME_STAMP8_CAN0_CS7_bit at CAN0_CS7.B8;
    sbit  TIME_STAMP9_CAN0_CS7_bit at CAN0_CS7.B9;
    sbit  TIME_STAMP10_CAN0_CS7_bit at CAN0_CS7.B10;
    sbit  TIME_STAMP11_CAN0_CS7_bit at CAN0_CS7.B11;
    sbit  TIME_STAMP12_CAN0_CS7_bit at CAN0_CS7.B12;
    sbit  TIME_STAMP13_CAN0_CS7_bit at CAN0_CS7.B13;
    sbit  TIME_STAMP14_CAN0_CS7_bit at CAN0_CS7.B14;
    sbit  TIME_STAMP15_CAN0_CS7_bit at CAN0_CS7.B15;
    sbit  DLC0_CAN0_CS7_bit at CAN0_CS7.B16;
    sbit  DLC1_CAN0_CS7_bit at CAN0_CS7.B17;
    sbit  DLC2_CAN0_CS7_bit at CAN0_CS7.B18;
    sbit  DLC3_CAN0_CS7_bit at CAN0_CS7.B19;
    sbit  RTR_CAN0_CS7_bit at CAN0_CS7.B20;
    sbit  IDE_CAN0_CS7_bit at CAN0_CS7.B21;
    sbit  SRR_CAN0_CS7_bit at CAN0_CS7.B22;
    sbit  CODE0_CAN0_CS7_bit at CAN0_CS7.B24;
    sbit  CODE1_CAN0_CS7_bit at CAN0_CS7.B25;
    sbit  CODE2_CAN0_CS7_bit at CAN0_CS7.B26;
    sbit  CODE3_CAN0_CS7_bit at CAN0_CS7.B27;
    sbit  ESI_CAN0_CS7_bit at CAN0_CS7.B29;
    sbit  BRS_CAN0_CS7_bit at CAN0_CS7.B30;
    sbit  EDL_CAN0_CS7_bit at CAN0_CS7.B31;

sfr unsigned long   volatile CAN0_ID7             absolute 0x400240F4;
    sbit  EXT0_CAN0_ID7_bit at CAN0_ID7.B0;
    sbit  EXT1_CAN0_ID7_bit at CAN0_ID7.B1;
    sbit  EXT2_CAN0_ID7_bit at CAN0_ID7.B2;
    sbit  EXT3_CAN0_ID7_bit at CAN0_ID7.B3;
    sbit  EXT4_CAN0_ID7_bit at CAN0_ID7.B4;
    sbit  EXT5_CAN0_ID7_bit at CAN0_ID7.B5;
    sbit  EXT6_CAN0_ID7_bit at CAN0_ID7.B6;
    sbit  EXT7_CAN0_ID7_bit at CAN0_ID7.B7;
    sbit  EXT8_CAN0_ID7_bit at CAN0_ID7.B8;
    sbit  EXT9_CAN0_ID7_bit at CAN0_ID7.B9;
    sbit  EXT10_CAN0_ID7_bit at CAN0_ID7.B10;
    sbit  EXT11_CAN0_ID7_bit at CAN0_ID7.B11;
    sbit  EXT12_CAN0_ID7_bit at CAN0_ID7.B12;
    sbit  EXT13_CAN0_ID7_bit at CAN0_ID7.B13;
    sbit  EXT14_CAN0_ID7_bit at CAN0_ID7.B14;
    sbit  EXT15_CAN0_ID7_bit at CAN0_ID7.B15;
    sbit  EXT16_CAN0_ID7_bit at CAN0_ID7.B16;
    sbit  EXT17_CAN0_ID7_bit at CAN0_ID7.B17;
    sbit  STD0_CAN0_ID7_bit at CAN0_ID7.B18;
    sbit  STD1_CAN0_ID7_bit at CAN0_ID7.B19;
    sbit  STD2_CAN0_ID7_bit at CAN0_ID7.B20;
    sbit  STD3_CAN0_ID7_bit at CAN0_ID7.B21;
    sbit  STD4_CAN0_ID7_bit at CAN0_ID7.B22;
    sbit  STD5_CAN0_ID7_bit at CAN0_ID7.B23;
    sbit  STD6_CAN0_ID7_bit at CAN0_ID7.B24;
    sbit  STD7_CAN0_ID7_bit at CAN0_ID7.B25;
    sbit  STD8_CAN0_ID7_bit at CAN0_ID7.B26;
    sbit  STD9_CAN0_ID7_bit at CAN0_ID7.B27;
    sbit  STD10_CAN0_ID7_bit at CAN0_ID7.B28;
    sbit  PRIO0_CAN0_ID7_bit at CAN0_ID7.B29;
    sbit  PRIO1_CAN0_ID7_bit at CAN0_ID7.B30;
    sbit  PRIO2_CAN0_ID7_bit at CAN0_ID7.B31;

sfr unsigned long   volatile CAN0_WORD07          absolute 0x400240F8;
    sbit  DATA_BYTE_30_CAN0_WORD07_bit at CAN0_WORD07.B0;
    sbit  DATA_BYTE_31_CAN0_WORD07_bit at CAN0_WORD07.B1;
    sbit  DATA_BYTE_32_CAN0_WORD07_bit at CAN0_WORD07.B2;
    sbit  DATA_BYTE_33_CAN0_WORD07_bit at CAN0_WORD07.B3;
    sbit  DATA_BYTE_34_CAN0_WORD07_bit at CAN0_WORD07.B4;
    sbit  DATA_BYTE_35_CAN0_WORD07_bit at CAN0_WORD07.B5;
    sbit  DATA_BYTE_36_CAN0_WORD07_bit at CAN0_WORD07.B6;
    sbit  DATA_BYTE_37_CAN0_WORD07_bit at CAN0_WORD07.B7;
    sbit  DATA_BYTE_20_CAN0_WORD07_bit at CAN0_WORD07.B8;
    sbit  DATA_BYTE_21_CAN0_WORD07_bit at CAN0_WORD07.B9;
    sbit  DATA_BYTE_22_CAN0_WORD07_bit at CAN0_WORD07.B10;
    sbit  DATA_BYTE_23_CAN0_WORD07_bit at CAN0_WORD07.B11;
    sbit  DATA_BYTE_24_CAN0_WORD07_bit at CAN0_WORD07.B12;
    sbit  DATA_BYTE_25_CAN0_WORD07_bit at CAN0_WORD07.B13;
    sbit  DATA_BYTE_26_CAN0_WORD07_bit at CAN0_WORD07.B14;
    sbit  DATA_BYTE_27_CAN0_WORD07_bit at CAN0_WORD07.B15;
    sbit  DATA_BYTE_10_CAN0_WORD07_bit at CAN0_WORD07.B16;
    sbit  DATA_BYTE_11_CAN0_WORD07_bit at CAN0_WORD07.B17;
    sbit  DATA_BYTE_12_CAN0_WORD07_bit at CAN0_WORD07.B18;
    sbit  DATA_BYTE_13_CAN0_WORD07_bit at CAN0_WORD07.B19;
    sbit  DATA_BYTE_14_CAN0_WORD07_bit at CAN0_WORD07.B20;
    sbit  DATA_BYTE_15_CAN0_WORD07_bit at CAN0_WORD07.B21;
    sbit  DATA_BYTE_16_CAN0_WORD07_bit at CAN0_WORD07.B22;
    sbit  DATA_BYTE_17_CAN0_WORD07_bit at CAN0_WORD07.B23;
    sbit  DATA_BYTE_00_CAN0_WORD07_bit at CAN0_WORD07.B24;
    sbit  DATA_BYTE_01_CAN0_WORD07_bit at CAN0_WORD07.B25;
    sbit  DATA_BYTE_02_CAN0_WORD07_bit at CAN0_WORD07.B26;
    sbit  DATA_BYTE_03_CAN0_WORD07_bit at CAN0_WORD07.B27;
    sbit  DATA_BYTE_04_CAN0_WORD07_bit at CAN0_WORD07.B28;
    sbit  DATA_BYTE_05_CAN0_WORD07_bit at CAN0_WORD07.B29;
    sbit  DATA_BYTE_06_CAN0_WORD07_bit at CAN0_WORD07.B30;
    sbit  DATA_BYTE_07_CAN0_WORD07_bit at CAN0_WORD07.B31;

sfr unsigned long   volatile CAN0_WORD17          absolute 0x400240FC;
    sbit  DATA_BYTE_70_CAN0_WORD17_bit at CAN0_WORD17.B0;
    sbit  DATA_BYTE_71_CAN0_WORD17_bit at CAN0_WORD17.B1;
    sbit  DATA_BYTE_72_CAN0_WORD17_bit at CAN0_WORD17.B2;
    sbit  DATA_BYTE_73_CAN0_WORD17_bit at CAN0_WORD17.B3;
    sbit  DATA_BYTE_74_CAN0_WORD17_bit at CAN0_WORD17.B4;
    sbit  DATA_BYTE_75_CAN0_WORD17_bit at CAN0_WORD17.B5;
    sbit  DATA_BYTE_76_CAN0_WORD17_bit at CAN0_WORD17.B6;
    sbit  DATA_BYTE_77_CAN0_WORD17_bit at CAN0_WORD17.B7;
    sbit  DATA_BYTE_60_CAN0_WORD17_bit at CAN0_WORD17.B8;
    sbit  DATA_BYTE_61_CAN0_WORD17_bit at CAN0_WORD17.B9;
    sbit  DATA_BYTE_62_CAN0_WORD17_bit at CAN0_WORD17.B10;
    sbit  DATA_BYTE_63_CAN0_WORD17_bit at CAN0_WORD17.B11;
    sbit  DATA_BYTE_64_CAN0_WORD17_bit at CAN0_WORD17.B12;
    sbit  DATA_BYTE_65_CAN0_WORD17_bit at CAN0_WORD17.B13;
    sbit  DATA_BYTE_66_CAN0_WORD17_bit at CAN0_WORD17.B14;
    sbit  DATA_BYTE_67_CAN0_WORD17_bit at CAN0_WORD17.B15;
    sbit  DATA_BYTE_50_CAN0_WORD17_bit at CAN0_WORD17.B16;
    sbit  DATA_BYTE_51_CAN0_WORD17_bit at CAN0_WORD17.B17;
    sbit  DATA_BYTE_52_CAN0_WORD17_bit at CAN0_WORD17.B18;
    sbit  DATA_BYTE_53_CAN0_WORD17_bit at CAN0_WORD17.B19;
    sbit  DATA_BYTE_54_CAN0_WORD17_bit at CAN0_WORD17.B20;
    sbit  DATA_BYTE_55_CAN0_WORD17_bit at CAN0_WORD17.B21;
    sbit  DATA_BYTE_56_CAN0_WORD17_bit at CAN0_WORD17.B22;
    sbit  DATA_BYTE_57_CAN0_WORD17_bit at CAN0_WORD17.B23;
    sbit  DATA_BYTE_40_CAN0_WORD17_bit at CAN0_WORD17.B24;
    sbit  DATA_BYTE_41_CAN0_WORD17_bit at CAN0_WORD17.B25;
    sbit  DATA_BYTE_42_CAN0_WORD17_bit at CAN0_WORD17.B26;
    sbit  DATA_BYTE_43_CAN0_WORD17_bit at CAN0_WORD17.B27;
    sbit  DATA_BYTE_44_CAN0_WORD17_bit at CAN0_WORD17.B28;
    sbit  DATA_BYTE_45_CAN0_WORD17_bit at CAN0_WORD17.B29;
    sbit  DATA_BYTE_46_CAN0_WORD17_bit at CAN0_WORD17.B30;
    sbit  DATA_BYTE_47_CAN0_WORD17_bit at CAN0_WORD17.B31;

sfr unsigned long   volatile CAN0_CS8             absolute 0x40024100;
    sbit  TIME_STAMP0_CAN0_CS8_bit at CAN0_CS8.B0;
    sbit  TIME_STAMP1_CAN0_CS8_bit at CAN0_CS8.B1;
    sbit  TIME_STAMP2_CAN0_CS8_bit at CAN0_CS8.B2;
    sbit  TIME_STAMP3_CAN0_CS8_bit at CAN0_CS8.B3;
    sbit  TIME_STAMP4_CAN0_CS8_bit at CAN0_CS8.B4;
    sbit  TIME_STAMP5_CAN0_CS8_bit at CAN0_CS8.B5;
    sbit  TIME_STAMP6_CAN0_CS8_bit at CAN0_CS8.B6;
    sbit  TIME_STAMP7_CAN0_CS8_bit at CAN0_CS8.B7;
    sbit  TIME_STAMP8_CAN0_CS8_bit at CAN0_CS8.B8;
    sbit  TIME_STAMP9_CAN0_CS8_bit at CAN0_CS8.B9;
    sbit  TIME_STAMP10_CAN0_CS8_bit at CAN0_CS8.B10;
    sbit  TIME_STAMP11_CAN0_CS8_bit at CAN0_CS8.B11;
    sbit  TIME_STAMP12_CAN0_CS8_bit at CAN0_CS8.B12;
    sbit  TIME_STAMP13_CAN0_CS8_bit at CAN0_CS8.B13;
    sbit  TIME_STAMP14_CAN0_CS8_bit at CAN0_CS8.B14;
    sbit  TIME_STAMP15_CAN0_CS8_bit at CAN0_CS8.B15;
    sbit  DLC0_CAN0_CS8_bit at CAN0_CS8.B16;
    sbit  DLC1_CAN0_CS8_bit at CAN0_CS8.B17;
    sbit  DLC2_CAN0_CS8_bit at CAN0_CS8.B18;
    sbit  DLC3_CAN0_CS8_bit at CAN0_CS8.B19;
    sbit  RTR_CAN0_CS8_bit at CAN0_CS8.B20;
    sbit  IDE_CAN0_CS8_bit at CAN0_CS8.B21;
    sbit  SRR_CAN0_CS8_bit at CAN0_CS8.B22;
    sbit  CODE0_CAN0_CS8_bit at CAN0_CS8.B24;
    sbit  CODE1_CAN0_CS8_bit at CAN0_CS8.B25;
    sbit  CODE2_CAN0_CS8_bit at CAN0_CS8.B26;
    sbit  CODE3_CAN0_CS8_bit at CAN0_CS8.B27;
    sbit  ESI_CAN0_CS8_bit at CAN0_CS8.B29;
    sbit  BRS_CAN0_CS8_bit at CAN0_CS8.B30;
    sbit  EDL_CAN0_CS8_bit at CAN0_CS8.B31;

sfr unsigned long   volatile CAN0_ID8             absolute 0x40024104;
    sbit  EXT0_CAN0_ID8_bit at CAN0_ID8.B0;
    sbit  EXT1_CAN0_ID8_bit at CAN0_ID8.B1;
    sbit  EXT2_CAN0_ID8_bit at CAN0_ID8.B2;
    sbit  EXT3_CAN0_ID8_bit at CAN0_ID8.B3;
    sbit  EXT4_CAN0_ID8_bit at CAN0_ID8.B4;
    sbit  EXT5_CAN0_ID8_bit at CAN0_ID8.B5;
    sbit  EXT6_CAN0_ID8_bit at CAN0_ID8.B6;
    sbit  EXT7_CAN0_ID8_bit at CAN0_ID8.B7;
    sbit  EXT8_CAN0_ID8_bit at CAN0_ID8.B8;
    sbit  EXT9_CAN0_ID8_bit at CAN0_ID8.B9;
    sbit  EXT10_CAN0_ID8_bit at CAN0_ID8.B10;
    sbit  EXT11_CAN0_ID8_bit at CAN0_ID8.B11;
    sbit  EXT12_CAN0_ID8_bit at CAN0_ID8.B12;
    sbit  EXT13_CAN0_ID8_bit at CAN0_ID8.B13;
    sbit  EXT14_CAN0_ID8_bit at CAN0_ID8.B14;
    sbit  EXT15_CAN0_ID8_bit at CAN0_ID8.B15;
    sbit  EXT16_CAN0_ID8_bit at CAN0_ID8.B16;
    sbit  EXT17_CAN0_ID8_bit at CAN0_ID8.B17;
    sbit  STD0_CAN0_ID8_bit at CAN0_ID8.B18;
    sbit  STD1_CAN0_ID8_bit at CAN0_ID8.B19;
    sbit  STD2_CAN0_ID8_bit at CAN0_ID8.B20;
    sbit  STD3_CAN0_ID8_bit at CAN0_ID8.B21;
    sbit  STD4_CAN0_ID8_bit at CAN0_ID8.B22;
    sbit  STD5_CAN0_ID8_bit at CAN0_ID8.B23;
    sbit  STD6_CAN0_ID8_bit at CAN0_ID8.B24;
    sbit  STD7_CAN0_ID8_bit at CAN0_ID8.B25;
    sbit  STD8_CAN0_ID8_bit at CAN0_ID8.B26;
    sbit  STD9_CAN0_ID8_bit at CAN0_ID8.B27;
    sbit  STD10_CAN0_ID8_bit at CAN0_ID8.B28;
    sbit  PRIO0_CAN0_ID8_bit at CAN0_ID8.B29;
    sbit  PRIO1_CAN0_ID8_bit at CAN0_ID8.B30;
    sbit  PRIO2_CAN0_ID8_bit at CAN0_ID8.B31;

sfr unsigned long   volatile CAN0_WORD08          absolute 0x40024108;
    sbit  DATA_BYTE_30_CAN0_WORD08_bit at CAN0_WORD08.B0;
    sbit  DATA_BYTE_31_CAN0_WORD08_bit at CAN0_WORD08.B1;
    sbit  DATA_BYTE_32_CAN0_WORD08_bit at CAN0_WORD08.B2;
    sbit  DATA_BYTE_33_CAN0_WORD08_bit at CAN0_WORD08.B3;
    sbit  DATA_BYTE_34_CAN0_WORD08_bit at CAN0_WORD08.B4;
    sbit  DATA_BYTE_35_CAN0_WORD08_bit at CAN0_WORD08.B5;
    sbit  DATA_BYTE_36_CAN0_WORD08_bit at CAN0_WORD08.B6;
    sbit  DATA_BYTE_37_CAN0_WORD08_bit at CAN0_WORD08.B7;
    sbit  DATA_BYTE_20_CAN0_WORD08_bit at CAN0_WORD08.B8;
    sbit  DATA_BYTE_21_CAN0_WORD08_bit at CAN0_WORD08.B9;
    sbit  DATA_BYTE_22_CAN0_WORD08_bit at CAN0_WORD08.B10;
    sbit  DATA_BYTE_23_CAN0_WORD08_bit at CAN0_WORD08.B11;
    sbit  DATA_BYTE_24_CAN0_WORD08_bit at CAN0_WORD08.B12;
    sbit  DATA_BYTE_25_CAN0_WORD08_bit at CAN0_WORD08.B13;
    sbit  DATA_BYTE_26_CAN0_WORD08_bit at CAN0_WORD08.B14;
    sbit  DATA_BYTE_27_CAN0_WORD08_bit at CAN0_WORD08.B15;
    sbit  DATA_BYTE_10_CAN0_WORD08_bit at CAN0_WORD08.B16;
    sbit  DATA_BYTE_11_CAN0_WORD08_bit at CAN0_WORD08.B17;
    sbit  DATA_BYTE_12_CAN0_WORD08_bit at CAN0_WORD08.B18;
    sbit  DATA_BYTE_13_CAN0_WORD08_bit at CAN0_WORD08.B19;
    sbit  DATA_BYTE_14_CAN0_WORD08_bit at CAN0_WORD08.B20;
    sbit  DATA_BYTE_15_CAN0_WORD08_bit at CAN0_WORD08.B21;
    sbit  DATA_BYTE_16_CAN0_WORD08_bit at CAN0_WORD08.B22;
    sbit  DATA_BYTE_17_CAN0_WORD08_bit at CAN0_WORD08.B23;
    sbit  DATA_BYTE_00_CAN0_WORD08_bit at CAN0_WORD08.B24;
    sbit  DATA_BYTE_01_CAN0_WORD08_bit at CAN0_WORD08.B25;
    sbit  DATA_BYTE_02_CAN0_WORD08_bit at CAN0_WORD08.B26;
    sbit  DATA_BYTE_03_CAN0_WORD08_bit at CAN0_WORD08.B27;
    sbit  DATA_BYTE_04_CAN0_WORD08_bit at CAN0_WORD08.B28;
    sbit  DATA_BYTE_05_CAN0_WORD08_bit at CAN0_WORD08.B29;
    sbit  DATA_BYTE_06_CAN0_WORD08_bit at CAN0_WORD08.B30;
    sbit  DATA_BYTE_07_CAN0_WORD08_bit at CAN0_WORD08.B31;

sfr unsigned long   volatile CAN0_WORD18          absolute 0x4002410C;
    sbit  DATA_BYTE_70_CAN0_WORD18_bit at CAN0_WORD18.B0;
    sbit  DATA_BYTE_71_CAN0_WORD18_bit at CAN0_WORD18.B1;
    sbit  DATA_BYTE_72_CAN0_WORD18_bit at CAN0_WORD18.B2;
    sbit  DATA_BYTE_73_CAN0_WORD18_bit at CAN0_WORD18.B3;
    sbit  DATA_BYTE_74_CAN0_WORD18_bit at CAN0_WORD18.B4;
    sbit  DATA_BYTE_75_CAN0_WORD18_bit at CAN0_WORD18.B5;
    sbit  DATA_BYTE_76_CAN0_WORD18_bit at CAN0_WORD18.B6;
    sbit  DATA_BYTE_77_CAN0_WORD18_bit at CAN0_WORD18.B7;
    sbit  DATA_BYTE_60_CAN0_WORD18_bit at CAN0_WORD18.B8;
    sbit  DATA_BYTE_61_CAN0_WORD18_bit at CAN0_WORD18.B9;
    sbit  DATA_BYTE_62_CAN0_WORD18_bit at CAN0_WORD18.B10;
    sbit  DATA_BYTE_63_CAN0_WORD18_bit at CAN0_WORD18.B11;
    sbit  DATA_BYTE_64_CAN0_WORD18_bit at CAN0_WORD18.B12;
    sbit  DATA_BYTE_65_CAN0_WORD18_bit at CAN0_WORD18.B13;
    sbit  DATA_BYTE_66_CAN0_WORD18_bit at CAN0_WORD18.B14;
    sbit  DATA_BYTE_67_CAN0_WORD18_bit at CAN0_WORD18.B15;
    sbit  DATA_BYTE_50_CAN0_WORD18_bit at CAN0_WORD18.B16;
    sbit  DATA_BYTE_51_CAN0_WORD18_bit at CAN0_WORD18.B17;
    sbit  DATA_BYTE_52_CAN0_WORD18_bit at CAN0_WORD18.B18;
    sbit  DATA_BYTE_53_CAN0_WORD18_bit at CAN0_WORD18.B19;
    sbit  DATA_BYTE_54_CAN0_WORD18_bit at CAN0_WORD18.B20;
    sbit  DATA_BYTE_55_CAN0_WORD18_bit at CAN0_WORD18.B21;
    sbit  DATA_BYTE_56_CAN0_WORD18_bit at CAN0_WORD18.B22;
    sbit  DATA_BYTE_57_CAN0_WORD18_bit at CAN0_WORD18.B23;
    sbit  DATA_BYTE_40_CAN0_WORD18_bit at CAN0_WORD18.B24;
    sbit  DATA_BYTE_41_CAN0_WORD18_bit at CAN0_WORD18.B25;
    sbit  DATA_BYTE_42_CAN0_WORD18_bit at CAN0_WORD18.B26;
    sbit  DATA_BYTE_43_CAN0_WORD18_bit at CAN0_WORD18.B27;
    sbit  DATA_BYTE_44_CAN0_WORD18_bit at CAN0_WORD18.B28;
    sbit  DATA_BYTE_45_CAN0_WORD18_bit at CAN0_WORD18.B29;
    sbit  DATA_BYTE_46_CAN0_WORD18_bit at CAN0_WORD18.B30;
    sbit  DATA_BYTE_47_CAN0_WORD18_bit at CAN0_WORD18.B31;

sfr unsigned long   volatile CAN0_CS9             absolute 0x40024110;
    sbit  TIME_STAMP0_CAN0_CS9_bit at CAN0_CS9.B0;
    sbit  TIME_STAMP1_CAN0_CS9_bit at CAN0_CS9.B1;
    sbit  TIME_STAMP2_CAN0_CS9_bit at CAN0_CS9.B2;
    sbit  TIME_STAMP3_CAN0_CS9_bit at CAN0_CS9.B3;
    sbit  TIME_STAMP4_CAN0_CS9_bit at CAN0_CS9.B4;
    sbit  TIME_STAMP5_CAN0_CS9_bit at CAN0_CS9.B5;
    sbit  TIME_STAMP6_CAN0_CS9_bit at CAN0_CS9.B6;
    sbit  TIME_STAMP7_CAN0_CS9_bit at CAN0_CS9.B7;
    sbit  TIME_STAMP8_CAN0_CS9_bit at CAN0_CS9.B8;
    sbit  TIME_STAMP9_CAN0_CS9_bit at CAN0_CS9.B9;
    sbit  TIME_STAMP10_CAN0_CS9_bit at CAN0_CS9.B10;
    sbit  TIME_STAMP11_CAN0_CS9_bit at CAN0_CS9.B11;
    sbit  TIME_STAMP12_CAN0_CS9_bit at CAN0_CS9.B12;
    sbit  TIME_STAMP13_CAN0_CS9_bit at CAN0_CS9.B13;
    sbit  TIME_STAMP14_CAN0_CS9_bit at CAN0_CS9.B14;
    sbit  TIME_STAMP15_CAN0_CS9_bit at CAN0_CS9.B15;
    sbit  DLC0_CAN0_CS9_bit at CAN0_CS9.B16;
    sbit  DLC1_CAN0_CS9_bit at CAN0_CS9.B17;
    sbit  DLC2_CAN0_CS9_bit at CAN0_CS9.B18;
    sbit  DLC3_CAN0_CS9_bit at CAN0_CS9.B19;
    sbit  RTR_CAN0_CS9_bit at CAN0_CS9.B20;
    sbit  IDE_CAN0_CS9_bit at CAN0_CS9.B21;
    sbit  SRR_CAN0_CS9_bit at CAN0_CS9.B22;
    sbit  CODE0_CAN0_CS9_bit at CAN0_CS9.B24;
    sbit  CODE1_CAN0_CS9_bit at CAN0_CS9.B25;
    sbit  CODE2_CAN0_CS9_bit at CAN0_CS9.B26;
    sbit  CODE3_CAN0_CS9_bit at CAN0_CS9.B27;
    sbit  ESI_CAN0_CS9_bit at CAN0_CS9.B29;
    sbit  BRS_CAN0_CS9_bit at CAN0_CS9.B30;
    sbit  EDL_CAN0_CS9_bit at CAN0_CS9.B31;

sfr unsigned long   volatile CAN0_ID9             absolute 0x40024114;
    sbit  EXT0_CAN0_ID9_bit at CAN0_ID9.B0;
    sbit  EXT1_CAN0_ID9_bit at CAN0_ID9.B1;
    sbit  EXT2_CAN0_ID9_bit at CAN0_ID9.B2;
    sbit  EXT3_CAN0_ID9_bit at CAN0_ID9.B3;
    sbit  EXT4_CAN0_ID9_bit at CAN0_ID9.B4;
    sbit  EXT5_CAN0_ID9_bit at CAN0_ID9.B5;
    sbit  EXT6_CAN0_ID9_bit at CAN0_ID9.B6;
    sbit  EXT7_CAN0_ID9_bit at CAN0_ID9.B7;
    sbit  EXT8_CAN0_ID9_bit at CAN0_ID9.B8;
    sbit  EXT9_CAN0_ID9_bit at CAN0_ID9.B9;
    sbit  EXT10_CAN0_ID9_bit at CAN0_ID9.B10;
    sbit  EXT11_CAN0_ID9_bit at CAN0_ID9.B11;
    sbit  EXT12_CAN0_ID9_bit at CAN0_ID9.B12;
    sbit  EXT13_CAN0_ID9_bit at CAN0_ID9.B13;
    sbit  EXT14_CAN0_ID9_bit at CAN0_ID9.B14;
    sbit  EXT15_CAN0_ID9_bit at CAN0_ID9.B15;
    sbit  EXT16_CAN0_ID9_bit at CAN0_ID9.B16;
    sbit  EXT17_CAN0_ID9_bit at CAN0_ID9.B17;
    sbit  STD0_CAN0_ID9_bit at CAN0_ID9.B18;
    sbit  STD1_CAN0_ID9_bit at CAN0_ID9.B19;
    sbit  STD2_CAN0_ID9_bit at CAN0_ID9.B20;
    sbit  STD3_CAN0_ID9_bit at CAN0_ID9.B21;
    sbit  STD4_CAN0_ID9_bit at CAN0_ID9.B22;
    sbit  STD5_CAN0_ID9_bit at CAN0_ID9.B23;
    sbit  STD6_CAN0_ID9_bit at CAN0_ID9.B24;
    sbit  STD7_CAN0_ID9_bit at CAN0_ID9.B25;
    sbit  STD8_CAN0_ID9_bit at CAN0_ID9.B26;
    sbit  STD9_CAN0_ID9_bit at CAN0_ID9.B27;
    sbit  STD10_CAN0_ID9_bit at CAN0_ID9.B28;
    sbit  PRIO0_CAN0_ID9_bit at CAN0_ID9.B29;
    sbit  PRIO1_CAN0_ID9_bit at CAN0_ID9.B30;
    sbit  PRIO2_CAN0_ID9_bit at CAN0_ID9.B31;

sfr unsigned long   volatile CAN0_WORD09          absolute 0x40024118;
    sbit  DATA_BYTE_30_CAN0_WORD09_bit at CAN0_WORD09.B0;
    sbit  DATA_BYTE_31_CAN0_WORD09_bit at CAN0_WORD09.B1;
    sbit  DATA_BYTE_32_CAN0_WORD09_bit at CAN0_WORD09.B2;
    sbit  DATA_BYTE_33_CAN0_WORD09_bit at CAN0_WORD09.B3;
    sbit  DATA_BYTE_34_CAN0_WORD09_bit at CAN0_WORD09.B4;
    sbit  DATA_BYTE_35_CAN0_WORD09_bit at CAN0_WORD09.B5;
    sbit  DATA_BYTE_36_CAN0_WORD09_bit at CAN0_WORD09.B6;
    sbit  DATA_BYTE_37_CAN0_WORD09_bit at CAN0_WORD09.B7;
    sbit  DATA_BYTE_20_CAN0_WORD09_bit at CAN0_WORD09.B8;
    sbit  DATA_BYTE_21_CAN0_WORD09_bit at CAN0_WORD09.B9;
    sbit  DATA_BYTE_22_CAN0_WORD09_bit at CAN0_WORD09.B10;
    sbit  DATA_BYTE_23_CAN0_WORD09_bit at CAN0_WORD09.B11;
    sbit  DATA_BYTE_24_CAN0_WORD09_bit at CAN0_WORD09.B12;
    sbit  DATA_BYTE_25_CAN0_WORD09_bit at CAN0_WORD09.B13;
    sbit  DATA_BYTE_26_CAN0_WORD09_bit at CAN0_WORD09.B14;
    sbit  DATA_BYTE_27_CAN0_WORD09_bit at CAN0_WORD09.B15;
    sbit  DATA_BYTE_10_CAN0_WORD09_bit at CAN0_WORD09.B16;
    sbit  DATA_BYTE_11_CAN0_WORD09_bit at CAN0_WORD09.B17;
    sbit  DATA_BYTE_12_CAN0_WORD09_bit at CAN0_WORD09.B18;
    sbit  DATA_BYTE_13_CAN0_WORD09_bit at CAN0_WORD09.B19;
    sbit  DATA_BYTE_14_CAN0_WORD09_bit at CAN0_WORD09.B20;
    sbit  DATA_BYTE_15_CAN0_WORD09_bit at CAN0_WORD09.B21;
    sbit  DATA_BYTE_16_CAN0_WORD09_bit at CAN0_WORD09.B22;
    sbit  DATA_BYTE_17_CAN0_WORD09_bit at CAN0_WORD09.B23;
    sbit  DATA_BYTE_00_CAN0_WORD09_bit at CAN0_WORD09.B24;
    sbit  DATA_BYTE_01_CAN0_WORD09_bit at CAN0_WORD09.B25;
    sbit  DATA_BYTE_02_CAN0_WORD09_bit at CAN0_WORD09.B26;
    sbit  DATA_BYTE_03_CAN0_WORD09_bit at CAN0_WORD09.B27;
    sbit  DATA_BYTE_04_CAN0_WORD09_bit at CAN0_WORD09.B28;
    sbit  DATA_BYTE_05_CAN0_WORD09_bit at CAN0_WORD09.B29;
    sbit  DATA_BYTE_06_CAN0_WORD09_bit at CAN0_WORD09.B30;
    sbit  DATA_BYTE_07_CAN0_WORD09_bit at CAN0_WORD09.B31;

sfr unsigned long   volatile CAN0_WORD19          absolute 0x4002411C;
    sbit  DATA_BYTE_70_CAN0_WORD19_bit at CAN0_WORD19.B0;
    sbit  DATA_BYTE_71_CAN0_WORD19_bit at CAN0_WORD19.B1;
    sbit  DATA_BYTE_72_CAN0_WORD19_bit at CAN0_WORD19.B2;
    sbit  DATA_BYTE_73_CAN0_WORD19_bit at CAN0_WORD19.B3;
    sbit  DATA_BYTE_74_CAN0_WORD19_bit at CAN0_WORD19.B4;
    sbit  DATA_BYTE_75_CAN0_WORD19_bit at CAN0_WORD19.B5;
    sbit  DATA_BYTE_76_CAN0_WORD19_bit at CAN0_WORD19.B6;
    sbit  DATA_BYTE_77_CAN0_WORD19_bit at CAN0_WORD19.B7;
    sbit  DATA_BYTE_60_CAN0_WORD19_bit at CAN0_WORD19.B8;
    sbit  DATA_BYTE_61_CAN0_WORD19_bit at CAN0_WORD19.B9;
    sbit  DATA_BYTE_62_CAN0_WORD19_bit at CAN0_WORD19.B10;
    sbit  DATA_BYTE_63_CAN0_WORD19_bit at CAN0_WORD19.B11;
    sbit  DATA_BYTE_64_CAN0_WORD19_bit at CAN0_WORD19.B12;
    sbit  DATA_BYTE_65_CAN0_WORD19_bit at CAN0_WORD19.B13;
    sbit  DATA_BYTE_66_CAN0_WORD19_bit at CAN0_WORD19.B14;
    sbit  DATA_BYTE_67_CAN0_WORD19_bit at CAN0_WORD19.B15;
    sbit  DATA_BYTE_50_CAN0_WORD19_bit at CAN0_WORD19.B16;
    sbit  DATA_BYTE_51_CAN0_WORD19_bit at CAN0_WORD19.B17;
    sbit  DATA_BYTE_52_CAN0_WORD19_bit at CAN0_WORD19.B18;
    sbit  DATA_BYTE_53_CAN0_WORD19_bit at CAN0_WORD19.B19;
    sbit  DATA_BYTE_54_CAN0_WORD19_bit at CAN0_WORD19.B20;
    sbit  DATA_BYTE_55_CAN0_WORD19_bit at CAN0_WORD19.B21;
    sbit  DATA_BYTE_56_CAN0_WORD19_bit at CAN0_WORD19.B22;
    sbit  DATA_BYTE_57_CAN0_WORD19_bit at CAN0_WORD19.B23;
    sbit  DATA_BYTE_40_CAN0_WORD19_bit at CAN0_WORD19.B24;
    sbit  DATA_BYTE_41_CAN0_WORD19_bit at CAN0_WORD19.B25;
    sbit  DATA_BYTE_42_CAN0_WORD19_bit at CAN0_WORD19.B26;
    sbit  DATA_BYTE_43_CAN0_WORD19_bit at CAN0_WORD19.B27;
    sbit  DATA_BYTE_44_CAN0_WORD19_bit at CAN0_WORD19.B28;
    sbit  DATA_BYTE_45_CAN0_WORD19_bit at CAN0_WORD19.B29;
    sbit  DATA_BYTE_46_CAN0_WORD19_bit at CAN0_WORD19.B30;
    sbit  DATA_BYTE_47_CAN0_WORD19_bit at CAN0_WORD19.B31;

sfr unsigned long   volatile CAN0_CS10            absolute 0x40024120;
    sbit  TIME_STAMP0_CAN0_CS10_bit at CAN0_CS10.B0;
    sbit  TIME_STAMP1_CAN0_CS10_bit at CAN0_CS10.B1;
    sbit  TIME_STAMP2_CAN0_CS10_bit at CAN0_CS10.B2;
    sbit  TIME_STAMP3_CAN0_CS10_bit at CAN0_CS10.B3;
    sbit  TIME_STAMP4_CAN0_CS10_bit at CAN0_CS10.B4;
    sbit  TIME_STAMP5_CAN0_CS10_bit at CAN0_CS10.B5;
    sbit  TIME_STAMP6_CAN0_CS10_bit at CAN0_CS10.B6;
    sbit  TIME_STAMP7_CAN0_CS10_bit at CAN0_CS10.B7;
    sbit  TIME_STAMP8_CAN0_CS10_bit at CAN0_CS10.B8;
    sbit  TIME_STAMP9_CAN0_CS10_bit at CAN0_CS10.B9;
    sbit  TIME_STAMP10_CAN0_CS10_bit at CAN0_CS10.B10;
    sbit  TIME_STAMP11_CAN0_CS10_bit at CAN0_CS10.B11;
    sbit  TIME_STAMP12_CAN0_CS10_bit at CAN0_CS10.B12;
    sbit  TIME_STAMP13_CAN0_CS10_bit at CAN0_CS10.B13;
    sbit  TIME_STAMP14_CAN0_CS10_bit at CAN0_CS10.B14;
    sbit  TIME_STAMP15_CAN0_CS10_bit at CAN0_CS10.B15;
    sbit  DLC0_CAN0_CS10_bit at CAN0_CS10.B16;
    sbit  DLC1_CAN0_CS10_bit at CAN0_CS10.B17;
    sbit  DLC2_CAN0_CS10_bit at CAN0_CS10.B18;
    sbit  DLC3_CAN0_CS10_bit at CAN0_CS10.B19;
    sbit  RTR_CAN0_CS10_bit at CAN0_CS10.B20;
    sbit  IDE_CAN0_CS10_bit at CAN0_CS10.B21;
    sbit  SRR_CAN0_CS10_bit at CAN0_CS10.B22;
    sbit  CODE0_CAN0_CS10_bit at CAN0_CS10.B24;
    sbit  CODE1_CAN0_CS10_bit at CAN0_CS10.B25;
    sbit  CODE2_CAN0_CS10_bit at CAN0_CS10.B26;
    sbit  CODE3_CAN0_CS10_bit at CAN0_CS10.B27;
    sbit  ESI_CAN0_CS10_bit at CAN0_CS10.B29;
    sbit  BRS_CAN0_CS10_bit at CAN0_CS10.B30;
    sbit  EDL_CAN0_CS10_bit at CAN0_CS10.B31;

sfr unsigned long   volatile CAN0_ID10            absolute 0x40024124;
    sbit  EXT0_CAN0_ID10_bit at CAN0_ID10.B0;
    sbit  EXT1_CAN0_ID10_bit at CAN0_ID10.B1;
    sbit  EXT2_CAN0_ID10_bit at CAN0_ID10.B2;
    sbit  EXT3_CAN0_ID10_bit at CAN0_ID10.B3;
    sbit  EXT4_CAN0_ID10_bit at CAN0_ID10.B4;
    sbit  EXT5_CAN0_ID10_bit at CAN0_ID10.B5;
    sbit  EXT6_CAN0_ID10_bit at CAN0_ID10.B6;
    sbit  EXT7_CAN0_ID10_bit at CAN0_ID10.B7;
    sbit  EXT8_CAN0_ID10_bit at CAN0_ID10.B8;
    sbit  EXT9_CAN0_ID10_bit at CAN0_ID10.B9;
    sbit  EXT10_CAN0_ID10_bit at CAN0_ID10.B10;
    sbit  EXT11_CAN0_ID10_bit at CAN0_ID10.B11;
    sbit  EXT12_CAN0_ID10_bit at CAN0_ID10.B12;
    sbit  EXT13_CAN0_ID10_bit at CAN0_ID10.B13;
    sbit  EXT14_CAN0_ID10_bit at CAN0_ID10.B14;
    sbit  EXT15_CAN0_ID10_bit at CAN0_ID10.B15;
    sbit  EXT16_CAN0_ID10_bit at CAN0_ID10.B16;
    sbit  EXT17_CAN0_ID10_bit at CAN0_ID10.B17;
    sbit  STD0_CAN0_ID10_bit at CAN0_ID10.B18;
    sbit  STD1_CAN0_ID10_bit at CAN0_ID10.B19;
    sbit  STD2_CAN0_ID10_bit at CAN0_ID10.B20;
    sbit  STD3_CAN0_ID10_bit at CAN0_ID10.B21;
    sbit  STD4_CAN0_ID10_bit at CAN0_ID10.B22;
    sbit  STD5_CAN0_ID10_bit at CAN0_ID10.B23;
    sbit  STD6_CAN0_ID10_bit at CAN0_ID10.B24;
    sbit  STD7_CAN0_ID10_bit at CAN0_ID10.B25;
    sbit  STD8_CAN0_ID10_bit at CAN0_ID10.B26;
    sbit  STD9_CAN0_ID10_bit at CAN0_ID10.B27;
    sbit  STD10_CAN0_ID10_bit at CAN0_ID10.B28;
    sbit  PRIO0_CAN0_ID10_bit at CAN0_ID10.B29;
    sbit  PRIO1_CAN0_ID10_bit at CAN0_ID10.B30;
    sbit  PRIO2_CAN0_ID10_bit at CAN0_ID10.B31;

sfr unsigned long   volatile CAN0_WORD010         absolute 0x40024128;
    sbit  DATA_BYTE_30_CAN0_WORD010_bit at CAN0_WORD010.B0;
    sbit  DATA_BYTE_31_CAN0_WORD010_bit at CAN0_WORD010.B1;
    sbit  DATA_BYTE_32_CAN0_WORD010_bit at CAN0_WORD010.B2;
    sbit  DATA_BYTE_33_CAN0_WORD010_bit at CAN0_WORD010.B3;
    sbit  DATA_BYTE_34_CAN0_WORD010_bit at CAN0_WORD010.B4;
    sbit  DATA_BYTE_35_CAN0_WORD010_bit at CAN0_WORD010.B5;
    sbit  DATA_BYTE_36_CAN0_WORD010_bit at CAN0_WORD010.B6;
    sbit  DATA_BYTE_37_CAN0_WORD010_bit at CAN0_WORD010.B7;
    sbit  DATA_BYTE_20_CAN0_WORD010_bit at CAN0_WORD010.B8;
    sbit  DATA_BYTE_21_CAN0_WORD010_bit at CAN0_WORD010.B9;
    sbit  DATA_BYTE_22_CAN0_WORD010_bit at CAN0_WORD010.B10;
    sbit  DATA_BYTE_23_CAN0_WORD010_bit at CAN0_WORD010.B11;
    sbit  DATA_BYTE_24_CAN0_WORD010_bit at CAN0_WORD010.B12;
    sbit  DATA_BYTE_25_CAN0_WORD010_bit at CAN0_WORD010.B13;
    sbit  DATA_BYTE_26_CAN0_WORD010_bit at CAN0_WORD010.B14;
    sbit  DATA_BYTE_27_CAN0_WORD010_bit at CAN0_WORD010.B15;
    sbit  DATA_BYTE_10_CAN0_WORD010_bit at CAN0_WORD010.B16;
    sbit  DATA_BYTE_11_CAN0_WORD010_bit at CAN0_WORD010.B17;
    sbit  DATA_BYTE_12_CAN0_WORD010_bit at CAN0_WORD010.B18;
    sbit  DATA_BYTE_13_CAN0_WORD010_bit at CAN0_WORD010.B19;
    sbit  DATA_BYTE_14_CAN0_WORD010_bit at CAN0_WORD010.B20;
    sbit  DATA_BYTE_15_CAN0_WORD010_bit at CAN0_WORD010.B21;
    sbit  DATA_BYTE_16_CAN0_WORD010_bit at CAN0_WORD010.B22;
    sbit  DATA_BYTE_17_CAN0_WORD010_bit at CAN0_WORD010.B23;
    sbit  DATA_BYTE_00_CAN0_WORD010_bit at CAN0_WORD010.B24;
    sbit  DATA_BYTE_01_CAN0_WORD010_bit at CAN0_WORD010.B25;
    sbit  DATA_BYTE_02_CAN0_WORD010_bit at CAN0_WORD010.B26;
    sbit  DATA_BYTE_03_CAN0_WORD010_bit at CAN0_WORD010.B27;
    sbit  DATA_BYTE_04_CAN0_WORD010_bit at CAN0_WORD010.B28;
    sbit  DATA_BYTE_05_CAN0_WORD010_bit at CAN0_WORD010.B29;
    sbit  DATA_BYTE_06_CAN0_WORD010_bit at CAN0_WORD010.B30;
    sbit  DATA_BYTE_07_CAN0_WORD010_bit at CAN0_WORD010.B31;

sfr unsigned long   volatile CAN0_WORD110         absolute 0x4002412C;
    sbit  DATA_BYTE_70_CAN0_WORD110_bit at CAN0_WORD110.B0;
    sbit  DATA_BYTE_71_CAN0_WORD110_bit at CAN0_WORD110.B1;
    sbit  DATA_BYTE_72_CAN0_WORD110_bit at CAN0_WORD110.B2;
    sbit  DATA_BYTE_73_CAN0_WORD110_bit at CAN0_WORD110.B3;
    sbit  DATA_BYTE_74_CAN0_WORD110_bit at CAN0_WORD110.B4;
    sbit  DATA_BYTE_75_CAN0_WORD110_bit at CAN0_WORD110.B5;
    sbit  DATA_BYTE_76_CAN0_WORD110_bit at CAN0_WORD110.B6;
    sbit  DATA_BYTE_77_CAN0_WORD110_bit at CAN0_WORD110.B7;
    sbit  DATA_BYTE_60_CAN0_WORD110_bit at CAN0_WORD110.B8;
    sbit  DATA_BYTE_61_CAN0_WORD110_bit at CAN0_WORD110.B9;
    sbit  DATA_BYTE_62_CAN0_WORD110_bit at CAN0_WORD110.B10;
    sbit  DATA_BYTE_63_CAN0_WORD110_bit at CAN0_WORD110.B11;
    sbit  DATA_BYTE_64_CAN0_WORD110_bit at CAN0_WORD110.B12;
    sbit  DATA_BYTE_65_CAN0_WORD110_bit at CAN0_WORD110.B13;
    sbit  DATA_BYTE_66_CAN0_WORD110_bit at CAN0_WORD110.B14;
    sbit  DATA_BYTE_67_CAN0_WORD110_bit at CAN0_WORD110.B15;
    sbit  DATA_BYTE_50_CAN0_WORD110_bit at CAN0_WORD110.B16;
    sbit  DATA_BYTE_51_CAN0_WORD110_bit at CAN0_WORD110.B17;
    sbit  DATA_BYTE_52_CAN0_WORD110_bit at CAN0_WORD110.B18;
    sbit  DATA_BYTE_53_CAN0_WORD110_bit at CAN0_WORD110.B19;
    sbit  DATA_BYTE_54_CAN0_WORD110_bit at CAN0_WORD110.B20;
    sbit  DATA_BYTE_55_CAN0_WORD110_bit at CAN0_WORD110.B21;
    sbit  DATA_BYTE_56_CAN0_WORD110_bit at CAN0_WORD110.B22;
    sbit  DATA_BYTE_57_CAN0_WORD110_bit at CAN0_WORD110.B23;
    sbit  DATA_BYTE_40_CAN0_WORD110_bit at CAN0_WORD110.B24;
    sbit  DATA_BYTE_41_CAN0_WORD110_bit at CAN0_WORD110.B25;
    sbit  DATA_BYTE_42_CAN0_WORD110_bit at CAN0_WORD110.B26;
    sbit  DATA_BYTE_43_CAN0_WORD110_bit at CAN0_WORD110.B27;
    sbit  DATA_BYTE_44_CAN0_WORD110_bit at CAN0_WORD110.B28;
    sbit  DATA_BYTE_45_CAN0_WORD110_bit at CAN0_WORD110.B29;
    sbit  DATA_BYTE_46_CAN0_WORD110_bit at CAN0_WORD110.B30;
    sbit  DATA_BYTE_47_CAN0_WORD110_bit at CAN0_WORD110.B31;

sfr unsigned long   volatile CAN0_CS11            absolute 0x40024130;
    sbit  TIME_STAMP0_CAN0_CS11_bit at CAN0_CS11.B0;
    sbit  TIME_STAMP1_CAN0_CS11_bit at CAN0_CS11.B1;
    sbit  TIME_STAMP2_CAN0_CS11_bit at CAN0_CS11.B2;
    sbit  TIME_STAMP3_CAN0_CS11_bit at CAN0_CS11.B3;
    sbit  TIME_STAMP4_CAN0_CS11_bit at CAN0_CS11.B4;
    sbit  TIME_STAMP5_CAN0_CS11_bit at CAN0_CS11.B5;
    sbit  TIME_STAMP6_CAN0_CS11_bit at CAN0_CS11.B6;
    sbit  TIME_STAMP7_CAN0_CS11_bit at CAN0_CS11.B7;
    sbit  TIME_STAMP8_CAN0_CS11_bit at CAN0_CS11.B8;
    sbit  TIME_STAMP9_CAN0_CS11_bit at CAN0_CS11.B9;
    sbit  TIME_STAMP10_CAN0_CS11_bit at CAN0_CS11.B10;
    sbit  TIME_STAMP11_CAN0_CS11_bit at CAN0_CS11.B11;
    sbit  TIME_STAMP12_CAN0_CS11_bit at CAN0_CS11.B12;
    sbit  TIME_STAMP13_CAN0_CS11_bit at CAN0_CS11.B13;
    sbit  TIME_STAMP14_CAN0_CS11_bit at CAN0_CS11.B14;
    sbit  TIME_STAMP15_CAN0_CS11_bit at CAN0_CS11.B15;
    sbit  DLC0_CAN0_CS11_bit at CAN0_CS11.B16;
    sbit  DLC1_CAN0_CS11_bit at CAN0_CS11.B17;
    sbit  DLC2_CAN0_CS11_bit at CAN0_CS11.B18;
    sbit  DLC3_CAN0_CS11_bit at CAN0_CS11.B19;
    sbit  RTR_CAN0_CS11_bit at CAN0_CS11.B20;
    sbit  IDE_CAN0_CS11_bit at CAN0_CS11.B21;
    sbit  SRR_CAN0_CS11_bit at CAN0_CS11.B22;
    sbit  CODE0_CAN0_CS11_bit at CAN0_CS11.B24;
    sbit  CODE1_CAN0_CS11_bit at CAN0_CS11.B25;
    sbit  CODE2_CAN0_CS11_bit at CAN0_CS11.B26;
    sbit  CODE3_CAN0_CS11_bit at CAN0_CS11.B27;
    sbit  ESI_CAN0_CS11_bit at CAN0_CS11.B29;
    sbit  BRS_CAN0_CS11_bit at CAN0_CS11.B30;
    sbit  EDL_CAN0_CS11_bit at CAN0_CS11.B31;

sfr unsigned long   volatile CAN0_ID11            absolute 0x40024134;
    sbit  EXT0_CAN0_ID11_bit at CAN0_ID11.B0;
    sbit  EXT1_CAN0_ID11_bit at CAN0_ID11.B1;
    sbit  EXT2_CAN0_ID11_bit at CAN0_ID11.B2;
    sbit  EXT3_CAN0_ID11_bit at CAN0_ID11.B3;
    sbit  EXT4_CAN0_ID11_bit at CAN0_ID11.B4;
    sbit  EXT5_CAN0_ID11_bit at CAN0_ID11.B5;
    sbit  EXT6_CAN0_ID11_bit at CAN0_ID11.B6;
    sbit  EXT7_CAN0_ID11_bit at CAN0_ID11.B7;
    sbit  EXT8_CAN0_ID11_bit at CAN0_ID11.B8;
    sbit  EXT9_CAN0_ID11_bit at CAN0_ID11.B9;
    sbit  EXT10_CAN0_ID11_bit at CAN0_ID11.B10;
    sbit  EXT11_CAN0_ID11_bit at CAN0_ID11.B11;
    sbit  EXT12_CAN0_ID11_bit at CAN0_ID11.B12;
    sbit  EXT13_CAN0_ID11_bit at CAN0_ID11.B13;
    sbit  EXT14_CAN0_ID11_bit at CAN0_ID11.B14;
    sbit  EXT15_CAN0_ID11_bit at CAN0_ID11.B15;
    sbit  EXT16_CAN0_ID11_bit at CAN0_ID11.B16;
    sbit  EXT17_CAN0_ID11_bit at CAN0_ID11.B17;
    sbit  STD0_CAN0_ID11_bit at CAN0_ID11.B18;
    sbit  STD1_CAN0_ID11_bit at CAN0_ID11.B19;
    sbit  STD2_CAN0_ID11_bit at CAN0_ID11.B20;
    sbit  STD3_CAN0_ID11_bit at CAN0_ID11.B21;
    sbit  STD4_CAN0_ID11_bit at CAN0_ID11.B22;
    sbit  STD5_CAN0_ID11_bit at CAN0_ID11.B23;
    sbit  STD6_CAN0_ID11_bit at CAN0_ID11.B24;
    sbit  STD7_CAN0_ID11_bit at CAN0_ID11.B25;
    sbit  STD8_CAN0_ID11_bit at CAN0_ID11.B26;
    sbit  STD9_CAN0_ID11_bit at CAN0_ID11.B27;
    sbit  STD10_CAN0_ID11_bit at CAN0_ID11.B28;
    sbit  PRIO0_CAN0_ID11_bit at CAN0_ID11.B29;
    sbit  PRIO1_CAN0_ID11_bit at CAN0_ID11.B30;
    sbit  PRIO2_CAN0_ID11_bit at CAN0_ID11.B31;

sfr unsigned long   volatile CAN0_WORD011         absolute 0x40024138;
    sbit  DATA_BYTE_30_CAN0_WORD011_bit at CAN0_WORD011.B0;
    sbit  DATA_BYTE_31_CAN0_WORD011_bit at CAN0_WORD011.B1;
    sbit  DATA_BYTE_32_CAN0_WORD011_bit at CAN0_WORD011.B2;
    sbit  DATA_BYTE_33_CAN0_WORD011_bit at CAN0_WORD011.B3;
    sbit  DATA_BYTE_34_CAN0_WORD011_bit at CAN0_WORD011.B4;
    sbit  DATA_BYTE_35_CAN0_WORD011_bit at CAN0_WORD011.B5;
    sbit  DATA_BYTE_36_CAN0_WORD011_bit at CAN0_WORD011.B6;
    sbit  DATA_BYTE_37_CAN0_WORD011_bit at CAN0_WORD011.B7;
    sbit  DATA_BYTE_20_CAN0_WORD011_bit at CAN0_WORD011.B8;
    sbit  DATA_BYTE_21_CAN0_WORD011_bit at CAN0_WORD011.B9;
    sbit  DATA_BYTE_22_CAN0_WORD011_bit at CAN0_WORD011.B10;
    sbit  DATA_BYTE_23_CAN0_WORD011_bit at CAN0_WORD011.B11;
    sbit  DATA_BYTE_24_CAN0_WORD011_bit at CAN0_WORD011.B12;
    sbit  DATA_BYTE_25_CAN0_WORD011_bit at CAN0_WORD011.B13;
    sbit  DATA_BYTE_26_CAN0_WORD011_bit at CAN0_WORD011.B14;
    sbit  DATA_BYTE_27_CAN0_WORD011_bit at CAN0_WORD011.B15;
    sbit  DATA_BYTE_10_CAN0_WORD011_bit at CAN0_WORD011.B16;
    sbit  DATA_BYTE_11_CAN0_WORD011_bit at CAN0_WORD011.B17;
    sbit  DATA_BYTE_12_CAN0_WORD011_bit at CAN0_WORD011.B18;
    sbit  DATA_BYTE_13_CAN0_WORD011_bit at CAN0_WORD011.B19;
    sbit  DATA_BYTE_14_CAN0_WORD011_bit at CAN0_WORD011.B20;
    sbit  DATA_BYTE_15_CAN0_WORD011_bit at CAN0_WORD011.B21;
    sbit  DATA_BYTE_16_CAN0_WORD011_bit at CAN0_WORD011.B22;
    sbit  DATA_BYTE_17_CAN0_WORD011_bit at CAN0_WORD011.B23;
    sbit  DATA_BYTE_00_CAN0_WORD011_bit at CAN0_WORD011.B24;
    sbit  DATA_BYTE_01_CAN0_WORD011_bit at CAN0_WORD011.B25;
    sbit  DATA_BYTE_02_CAN0_WORD011_bit at CAN0_WORD011.B26;
    sbit  DATA_BYTE_03_CAN0_WORD011_bit at CAN0_WORD011.B27;
    sbit  DATA_BYTE_04_CAN0_WORD011_bit at CAN0_WORD011.B28;
    sbit  DATA_BYTE_05_CAN0_WORD011_bit at CAN0_WORD011.B29;
    sbit  DATA_BYTE_06_CAN0_WORD011_bit at CAN0_WORD011.B30;
    sbit  DATA_BYTE_07_CAN0_WORD011_bit at CAN0_WORD011.B31;

sfr unsigned long   volatile CAN0_WORD111         absolute 0x4002413C;
    sbit  DATA_BYTE_70_CAN0_WORD111_bit at CAN0_WORD111.B0;
    sbit  DATA_BYTE_71_CAN0_WORD111_bit at CAN0_WORD111.B1;
    sbit  DATA_BYTE_72_CAN0_WORD111_bit at CAN0_WORD111.B2;
    sbit  DATA_BYTE_73_CAN0_WORD111_bit at CAN0_WORD111.B3;
    sbit  DATA_BYTE_74_CAN0_WORD111_bit at CAN0_WORD111.B4;
    sbit  DATA_BYTE_75_CAN0_WORD111_bit at CAN0_WORD111.B5;
    sbit  DATA_BYTE_76_CAN0_WORD111_bit at CAN0_WORD111.B6;
    sbit  DATA_BYTE_77_CAN0_WORD111_bit at CAN0_WORD111.B7;
    sbit  DATA_BYTE_60_CAN0_WORD111_bit at CAN0_WORD111.B8;
    sbit  DATA_BYTE_61_CAN0_WORD111_bit at CAN0_WORD111.B9;
    sbit  DATA_BYTE_62_CAN0_WORD111_bit at CAN0_WORD111.B10;
    sbit  DATA_BYTE_63_CAN0_WORD111_bit at CAN0_WORD111.B11;
    sbit  DATA_BYTE_64_CAN0_WORD111_bit at CAN0_WORD111.B12;
    sbit  DATA_BYTE_65_CAN0_WORD111_bit at CAN0_WORD111.B13;
    sbit  DATA_BYTE_66_CAN0_WORD111_bit at CAN0_WORD111.B14;
    sbit  DATA_BYTE_67_CAN0_WORD111_bit at CAN0_WORD111.B15;
    sbit  DATA_BYTE_50_CAN0_WORD111_bit at CAN0_WORD111.B16;
    sbit  DATA_BYTE_51_CAN0_WORD111_bit at CAN0_WORD111.B17;
    sbit  DATA_BYTE_52_CAN0_WORD111_bit at CAN0_WORD111.B18;
    sbit  DATA_BYTE_53_CAN0_WORD111_bit at CAN0_WORD111.B19;
    sbit  DATA_BYTE_54_CAN0_WORD111_bit at CAN0_WORD111.B20;
    sbit  DATA_BYTE_55_CAN0_WORD111_bit at CAN0_WORD111.B21;
    sbit  DATA_BYTE_56_CAN0_WORD111_bit at CAN0_WORD111.B22;
    sbit  DATA_BYTE_57_CAN0_WORD111_bit at CAN0_WORD111.B23;
    sbit  DATA_BYTE_40_CAN0_WORD111_bit at CAN0_WORD111.B24;
    sbit  DATA_BYTE_41_CAN0_WORD111_bit at CAN0_WORD111.B25;
    sbit  DATA_BYTE_42_CAN0_WORD111_bit at CAN0_WORD111.B26;
    sbit  DATA_BYTE_43_CAN0_WORD111_bit at CAN0_WORD111.B27;
    sbit  DATA_BYTE_44_CAN0_WORD111_bit at CAN0_WORD111.B28;
    sbit  DATA_BYTE_45_CAN0_WORD111_bit at CAN0_WORD111.B29;
    sbit  DATA_BYTE_46_CAN0_WORD111_bit at CAN0_WORD111.B30;
    sbit  DATA_BYTE_47_CAN0_WORD111_bit at CAN0_WORD111.B31;

sfr unsigned long   volatile CAN0_CS12            absolute 0x40024140;
    sbit  TIME_STAMP0_CAN0_CS12_bit at CAN0_CS12.B0;
    sbit  TIME_STAMP1_CAN0_CS12_bit at CAN0_CS12.B1;
    sbit  TIME_STAMP2_CAN0_CS12_bit at CAN0_CS12.B2;
    sbit  TIME_STAMP3_CAN0_CS12_bit at CAN0_CS12.B3;
    sbit  TIME_STAMP4_CAN0_CS12_bit at CAN0_CS12.B4;
    sbit  TIME_STAMP5_CAN0_CS12_bit at CAN0_CS12.B5;
    sbit  TIME_STAMP6_CAN0_CS12_bit at CAN0_CS12.B6;
    sbit  TIME_STAMP7_CAN0_CS12_bit at CAN0_CS12.B7;
    sbit  TIME_STAMP8_CAN0_CS12_bit at CAN0_CS12.B8;
    sbit  TIME_STAMP9_CAN0_CS12_bit at CAN0_CS12.B9;
    sbit  TIME_STAMP10_CAN0_CS12_bit at CAN0_CS12.B10;
    sbit  TIME_STAMP11_CAN0_CS12_bit at CAN0_CS12.B11;
    sbit  TIME_STAMP12_CAN0_CS12_bit at CAN0_CS12.B12;
    sbit  TIME_STAMP13_CAN0_CS12_bit at CAN0_CS12.B13;
    sbit  TIME_STAMP14_CAN0_CS12_bit at CAN0_CS12.B14;
    sbit  TIME_STAMP15_CAN0_CS12_bit at CAN0_CS12.B15;
    sbit  DLC0_CAN0_CS12_bit at CAN0_CS12.B16;
    sbit  DLC1_CAN0_CS12_bit at CAN0_CS12.B17;
    sbit  DLC2_CAN0_CS12_bit at CAN0_CS12.B18;
    sbit  DLC3_CAN0_CS12_bit at CAN0_CS12.B19;
    sbit  RTR_CAN0_CS12_bit at CAN0_CS12.B20;
    sbit  IDE_CAN0_CS12_bit at CAN0_CS12.B21;
    sbit  SRR_CAN0_CS12_bit at CAN0_CS12.B22;
    sbit  CODE0_CAN0_CS12_bit at CAN0_CS12.B24;
    sbit  CODE1_CAN0_CS12_bit at CAN0_CS12.B25;
    sbit  CODE2_CAN0_CS12_bit at CAN0_CS12.B26;
    sbit  CODE3_CAN0_CS12_bit at CAN0_CS12.B27;
    sbit  ESI_CAN0_CS12_bit at CAN0_CS12.B29;
    sbit  BRS_CAN0_CS12_bit at CAN0_CS12.B30;
    sbit  EDL_CAN0_CS12_bit at CAN0_CS12.B31;

sfr unsigned long   volatile CAN0_ID12            absolute 0x40024144;
    sbit  EXT0_CAN0_ID12_bit at CAN0_ID12.B0;
    sbit  EXT1_CAN0_ID12_bit at CAN0_ID12.B1;
    sbit  EXT2_CAN0_ID12_bit at CAN0_ID12.B2;
    sbit  EXT3_CAN0_ID12_bit at CAN0_ID12.B3;
    sbit  EXT4_CAN0_ID12_bit at CAN0_ID12.B4;
    sbit  EXT5_CAN0_ID12_bit at CAN0_ID12.B5;
    sbit  EXT6_CAN0_ID12_bit at CAN0_ID12.B6;
    sbit  EXT7_CAN0_ID12_bit at CAN0_ID12.B7;
    sbit  EXT8_CAN0_ID12_bit at CAN0_ID12.B8;
    sbit  EXT9_CAN0_ID12_bit at CAN0_ID12.B9;
    sbit  EXT10_CAN0_ID12_bit at CAN0_ID12.B10;
    sbit  EXT11_CAN0_ID12_bit at CAN0_ID12.B11;
    sbit  EXT12_CAN0_ID12_bit at CAN0_ID12.B12;
    sbit  EXT13_CAN0_ID12_bit at CAN0_ID12.B13;
    sbit  EXT14_CAN0_ID12_bit at CAN0_ID12.B14;
    sbit  EXT15_CAN0_ID12_bit at CAN0_ID12.B15;
    sbit  EXT16_CAN0_ID12_bit at CAN0_ID12.B16;
    sbit  EXT17_CAN0_ID12_bit at CAN0_ID12.B17;
    sbit  STD0_CAN0_ID12_bit at CAN0_ID12.B18;
    sbit  STD1_CAN0_ID12_bit at CAN0_ID12.B19;
    sbit  STD2_CAN0_ID12_bit at CAN0_ID12.B20;
    sbit  STD3_CAN0_ID12_bit at CAN0_ID12.B21;
    sbit  STD4_CAN0_ID12_bit at CAN0_ID12.B22;
    sbit  STD5_CAN0_ID12_bit at CAN0_ID12.B23;
    sbit  STD6_CAN0_ID12_bit at CAN0_ID12.B24;
    sbit  STD7_CAN0_ID12_bit at CAN0_ID12.B25;
    sbit  STD8_CAN0_ID12_bit at CAN0_ID12.B26;
    sbit  STD9_CAN0_ID12_bit at CAN0_ID12.B27;
    sbit  STD10_CAN0_ID12_bit at CAN0_ID12.B28;
    sbit  PRIO0_CAN0_ID12_bit at CAN0_ID12.B29;
    sbit  PRIO1_CAN0_ID12_bit at CAN0_ID12.B30;
    sbit  PRIO2_CAN0_ID12_bit at CAN0_ID12.B31;

sfr unsigned long   volatile CAN0_WORD012         absolute 0x40024148;
    sbit  DATA_BYTE_30_CAN0_WORD012_bit at CAN0_WORD012.B0;
    sbit  DATA_BYTE_31_CAN0_WORD012_bit at CAN0_WORD012.B1;
    sbit  DATA_BYTE_32_CAN0_WORD012_bit at CAN0_WORD012.B2;
    sbit  DATA_BYTE_33_CAN0_WORD012_bit at CAN0_WORD012.B3;
    sbit  DATA_BYTE_34_CAN0_WORD012_bit at CAN0_WORD012.B4;
    sbit  DATA_BYTE_35_CAN0_WORD012_bit at CAN0_WORD012.B5;
    sbit  DATA_BYTE_36_CAN0_WORD012_bit at CAN0_WORD012.B6;
    sbit  DATA_BYTE_37_CAN0_WORD012_bit at CAN0_WORD012.B7;
    sbit  DATA_BYTE_20_CAN0_WORD012_bit at CAN0_WORD012.B8;
    sbit  DATA_BYTE_21_CAN0_WORD012_bit at CAN0_WORD012.B9;
    sbit  DATA_BYTE_22_CAN0_WORD012_bit at CAN0_WORD012.B10;
    sbit  DATA_BYTE_23_CAN0_WORD012_bit at CAN0_WORD012.B11;
    sbit  DATA_BYTE_24_CAN0_WORD012_bit at CAN0_WORD012.B12;
    sbit  DATA_BYTE_25_CAN0_WORD012_bit at CAN0_WORD012.B13;
    sbit  DATA_BYTE_26_CAN0_WORD012_bit at CAN0_WORD012.B14;
    sbit  DATA_BYTE_27_CAN0_WORD012_bit at CAN0_WORD012.B15;
    sbit  DATA_BYTE_10_CAN0_WORD012_bit at CAN0_WORD012.B16;
    sbit  DATA_BYTE_11_CAN0_WORD012_bit at CAN0_WORD012.B17;
    sbit  DATA_BYTE_12_CAN0_WORD012_bit at CAN0_WORD012.B18;
    sbit  DATA_BYTE_13_CAN0_WORD012_bit at CAN0_WORD012.B19;
    sbit  DATA_BYTE_14_CAN0_WORD012_bit at CAN0_WORD012.B20;
    sbit  DATA_BYTE_15_CAN0_WORD012_bit at CAN0_WORD012.B21;
    sbit  DATA_BYTE_16_CAN0_WORD012_bit at CAN0_WORD012.B22;
    sbit  DATA_BYTE_17_CAN0_WORD012_bit at CAN0_WORD012.B23;
    sbit  DATA_BYTE_00_CAN0_WORD012_bit at CAN0_WORD012.B24;
    sbit  DATA_BYTE_01_CAN0_WORD012_bit at CAN0_WORD012.B25;
    sbit  DATA_BYTE_02_CAN0_WORD012_bit at CAN0_WORD012.B26;
    sbit  DATA_BYTE_03_CAN0_WORD012_bit at CAN0_WORD012.B27;
    sbit  DATA_BYTE_04_CAN0_WORD012_bit at CAN0_WORD012.B28;
    sbit  DATA_BYTE_05_CAN0_WORD012_bit at CAN0_WORD012.B29;
    sbit  DATA_BYTE_06_CAN0_WORD012_bit at CAN0_WORD012.B30;
    sbit  DATA_BYTE_07_CAN0_WORD012_bit at CAN0_WORD012.B31;

sfr unsigned long   volatile CAN0_WORD112         absolute 0x4002414C;
    sbit  DATA_BYTE_70_CAN0_WORD112_bit at CAN0_WORD112.B0;
    sbit  DATA_BYTE_71_CAN0_WORD112_bit at CAN0_WORD112.B1;
    sbit  DATA_BYTE_72_CAN0_WORD112_bit at CAN0_WORD112.B2;
    sbit  DATA_BYTE_73_CAN0_WORD112_bit at CAN0_WORD112.B3;
    sbit  DATA_BYTE_74_CAN0_WORD112_bit at CAN0_WORD112.B4;
    sbit  DATA_BYTE_75_CAN0_WORD112_bit at CAN0_WORD112.B5;
    sbit  DATA_BYTE_76_CAN0_WORD112_bit at CAN0_WORD112.B6;
    sbit  DATA_BYTE_77_CAN0_WORD112_bit at CAN0_WORD112.B7;
    sbit  DATA_BYTE_60_CAN0_WORD112_bit at CAN0_WORD112.B8;
    sbit  DATA_BYTE_61_CAN0_WORD112_bit at CAN0_WORD112.B9;
    sbit  DATA_BYTE_62_CAN0_WORD112_bit at CAN0_WORD112.B10;
    sbit  DATA_BYTE_63_CAN0_WORD112_bit at CAN0_WORD112.B11;
    sbit  DATA_BYTE_64_CAN0_WORD112_bit at CAN0_WORD112.B12;
    sbit  DATA_BYTE_65_CAN0_WORD112_bit at CAN0_WORD112.B13;
    sbit  DATA_BYTE_66_CAN0_WORD112_bit at CAN0_WORD112.B14;
    sbit  DATA_BYTE_67_CAN0_WORD112_bit at CAN0_WORD112.B15;
    sbit  DATA_BYTE_50_CAN0_WORD112_bit at CAN0_WORD112.B16;
    sbit  DATA_BYTE_51_CAN0_WORD112_bit at CAN0_WORD112.B17;
    sbit  DATA_BYTE_52_CAN0_WORD112_bit at CAN0_WORD112.B18;
    sbit  DATA_BYTE_53_CAN0_WORD112_bit at CAN0_WORD112.B19;
    sbit  DATA_BYTE_54_CAN0_WORD112_bit at CAN0_WORD112.B20;
    sbit  DATA_BYTE_55_CAN0_WORD112_bit at CAN0_WORD112.B21;
    sbit  DATA_BYTE_56_CAN0_WORD112_bit at CAN0_WORD112.B22;
    sbit  DATA_BYTE_57_CAN0_WORD112_bit at CAN0_WORD112.B23;
    sbit  DATA_BYTE_40_CAN0_WORD112_bit at CAN0_WORD112.B24;
    sbit  DATA_BYTE_41_CAN0_WORD112_bit at CAN0_WORD112.B25;
    sbit  DATA_BYTE_42_CAN0_WORD112_bit at CAN0_WORD112.B26;
    sbit  DATA_BYTE_43_CAN0_WORD112_bit at CAN0_WORD112.B27;
    sbit  DATA_BYTE_44_CAN0_WORD112_bit at CAN0_WORD112.B28;
    sbit  DATA_BYTE_45_CAN0_WORD112_bit at CAN0_WORD112.B29;
    sbit  DATA_BYTE_46_CAN0_WORD112_bit at CAN0_WORD112.B30;
    sbit  DATA_BYTE_47_CAN0_WORD112_bit at CAN0_WORD112.B31;

sfr unsigned long   volatile CAN0_CS13            absolute 0x40024150;
    sbit  TIME_STAMP0_CAN0_CS13_bit at CAN0_CS13.B0;
    sbit  TIME_STAMP1_CAN0_CS13_bit at CAN0_CS13.B1;
    sbit  TIME_STAMP2_CAN0_CS13_bit at CAN0_CS13.B2;
    sbit  TIME_STAMP3_CAN0_CS13_bit at CAN0_CS13.B3;
    sbit  TIME_STAMP4_CAN0_CS13_bit at CAN0_CS13.B4;
    sbit  TIME_STAMP5_CAN0_CS13_bit at CAN0_CS13.B5;
    sbit  TIME_STAMP6_CAN0_CS13_bit at CAN0_CS13.B6;
    sbit  TIME_STAMP7_CAN0_CS13_bit at CAN0_CS13.B7;
    sbit  TIME_STAMP8_CAN0_CS13_bit at CAN0_CS13.B8;
    sbit  TIME_STAMP9_CAN0_CS13_bit at CAN0_CS13.B9;
    sbit  TIME_STAMP10_CAN0_CS13_bit at CAN0_CS13.B10;
    sbit  TIME_STAMP11_CAN0_CS13_bit at CAN0_CS13.B11;
    sbit  TIME_STAMP12_CAN0_CS13_bit at CAN0_CS13.B12;
    sbit  TIME_STAMP13_CAN0_CS13_bit at CAN0_CS13.B13;
    sbit  TIME_STAMP14_CAN0_CS13_bit at CAN0_CS13.B14;
    sbit  TIME_STAMP15_CAN0_CS13_bit at CAN0_CS13.B15;
    sbit  DLC0_CAN0_CS13_bit at CAN0_CS13.B16;
    sbit  DLC1_CAN0_CS13_bit at CAN0_CS13.B17;
    sbit  DLC2_CAN0_CS13_bit at CAN0_CS13.B18;
    sbit  DLC3_CAN0_CS13_bit at CAN0_CS13.B19;
    sbit  RTR_CAN0_CS13_bit at CAN0_CS13.B20;
    sbit  IDE_CAN0_CS13_bit at CAN0_CS13.B21;
    sbit  SRR_CAN0_CS13_bit at CAN0_CS13.B22;
    sbit  CODE0_CAN0_CS13_bit at CAN0_CS13.B24;
    sbit  CODE1_CAN0_CS13_bit at CAN0_CS13.B25;
    sbit  CODE2_CAN0_CS13_bit at CAN0_CS13.B26;
    sbit  CODE3_CAN0_CS13_bit at CAN0_CS13.B27;
    sbit  ESI_CAN0_CS13_bit at CAN0_CS13.B29;
    sbit  BRS_CAN0_CS13_bit at CAN0_CS13.B30;
    sbit  EDL_CAN0_CS13_bit at CAN0_CS13.B31;

sfr unsigned long   volatile CAN0_ID13            absolute 0x40024154;
    sbit  EXT0_CAN0_ID13_bit at CAN0_ID13.B0;
    sbit  EXT1_CAN0_ID13_bit at CAN0_ID13.B1;
    sbit  EXT2_CAN0_ID13_bit at CAN0_ID13.B2;
    sbit  EXT3_CAN0_ID13_bit at CAN0_ID13.B3;
    sbit  EXT4_CAN0_ID13_bit at CAN0_ID13.B4;
    sbit  EXT5_CAN0_ID13_bit at CAN0_ID13.B5;
    sbit  EXT6_CAN0_ID13_bit at CAN0_ID13.B6;
    sbit  EXT7_CAN0_ID13_bit at CAN0_ID13.B7;
    sbit  EXT8_CAN0_ID13_bit at CAN0_ID13.B8;
    sbit  EXT9_CAN0_ID13_bit at CAN0_ID13.B9;
    sbit  EXT10_CAN0_ID13_bit at CAN0_ID13.B10;
    sbit  EXT11_CAN0_ID13_bit at CAN0_ID13.B11;
    sbit  EXT12_CAN0_ID13_bit at CAN0_ID13.B12;
    sbit  EXT13_CAN0_ID13_bit at CAN0_ID13.B13;
    sbit  EXT14_CAN0_ID13_bit at CAN0_ID13.B14;
    sbit  EXT15_CAN0_ID13_bit at CAN0_ID13.B15;
    sbit  EXT16_CAN0_ID13_bit at CAN0_ID13.B16;
    sbit  EXT17_CAN0_ID13_bit at CAN0_ID13.B17;
    sbit  STD0_CAN0_ID13_bit at CAN0_ID13.B18;
    sbit  STD1_CAN0_ID13_bit at CAN0_ID13.B19;
    sbit  STD2_CAN0_ID13_bit at CAN0_ID13.B20;
    sbit  STD3_CAN0_ID13_bit at CAN0_ID13.B21;
    sbit  STD4_CAN0_ID13_bit at CAN0_ID13.B22;
    sbit  STD5_CAN0_ID13_bit at CAN0_ID13.B23;
    sbit  STD6_CAN0_ID13_bit at CAN0_ID13.B24;
    sbit  STD7_CAN0_ID13_bit at CAN0_ID13.B25;
    sbit  STD8_CAN0_ID13_bit at CAN0_ID13.B26;
    sbit  STD9_CAN0_ID13_bit at CAN0_ID13.B27;
    sbit  STD10_CAN0_ID13_bit at CAN0_ID13.B28;
    sbit  PRIO0_CAN0_ID13_bit at CAN0_ID13.B29;
    sbit  PRIO1_CAN0_ID13_bit at CAN0_ID13.B30;
    sbit  PRIO2_CAN0_ID13_bit at CAN0_ID13.B31;

sfr unsigned long   volatile CAN0_WORD013         absolute 0x40024158;
    sbit  DATA_BYTE_30_CAN0_WORD013_bit at CAN0_WORD013.B0;
    sbit  DATA_BYTE_31_CAN0_WORD013_bit at CAN0_WORD013.B1;
    sbit  DATA_BYTE_32_CAN0_WORD013_bit at CAN0_WORD013.B2;
    sbit  DATA_BYTE_33_CAN0_WORD013_bit at CAN0_WORD013.B3;
    sbit  DATA_BYTE_34_CAN0_WORD013_bit at CAN0_WORD013.B4;
    sbit  DATA_BYTE_35_CAN0_WORD013_bit at CAN0_WORD013.B5;
    sbit  DATA_BYTE_36_CAN0_WORD013_bit at CAN0_WORD013.B6;
    sbit  DATA_BYTE_37_CAN0_WORD013_bit at CAN0_WORD013.B7;
    sbit  DATA_BYTE_20_CAN0_WORD013_bit at CAN0_WORD013.B8;
    sbit  DATA_BYTE_21_CAN0_WORD013_bit at CAN0_WORD013.B9;
    sbit  DATA_BYTE_22_CAN0_WORD013_bit at CAN0_WORD013.B10;
    sbit  DATA_BYTE_23_CAN0_WORD013_bit at CAN0_WORD013.B11;
    sbit  DATA_BYTE_24_CAN0_WORD013_bit at CAN0_WORD013.B12;
    sbit  DATA_BYTE_25_CAN0_WORD013_bit at CAN0_WORD013.B13;
    sbit  DATA_BYTE_26_CAN0_WORD013_bit at CAN0_WORD013.B14;
    sbit  DATA_BYTE_27_CAN0_WORD013_bit at CAN0_WORD013.B15;
    sbit  DATA_BYTE_10_CAN0_WORD013_bit at CAN0_WORD013.B16;
    sbit  DATA_BYTE_11_CAN0_WORD013_bit at CAN0_WORD013.B17;
    sbit  DATA_BYTE_12_CAN0_WORD013_bit at CAN0_WORD013.B18;
    sbit  DATA_BYTE_13_CAN0_WORD013_bit at CAN0_WORD013.B19;
    sbit  DATA_BYTE_14_CAN0_WORD013_bit at CAN0_WORD013.B20;
    sbit  DATA_BYTE_15_CAN0_WORD013_bit at CAN0_WORD013.B21;
    sbit  DATA_BYTE_16_CAN0_WORD013_bit at CAN0_WORD013.B22;
    sbit  DATA_BYTE_17_CAN0_WORD013_bit at CAN0_WORD013.B23;
    sbit  DATA_BYTE_00_CAN0_WORD013_bit at CAN0_WORD013.B24;
    sbit  DATA_BYTE_01_CAN0_WORD013_bit at CAN0_WORD013.B25;
    sbit  DATA_BYTE_02_CAN0_WORD013_bit at CAN0_WORD013.B26;
    sbit  DATA_BYTE_03_CAN0_WORD013_bit at CAN0_WORD013.B27;
    sbit  DATA_BYTE_04_CAN0_WORD013_bit at CAN0_WORD013.B28;
    sbit  DATA_BYTE_05_CAN0_WORD013_bit at CAN0_WORD013.B29;
    sbit  DATA_BYTE_06_CAN0_WORD013_bit at CAN0_WORD013.B30;
    sbit  DATA_BYTE_07_CAN0_WORD013_bit at CAN0_WORD013.B31;

sfr unsigned long   volatile CAN0_WORD113         absolute 0x4002415C;
    sbit  DATA_BYTE_70_CAN0_WORD113_bit at CAN0_WORD113.B0;
    sbit  DATA_BYTE_71_CAN0_WORD113_bit at CAN0_WORD113.B1;
    sbit  DATA_BYTE_72_CAN0_WORD113_bit at CAN0_WORD113.B2;
    sbit  DATA_BYTE_73_CAN0_WORD113_bit at CAN0_WORD113.B3;
    sbit  DATA_BYTE_74_CAN0_WORD113_bit at CAN0_WORD113.B4;
    sbit  DATA_BYTE_75_CAN0_WORD113_bit at CAN0_WORD113.B5;
    sbit  DATA_BYTE_76_CAN0_WORD113_bit at CAN0_WORD113.B6;
    sbit  DATA_BYTE_77_CAN0_WORD113_bit at CAN0_WORD113.B7;
    sbit  DATA_BYTE_60_CAN0_WORD113_bit at CAN0_WORD113.B8;
    sbit  DATA_BYTE_61_CAN0_WORD113_bit at CAN0_WORD113.B9;
    sbit  DATA_BYTE_62_CAN0_WORD113_bit at CAN0_WORD113.B10;
    sbit  DATA_BYTE_63_CAN0_WORD113_bit at CAN0_WORD113.B11;
    sbit  DATA_BYTE_64_CAN0_WORD113_bit at CAN0_WORD113.B12;
    sbit  DATA_BYTE_65_CAN0_WORD113_bit at CAN0_WORD113.B13;
    sbit  DATA_BYTE_66_CAN0_WORD113_bit at CAN0_WORD113.B14;
    sbit  DATA_BYTE_67_CAN0_WORD113_bit at CAN0_WORD113.B15;
    sbit  DATA_BYTE_50_CAN0_WORD113_bit at CAN0_WORD113.B16;
    sbit  DATA_BYTE_51_CAN0_WORD113_bit at CAN0_WORD113.B17;
    sbit  DATA_BYTE_52_CAN0_WORD113_bit at CAN0_WORD113.B18;
    sbit  DATA_BYTE_53_CAN0_WORD113_bit at CAN0_WORD113.B19;
    sbit  DATA_BYTE_54_CAN0_WORD113_bit at CAN0_WORD113.B20;
    sbit  DATA_BYTE_55_CAN0_WORD113_bit at CAN0_WORD113.B21;
    sbit  DATA_BYTE_56_CAN0_WORD113_bit at CAN0_WORD113.B22;
    sbit  DATA_BYTE_57_CAN0_WORD113_bit at CAN0_WORD113.B23;
    sbit  DATA_BYTE_40_CAN0_WORD113_bit at CAN0_WORD113.B24;
    sbit  DATA_BYTE_41_CAN0_WORD113_bit at CAN0_WORD113.B25;
    sbit  DATA_BYTE_42_CAN0_WORD113_bit at CAN0_WORD113.B26;
    sbit  DATA_BYTE_43_CAN0_WORD113_bit at CAN0_WORD113.B27;
    sbit  DATA_BYTE_44_CAN0_WORD113_bit at CAN0_WORD113.B28;
    sbit  DATA_BYTE_45_CAN0_WORD113_bit at CAN0_WORD113.B29;
    sbit  DATA_BYTE_46_CAN0_WORD113_bit at CAN0_WORD113.B30;
    sbit  DATA_BYTE_47_CAN0_WORD113_bit at CAN0_WORD113.B31;

sfr unsigned long   volatile CAN0_CS14            absolute 0x40024160;
    sbit  TIME_STAMP0_CAN0_CS14_bit at CAN0_CS14.B0;
    sbit  TIME_STAMP1_CAN0_CS14_bit at CAN0_CS14.B1;
    sbit  TIME_STAMP2_CAN0_CS14_bit at CAN0_CS14.B2;
    sbit  TIME_STAMP3_CAN0_CS14_bit at CAN0_CS14.B3;
    sbit  TIME_STAMP4_CAN0_CS14_bit at CAN0_CS14.B4;
    sbit  TIME_STAMP5_CAN0_CS14_bit at CAN0_CS14.B5;
    sbit  TIME_STAMP6_CAN0_CS14_bit at CAN0_CS14.B6;
    sbit  TIME_STAMP7_CAN0_CS14_bit at CAN0_CS14.B7;
    sbit  TIME_STAMP8_CAN0_CS14_bit at CAN0_CS14.B8;
    sbit  TIME_STAMP9_CAN0_CS14_bit at CAN0_CS14.B9;
    sbit  TIME_STAMP10_CAN0_CS14_bit at CAN0_CS14.B10;
    sbit  TIME_STAMP11_CAN0_CS14_bit at CAN0_CS14.B11;
    sbit  TIME_STAMP12_CAN0_CS14_bit at CAN0_CS14.B12;
    sbit  TIME_STAMP13_CAN0_CS14_bit at CAN0_CS14.B13;
    sbit  TIME_STAMP14_CAN0_CS14_bit at CAN0_CS14.B14;
    sbit  TIME_STAMP15_CAN0_CS14_bit at CAN0_CS14.B15;
    sbit  DLC0_CAN0_CS14_bit at CAN0_CS14.B16;
    sbit  DLC1_CAN0_CS14_bit at CAN0_CS14.B17;
    sbit  DLC2_CAN0_CS14_bit at CAN0_CS14.B18;
    sbit  DLC3_CAN0_CS14_bit at CAN0_CS14.B19;
    sbit  RTR_CAN0_CS14_bit at CAN0_CS14.B20;
    sbit  IDE_CAN0_CS14_bit at CAN0_CS14.B21;
    sbit  SRR_CAN0_CS14_bit at CAN0_CS14.B22;
    sbit  CODE0_CAN0_CS14_bit at CAN0_CS14.B24;
    sbit  CODE1_CAN0_CS14_bit at CAN0_CS14.B25;
    sbit  CODE2_CAN0_CS14_bit at CAN0_CS14.B26;
    sbit  CODE3_CAN0_CS14_bit at CAN0_CS14.B27;
    sbit  ESI_CAN0_CS14_bit at CAN0_CS14.B29;
    sbit  BRS_CAN0_CS14_bit at CAN0_CS14.B30;
    sbit  EDL_CAN0_CS14_bit at CAN0_CS14.B31;

sfr unsigned long   volatile CAN0_ID14            absolute 0x40024164;
    sbit  EXT0_CAN0_ID14_bit at CAN0_ID14.B0;
    sbit  EXT1_CAN0_ID14_bit at CAN0_ID14.B1;
    sbit  EXT2_CAN0_ID14_bit at CAN0_ID14.B2;
    sbit  EXT3_CAN0_ID14_bit at CAN0_ID14.B3;
    sbit  EXT4_CAN0_ID14_bit at CAN0_ID14.B4;
    sbit  EXT5_CAN0_ID14_bit at CAN0_ID14.B5;
    sbit  EXT6_CAN0_ID14_bit at CAN0_ID14.B6;
    sbit  EXT7_CAN0_ID14_bit at CAN0_ID14.B7;
    sbit  EXT8_CAN0_ID14_bit at CAN0_ID14.B8;
    sbit  EXT9_CAN0_ID14_bit at CAN0_ID14.B9;
    sbit  EXT10_CAN0_ID14_bit at CAN0_ID14.B10;
    sbit  EXT11_CAN0_ID14_bit at CAN0_ID14.B11;
    sbit  EXT12_CAN0_ID14_bit at CAN0_ID14.B12;
    sbit  EXT13_CAN0_ID14_bit at CAN0_ID14.B13;
    sbit  EXT14_CAN0_ID14_bit at CAN0_ID14.B14;
    sbit  EXT15_CAN0_ID14_bit at CAN0_ID14.B15;
    sbit  EXT16_CAN0_ID14_bit at CAN0_ID14.B16;
    sbit  EXT17_CAN0_ID14_bit at CAN0_ID14.B17;
    sbit  STD0_CAN0_ID14_bit at CAN0_ID14.B18;
    sbit  STD1_CAN0_ID14_bit at CAN0_ID14.B19;
    sbit  STD2_CAN0_ID14_bit at CAN0_ID14.B20;
    sbit  STD3_CAN0_ID14_bit at CAN0_ID14.B21;
    sbit  STD4_CAN0_ID14_bit at CAN0_ID14.B22;
    sbit  STD5_CAN0_ID14_bit at CAN0_ID14.B23;
    sbit  STD6_CAN0_ID14_bit at CAN0_ID14.B24;
    sbit  STD7_CAN0_ID14_bit at CAN0_ID14.B25;
    sbit  STD8_CAN0_ID14_bit at CAN0_ID14.B26;
    sbit  STD9_CAN0_ID14_bit at CAN0_ID14.B27;
    sbit  STD10_CAN0_ID14_bit at CAN0_ID14.B28;
    sbit  PRIO0_CAN0_ID14_bit at CAN0_ID14.B29;
    sbit  PRIO1_CAN0_ID14_bit at CAN0_ID14.B30;
    sbit  PRIO2_CAN0_ID14_bit at CAN0_ID14.B31;

sfr unsigned long   volatile CAN0_WORD014         absolute 0x40024168;
    sbit  DATA_BYTE_30_CAN0_WORD014_bit at CAN0_WORD014.B0;
    sbit  DATA_BYTE_31_CAN0_WORD014_bit at CAN0_WORD014.B1;
    sbit  DATA_BYTE_32_CAN0_WORD014_bit at CAN0_WORD014.B2;
    sbit  DATA_BYTE_33_CAN0_WORD014_bit at CAN0_WORD014.B3;
    sbit  DATA_BYTE_34_CAN0_WORD014_bit at CAN0_WORD014.B4;
    sbit  DATA_BYTE_35_CAN0_WORD014_bit at CAN0_WORD014.B5;
    sbit  DATA_BYTE_36_CAN0_WORD014_bit at CAN0_WORD014.B6;
    sbit  DATA_BYTE_37_CAN0_WORD014_bit at CAN0_WORD014.B7;
    sbit  DATA_BYTE_20_CAN0_WORD014_bit at CAN0_WORD014.B8;
    sbit  DATA_BYTE_21_CAN0_WORD014_bit at CAN0_WORD014.B9;
    sbit  DATA_BYTE_22_CAN0_WORD014_bit at CAN0_WORD014.B10;
    sbit  DATA_BYTE_23_CAN0_WORD014_bit at CAN0_WORD014.B11;
    sbit  DATA_BYTE_24_CAN0_WORD014_bit at CAN0_WORD014.B12;
    sbit  DATA_BYTE_25_CAN0_WORD014_bit at CAN0_WORD014.B13;
    sbit  DATA_BYTE_26_CAN0_WORD014_bit at CAN0_WORD014.B14;
    sbit  DATA_BYTE_27_CAN0_WORD014_bit at CAN0_WORD014.B15;
    sbit  DATA_BYTE_10_CAN0_WORD014_bit at CAN0_WORD014.B16;
    sbit  DATA_BYTE_11_CAN0_WORD014_bit at CAN0_WORD014.B17;
    sbit  DATA_BYTE_12_CAN0_WORD014_bit at CAN0_WORD014.B18;
    sbit  DATA_BYTE_13_CAN0_WORD014_bit at CAN0_WORD014.B19;
    sbit  DATA_BYTE_14_CAN0_WORD014_bit at CAN0_WORD014.B20;
    sbit  DATA_BYTE_15_CAN0_WORD014_bit at CAN0_WORD014.B21;
    sbit  DATA_BYTE_16_CAN0_WORD014_bit at CAN0_WORD014.B22;
    sbit  DATA_BYTE_17_CAN0_WORD014_bit at CAN0_WORD014.B23;
    sbit  DATA_BYTE_00_CAN0_WORD014_bit at CAN0_WORD014.B24;
    sbit  DATA_BYTE_01_CAN0_WORD014_bit at CAN0_WORD014.B25;
    sbit  DATA_BYTE_02_CAN0_WORD014_bit at CAN0_WORD014.B26;
    sbit  DATA_BYTE_03_CAN0_WORD014_bit at CAN0_WORD014.B27;
    sbit  DATA_BYTE_04_CAN0_WORD014_bit at CAN0_WORD014.B28;
    sbit  DATA_BYTE_05_CAN0_WORD014_bit at CAN0_WORD014.B29;
    sbit  DATA_BYTE_06_CAN0_WORD014_bit at CAN0_WORD014.B30;
    sbit  DATA_BYTE_07_CAN0_WORD014_bit at CAN0_WORD014.B31;

sfr unsigned long   volatile CAN0_WORD114         absolute 0x4002416C;
    sbit  DATA_BYTE_70_CAN0_WORD114_bit at CAN0_WORD114.B0;
    sbit  DATA_BYTE_71_CAN0_WORD114_bit at CAN0_WORD114.B1;
    sbit  DATA_BYTE_72_CAN0_WORD114_bit at CAN0_WORD114.B2;
    sbit  DATA_BYTE_73_CAN0_WORD114_bit at CAN0_WORD114.B3;
    sbit  DATA_BYTE_74_CAN0_WORD114_bit at CAN0_WORD114.B4;
    sbit  DATA_BYTE_75_CAN0_WORD114_bit at CAN0_WORD114.B5;
    sbit  DATA_BYTE_76_CAN0_WORD114_bit at CAN0_WORD114.B6;
    sbit  DATA_BYTE_77_CAN0_WORD114_bit at CAN0_WORD114.B7;
    sbit  DATA_BYTE_60_CAN0_WORD114_bit at CAN0_WORD114.B8;
    sbit  DATA_BYTE_61_CAN0_WORD114_bit at CAN0_WORD114.B9;
    sbit  DATA_BYTE_62_CAN0_WORD114_bit at CAN0_WORD114.B10;
    sbit  DATA_BYTE_63_CAN0_WORD114_bit at CAN0_WORD114.B11;
    sbit  DATA_BYTE_64_CAN0_WORD114_bit at CAN0_WORD114.B12;
    sbit  DATA_BYTE_65_CAN0_WORD114_bit at CAN0_WORD114.B13;
    sbit  DATA_BYTE_66_CAN0_WORD114_bit at CAN0_WORD114.B14;
    sbit  DATA_BYTE_67_CAN0_WORD114_bit at CAN0_WORD114.B15;
    sbit  DATA_BYTE_50_CAN0_WORD114_bit at CAN0_WORD114.B16;
    sbit  DATA_BYTE_51_CAN0_WORD114_bit at CAN0_WORD114.B17;
    sbit  DATA_BYTE_52_CAN0_WORD114_bit at CAN0_WORD114.B18;
    sbit  DATA_BYTE_53_CAN0_WORD114_bit at CAN0_WORD114.B19;
    sbit  DATA_BYTE_54_CAN0_WORD114_bit at CAN0_WORD114.B20;
    sbit  DATA_BYTE_55_CAN0_WORD114_bit at CAN0_WORD114.B21;
    sbit  DATA_BYTE_56_CAN0_WORD114_bit at CAN0_WORD114.B22;
    sbit  DATA_BYTE_57_CAN0_WORD114_bit at CAN0_WORD114.B23;
    sbit  DATA_BYTE_40_CAN0_WORD114_bit at CAN0_WORD114.B24;
    sbit  DATA_BYTE_41_CAN0_WORD114_bit at CAN0_WORD114.B25;
    sbit  DATA_BYTE_42_CAN0_WORD114_bit at CAN0_WORD114.B26;
    sbit  DATA_BYTE_43_CAN0_WORD114_bit at CAN0_WORD114.B27;
    sbit  DATA_BYTE_44_CAN0_WORD114_bit at CAN0_WORD114.B28;
    sbit  DATA_BYTE_45_CAN0_WORD114_bit at CAN0_WORD114.B29;
    sbit  DATA_BYTE_46_CAN0_WORD114_bit at CAN0_WORD114.B30;
    sbit  DATA_BYTE_47_CAN0_WORD114_bit at CAN0_WORD114.B31;

sfr unsigned long   volatile CAN0_CS15            absolute 0x40024170;
    sbit  TIME_STAMP0_CAN0_CS15_bit at CAN0_CS15.B0;
    sbit  TIME_STAMP1_CAN0_CS15_bit at CAN0_CS15.B1;
    sbit  TIME_STAMP2_CAN0_CS15_bit at CAN0_CS15.B2;
    sbit  TIME_STAMP3_CAN0_CS15_bit at CAN0_CS15.B3;
    sbit  TIME_STAMP4_CAN0_CS15_bit at CAN0_CS15.B4;
    sbit  TIME_STAMP5_CAN0_CS15_bit at CAN0_CS15.B5;
    sbit  TIME_STAMP6_CAN0_CS15_bit at CAN0_CS15.B6;
    sbit  TIME_STAMP7_CAN0_CS15_bit at CAN0_CS15.B7;
    sbit  TIME_STAMP8_CAN0_CS15_bit at CAN0_CS15.B8;
    sbit  TIME_STAMP9_CAN0_CS15_bit at CAN0_CS15.B9;
    sbit  TIME_STAMP10_CAN0_CS15_bit at CAN0_CS15.B10;
    sbit  TIME_STAMP11_CAN0_CS15_bit at CAN0_CS15.B11;
    sbit  TIME_STAMP12_CAN0_CS15_bit at CAN0_CS15.B12;
    sbit  TIME_STAMP13_CAN0_CS15_bit at CAN0_CS15.B13;
    sbit  TIME_STAMP14_CAN0_CS15_bit at CAN0_CS15.B14;
    sbit  TIME_STAMP15_CAN0_CS15_bit at CAN0_CS15.B15;
    sbit  DLC0_CAN0_CS15_bit at CAN0_CS15.B16;
    sbit  DLC1_CAN0_CS15_bit at CAN0_CS15.B17;
    sbit  DLC2_CAN0_CS15_bit at CAN0_CS15.B18;
    sbit  DLC3_CAN0_CS15_bit at CAN0_CS15.B19;
    sbit  RTR_CAN0_CS15_bit at CAN0_CS15.B20;
    sbit  IDE_CAN0_CS15_bit at CAN0_CS15.B21;
    sbit  SRR_CAN0_CS15_bit at CAN0_CS15.B22;
    sbit  CODE0_CAN0_CS15_bit at CAN0_CS15.B24;
    sbit  CODE1_CAN0_CS15_bit at CAN0_CS15.B25;
    sbit  CODE2_CAN0_CS15_bit at CAN0_CS15.B26;
    sbit  CODE3_CAN0_CS15_bit at CAN0_CS15.B27;
    sbit  ESI_CAN0_CS15_bit at CAN0_CS15.B29;
    sbit  BRS_CAN0_CS15_bit at CAN0_CS15.B30;
    sbit  EDL_CAN0_CS15_bit at CAN0_CS15.B31;

sfr unsigned long   volatile CAN0_ID15            absolute 0x40024174;
    sbit  EXT0_CAN0_ID15_bit at CAN0_ID15.B0;
    sbit  EXT1_CAN0_ID15_bit at CAN0_ID15.B1;
    sbit  EXT2_CAN0_ID15_bit at CAN0_ID15.B2;
    sbit  EXT3_CAN0_ID15_bit at CAN0_ID15.B3;
    sbit  EXT4_CAN0_ID15_bit at CAN0_ID15.B4;
    sbit  EXT5_CAN0_ID15_bit at CAN0_ID15.B5;
    sbit  EXT6_CAN0_ID15_bit at CAN0_ID15.B6;
    sbit  EXT7_CAN0_ID15_bit at CAN0_ID15.B7;
    sbit  EXT8_CAN0_ID15_bit at CAN0_ID15.B8;
    sbit  EXT9_CAN0_ID15_bit at CAN0_ID15.B9;
    sbit  EXT10_CAN0_ID15_bit at CAN0_ID15.B10;
    sbit  EXT11_CAN0_ID15_bit at CAN0_ID15.B11;
    sbit  EXT12_CAN0_ID15_bit at CAN0_ID15.B12;
    sbit  EXT13_CAN0_ID15_bit at CAN0_ID15.B13;
    sbit  EXT14_CAN0_ID15_bit at CAN0_ID15.B14;
    sbit  EXT15_CAN0_ID15_bit at CAN0_ID15.B15;
    sbit  EXT16_CAN0_ID15_bit at CAN0_ID15.B16;
    sbit  EXT17_CAN0_ID15_bit at CAN0_ID15.B17;
    sbit  STD0_CAN0_ID15_bit at CAN0_ID15.B18;
    sbit  STD1_CAN0_ID15_bit at CAN0_ID15.B19;
    sbit  STD2_CAN0_ID15_bit at CAN0_ID15.B20;
    sbit  STD3_CAN0_ID15_bit at CAN0_ID15.B21;
    sbit  STD4_CAN0_ID15_bit at CAN0_ID15.B22;
    sbit  STD5_CAN0_ID15_bit at CAN0_ID15.B23;
    sbit  STD6_CAN0_ID15_bit at CAN0_ID15.B24;
    sbit  STD7_CAN0_ID15_bit at CAN0_ID15.B25;
    sbit  STD8_CAN0_ID15_bit at CAN0_ID15.B26;
    sbit  STD9_CAN0_ID15_bit at CAN0_ID15.B27;
    sbit  STD10_CAN0_ID15_bit at CAN0_ID15.B28;
    sbit  PRIO0_CAN0_ID15_bit at CAN0_ID15.B29;
    sbit  PRIO1_CAN0_ID15_bit at CAN0_ID15.B30;
    sbit  PRIO2_CAN0_ID15_bit at CAN0_ID15.B31;

sfr unsigned long   volatile CAN0_WORD015         absolute 0x40024178;
    sbit  DATA_BYTE_30_CAN0_WORD015_bit at CAN0_WORD015.B0;
    sbit  DATA_BYTE_31_CAN0_WORD015_bit at CAN0_WORD015.B1;
    sbit  DATA_BYTE_32_CAN0_WORD015_bit at CAN0_WORD015.B2;
    sbit  DATA_BYTE_33_CAN0_WORD015_bit at CAN0_WORD015.B3;
    sbit  DATA_BYTE_34_CAN0_WORD015_bit at CAN0_WORD015.B4;
    sbit  DATA_BYTE_35_CAN0_WORD015_bit at CAN0_WORD015.B5;
    sbit  DATA_BYTE_36_CAN0_WORD015_bit at CAN0_WORD015.B6;
    sbit  DATA_BYTE_37_CAN0_WORD015_bit at CAN0_WORD015.B7;
    sbit  DATA_BYTE_20_CAN0_WORD015_bit at CAN0_WORD015.B8;
    sbit  DATA_BYTE_21_CAN0_WORD015_bit at CAN0_WORD015.B9;
    sbit  DATA_BYTE_22_CAN0_WORD015_bit at CAN0_WORD015.B10;
    sbit  DATA_BYTE_23_CAN0_WORD015_bit at CAN0_WORD015.B11;
    sbit  DATA_BYTE_24_CAN0_WORD015_bit at CAN0_WORD015.B12;
    sbit  DATA_BYTE_25_CAN0_WORD015_bit at CAN0_WORD015.B13;
    sbit  DATA_BYTE_26_CAN0_WORD015_bit at CAN0_WORD015.B14;
    sbit  DATA_BYTE_27_CAN0_WORD015_bit at CAN0_WORD015.B15;
    sbit  DATA_BYTE_10_CAN0_WORD015_bit at CAN0_WORD015.B16;
    sbit  DATA_BYTE_11_CAN0_WORD015_bit at CAN0_WORD015.B17;
    sbit  DATA_BYTE_12_CAN0_WORD015_bit at CAN0_WORD015.B18;
    sbit  DATA_BYTE_13_CAN0_WORD015_bit at CAN0_WORD015.B19;
    sbit  DATA_BYTE_14_CAN0_WORD015_bit at CAN0_WORD015.B20;
    sbit  DATA_BYTE_15_CAN0_WORD015_bit at CAN0_WORD015.B21;
    sbit  DATA_BYTE_16_CAN0_WORD015_bit at CAN0_WORD015.B22;
    sbit  DATA_BYTE_17_CAN0_WORD015_bit at CAN0_WORD015.B23;
    sbit  DATA_BYTE_00_CAN0_WORD015_bit at CAN0_WORD015.B24;
    sbit  DATA_BYTE_01_CAN0_WORD015_bit at CAN0_WORD015.B25;
    sbit  DATA_BYTE_02_CAN0_WORD015_bit at CAN0_WORD015.B26;
    sbit  DATA_BYTE_03_CAN0_WORD015_bit at CAN0_WORD015.B27;
    sbit  DATA_BYTE_04_CAN0_WORD015_bit at CAN0_WORD015.B28;
    sbit  DATA_BYTE_05_CAN0_WORD015_bit at CAN0_WORD015.B29;
    sbit  DATA_BYTE_06_CAN0_WORD015_bit at CAN0_WORD015.B30;
    sbit  DATA_BYTE_07_CAN0_WORD015_bit at CAN0_WORD015.B31;

sfr unsigned long   volatile CAN0_WORD115         absolute 0x4002417C;
    sbit  DATA_BYTE_70_CAN0_WORD115_bit at CAN0_WORD115.B0;
    sbit  DATA_BYTE_71_CAN0_WORD115_bit at CAN0_WORD115.B1;
    sbit  DATA_BYTE_72_CAN0_WORD115_bit at CAN0_WORD115.B2;
    sbit  DATA_BYTE_73_CAN0_WORD115_bit at CAN0_WORD115.B3;
    sbit  DATA_BYTE_74_CAN0_WORD115_bit at CAN0_WORD115.B4;
    sbit  DATA_BYTE_75_CAN0_WORD115_bit at CAN0_WORD115.B5;
    sbit  DATA_BYTE_76_CAN0_WORD115_bit at CAN0_WORD115.B6;
    sbit  DATA_BYTE_77_CAN0_WORD115_bit at CAN0_WORD115.B7;
    sbit  DATA_BYTE_60_CAN0_WORD115_bit at CAN0_WORD115.B8;
    sbit  DATA_BYTE_61_CAN0_WORD115_bit at CAN0_WORD115.B9;
    sbit  DATA_BYTE_62_CAN0_WORD115_bit at CAN0_WORD115.B10;
    sbit  DATA_BYTE_63_CAN0_WORD115_bit at CAN0_WORD115.B11;
    sbit  DATA_BYTE_64_CAN0_WORD115_bit at CAN0_WORD115.B12;
    sbit  DATA_BYTE_65_CAN0_WORD115_bit at CAN0_WORD115.B13;
    sbit  DATA_BYTE_66_CAN0_WORD115_bit at CAN0_WORD115.B14;
    sbit  DATA_BYTE_67_CAN0_WORD115_bit at CAN0_WORD115.B15;
    sbit  DATA_BYTE_50_CAN0_WORD115_bit at CAN0_WORD115.B16;
    sbit  DATA_BYTE_51_CAN0_WORD115_bit at CAN0_WORD115.B17;
    sbit  DATA_BYTE_52_CAN0_WORD115_bit at CAN0_WORD115.B18;
    sbit  DATA_BYTE_53_CAN0_WORD115_bit at CAN0_WORD115.B19;
    sbit  DATA_BYTE_54_CAN0_WORD115_bit at CAN0_WORD115.B20;
    sbit  DATA_BYTE_55_CAN0_WORD115_bit at CAN0_WORD115.B21;
    sbit  DATA_BYTE_56_CAN0_WORD115_bit at CAN0_WORD115.B22;
    sbit  DATA_BYTE_57_CAN0_WORD115_bit at CAN0_WORD115.B23;
    sbit  DATA_BYTE_40_CAN0_WORD115_bit at CAN0_WORD115.B24;
    sbit  DATA_BYTE_41_CAN0_WORD115_bit at CAN0_WORD115.B25;
    sbit  DATA_BYTE_42_CAN0_WORD115_bit at CAN0_WORD115.B26;
    sbit  DATA_BYTE_43_CAN0_WORD115_bit at CAN0_WORD115.B27;
    sbit  DATA_BYTE_44_CAN0_WORD115_bit at CAN0_WORD115.B28;
    sbit  DATA_BYTE_45_CAN0_WORD115_bit at CAN0_WORD115.B29;
    sbit  DATA_BYTE_46_CAN0_WORD115_bit at CAN0_WORD115.B30;
    sbit  DATA_BYTE_47_CAN0_WORD115_bit at CAN0_WORD115.B31;

sfr unsigned long   volatile CAN0_RXIMR0          absolute 0x40024880;
    const register unsigned short int MI0 = 0;
    sbit  MI0_bit at CAN0_RXIMR0.B0;
    const register unsigned short int MI1 = 1;
    sbit  MI1_bit at CAN0_RXIMR0.B1;
    const register unsigned short int MI2 = 2;
    sbit  MI2_bit at CAN0_RXIMR0.B2;
    const register unsigned short int MI3 = 3;
    sbit  MI3_bit at CAN0_RXIMR0.B3;
    const register unsigned short int MI4 = 4;
    sbit  MI4_bit at CAN0_RXIMR0.B4;
    const register unsigned short int MI5 = 5;
    sbit  MI5_bit at CAN0_RXIMR0.B5;
    const register unsigned short int MI6 = 6;
    sbit  MI6_bit at CAN0_RXIMR0.B6;
    const register unsigned short int MI7 = 7;
    sbit  MI7_bit at CAN0_RXIMR0.B7;
    const register unsigned short int MI8 = 8;
    sbit  MI8_bit at CAN0_RXIMR0.B8;
    const register unsigned short int MI9 = 9;
    sbit  MI9_bit at CAN0_RXIMR0.B9;
    const register unsigned short int MI10 = 10;
    sbit  MI10_bit at CAN0_RXIMR0.B10;
    const register unsigned short int MI11 = 11;
    sbit  MI11_bit at CAN0_RXIMR0.B11;
    const register unsigned short int MI12 = 12;
    sbit  MI12_bit at CAN0_RXIMR0.B12;
    const register unsigned short int MI13 = 13;
    sbit  MI13_bit at CAN0_RXIMR0.B13;
    const register unsigned short int MI14 = 14;
    sbit  MI14_bit at CAN0_RXIMR0.B14;
    const register unsigned short int MI15 = 15;
    sbit  MI15_bit at CAN0_RXIMR0.B15;
    const register unsigned short int MI16 = 16;
    sbit  MI16_bit at CAN0_RXIMR0.B16;
    const register unsigned short int MI17 = 17;
    sbit  MI17_bit at CAN0_RXIMR0.B17;
    const register unsigned short int MI18 = 18;
    sbit  MI18_bit at CAN0_RXIMR0.B18;
    const register unsigned short int MI19 = 19;
    sbit  MI19_bit at CAN0_RXIMR0.B19;
    const register unsigned short int MI20 = 20;
    sbit  MI20_bit at CAN0_RXIMR0.B20;
    const register unsigned short int MI21 = 21;
    sbit  MI21_bit at CAN0_RXIMR0.B21;
    const register unsigned short int MI22 = 22;
    sbit  MI22_bit at CAN0_RXIMR0.B22;
    const register unsigned short int MI23 = 23;
    sbit  MI23_bit at CAN0_RXIMR0.B23;
    const register unsigned short int MI24 = 24;
    sbit  MI24_bit at CAN0_RXIMR0.B24;
    const register unsigned short int MI25 = 25;
    sbit  MI25_bit at CAN0_RXIMR0.B25;
    const register unsigned short int MI26 = 26;
    sbit  MI26_bit at CAN0_RXIMR0.B26;
    const register unsigned short int MI27 = 27;
    sbit  MI27_bit at CAN0_RXIMR0.B27;
    const register unsigned short int MI28 = 28;
    sbit  MI28_bit at CAN0_RXIMR0.B28;
    const register unsigned short int MI29 = 29;
    sbit  MI29_bit at CAN0_RXIMR0.B29;
    const register unsigned short int MI30 = 30;
    sbit  MI30_bit at CAN0_RXIMR0.B30;
    const register unsigned short int MI31 = 31;
    sbit  MI31_bit at CAN0_RXIMR0.B31;

sfr unsigned long   volatile CAN0_RXIMR1          absolute 0x40024884;
    sbit  MI0_CAN0_RXIMR1_bit at CAN0_RXIMR1.B0;
    sbit  MI1_CAN0_RXIMR1_bit at CAN0_RXIMR1.B1;
    sbit  MI2_CAN0_RXIMR1_bit at CAN0_RXIMR1.B2;
    sbit  MI3_CAN0_RXIMR1_bit at CAN0_RXIMR1.B3;
    sbit  MI4_CAN0_RXIMR1_bit at CAN0_RXIMR1.B4;
    sbit  MI5_CAN0_RXIMR1_bit at CAN0_RXIMR1.B5;
    sbit  MI6_CAN0_RXIMR1_bit at CAN0_RXIMR1.B6;
    sbit  MI7_CAN0_RXIMR1_bit at CAN0_RXIMR1.B7;
    sbit  MI8_CAN0_RXIMR1_bit at CAN0_RXIMR1.B8;
    sbit  MI9_CAN0_RXIMR1_bit at CAN0_RXIMR1.B9;
    sbit  MI10_CAN0_RXIMR1_bit at CAN0_RXIMR1.B10;
    sbit  MI11_CAN0_RXIMR1_bit at CAN0_RXIMR1.B11;
    sbit  MI12_CAN0_RXIMR1_bit at CAN0_RXIMR1.B12;
    sbit  MI13_CAN0_RXIMR1_bit at CAN0_RXIMR1.B13;
    sbit  MI14_CAN0_RXIMR1_bit at CAN0_RXIMR1.B14;
    sbit  MI15_CAN0_RXIMR1_bit at CAN0_RXIMR1.B15;
    sbit  MI16_CAN0_RXIMR1_bit at CAN0_RXIMR1.B16;
    sbit  MI17_CAN0_RXIMR1_bit at CAN0_RXIMR1.B17;
    sbit  MI18_CAN0_RXIMR1_bit at CAN0_RXIMR1.B18;
    sbit  MI19_CAN0_RXIMR1_bit at CAN0_RXIMR1.B19;
    sbit  MI20_CAN0_RXIMR1_bit at CAN0_RXIMR1.B20;
    sbit  MI21_CAN0_RXIMR1_bit at CAN0_RXIMR1.B21;
    sbit  MI22_CAN0_RXIMR1_bit at CAN0_RXIMR1.B22;
    sbit  MI23_CAN0_RXIMR1_bit at CAN0_RXIMR1.B23;
    sbit  MI24_CAN0_RXIMR1_bit at CAN0_RXIMR1.B24;
    sbit  MI25_CAN0_RXIMR1_bit at CAN0_RXIMR1.B25;
    sbit  MI26_CAN0_RXIMR1_bit at CAN0_RXIMR1.B26;
    sbit  MI27_CAN0_RXIMR1_bit at CAN0_RXIMR1.B27;
    sbit  MI28_CAN0_RXIMR1_bit at CAN0_RXIMR1.B28;
    sbit  MI29_CAN0_RXIMR1_bit at CAN0_RXIMR1.B29;
    sbit  MI30_CAN0_RXIMR1_bit at CAN0_RXIMR1.B30;
    sbit  MI31_CAN0_RXIMR1_bit at CAN0_RXIMR1.B31;

sfr unsigned long   volatile CAN0_RXIMR2          absolute 0x40024888;
    sbit  MI0_CAN0_RXIMR2_bit at CAN0_RXIMR2.B0;
    sbit  MI1_CAN0_RXIMR2_bit at CAN0_RXIMR2.B1;
    sbit  MI2_CAN0_RXIMR2_bit at CAN0_RXIMR2.B2;
    sbit  MI3_CAN0_RXIMR2_bit at CAN0_RXIMR2.B3;
    sbit  MI4_CAN0_RXIMR2_bit at CAN0_RXIMR2.B4;
    sbit  MI5_CAN0_RXIMR2_bit at CAN0_RXIMR2.B5;
    sbit  MI6_CAN0_RXIMR2_bit at CAN0_RXIMR2.B6;
    sbit  MI7_CAN0_RXIMR2_bit at CAN0_RXIMR2.B7;
    sbit  MI8_CAN0_RXIMR2_bit at CAN0_RXIMR2.B8;
    sbit  MI9_CAN0_RXIMR2_bit at CAN0_RXIMR2.B9;
    sbit  MI10_CAN0_RXIMR2_bit at CAN0_RXIMR2.B10;
    sbit  MI11_CAN0_RXIMR2_bit at CAN0_RXIMR2.B11;
    sbit  MI12_CAN0_RXIMR2_bit at CAN0_RXIMR2.B12;
    sbit  MI13_CAN0_RXIMR2_bit at CAN0_RXIMR2.B13;
    sbit  MI14_CAN0_RXIMR2_bit at CAN0_RXIMR2.B14;
    sbit  MI15_CAN0_RXIMR2_bit at CAN0_RXIMR2.B15;
    sbit  MI16_CAN0_RXIMR2_bit at CAN0_RXIMR2.B16;
    sbit  MI17_CAN0_RXIMR2_bit at CAN0_RXIMR2.B17;
    sbit  MI18_CAN0_RXIMR2_bit at CAN0_RXIMR2.B18;
    sbit  MI19_CAN0_RXIMR2_bit at CAN0_RXIMR2.B19;
    sbit  MI20_CAN0_RXIMR2_bit at CAN0_RXIMR2.B20;
    sbit  MI21_CAN0_RXIMR2_bit at CAN0_RXIMR2.B21;
    sbit  MI22_CAN0_RXIMR2_bit at CAN0_RXIMR2.B22;
    sbit  MI23_CAN0_RXIMR2_bit at CAN0_RXIMR2.B23;
    sbit  MI24_CAN0_RXIMR2_bit at CAN0_RXIMR2.B24;
    sbit  MI25_CAN0_RXIMR2_bit at CAN0_RXIMR2.B25;
    sbit  MI26_CAN0_RXIMR2_bit at CAN0_RXIMR2.B26;
    sbit  MI27_CAN0_RXIMR2_bit at CAN0_RXIMR2.B27;
    sbit  MI28_CAN0_RXIMR2_bit at CAN0_RXIMR2.B28;
    sbit  MI29_CAN0_RXIMR2_bit at CAN0_RXIMR2.B29;
    sbit  MI30_CAN0_RXIMR2_bit at CAN0_RXIMR2.B30;
    sbit  MI31_CAN0_RXIMR2_bit at CAN0_RXIMR2.B31;

sfr unsigned long   volatile CAN0_RXIMR3          absolute 0x4002488C;
    sbit  MI0_CAN0_RXIMR3_bit at CAN0_RXIMR3.B0;
    sbit  MI1_CAN0_RXIMR3_bit at CAN0_RXIMR3.B1;
    sbit  MI2_CAN0_RXIMR3_bit at CAN0_RXIMR3.B2;
    sbit  MI3_CAN0_RXIMR3_bit at CAN0_RXIMR3.B3;
    sbit  MI4_CAN0_RXIMR3_bit at CAN0_RXIMR3.B4;
    sbit  MI5_CAN0_RXIMR3_bit at CAN0_RXIMR3.B5;
    sbit  MI6_CAN0_RXIMR3_bit at CAN0_RXIMR3.B6;
    sbit  MI7_CAN0_RXIMR3_bit at CAN0_RXIMR3.B7;
    sbit  MI8_CAN0_RXIMR3_bit at CAN0_RXIMR3.B8;
    sbit  MI9_CAN0_RXIMR3_bit at CAN0_RXIMR3.B9;
    sbit  MI10_CAN0_RXIMR3_bit at CAN0_RXIMR3.B10;
    sbit  MI11_CAN0_RXIMR3_bit at CAN0_RXIMR3.B11;
    sbit  MI12_CAN0_RXIMR3_bit at CAN0_RXIMR3.B12;
    sbit  MI13_CAN0_RXIMR3_bit at CAN0_RXIMR3.B13;
    sbit  MI14_CAN0_RXIMR3_bit at CAN0_RXIMR3.B14;
    sbit  MI15_CAN0_RXIMR3_bit at CAN0_RXIMR3.B15;
    sbit  MI16_CAN0_RXIMR3_bit at CAN0_RXIMR3.B16;
    sbit  MI17_CAN0_RXIMR3_bit at CAN0_RXIMR3.B17;
    sbit  MI18_CAN0_RXIMR3_bit at CAN0_RXIMR3.B18;
    sbit  MI19_CAN0_RXIMR3_bit at CAN0_RXIMR3.B19;
    sbit  MI20_CAN0_RXIMR3_bit at CAN0_RXIMR3.B20;
    sbit  MI21_CAN0_RXIMR3_bit at CAN0_RXIMR3.B21;
    sbit  MI22_CAN0_RXIMR3_bit at CAN0_RXIMR3.B22;
    sbit  MI23_CAN0_RXIMR3_bit at CAN0_RXIMR3.B23;
    sbit  MI24_CAN0_RXIMR3_bit at CAN0_RXIMR3.B24;
    sbit  MI25_CAN0_RXIMR3_bit at CAN0_RXIMR3.B25;
    sbit  MI26_CAN0_RXIMR3_bit at CAN0_RXIMR3.B26;
    sbit  MI27_CAN0_RXIMR3_bit at CAN0_RXIMR3.B27;
    sbit  MI28_CAN0_RXIMR3_bit at CAN0_RXIMR3.B28;
    sbit  MI29_CAN0_RXIMR3_bit at CAN0_RXIMR3.B29;
    sbit  MI30_CAN0_RXIMR3_bit at CAN0_RXIMR3.B30;
    sbit  MI31_CAN0_RXIMR3_bit at CAN0_RXIMR3.B31;

sfr unsigned long   volatile CAN0_RXIMR4          absolute 0x40024890;
    sbit  MI0_CAN0_RXIMR4_bit at CAN0_RXIMR4.B0;
    sbit  MI1_CAN0_RXIMR4_bit at CAN0_RXIMR4.B1;
    sbit  MI2_CAN0_RXIMR4_bit at CAN0_RXIMR4.B2;
    sbit  MI3_CAN0_RXIMR4_bit at CAN0_RXIMR4.B3;
    sbit  MI4_CAN0_RXIMR4_bit at CAN0_RXIMR4.B4;
    sbit  MI5_CAN0_RXIMR4_bit at CAN0_RXIMR4.B5;
    sbit  MI6_CAN0_RXIMR4_bit at CAN0_RXIMR4.B6;
    sbit  MI7_CAN0_RXIMR4_bit at CAN0_RXIMR4.B7;
    sbit  MI8_CAN0_RXIMR4_bit at CAN0_RXIMR4.B8;
    sbit  MI9_CAN0_RXIMR4_bit at CAN0_RXIMR4.B9;
    sbit  MI10_CAN0_RXIMR4_bit at CAN0_RXIMR4.B10;
    sbit  MI11_CAN0_RXIMR4_bit at CAN0_RXIMR4.B11;
    sbit  MI12_CAN0_RXIMR4_bit at CAN0_RXIMR4.B12;
    sbit  MI13_CAN0_RXIMR4_bit at CAN0_RXIMR4.B13;
    sbit  MI14_CAN0_RXIMR4_bit at CAN0_RXIMR4.B14;
    sbit  MI15_CAN0_RXIMR4_bit at CAN0_RXIMR4.B15;
    sbit  MI16_CAN0_RXIMR4_bit at CAN0_RXIMR4.B16;
    sbit  MI17_CAN0_RXIMR4_bit at CAN0_RXIMR4.B17;
    sbit  MI18_CAN0_RXIMR4_bit at CAN0_RXIMR4.B18;
    sbit  MI19_CAN0_RXIMR4_bit at CAN0_RXIMR4.B19;
    sbit  MI20_CAN0_RXIMR4_bit at CAN0_RXIMR4.B20;
    sbit  MI21_CAN0_RXIMR4_bit at CAN0_RXIMR4.B21;
    sbit  MI22_CAN0_RXIMR4_bit at CAN0_RXIMR4.B22;
    sbit  MI23_CAN0_RXIMR4_bit at CAN0_RXIMR4.B23;
    sbit  MI24_CAN0_RXIMR4_bit at CAN0_RXIMR4.B24;
    sbit  MI25_CAN0_RXIMR4_bit at CAN0_RXIMR4.B25;
    sbit  MI26_CAN0_RXIMR4_bit at CAN0_RXIMR4.B26;
    sbit  MI27_CAN0_RXIMR4_bit at CAN0_RXIMR4.B27;
    sbit  MI28_CAN0_RXIMR4_bit at CAN0_RXIMR4.B28;
    sbit  MI29_CAN0_RXIMR4_bit at CAN0_RXIMR4.B29;
    sbit  MI30_CAN0_RXIMR4_bit at CAN0_RXIMR4.B30;
    sbit  MI31_CAN0_RXIMR4_bit at CAN0_RXIMR4.B31;

sfr unsigned long   volatile CAN0_RXIMR5          absolute 0x40024894;
    sbit  MI0_CAN0_RXIMR5_bit at CAN0_RXIMR5.B0;
    sbit  MI1_CAN0_RXIMR5_bit at CAN0_RXIMR5.B1;
    sbit  MI2_CAN0_RXIMR5_bit at CAN0_RXIMR5.B2;
    sbit  MI3_CAN0_RXIMR5_bit at CAN0_RXIMR5.B3;
    sbit  MI4_CAN0_RXIMR5_bit at CAN0_RXIMR5.B4;
    sbit  MI5_CAN0_RXIMR5_bit at CAN0_RXIMR5.B5;
    sbit  MI6_CAN0_RXIMR5_bit at CAN0_RXIMR5.B6;
    sbit  MI7_CAN0_RXIMR5_bit at CAN0_RXIMR5.B7;
    sbit  MI8_CAN0_RXIMR5_bit at CAN0_RXIMR5.B8;
    sbit  MI9_CAN0_RXIMR5_bit at CAN0_RXIMR5.B9;
    sbit  MI10_CAN0_RXIMR5_bit at CAN0_RXIMR5.B10;
    sbit  MI11_CAN0_RXIMR5_bit at CAN0_RXIMR5.B11;
    sbit  MI12_CAN0_RXIMR5_bit at CAN0_RXIMR5.B12;
    sbit  MI13_CAN0_RXIMR5_bit at CAN0_RXIMR5.B13;
    sbit  MI14_CAN0_RXIMR5_bit at CAN0_RXIMR5.B14;
    sbit  MI15_CAN0_RXIMR5_bit at CAN0_RXIMR5.B15;
    sbit  MI16_CAN0_RXIMR5_bit at CAN0_RXIMR5.B16;
    sbit  MI17_CAN0_RXIMR5_bit at CAN0_RXIMR5.B17;
    sbit  MI18_CAN0_RXIMR5_bit at CAN0_RXIMR5.B18;
    sbit  MI19_CAN0_RXIMR5_bit at CAN0_RXIMR5.B19;
    sbit  MI20_CAN0_RXIMR5_bit at CAN0_RXIMR5.B20;
    sbit  MI21_CAN0_RXIMR5_bit at CAN0_RXIMR5.B21;
    sbit  MI22_CAN0_RXIMR5_bit at CAN0_RXIMR5.B22;
    sbit  MI23_CAN0_RXIMR5_bit at CAN0_RXIMR5.B23;
    sbit  MI24_CAN0_RXIMR5_bit at CAN0_RXIMR5.B24;
    sbit  MI25_CAN0_RXIMR5_bit at CAN0_RXIMR5.B25;
    sbit  MI26_CAN0_RXIMR5_bit at CAN0_RXIMR5.B26;
    sbit  MI27_CAN0_RXIMR5_bit at CAN0_RXIMR5.B27;
    sbit  MI28_CAN0_RXIMR5_bit at CAN0_RXIMR5.B28;
    sbit  MI29_CAN0_RXIMR5_bit at CAN0_RXIMR5.B29;
    sbit  MI30_CAN0_RXIMR5_bit at CAN0_RXIMR5.B30;
    sbit  MI31_CAN0_RXIMR5_bit at CAN0_RXIMR5.B31;

sfr unsigned long   volatile CAN0_RXIMR6          absolute 0x40024898;
    sbit  MI0_CAN0_RXIMR6_bit at CAN0_RXIMR6.B0;
    sbit  MI1_CAN0_RXIMR6_bit at CAN0_RXIMR6.B1;
    sbit  MI2_CAN0_RXIMR6_bit at CAN0_RXIMR6.B2;
    sbit  MI3_CAN0_RXIMR6_bit at CAN0_RXIMR6.B3;
    sbit  MI4_CAN0_RXIMR6_bit at CAN0_RXIMR6.B4;
    sbit  MI5_CAN0_RXIMR6_bit at CAN0_RXIMR6.B5;
    sbit  MI6_CAN0_RXIMR6_bit at CAN0_RXIMR6.B6;
    sbit  MI7_CAN0_RXIMR6_bit at CAN0_RXIMR6.B7;
    sbit  MI8_CAN0_RXIMR6_bit at CAN0_RXIMR6.B8;
    sbit  MI9_CAN0_RXIMR6_bit at CAN0_RXIMR6.B9;
    sbit  MI10_CAN0_RXIMR6_bit at CAN0_RXIMR6.B10;
    sbit  MI11_CAN0_RXIMR6_bit at CAN0_RXIMR6.B11;
    sbit  MI12_CAN0_RXIMR6_bit at CAN0_RXIMR6.B12;
    sbit  MI13_CAN0_RXIMR6_bit at CAN0_RXIMR6.B13;
    sbit  MI14_CAN0_RXIMR6_bit at CAN0_RXIMR6.B14;
    sbit  MI15_CAN0_RXIMR6_bit at CAN0_RXIMR6.B15;
    sbit  MI16_CAN0_RXIMR6_bit at CAN0_RXIMR6.B16;
    sbit  MI17_CAN0_RXIMR6_bit at CAN0_RXIMR6.B17;
    sbit  MI18_CAN0_RXIMR6_bit at CAN0_RXIMR6.B18;
    sbit  MI19_CAN0_RXIMR6_bit at CAN0_RXIMR6.B19;
    sbit  MI20_CAN0_RXIMR6_bit at CAN0_RXIMR6.B20;
    sbit  MI21_CAN0_RXIMR6_bit at CAN0_RXIMR6.B21;
    sbit  MI22_CAN0_RXIMR6_bit at CAN0_RXIMR6.B22;
    sbit  MI23_CAN0_RXIMR6_bit at CAN0_RXIMR6.B23;
    sbit  MI24_CAN0_RXIMR6_bit at CAN0_RXIMR6.B24;
    sbit  MI25_CAN0_RXIMR6_bit at CAN0_RXIMR6.B25;
    sbit  MI26_CAN0_RXIMR6_bit at CAN0_RXIMR6.B26;
    sbit  MI27_CAN0_RXIMR6_bit at CAN0_RXIMR6.B27;
    sbit  MI28_CAN0_RXIMR6_bit at CAN0_RXIMR6.B28;
    sbit  MI29_CAN0_RXIMR6_bit at CAN0_RXIMR6.B29;
    sbit  MI30_CAN0_RXIMR6_bit at CAN0_RXIMR6.B30;
    sbit  MI31_CAN0_RXIMR6_bit at CAN0_RXIMR6.B31;

sfr unsigned long   volatile CAN0_RXIMR7          absolute 0x4002489C;
    sbit  MI0_CAN0_RXIMR7_bit at CAN0_RXIMR7.B0;
    sbit  MI1_CAN0_RXIMR7_bit at CAN0_RXIMR7.B1;
    sbit  MI2_CAN0_RXIMR7_bit at CAN0_RXIMR7.B2;
    sbit  MI3_CAN0_RXIMR7_bit at CAN0_RXIMR7.B3;
    sbit  MI4_CAN0_RXIMR7_bit at CAN0_RXIMR7.B4;
    sbit  MI5_CAN0_RXIMR7_bit at CAN0_RXIMR7.B5;
    sbit  MI6_CAN0_RXIMR7_bit at CAN0_RXIMR7.B6;
    sbit  MI7_CAN0_RXIMR7_bit at CAN0_RXIMR7.B7;
    sbit  MI8_CAN0_RXIMR7_bit at CAN0_RXIMR7.B8;
    sbit  MI9_CAN0_RXIMR7_bit at CAN0_RXIMR7.B9;
    sbit  MI10_CAN0_RXIMR7_bit at CAN0_RXIMR7.B10;
    sbit  MI11_CAN0_RXIMR7_bit at CAN0_RXIMR7.B11;
    sbit  MI12_CAN0_RXIMR7_bit at CAN0_RXIMR7.B12;
    sbit  MI13_CAN0_RXIMR7_bit at CAN0_RXIMR7.B13;
    sbit  MI14_CAN0_RXIMR7_bit at CAN0_RXIMR7.B14;
    sbit  MI15_CAN0_RXIMR7_bit at CAN0_RXIMR7.B15;
    sbit  MI16_CAN0_RXIMR7_bit at CAN0_RXIMR7.B16;
    sbit  MI17_CAN0_RXIMR7_bit at CAN0_RXIMR7.B17;
    sbit  MI18_CAN0_RXIMR7_bit at CAN0_RXIMR7.B18;
    sbit  MI19_CAN0_RXIMR7_bit at CAN0_RXIMR7.B19;
    sbit  MI20_CAN0_RXIMR7_bit at CAN0_RXIMR7.B20;
    sbit  MI21_CAN0_RXIMR7_bit at CAN0_RXIMR7.B21;
    sbit  MI22_CAN0_RXIMR7_bit at CAN0_RXIMR7.B22;
    sbit  MI23_CAN0_RXIMR7_bit at CAN0_RXIMR7.B23;
    sbit  MI24_CAN0_RXIMR7_bit at CAN0_RXIMR7.B24;
    sbit  MI25_CAN0_RXIMR7_bit at CAN0_RXIMR7.B25;
    sbit  MI26_CAN0_RXIMR7_bit at CAN0_RXIMR7.B26;
    sbit  MI27_CAN0_RXIMR7_bit at CAN0_RXIMR7.B27;
    sbit  MI28_CAN0_RXIMR7_bit at CAN0_RXIMR7.B28;
    sbit  MI29_CAN0_RXIMR7_bit at CAN0_RXIMR7.B29;
    sbit  MI30_CAN0_RXIMR7_bit at CAN0_RXIMR7.B30;
    sbit  MI31_CAN0_RXIMR7_bit at CAN0_RXIMR7.B31;

sfr unsigned long   volatile CAN0_RXIMR8          absolute 0x400248A0;
    sbit  MI0_CAN0_RXIMR8_bit at CAN0_RXIMR8.B0;
    sbit  MI1_CAN0_RXIMR8_bit at CAN0_RXIMR8.B1;
    sbit  MI2_CAN0_RXIMR8_bit at CAN0_RXIMR8.B2;
    sbit  MI3_CAN0_RXIMR8_bit at CAN0_RXIMR8.B3;
    sbit  MI4_CAN0_RXIMR8_bit at CAN0_RXIMR8.B4;
    sbit  MI5_CAN0_RXIMR8_bit at CAN0_RXIMR8.B5;
    sbit  MI6_CAN0_RXIMR8_bit at CAN0_RXIMR8.B6;
    sbit  MI7_CAN0_RXIMR8_bit at CAN0_RXIMR8.B7;
    sbit  MI8_CAN0_RXIMR8_bit at CAN0_RXIMR8.B8;
    sbit  MI9_CAN0_RXIMR8_bit at CAN0_RXIMR8.B9;
    sbit  MI10_CAN0_RXIMR8_bit at CAN0_RXIMR8.B10;
    sbit  MI11_CAN0_RXIMR8_bit at CAN0_RXIMR8.B11;
    sbit  MI12_CAN0_RXIMR8_bit at CAN0_RXIMR8.B12;
    sbit  MI13_CAN0_RXIMR8_bit at CAN0_RXIMR8.B13;
    sbit  MI14_CAN0_RXIMR8_bit at CAN0_RXIMR8.B14;
    sbit  MI15_CAN0_RXIMR8_bit at CAN0_RXIMR8.B15;
    sbit  MI16_CAN0_RXIMR8_bit at CAN0_RXIMR8.B16;
    sbit  MI17_CAN0_RXIMR8_bit at CAN0_RXIMR8.B17;
    sbit  MI18_CAN0_RXIMR8_bit at CAN0_RXIMR8.B18;
    sbit  MI19_CAN0_RXIMR8_bit at CAN0_RXIMR8.B19;
    sbit  MI20_CAN0_RXIMR8_bit at CAN0_RXIMR8.B20;
    sbit  MI21_CAN0_RXIMR8_bit at CAN0_RXIMR8.B21;
    sbit  MI22_CAN0_RXIMR8_bit at CAN0_RXIMR8.B22;
    sbit  MI23_CAN0_RXIMR8_bit at CAN0_RXIMR8.B23;
    sbit  MI24_CAN0_RXIMR8_bit at CAN0_RXIMR8.B24;
    sbit  MI25_CAN0_RXIMR8_bit at CAN0_RXIMR8.B25;
    sbit  MI26_CAN0_RXIMR8_bit at CAN0_RXIMR8.B26;
    sbit  MI27_CAN0_RXIMR8_bit at CAN0_RXIMR8.B27;
    sbit  MI28_CAN0_RXIMR8_bit at CAN0_RXIMR8.B28;
    sbit  MI29_CAN0_RXIMR8_bit at CAN0_RXIMR8.B29;
    sbit  MI30_CAN0_RXIMR8_bit at CAN0_RXIMR8.B30;
    sbit  MI31_CAN0_RXIMR8_bit at CAN0_RXIMR8.B31;

sfr unsigned long   volatile CAN0_RXIMR9          absolute 0x400248A4;
    sbit  MI0_CAN0_RXIMR9_bit at CAN0_RXIMR9.B0;
    sbit  MI1_CAN0_RXIMR9_bit at CAN0_RXIMR9.B1;
    sbit  MI2_CAN0_RXIMR9_bit at CAN0_RXIMR9.B2;
    sbit  MI3_CAN0_RXIMR9_bit at CAN0_RXIMR9.B3;
    sbit  MI4_CAN0_RXIMR9_bit at CAN0_RXIMR9.B4;
    sbit  MI5_CAN0_RXIMR9_bit at CAN0_RXIMR9.B5;
    sbit  MI6_CAN0_RXIMR9_bit at CAN0_RXIMR9.B6;
    sbit  MI7_CAN0_RXIMR9_bit at CAN0_RXIMR9.B7;
    sbit  MI8_CAN0_RXIMR9_bit at CAN0_RXIMR9.B8;
    sbit  MI9_CAN0_RXIMR9_bit at CAN0_RXIMR9.B9;
    sbit  MI10_CAN0_RXIMR9_bit at CAN0_RXIMR9.B10;
    sbit  MI11_CAN0_RXIMR9_bit at CAN0_RXIMR9.B11;
    sbit  MI12_CAN0_RXIMR9_bit at CAN0_RXIMR9.B12;
    sbit  MI13_CAN0_RXIMR9_bit at CAN0_RXIMR9.B13;
    sbit  MI14_CAN0_RXIMR9_bit at CAN0_RXIMR9.B14;
    sbit  MI15_CAN0_RXIMR9_bit at CAN0_RXIMR9.B15;
    sbit  MI16_CAN0_RXIMR9_bit at CAN0_RXIMR9.B16;
    sbit  MI17_CAN0_RXIMR9_bit at CAN0_RXIMR9.B17;
    sbit  MI18_CAN0_RXIMR9_bit at CAN0_RXIMR9.B18;
    sbit  MI19_CAN0_RXIMR9_bit at CAN0_RXIMR9.B19;
    sbit  MI20_CAN0_RXIMR9_bit at CAN0_RXIMR9.B20;
    sbit  MI21_CAN0_RXIMR9_bit at CAN0_RXIMR9.B21;
    sbit  MI22_CAN0_RXIMR9_bit at CAN0_RXIMR9.B22;
    sbit  MI23_CAN0_RXIMR9_bit at CAN0_RXIMR9.B23;
    sbit  MI24_CAN0_RXIMR9_bit at CAN0_RXIMR9.B24;
    sbit  MI25_CAN0_RXIMR9_bit at CAN0_RXIMR9.B25;
    sbit  MI26_CAN0_RXIMR9_bit at CAN0_RXIMR9.B26;
    sbit  MI27_CAN0_RXIMR9_bit at CAN0_RXIMR9.B27;
    sbit  MI28_CAN0_RXIMR9_bit at CAN0_RXIMR9.B28;
    sbit  MI29_CAN0_RXIMR9_bit at CAN0_RXIMR9.B29;
    sbit  MI30_CAN0_RXIMR9_bit at CAN0_RXIMR9.B30;
    sbit  MI31_CAN0_RXIMR9_bit at CAN0_RXIMR9.B31;

sfr unsigned long   volatile CAN0_RXIMR10         absolute 0x400248A8;
    sbit  MI0_CAN0_RXIMR10_bit at CAN0_RXIMR10.B0;
    sbit  MI1_CAN0_RXIMR10_bit at CAN0_RXIMR10.B1;
    sbit  MI2_CAN0_RXIMR10_bit at CAN0_RXIMR10.B2;
    sbit  MI3_CAN0_RXIMR10_bit at CAN0_RXIMR10.B3;
    sbit  MI4_CAN0_RXIMR10_bit at CAN0_RXIMR10.B4;
    sbit  MI5_CAN0_RXIMR10_bit at CAN0_RXIMR10.B5;
    sbit  MI6_CAN0_RXIMR10_bit at CAN0_RXIMR10.B6;
    sbit  MI7_CAN0_RXIMR10_bit at CAN0_RXIMR10.B7;
    sbit  MI8_CAN0_RXIMR10_bit at CAN0_RXIMR10.B8;
    sbit  MI9_CAN0_RXIMR10_bit at CAN0_RXIMR10.B9;
    sbit  MI10_CAN0_RXIMR10_bit at CAN0_RXIMR10.B10;
    sbit  MI11_CAN0_RXIMR10_bit at CAN0_RXIMR10.B11;
    sbit  MI12_CAN0_RXIMR10_bit at CAN0_RXIMR10.B12;
    sbit  MI13_CAN0_RXIMR10_bit at CAN0_RXIMR10.B13;
    sbit  MI14_CAN0_RXIMR10_bit at CAN0_RXIMR10.B14;
    sbit  MI15_CAN0_RXIMR10_bit at CAN0_RXIMR10.B15;
    sbit  MI16_CAN0_RXIMR10_bit at CAN0_RXIMR10.B16;
    sbit  MI17_CAN0_RXIMR10_bit at CAN0_RXIMR10.B17;
    sbit  MI18_CAN0_RXIMR10_bit at CAN0_RXIMR10.B18;
    sbit  MI19_CAN0_RXIMR10_bit at CAN0_RXIMR10.B19;
    sbit  MI20_CAN0_RXIMR10_bit at CAN0_RXIMR10.B20;
    sbit  MI21_CAN0_RXIMR10_bit at CAN0_RXIMR10.B21;
    sbit  MI22_CAN0_RXIMR10_bit at CAN0_RXIMR10.B22;
    sbit  MI23_CAN0_RXIMR10_bit at CAN0_RXIMR10.B23;
    sbit  MI24_CAN0_RXIMR10_bit at CAN0_RXIMR10.B24;
    sbit  MI25_CAN0_RXIMR10_bit at CAN0_RXIMR10.B25;
    sbit  MI26_CAN0_RXIMR10_bit at CAN0_RXIMR10.B26;
    sbit  MI27_CAN0_RXIMR10_bit at CAN0_RXIMR10.B27;
    sbit  MI28_CAN0_RXIMR10_bit at CAN0_RXIMR10.B28;
    sbit  MI29_CAN0_RXIMR10_bit at CAN0_RXIMR10.B29;
    sbit  MI30_CAN0_RXIMR10_bit at CAN0_RXIMR10.B30;
    sbit  MI31_CAN0_RXIMR10_bit at CAN0_RXIMR10.B31;

sfr unsigned long   volatile CAN0_RXIMR11         absolute 0x400248AC;
    sbit  MI0_CAN0_RXIMR11_bit at CAN0_RXIMR11.B0;
    sbit  MI1_CAN0_RXIMR11_bit at CAN0_RXIMR11.B1;
    sbit  MI2_CAN0_RXIMR11_bit at CAN0_RXIMR11.B2;
    sbit  MI3_CAN0_RXIMR11_bit at CAN0_RXIMR11.B3;
    sbit  MI4_CAN0_RXIMR11_bit at CAN0_RXIMR11.B4;
    sbit  MI5_CAN0_RXIMR11_bit at CAN0_RXIMR11.B5;
    sbit  MI6_CAN0_RXIMR11_bit at CAN0_RXIMR11.B6;
    sbit  MI7_CAN0_RXIMR11_bit at CAN0_RXIMR11.B7;
    sbit  MI8_CAN0_RXIMR11_bit at CAN0_RXIMR11.B8;
    sbit  MI9_CAN0_RXIMR11_bit at CAN0_RXIMR11.B9;
    sbit  MI10_CAN0_RXIMR11_bit at CAN0_RXIMR11.B10;
    sbit  MI11_CAN0_RXIMR11_bit at CAN0_RXIMR11.B11;
    sbit  MI12_CAN0_RXIMR11_bit at CAN0_RXIMR11.B12;
    sbit  MI13_CAN0_RXIMR11_bit at CAN0_RXIMR11.B13;
    sbit  MI14_CAN0_RXIMR11_bit at CAN0_RXIMR11.B14;
    sbit  MI15_CAN0_RXIMR11_bit at CAN0_RXIMR11.B15;
    sbit  MI16_CAN0_RXIMR11_bit at CAN0_RXIMR11.B16;
    sbit  MI17_CAN0_RXIMR11_bit at CAN0_RXIMR11.B17;
    sbit  MI18_CAN0_RXIMR11_bit at CAN0_RXIMR11.B18;
    sbit  MI19_CAN0_RXIMR11_bit at CAN0_RXIMR11.B19;
    sbit  MI20_CAN0_RXIMR11_bit at CAN0_RXIMR11.B20;
    sbit  MI21_CAN0_RXIMR11_bit at CAN0_RXIMR11.B21;
    sbit  MI22_CAN0_RXIMR11_bit at CAN0_RXIMR11.B22;
    sbit  MI23_CAN0_RXIMR11_bit at CAN0_RXIMR11.B23;
    sbit  MI24_CAN0_RXIMR11_bit at CAN0_RXIMR11.B24;
    sbit  MI25_CAN0_RXIMR11_bit at CAN0_RXIMR11.B25;
    sbit  MI26_CAN0_RXIMR11_bit at CAN0_RXIMR11.B26;
    sbit  MI27_CAN0_RXIMR11_bit at CAN0_RXIMR11.B27;
    sbit  MI28_CAN0_RXIMR11_bit at CAN0_RXIMR11.B28;
    sbit  MI29_CAN0_RXIMR11_bit at CAN0_RXIMR11.B29;
    sbit  MI30_CAN0_RXIMR11_bit at CAN0_RXIMR11.B30;
    sbit  MI31_CAN0_RXIMR11_bit at CAN0_RXIMR11.B31;

sfr unsigned long   volatile CAN0_RXIMR12         absolute 0x400248B0;
    sbit  MI0_CAN0_RXIMR12_bit at CAN0_RXIMR12.B0;
    sbit  MI1_CAN0_RXIMR12_bit at CAN0_RXIMR12.B1;
    sbit  MI2_CAN0_RXIMR12_bit at CAN0_RXIMR12.B2;
    sbit  MI3_CAN0_RXIMR12_bit at CAN0_RXIMR12.B3;
    sbit  MI4_CAN0_RXIMR12_bit at CAN0_RXIMR12.B4;
    sbit  MI5_CAN0_RXIMR12_bit at CAN0_RXIMR12.B5;
    sbit  MI6_CAN0_RXIMR12_bit at CAN0_RXIMR12.B6;
    sbit  MI7_CAN0_RXIMR12_bit at CAN0_RXIMR12.B7;
    sbit  MI8_CAN0_RXIMR12_bit at CAN0_RXIMR12.B8;
    sbit  MI9_CAN0_RXIMR12_bit at CAN0_RXIMR12.B9;
    sbit  MI10_CAN0_RXIMR12_bit at CAN0_RXIMR12.B10;
    sbit  MI11_CAN0_RXIMR12_bit at CAN0_RXIMR12.B11;
    sbit  MI12_CAN0_RXIMR12_bit at CAN0_RXIMR12.B12;
    sbit  MI13_CAN0_RXIMR12_bit at CAN0_RXIMR12.B13;
    sbit  MI14_CAN0_RXIMR12_bit at CAN0_RXIMR12.B14;
    sbit  MI15_CAN0_RXIMR12_bit at CAN0_RXIMR12.B15;
    sbit  MI16_CAN0_RXIMR12_bit at CAN0_RXIMR12.B16;
    sbit  MI17_CAN0_RXIMR12_bit at CAN0_RXIMR12.B17;
    sbit  MI18_CAN0_RXIMR12_bit at CAN0_RXIMR12.B18;
    sbit  MI19_CAN0_RXIMR12_bit at CAN0_RXIMR12.B19;
    sbit  MI20_CAN0_RXIMR12_bit at CAN0_RXIMR12.B20;
    sbit  MI21_CAN0_RXIMR12_bit at CAN0_RXIMR12.B21;
    sbit  MI22_CAN0_RXIMR12_bit at CAN0_RXIMR12.B22;
    sbit  MI23_CAN0_RXIMR12_bit at CAN0_RXIMR12.B23;
    sbit  MI24_CAN0_RXIMR12_bit at CAN0_RXIMR12.B24;
    sbit  MI25_CAN0_RXIMR12_bit at CAN0_RXIMR12.B25;
    sbit  MI26_CAN0_RXIMR12_bit at CAN0_RXIMR12.B26;
    sbit  MI27_CAN0_RXIMR12_bit at CAN0_RXIMR12.B27;
    sbit  MI28_CAN0_RXIMR12_bit at CAN0_RXIMR12.B28;
    sbit  MI29_CAN0_RXIMR12_bit at CAN0_RXIMR12.B29;
    sbit  MI30_CAN0_RXIMR12_bit at CAN0_RXIMR12.B30;
    sbit  MI31_CAN0_RXIMR12_bit at CAN0_RXIMR12.B31;

sfr unsigned long   volatile CAN0_RXIMR13         absolute 0x400248B4;
    sbit  MI0_CAN0_RXIMR13_bit at CAN0_RXIMR13.B0;
    sbit  MI1_CAN0_RXIMR13_bit at CAN0_RXIMR13.B1;
    sbit  MI2_CAN0_RXIMR13_bit at CAN0_RXIMR13.B2;
    sbit  MI3_CAN0_RXIMR13_bit at CAN0_RXIMR13.B3;
    sbit  MI4_CAN0_RXIMR13_bit at CAN0_RXIMR13.B4;
    sbit  MI5_CAN0_RXIMR13_bit at CAN0_RXIMR13.B5;
    sbit  MI6_CAN0_RXIMR13_bit at CAN0_RXIMR13.B6;
    sbit  MI7_CAN0_RXIMR13_bit at CAN0_RXIMR13.B7;
    sbit  MI8_CAN0_RXIMR13_bit at CAN0_RXIMR13.B8;
    sbit  MI9_CAN0_RXIMR13_bit at CAN0_RXIMR13.B9;
    sbit  MI10_CAN0_RXIMR13_bit at CAN0_RXIMR13.B10;
    sbit  MI11_CAN0_RXIMR13_bit at CAN0_RXIMR13.B11;
    sbit  MI12_CAN0_RXIMR13_bit at CAN0_RXIMR13.B12;
    sbit  MI13_CAN0_RXIMR13_bit at CAN0_RXIMR13.B13;
    sbit  MI14_CAN0_RXIMR13_bit at CAN0_RXIMR13.B14;
    sbit  MI15_CAN0_RXIMR13_bit at CAN0_RXIMR13.B15;
    sbit  MI16_CAN0_RXIMR13_bit at CAN0_RXIMR13.B16;
    sbit  MI17_CAN0_RXIMR13_bit at CAN0_RXIMR13.B17;
    sbit  MI18_CAN0_RXIMR13_bit at CAN0_RXIMR13.B18;
    sbit  MI19_CAN0_RXIMR13_bit at CAN0_RXIMR13.B19;
    sbit  MI20_CAN0_RXIMR13_bit at CAN0_RXIMR13.B20;
    sbit  MI21_CAN0_RXIMR13_bit at CAN0_RXIMR13.B21;
    sbit  MI22_CAN0_RXIMR13_bit at CAN0_RXIMR13.B22;
    sbit  MI23_CAN0_RXIMR13_bit at CAN0_RXIMR13.B23;
    sbit  MI24_CAN0_RXIMR13_bit at CAN0_RXIMR13.B24;
    sbit  MI25_CAN0_RXIMR13_bit at CAN0_RXIMR13.B25;
    sbit  MI26_CAN0_RXIMR13_bit at CAN0_RXIMR13.B26;
    sbit  MI27_CAN0_RXIMR13_bit at CAN0_RXIMR13.B27;
    sbit  MI28_CAN0_RXIMR13_bit at CAN0_RXIMR13.B28;
    sbit  MI29_CAN0_RXIMR13_bit at CAN0_RXIMR13.B29;
    sbit  MI30_CAN0_RXIMR13_bit at CAN0_RXIMR13.B30;
    sbit  MI31_CAN0_RXIMR13_bit at CAN0_RXIMR13.B31;

sfr unsigned long   volatile CAN0_RXIMR14         absolute 0x400248B8;
    sbit  MI0_CAN0_RXIMR14_bit at CAN0_RXIMR14.B0;
    sbit  MI1_CAN0_RXIMR14_bit at CAN0_RXIMR14.B1;
    sbit  MI2_CAN0_RXIMR14_bit at CAN0_RXIMR14.B2;
    sbit  MI3_CAN0_RXIMR14_bit at CAN0_RXIMR14.B3;
    sbit  MI4_CAN0_RXIMR14_bit at CAN0_RXIMR14.B4;
    sbit  MI5_CAN0_RXIMR14_bit at CAN0_RXIMR14.B5;
    sbit  MI6_CAN0_RXIMR14_bit at CAN0_RXIMR14.B6;
    sbit  MI7_CAN0_RXIMR14_bit at CAN0_RXIMR14.B7;
    sbit  MI8_CAN0_RXIMR14_bit at CAN0_RXIMR14.B8;
    sbit  MI9_CAN0_RXIMR14_bit at CAN0_RXIMR14.B9;
    sbit  MI10_CAN0_RXIMR14_bit at CAN0_RXIMR14.B10;
    sbit  MI11_CAN0_RXIMR14_bit at CAN0_RXIMR14.B11;
    sbit  MI12_CAN0_RXIMR14_bit at CAN0_RXIMR14.B12;
    sbit  MI13_CAN0_RXIMR14_bit at CAN0_RXIMR14.B13;
    sbit  MI14_CAN0_RXIMR14_bit at CAN0_RXIMR14.B14;
    sbit  MI15_CAN0_RXIMR14_bit at CAN0_RXIMR14.B15;
    sbit  MI16_CAN0_RXIMR14_bit at CAN0_RXIMR14.B16;
    sbit  MI17_CAN0_RXIMR14_bit at CAN0_RXIMR14.B17;
    sbit  MI18_CAN0_RXIMR14_bit at CAN0_RXIMR14.B18;
    sbit  MI19_CAN0_RXIMR14_bit at CAN0_RXIMR14.B19;
    sbit  MI20_CAN0_RXIMR14_bit at CAN0_RXIMR14.B20;
    sbit  MI21_CAN0_RXIMR14_bit at CAN0_RXIMR14.B21;
    sbit  MI22_CAN0_RXIMR14_bit at CAN0_RXIMR14.B22;
    sbit  MI23_CAN0_RXIMR14_bit at CAN0_RXIMR14.B23;
    sbit  MI24_CAN0_RXIMR14_bit at CAN0_RXIMR14.B24;
    sbit  MI25_CAN0_RXIMR14_bit at CAN0_RXIMR14.B25;
    sbit  MI26_CAN0_RXIMR14_bit at CAN0_RXIMR14.B26;
    sbit  MI27_CAN0_RXIMR14_bit at CAN0_RXIMR14.B27;
    sbit  MI28_CAN0_RXIMR14_bit at CAN0_RXIMR14.B28;
    sbit  MI29_CAN0_RXIMR14_bit at CAN0_RXIMR14.B29;
    sbit  MI30_CAN0_RXIMR14_bit at CAN0_RXIMR14.B30;
    sbit  MI31_CAN0_RXIMR14_bit at CAN0_RXIMR14.B31;

sfr unsigned long   volatile CAN0_RXIMR15         absolute 0x400248BC;
    sbit  MI0_CAN0_RXIMR15_bit at CAN0_RXIMR15.B0;
    sbit  MI1_CAN0_RXIMR15_bit at CAN0_RXIMR15.B1;
    sbit  MI2_CAN0_RXIMR15_bit at CAN0_RXIMR15.B2;
    sbit  MI3_CAN0_RXIMR15_bit at CAN0_RXIMR15.B3;
    sbit  MI4_CAN0_RXIMR15_bit at CAN0_RXIMR15.B4;
    sbit  MI5_CAN0_RXIMR15_bit at CAN0_RXIMR15.B5;
    sbit  MI6_CAN0_RXIMR15_bit at CAN0_RXIMR15.B6;
    sbit  MI7_CAN0_RXIMR15_bit at CAN0_RXIMR15.B7;
    sbit  MI8_CAN0_RXIMR15_bit at CAN0_RXIMR15.B8;
    sbit  MI9_CAN0_RXIMR15_bit at CAN0_RXIMR15.B9;
    sbit  MI10_CAN0_RXIMR15_bit at CAN0_RXIMR15.B10;
    sbit  MI11_CAN0_RXIMR15_bit at CAN0_RXIMR15.B11;
    sbit  MI12_CAN0_RXIMR15_bit at CAN0_RXIMR15.B12;
    sbit  MI13_CAN0_RXIMR15_bit at CAN0_RXIMR15.B13;
    sbit  MI14_CAN0_RXIMR15_bit at CAN0_RXIMR15.B14;
    sbit  MI15_CAN0_RXIMR15_bit at CAN0_RXIMR15.B15;
    sbit  MI16_CAN0_RXIMR15_bit at CAN0_RXIMR15.B16;
    sbit  MI17_CAN0_RXIMR15_bit at CAN0_RXIMR15.B17;
    sbit  MI18_CAN0_RXIMR15_bit at CAN0_RXIMR15.B18;
    sbit  MI19_CAN0_RXIMR15_bit at CAN0_RXIMR15.B19;
    sbit  MI20_CAN0_RXIMR15_bit at CAN0_RXIMR15.B20;
    sbit  MI21_CAN0_RXIMR15_bit at CAN0_RXIMR15.B21;
    sbit  MI22_CAN0_RXIMR15_bit at CAN0_RXIMR15.B22;
    sbit  MI23_CAN0_RXIMR15_bit at CAN0_RXIMR15.B23;
    sbit  MI24_CAN0_RXIMR15_bit at CAN0_RXIMR15.B24;
    sbit  MI25_CAN0_RXIMR15_bit at CAN0_RXIMR15.B25;
    sbit  MI26_CAN0_RXIMR15_bit at CAN0_RXIMR15.B26;
    sbit  MI27_CAN0_RXIMR15_bit at CAN0_RXIMR15.B27;
    sbit  MI28_CAN0_RXIMR15_bit at CAN0_RXIMR15.B28;
    sbit  MI29_CAN0_RXIMR15_bit at CAN0_RXIMR15.B29;
    sbit  MI30_CAN0_RXIMR15_bit at CAN0_RXIMR15.B30;
    sbit  MI31_CAN0_RXIMR15_bit at CAN0_RXIMR15.B31;

sfr unsigned long   volatile CAN1_MCR             absolute 0x40025000;
    sbit  MAXMB0_CAN1_MCR_bit at CAN1_MCR.B0;
    sbit  MAXMB1_CAN1_MCR_bit at CAN1_MCR.B1;
    sbit  MAXMB2_CAN1_MCR_bit at CAN1_MCR.B2;
    sbit  MAXMB3_CAN1_MCR_bit at CAN1_MCR.B3;
    sbit  MAXMB4_CAN1_MCR_bit at CAN1_MCR.B4;
    sbit  MAXMB5_CAN1_MCR_bit at CAN1_MCR.B5;
    sbit  MAXMB6_CAN1_MCR_bit at CAN1_MCR.B6;
    sbit  IDAM0_CAN1_MCR_bit at CAN1_MCR.B8;
    sbit  IDAM1_CAN1_MCR_bit at CAN1_MCR.B9;
    sbit  AEN_CAN1_MCR_bit at CAN1_MCR.B12;
    sbit  LPRIOEN_CAN1_MCR_bit at CAN1_MCR.B13;
    sbit  DMA_CAN1_MCR_bit at CAN1_MCR.B15;
    sbit  IRMQ_CAN1_MCR_bit at CAN1_MCR.B16;
    sbit  SRXDIS_CAN1_MCR_bit at CAN1_MCR.B17;
    sbit  DOZE_CAN1_MCR_bit at CAN1_MCR.B18;
    sbit  WAKSRC_CAN1_MCR_bit at CAN1_MCR.B19;
    sbit  LPMACK_CAN1_MCR_bit at CAN1_MCR.B20;
    sbit  WRNEN_CAN1_MCR_bit at CAN1_MCR.B21;
    sbit  SLFWAK_CAN1_MCR_bit at CAN1_MCR.B22;
    sbit  SUPV_CAN1_MCR_bit at CAN1_MCR.B23;
    sbit  FRZACK_CAN1_MCR_bit at CAN1_MCR.B24;
    sbit  SOFTRST_CAN1_MCR_bit at CAN1_MCR.B25;
    sbit  WAKMSK_CAN1_MCR_bit at CAN1_MCR.B26;
    sbit  NOTRDY_CAN1_MCR_bit at CAN1_MCR.B27;
    sbit  HALT_CAN1_MCR_bit at CAN1_MCR.B28;
    sbit  RFEN_CAN1_MCR_bit at CAN1_MCR.B29;
    sbit  FRZ_CAN1_MCR_bit at CAN1_MCR.B30;
    sbit  MDIS_CAN1_MCR_bit at CAN1_MCR.B31;

sfr unsigned long   volatile CAN1_CTRL1           absolute 0x40025004;
    sbit  PROPSEG0_CAN1_CTRL1_bit at CAN1_CTRL1.B0;
    sbit  PROPSEG1_CAN1_CTRL1_bit at CAN1_CTRL1.B1;
    sbit  PROPSEG2_CAN1_CTRL1_bit at CAN1_CTRL1.B2;
    sbit  LOM_CAN1_CTRL1_bit at CAN1_CTRL1.B3;
    sbit  LBUF_CAN1_CTRL1_bit at CAN1_CTRL1.B4;
    sbit  TSYN_CAN1_CTRL1_bit at CAN1_CTRL1.B5;
    sbit  BOFFREC_CAN1_CTRL1_bit at CAN1_CTRL1.B6;
    sbit  SMP_CAN1_CTRL1_bit at CAN1_CTRL1.B7;
    sbit  RWRNMSK_CAN1_CTRL1_bit at CAN1_CTRL1.B10;
    sbit  TWRNMSK_CAN1_CTRL1_bit at CAN1_CTRL1.B11;
    sbit  LPB_CAN1_CTRL1_bit at CAN1_CTRL1.B12;
    sbit  CLKSRC_CAN1_CTRL1_bit at CAN1_CTRL1.B13;
    sbit  ERRMSK_CAN1_CTRL1_bit at CAN1_CTRL1.B14;
    sbit  BOFFMSK_CAN1_CTRL1_bit at CAN1_CTRL1.B15;
    sbit  PSEG20_CAN1_CTRL1_bit at CAN1_CTRL1.B16;
    sbit  PSEG21_CAN1_CTRL1_bit at CAN1_CTRL1.B17;
    sbit  PSEG22_CAN1_CTRL1_bit at CAN1_CTRL1.B18;
    sbit  PSEG10_CAN1_CTRL1_bit at CAN1_CTRL1.B19;
    sbit  PSEG11_CAN1_CTRL1_bit at CAN1_CTRL1.B20;
    sbit  PSEG12_CAN1_CTRL1_bit at CAN1_CTRL1.B21;
    sbit  RJW0_CAN1_CTRL1_bit at CAN1_CTRL1.B22;
    sbit  RJW1_CAN1_CTRL1_bit at CAN1_CTRL1.B23;
    sbit  PRESDIV0_CAN1_CTRL1_bit at CAN1_CTRL1.B24;
    sbit  PRESDIV1_CAN1_CTRL1_bit at CAN1_CTRL1.B25;
    sbit  PRESDIV2_CAN1_CTRL1_bit at CAN1_CTRL1.B26;
    sbit  PRESDIV3_CAN1_CTRL1_bit at CAN1_CTRL1.B27;
    sbit  PRESDIV4_CAN1_CTRL1_bit at CAN1_CTRL1.B28;
    sbit  PRESDIV5_CAN1_CTRL1_bit at CAN1_CTRL1.B29;
    sbit  PRESDIV6_CAN1_CTRL1_bit at CAN1_CTRL1.B30;
    sbit  PRESDIV7_CAN1_CTRL1_bit at CAN1_CTRL1.B31;

sfr unsigned long   volatile CAN1_TIMER           absolute 0x40025008;
    sbit  TIMER0_CAN1_TIMER_bit at CAN1_TIMER.B0;
    sbit  TIMER1_CAN1_TIMER_bit at CAN1_TIMER.B1;
    sbit  TIMER2_CAN1_TIMER_bit at CAN1_TIMER.B2;
    sbit  TIMER3_CAN1_TIMER_bit at CAN1_TIMER.B3;
    sbit  TIMER4_CAN1_TIMER_bit at CAN1_TIMER.B4;
    sbit  TIMER5_CAN1_TIMER_bit at CAN1_TIMER.B5;
    sbit  TIMER6_CAN1_TIMER_bit at CAN1_TIMER.B6;
    sbit  TIMER7_CAN1_TIMER_bit at CAN1_TIMER.B7;
    sbit  TIMER8_CAN1_TIMER_bit at CAN1_TIMER.B8;
    sbit  TIMER9_CAN1_TIMER_bit at CAN1_TIMER.B9;
    sbit  TIMER10_CAN1_TIMER_bit at CAN1_TIMER.B10;
    sbit  TIMER11_CAN1_TIMER_bit at CAN1_TIMER.B11;
    sbit  TIMER12_CAN1_TIMER_bit at CAN1_TIMER.B12;
    sbit  TIMER13_CAN1_TIMER_bit at CAN1_TIMER.B13;
    sbit  TIMER14_CAN1_TIMER_bit at CAN1_TIMER.B14;
    sbit  TIMER15_CAN1_TIMER_bit at CAN1_TIMER.B15;

sfr unsigned long   volatile CAN1_RXMGMASK        absolute 0x40025010;
    sbit  MG0_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B0;
    sbit  MG1_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B1;
    sbit  MG2_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B2;
    sbit  MG3_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B3;
    sbit  MG4_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B4;
    sbit  MG5_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B5;
    sbit  MG6_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B6;
    sbit  MG7_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B7;
    sbit  MG8_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B8;
    sbit  MG9_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B9;
    sbit  MG10_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B10;
    sbit  MG11_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B11;
    sbit  MG12_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B12;
    sbit  MG13_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B13;
    sbit  MG14_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B14;
    sbit  MG15_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B15;
    sbit  MG16_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B16;
    sbit  MG17_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B17;
    sbit  MG18_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B18;
    sbit  MG19_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B19;
    sbit  MG20_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B20;
    sbit  MG21_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B21;
    sbit  MG22_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B22;
    sbit  MG23_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B23;
    sbit  MG24_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B24;
    sbit  MG25_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B25;
    sbit  MG26_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B26;
    sbit  MG27_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B27;
    sbit  MG28_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B28;
    sbit  MG29_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B29;
    sbit  MG30_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B30;
    sbit  MG31_CAN1_RXMGMASK_bit at CAN1_RXMGMASK.B31;

sfr unsigned long   volatile CAN1_RX14MASK        absolute 0x40025014;
    sbit  RX14M0_CAN1_RX14MASK_bit at CAN1_RX14MASK.B0;
    sbit  RX14M1_CAN1_RX14MASK_bit at CAN1_RX14MASK.B1;
    sbit  RX14M2_CAN1_RX14MASK_bit at CAN1_RX14MASK.B2;
    sbit  RX14M3_CAN1_RX14MASK_bit at CAN1_RX14MASK.B3;
    sbit  RX14M4_CAN1_RX14MASK_bit at CAN1_RX14MASK.B4;
    sbit  RX14M5_CAN1_RX14MASK_bit at CAN1_RX14MASK.B5;
    sbit  RX14M6_CAN1_RX14MASK_bit at CAN1_RX14MASK.B6;
    sbit  RX14M7_CAN1_RX14MASK_bit at CAN1_RX14MASK.B7;
    sbit  RX14M8_CAN1_RX14MASK_bit at CAN1_RX14MASK.B8;
    sbit  RX14M9_CAN1_RX14MASK_bit at CAN1_RX14MASK.B9;
    sbit  RX14M10_CAN1_RX14MASK_bit at CAN1_RX14MASK.B10;
    sbit  RX14M11_CAN1_RX14MASK_bit at CAN1_RX14MASK.B11;
    sbit  RX14M12_CAN1_RX14MASK_bit at CAN1_RX14MASK.B12;
    sbit  RX14M13_CAN1_RX14MASK_bit at CAN1_RX14MASK.B13;
    sbit  RX14M14_CAN1_RX14MASK_bit at CAN1_RX14MASK.B14;
    sbit  RX14M15_CAN1_RX14MASK_bit at CAN1_RX14MASK.B15;
    sbit  RX14M16_CAN1_RX14MASK_bit at CAN1_RX14MASK.B16;
    sbit  RX14M17_CAN1_RX14MASK_bit at CAN1_RX14MASK.B17;
    sbit  RX14M18_CAN1_RX14MASK_bit at CAN1_RX14MASK.B18;
    sbit  RX14M19_CAN1_RX14MASK_bit at CAN1_RX14MASK.B19;
    sbit  RX14M20_CAN1_RX14MASK_bit at CAN1_RX14MASK.B20;
    sbit  RX14M21_CAN1_RX14MASK_bit at CAN1_RX14MASK.B21;
    sbit  RX14M22_CAN1_RX14MASK_bit at CAN1_RX14MASK.B22;
    sbit  RX14M23_CAN1_RX14MASK_bit at CAN1_RX14MASK.B23;
    sbit  RX14M24_CAN1_RX14MASK_bit at CAN1_RX14MASK.B24;
    sbit  RX14M25_CAN1_RX14MASK_bit at CAN1_RX14MASK.B25;
    sbit  RX14M26_CAN1_RX14MASK_bit at CAN1_RX14MASK.B26;
    sbit  RX14M27_CAN1_RX14MASK_bit at CAN1_RX14MASK.B27;
    sbit  RX14M28_CAN1_RX14MASK_bit at CAN1_RX14MASK.B28;
    sbit  RX14M29_CAN1_RX14MASK_bit at CAN1_RX14MASK.B29;
    sbit  RX14M30_CAN1_RX14MASK_bit at CAN1_RX14MASK.B30;
    sbit  RX14M31_CAN1_RX14MASK_bit at CAN1_RX14MASK.B31;

sfr unsigned long   volatile CAN1_RX15MASK        absolute 0x40025018;
    sbit  RX15M0_CAN1_RX15MASK_bit at CAN1_RX15MASK.B0;
    sbit  RX15M1_CAN1_RX15MASK_bit at CAN1_RX15MASK.B1;
    sbit  RX15M2_CAN1_RX15MASK_bit at CAN1_RX15MASK.B2;
    sbit  RX15M3_CAN1_RX15MASK_bit at CAN1_RX15MASK.B3;
    sbit  RX15M4_CAN1_RX15MASK_bit at CAN1_RX15MASK.B4;
    sbit  RX15M5_CAN1_RX15MASK_bit at CAN1_RX15MASK.B5;
    sbit  RX15M6_CAN1_RX15MASK_bit at CAN1_RX15MASK.B6;
    sbit  RX15M7_CAN1_RX15MASK_bit at CAN1_RX15MASK.B7;
    sbit  RX15M8_CAN1_RX15MASK_bit at CAN1_RX15MASK.B8;
    sbit  RX15M9_CAN1_RX15MASK_bit at CAN1_RX15MASK.B9;
    sbit  RX15M10_CAN1_RX15MASK_bit at CAN1_RX15MASK.B10;
    sbit  RX15M11_CAN1_RX15MASK_bit at CAN1_RX15MASK.B11;
    sbit  RX15M12_CAN1_RX15MASK_bit at CAN1_RX15MASK.B12;
    sbit  RX15M13_CAN1_RX15MASK_bit at CAN1_RX15MASK.B13;
    sbit  RX15M14_CAN1_RX15MASK_bit at CAN1_RX15MASK.B14;
    sbit  RX15M15_CAN1_RX15MASK_bit at CAN1_RX15MASK.B15;
    sbit  RX15M16_CAN1_RX15MASK_bit at CAN1_RX15MASK.B16;
    sbit  RX15M17_CAN1_RX15MASK_bit at CAN1_RX15MASK.B17;
    sbit  RX15M18_CAN1_RX15MASK_bit at CAN1_RX15MASK.B18;
    sbit  RX15M19_CAN1_RX15MASK_bit at CAN1_RX15MASK.B19;
    sbit  RX15M20_CAN1_RX15MASK_bit at CAN1_RX15MASK.B20;
    sbit  RX15M21_CAN1_RX15MASK_bit at CAN1_RX15MASK.B21;
    sbit  RX15M22_CAN1_RX15MASK_bit at CAN1_RX15MASK.B22;
    sbit  RX15M23_CAN1_RX15MASK_bit at CAN1_RX15MASK.B23;
    sbit  RX15M24_CAN1_RX15MASK_bit at CAN1_RX15MASK.B24;
    sbit  RX15M25_CAN1_RX15MASK_bit at CAN1_RX15MASK.B25;
    sbit  RX15M26_CAN1_RX15MASK_bit at CAN1_RX15MASK.B26;
    sbit  RX15M27_CAN1_RX15MASK_bit at CAN1_RX15MASK.B27;
    sbit  RX15M28_CAN1_RX15MASK_bit at CAN1_RX15MASK.B28;
    sbit  RX15M29_CAN1_RX15MASK_bit at CAN1_RX15MASK.B29;
    sbit  RX15M30_CAN1_RX15MASK_bit at CAN1_RX15MASK.B30;
    sbit  RX15M31_CAN1_RX15MASK_bit at CAN1_RX15MASK.B31;

sfr unsigned long   volatile CAN1_ECR             absolute 0x4002501C;
    sbit  TXERRCNT0_CAN1_ECR_bit at CAN1_ECR.B0;
    sbit  TXERRCNT1_CAN1_ECR_bit at CAN1_ECR.B1;
    sbit  TXERRCNT2_CAN1_ECR_bit at CAN1_ECR.B2;
    sbit  TXERRCNT3_CAN1_ECR_bit at CAN1_ECR.B3;
    sbit  TXERRCNT4_CAN1_ECR_bit at CAN1_ECR.B4;
    sbit  TXERRCNT5_CAN1_ECR_bit at CAN1_ECR.B5;
    sbit  TXERRCNT6_CAN1_ECR_bit at CAN1_ECR.B6;
    sbit  TXERRCNT7_CAN1_ECR_bit at CAN1_ECR.B7;
    sbit  RXERRCNT0_CAN1_ECR_bit at CAN1_ECR.B8;
    sbit  RXERRCNT1_CAN1_ECR_bit at CAN1_ECR.B9;
    sbit  RXERRCNT2_CAN1_ECR_bit at CAN1_ECR.B10;
    sbit  RXERRCNT3_CAN1_ECR_bit at CAN1_ECR.B11;
    sbit  RXERRCNT4_CAN1_ECR_bit at CAN1_ECR.B12;
    sbit  RXERRCNT5_CAN1_ECR_bit at CAN1_ECR.B13;
    sbit  RXERRCNT6_CAN1_ECR_bit at CAN1_ECR.B14;
    sbit  RXERRCNT7_CAN1_ECR_bit at CAN1_ECR.B15;

sfr unsigned long   volatile CAN1_ESR1            absolute 0x40025020;
    sbit  WAKINT_CAN1_ESR1_bit at CAN1_ESR1.B0;
    sbit  ERRINT_CAN1_ESR1_bit at CAN1_ESR1.B1;
    sbit  BOFFINT_CAN1_ESR1_bit at CAN1_ESR1.B2;
    sbit  RX_CAN1_ESR1_bit at CAN1_ESR1.B3;
    sbit  FLTCONF0_CAN1_ESR1_bit at CAN1_ESR1.B4;
    sbit  FLTCONF1_CAN1_ESR1_bit at CAN1_ESR1.B5;
    sbit  TX_CAN1_ESR1_bit at CAN1_ESR1.B6;
    sbit  IDLE_CAN1_ESR1_bit at CAN1_ESR1.B7;
    sbit  RXWRN_CAN1_ESR1_bit at CAN1_ESR1.B8;
    sbit  TXWRN_CAN1_ESR1_bit at CAN1_ESR1.B9;
    sbit  STFERR_CAN1_ESR1_bit at CAN1_ESR1.B10;
    sbit  FRMERR_CAN1_ESR1_bit at CAN1_ESR1.B11;
    sbit  CRCERR_CAN1_ESR1_bit at CAN1_ESR1.B12;
    sbit  ACKERR_CAN1_ESR1_bit at CAN1_ESR1.B13;
    sbit  BIT0ERR_CAN1_ESR1_bit at CAN1_ESR1.B14;
    sbit  BIT1ERR_CAN1_ESR1_bit at CAN1_ESR1.B15;
    sbit  RWRNINT_CAN1_ESR1_bit at CAN1_ESR1.B16;
    sbit  TWRNINT_CAN1_ESR1_bit at CAN1_ESR1.B17;
    sbit  SYNCH_CAN1_ESR1_bit at CAN1_ESR1.B18;
    sbit  BOFFDONEINT_CAN1_ESR1_bit at CAN1_ESR1.B19;
    sbit  ERROVR_CAN1_ESR1_bit at CAN1_ESR1.B21;

sfr unsigned long   volatile CAN1_IMASK1          absolute 0x40025028;
    sbit  BUF31TO0M0_CAN1_IMASK1_bit at CAN1_IMASK1.B0;
    sbit  BUF31TO0M1_CAN1_IMASK1_bit at CAN1_IMASK1.B1;
    sbit  BUF31TO0M2_CAN1_IMASK1_bit at CAN1_IMASK1.B2;
    sbit  BUF31TO0M3_CAN1_IMASK1_bit at CAN1_IMASK1.B3;
    sbit  BUF31TO0M4_CAN1_IMASK1_bit at CAN1_IMASK1.B4;
    sbit  BUF31TO0M5_CAN1_IMASK1_bit at CAN1_IMASK1.B5;
    sbit  BUF31TO0M6_CAN1_IMASK1_bit at CAN1_IMASK1.B6;
    sbit  BUF31TO0M7_CAN1_IMASK1_bit at CAN1_IMASK1.B7;
    sbit  BUF31TO0M8_CAN1_IMASK1_bit at CAN1_IMASK1.B8;
    sbit  BUF31TO0M9_CAN1_IMASK1_bit at CAN1_IMASK1.B9;
    sbit  BUF31TO0M10_CAN1_IMASK1_bit at CAN1_IMASK1.B10;
    sbit  BUF31TO0M11_CAN1_IMASK1_bit at CAN1_IMASK1.B11;
    sbit  BUF31TO0M12_CAN1_IMASK1_bit at CAN1_IMASK1.B12;
    sbit  BUF31TO0M13_CAN1_IMASK1_bit at CAN1_IMASK1.B13;
    sbit  BUF31TO0M14_CAN1_IMASK1_bit at CAN1_IMASK1.B14;
    sbit  BUF31TO0M15_CAN1_IMASK1_bit at CAN1_IMASK1.B15;
    sbit  BUF31TO0M16_CAN1_IMASK1_bit at CAN1_IMASK1.B16;
    sbit  BUF31TO0M17_CAN1_IMASK1_bit at CAN1_IMASK1.B17;
    sbit  BUF31TO0M18_CAN1_IMASK1_bit at CAN1_IMASK1.B18;
    sbit  BUF31TO0M19_CAN1_IMASK1_bit at CAN1_IMASK1.B19;
    sbit  BUF31TO0M20_CAN1_IMASK1_bit at CAN1_IMASK1.B20;
    sbit  BUF31TO0M21_CAN1_IMASK1_bit at CAN1_IMASK1.B21;
    sbit  BUF31TO0M22_CAN1_IMASK1_bit at CAN1_IMASK1.B22;
    sbit  BUF31TO0M23_CAN1_IMASK1_bit at CAN1_IMASK1.B23;
    sbit  BUF31TO0M24_CAN1_IMASK1_bit at CAN1_IMASK1.B24;
    sbit  BUF31TO0M25_CAN1_IMASK1_bit at CAN1_IMASK1.B25;
    sbit  BUF31TO0M26_CAN1_IMASK1_bit at CAN1_IMASK1.B26;
    sbit  BUF31TO0M27_CAN1_IMASK1_bit at CAN1_IMASK1.B27;
    sbit  BUF31TO0M28_CAN1_IMASK1_bit at CAN1_IMASK1.B28;
    sbit  BUF31TO0M29_CAN1_IMASK1_bit at CAN1_IMASK1.B29;
    sbit  BUF31TO0M30_CAN1_IMASK1_bit at CAN1_IMASK1.B30;
    sbit  BUF31TO0M31_CAN1_IMASK1_bit at CAN1_IMASK1.B31;

sfr unsigned long   volatile CAN1_IFLAG1          absolute 0x40025030;
    sbit  BUF0I_CAN1_IFLAG1_bit at CAN1_IFLAG1.B0;
    sbit  BUF4TO1I0_CAN1_IFLAG1_bit at CAN1_IFLAG1.B1;
    sbit  BUF4TO1I1_CAN1_IFLAG1_bit at CAN1_IFLAG1.B2;
    sbit  BUF4TO1I2_CAN1_IFLAG1_bit at CAN1_IFLAG1.B3;
    sbit  BUF4TO1I3_CAN1_IFLAG1_bit at CAN1_IFLAG1.B4;
    sbit  BUF5I_CAN1_IFLAG1_bit at CAN1_IFLAG1.B5;
    sbit  BUF6I_CAN1_IFLAG1_bit at CAN1_IFLAG1.B6;
    sbit  BUF7I_CAN1_IFLAG1_bit at CAN1_IFLAG1.B7;
    sbit  BUF31TO8I0_CAN1_IFLAG1_bit at CAN1_IFLAG1.B8;
    sbit  BUF31TO8I1_CAN1_IFLAG1_bit at CAN1_IFLAG1.B9;
    sbit  BUF31TO8I2_CAN1_IFLAG1_bit at CAN1_IFLAG1.B10;
    sbit  BUF31TO8I3_CAN1_IFLAG1_bit at CAN1_IFLAG1.B11;
    sbit  BUF31TO8I4_CAN1_IFLAG1_bit at CAN1_IFLAG1.B12;
    sbit  BUF31TO8I5_CAN1_IFLAG1_bit at CAN1_IFLAG1.B13;
    sbit  BUF31TO8I6_CAN1_IFLAG1_bit at CAN1_IFLAG1.B14;
    sbit  BUF31TO8I7_CAN1_IFLAG1_bit at CAN1_IFLAG1.B15;
    sbit  BUF31TO8I8_CAN1_IFLAG1_bit at CAN1_IFLAG1.B16;
    sbit  BUF31TO8I9_CAN1_IFLAG1_bit at CAN1_IFLAG1.B17;
    sbit  BUF31TO8I10_CAN1_IFLAG1_bit at CAN1_IFLAG1.B18;
    sbit  BUF31TO8I11_CAN1_IFLAG1_bit at CAN1_IFLAG1.B19;
    sbit  BUF31TO8I12_CAN1_IFLAG1_bit at CAN1_IFLAG1.B20;
    sbit  BUF31TO8I13_CAN1_IFLAG1_bit at CAN1_IFLAG1.B21;
    sbit  BUF31TO8I14_CAN1_IFLAG1_bit at CAN1_IFLAG1.B22;
    sbit  BUF31TO8I15_CAN1_IFLAG1_bit at CAN1_IFLAG1.B23;
    sbit  BUF31TO8I16_CAN1_IFLAG1_bit at CAN1_IFLAG1.B24;
    sbit  BUF31TO8I17_CAN1_IFLAG1_bit at CAN1_IFLAG1.B25;
    sbit  BUF31TO8I18_CAN1_IFLAG1_bit at CAN1_IFLAG1.B26;
    sbit  BUF31TO8I19_CAN1_IFLAG1_bit at CAN1_IFLAG1.B27;
    sbit  BUF31TO8I20_CAN1_IFLAG1_bit at CAN1_IFLAG1.B28;
    sbit  BUF31TO8I21_CAN1_IFLAG1_bit at CAN1_IFLAG1.B29;
    sbit  BUF31TO8I22_CAN1_IFLAG1_bit at CAN1_IFLAG1.B30;
    sbit  BUF31TO8I23_CAN1_IFLAG1_bit at CAN1_IFLAG1.B31;

sfr unsigned long   volatile CAN1_CTRL2           absolute 0x40025034;
    sbit  EACEN_CAN1_CTRL2_bit at CAN1_CTRL2.B16;
    sbit  RRS_CAN1_CTRL2_bit at CAN1_CTRL2.B17;
    sbit  MRP_CAN1_CTRL2_bit at CAN1_CTRL2.B18;
    sbit  TASD0_CAN1_CTRL2_bit at CAN1_CTRL2.B19;
    sbit  TASD1_CAN1_CTRL2_bit at CAN1_CTRL2.B20;
    sbit  TASD2_CAN1_CTRL2_bit at CAN1_CTRL2.B21;
    sbit  TASD3_CAN1_CTRL2_bit at CAN1_CTRL2.B22;
    sbit  TASD4_CAN1_CTRL2_bit at CAN1_CTRL2.B23;
    sbit  RFFN0_CAN1_CTRL2_bit at CAN1_CTRL2.B24;
    sbit  RFFN1_CAN1_CTRL2_bit at CAN1_CTRL2.B25;
    sbit  RFFN2_CAN1_CTRL2_bit at CAN1_CTRL2.B26;
    sbit  RFFN3_CAN1_CTRL2_bit at CAN1_CTRL2.B27;
    sbit  BOFFDONEMSK_CAN1_CTRL2_bit at CAN1_CTRL2.B30;

sfr unsigned long   volatile CAN1_ESR2            absolute 0x40025038;
    sbit  IMB_CAN1_ESR2_bit at CAN1_ESR2.B13;
    sbit  VPS_CAN1_ESR2_bit at CAN1_ESR2.B14;
    sbit  LPTM0_CAN1_ESR2_bit at CAN1_ESR2.B16;
    sbit  LPTM1_CAN1_ESR2_bit at CAN1_ESR2.B17;
    sbit  LPTM2_CAN1_ESR2_bit at CAN1_ESR2.B18;
    sbit  LPTM3_CAN1_ESR2_bit at CAN1_ESR2.B19;
    sbit  LPTM4_CAN1_ESR2_bit at CAN1_ESR2.B20;
    sbit  LPTM5_CAN1_ESR2_bit at CAN1_ESR2.B21;
    sbit  LPTM6_CAN1_ESR2_bit at CAN1_ESR2.B22;

sfr unsigned long   volatile CAN1_CRCR            absolute 0x40025044;
    sbit  TXCRC0_CAN1_CRCR_bit at CAN1_CRCR.B0;
    sbit  TXCRC1_CAN1_CRCR_bit at CAN1_CRCR.B1;
    sbit  TXCRC2_CAN1_CRCR_bit at CAN1_CRCR.B2;
    sbit  TXCRC3_CAN1_CRCR_bit at CAN1_CRCR.B3;
    sbit  TXCRC4_CAN1_CRCR_bit at CAN1_CRCR.B4;
    sbit  TXCRC5_CAN1_CRCR_bit at CAN1_CRCR.B5;
    sbit  TXCRC6_CAN1_CRCR_bit at CAN1_CRCR.B6;
    sbit  TXCRC7_CAN1_CRCR_bit at CAN1_CRCR.B7;
    sbit  TXCRC8_CAN1_CRCR_bit at CAN1_CRCR.B8;
    sbit  TXCRC9_CAN1_CRCR_bit at CAN1_CRCR.B9;
    sbit  TXCRC10_CAN1_CRCR_bit at CAN1_CRCR.B10;
    sbit  TXCRC11_CAN1_CRCR_bit at CAN1_CRCR.B11;
    sbit  TXCRC12_CAN1_CRCR_bit at CAN1_CRCR.B12;
    sbit  TXCRC13_CAN1_CRCR_bit at CAN1_CRCR.B13;
    sbit  TXCRC14_CAN1_CRCR_bit at CAN1_CRCR.B14;
    sbit  MBCRC0_CAN1_CRCR_bit at CAN1_CRCR.B16;
    sbit  MBCRC1_CAN1_CRCR_bit at CAN1_CRCR.B17;
    sbit  MBCRC2_CAN1_CRCR_bit at CAN1_CRCR.B18;
    sbit  MBCRC3_CAN1_CRCR_bit at CAN1_CRCR.B19;
    sbit  MBCRC4_CAN1_CRCR_bit at CAN1_CRCR.B20;
    sbit  MBCRC5_CAN1_CRCR_bit at CAN1_CRCR.B21;
    sbit  MBCRC6_CAN1_CRCR_bit at CAN1_CRCR.B22;

sfr unsigned long   volatile CAN1_RXFGMASK        absolute 0x40025048;
    sbit  FGM0_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B0;
    sbit  FGM1_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B1;
    sbit  FGM2_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B2;
    sbit  FGM3_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B3;
    sbit  FGM4_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B4;
    sbit  FGM5_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B5;
    sbit  FGM6_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B6;
    sbit  FGM7_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B7;
    sbit  FGM8_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B8;
    sbit  FGM9_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B9;
    sbit  FGM10_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B10;
    sbit  FGM11_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B11;
    sbit  FGM12_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B12;
    sbit  FGM13_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B13;
    sbit  FGM14_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B14;
    sbit  FGM15_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B15;
    sbit  FGM16_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B16;
    sbit  FGM17_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B17;
    sbit  FGM18_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B18;
    sbit  FGM19_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B19;
    sbit  FGM20_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B20;
    sbit  FGM21_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B21;
    sbit  FGM22_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B22;
    sbit  FGM23_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B23;
    sbit  FGM24_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B24;
    sbit  FGM25_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B25;
    sbit  FGM26_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B26;
    sbit  FGM27_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B27;
    sbit  FGM28_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B28;
    sbit  FGM29_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B29;
    sbit  FGM30_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B30;
    sbit  FGM31_CAN1_RXFGMASK_bit at CAN1_RXFGMASK.B31;

sfr unsigned long   volatile CAN1_RXFIR           absolute 0x4002504C;
    sbit  IDHIT0_CAN1_RXFIR_bit at CAN1_RXFIR.B0;
    sbit  IDHIT1_CAN1_RXFIR_bit at CAN1_RXFIR.B1;
    sbit  IDHIT2_CAN1_RXFIR_bit at CAN1_RXFIR.B2;
    sbit  IDHIT3_CAN1_RXFIR_bit at CAN1_RXFIR.B3;
    sbit  IDHIT4_CAN1_RXFIR_bit at CAN1_RXFIR.B4;
    sbit  IDHIT5_CAN1_RXFIR_bit at CAN1_RXFIR.B5;
    sbit  IDHIT6_CAN1_RXFIR_bit at CAN1_RXFIR.B6;
    sbit  IDHIT7_CAN1_RXFIR_bit at CAN1_RXFIR.B7;
    sbit  IDHIT8_CAN1_RXFIR_bit at CAN1_RXFIR.B8;

sfr unsigned long   volatile CAN1_CBT             absolute 0x40025050;
    sbit  EPSEG20_CAN1_CBT_bit at CAN1_CBT.B0;
    sbit  EPSEG21_CAN1_CBT_bit at CAN1_CBT.B1;
    sbit  EPSEG22_CAN1_CBT_bit at CAN1_CBT.B2;
    sbit  EPSEG23_CAN1_CBT_bit at CAN1_CBT.B3;
    sbit  EPSEG24_CAN1_CBT_bit at CAN1_CBT.B4;
    sbit  EPSEG10_CAN1_CBT_bit at CAN1_CBT.B5;
    sbit  EPSEG11_CAN1_CBT_bit at CAN1_CBT.B6;
    sbit  EPSEG12_CAN1_CBT_bit at CAN1_CBT.B7;
    sbit  EPSEG13_CAN1_CBT_bit at CAN1_CBT.B8;
    sbit  EPSEG14_CAN1_CBT_bit at CAN1_CBT.B9;
    sbit  EPROPSEG0_CAN1_CBT_bit at CAN1_CBT.B10;
    sbit  EPROPSEG1_CAN1_CBT_bit at CAN1_CBT.B11;
    sbit  EPROPSEG2_CAN1_CBT_bit at CAN1_CBT.B12;
    sbit  EPROPSEG3_CAN1_CBT_bit at CAN1_CBT.B13;
    sbit  EPROPSEG4_CAN1_CBT_bit at CAN1_CBT.B14;
    sbit  EPROPSEG5_CAN1_CBT_bit at CAN1_CBT.B15;
    sbit  ERJW0_CAN1_CBT_bit at CAN1_CBT.B16;
    sbit  ERJW1_CAN1_CBT_bit at CAN1_CBT.B17;
    sbit  ERJW2_CAN1_CBT_bit at CAN1_CBT.B18;
    sbit  ERJW3_CAN1_CBT_bit at CAN1_CBT.B19;
    sbit  EPRESDIV0_CAN1_CBT_bit at CAN1_CBT.B21;
    sbit  EPRESDIV1_CAN1_CBT_bit at CAN1_CBT.B22;
    sbit  EPRESDIV2_CAN1_CBT_bit at CAN1_CBT.B23;
    sbit  EPRESDIV3_CAN1_CBT_bit at CAN1_CBT.B24;
    sbit  EPRESDIV4_CAN1_CBT_bit at CAN1_CBT.B25;
    sbit  EPRESDIV5_CAN1_CBT_bit at CAN1_CBT.B26;
    sbit  EPRESDIV6_CAN1_CBT_bit at CAN1_CBT.B27;
    sbit  EPRESDIV7_CAN1_CBT_bit at CAN1_CBT.B28;
    sbit  EPRESDIV8_CAN1_CBT_bit at CAN1_CBT.B29;
    sbit  EPRESDIV9_CAN1_CBT_bit at CAN1_CBT.B30;
    sbit  BTF_CAN1_CBT_bit at CAN1_CBT.B31;

sfr unsigned long   volatile CAN1_CS0             absolute 0x40025080;
    sbit  TIME_STAMP0_CAN1_CS0_bit at CAN1_CS0.B0;
    sbit  TIME_STAMP1_CAN1_CS0_bit at CAN1_CS0.B1;
    sbit  TIME_STAMP2_CAN1_CS0_bit at CAN1_CS0.B2;
    sbit  TIME_STAMP3_CAN1_CS0_bit at CAN1_CS0.B3;
    sbit  TIME_STAMP4_CAN1_CS0_bit at CAN1_CS0.B4;
    sbit  TIME_STAMP5_CAN1_CS0_bit at CAN1_CS0.B5;
    sbit  TIME_STAMP6_CAN1_CS0_bit at CAN1_CS0.B6;
    sbit  TIME_STAMP7_CAN1_CS0_bit at CAN1_CS0.B7;
    sbit  TIME_STAMP8_CAN1_CS0_bit at CAN1_CS0.B8;
    sbit  TIME_STAMP9_CAN1_CS0_bit at CAN1_CS0.B9;
    sbit  TIME_STAMP10_CAN1_CS0_bit at CAN1_CS0.B10;
    sbit  TIME_STAMP11_CAN1_CS0_bit at CAN1_CS0.B11;
    sbit  TIME_STAMP12_CAN1_CS0_bit at CAN1_CS0.B12;
    sbit  TIME_STAMP13_CAN1_CS0_bit at CAN1_CS0.B13;
    sbit  TIME_STAMP14_CAN1_CS0_bit at CAN1_CS0.B14;
    sbit  TIME_STAMP15_CAN1_CS0_bit at CAN1_CS0.B15;
    sbit  DLC0_CAN1_CS0_bit at CAN1_CS0.B16;
    sbit  DLC1_CAN1_CS0_bit at CAN1_CS0.B17;
    sbit  DLC2_CAN1_CS0_bit at CAN1_CS0.B18;
    sbit  DLC3_CAN1_CS0_bit at CAN1_CS0.B19;
    sbit  RTR_CAN1_CS0_bit at CAN1_CS0.B20;
    sbit  IDE_CAN1_CS0_bit at CAN1_CS0.B21;
    sbit  SRR_CAN1_CS0_bit at CAN1_CS0.B22;
    sbit  CODE0_CAN1_CS0_bit at CAN1_CS0.B24;
    sbit  CODE1_CAN1_CS0_bit at CAN1_CS0.B25;
    sbit  CODE2_CAN1_CS0_bit at CAN1_CS0.B26;
    sbit  CODE3_CAN1_CS0_bit at CAN1_CS0.B27;
    sbit  ESI_CAN1_CS0_bit at CAN1_CS0.B29;
    sbit  BRS_CAN1_CS0_bit at CAN1_CS0.B30;
    sbit  EDL_CAN1_CS0_bit at CAN1_CS0.B31;

sfr unsigned long   volatile CAN1_ID0             absolute 0x40025084;
    sbit  EXT0_CAN1_ID0_bit at CAN1_ID0.B0;
    sbit  EXT1_CAN1_ID0_bit at CAN1_ID0.B1;
    sbit  EXT2_CAN1_ID0_bit at CAN1_ID0.B2;
    sbit  EXT3_CAN1_ID0_bit at CAN1_ID0.B3;
    sbit  EXT4_CAN1_ID0_bit at CAN1_ID0.B4;
    sbit  EXT5_CAN1_ID0_bit at CAN1_ID0.B5;
    sbit  EXT6_CAN1_ID0_bit at CAN1_ID0.B6;
    sbit  EXT7_CAN1_ID0_bit at CAN1_ID0.B7;
    sbit  EXT8_CAN1_ID0_bit at CAN1_ID0.B8;
    sbit  EXT9_CAN1_ID0_bit at CAN1_ID0.B9;
    sbit  EXT10_CAN1_ID0_bit at CAN1_ID0.B10;
    sbit  EXT11_CAN1_ID0_bit at CAN1_ID0.B11;
    sbit  EXT12_CAN1_ID0_bit at CAN1_ID0.B12;
    sbit  EXT13_CAN1_ID0_bit at CAN1_ID0.B13;
    sbit  EXT14_CAN1_ID0_bit at CAN1_ID0.B14;
    sbit  EXT15_CAN1_ID0_bit at CAN1_ID0.B15;
    sbit  EXT16_CAN1_ID0_bit at CAN1_ID0.B16;
    sbit  EXT17_CAN1_ID0_bit at CAN1_ID0.B17;
    sbit  STD0_CAN1_ID0_bit at CAN1_ID0.B18;
    sbit  STD1_CAN1_ID0_bit at CAN1_ID0.B19;
    sbit  STD2_CAN1_ID0_bit at CAN1_ID0.B20;
    sbit  STD3_CAN1_ID0_bit at CAN1_ID0.B21;
    sbit  STD4_CAN1_ID0_bit at CAN1_ID0.B22;
    sbit  STD5_CAN1_ID0_bit at CAN1_ID0.B23;
    sbit  STD6_CAN1_ID0_bit at CAN1_ID0.B24;
    sbit  STD7_CAN1_ID0_bit at CAN1_ID0.B25;
    sbit  STD8_CAN1_ID0_bit at CAN1_ID0.B26;
    sbit  STD9_CAN1_ID0_bit at CAN1_ID0.B27;
    sbit  STD10_CAN1_ID0_bit at CAN1_ID0.B28;
    sbit  PRIO0_CAN1_ID0_bit at CAN1_ID0.B29;
    sbit  PRIO1_CAN1_ID0_bit at CAN1_ID0.B30;
    sbit  PRIO2_CAN1_ID0_bit at CAN1_ID0.B31;

sfr unsigned long   volatile CAN1_WORD00          absolute 0x40025088;
    sbit  DATA_BYTE_30_CAN1_WORD00_bit at CAN1_WORD00.B0;
    sbit  DATA_BYTE_31_CAN1_WORD00_bit at CAN1_WORD00.B1;
    sbit  DATA_BYTE_32_CAN1_WORD00_bit at CAN1_WORD00.B2;
    sbit  DATA_BYTE_33_CAN1_WORD00_bit at CAN1_WORD00.B3;
    sbit  DATA_BYTE_34_CAN1_WORD00_bit at CAN1_WORD00.B4;
    sbit  DATA_BYTE_35_CAN1_WORD00_bit at CAN1_WORD00.B5;
    sbit  DATA_BYTE_36_CAN1_WORD00_bit at CAN1_WORD00.B6;
    sbit  DATA_BYTE_37_CAN1_WORD00_bit at CAN1_WORD00.B7;
    sbit  DATA_BYTE_20_CAN1_WORD00_bit at CAN1_WORD00.B8;
    sbit  DATA_BYTE_21_CAN1_WORD00_bit at CAN1_WORD00.B9;
    sbit  DATA_BYTE_22_CAN1_WORD00_bit at CAN1_WORD00.B10;
    sbit  DATA_BYTE_23_CAN1_WORD00_bit at CAN1_WORD00.B11;
    sbit  DATA_BYTE_24_CAN1_WORD00_bit at CAN1_WORD00.B12;
    sbit  DATA_BYTE_25_CAN1_WORD00_bit at CAN1_WORD00.B13;
    sbit  DATA_BYTE_26_CAN1_WORD00_bit at CAN1_WORD00.B14;
    sbit  DATA_BYTE_27_CAN1_WORD00_bit at CAN1_WORD00.B15;
    sbit  DATA_BYTE_10_CAN1_WORD00_bit at CAN1_WORD00.B16;
    sbit  DATA_BYTE_11_CAN1_WORD00_bit at CAN1_WORD00.B17;
    sbit  DATA_BYTE_12_CAN1_WORD00_bit at CAN1_WORD00.B18;
    sbit  DATA_BYTE_13_CAN1_WORD00_bit at CAN1_WORD00.B19;
    sbit  DATA_BYTE_14_CAN1_WORD00_bit at CAN1_WORD00.B20;
    sbit  DATA_BYTE_15_CAN1_WORD00_bit at CAN1_WORD00.B21;
    sbit  DATA_BYTE_16_CAN1_WORD00_bit at CAN1_WORD00.B22;
    sbit  DATA_BYTE_17_CAN1_WORD00_bit at CAN1_WORD00.B23;
    sbit  DATA_BYTE_00_CAN1_WORD00_bit at CAN1_WORD00.B24;
    sbit  DATA_BYTE_01_CAN1_WORD00_bit at CAN1_WORD00.B25;
    sbit  DATA_BYTE_02_CAN1_WORD00_bit at CAN1_WORD00.B26;
    sbit  DATA_BYTE_03_CAN1_WORD00_bit at CAN1_WORD00.B27;
    sbit  DATA_BYTE_04_CAN1_WORD00_bit at CAN1_WORD00.B28;
    sbit  DATA_BYTE_05_CAN1_WORD00_bit at CAN1_WORD00.B29;
    sbit  DATA_BYTE_06_CAN1_WORD00_bit at CAN1_WORD00.B30;
    sbit  DATA_BYTE_07_CAN1_WORD00_bit at CAN1_WORD00.B31;

sfr unsigned long   volatile CAN1_WORD10          absolute 0x4002508C;
    sbit  DATA_BYTE_70_CAN1_WORD10_bit at CAN1_WORD10.B0;
    sbit  DATA_BYTE_71_CAN1_WORD10_bit at CAN1_WORD10.B1;
    sbit  DATA_BYTE_72_CAN1_WORD10_bit at CAN1_WORD10.B2;
    sbit  DATA_BYTE_73_CAN1_WORD10_bit at CAN1_WORD10.B3;
    sbit  DATA_BYTE_74_CAN1_WORD10_bit at CAN1_WORD10.B4;
    sbit  DATA_BYTE_75_CAN1_WORD10_bit at CAN1_WORD10.B5;
    sbit  DATA_BYTE_76_CAN1_WORD10_bit at CAN1_WORD10.B6;
    sbit  DATA_BYTE_77_CAN1_WORD10_bit at CAN1_WORD10.B7;
    sbit  DATA_BYTE_60_CAN1_WORD10_bit at CAN1_WORD10.B8;
    sbit  DATA_BYTE_61_CAN1_WORD10_bit at CAN1_WORD10.B9;
    sbit  DATA_BYTE_62_CAN1_WORD10_bit at CAN1_WORD10.B10;
    sbit  DATA_BYTE_63_CAN1_WORD10_bit at CAN1_WORD10.B11;
    sbit  DATA_BYTE_64_CAN1_WORD10_bit at CAN1_WORD10.B12;
    sbit  DATA_BYTE_65_CAN1_WORD10_bit at CAN1_WORD10.B13;
    sbit  DATA_BYTE_66_CAN1_WORD10_bit at CAN1_WORD10.B14;
    sbit  DATA_BYTE_67_CAN1_WORD10_bit at CAN1_WORD10.B15;
    sbit  DATA_BYTE_50_CAN1_WORD10_bit at CAN1_WORD10.B16;
    sbit  DATA_BYTE_51_CAN1_WORD10_bit at CAN1_WORD10.B17;
    sbit  DATA_BYTE_52_CAN1_WORD10_bit at CAN1_WORD10.B18;
    sbit  DATA_BYTE_53_CAN1_WORD10_bit at CAN1_WORD10.B19;
    sbit  DATA_BYTE_54_CAN1_WORD10_bit at CAN1_WORD10.B20;
    sbit  DATA_BYTE_55_CAN1_WORD10_bit at CAN1_WORD10.B21;
    sbit  DATA_BYTE_56_CAN1_WORD10_bit at CAN1_WORD10.B22;
    sbit  DATA_BYTE_57_CAN1_WORD10_bit at CAN1_WORD10.B23;
    sbit  DATA_BYTE_40_CAN1_WORD10_bit at CAN1_WORD10.B24;
    sbit  DATA_BYTE_41_CAN1_WORD10_bit at CAN1_WORD10.B25;
    sbit  DATA_BYTE_42_CAN1_WORD10_bit at CAN1_WORD10.B26;
    sbit  DATA_BYTE_43_CAN1_WORD10_bit at CAN1_WORD10.B27;
    sbit  DATA_BYTE_44_CAN1_WORD10_bit at CAN1_WORD10.B28;
    sbit  DATA_BYTE_45_CAN1_WORD10_bit at CAN1_WORD10.B29;
    sbit  DATA_BYTE_46_CAN1_WORD10_bit at CAN1_WORD10.B30;
    sbit  DATA_BYTE_47_CAN1_WORD10_bit at CAN1_WORD10.B31;

sfr unsigned long   volatile CAN1_CS1             absolute 0x40025090;
    sbit  TIME_STAMP0_CAN1_CS1_bit at CAN1_CS1.B0;
    sbit  TIME_STAMP1_CAN1_CS1_bit at CAN1_CS1.B1;
    sbit  TIME_STAMP2_CAN1_CS1_bit at CAN1_CS1.B2;
    sbit  TIME_STAMP3_CAN1_CS1_bit at CAN1_CS1.B3;
    sbit  TIME_STAMP4_CAN1_CS1_bit at CAN1_CS1.B4;
    sbit  TIME_STAMP5_CAN1_CS1_bit at CAN1_CS1.B5;
    sbit  TIME_STAMP6_CAN1_CS1_bit at CAN1_CS1.B6;
    sbit  TIME_STAMP7_CAN1_CS1_bit at CAN1_CS1.B7;
    sbit  TIME_STAMP8_CAN1_CS1_bit at CAN1_CS1.B8;
    sbit  TIME_STAMP9_CAN1_CS1_bit at CAN1_CS1.B9;
    sbit  TIME_STAMP10_CAN1_CS1_bit at CAN1_CS1.B10;
    sbit  TIME_STAMP11_CAN1_CS1_bit at CAN1_CS1.B11;
    sbit  TIME_STAMP12_CAN1_CS1_bit at CAN1_CS1.B12;
    sbit  TIME_STAMP13_CAN1_CS1_bit at CAN1_CS1.B13;
    sbit  TIME_STAMP14_CAN1_CS1_bit at CAN1_CS1.B14;
    sbit  TIME_STAMP15_CAN1_CS1_bit at CAN1_CS1.B15;
    sbit  DLC0_CAN1_CS1_bit at CAN1_CS1.B16;
    sbit  DLC1_CAN1_CS1_bit at CAN1_CS1.B17;
    sbit  DLC2_CAN1_CS1_bit at CAN1_CS1.B18;
    sbit  DLC3_CAN1_CS1_bit at CAN1_CS1.B19;
    sbit  RTR_CAN1_CS1_bit at CAN1_CS1.B20;
    sbit  IDE_CAN1_CS1_bit at CAN1_CS1.B21;
    sbit  SRR_CAN1_CS1_bit at CAN1_CS1.B22;
    sbit  CODE0_CAN1_CS1_bit at CAN1_CS1.B24;
    sbit  CODE1_CAN1_CS1_bit at CAN1_CS1.B25;
    sbit  CODE2_CAN1_CS1_bit at CAN1_CS1.B26;
    sbit  CODE3_CAN1_CS1_bit at CAN1_CS1.B27;
    sbit  ESI_CAN1_CS1_bit at CAN1_CS1.B29;
    sbit  BRS_CAN1_CS1_bit at CAN1_CS1.B30;
    sbit  EDL_CAN1_CS1_bit at CAN1_CS1.B31;

sfr unsigned long   volatile CAN1_ID1             absolute 0x40025094;
    sbit  EXT0_CAN1_ID1_bit at CAN1_ID1.B0;
    sbit  EXT1_CAN1_ID1_bit at CAN1_ID1.B1;
    sbit  EXT2_CAN1_ID1_bit at CAN1_ID1.B2;
    sbit  EXT3_CAN1_ID1_bit at CAN1_ID1.B3;
    sbit  EXT4_CAN1_ID1_bit at CAN1_ID1.B4;
    sbit  EXT5_CAN1_ID1_bit at CAN1_ID1.B5;
    sbit  EXT6_CAN1_ID1_bit at CAN1_ID1.B6;
    sbit  EXT7_CAN1_ID1_bit at CAN1_ID1.B7;
    sbit  EXT8_CAN1_ID1_bit at CAN1_ID1.B8;
    sbit  EXT9_CAN1_ID1_bit at CAN1_ID1.B9;
    sbit  EXT10_CAN1_ID1_bit at CAN1_ID1.B10;
    sbit  EXT11_CAN1_ID1_bit at CAN1_ID1.B11;
    sbit  EXT12_CAN1_ID1_bit at CAN1_ID1.B12;
    sbit  EXT13_CAN1_ID1_bit at CAN1_ID1.B13;
    sbit  EXT14_CAN1_ID1_bit at CAN1_ID1.B14;
    sbit  EXT15_CAN1_ID1_bit at CAN1_ID1.B15;
    sbit  EXT16_CAN1_ID1_bit at CAN1_ID1.B16;
    sbit  EXT17_CAN1_ID1_bit at CAN1_ID1.B17;
    sbit  STD0_CAN1_ID1_bit at CAN1_ID1.B18;
    sbit  STD1_CAN1_ID1_bit at CAN1_ID1.B19;
    sbit  STD2_CAN1_ID1_bit at CAN1_ID1.B20;
    sbit  STD3_CAN1_ID1_bit at CAN1_ID1.B21;
    sbit  STD4_CAN1_ID1_bit at CAN1_ID1.B22;
    sbit  STD5_CAN1_ID1_bit at CAN1_ID1.B23;
    sbit  STD6_CAN1_ID1_bit at CAN1_ID1.B24;
    sbit  STD7_CAN1_ID1_bit at CAN1_ID1.B25;
    sbit  STD8_CAN1_ID1_bit at CAN1_ID1.B26;
    sbit  STD9_CAN1_ID1_bit at CAN1_ID1.B27;
    sbit  STD10_CAN1_ID1_bit at CAN1_ID1.B28;
    sbit  PRIO0_CAN1_ID1_bit at CAN1_ID1.B29;
    sbit  PRIO1_CAN1_ID1_bit at CAN1_ID1.B30;
    sbit  PRIO2_CAN1_ID1_bit at CAN1_ID1.B31;

sfr unsigned long   volatile CAN1_WORD01          absolute 0x40025098;
    sbit  DATA_BYTE_30_CAN1_WORD01_bit at CAN1_WORD01.B0;
    sbit  DATA_BYTE_31_CAN1_WORD01_bit at CAN1_WORD01.B1;
    sbit  DATA_BYTE_32_CAN1_WORD01_bit at CAN1_WORD01.B2;
    sbit  DATA_BYTE_33_CAN1_WORD01_bit at CAN1_WORD01.B3;
    sbit  DATA_BYTE_34_CAN1_WORD01_bit at CAN1_WORD01.B4;
    sbit  DATA_BYTE_35_CAN1_WORD01_bit at CAN1_WORD01.B5;
    sbit  DATA_BYTE_36_CAN1_WORD01_bit at CAN1_WORD01.B6;
    sbit  DATA_BYTE_37_CAN1_WORD01_bit at CAN1_WORD01.B7;
    sbit  DATA_BYTE_20_CAN1_WORD01_bit at CAN1_WORD01.B8;
    sbit  DATA_BYTE_21_CAN1_WORD01_bit at CAN1_WORD01.B9;
    sbit  DATA_BYTE_22_CAN1_WORD01_bit at CAN1_WORD01.B10;
    sbit  DATA_BYTE_23_CAN1_WORD01_bit at CAN1_WORD01.B11;
    sbit  DATA_BYTE_24_CAN1_WORD01_bit at CAN1_WORD01.B12;
    sbit  DATA_BYTE_25_CAN1_WORD01_bit at CAN1_WORD01.B13;
    sbit  DATA_BYTE_26_CAN1_WORD01_bit at CAN1_WORD01.B14;
    sbit  DATA_BYTE_27_CAN1_WORD01_bit at CAN1_WORD01.B15;
    sbit  DATA_BYTE_10_CAN1_WORD01_bit at CAN1_WORD01.B16;
    sbit  DATA_BYTE_11_CAN1_WORD01_bit at CAN1_WORD01.B17;
    sbit  DATA_BYTE_12_CAN1_WORD01_bit at CAN1_WORD01.B18;
    sbit  DATA_BYTE_13_CAN1_WORD01_bit at CAN1_WORD01.B19;
    sbit  DATA_BYTE_14_CAN1_WORD01_bit at CAN1_WORD01.B20;
    sbit  DATA_BYTE_15_CAN1_WORD01_bit at CAN1_WORD01.B21;
    sbit  DATA_BYTE_16_CAN1_WORD01_bit at CAN1_WORD01.B22;
    sbit  DATA_BYTE_17_CAN1_WORD01_bit at CAN1_WORD01.B23;
    sbit  DATA_BYTE_00_CAN1_WORD01_bit at CAN1_WORD01.B24;
    sbit  DATA_BYTE_01_CAN1_WORD01_bit at CAN1_WORD01.B25;
    sbit  DATA_BYTE_02_CAN1_WORD01_bit at CAN1_WORD01.B26;
    sbit  DATA_BYTE_03_CAN1_WORD01_bit at CAN1_WORD01.B27;
    sbit  DATA_BYTE_04_CAN1_WORD01_bit at CAN1_WORD01.B28;
    sbit  DATA_BYTE_05_CAN1_WORD01_bit at CAN1_WORD01.B29;
    sbit  DATA_BYTE_06_CAN1_WORD01_bit at CAN1_WORD01.B30;
    sbit  DATA_BYTE_07_CAN1_WORD01_bit at CAN1_WORD01.B31;

sfr unsigned long   volatile CAN1_WORD11          absolute 0x4002509C;
    sbit  DATA_BYTE_70_CAN1_WORD11_bit at CAN1_WORD11.B0;
    sbit  DATA_BYTE_71_CAN1_WORD11_bit at CAN1_WORD11.B1;
    sbit  DATA_BYTE_72_CAN1_WORD11_bit at CAN1_WORD11.B2;
    sbit  DATA_BYTE_73_CAN1_WORD11_bit at CAN1_WORD11.B3;
    sbit  DATA_BYTE_74_CAN1_WORD11_bit at CAN1_WORD11.B4;
    sbit  DATA_BYTE_75_CAN1_WORD11_bit at CAN1_WORD11.B5;
    sbit  DATA_BYTE_76_CAN1_WORD11_bit at CAN1_WORD11.B6;
    sbit  DATA_BYTE_77_CAN1_WORD11_bit at CAN1_WORD11.B7;
    sbit  DATA_BYTE_60_CAN1_WORD11_bit at CAN1_WORD11.B8;
    sbit  DATA_BYTE_61_CAN1_WORD11_bit at CAN1_WORD11.B9;
    sbit  DATA_BYTE_62_CAN1_WORD11_bit at CAN1_WORD11.B10;
    sbit  DATA_BYTE_63_CAN1_WORD11_bit at CAN1_WORD11.B11;
    sbit  DATA_BYTE_64_CAN1_WORD11_bit at CAN1_WORD11.B12;
    sbit  DATA_BYTE_65_CAN1_WORD11_bit at CAN1_WORD11.B13;
    sbit  DATA_BYTE_66_CAN1_WORD11_bit at CAN1_WORD11.B14;
    sbit  DATA_BYTE_67_CAN1_WORD11_bit at CAN1_WORD11.B15;
    sbit  DATA_BYTE_50_CAN1_WORD11_bit at CAN1_WORD11.B16;
    sbit  DATA_BYTE_51_CAN1_WORD11_bit at CAN1_WORD11.B17;
    sbit  DATA_BYTE_52_CAN1_WORD11_bit at CAN1_WORD11.B18;
    sbit  DATA_BYTE_53_CAN1_WORD11_bit at CAN1_WORD11.B19;
    sbit  DATA_BYTE_54_CAN1_WORD11_bit at CAN1_WORD11.B20;
    sbit  DATA_BYTE_55_CAN1_WORD11_bit at CAN1_WORD11.B21;
    sbit  DATA_BYTE_56_CAN1_WORD11_bit at CAN1_WORD11.B22;
    sbit  DATA_BYTE_57_CAN1_WORD11_bit at CAN1_WORD11.B23;
    sbit  DATA_BYTE_40_CAN1_WORD11_bit at CAN1_WORD11.B24;
    sbit  DATA_BYTE_41_CAN1_WORD11_bit at CAN1_WORD11.B25;
    sbit  DATA_BYTE_42_CAN1_WORD11_bit at CAN1_WORD11.B26;
    sbit  DATA_BYTE_43_CAN1_WORD11_bit at CAN1_WORD11.B27;
    sbit  DATA_BYTE_44_CAN1_WORD11_bit at CAN1_WORD11.B28;
    sbit  DATA_BYTE_45_CAN1_WORD11_bit at CAN1_WORD11.B29;
    sbit  DATA_BYTE_46_CAN1_WORD11_bit at CAN1_WORD11.B30;
    sbit  DATA_BYTE_47_CAN1_WORD11_bit at CAN1_WORD11.B31;

sfr unsigned long   volatile CAN1_CS2             absolute 0x400250A0;
    sbit  TIME_STAMP0_CAN1_CS2_bit at CAN1_CS2.B0;
    sbit  TIME_STAMP1_CAN1_CS2_bit at CAN1_CS2.B1;
    sbit  TIME_STAMP2_CAN1_CS2_bit at CAN1_CS2.B2;
    sbit  TIME_STAMP3_CAN1_CS2_bit at CAN1_CS2.B3;
    sbit  TIME_STAMP4_CAN1_CS2_bit at CAN1_CS2.B4;
    sbit  TIME_STAMP5_CAN1_CS2_bit at CAN1_CS2.B5;
    sbit  TIME_STAMP6_CAN1_CS2_bit at CAN1_CS2.B6;
    sbit  TIME_STAMP7_CAN1_CS2_bit at CAN1_CS2.B7;
    sbit  TIME_STAMP8_CAN1_CS2_bit at CAN1_CS2.B8;
    sbit  TIME_STAMP9_CAN1_CS2_bit at CAN1_CS2.B9;
    sbit  TIME_STAMP10_CAN1_CS2_bit at CAN1_CS2.B10;
    sbit  TIME_STAMP11_CAN1_CS2_bit at CAN1_CS2.B11;
    sbit  TIME_STAMP12_CAN1_CS2_bit at CAN1_CS2.B12;
    sbit  TIME_STAMP13_CAN1_CS2_bit at CAN1_CS2.B13;
    sbit  TIME_STAMP14_CAN1_CS2_bit at CAN1_CS2.B14;
    sbit  TIME_STAMP15_CAN1_CS2_bit at CAN1_CS2.B15;
    sbit  DLC0_CAN1_CS2_bit at CAN1_CS2.B16;
    sbit  DLC1_CAN1_CS2_bit at CAN1_CS2.B17;
    sbit  DLC2_CAN1_CS2_bit at CAN1_CS2.B18;
    sbit  DLC3_CAN1_CS2_bit at CAN1_CS2.B19;
    sbit  RTR_CAN1_CS2_bit at CAN1_CS2.B20;
    sbit  IDE_CAN1_CS2_bit at CAN1_CS2.B21;
    sbit  SRR_CAN1_CS2_bit at CAN1_CS2.B22;
    sbit  CODE0_CAN1_CS2_bit at CAN1_CS2.B24;
    sbit  CODE1_CAN1_CS2_bit at CAN1_CS2.B25;
    sbit  CODE2_CAN1_CS2_bit at CAN1_CS2.B26;
    sbit  CODE3_CAN1_CS2_bit at CAN1_CS2.B27;
    sbit  ESI_CAN1_CS2_bit at CAN1_CS2.B29;
    sbit  BRS_CAN1_CS2_bit at CAN1_CS2.B30;
    sbit  EDL_CAN1_CS2_bit at CAN1_CS2.B31;

sfr unsigned long   volatile CAN1_ID2             absolute 0x400250A4;
    sbit  EXT0_CAN1_ID2_bit at CAN1_ID2.B0;
    sbit  EXT1_CAN1_ID2_bit at CAN1_ID2.B1;
    sbit  EXT2_CAN1_ID2_bit at CAN1_ID2.B2;
    sbit  EXT3_CAN1_ID2_bit at CAN1_ID2.B3;
    sbit  EXT4_CAN1_ID2_bit at CAN1_ID2.B4;
    sbit  EXT5_CAN1_ID2_bit at CAN1_ID2.B5;
    sbit  EXT6_CAN1_ID2_bit at CAN1_ID2.B6;
    sbit  EXT7_CAN1_ID2_bit at CAN1_ID2.B7;
    sbit  EXT8_CAN1_ID2_bit at CAN1_ID2.B8;
    sbit  EXT9_CAN1_ID2_bit at CAN1_ID2.B9;
    sbit  EXT10_CAN1_ID2_bit at CAN1_ID2.B10;
    sbit  EXT11_CAN1_ID2_bit at CAN1_ID2.B11;
    sbit  EXT12_CAN1_ID2_bit at CAN1_ID2.B12;
    sbit  EXT13_CAN1_ID2_bit at CAN1_ID2.B13;
    sbit  EXT14_CAN1_ID2_bit at CAN1_ID2.B14;
    sbit  EXT15_CAN1_ID2_bit at CAN1_ID2.B15;
    sbit  EXT16_CAN1_ID2_bit at CAN1_ID2.B16;
    sbit  EXT17_CAN1_ID2_bit at CAN1_ID2.B17;
    sbit  STD0_CAN1_ID2_bit at CAN1_ID2.B18;
    sbit  STD1_CAN1_ID2_bit at CAN1_ID2.B19;
    sbit  STD2_CAN1_ID2_bit at CAN1_ID2.B20;
    sbit  STD3_CAN1_ID2_bit at CAN1_ID2.B21;
    sbit  STD4_CAN1_ID2_bit at CAN1_ID2.B22;
    sbit  STD5_CAN1_ID2_bit at CAN1_ID2.B23;
    sbit  STD6_CAN1_ID2_bit at CAN1_ID2.B24;
    sbit  STD7_CAN1_ID2_bit at CAN1_ID2.B25;
    sbit  STD8_CAN1_ID2_bit at CAN1_ID2.B26;
    sbit  STD9_CAN1_ID2_bit at CAN1_ID2.B27;
    sbit  STD10_CAN1_ID2_bit at CAN1_ID2.B28;
    sbit  PRIO0_CAN1_ID2_bit at CAN1_ID2.B29;
    sbit  PRIO1_CAN1_ID2_bit at CAN1_ID2.B30;
    sbit  PRIO2_CAN1_ID2_bit at CAN1_ID2.B31;

sfr unsigned long   volatile CAN1_WORD02          absolute 0x400250A8;
    sbit  DATA_BYTE_30_CAN1_WORD02_bit at CAN1_WORD02.B0;
    sbit  DATA_BYTE_31_CAN1_WORD02_bit at CAN1_WORD02.B1;
    sbit  DATA_BYTE_32_CAN1_WORD02_bit at CAN1_WORD02.B2;
    sbit  DATA_BYTE_33_CAN1_WORD02_bit at CAN1_WORD02.B3;
    sbit  DATA_BYTE_34_CAN1_WORD02_bit at CAN1_WORD02.B4;
    sbit  DATA_BYTE_35_CAN1_WORD02_bit at CAN1_WORD02.B5;
    sbit  DATA_BYTE_36_CAN1_WORD02_bit at CAN1_WORD02.B6;
    sbit  DATA_BYTE_37_CAN1_WORD02_bit at CAN1_WORD02.B7;
    sbit  DATA_BYTE_20_CAN1_WORD02_bit at CAN1_WORD02.B8;
    sbit  DATA_BYTE_21_CAN1_WORD02_bit at CAN1_WORD02.B9;
    sbit  DATA_BYTE_22_CAN1_WORD02_bit at CAN1_WORD02.B10;
    sbit  DATA_BYTE_23_CAN1_WORD02_bit at CAN1_WORD02.B11;
    sbit  DATA_BYTE_24_CAN1_WORD02_bit at CAN1_WORD02.B12;
    sbit  DATA_BYTE_25_CAN1_WORD02_bit at CAN1_WORD02.B13;
    sbit  DATA_BYTE_26_CAN1_WORD02_bit at CAN1_WORD02.B14;
    sbit  DATA_BYTE_27_CAN1_WORD02_bit at CAN1_WORD02.B15;
    sbit  DATA_BYTE_10_CAN1_WORD02_bit at CAN1_WORD02.B16;
    sbit  DATA_BYTE_11_CAN1_WORD02_bit at CAN1_WORD02.B17;
    sbit  DATA_BYTE_12_CAN1_WORD02_bit at CAN1_WORD02.B18;
    sbit  DATA_BYTE_13_CAN1_WORD02_bit at CAN1_WORD02.B19;
    sbit  DATA_BYTE_14_CAN1_WORD02_bit at CAN1_WORD02.B20;
    sbit  DATA_BYTE_15_CAN1_WORD02_bit at CAN1_WORD02.B21;
    sbit  DATA_BYTE_16_CAN1_WORD02_bit at CAN1_WORD02.B22;
    sbit  DATA_BYTE_17_CAN1_WORD02_bit at CAN1_WORD02.B23;
    sbit  DATA_BYTE_00_CAN1_WORD02_bit at CAN1_WORD02.B24;
    sbit  DATA_BYTE_01_CAN1_WORD02_bit at CAN1_WORD02.B25;
    sbit  DATA_BYTE_02_CAN1_WORD02_bit at CAN1_WORD02.B26;
    sbit  DATA_BYTE_03_CAN1_WORD02_bit at CAN1_WORD02.B27;
    sbit  DATA_BYTE_04_CAN1_WORD02_bit at CAN1_WORD02.B28;
    sbit  DATA_BYTE_05_CAN1_WORD02_bit at CAN1_WORD02.B29;
    sbit  DATA_BYTE_06_CAN1_WORD02_bit at CAN1_WORD02.B30;
    sbit  DATA_BYTE_07_CAN1_WORD02_bit at CAN1_WORD02.B31;

sfr unsigned long   volatile CAN1_WORD12          absolute 0x400250AC;
    sbit  DATA_BYTE_70_CAN1_WORD12_bit at CAN1_WORD12.B0;
    sbit  DATA_BYTE_71_CAN1_WORD12_bit at CAN1_WORD12.B1;
    sbit  DATA_BYTE_72_CAN1_WORD12_bit at CAN1_WORD12.B2;
    sbit  DATA_BYTE_73_CAN1_WORD12_bit at CAN1_WORD12.B3;
    sbit  DATA_BYTE_74_CAN1_WORD12_bit at CAN1_WORD12.B4;
    sbit  DATA_BYTE_75_CAN1_WORD12_bit at CAN1_WORD12.B5;
    sbit  DATA_BYTE_76_CAN1_WORD12_bit at CAN1_WORD12.B6;
    sbit  DATA_BYTE_77_CAN1_WORD12_bit at CAN1_WORD12.B7;
    sbit  DATA_BYTE_60_CAN1_WORD12_bit at CAN1_WORD12.B8;
    sbit  DATA_BYTE_61_CAN1_WORD12_bit at CAN1_WORD12.B9;
    sbit  DATA_BYTE_62_CAN1_WORD12_bit at CAN1_WORD12.B10;
    sbit  DATA_BYTE_63_CAN1_WORD12_bit at CAN1_WORD12.B11;
    sbit  DATA_BYTE_64_CAN1_WORD12_bit at CAN1_WORD12.B12;
    sbit  DATA_BYTE_65_CAN1_WORD12_bit at CAN1_WORD12.B13;
    sbit  DATA_BYTE_66_CAN1_WORD12_bit at CAN1_WORD12.B14;
    sbit  DATA_BYTE_67_CAN1_WORD12_bit at CAN1_WORD12.B15;
    sbit  DATA_BYTE_50_CAN1_WORD12_bit at CAN1_WORD12.B16;
    sbit  DATA_BYTE_51_CAN1_WORD12_bit at CAN1_WORD12.B17;
    sbit  DATA_BYTE_52_CAN1_WORD12_bit at CAN1_WORD12.B18;
    sbit  DATA_BYTE_53_CAN1_WORD12_bit at CAN1_WORD12.B19;
    sbit  DATA_BYTE_54_CAN1_WORD12_bit at CAN1_WORD12.B20;
    sbit  DATA_BYTE_55_CAN1_WORD12_bit at CAN1_WORD12.B21;
    sbit  DATA_BYTE_56_CAN1_WORD12_bit at CAN1_WORD12.B22;
    sbit  DATA_BYTE_57_CAN1_WORD12_bit at CAN1_WORD12.B23;
    sbit  DATA_BYTE_40_CAN1_WORD12_bit at CAN1_WORD12.B24;
    sbit  DATA_BYTE_41_CAN1_WORD12_bit at CAN1_WORD12.B25;
    sbit  DATA_BYTE_42_CAN1_WORD12_bit at CAN1_WORD12.B26;
    sbit  DATA_BYTE_43_CAN1_WORD12_bit at CAN1_WORD12.B27;
    sbit  DATA_BYTE_44_CAN1_WORD12_bit at CAN1_WORD12.B28;
    sbit  DATA_BYTE_45_CAN1_WORD12_bit at CAN1_WORD12.B29;
    sbit  DATA_BYTE_46_CAN1_WORD12_bit at CAN1_WORD12.B30;
    sbit  DATA_BYTE_47_CAN1_WORD12_bit at CAN1_WORD12.B31;

sfr unsigned long   volatile CAN1_CS3             absolute 0x400250B0;
    sbit  TIME_STAMP0_CAN1_CS3_bit at CAN1_CS3.B0;
    sbit  TIME_STAMP1_CAN1_CS3_bit at CAN1_CS3.B1;
    sbit  TIME_STAMP2_CAN1_CS3_bit at CAN1_CS3.B2;
    sbit  TIME_STAMP3_CAN1_CS3_bit at CAN1_CS3.B3;
    sbit  TIME_STAMP4_CAN1_CS3_bit at CAN1_CS3.B4;
    sbit  TIME_STAMP5_CAN1_CS3_bit at CAN1_CS3.B5;
    sbit  TIME_STAMP6_CAN1_CS3_bit at CAN1_CS3.B6;
    sbit  TIME_STAMP7_CAN1_CS3_bit at CAN1_CS3.B7;
    sbit  TIME_STAMP8_CAN1_CS3_bit at CAN1_CS3.B8;
    sbit  TIME_STAMP9_CAN1_CS3_bit at CAN1_CS3.B9;
    sbit  TIME_STAMP10_CAN1_CS3_bit at CAN1_CS3.B10;
    sbit  TIME_STAMP11_CAN1_CS3_bit at CAN1_CS3.B11;
    sbit  TIME_STAMP12_CAN1_CS3_bit at CAN1_CS3.B12;
    sbit  TIME_STAMP13_CAN1_CS3_bit at CAN1_CS3.B13;
    sbit  TIME_STAMP14_CAN1_CS3_bit at CAN1_CS3.B14;
    sbit  TIME_STAMP15_CAN1_CS3_bit at CAN1_CS3.B15;
    sbit  DLC0_CAN1_CS3_bit at CAN1_CS3.B16;
    sbit  DLC1_CAN1_CS3_bit at CAN1_CS3.B17;
    sbit  DLC2_CAN1_CS3_bit at CAN1_CS3.B18;
    sbit  DLC3_CAN1_CS3_bit at CAN1_CS3.B19;
    sbit  RTR_CAN1_CS3_bit at CAN1_CS3.B20;
    sbit  IDE_CAN1_CS3_bit at CAN1_CS3.B21;
    sbit  SRR_CAN1_CS3_bit at CAN1_CS3.B22;
    sbit  CODE0_CAN1_CS3_bit at CAN1_CS3.B24;
    sbit  CODE1_CAN1_CS3_bit at CAN1_CS3.B25;
    sbit  CODE2_CAN1_CS3_bit at CAN1_CS3.B26;
    sbit  CODE3_CAN1_CS3_bit at CAN1_CS3.B27;
    sbit  ESI_CAN1_CS3_bit at CAN1_CS3.B29;
    sbit  BRS_CAN1_CS3_bit at CAN1_CS3.B30;
    sbit  EDL_CAN1_CS3_bit at CAN1_CS3.B31;

sfr unsigned long   volatile CAN1_ID3             absolute 0x400250B4;
    sbit  EXT0_CAN1_ID3_bit at CAN1_ID3.B0;
    sbit  EXT1_CAN1_ID3_bit at CAN1_ID3.B1;
    sbit  EXT2_CAN1_ID3_bit at CAN1_ID3.B2;
    sbit  EXT3_CAN1_ID3_bit at CAN1_ID3.B3;
    sbit  EXT4_CAN1_ID3_bit at CAN1_ID3.B4;
    sbit  EXT5_CAN1_ID3_bit at CAN1_ID3.B5;
    sbit  EXT6_CAN1_ID3_bit at CAN1_ID3.B6;
    sbit  EXT7_CAN1_ID3_bit at CAN1_ID3.B7;
    sbit  EXT8_CAN1_ID3_bit at CAN1_ID3.B8;
    sbit  EXT9_CAN1_ID3_bit at CAN1_ID3.B9;
    sbit  EXT10_CAN1_ID3_bit at CAN1_ID3.B10;
    sbit  EXT11_CAN1_ID3_bit at CAN1_ID3.B11;
    sbit  EXT12_CAN1_ID3_bit at CAN1_ID3.B12;
    sbit  EXT13_CAN1_ID3_bit at CAN1_ID3.B13;
    sbit  EXT14_CAN1_ID3_bit at CAN1_ID3.B14;
    sbit  EXT15_CAN1_ID3_bit at CAN1_ID3.B15;
    sbit  EXT16_CAN1_ID3_bit at CAN1_ID3.B16;
    sbit  EXT17_CAN1_ID3_bit at CAN1_ID3.B17;
    sbit  STD0_CAN1_ID3_bit at CAN1_ID3.B18;
    sbit  STD1_CAN1_ID3_bit at CAN1_ID3.B19;
    sbit  STD2_CAN1_ID3_bit at CAN1_ID3.B20;
    sbit  STD3_CAN1_ID3_bit at CAN1_ID3.B21;
    sbit  STD4_CAN1_ID3_bit at CAN1_ID3.B22;
    sbit  STD5_CAN1_ID3_bit at CAN1_ID3.B23;
    sbit  STD6_CAN1_ID3_bit at CAN1_ID3.B24;
    sbit  STD7_CAN1_ID3_bit at CAN1_ID3.B25;
    sbit  STD8_CAN1_ID3_bit at CAN1_ID3.B26;
    sbit  STD9_CAN1_ID3_bit at CAN1_ID3.B27;
    sbit  STD10_CAN1_ID3_bit at CAN1_ID3.B28;
    sbit  PRIO0_CAN1_ID3_bit at CAN1_ID3.B29;
    sbit  PRIO1_CAN1_ID3_bit at CAN1_ID3.B30;
    sbit  PRIO2_CAN1_ID3_bit at CAN1_ID3.B31;

sfr unsigned long   volatile CAN1_WORD03          absolute 0x400250B8;
    sbit  DATA_BYTE_30_CAN1_WORD03_bit at CAN1_WORD03.B0;
    sbit  DATA_BYTE_31_CAN1_WORD03_bit at CAN1_WORD03.B1;
    sbit  DATA_BYTE_32_CAN1_WORD03_bit at CAN1_WORD03.B2;
    sbit  DATA_BYTE_33_CAN1_WORD03_bit at CAN1_WORD03.B3;
    sbit  DATA_BYTE_34_CAN1_WORD03_bit at CAN1_WORD03.B4;
    sbit  DATA_BYTE_35_CAN1_WORD03_bit at CAN1_WORD03.B5;
    sbit  DATA_BYTE_36_CAN1_WORD03_bit at CAN1_WORD03.B6;
    sbit  DATA_BYTE_37_CAN1_WORD03_bit at CAN1_WORD03.B7;
    sbit  DATA_BYTE_20_CAN1_WORD03_bit at CAN1_WORD03.B8;
    sbit  DATA_BYTE_21_CAN1_WORD03_bit at CAN1_WORD03.B9;
    sbit  DATA_BYTE_22_CAN1_WORD03_bit at CAN1_WORD03.B10;
    sbit  DATA_BYTE_23_CAN1_WORD03_bit at CAN1_WORD03.B11;
    sbit  DATA_BYTE_24_CAN1_WORD03_bit at CAN1_WORD03.B12;
    sbit  DATA_BYTE_25_CAN1_WORD03_bit at CAN1_WORD03.B13;
    sbit  DATA_BYTE_26_CAN1_WORD03_bit at CAN1_WORD03.B14;
    sbit  DATA_BYTE_27_CAN1_WORD03_bit at CAN1_WORD03.B15;
    sbit  DATA_BYTE_10_CAN1_WORD03_bit at CAN1_WORD03.B16;
    sbit  DATA_BYTE_11_CAN1_WORD03_bit at CAN1_WORD03.B17;
    sbit  DATA_BYTE_12_CAN1_WORD03_bit at CAN1_WORD03.B18;
    sbit  DATA_BYTE_13_CAN1_WORD03_bit at CAN1_WORD03.B19;
    sbit  DATA_BYTE_14_CAN1_WORD03_bit at CAN1_WORD03.B20;
    sbit  DATA_BYTE_15_CAN1_WORD03_bit at CAN1_WORD03.B21;
    sbit  DATA_BYTE_16_CAN1_WORD03_bit at CAN1_WORD03.B22;
    sbit  DATA_BYTE_17_CAN1_WORD03_bit at CAN1_WORD03.B23;
    sbit  DATA_BYTE_00_CAN1_WORD03_bit at CAN1_WORD03.B24;
    sbit  DATA_BYTE_01_CAN1_WORD03_bit at CAN1_WORD03.B25;
    sbit  DATA_BYTE_02_CAN1_WORD03_bit at CAN1_WORD03.B26;
    sbit  DATA_BYTE_03_CAN1_WORD03_bit at CAN1_WORD03.B27;
    sbit  DATA_BYTE_04_CAN1_WORD03_bit at CAN1_WORD03.B28;
    sbit  DATA_BYTE_05_CAN1_WORD03_bit at CAN1_WORD03.B29;
    sbit  DATA_BYTE_06_CAN1_WORD03_bit at CAN1_WORD03.B30;
    sbit  DATA_BYTE_07_CAN1_WORD03_bit at CAN1_WORD03.B31;

sfr unsigned long   volatile CAN1_WORD13          absolute 0x400250BC;
    sbit  DATA_BYTE_70_CAN1_WORD13_bit at CAN1_WORD13.B0;
    sbit  DATA_BYTE_71_CAN1_WORD13_bit at CAN1_WORD13.B1;
    sbit  DATA_BYTE_72_CAN1_WORD13_bit at CAN1_WORD13.B2;
    sbit  DATA_BYTE_73_CAN1_WORD13_bit at CAN1_WORD13.B3;
    sbit  DATA_BYTE_74_CAN1_WORD13_bit at CAN1_WORD13.B4;
    sbit  DATA_BYTE_75_CAN1_WORD13_bit at CAN1_WORD13.B5;
    sbit  DATA_BYTE_76_CAN1_WORD13_bit at CAN1_WORD13.B6;
    sbit  DATA_BYTE_77_CAN1_WORD13_bit at CAN1_WORD13.B7;
    sbit  DATA_BYTE_60_CAN1_WORD13_bit at CAN1_WORD13.B8;
    sbit  DATA_BYTE_61_CAN1_WORD13_bit at CAN1_WORD13.B9;
    sbit  DATA_BYTE_62_CAN1_WORD13_bit at CAN1_WORD13.B10;
    sbit  DATA_BYTE_63_CAN1_WORD13_bit at CAN1_WORD13.B11;
    sbit  DATA_BYTE_64_CAN1_WORD13_bit at CAN1_WORD13.B12;
    sbit  DATA_BYTE_65_CAN1_WORD13_bit at CAN1_WORD13.B13;
    sbit  DATA_BYTE_66_CAN1_WORD13_bit at CAN1_WORD13.B14;
    sbit  DATA_BYTE_67_CAN1_WORD13_bit at CAN1_WORD13.B15;
    sbit  DATA_BYTE_50_CAN1_WORD13_bit at CAN1_WORD13.B16;
    sbit  DATA_BYTE_51_CAN1_WORD13_bit at CAN1_WORD13.B17;
    sbit  DATA_BYTE_52_CAN1_WORD13_bit at CAN1_WORD13.B18;
    sbit  DATA_BYTE_53_CAN1_WORD13_bit at CAN1_WORD13.B19;
    sbit  DATA_BYTE_54_CAN1_WORD13_bit at CAN1_WORD13.B20;
    sbit  DATA_BYTE_55_CAN1_WORD13_bit at CAN1_WORD13.B21;
    sbit  DATA_BYTE_56_CAN1_WORD13_bit at CAN1_WORD13.B22;
    sbit  DATA_BYTE_57_CAN1_WORD13_bit at CAN1_WORD13.B23;
    sbit  DATA_BYTE_40_CAN1_WORD13_bit at CAN1_WORD13.B24;
    sbit  DATA_BYTE_41_CAN1_WORD13_bit at CAN1_WORD13.B25;
    sbit  DATA_BYTE_42_CAN1_WORD13_bit at CAN1_WORD13.B26;
    sbit  DATA_BYTE_43_CAN1_WORD13_bit at CAN1_WORD13.B27;
    sbit  DATA_BYTE_44_CAN1_WORD13_bit at CAN1_WORD13.B28;
    sbit  DATA_BYTE_45_CAN1_WORD13_bit at CAN1_WORD13.B29;
    sbit  DATA_BYTE_46_CAN1_WORD13_bit at CAN1_WORD13.B30;
    sbit  DATA_BYTE_47_CAN1_WORD13_bit at CAN1_WORD13.B31;

sfr unsigned long   volatile CAN1_CS4             absolute 0x400250C0;
    sbit  TIME_STAMP0_CAN1_CS4_bit at CAN1_CS4.B0;
    sbit  TIME_STAMP1_CAN1_CS4_bit at CAN1_CS4.B1;
    sbit  TIME_STAMP2_CAN1_CS4_bit at CAN1_CS4.B2;
    sbit  TIME_STAMP3_CAN1_CS4_bit at CAN1_CS4.B3;
    sbit  TIME_STAMP4_CAN1_CS4_bit at CAN1_CS4.B4;
    sbit  TIME_STAMP5_CAN1_CS4_bit at CAN1_CS4.B5;
    sbit  TIME_STAMP6_CAN1_CS4_bit at CAN1_CS4.B6;
    sbit  TIME_STAMP7_CAN1_CS4_bit at CAN1_CS4.B7;
    sbit  TIME_STAMP8_CAN1_CS4_bit at CAN1_CS4.B8;
    sbit  TIME_STAMP9_CAN1_CS4_bit at CAN1_CS4.B9;
    sbit  TIME_STAMP10_CAN1_CS4_bit at CAN1_CS4.B10;
    sbit  TIME_STAMP11_CAN1_CS4_bit at CAN1_CS4.B11;
    sbit  TIME_STAMP12_CAN1_CS4_bit at CAN1_CS4.B12;
    sbit  TIME_STAMP13_CAN1_CS4_bit at CAN1_CS4.B13;
    sbit  TIME_STAMP14_CAN1_CS4_bit at CAN1_CS4.B14;
    sbit  TIME_STAMP15_CAN1_CS4_bit at CAN1_CS4.B15;
    sbit  DLC0_CAN1_CS4_bit at CAN1_CS4.B16;
    sbit  DLC1_CAN1_CS4_bit at CAN1_CS4.B17;
    sbit  DLC2_CAN1_CS4_bit at CAN1_CS4.B18;
    sbit  DLC3_CAN1_CS4_bit at CAN1_CS4.B19;
    sbit  RTR_CAN1_CS4_bit at CAN1_CS4.B20;
    sbit  IDE_CAN1_CS4_bit at CAN1_CS4.B21;
    sbit  SRR_CAN1_CS4_bit at CAN1_CS4.B22;
    sbit  CODE0_CAN1_CS4_bit at CAN1_CS4.B24;
    sbit  CODE1_CAN1_CS4_bit at CAN1_CS4.B25;
    sbit  CODE2_CAN1_CS4_bit at CAN1_CS4.B26;
    sbit  CODE3_CAN1_CS4_bit at CAN1_CS4.B27;
    sbit  ESI_CAN1_CS4_bit at CAN1_CS4.B29;
    sbit  BRS_CAN1_CS4_bit at CAN1_CS4.B30;
    sbit  EDL_CAN1_CS4_bit at CAN1_CS4.B31;

sfr unsigned long   volatile CAN1_ID4             absolute 0x400250C4;
    sbit  EXT0_CAN1_ID4_bit at CAN1_ID4.B0;
    sbit  EXT1_CAN1_ID4_bit at CAN1_ID4.B1;
    sbit  EXT2_CAN1_ID4_bit at CAN1_ID4.B2;
    sbit  EXT3_CAN1_ID4_bit at CAN1_ID4.B3;
    sbit  EXT4_CAN1_ID4_bit at CAN1_ID4.B4;
    sbit  EXT5_CAN1_ID4_bit at CAN1_ID4.B5;
    sbit  EXT6_CAN1_ID4_bit at CAN1_ID4.B6;
    sbit  EXT7_CAN1_ID4_bit at CAN1_ID4.B7;
    sbit  EXT8_CAN1_ID4_bit at CAN1_ID4.B8;
    sbit  EXT9_CAN1_ID4_bit at CAN1_ID4.B9;
    sbit  EXT10_CAN1_ID4_bit at CAN1_ID4.B10;
    sbit  EXT11_CAN1_ID4_bit at CAN1_ID4.B11;
    sbit  EXT12_CAN1_ID4_bit at CAN1_ID4.B12;
    sbit  EXT13_CAN1_ID4_bit at CAN1_ID4.B13;
    sbit  EXT14_CAN1_ID4_bit at CAN1_ID4.B14;
    sbit  EXT15_CAN1_ID4_bit at CAN1_ID4.B15;
    sbit  EXT16_CAN1_ID4_bit at CAN1_ID4.B16;
    sbit  EXT17_CAN1_ID4_bit at CAN1_ID4.B17;
    sbit  STD0_CAN1_ID4_bit at CAN1_ID4.B18;
    sbit  STD1_CAN1_ID4_bit at CAN1_ID4.B19;
    sbit  STD2_CAN1_ID4_bit at CAN1_ID4.B20;
    sbit  STD3_CAN1_ID4_bit at CAN1_ID4.B21;
    sbit  STD4_CAN1_ID4_bit at CAN1_ID4.B22;
    sbit  STD5_CAN1_ID4_bit at CAN1_ID4.B23;
    sbit  STD6_CAN1_ID4_bit at CAN1_ID4.B24;
    sbit  STD7_CAN1_ID4_bit at CAN1_ID4.B25;
    sbit  STD8_CAN1_ID4_bit at CAN1_ID4.B26;
    sbit  STD9_CAN1_ID4_bit at CAN1_ID4.B27;
    sbit  STD10_CAN1_ID4_bit at CAN1_ID4.B28;
    sbit  PRIO0_CAN1_ID4_bit at CAN1_ID4.B29;
    sbit  PRIO1_CAN1_ID4_bit at CAN1_ID4.B30;
    sbit  PRIO2_CAN1_ID4_bit at CAN1_ID4.B31;

sfr unsigned long   volatile CAN1_WORD04          absolute 0x400250C8;
    sbit  DATA_BYTE_30_CAN1_WORD04_bit at CAN1_WORD04.B0;
    sbit  DATA_BYTE_31_CAN1_WORD04_bit at CAN1_WORD04.B1;
    sbit  DATA_BYTE_32_CAN1_WORD04_bit at CAN1_WORD04.B2;
    sbit  DATA_BYTE_33_CAN1_WORD04_bit at CAN1_WORD04.B3;
    sbit  DATA_BYTE_34_CAN1_WORD04_bit at CAN1_WORD04.B4;
    sbit  DATA_BYTE_35_CAN1_WORD04_bit at CAN1_WORD04.B5;
    sbit  DATA_BYTE_36_CAN1_WORD04_bit at CAN1_WORD04.B6;
    sbit  DATA_BYTE_37_CAN1_WORD04_bit at CAN1_WORD04.B7;
    sbit  DATA_BYTE_20_CAN1_WORD04_bit at CAN1_WORD04.B8;
    sbit  DATA_BYTE_21_CAN1_WORD04_bit at CAN1_WORD04.B9;
    sbit  DATA_BYTE_22_CAN1_WORD04_bit at CAN1_WORD04.B10;
    sbit  DATA_BYTE_23_CAN1_WORD04_bit at CAN1_WORD04.B11;
    sbit  DATA_BYTE_24_CAN1_WORD04_bit at CAN1_WORD04.B12;
    sbit  DATA_BYTE_25_CAN1_WORD04_bit at CAN1_WORD04.B13;
    sbit  DATA_BYTE_26_CAN1_WORD04_bit at CAN1_WORD04.B14;
    sbit  DATA_BYTE_27_CAN1_WORD04_bit at CAN1_WORD04.B15;
    sbit  DATA_BYTE_10_CAN1_WORD04_bit at CAN1_WORD04.B16;
    sbit  DATA_BYTE_11_CAN1_WORD04_bit at CAN1_WORD04.B17;
    sbit  DATA_BYTE_12_CAN1_WORD04_bit at CAN1_WORD04.B18;
    sbit  DATA_BYTE_13_CAN1_WORD04_bit at CAN1_WORD04.B19;
    sbit  DATA_BYTE_14_CAN1_WORD04_bit at CAN1_WORD04.B20;
    sbit  DATA_BYTE_15_CAN1_WORD04_bit at CAN1_WORD04.B21;
    sbit  DATA_BYTE_16_CAN1_WORD04_bit at CAN1_WORD04.B22;
    sbit  DATA_BYTE_17_CAN1_WORD04_bit at CAN1_WORD04.B23;
    sbit  DATA_BYTE_00_CAN1_WORD04_bit at CAN1_WORD04.B24;
    sbit  DATA_BYTE_01_CAN1_WORD04_bit at CAN1_WORD04.B25;
    sbit  DATA_BYTE_02_CAN1_WORD04_bit at CAN1_WORD04.B26;
    sbit  DATA_BYTE_03_CAN1_WORD04_bit at CAN1_WORD04.B27;
    sbit  DATA_BYTE_04_CAN1_WORD04_bit at CAN1_WORD04.B28;
    sbit  DATA_BYTE_05_CAN1_WORD04_bit at CAN1_WORD04.B29;
    sbit  DATA_BYTE_06_CAN1_WORD04_bit at CAN1_WORD04.B30;
    sbit  DATA_BYTE_07_CAN1_WORD04_bit at CAN1_WORD04.B31;

sfr unsigned long   volatile CAN1_WORD14          absolute 0x400250CC;
    sbit  DATA_BYTE_70_CAN1_WORD14_bit at CAN1_WORD14.B0;
    sbit  DATA_BYTE_71_CAN1_WORD14_bit at CAN1_WORD14.B1;
    sbit  DATA_BYTE_72_CAN1_WORD14_bit at CAN1_WORD14.B2;
    sbit  DATA_BYTE_73_CAN1_WORD14_bit at CAN1_WORD14.B3;
    sbit  DATA_BYTE_74_CAN1_WORD14_bit at CAN1_WORD14.B4;
    sbit  DATA_BYTE_75_CAN1_WORD14_bit at CAN1_WORD14.B5;
    sbit  DATA_BYTE_76_CAN1_WORD14_bit at CAN1_WORD14.B6;
    sbit  DATA_BYTE_77_CAN1_WORD14_bit at CAN1_WORD14.B7;
    sbit  DATA_BYTE_60_CAN1_WORD14_bit at CAN1_WORD14.B8;
    sbit  DATA_BYTE_61_CAN1_WORD14_bit at CAN1_WORD14.B9;
    sbit  DATA_BYTE_62_CAN1_WORD14_bit at CAN1_WORD14.B10;
    sbit  DATA_BYTE_63_CAN1_WORD14_bit at CAN1_WORD14.B11;
    sbit  DATA_BYTE_64_CAN1_WORD14_bit at CAN1_WORD14.B12;
    sbit  DATA_BYTE_65_CAN1_WORD14_bit at CAN1_WORD14.B13;
    sbit  DATA_BYTE_66_CAN1_WORD14_bit at CAN1_WORD14.B14;
    sbit  DATA_BYTE_67_CAN1_WORD14_bit at CAN1_WORD14.B15;
    sbit  DATA_BYTE_50_CAN1_WORD14_bit at CAN1_WORD14.B16;
    sbit  DATA_BYTE_51_CAN1_WORD14_bit at CAN1_WORD14.B17;
    sbit  DATA_BYTE_52_CAN1_WORD14_bit at CAN1_WORD14.B18;
    sbit  DATA_BYTE_53_CAN1_WORD14_bit at CAN1_WORD14.B19;
    sbit  DATA_BYTE_54_CAN1_WORD14_bit at CAN1_WORD14.B20;
    sbit  DATA_BYTE_55_CAN1_WORD14_bit at CAN1_WORD14.B21;
    sbit  DATA_BYTE_56_CAN1_WORD14_bit at CAN1_WORD14.B22;
    sbit  DATA_BYTE_57_CAN1_WORD14_bit at CAN1_WORD14.B23;
    sbit  DATA_BYTE_40_CAN1_WORD14_bit at CAN1_WORD14.B24;
    sbit  DATA_BYTE_41_CAN1_WORD14_bit at CAN1_WORD14.B25;
    sbit  DATA_BYTE_42_CAN1_WORD14_bit at CAN1_WORD14.B26;
    sbit  DATA_BYTE_43_CAN1_WORD14_bit at CAN1_WORD14.B27;
    sbit  DATA_BYTE_44_CAN1_WORD14_bit at CAN1_WORD14.B28;
    sbit  DATA_BYTE_45_CAN1_WORD14_bit at CAN1_WORD14.B29;
    sbit  DATA_BYTE_46_CAN1_WORD14_bit at CAN1_WORD14.B30;
    sbit  DATA_BYTE_47_CAN1_WORD14_bit at CAN1_WORD14.B31;

sfr unsigned long   volatile CAN1_CS5             absolute 0x400250D0;
    sbit  TIME_STAMP0_CAN1_CS5_bit at CAN1_CS5.B0;
    sbit  TIME_STAMP1_CAN1_CS5_bit at CAN1_CS5.B1;
    sbit  TIME_STAMP2_CAN1_CS5_bit at CAN1_CS5.B2;
    sbit  TIME_STAMP3_CAN1_CS5_bit at CAN1_CS5.B3;
    sbit  TIME_STAMP4_CAN1_CS5_bit at CAN1_CS5.B4;
    sbit  TIME_STAMP5_CAN1_CS5_bit at CAN1_CS5.B5;
    sbit  TIME_STAMP6_CAN1_CS5_bit at CAN1_CS5.B6;
    sbit  TIME_STAMP7_CAN1_CS5_bit at CAN1_CS5.B7;
    sbit  TIME_STAMP8_CAN1_CS5_bit at CAN1_CS5.B8;
    sbit  TIME_STAMP9_CAN1_CS5_bit at CAN1_CS5.B9;
    sbit  TIME_STAMP10_CAN1_CS5_bit at CAN1_CS5.B10;
    sbit  TIME_STAMP11_CAN1_CS5_bit at CAN1_CS5.B11;
    sbit  TIME_STAMP12_CAN1_CS5_bit at CAN1_CS5.B12;
    sbit  TIME_STAMP13_CAN1_CS5_bit at CAN1_CS5.B13;
    sbit  TIME_STAMP14_CAN1_CS5_bit at CAN1_CS5.B14;
    sbit  TIME_STAMP15_CAN1_CS5_bit at CAN1_CS5.B15;
    sbit  DLC0_CAN1_CS5_bit at CAN1_CS5.B16;
    sbit  DLC1_CAN1_CS5_bit at CAN1_CS5.B17;
    sbit  DLC2_CAN1_CS5_bit at CAN1_CS5.B18;
    sbit  DLC3_CAN1_CS5_bit at CAN1_CS5.B19;
    sbit  RTR_CAN1_CS5_bit at CAN1_CS5.B20;
    sbit  IDE_CAN1_CS5_bit at CAN1_CS5.B21;
    sbit  SRR_CAN1_CS5_bit at CAN1_CS5.B22;
    sbit  CODE0_CAN1_CS5_bit at CAN1_CS5.B24;
    sbit  CODE1_CAN1_CS5_bit at CAN1_CS5.B25;
    sbit  CODE2_CAN1_CS5_bit at CAN1_CS5.B26;
    sbit  CODE3_CAN1_CS5_bit at CAN1_CS5.B27;
    sbit  ESI_CAN1_CS5_bit at CAN1_CS5.B29;
    sbit  BRS_CAN1_CS5_bit at CAN1_CS5.B30;
    sbit  EDL_CAN1_CS5_bit at CAN1_CS5.B31;

sfr unsigned long   volatile CAN1_ID5             absolute 0x400250D4;
    sbit  EXT0_CAN1_ID5_bit at CAN1_ID5.B0;
    sbit  EXT1_CAN1_ID5_bit at CAN1_ID5.B1;
    sbit  EXT2_CAN1_ID5_bit at CAN1_ID5.B2;
    sbit  EXT3_CAN1_ID5_bit at CAN1_ID5.B3;
    sbit  EXT4_CAN1_ID5_bit at CAN1_ID5.B4;
    sbit  EXT5_CAN1_ID5_bit at CAN1_ID5.B5;
    sbit  EXT6_CAN1_ID5_bit at CAN1_ID5.B6;
    sbit  EXT7_CAN1_ID5_bit at CAN1_ID5.B7;
    sbit  EXT8_CAN1_ID5_bit at CAN1_ID5.B8;
    sbit  EXT9_CAN1_ID5_bit at CAN1_ID5.B9;
    sbit  EXT10_CAN1_ID5_bit at CAN1_ID5.B10;
    sbit  EXT11_CAN1_ID5_bit at CAN1_ID5.B11;
    sbit  EXT12_CAN1_ID5_bit at CAN1_ID5.B12;
    sbit  EXT13_CAN1_ID5_bit at CAN1_ID5.B13;
    sbit  EXT14_CAN1_ID5_bit at CAN1_ID5.B14;
    sbit  EXT15_CAN1_ID5_bit at CAN1_ID5.B15;
    sbit  EXT16_CAN1_ID5_bit at CAN1_ID5.B16;
    sbit  EXT17_CAN1_ID5_bit at CAN1_ID5.B17;
    sbit  STD0_CAN1_ID5_bit at CAN1_ID5.B18;
    sbit  STD1_CAN1_ID5_bit at CAN1_ID5.B19;
    sbit  STD2_CAN1_ID5_bit at CAN1_ID5.B20;
    sbit  STD3_CAN1_ID5_bit at CAN1_ID5.B21;
    sbit  STD4_CAN1_ID5_bit at CAN1_ID5.B22;
    sbit  STD5_CAN1_ID5_bit at CAN1_ID5.B23;
    sbit  STD6_CAN1_ID5_bit at CAN1_ID5.B24;
    sbit  STD7_CAN1_ID5_bit at CAN1_ID5.B25;
    sbit  STD8_CAN1_ID5_bit at CAN1_ID5.B26;
    sbit  STD9_CAN1_ID5_bit at CAN1_ID5.B27;
    sbit  STD10_CAN1_ID5_bit at CAN1_ID5.B28;
    sbit  PRIO0_CAN1_ID5_bit at CAN1_ID5.B29;
    sbit  PRIO1_CAN1_ID5_bit at CAN1_ID5.B30;
    sbit  PRIO2_CAN1_ID5_bit at CAN1_ID5.B31;

sfr unsigned long   volatile CAN1_WORD05          absolute 0x400250D8;
    sbit  DATA_BYTE_30_CAN1_WORD05_bit at CAN1_WORD05.B0;
    sbit  DATA_BYTE_31_CAN1_WORD05_bit at CAN1_WORD05.B1;
    sbit  DATA_BYTE_32_CAN1_WORD05_bit at CAN1_WORD05.B2;
    sbit  DATA_BYTE_33_CAN1_WORD05_bit at CAN1_WORD05.B3;
    sbit  DATA_BYTE_34_CAN1_WORD05_bit at CAN1_WORD05.B4;
    sbit  DATA_BYTE_35_CAN1_WORD05_bit at CAN1_WORD05.B5;
    sbit  DATA_BYTE_36_CAN1_WORD05_bit at CAN1_WORD05.B6;
    sbit  DATA_BYTE_37_CAN1_WORD05_bit at CAN1_WORD05.B7;
    sbit  DATA_BYTE_20_CAN1_WORD05_bit at CAN1_WORD05.B8;
    sbit  DATA_BYTE_21_CAN1_WORD05_bit at CAN1_WORD05.B9;
    sbit  DATA_BYTE_22_CAN1_WORD05_bit at CAN1_WORD05.B10;
    sbit  DATA_BYTE_23_CAN1_WORD05_bit at CAN1_WORD05.B11;
    sbit  DATA_BYTE_24_CAN1_WORD05_bit at CAN1_WORD05.B12;
    sbit  DATA_BYTE_25_CAN1_WORD05_bit at CAN1_WORD05.B13;
    sbit  DATA_BYTE_26_CAN1_WORD05_bit at CAN1_WORD05.B14;
    sbit  DATA_BYTE_27_CAN1_WORD05_bit at CAN1_WORD05.B15;
    sbit  DATA_BYTE_10_CAN1_WORD05_bit at CAN1_WORD05.B16;
    sbit  DATA_BYTE_11_CAN1_WORD05_bit at CAN1_WORD05.B17;
    sbit  DATA_BYTE_12_CAN1_WORD05_bit at CAN1_WORD05.B18;
    sbit  DATA_BYTE_13_CAN1_WORD05_bit at CAN1_WORD05.B19;
    sbit  DATA_BYTE_14_CAN1_WORD05_bit at CAN1_WORD05.B20;
    sbit  DATA_BYTE_15_CAN1_WORD05_bit at CAN1_WORD05.B21;
    sbit  DATA_BYTE_16_CAN1_WORD05_bit at CAN1_WORD05.B22;
    sbit  DATA_BYTE_17_CAN1_WORD05_bit at CAN1_WORD05.B23;
    sbit  DATA_BYTE_00_CAN1_WORD05_bit at CAN1_WORD05.B24;
    sbit  DATA_BYTE_01_CAN1_WORD05_bit at CAN1_WORD05.B25;
    sbit  DATA_BYTE_02_CAN1_WORD05_bit at CAN1_WORD05.B26;
    sbit  DATA_BYTE_03_CAN1_WORD05_bit at CAN1_WORD05.B27;
    sbit  DATA_BYTE_04_CAN1_WORD05_bit at CAN1_WORD05.B28;
    sbit  DATA_BYTE_05_CAN1_WORD05_bit at CAN1_WORD05.B29;
    sbit  DATA_BYTE_06_CAN1_WORD05_bit at CAN1_WORD05.B30;
    sbit  DATA_BYTE_07_CAN1_WORD05_bit at CAN1_WORD05.B31;

sfr unsigned long   volatile CAN1_WORD15          absolute 0x400250DC;
    sbit  DATA_BYTE_70_CAN1_WORD15_bit at CAN1_WORD15.B0;
    sbit  DATA_BYTE_71_CAN1_WORD15_bit at CAN1_WORD15.B1;
    sbit  DATA_BYTE_72_CAN1_WORD15_bit at CAN1_WORD15.B2;
    sbit  DATA_BYTE_73_CAN1_WORD15_bit at CAN1_WORD15.B3;
    sbit  DATA_BYTE_74_CAN1_WORD15_bit at CAN1_WORD15.B4;
    sbit  DATA_BYTE_75_CAN1_WORD15_bit at CAN1_WORD15.B5;
    sbit  DATA_BYTE_76_CAN1_WORD15_bit at CAN1_WORD15.B6;
    sbit  DATA_BYTE_77_CAN1_WORD15_bit at CAN1_WORD15.B7;
    sbit  DATA_BYTE_60_CAN1_WORD15_bit at CAN1_WORD15.B8;
    sbit  DATA_BYTE_61_CAN1_WORD15_bit at CAN1_WORD15.B9;
    sbit  DATA_BYTE_62_CAN1_WORD15_bit at CAN1_WORD15.B10;
    sbit  DATA_BYTE_63_CAN1_WORD15_bit at CAN1_WORD15.B11;
    sbit  DATA_BYTE_64_CAN1_WORD15_bit at CAN1_WORD15.B12;
    sbit  DATA_BYTE_65_CAN1_WORD15_bit at CAN1_WORD15.B13;
    sbit  DATA_BYTE_66_CAN1_WORD15_bit at CAN1_WORD15.B14;
    sbit  DATA_BYTE_67_CAN1_WORD15_bit at CAN1_WORD15.B15;
    sbit  DATA_BYTE_50_CAN1_WORD15_bit at CAN1_WORD15.B16;
    sbit  DATA_BYTE_51_CAN1_WORD15_bit at CAN1_WORD15.B17;
    sbit  DATA_BYTE_52_CAN1_WORD15_bit at CAN1_WORD15.B18;
    sbit  DATA_BYTE_53_CAN1_WORD15_bit at CAN1_WORD15.B19;
    sbit  DATA_BYTE_54_CAN1_WORD15_bit at CAN1_WORD15.B20;
    sbit  DATA_BYTE_55_CAN1_WORD15_bit at CAN1_WORD15.B21;
    sbit  DATA_BYTE_56_CAN1_WORD15_bit at CAN1_WORD15.B22;
    sbit  DATA_BYTE_57_CAN1_WORD15_bit at CAN1_WORD15.B23;
    sbit  DATA_BYTE_40_CAN1_WORD15_bit at CAN1_WORD15.B24;
    sbit  DATA_BYTE_41_CAN1_WORD15_bit at CAN1_WORD15.B25;
    sbit  DATA_BYTE_42_CAN1_WORD15_bit at CAN1_WORD15.B26;
    sbit  DATA_BYTE_43_CAN1_WORD15_bit at CAN1_WORD15.B27;
    sbit  DATA_BYTE_44_CAN1_WORD15_bit at CAN1_WORD15.B28;
    sbit  DATA_BYTE_45_CAN1_WORD15_bit at CAN1_WORD15.B29;
    sbit  DATA_BYTE_46_CAN1_WORD15_bit at CAN1_WORD15.B30;
    sbit  DATA_BYTE_47_CAN1_WORD15_bit at CAN1_WORD15.B31;

sfr unsigned long   volatile CAN1_CS6             absolute 0x400250E0;
    sbit  TIME_STAMP0_CAN1_CS6_bit at CAN1_CS6.B0;
    sbit  TIME_STAMP1_CAN1_CS6_bit at CAN1_CS6.B1;
    sbit  TIME_STAMP2_CAN1_CS6_bit at CAN1_CS6.B2;
    sbit  TIME_STAMP3_CAN1_CS6_bit at CAN1_CS6.B3;
    sbit  TIME_STAMP4_CAN1_CS6_bit at CAN1_CS6.B4;
    sbit  TIME_STAMP5_CAN1_CS6_bit at CAN1_CS6.B5;
    sbit  TIME_STAMP6_CAN1_CS6_bit at CAN1_CS6.B6;
    sbit  TIME_STAMP7_CAN1_CS6_bit at CAN1_CS6.B7;
    sbit  TIME_STAMP8_CAN1_CS6_bit at CAN1_CS6.B8;
    sbit  TIME_STAMP9_CAN1_CS6_bit at CAN1_CS6.B9;
    sbit  TIME_STAMP10_CAN1_CS6_bit at CAN1_CS6.B10;
    sbit  TIME_STAMP11_CAN1_CS6_bit at CAN1_CS6.B11;
    sbit  TIME_STAMP12_CAN1_CS6_bit at CAN1_CS6.B12;
    sbit  TIME_STAMP13_CAN1_CS6_bit at CAN1_CS6.B13;
    sbit  TIME_STAMP14_CAN1_CS6_bit at CAN1_CS6.B14;
    sbit  TIME_STAMP15_CAN1_CS6_bit at CAN1_CS6.B15;
    sbit  DLC0_CAN1_CS6_bit at CAN1_CS6.B16;
    sbit  DLC1_CAN1_CS6_bit at CAN1_CS6.B17;
    sbit  DLC2_CAN1_CS6_bit at CAN1_CS6.B18;
    sbit  DLC3_CAN1_CS6_bit at CAN1_CS6.B19;
    sbit  RTR_CAN1_CS6_bit at CAN1_CS6.B20;
    sbit  IDE_CAN1_CS6_bit at CAN1_CS6.B21;
    sbit  SRR_CAN1_CS6_bit at CAN1_CS6.B22;
    sbit  CODE0_CAN1_CS6_bit at CAN1_CS6.B24;
    sbit  CODE1_CAN1_CS6_bit at CAN1_CS6.B25;
    sbit  CODE2_CAN1_CS6_bit at CAN1_CS6.B26;
    sbit  CODE3_CAN1_CS6_bit at CAN1_CS6.B27;
    sbit  ESI_CAN1_CS6_bit at CAN1_CS6.B29;
    sbit  BRS_CAN1_CS6_bit at CAN1_CS6.B30;
    sbit  EDL_CAN1_CS6_bit at CAN1_CS6.B31;

sfr unsigned long   volatile CAN1_ID6             absolute 0x400250E4;
    sbit  EXT0_CAN1_ID6_bit at CAN1_ID6.B0;
    sbit  EXT1_CAN1_ID6_bit at CAN1_ID6.B1;
    sbit  EXT2_CAN1_ID6_bit at CAN1_ID6.B2;
    sbit  EXT3_CAN1_ID6_bit at CAN1_ID6.B3;
    sbit  EXT4_CAN1_ID6_bit at CAN1_ID6.B4;
    sbit  EXT5_CAN1_ID6_bit at CAN1_ID6.B5;
    sbit  EXT6_CAN1_ID6_bit at CAN1_ID6.B6;
    sbit  EXT7_CAN1_ID6_bit at CAN1_ID6.B7;
    sbit  EXT8_CAN1_ID6_bit at CAN1_ID6.B8;
    sbit  EXT9_CAN1_ID6_bit at CAN1_ID6.B9;
    sbit  EXT10_CAN1_ID6_bit at CAN1_ID6.B10;
    sbit  EXT11_CAN1_ID6_bit at CAN1_ID6.B11;
    sbit  EXT12_CAN1_ID6_bit at CAN1_ID6.B12;
    sbit  EXT13_CAN1_ID6_bit at CAN1_ID6.B13;
    sbit  EXT14_CAN1_ID6_bit at CAN1_ID6.B14;
    sbit  EXT15_CAN1_ID6_bit at CAN1_ID6.B15;
    sbit  EXT16_CAN1_ID6_bit at CAN1_ID6.B16;
    sbit  EXT17_CAN1_ID6_bit at CAN1_ID6.B17;
    sbit  STD0_CAN1_ID6_bit at CAN1_ID6.B18;
    sbit  STD1_CAN1_ID6_bit at CAN1_ID6.B19;
    sbit  STD2_CAN1_ID6_bit at CAN1_ID6.B20;
    sbit  STD3_CAN1_ID6_bit at CAN1_ID6.B21;
    sbit  STD4_CAN1_ID6_bit at CAN1_ID6.B22;
    sbit  STD5_CAN1_ID6_bit at CAN1_ID6.B23;
    sbit  STD6_CAN1_ID6_bit at CAN1_ID6.B24;
    sbit  STD7_CAN1_ID6_bit at CAN1_ID6.B25;
    sbit  STD8_CAN1_ID6_bit at CAN1_ID6.B26;
    sbit  STD9_CAN1_ID6_bit at CAN1_ID6.B27;
    sbit  STD10_CAN1_ID6_bit at CAN1_ID6.B28;
    sbit  PRIO0_CAN1_ID6_bit at CAN1_ID6.B29;
    sbit  PRIO1_CAN1_ID6_bit at CAN1_ID6.B30;
    sbit  PRIO2_CAN1_ID6_bit at CAN1_ID6.B31;

sfr unsigned long   volatile CAN1_WORD06          absolute 0x400250E8;
    sbit  DATA_BYTE_30_CAN1_WORD06_bit at CAN1_WORD06.B0;
    sbit  DATA_BYTE_31_CAN1_WORD06_bit at CAN1_WORD06.B1;
    sbit  DATA_BYTE_32_CAN1_WORD06_bit at CAN1_WORD06.B2;
    sbit  DATA_BYTE_33_CAN1_WORD06_bit at CAN1_WORD06.B3;
    sbit  DATA_BYTE_34_CAN1_WORD06_bit at CAN1_WORD06.B4;
    sbit  DATA_BYTE_35_CAN1_WORD06_bit at CAN1_WORD06.B5;
    sbit  DATA_BYTE_36_CAN1_WORD06_bit at CAN1_WORD06.B6;
    sbit  DATA_BYTE_37_CAN1_WORD06_bit at CAN1_WORD06.B7;
    sbit  DATA_BYTE_20_CAN1_WORD06_bit at CAN1_WORD06.B8;
    sbit  DATA_BYTE_21_CAN1_WORD06_bit at CAN1_WORD06.B9;
    sbit  DATA_BYTE_22_CAN1_WORD06_bit at CAN1_WORD06.B10;
    sbit  DATA_BYTE_23_CAN1_WORD06_bit at CAN1_WORD06.B11;
    sbit  DATA_BYTE_24_CAN1_WORD06_bit at CAN1_WORD06.B12;
    sbit  DATA_BYTE_25_CAN1_WORD06_bit at CAN1_WORD06.B13;
    sbit  DATA_BYTE_26_CAN1_WORD06_bit at CAN1_WORD06.B14;
    sbit  DATA_BYTE_27_CAN1_WORD06_bit at CAN1_WORD06.B15;
    sbit  DATA_BYTE_10_CAN1_WORD06_bit at CAN1_WORD06.B16;
    sbit  DATA_BYTE_11_CAN1_WORD06_bit at CAN1_WORD06.B17;
    sbit  DATA_BYTE_12_CAN1_WORD06_bit at CAN1_WORD06.B18;
    sbit  DATA_BYTE_13_CAN1_WORD06_bit at CAN1_WORD06.B19;
    sbit  DATA_BYTE_14_CAN1_WORD06_bit at CAN1_WORD06.B20;
    sbit  DATA_BYTE_15_CAN1_WORD06_bit at CAN1_WORD06.B21;
    sbit  DATA_BYTE_16_CAN1_WORD06_bit at CAN1_WORD06.B22;
    sbit  DATA_BYTE_17_CAN1_WORD06_bit at CAN1_WORD06.B23;
    sbit  DATA_BYTE_00_CAN1_WORD06_bit at CAN1_WORD06.B24;
    sbit  DATA_BYTE_01_CAN1_WORD06_bit at CAN1_WORD06.B25;
    sbit  DATA_BYTE_02_CAN1_WORD06_bit at CAN1_WORD06.B26;
    sbit  DATA_BYTE_03_CAN1_WORD06_bit at CAN1_WORD06.B27;
    sbit  DATA_BYTE_04_CAN1_WORD06_bit at CAN1_WORD06.B28;
    sbit  DATA_BYTE_05_CAN1_WORD06_bit at CAN1_WORD06.B29;
    sbit  DATA_BYTE_06_CAN1_WORD06_bit at CAN1_WORD06.B30;
    sbit  DATA_BYTE_07_CAN1_WORD06_bit at CAN1_WORD06.B31;

sfr unsigned long   volatile CAN1_WORD16          absolute 0x400250EC;
    sbit  DATA_BYTE_70_CAN1_WORD16_bit at CAN1_WORD16.B0;
    sbit  DATA_BYTE_71_CAN1_WORD16_bit at CAN1_WORD16.B1;
    sbit  DATA_BYTE_72_CAN1_WORD16_bit at CAN1_WORD16.B2;
    sbit  DATA_BYTE_73_CAN1_WORD16_bit at CAN1_WORD16.B3;
    sbit  DATA_BYTE_74_CAN1_WORD16_bit at CAN1_WORD16.B4;
    sbit  DATA_BYTE_75_CAN1_WORD16_bit at CAN1_WORD16.B5;
    sbit  DATA_BYTE_76_CAN1_WORD16_bit at CAN1_WORD16.B6;
    sbit  DATA_BYTE_77_CAN1_WORD16_bit at CAN1_WORD16.B7;
    sbit  DATA_BYTE_60_CAN1_WORD16_bit at CAN1_WORD16.B8;
    sbit  DATA_BYTE_61_CAN1_WORD16_bit at CAN1_WORD16.B9;
    sbit  DATA_BYTE_62_CAN1_WORD16_bit at CAN1_WORD16.B10;
    sbit  DATA_BYTE_63_CAN1_WORD16_bit at CAN1_WORD16.B11;
    sbit  DATA_BYTE_64_CAN1_WORD16_bit at CAN1_WORD16.B12;
    sbit  DATA_BYTE_65_CAN1_WORD16_bit at CAN1_WORD16.B13;
    sbit  DATA_BYTE_66_CAN1_WORD16_bit at CAN1_WORD16.B14;
    sbit  DATA_BYTE_67_CAN1_WORD16_bit at CAN1_WORD16.B15;
    sbit  DATA_BYTE_50_CAN1_WORD16_bit at CAN1_WORD16.B16;
    sbit  DATA_BYTE_51_CAN1_WORD16_bit at CAN1_WORD16.B17;
    sbit  DATA_BYTE_52_CAN1_WORD16_bit at CAN1_WORD16.B18;
    sbit  DATA_BYTE_53_CAN1_WORD16_bit at CAN1_WORD16.B19;
    sbit  DATA_BYTE_54_CAN1_WORD16_bit at CAN1_WORD16.B20;
    sbit  DATA_BYTE_55_CAN1_WORD16_bit at CAN1_WORD16.B21;
    sbit  DATA_BYTE_56_CAN1_WORD16_bit at CAN1_WORD16.B22;
    sbit  DATA_BYTE_57_CAN1_WORD16_bit at CAN1_WORD16.B23;
    sbit  DATA_BYTE_40_CAN1_WORD16_bit at CAN1_WORD16.B24;
    sbit  DATA_BYTE_41_CAN1_WORD16_bit at CAN1_WORD16.B25;
    sbit  DATA_BYTE_42_CAN1_WORD16_bit at CAN1_WORD16.B26;
    sbit  DATA_BYTE_43_CAN1_WORD16_bit at CAN1_WORD16.B27;
    sbit  DATA_BYTE_44_CAN1_WORD16_bit at CAN1_WORD16.B28;
    sbit  DATA_BYTE_45_CAN1_WORD16_bit at CAN1_WORD16.B29;
    sbit  DATA_BYTE_46_CAN1_WORD16_bit at CAN1_WORD16.B30;
    sbit  DATA_BYTE_47_CAN1_WORD16_bit at CAN1_WORD16.B31;

sfr unsigned long   volatile CAN1_CS7             absolute 0x400250F0;
    sbit  TIME_STAMP0_CAN1_CS7_bit at CAN1_CS7.B0;
    sbit  TIME_STAMP1_CAN1_CS7_bit at CAN1_CS7.B1;
    sbit  TIME_STAMP2_CAN1_CS7_bit at CAN1_CS7.B2;
    sbit  TIME_STAMP3_CAN1_CS7_bit at CAN1_CS7.B3;
    sbit  TIME_STAMP4_CAN1_CS7_bit at CAN1_CS7.B4;
    sbit  TIME_STAMP5_CAN1_CS7_bit at CAN1_CS7.B5;
    sbit  TIME_STAMP6_CAN1_CS7_bit at CAN1_CS7.B6;
    sbit  TIME_STAMP7_CAN1_CS7_bit at CAN1_CS7.B7;
    sbit  TIME_STAMP8_CAN1_CS7_bit at CAN1_CS7.B8;
    sbit  TIME_STAMP9_CAN1_CS7_bit at CAN1_CS7.B9;
    sbit  TIME_STAMP10_CAN1_CS7_bit at CAN1_CS7.B10;
    sbit  TIME_STAMP11_CAN1_CS7_bit at CAN1_CS7.B11;
    sbit  TIME_STAMP12_CAN1_CS7_bit at CAN1_CS7.B12;
    sbit  TIME_STAMP13_CAN1_CS7_bit at CAN1_CS7.B13;
    sbit  TIME_STAMP14_CAN1_CS7_bit at CAN1_CS7.B14;
    sbit  TIME_STAMP15_CAN1_CS7_bit at CAN1_CS7.B15;
    sbit  DLC0_CAN1_CS7_bit at CAN1_CS7.B16;
    sbit  DLC1_CAN1_CS7_bit at CAN1_CS7.B17;
    sbit  DLC2_CAN1_CS7_bit at CAN1_CS7.B18;
    sbit  DLC3_CAN1_CS7_bit at CAN1_CS7.B19;
    sbit  RTR_CAN1_CS7_bit at CAN1_CS7.B20;
    sbit  IDE_CAN1_CS7_bit at CAN1_CS7.B21;
    sbit  SRR_CAN1_CS7_bit at CAN1_CS7.B22;
    sbit  CODE0_CAN1_CS7_bit at CAN1_CS7.B24;
    sbit  CODE1_CAN1_CS7_bit at CAN1_CS7.B25;
    sbit  CODE2_CAN1_CS7_bit at CAN1_CS7.B26;
    sbit  CODE3_CAN1_CS7_bit at CAN1_CS7.B27;
    sbit  ESI_CAN1_CS7_bit at CAN1_CS7.B29;
    sbit  BRS_CAN1_CS7_bit at CAN1_CS7.B30;
    sbit  EDL_CAN1_CS7_bit at CAN1_CS7.B31;

sfr unsigned long   volatile CAN1_ID7             absolute 0x400250F4;
    sbit  EXT0_CAN1_ID7_bit at CAN1_ID7.B0;
    sbit  EXT1_CAN1_ID7_bit at CAN1_ID7.B1;
    sbit  EXT2_CAN1_ID7_bit at CAN1_ID7.B2;
    sbit  EXT3_CAN1_ID7_bit at CAN1_ID7.B3;
    sbit  EXT4_CAN1_ID7_bit at CAN1_ID7.B4;
    sbit  EXT5_CAN1_ID7_bit at CAN1_ID7.B5;
    sbit  EXT6_CAN1_ID7_bit at CAN1_ID7.B6;
    sbit  EXT7_CAN1_ID7_bit at CAN1_ID7.B7;
    sbit  EXT8_CAN1_ID7_bit at CAN1_ID7.B8;
    sbit  EXT9_CAN1_ID7_bit at CAN1_ID7.B9;
    sbit  EXT10_CAN1_ID7_bit at CAN1_ID7.B10;
    sbit  EXT11_CAN1_ID7_bit at CAN1_ID7.B11;
    sbit  EXT12_CAN1_ID7_bit at CAN1_ID7.B12;
    sbit  EXT13_CAN1_ID7_bit at CAN1_ID7.B13;
    sbit  EXT14_CAN1_ID7_bit at CAN1_ID7.B14;
    sbit  EXT15_CAN1_ID7_bit at CAN1_ID7.B15;
    sbit  EXT16_CAN1_ID7_bit at CAN1_ID7.B16;
    sbit  EXT17_CAN1_ID7_bit at CAN1_ID7.B17;
    sbit  STD0_CAN1_ID7_bit at CAN1_ID7.B18;
    sbit  STD1_CAN1_ID7_bit at CAN1_ID7.B19;
    sbit  STD2_CAN1_ID7_bit at CAN1_ID7.B20;
    sbit  STD3_CAN1_ID7_bit at CAN1_ID7.B21;
    sbit  STD4_CAN1_ID7_bit at CAN1_ID7.B22;
    sbit  STD5_CAN1_ID7_bit at CAN1_ID7.B23;
    sbit  STD6_CAN1_ID7_bit at CAN1_ID7.B24;
    sbit  STD7_CAN1_ID7_bit at CAN1_ID7.B25;
    sbit  STD8_CAN1_ID7_bit at CAN1_ID7.B26;
    sbit  STD9_CAN1_ID7_bit at CAN1_ID7.B27;
    sbit  STD10_CAN1_ID7_bit at CAN1_ID7.B28;
    sbit  PRIO0_CAN1_ID7_bit at CAN1_ID7.B29;
    sbit  PRIO1_CAN1_ID7_bit at CAN1_ID7.B30;
    sbit  PRIO2_CAN1_ID7_bit at CAN1_ID7.B31;

sfr unsigned long   volatile CAN1_WORD07          absolute 0x400250F8;
    sbit  DATA_BYTE_30_CAN1_WORD07_bit at CAN1_WORD07.B0;
    sbit  DATA_BYTE_31_CAN1_WORD07_bit at CAN1_WORD07.B1;
    sbit  DATA_BYTE_32_CAN1_WORD07_bit at CAN1_WORD07.B2;
    sbit  DATA_BYTE_33_CAN1_WORD07_bit at CAN1_WORD07.B3;
    sbit  DATA_BYTE_34_CAN1_WORD07_bit at CAN1_WORD07.B4;
    sbit  DATA_BYTE_35_CAN1_WORD07_bit at CAN1_WORD07.B5;
    sbit  DATA_BYTE_36_CAN1_WORD07_bit at CAN1_WORD07.B6;
    sbit  DATA_BYTE_37_CAN1_WORD07_bit at CAN1_WORD07.B7;
    sbit  DATA_BYTE_20_CAN1_WORD07_bit at CAN1_WORD07.B8;
    sbit  DATA_BYTE_21_CAN1_WORD07_bit at CAN1_WORD07.B9;
    sbit  DATA_BYTE_22_CAN1_WORD07_bit at CAN1_WORD07.B10;
    sbit  DATA_BYTE_23_CAN1_WORD07_bit at CAN1_WORD07.B11;
    sbit  DATA_BYTE_24_CAN1_WORD07_bit at CAN1_WORD07.B12;
    sbit  DATA_BYTE_25_CAN1_WORD07_bit at CAN1_WORD07.B13;
    sbit  DATA_BYTE_26_CAN1_WORD07_bit at CAN1_WORD07.B14;
    sbit  DATA_BYTE_27_CAN1_WORD07_bit at CAN1_WORD07.B15;
    sbit  DATA_BYTE_10_CAN1_WORD07_bit at CAN1_WORD07.B16;
    sbit  DATA_BYTE_11_CAN1_WORD07_bit at CAN1_WORD07.B17;
    sbit  DATA_BYTE_12_CAN1_WORD07_bit at CAN1_WORD07.B18;
    sbit  DATA_BYTE_13_CAN1_WORD07_bit at CAN1_WORD07.B19;
    sbit  DATA_BYTE_14_CAN1_WORD07_bit at CAN1_WORD07.B20;
    sbit  DATA_BYTE_15_CAN1_WORD07_bit at CAN1_WORD07.B21;
    sbit  DATA_BYTE_16_CAN1_WORD07_bit at CAN1_WORD07.B22;
    sbit  DATA_BYTE_17_CAN1_WORD07_bit at CAN1_WORD07.B23;
    sbit  DATA_BYTE_00_CAN1_WORD07_bit at CAN1_WORD07.B24;
    sbit  DATA_BYTE_01_CAN1_WORD07_bit at CAN1_WORD07.B25;
    sbit  DATA_BYTE_02_CAN1_WORD07_bit at CAN1_WORD07.B26;
    sbit  DATA_BYTE_03_CAN1_WORD07_bit at CAN1_WORD07.B27;
    sbit  DATA_BYTE_04_CAN1_WORD07_bit at CAN1_WORD07.B28;
    sbit  DATA_BYTE_05_CAN1_WORD07_bit at CAN1_WORD07.B29;
    sbit  DATA_BYTE_06_CAN1_WORD07_bit at CAN1_WORD07.B30;
    sbit  DATA_BYTE_07_CAN1_WORD07_bit at CAN1_WORD07.B31;

sfr unsigned long   volatile CAN1_WORD17          absolute 0x400250FC;
    sbit  DATA_BYTE_70_CAN1_WORD17_bit at CAN1_WORD17.B0;
    sbit  DATA_BYTE_71_CAN1_WORD17_bit at CAN1_WORD17.B1;
    sbit  DATA_BYTE_72_CAN1_WORD17_bit at CAN1_WORD17.B2;
    sbit  DATA_BYTE_73_CAN1_WORD17_bit at CAN1_WORD17.B3;
    sbit  DATA_BYTE_74_CAN1_WORD17_bit at CAN1_WORD17.B4;
    sbit  DATA_BYTE_75_CAN1_WORD17_bit at CAN1_WORD17.B5;
    sbit  DATA_BYTE_76_CAN1_WORD17_bit at CAN1_WORD17.B6;
    sbit  DATA_BYTE_77_CAN1_WORD17_bit at CAN1_WORD17.B7;
    sbit  DATA_BYTE_60_CAN1_WORD17_bit at CAN1_WORD17.B8;
    sbit  DATA_BYTE_61_CAN1_WORD17_bit at CAN1_WORD17.B9;
    sbit  DATA_BYTE_62_CAN1_WORD17_bit at CAN1_WORD17.B10;
    sbit  DATA_BYTE_63_CAN1_WORD17_bit at CAN1_WORD17.B11;
    sbit  DATA_BYTE_64_CAN1_WORD17_bit at CAN1_WORD17.B12;
    sbit  DATA_BYTE_65_CAN1_WORD17_bit at CAN1_WORD17.B13;
    sbit  DATA_BYTE_66_CAN1_WORD17_bit at CAN1_WORD17.B14;
    sbit  DATA_BYTE_67_CAN1_WORD17_bit at CAN1_WORD17.B15;
    sbit  DATA_BYTE_50_CAN1_WORD17_bit at CAN1_WORD17.B16;
    sbit  DATA_BYTE_51_CAN1_WORD17_bit at CAN1_WORD17.B17;
    sbit  DATA_BYTE_52_CAN1_WORD17_bit at CAN1_WORD17.B18;
    sbit  DATA_BYTE_53_CAN1_WORD17_bit at CAN1_WORD17.B19;
    sbit  DATA_BYTE_54_CAN1_WORD17_bit at CAN1_WORD17.B20;
    sbit  DATA_BYTE_55_CAN1_WORD17_bit at CAN1_WORD17.B21;
    sbit  DATA_BYTE_56_CAN1_WORD17_bit at CAN1_WORD17.B22;
    sbit  DATA_BYTE_57_CAN1_WORD17_bit at CAN1_WORD17.B23;
    sbit  DATA_BYTE_40_CAN1_WORD17_bit at CAN1_WORD17.B24;
    sbit  DATA_BYTE_41_CAN1_WORD17_bit at CAN1_WORD17.B25;
    sbit  DATA_BYTE_42_CAN1_WORD17_bit at CAN1_WORD17.B26;
    sbit  DATA_BYTE_43_CAN1_WORD17_bit at CAN1_WORD17.B27;
    sbit  DATA_BYTE_44_CAN1_WORD17_bit at CAN1_WORD17.B28;
    sbit  DATA_BYTE_45_CAN1_WORD17_bit at CAN1_WORD17.B29;
    sbit  DATA_BYTE_46_CAN1_WORD17_bit at CAN1_WORD17.B30;
    sbit  DATA_BYTE_47_CAN1_WORD17_bit at CAN1_WORD17.B31;

sfr unsigned long   volatile CAN1_CS8             absolute 0x40025100;
    sbit  TIME_STAMP0_CAN1_CS8_bit at CAN1_CS8.B0;
    sbit  TIME_STAMP1_CAN1_CS8_bit at CAN1_CS8.B1;
    sbit  TIME_STAMP2_CAN1_CS8_bit at CAN1_CS8.B2;
    sbit  TIME_STAMP3_CAN1_CS8_bit at CAN1_CS8.B3;
    sbit  TIME_STAMP4_CAN1_CS8_bit at CAN1_CS8.B4;
    sbit  TIME_STAMP5_CAN1_CS8_bit at CAN1_CS8.B5;
    sbit  TIME_STAMP6_CAN1_CS8_bit at CAN1_CS8.B6;
    sbit  TIME_STAMP7_CAN1_CS8_bit at CAN1_CS8.B7;
    sbit  TIME_STAMP8_CAN1_CS8_bit at CAN1_CS8.B8;
    sbit  TIME_STAMP9_CAN1_CS8_bit at CAN1_CS8.B9;
    sbit  TIME_STAMP10_CAN1_CS8_bit at CAN1_CS8.B10;
    sbit  TIME_STAMP11_CAN1_CS8_bit at CAN1_CS8.B11;
    sbit  TIME_STAMP12_CAN1_CS8_bit at CAN1_CS8.B12;
    sbit  TIME_STAMP13_CAN1_CS8_bit at CAN1_CS8.B13;
    sbit  TIME_STAMP14_CAN1_CS8_bit at CAN1_CS8.B14;
    sbit  TIME_STAMP15_CAN1_CS8_bit at CAN1_CS8.B15;
    sbit  DLC0_CAN1_CS8_bit at CAN1_CS8.B16;
    sbit  DLC1_CAN1_CS8_bit at CAN1_CS8.B17;
    sbit  DLC2_CAN1_CS8_bit at CAN1_CS8.B18;
    sbit  DLC3_CAN1_CS8_bit at CAN1_CS8.B19;
    sbit  RTR_CAN1_CS8_bit at CAN1_CS8.B20;
    sbit  IDE_CAN1_CS8_bit at CAN1_CS8.B21;
    sbit  SRR_CAN1_CS8_bit at CAN1_CS8.B22;
    sbit  CODE0_CAN1_CS8_bit at CAN1_CS8.B24;
    sbit  CODE1_CAN1_CS8_bit at CAN1_CS8.B25;
    sbit  CODE2_CAN1_CS8_bit at CAN1_CS8.B26;
    sbit  CODE3_CAN1_CS8_bit at CAN1_CS8.B27;
    sbit  ESI_CAN1_CS8_bit at CAN1_CS8.B29;
    sbit  BRS_CAN1_CS8_bit at CAN1_CS8.B30;
    sbit  EDL_CAN1_CS8_bit at CAN1_CS8.B31;

sfr unsigned long   volatile CAN1_ID8             absolute 0x40025104;
    sbit  EXT0_CAN1_ID8_bit at CAN1_ID8.B0;
    sbit  EXT1_CAN1_ID8_bit at CAN1_ID8.B1;
    sbit  EXT2_CAN1_ID8_bit at CAN1_ID8.B2;
    sbit  EXT3_CAN1_ID8_bit at CAN1_ID8.B3;
    sbit  EXT4_CAN1_ID8_bit at CAN1_ID8.B4;
    sbit  EXT5_CAN1_ID8_bit at CAN1_ID8.B5;
    sbit  EXT6_CAN1_ID8_bit at CAN1_ID8.B6;
    sbit  EXT7_CAN1_ID8_bit at CAN1_ID8.B7;
    sbit  EXT8_CAN1_ID8_bit at CAN1_ID8.B8;
    sbit  EXT9_CAN1_ID8_bit at CAN1_ID8.B9;
    sbit  EXT10_CAN1_ID8_bit at CAN1_ID8.B10;
    sbit  EXT11_CAN1_ID8_bit at CAN1_ID8.B11;
    sbit  EXT12_CAN1_ID8_bit at CAN1_ID8.B12;
    sbit  EXT13_CAN1_ID8_bit at CAN1_ID8.B13;
    sbit  EXT14_CAN1_ID8_bit at CAN1_ID8.B14;
    sbit  EXT15_CAN1_ID8_bit at CAN1_ID8.B15;
    sbit  EXT16_CAN1_ID8_bit at CAN1_ID8.B16;
    sbit  EXT17_CAN1_ID8_bit at CAN1_ID8.B17;
    sbit  STD0_CAN1_ID8_bit at CAN1_ID8.B18;
    sbit  STD1_CAN1_ID8_bit at CAN1_ID8.B19;
    sbit  STD2_CAN1_ID8_bit at CAN1_ID8.B20;
    sbit  STD3_CAN1_ID8_bit at CAN1_ID8.B21;
    sbit  STD4_CAN1_ID8_bit at CAN1_ID8.B22;
    sbit  STD5_CAN1_ID8_bit at CAN1_ID8.B23;
    sbit  STD6_CAN1_ID8_bit at CAN1_ID8.B24;
    sbit  STD7_CAN1_ID8_bit at CAN1_ID8.B25;
    sbit  STD8_CAN1_ID8_bit at CAN1_ID8.B26;
    sbit  STD9_CAN1_ID8_bit at CAN1_ID8.B27;
    sbit  STD10_CAN1_ID8_bit at CAN1_ID8.B28;
    sbit  PRIO0_CAN1_ID8_bit at CAN1_ID8.B29;
    sbit  PRIO1_CAN1_ID8_bit at CAN1_ID8.B30;
    sbit  PRIO2_CAN1_ID8_bit at CAN1_ID8.B31;

sfr unsigned long   volatile CAN1_WORD08          absolute 0x40025108;
    sbit  DATA_BYTE_30_CAN1_WORD08_bit at CAN1_WORD08.B0;
    sbit  DATA_BYTE_31_CAN1_WORD08_bit at CAN1_WORD08.B1;
    sbit  DATA_BYTE_32_CAN1_WORD08_bit at CAN1_WORD08.B2;
    sbit  DATA_BYTE_33_CAN1_WORD08_bit at CAN1_WORD08.B3;
    sbit  DATA_BYTE_34_CAN1_WORD08_bit at CAN1_WORD08.B4;
    sbit  DATA_BYTE_35_CAN1_WORD08_bit at CAN1_WORD08.B5;
    sbit  DATA_BYTE_36_CAN1_WORD08_bit at CAN1_WORD08.B6;
    sbit  DATA_BYTE_37_CAN1_WORD08_bit at CAN1_WORD08.B7;
    sbit  DATA_BYTE_20_CAN1_WORD08_bit at CAN1_WORD08.B8;
    sbit  DATA_BYTE_21_CAN1_WORD08_bit at CAN1_WORD08.B9;
    sbit  DATA_BYTE_22_CAN1_WORD08_bit at CAN1_WORD08.B10;
    sbit  DATA_BYTE_23_CAN1_WORD08_bit at CAN1_WORD08.B11;
    sbit  DATA_BYTE_24_CAN1_WORD08_bit at CAN1_WORD08.B12;
    sbit  DATA_BYTE_25_CAN1_WORD08_bit at CAN1_WORD08.B13;
    sbit  DATA_BYTE_26_CAN1_WORD08_bit at CAN1_WORD08.B14;
    sbit  DATA_BYTE_27_CAN1_WORD08_bit at CAN1_WORD08.B15;
    sbit  DATA_BYTE_10_CAN1_WORD08_bit at CAN1_WORD08.B16;
    sbit  DATA_BYTE_11_CAN1_WORD08_bit at CAN1_WORD08.B17;
    sbit  DATA_BYTE_12_CAN1_WORD08_bit at CAN1_WORD08.B18;
    sbit  DATA_BYTE_13_CAN1_WORD08_bit at CAN1_WORD08.B19;
    sbit  DATA_BYTE_14_CAN1_WORD08_bit at CAN1_WORD08.B20;
    sbit  DATA_BYTE_15_CAN1_WORD08_bit at CAN1_WORD08.B21;
    sbit  DATA_BYTE_16_CAN1_WORD08_bit at CAN1_WORD08.B22;
    sbit  DATA_BYTE_17_CAN1_WORD08_bit at CAN1_WORD08.B23;
    sbit  DATA_BYTE_00_CAN1_WORD08_bit at CAN1_WORD08.B24;
    sbit  DATA_BYTE_01_CAN1_WORD08_bit at CAN1_WORD08.B25;
    sbit  DATA_BYTE_02_CAN1_WORD08_bit at CAN1_WORD08.B26;
    sbit  DATA_BYTE_03_CAN1_WORD08_bit at CAN1_WORD08.B27;
    sbit  DATA_BYTE_04_CAN1_WORD08_bit at CAN1_WORD08.B28;
    sbit  DATA_BYTE_05_CAN1_WORD08_bit at CAN1_WORD08.B29;
    sbit  DATA_BYTE_06_CAN1_WORD08_bit at CAN1_WORD08.B30;
    sbit  DATA_BYTE_07_CAN1_WORD08_bit at CAN1_WORD08.B31;

sfr unsigned long   volatile CAN1_WORD18          absolute 0x4002510C;
    sbit  DATA_BYTE_70_CAN1_WORD18_bit at CAN1_WORD18.B0;
    sbit  DATA_BYTE_71_CAN1_WORD18_bit at CAN1_WORD18.B1;
    sbit  DATA_BYTE_72_CAN1_WORD18_bit at CAN1_WORD18.B2;
    sbit  DATA_BYTE_73_CAN1_WORD18_bit at CAN1_WORD18.B3;
    sbit  DATA_BYTE_74_CAN1_WORD18_bit at CAN1_WORD18.B4;
    sbit  DATA_BYTE_75_CAN1_WORD18_bit at CAN1_WORD18.B5;
    sbit  DATA_BYTE_76_CAN1_WORD18_bit at CAN1_WORD18.B6;
    sbit  DATA_BYTE_77_CAN1_WORD18_bit at CAN1_WORD18.B7;
    sbit  DATA_BYTE_60_CAN1_WORD18_bit at CAN1_WORD18.B8;
    sbit  DATA_BYTE_61_CAN1_WORD18_bit at CAN1_WORD18.B9;
    sbit  DATA_BYTE_62_CAN1_WORD18_bit at CAN1_WORD18.B10;
    sbit  DATA_BYTE_63_CAN1_WORD18_bit at CAN1_WORD18.B11;
    sbit  DATA_BYTE_64_CAN1_WORD18_bit at CAN1_WORD18.B12;
    sbit  DATA_BYTE_65_CAN1_WORD18_bit at CAN1_WORD18.B13;
    sbit  DATA_BYTE_66_CAN1_WORD18_bit at CAN1_WORD18.B14;
    sbit  DATA_BYTE_67_CAN1_WORD18_bit at CAN1_WORD18.B15;
    sbit  DATA_BYTE_50_CAN1_WORD18_bit at CAN1_WORD18.B16;
    sbit  DATA_BYTE_51_CAN1_WORD18_bit at CAN1_WORD18.B17;
    sbit  DATA_BYTE_52_CAN1_WORD18_bit at CAN1_WORD18.B18;
    sbit  DATA_BYTE_53_CAN1_WORD18_bit at CAN1_WORD18.B19;
    sbit  DATA_BYTE_54_CAN1_WORD18_bit at CAN1_WORD18.B20;
    sbit  DATA_BYTE_55_CAN1_WORD18_bit at CAN1_WORD18.B21;
    sbit  DATA_BYTE_56_CAN1_WORD18_bit at CAN1_WORD18.B22;
    sbit  DATA_BYTE_57_CAN1_WORD18_bit at CAN1_WORD18.B23;
    sbit  DATA_BYTE_40_CAN1_WORD18_bit at CAN1_WORD18.B24;
    sbit  DATA_BYTE_41_CAN1_WORD18_bit at CAN1_WORD18.B25;
    sbit  DATA_BYTE_42_CAN1_WORD18_bit at CAN1_WORD18.B26;
    sbit  DATA_BYTE_43_CAN1_WORD18_bit at CAN1_WORD18.B27;
    sbit  DATA_BYTE_44_CAN1_WORD18_bit at CAN1_WORD18.B28;
    sbit  DATA_BYTE_45_CAN1_WORD18_bit at CAN1_WORD18.B29;
    sbit  DATA_BYTE_46_CAN1_WORD18_bit at CAN1_WORD18.B30;
    sbit  DATA_BYTE_47_CAN1_WORD18_bit at CAN1_WORD18.B31;

sfr unsigned long   volatile CAN1_CS9             absolute 0x40025110;
    sbit  TIME_STAMP0_CAN1_CS9_bit at CAN1_CS9.B0;
    sbit  TIME_STAMP1_CAN1_CS9_bit at CAN1_CS9.B1;
    sbit  TIME_STAMP2_CAN1_CS9_bit at CAN1_CS9.B2;
    sbit  TIME_STAMP3_CAN1_CS9_bit at CAN1_CS9.B3;
    sbit  TIME_STAMP4_CAN1_CS9_bit at CAN1_CS9.B4;
    sbit  TIME_STAMP5_CAN1_CS9_bit at CAN1_CS9.B5;
    sbit  TIME_STAMP6_CAN1_CS9_bit at CAN1_CS9.B6;
    sbit  TIME_STAMP7_CAN1_CS9_bit at CAN1_CS9.B7;
    sbit  TIME_STAMP8_CAN1_CS9_bit at CAN1_CS9.B8;
    sbit  TIME_STAMP9_CAN1_CS9_bit at CAN1_CS9.B9;
    sbit  TIME_STAMP10_CAN1_CS9_bit at CAN1_CS9.B10;
    sbit  TIME_STAMP11_CAN1_CS9_bit at CAN1_CS9.B11;
    sbit  TIME_STAMP12_CAN1_CS9_bit at CAN1_CS9.B12;
    sbit  TIME_STAMP13_CAN1_CS9_bit at CAN1_CS9.B13;
    sbit  TIME_STAMP14_CAN1_CS9_bit at CAN1_CS9.B14;
    sbit  TIME_STAMP15_CAN1_CS9_bit at CAN1_CS9.B15;
    sbit  DLC0_CAN1_CS9_bit at CAN1_CS9.B16;
    sbit  DLC1_CAN1_CS9_bit at CAN1_CS9.B17;
    sbit  DLC2_CAN1_CS9_bit at CAN1_CS9.B18;
    sbit  DLC3_CAN1_CS9_bit at CAN1_CS9.B19;
    sbit  RTR_CAN1_CS9_bit at CAN1_CS9.B20;
    sbit  IDE_CAN1_CS9_bit at CAN1_CS9.B21;
    sbit  SRR_CAN1_CS9_bit at CAN1_CS9.B22;
    sbit  CODE0_CAN1_CS9_bit at CAN1_CS9.B24;
    sbit  CODE1_CAN1_CS9_bit at CAN1_CS9.B25;
    sbit  CODE2_CAN1_CS9_bit at CAN1_CS9.B26;
    sbit  CODE3_CAN1_CS9_bit at CAN1_CS9.B27;
    sbit  ESI_CAN1_CS9_bit at CAN1_CS9.B29;
    sbit  BRS_CAN1_CS9_bit at CAN1_CS9.B30;
    sbit  EDL_CAN1_CS9_bit at CAN1_CS9.B31;

sfr unsigned long   volatile CAN1_ID9             absolute 0x40025114;
    sbit  EXT0_CAN1_ID9_bit at CAN1_ID9.B0;
    sbit  EXT1_CAN1_ID9_bit at CAN1_ID9.B1;
    sbit  EXT2_CAN1_ID9_bit at CAN1_ID9.B2;
    sbit  EXT3_CAN1_ID9_bit at CAN1_ID9.B3;
    sbit  EXT4_CAN1_ID9_bit at CAN1_ID9.B4;
    sbit  EXT5_CAN1_ID9_bit at CAN1_ID9.B5;
    sbit  EXT6_CAN1_ID9_bit at CAN1_ID9.B6;
    sbit  EXT7_CAN1_ID9_bit at CAN1_ID9.B7;
    sbit  EXT8_CAN1_ID9_bit at CAN1_ID9.B8;
    sbit  EXT9_CAN1_ID9_bit at CAN1_ID9.B9;
    sbit  EXT10_CAN1_ID9_bit at CAN1_ID9.B10;
    sbit  EXT11_CAN1_ID9_bit at CAN1_ID9.B11;
    sbit  EXT12_CAN1_ID9_bit at CAN1_ID9.B12;
    sbit  EXT13_CAN1_ID9_bit at CAN1_ID9.B13;
    sbit  EXT14_CAN1_ID9_bit at CAN1_ID9.B14;
    sbit  EXT15_CAN1_ID9_bit at CAN1_ID9.B15;
    sbit  EXT16_CAN1_ID9_bit at CAN1_ID9.B16;
    sbit  EXT17_CAN1_ID9_bit at CAN1_ID9.B17;
    sbit  STD0_CAN1_ID9_bit at CAN1_ID9.B18;
    sbit  STD1_CAN1_ID9_bit at CAN1_ID9.B19;
    sbit  STD2_CAN1_ID9_bit at CAN1_ID9.B20;
    sbit  STD3_CAN1_ID9_bit at CAN1_ID9.B21;
    sbit  STD4_CAN1_ID9_bit at CAN1_ID9.B22;
    sbit  STD5_CAN1_ID9_bit at CAN1_ID9.B23;
    sbit  STD6_CAN1_ID9_bit at CAN1_ID9.B24;
    sbit  STD7_CAN1_ID9_bit at CAN1_ID9.B25;
    sbit  STD8_CAN1_ID9_bit at CAN1_ID9.B26;
    sbit  STD9_CAN1_ID9_bit at CAN1_ID9.B27;
    sbit  STD10_CAN1_ID9_bit at CAN1_ID9.B28;
    sbit  PRIO0_CAN1_ID9_bit at CAN1_ID9.B29;
    sbit  PRIO1_CAN1_ID9_bit at CAN1_ID9.B30;
    sbit  PRIO2_CAN1_ID9_bit at CAN1_ID9.B31;

sfr unsigned long   volatile CAN1_WORD09          absolute 0x40025118;
    sbit  DATA_BYTE_30_CAN1_WORD09_bit at CAN1_WORD09.B0;
    sbit  DATA_BYTE_31_CAN1_WORD09_bit at CAN1_WORD09.B1;
    sbit  DATA_BYTE_32_CAN1_WORD09_bit at CAN1_WORD09.B2;
    sbit  DATA_BYTE_33_CAN1_WORD09_bit at CAN1_WORD09.B3;
    sbit  DATA_BYTE_34_CAN1_WORD09_bit at CAN1_WORD09.B4;
    sbit  DATA_BYTE_35_CAN1_WORD09_bit at CAN1_WORD09.B5;
    sbit  DATA_BYTE_36_CAN1_WORD09_bit at CAN1_WORD09.B6;
    sbit  DATA_BYTE_37_CAN1_WORD09_bit at CAN1_WORD09.B7;
    sbit  DATA_BYTE_20_CAN1_WORD09_bit at CAN1_WORD09.B8;
    sbit  DATA_BYTE_21_CAN1_WORD09_bit at CAN1_WORD09.B9;
    sbit  DATA_BYTE_22_CAN1_WORD09_bit at CAN1_WORD09.B10;
    sbit  DATA_BYTE_23_CAN1_WORD09_bit at CAN1_WORD09.B11;
    sbit  DATA_BYTE_24_CAN1_WORD09_bit at CAN1_WORD09.B12;
    sbit  DATA_BYTE_25_CAN1_WORD09_bit at CAN1_WORD09.B13;
    sbit  DATA_BYTE_26_CAN1_WORD09_bit at CAN1_WORD09.B14;
    sbit  DATA_BYTE_27_CAN1_WORD09_bit at CAN1_WORD09.B15;
    sbit  DATA_BYTE_10_CAN1_WORD09_bit at CAN1_WORD09.B16;
    sbit  DATA_BYTE_11_CAN1_WORD09_bit at CAN1_WORD09.B17;
    sbit  DATA_BYTE_12_CAN1_WORD09_bit at CAN1_WORD09.B18;
    sbit  DATA_BYTE_13_CAN1_WORD09_bit at CAN1_WORD09.B19;
    sbit  DATA_BYTE_14_CAN1_WORD09_bit at CAN1_WORD09.B20;
    sbit  DATA_BYTE_15_CAN1_WORD09_bit at CAN1_WORD09.B21;
    sbit  DATA_BYTE_16_CAN1_WORD09_bit at CAN1_WORD09.B22;
    sbit  DATA_BYTE_17_CAN1_WORD09_bit at CAN1_WORD09.B23;
    sbit  DATA_BYTE_00_CAN1_WORD09_bit at CAN1_WORD09.B24;
    sbit  DATA_BYTE_01_CAN1_WORD09_bit at CAN1_WORD09.B25;
    sbit  DATA_BYTE_02_CAN1_WORD09_bit at CAN1_WORD09.B26;
    sbit  DATA_BYTE_03_CAN1_WORD09_bit at CAN1_WORD09.B27;
    sbit  DATA_BYTE_04_CAN1_WORD09_bit at CAN1_WORD09.B28;
    sbit  DATA_BYTE_05_CAN1_WORD09_bit at CAN1_WORD09.B29;
    sbit  DATA_BYTE_06_CAN1_WORD09_bit at CAN1_WORD09.B30;
    sbit  DATA_BYTE_07_CAN1_WORD09_bit at CAN1_WORD09.B31;

sfr unsigned long   volatile CAN1_WORD19          absolute 0x4002511C;
    sbit  DATA_BYTE_70_CAN1_WORD19_bit at CAN1_WORD19.B0;
    sbit  DATA_BYTE_71_CAN1_WORD19_bit at CAN1_WORD19.B1;
    sbit  DATA_BYTE_72_CAN1_WORD19_bit at CAN1_WORD19.B2;
    sbit  DATA_BYTE_73_CAN1_WORD19_bit at CAN1_WORD19.B3;
    sbit  DATA_BYTE_74_CAN1_WORD19_bit at CAN1_WORD19.B4;
    sbit  DATA_BYTE_75_CAN1_WORD19_bit at CAN1_WORD19.B5;
    sbit  DATA_BYTE_76_CAN1_WORD19_bit at CAN1_WORD19.B6;
    sbit  DATA_BYTE_77_CAN1_WORD19_bit at CAN1_WORD19.B7;
    sbit  DATA_BYTE_60_CAN1_WORD19_bit at CAN1_WORD19.B8;
    sbit  DATA_BYTE_61_CAN1_WORD19_bit at CAN1_WORD19.B9;
    sbit  DATA_BYTE_62_CAN1_WORD19_bit at CAN1_WORD19.B10;
    sbit  DATA_BYTE_63_CAN1_WORD19_bit at CAN1_WORD19.B11;
    sbit  DATA_BYTE_64_CAN1_WORD19_bit at CAN1_WORD19.B12;
    sbit  DATA_BYTE_65_CAN1_WORD19_bit at CAN1_WORD19.B13;
    sbit  DATA_BYTE_66_CAN1_WORD19_bit at CAN1_WORD19.B14;
    sbit  DATA_BYTE_67_CAN1_WORD19_bit at CAN1_WORD19.B15;
    sbit  DATA_BYTE_50_CAN1_WORD19_bit at CAN1_WORD19.B16;
    sbit  DATA_BYTE_51_CAN1_WORD19_bit at CAN1_WORD19.B17;
    sbit  DATA_BYTE_52_CAN1_WORD19_bit at CAN1_WORD19.B18;
    sbit  DATA_BYTE_53_CAN1_WORD19_bit at CAN1_WORD19.B19;
    sbit  DATA_BYTE_54_CAN1_WORD19_bit at CAN1_WORD19.B20;
    sbit  DATA_BYTE_55_CAN1_WORD19_bit at CAN1_WORD19.B21;
    sbit  DATA_BYTE_56_CAN1_WORD19_bit at CAN1_WORD19.B22;
    sbit  DATA_BYTE_57_CAN1_WORD19_bit at CAN1_WORD19.B23;
    sbit  DATA_BYTE_40_CAN1_WORD19_bit at CAN1_WORD19.B24;
    sbit  DATA_BYTE_41_CAN1_WORD19_bit at CAN1_WORD19.B25;
    sbit  DATA_BYTE_42_CAN1_WORD19_bit at CAN1_WORD19.B26;
    sbit  DATA_BYTE_43_CAN1_WORD19_bit at CAN1_WORD19.B27;
    sbit  DATA_BYTE_44_CAN1_WORD19_bit at CAN1_WORD19.B28;
    sbit  DATA_BYTE_45_CAN1_WORD19_bit at CAN1_WORD19.B29;
    sbit  DATA_BYTE_46_CAN1_WORD19_bit at CAN1_WORD19.B30;
    sbit  DATA_BYTE_47_CAN1_WORD19_bit at CAN1_WORD19.B31;

sfr unsigned long   volatile CAN1_CS10            absolute 0x40025120;
    sbit  TIME_STAMP0_CAN1_CS10_bit at CAN1_CS10.B0;
    sbit  TIME_STAMP1_CAN1_CS10_bit at CAN1_CS10.B1;
    sbit  TIME_STAMP2_CAN1_CS10_bit at CAN1_CS10.B2;
    sbit  TIME_STAMP3_CAN1_CS10_bit at CAN1_CS10.B3;
    sbit  TIME_STAMP4_CAN1_CS10_bit at CAN1_CS10.B4;
    sbit  TIME_STAMP5_CAN1_CS10_bit at CAN1_CS10.B5;
    sbit  TIME_STAMP6_CAN1_CS10_bit at CAN1_CS10.B6;
    sbit  TIME_STAMP7_CAN1_CS10_bit at CAN1_CS10.B7;
    sbit  TIME_STAMP8_CAN1_CS10_bit at CAN1_CS10.B8;
    sbit  TIME_STAMP9_CAN1_CS10_bit at CAN1_CS10.B9;
    sbit  TIME_STAMP10_CAN1_CS10_bit at CAN1_CS10.B10;
    sbit  TIME_STAMP11_CAN1_CS10_bit at CAN1_CS10.B11;
    sbit  TIME_STAMP12_CAN1_CS10_bit at CAN1_CS10.B12;
    sbit  TIME_STAMP13_CAN1_CS10_bit at CAN1_CS10.B13;
    sbit  TIME_STAMP14_CAN1_CS10_bit at CAN1_CS10.B14;
    sbit  TIME_STAMP15_CAN1_CS10_bit at CAN1_CS10.B15;
    sbit  DLC0_CAN1_CS10_bit at CAN1_CS10.B16;
    sbit  DLC1_CAN1_CS10_bit at CAN1_CS10.B17;
    sbit  DLC2_CAN1_CS10_bit at CAN1_CS10.B18;
    sbit  DLC3_CAN1_CS10_bit at CAN1_CS10.B19;
    sbit  RTR_CAN1_CS10_bit at CAN1_CS10.B20;
    sbit  IDE_CAN1_CS10_bit at CAN1_CS10.B21;
    sbit  SRR_CAN1_CS10_bit at CAN1_CS10.B22;
    sbit  CODE0_CAN1_CS10_bit at CAN1_CS10.B24;
    sbit  CODE1_CAN1_CS10_bit at CAN1_CS10.B25;
    sbit  CODE2_CAN1_CS10_bit at CAN1_CS10.B26;
    sbit  CODE3_CAN1_CS10_bit at CAN1_CS10.B27;
    sbit  ESI_CAN1_CS10_bit at CAN1_CS10.B29;
    sbit  BRS_CAN1_CS10_bit at CAN1_CS10.B30;
    sbit  EDL_CAN1_CS10_bit at CAN1_CS10.B31;

sfr unsigned long   volatile CAN1_ID10            absolute 0x40025124;
    sbit  EXT0_CAN1_ID10_bit at CAN1_ID10.B0;
    sbit  EXT1_CAN1_ID10_bit at CAN1_ID10.B1;
    sbit  EXT2_CAN1_ID10_bit at CAN1_ID10.B2;
    sbit  EXT3_CAN1_ID10_bit at CAN1_ID10.B3;
    sbit  EXT4_CAN1_ID10_bit at CAN1_ID10.B4;
    sbit  EXT5_CAN1_ID10_bit at CAN1_ID10.B5;
    sbit  EXT6_CAN1_ID10_bit at CAN1_ID10.B6;
    sbit  EXT7_CAN1_ID10_bit at CAN1_ID10.B7;
    sbit  EXT8_CAN1_ID10_bit at CAN1_ID10.B8;
    sbit  EXT9_CAN1_ID10_bit at CAN1_ID10.B9;
    sbit  EXT10_CAN1_ID10_bit at CAN1_ID10.B10;
    sbit  EXT11_CAN1_ID10_bit at CAN1_ID10.B11;
    sbit  EXT12_CAN1_ID10_bit at CAN1_ID10.B12;
    sbit  EXT13_CAN1_ID10_bit at CAN1_ID10.B13;
    sbit  EXT14_CAN1_ID10_bit at CAN1_ID10.B14;
    sbit  EXT15_CAN1_ID10_bit at CAN1_ID10.B15;
    sbit  EXT16_CAN1_ID10_bit at CAN1_ID10.B16;
    sbit  EXT17_CAN1_ID10_bit at CAN1_ID10.B17;
    sbit  STD0_CAN1_ID10_bit at CAN1_ID10.B18;
    sbit  STD1_CAN1_ID10_bit at CAN1_ID10.B19;
    sbit  STD2_CAN1_ID10_bit at CAN1_ID10.B20;
    sbit  STD3_CAN1_ID10_bit at CAN1_ID10.B21;
    sbit  STD4_CAN1_ID10_bit at CAN1_ID10.B22;
    sbit  STD5_CAN1_ID10_bit at CAN1_ID10.B23;
    sbit  STD6_CAN1_ID10_bit at CAN1_ID10.B24;
    sbit  STD7_CAN1_ID10_bit at CAN1_ID10.B25;
    sbit  STD8_CAN1_ID10_bit at CAN1_ID10.B26;
    sbit  STD9_CAN1_ID10_bit at CAN1_ID10.B27;
    sbit  STD10_CAN1_ID10_bit at CAN1_ID10.B28;
    sbit  PRIO0_CAN1_ID10_bit at CAN1_ID10.B29;
    sbit  PRIO1_CAN1_ID10_bit at CAN1_ID10.B30;
    sbit  PRIO2_CAN1_ID10_bit at CAN1_ID10.B31;

sfr unsigned long   volatile CAN1_WORD010         absolute 0x40025128;
    sbit  DATA_BYTE_30_CAN1_WORD010_bit at CAN1_WORD010.B0;
    sbit  DATA_BYTE_31_CAN1_WORD010_bit at CAN1_WORD010.B1;
    sbit  DATA_BYTE_32_CAN1_WORD010_bit at CAN1_WORD010.B2;
    sbit  DATA_BYTE_33_CAN1_WORD010_bit at CAN1_WORD010.B3;
    sbit  DATA_BYTE_34_CAN1_WORD010_bit at CAN1_WORD010.B4;
    sbit  DATA_BYTE_35_CAN1_WORD010_bit at CAN1_WORD010.B5;
    sbit  DATA_BYTE_36_CAN1_WORD010_bit at CAN1_WORD010.B6;
    sbit  DATA_BYTE_37_CAN1_WORD010_bit at CAN1_WORD010.B7;
    sbit  DATA_BYTE_20_CAN1_WORD010_bit at CAN1_WORD010.B8;
    sbit  DATA_BYTE_21_CAN1_WORD010_bit at CAN1_WORD010.B9;
    sbit  DATA_BYTE_22_CAN1_WORD010_bit at CAN1_WORD010.B10;
    sbit  DATA_BYTE_23_CAN1_WORD010_bit at CAN1_WORD010.B11;
    sbit  DATA_BYTE_24_CAN1_WORD010_bit at CAN1_WORD010.B12;
    sbit  DATA_BYTE_25_CAN1_WORD010_bit at CAN1_WORD010.B13;
    sbit  DATA_BYTE_26_CAN1_WORD010_bit at CAN1_WORD010.B14;
    sbit  DATA_BYTE_27_CAN1_WORD010_bit at CAN1_WORD010.B15;
    sbit  DATA_BYTE_10_CAN1_WORD010_bit at CAN1_WORD010.B16;
    sbit  DATA_BYTE_11_CAN1_WORD010_bit at CAN1_WORD010.B17;
    sbit  DATA_BYTE_12_CAN1_WORD010_bit at CAN1_WORD010.B18;
    sbit  DATA_BYTE_13_CAN1_WORD010_bit at CAN1_WORD010.B19;
    sbit  DATA_BYTE_14_CAN1_WORD010_bit at CAN1_WORD010.B20;
    sbit  DATA_BYTE_15_CAN1_WORD010_bit at CAN1_WORD010.B21;
    sbit  DATA_BYTE_16_CAN1_WORD010_bit at CAN1_WORD010.B22;
    sbit  DATA_BYTE_17_CAN1_WORD010_bit at CAN1_WORD010.B23;
    sbit  DATA_BYTE_00_CAN1_WORD010_bit at CAN1_WORD010.B24;
    sbit  DATA_BYTE_01_CAN1_WORD010_bit at CAN1_WORD010.B25;
    sbit  DATA_BYTE_02_CAN1_WORD010_bit at CAN1_WORD010.B26;
    sbit  DATA_BYTE_03_CAN1_WORD010_bit at CAN1_WORD010.B27;
    sbit  DATA_BYTE_04_CAN1_WORD010_bit at CAN1_WORD010.B28;
    sbit  DATA_BYTE_05_CAN1_WORD010_bit at CAN1_WORD010.B29;
    sbit  DATA_BYTE_06_CAN1_WORD010_bit at CAN1_WORD010.B30;
    sbit  DATA_BYTE_07_CAN1_WORD010_bit at CAN1_WORD010.B31;

sfr unsigned long   volatile CAN1_WORD110         absolute 0x4002512C;
    sbit  DATA_BYTE_70_CAN1_WORD110_bit at CAN1_WORD110.B0;
    sbit  DATA_BYTE_71_CAN1_WORD110_bit at CAN1_WORD110.B1;
    sbit  DATA_BYTE_72_CAN1_WORD110_bit at CAN1_WORD110.B2;
    sbit  DATA_BYTE_73_CAN1_WORD110_bit at CAN1_WORD110.B3;
    sbit  DATA_BYTE_74_CAN1_WORD110_bit at CAN1_WORD110.B4;
    sbit  DATA_BYTE_75_CAN1_WORD110_bit at CAN1_WORD110.B5;
    sbit  DATA_BYTE_76_CAN1_WORD110_bit at CAN1_WORD110.B6;
    sbit  DATA_BYTE_77_CAN1_WORD110_bit at CAN1_WORD110.B7;
    sbit  DATA_BYTE_60_CAN1_WORD110_bit at CAN1_WORD110.B8;
    sbit  DATA_BYTE_61_CAN1_WORD110_bit at CAN1_WORD110.B9;
    sbit  DATA_BYTE_62_CAN1_WORD110_bit at CAN1_WORD110.B10;
    sbit  DATA_BYTE_63_CAN1_WORD110_bit at CAN1_WORD110.B11;
    sbit  DATA_BYTE_64_CAN1_WORD110_bit at CAN1_WORD110.B12;
    sbit  DATA_BYTE_65_CAN1_WORD110_bit at CAN1_WORD110.B13;
    sbit  DATA_BYTE_66_CAN1_WORD110_bit at CAN1_WORD110.B14;
    sbit  DATA_BYTE_67_CAN1_WORD110_bit at CAN1_WORD110.B15;
    sbit  DATA_BYTE_50_CAN1_WORD110_bit at CAN1_WORD110.B16;
    sbit  DATA_BYTE_51_CAN1_WORD110_bit at CAN1_WORD110.B17;
    sbit  DATA_BYTE_52_CAN1_WORD110_bit at CAN1_WORD110.B18;
    sbit  DATA_BYTE_53_CAN1_WORD110_bit at CAN1_WORD110.B19;
    sbit  DATA_BYTE_54_CAN1_WORD110_bit at CAN1_WORD110.B20;
    sbit  DATA_BYTE_55_CAN1_WORD110_bit at CAN1_WORD110.B21;
    sbit  DATA_BYTE_56_CAN1_WORD110_bit at CAN1_WORD110.B22;
    sbit  DATA_BYTE_57_CAN1_WORD110_bit at CAN1_WORD110.B23;
    sbit  DATA_BYTE_40_CAN1_WORD110_bit at CAN1_WORD110.B24;
    sbit  DATA_BYTE_41_CAN1_WORD110_bit at CAN1_WORD110.B25;
    sbit  DATA_BYTE_42_CAN1_WORD110_bit at CAN1_WORD110.B26;
    sbit  DATA_BYTE_43_CAN1_WORD110_bit at CAN1_WORD110.B27;
    sbit  DATA_BYTE_44_CAN1_WORD110_bit at CAN1_WORD110.B28;
    sbit  DATA_BYTE_45_CAN1_WORD110_bit at CAN1_WORD110.B29;
    sbit  DATA_BYTE_46_CAN1_WORD110_bit at CAN1_WORD110.B30;
    sbit  DATA_BYTE_47_CAN1_WORD110_bit at CAN1_WORD110.B31;

sfr unsigned long   volatile CAN1_CS11            absolute 0x40025130;
    sbit  TIME_STAMP0_CAN1_CS11_bit at CAN1_CS11.B0;
    sbit  TIME_STAMP1_CAN1_CS11_bit at CAN1_CS11.B1;
    sbit  TIME_STAMP2_CAN1_CS11_bit at CAN1_CS11.B2;
    sbit  TIME_STAMP3_CAN1_CS11_bit at CAN1_CS11.B3;
    sbit  TIME_STAMP4_CAN1_CS11_bit at CAN1_CS11.B4;
    sbit  TIME_STAMP5_CAN1_CS11_bit at CAN1_CS11.B5;
    sbit  TIME_STAMP6_CAN1_CS11_bit at CAN1_CS11.B6;
    sbit  TIME_STAMP7_CAN1_CS11_bit at CAN1_CS11.B7;
    sbit  TIME_STAMP8_CAN1_CS11_bit at CAN1_CS11.B8;
    sbit  TIME_STAMP9_CAN1_CS11_bit at CAN1_CS11.B9;
    sbit  TIME_STAMP10_CAN1_CS11_bit at CAN1_CS11.B10;
    sbit  TIME_STAMP11_CAN1_CS11_bit at CAN1_CS11.B11;
    sbit  TIME_STAMP12_CAN1_CS11_bit at CAN1_CS11.B12;
    sbit  TIME_STAMP13_CAN1_CS11_bit at CAN1_CS11.B13;
    sbit  TIME_STAMP14_CAN1_CS11_bit at CAN1_CS11.B14;
    sbit  TIME_STAMP15_CAN1_CS11_bit at CAN1_CS11.B15;
    sbit  DLC0_CAN1_CS11_bit at CAN1_CS11.B16;
    sbit  DLC1_CAN1_CS11_bit at CAN1_CS11.B17;
    sbit  DLC2_CAN1_CS11_bit at CAN1_CS11.B18;
    sbit  DLC3_CAN1_CS11_bit at CAN1_CS11.B19;
    sbit  RTR_CAN1_CS11_bit at CAN1_CS11.B20;
    sbit  IDE_CAN1_CS11_bit at CAN1_CS11.B21;
    sbit  SRR_CAN1_CS11_bit at CAN1_CS11.B22;
    sbit  CODE0_CAN1_CS11_bit at CAN1_CS11.B24;
    sbit  CODE1_CAN1_CS11_bit at CAN1_CS11.B25;
    sbit  CODE2_CAN1_CS11_bit at CAN1_CS11.B26;
    sbit  CODE3_CAN1_CS11_bit at CAN1_CS11.B27;
    sbit  ESI_CAN1_CS11_bit at CAN1_CS11.B29;
    sbit  BRS_CAN1_CS11_bit at CAN1_CS11.B30;
    sbit  EDL_CAN1_CS11_bit at CAN1_CS11.B31;

sfr unsigned long   volatile CAN1_ID11            absolute 0x40025134;
    sbit  EXT0_CAN1_ID11_bit at CAN1_ID11.B0;
    sbit  EXT1_CAN1_ID11_bit at CAN1_ID11.B1;
    sbit  EXT2_CAN1_ID11_bit at CAN1_ID11.B2;
    sbit  EXT3_CAN1_ID11_bit at CAN1_ID11.B3;
    sbit  EXT4_CAN1_ID11_bit at CAN1_ID11.B4;
    sbit  EXT5_CAN1_ID11_bit at CAN1_ID11.B5;
    sbit  EXT6_CAN1_ID11_bit at CAN1_ID11.B6;
    sbit  EXT7_CAN1_ID11_bit at CAN1_ID11.B7;
    sbit  EXT8_CAN1_ID11_bit at CAN1_ID11.B8;
    sbit  EXT9_CAN1_ID11_bit at CAN1_ID11.B9;
    sbit  EXT10_CAN1_ID11_bit at CAN1_ID11.B10;
    sbit  EXT11_CAN1_ID11_bit at CAN1_ID11.B11;
    sbit  EXT12_CAN1_ID11_bit at CAN1_ID11.B12;
    sbit  EXT13_CAN1_ID11_bit at CAN1_ID11.B13;
    sbit  EXT14_CAN1_ID11_bit at CAN1_ID11.B14;
    sbit  EXT15_CAN1_ID11_bit at CAN1_ID11.B15;
    sbit  EXT16_CAN1_ID11_bit at CAN1_ID11.B16;
    sbit  EXT17_CAN1_ID11_bit at CAN1_ID11.B17;
    sbit  STD0_CAN1_ID11_bit at CAN1_ID11.B18;
    sbit  STD1_CAN1_ID11_bit at CAN1_ID11.B19;
    sbit  STD2_CAN1_ID11_bit at CAN1_ID11.B20;
    sbit  STD3_CAN1_ID11_bit at CAN1_ID11.B21;
    sbit  STD4_CAN1_ID11_bit at CAN1_ID11.B22;
    sbit  STD5_CAN1_ID11_bit at CAN1_ID11.B23;
    sbit  STD6_CAN1_ID11_bit at CAN1_ID11.B24;
    sbit  STD7_CAN1_ID11_bit at CAN1_ID11.B25;
    sbit  STD8_CAN1_ID11_bit at CAN1_ID11.B26;
    sbit  STD9_CAN1_ID11_bit at CAN1_ID11.B27;
    sbit  STD10_CAN1_ID11_bit at CAN1_ID11.B28;
    sbit  PRIO0_CAN1_ID11_bit at CAN1_ID11.B29;
    sbit  PRIO1_CAN1_ID11_bit at CAN1_ID11.B30;
    sbit  PRIO2_CAN1_ID11_bit at CAN1_ID11.B31;

sfr unsigned long   volatile CAN1_WORD011         absolute 0x40025138;
    sbit  DATA_BYTE_30_CAN1_WORD011_bit at CAN1_WORD011.B0;
    sbit  DATA_BYTE_31_CAN1_WORD011_bit at CAN1_WORD011.B1;
    sbit  DATA_BYTE_32_CAN1_WORD011_bit at CAN1_WORD011.B2;
    sbit  DATA_BYTE_33_CAN1_WORD011_bit at CAN1_WORD011.B3;
    sbit  DATA_BYTE_34_CAN1_WORD011_bit at CAN1_WORD011.B4;
    sbit  DATA_BYTE_35_CAN1_WORD011_bit at CAN1_WORD011.B5;
    sbit  DATA_BYTE_36_CAN1_WORD011_bit at CAN1_WORD011.B6;
    sbit  DATA_BYTE_37_CAN1_WORD011_bit at CAN1_WORD011.B7;
    sbit  DATA_BYTE_20_CAN1_WORD011_bit at CAN1_WORD011.B8;
    sbit  DATA_BYTE_21_CAN1_WORD011_bit at CAN1_WORD011.B9;
    sbit  DATA_BYTE_22_CAN1_WORD011_bit at CAN1_WORD011.B10;
    sbit  DATA_BYTE_23_CAN1_WORD011_bit at CAN1_WORD011.B11;
    sbit  DATA_BYTE_24_CAN1_WORD011_bit at CAN1_WORD011.B12;
    sbit  DATA_BYTE_25_CAN1_WORD011_bit at CAN1_WORD011.B13;
    sbit  DATA_BYTE_26_CAN1_WORD011_bit at CAN1_WORD011.B14;
    sbit  DATA_BYTE_27_CAN1_WORD011_bit at CAN1_WORD011.B15;
    sbit  DATA_BYTE_10_CAN1_WORD011_bit at CAN1_WORD011.B16;
    sbit  DATA_BYTE_11_CAN1_WORD011_bit at CAN1_WORD011.B17;
    sbit  DATA_BYTE_12_CAN1_WORD011_bit at CAN1_WORD011.B18;
    sbit  DATA_BYTE_13_CAN1_WORD011_bit at CAN1_WORD011.B19;
    sbit  DATA_BYTE_14_CAN1_WORD011_bit at CAN1_WORD011.B20;
    sbit  DATA_BYTE_15_CAN1_WORD011_bit at CAN1_WORD011.B21;
    sbit  DATA_BYTE_16_CAN1_WORD011_bit at CAN1_WORD011.B22;
    sbit  DATA_BYTE_17_CAN1_WORD011_bit at CAN1_WORD011.B23;
    sbit  DATA_BYTE_00_CAN1_WORD011_bit at CAN1_WORD011.B24;
    sbit  DATA_BYTE_01_CAN1_WORD011_bit at CAN1_WORD011.B25;
    sbit  DATA_BYTE_02_CAN1_WORD011_bit at CAN1_WORD011.B26;
    sbit  DATA_BYTE_03_CAN1_WORD011_bit at CAN1_WORD011.B27;
    sbit  DATA_BYTE_04_CAN1_WORD011_bit at CAN1_WORD011.B28;
    sbit  DATA_BYTE_05_CAN1_WORD011_bit at CAN1_WORD011.B29;
    sbit  DATA_BYTE_06_CAN1_WORD011_bit at CAN1_WORD011.B30;
    sbit  DATA_BYTE_07_CAN1_WORD011_bit at CAN1_WORD011.B31;

sfr unsigned long   volatile CAN1_WORD111         absolute 0x4002513C;
    sbit  DATA_BYTE_70_CAN1_WORD111_bit at CAN1_WORD111.B0;
    sbit  DATA_BYTE_71_CAN1_WORD111_bit at CAN1_WORD111.B1;
    sbit  DATA_BYTE_72_CAN1_WORD111_bit at CAN1_WORD111.B2;
    sbit  DATA_BYTE_73_CAN1_WORD111_bit at CAN1_WORD111.B3;
    sbit  DATA_BYTE_74_CAN1_WORD111_bit at CAN1_WORD111.B4;
    sbit  DATA_BYTE_75_CAN1_WORD111_bit at CAN1_WORD111.B5;
    sbit  DATA_BYTE_76_CAN1_WORD111_bit at CAN1_WORD111.B6;
    sbit  DATA_BYTE_77_CAN1_WORD111_bit at CAN1_WORD111.B7;
    sbit  DATA_BYTE_60_CAN1_WORD111_bit at CAN1_WORD111.B8;
    sbit  DATA_BYTE_61_CAN1_WORD111_bit at CAN1_WORD111.B9;
    sbit  DATA_BYTE_62_CAN1_WORD111_bit at CAN1_WORD111.B10;
    sbit  DATA_BYTE_63_CAN1_WORD111_bit at CAN1_WORD111.B11;
    sbit  DATA_BYTE_64_CAN1_WORD111_bit at CAN1_WORD111.B12;
    sbit  DATA_BYTE_65_CAN1_WORD111_bit at CAN1_WORD111.B13;
    sbit  DATA_BYTE_66_CAN1_WORD111_bit at CAN1_WORD111.B14;
    sbit  DATA_BYTE_67_CAN1_WORD111_bit at CAN1_WORD111.B15;
    sbit  DATA_BYTE_50_CAN1_WORD111_bit at CAN1_WORD111.B16;
    sbit  DATA_BYTE_51_CAN1_WORD111_bit at CAN1_WORD111.B17;
    sbit  DATA_BYTE_52_CAN1_WORD111_bit at CAN1_WORD111.B18;
    sbit  DATA_BYTE_53_CAN1_WORD111_bit at CAN1_WORD111.B19;
    sbit  DATA_BYTE_54_CAN1_WORD111_bit at CAN1_WORD111.B20;
    sbit  DATA_BYTE_55_CAN1_WORD111_bit at CAN1_WORD111.B21;
    sbit  DATA_BYTE_56_CAN1_WORD111_bit at CAN1_WORD111.B22;
    sbit  DATA_BYTE_57_CAN1_WORD111_bit at CAN1_WORD111.B23;
    sbit  DATA_BYTE_40_CAN1_WORD111_bit at CAN1_WORD111.B24;
    sbit  DATA_BYTE_41_CAN1_WORD111_bit at CAN1_WORD111.B25;
    sbit  DATA_BYTE_42_CAN1_WORD111_bit at CAN1_WORD111.B26;
    sbit  DATA_BYTE_43_CAN1_WORD111_bit at CAN1_WORD111.B27;
    sbit  DATA_BYTE_44_CAN1_WORD111_bit at CAN1_WORD111.B28;
    sbit  DATA_BYTE_45_CAN1_WORD111_bit at CAN1_WORD111.B29;
    sbit  DATA_BYTE_46_CAN1_WORD111_bit at CAN1_WORD111.B30;
    sbit  DATA_BYTE_47_CAN1_WORD111_bit at CAN1_WORD111.B31;

sfr unsigned long   volatile CAN1_CS12            absolute 0x40025140;
    sbit  TIME_STAMP0_CAN1_CS12_bit at CAN1_CS12.B0;
    sbit  TIME_STAMP1_CAN1_CS12_bit at CAN1_CS12.B1;
    sbit  TIME_STAMP2_CAN1_CS12_bit at CAN1_CS12.B2;
    sbit  TIME_STAMP3_CAN1_CS12_bit at CAN1_CS12.B3;
    sbit  TIME_STAMP4_CAN1_CS12_bit at CAN1_CS12.B4;
    sbit  TIME_STAMP5_CAN1_CS12_bit at CAN1_CS12.B5;
    sbit  TIME_STAMP6_CAN1_CS12_bit at CAN1_CS12.B6;
    sbit  TIME_STAMP7_CAN1_CS12_bit at CAN1_CS12.B7;
    sbit  TIME_STAMP8_CAN1_CS12_bit at CAN1_CS12.B8;
    sbit  TIME_STAMP9_CAN1_CS12_bit at CAN1_CS12.B9;
    sbit  TIME_STAMP10_CAN1_CS12_bit at CAN1_CS12.B10;
    sbit  TIME_STAMP11_CAN1_CS12_bit at CAN1_CS12.B11;
    sbit  TIME_STAMP12_CAN1_CS12_bit at CAN1_CS12.B12;
    sbit  TIME_STAMP13_CAN1_CS12_bit at CAN1_CS12.B13;
    sbit  TIME_STAMP14_CAN1_CS12_bit at CAN1_CS12.B14;
    sbit  TIME_STAMP15_CAN1_CS12_bit at CAN1_CS12.B15;
    sbit  DLC0_CAN1_CS12_bit at CAN1_CS12.B16;
    sbit  DLC1_CAN1_CS12_bit at CAN1_CS12.B17;
    sbit  DLC2_CAN1_CS12_bit at CAN1_CS12.B18;
    sbit  DLC3_CAN1_CS12_bit at CAN1_CS12.B19;
    sbit  RTR_CAN1_CS12_bit at CAN1_CS12.B20;
    sbit  IDE_CAN1_CS12_bit at CAN1_CS12.B21;
    sbit  SRR_CAN1_CS12_bit at CAN1_CS12.B22;
    sbit  CODE0_CAN1_CS12_bit at CAN1_CS12.B24;
    sbit  CODE1_CAN1_CS12_bit at CAN1_CS12.B25;
    sbit  CODE2_CAN1_CS12_bit at CAN1_CS12.B26;
    sbit  CODE3_CAN1_CS12_bit at CAN1_CS12.B27;
    sbit  ESI_CAN1_CS12_bit at CAN1_CS12.B29;
    sbit  BRS_CAN1_CS12_bit at CAN1_CS12.B30;
    sbit  EDL_CAN1_CS12_bit at CAN1_CS12.B31;

sfr unsigned long   volatile CAN1_ID12            absolute 0x40025144;
    sbit  EXT0_CAN1_ID12_bit at CAN1_ID12.B0;
    sbit  EXT1_CAN1_ID12_bit at CAN1_ID12.B1;
    sbit  EXT2_CAN1_ID12_bit at CAN1_ID12.B2;
    sbit  EXT3_CAN1_ID12_bit at CAN1_ID12.B3;
    sbit  EXT4_CAN1_ID12_bit at CAN1_ID12.B4;
    sbit  EXT5_CAN1_ID12_bit at CAN1_ID12.B5;
    sbit  EXT6_CAN1_ID12_bit at CAN1_ID12.B6;
    sbit  EXT7_CAN1_ID12_bit at CAN1_ID12.B7;
    sbit  EXT8_CAN1_ID12_bit at CAN1_ID12.B8;
    sbit  EXT9_CAN1_ID12_bit at CAN1_ID12.B9;
    sbit  EXT10_CAN1_ID12_bit at CAN1_ID12.B10;
    sbit  EXT11_CAN1_ID12_bit at CAN1_ID12.B11;
    sbit  EXT12_CAN1_ID12_bit at CAN1_ID12.B12;
    sbit  EXT13_CAN1_ID12_bit at CAN1_ID12.B13;
    sbit  EXT14_CAN1_ID12_bit at CAN1_ID12.B14;
    sbit  EXT15_CAN1_ID12_bit at CAN1_ID12.B15;
    sbit  EXT16_CAN1_ID12_bit at CAN1_ID12.B16;
    sbit  EXT17_CAN1_ID12_bit at CAN1_ID12.B17;
    sbit  STD0_CAN1_ID12_bit at CAN1_ID12.B18;
    sbit  STD1_CAN1_ID12_bit at CAN1_ID12.B19;
    sbit  STD2_CAN1_ID12_bit at CAN1_ID12.B20;
    sbit  STD3_CAN1_ID12_bit at CAN1_ID12.B21;
    sbit  STD4_CAN1_ID12_bit at CAN1_ID12.B22;
    sbit  STD5_CAN1_ID12_bit at CAN1_ID12.B23;
    sbit  STD6_CAN1_ID12_bit at CAN1_ID12.B24;
    sbit  STD7_CAN1_ID12_bit at CAN1_ID12.B25;
    sbit  STD8_CAN1_ID12_bit at CAN1_ID12.B26;
    sbit  STD9_CAN1_ID12_bit at CAN1_ID12.B27;
    sbit  STD10_CAN1_ID12_bit at CAN1_ID12.B28;
    sbit  PRIO0_CAN1_ID12_bit at CAN1_ID12.B29;
    sbit  PRIO1_CAN1_ID12_bit at CAN1_ID12.B30;
    sbit  PRIO2_CAN1_ID12_bit at CAN1_ID12.B31;

sfr unsigned long   volatile CAN1_WORD012         absolute 0x40025148;
    sbit  DATA_BYTE_30_CAN1_WORD012_bit at CAN1_WORD012.B0;
    sbit  DATA_BYTE_31_CAN1_WORD012_bit at CAN1_WORD012.B1;
    sbit  DATA_BYTE_32_CAN1_WORD012_bit at CAN1_WORD012.B2;
    sbit  DATA_BYTE_33_CAN1_WORD012_bit at CAN1_WORD012.B3;
    sbit  DATA_BYTE_34_CAN1_WORD012_bit at CAN1_WORD012.B4;
    sbit  DATA_BYTE_35_CAN1_WORD012_bit at CAN1_WORD012.B5;
    sbit  DATA_BYTE_36_CAN1_WORD012_bit at CAN1_WORD012.B6;
    sbit  DATA_BYTE_37_CAN1_WORD012_bit at CAN1_WORD012.B7;
    sbit  DATA_BYTE_20_CAN1_WORD012_bit at CAN1_WORD012.B8;
    sbit  DATA_BYTE_21_CAN1_WORD012_bit at CAN1_WORD012.B9;
    sbit  DATA_BYTE_22_CAN1_WORD012_bit at CAN1_WORD012.B10;
    sbit  DATA_BYTE_23_CAN1_WORD012_bit at CAN1_WORD012.B11;
    sbit  DATA_BYTE_24_CAN1_WORD012_bit at CAN1_WORD012.B12;
    sbit  DATA_BYTE_25_CAN1_WORD012_bit at CAN1_WORD012.B13;
    sbit  DATA_BYTE_26_CAN1_WORD012_bit at CAN1_WORD012.B14;
    sbit  DATA_BYTE_27_CAN1_WORD012_bit at CAN1_WORD012.B15;
    sbit  DATA_BYTE_10_CAN1_WORD012_bit at CAN1_WORD012.B16;
    sbit  DATA_BYTE_11_CAN1_WORD012_bit at CAN1_WORD012.B17;
    sbit  DATA_BYTE_12_CAN1_WORD012_bit at CAN1_WORD012.B18;
    sbit  DATA_BYTE_13_CAN1_WORD012_bit at CAN1_WORD012.B19;
    sbit  DATA_BYTE_14_CAN1_WORD012_bit at CAN1_WORD012.B20;
    sbit  DATA_BYTE_15_CAN1_WORD012_bit at CAN1_WORD012.B21;
    sbit  DATA_BYTE_16_CAN1_WORD012_bit at CAN1_WORD012.B22;
    sbit  DATA_BYTE_17_CAN1_WORD012_bit at CAN1_WORD012.B23;
    sbit  DATA_BYTE_00_CAN1_WORD012_bit at CAN1_WORD012.B24;
    sbit  DATA_BYTE_01_CAN1_WORD012_bit at CAN1_WORD012.B25;
    sbit  DATA_BYTE_02_CAN1_WORD012_bit at CAN1_WORD012.B26;
    sbit  DATA_BYTE_03_CAN1_WORD012_bit at CAN1_WORD012.B27;
    sbit  DATA_BYTE_04_CAN1_WORD012_bit at CAN1_WORD012.B28;
    sbit  DATA_BYTE_05_CAN1_WORD012_bit at CAN1_WORD012.B29;
    sbit  DATA_BYTE_06_CAN1_WORD012_bit at CAN1_WORD012.B30;
    sbit  DATA_BYTE_07_CAN1_WORD012_bit at CAN1_WORD012.B31;

sfr unsigned long   volatile CAN1_WORD112         absolute 0x4002514C;
    sbit  DATA_BYTE_70_CAN1_WORD112_bit at CAN1_WORD112.B0;
    sbit  DATA_BYTE_71_CAN1_WORD112_bit at CAN1_WORD112.B1;
    sbit  DATA_BYTE_72_CAN1_WORD112_bit at CAN1_WORD112.B2;
    sbit  DATA_BYTE_73_CAN1_WORD112_bit at CAN1_WORD112.B3;
    sbit  DATA_BYTE_74_CAN1_WORD112_bit at CAN1_WORD112.B4;
    sbit  DATA_BYTE_75_CAN1_WORD112_bit at CAN1_WORD112.B5;
    sbit  DATA_BYTE_76_CAN1_WORD112_bit at CAN1_WORD112.B6;
    sbit  DATA_BYTE_77_CAN1_WORD112_bit at CAN1_WORD112.B7;
    sbit  DATA_BYTE_60_CAN1_WORD112_bit at CAN1_WORD112.B8;
    sbit  DATA_BYTE_61_CAN1_WORD112_bit at CAN1_WORD112.B9;
    sbit  DATA_BYTE_62_CAN1_WORD112_bit at CAN1_WORD112.B10;
    sbit  DATA_BYTE_63_CAN1_WORD112_bit at CAN1_WORD112.B11;
    sbit  DATA_BYTE_64_CAN1_WORD112_bit at CAN1_WORD112.B12;
    sbit  DATA_BYTE_65_CAN1_WORD112_bit at CAN1_WORD112.B13;
    sbit  DATA_BYTE_66_CAN1_WORD112_bit at CAN1_WORD112.B14;
    sbit  DATA_BYTE_67_CAN1_WORD112_bit at CAN1_WORD112.B15;
    sbit  DATA_BYTE_50_CAN1_WORD112_bit at CAN1_WORD112.B16;
    sbit  DATA_BYTE_51_CAN1_WORD112_bit at CAN1_WORD112.B17;
    sbit  DATA_BYTE_52_CAN1_WORD112_bit at CAN1_WORD112.B18;
    sbit  DATA_BYTE_53_CAN1_WORD112_bit at CAN1_WORD112.B19;
    sbit  DATA_BYTE_54_CAN1_WORD112_bit at CAN1_WORD112.B20;
    sbit  DATA_BYTE_55_CAN1_WORD112_bit at CAN1_WORD112.B21;
    sbit  DATA_BYTE_56_CAN1_WORD112_bit at CAN1_WORD112.B22;
    sbit  DATA_BYTE_57_CAN1_WORD112_bit at CAN1_WORD112.B23;
    sbit  DATA_BYTE_40_CAN1_WORD112_bit at CAN1_WORD112.B24;
    sbit  DATA_BYTE_41_CAN1_WORD112_bit at CAN1_WORD112.B25;
    sbit  DATA_BYTE_42_CAN1_WORD112_bit at CAN1_WORD112.B26;
    sbit  DATA_BYTE_43_CAN1_WORD112_bit at CAN1_WORD112.B27;
    sbit  DATA_BYTE_44_CAN1_WORD112_bit at CAN1_WORD112.B28;
    sbit  DATA_BYTE_45_CAN1_WORD112_bit at CAN1_WORD112.B29;
    sbit  DATA_BYTE_46_CAN1_WORD112_bit at CAN1_WORD112.B30;
    sbit  DATA_BYTE_47_CAN1_WORD112_bit at CAN1_WORD112.B31;

sfr unsigned long   volatile CAN1_CS13            absolute 0x40025150;
    sbit  TIME_STAMP0_CAN1_CS13_bit at CAN1_CS13.B0;
    sbit  TIME_STAMP1_CAN1_CS13_bit at CAN1_CS13.B1;
    sbit  TIME_STAMP2_CAN1_CS13_bit at CAN1_CS13.B2;
    sbit  TIME_STAMP3_CAN1_CS13_bit at CAN1_CS13.B3;
    sbit  TIME_STAMP4_CAN1_CS13_bit at CAN1_CS13.B4;
    sbit  TIME_STAMP5_CAN1_CS13_bit at CAN1_CS13.B5;
    sbit  TIME_STAMP6_CAN1_CS13_bit at CAN1_CS13.B6;
    sbit  TIME_STAMP7_CAN1_CS13_bit at CAN1_CS13.B7;
    sbit  TIME_STAMP8_CAN1_CS13_bit at CAN1_CS13.B8;
    sbit  TIME_STAMP9_CAN1_CS13_bit at CAN1_CS13.B9;
    sbit  TIME_STAMP10_CAN1_CS13_bit at CAN1_CS13.B10;
    sbit  TIME_STAMP11_CAN1_CS13_bit at CAN1_CS13.B11;
    sbit  TIME_STAMP12_CAN1_CS13_bit at CAN1_CS13.B12;
    sbit  TIME_STAMP13_CAN1_CS13_bit at CAN1_CS13.B13;
    sbit  TIME_STAMP14_CAN1_CS13_bit at CAN1_CS13.B14;
    sbit  TIME_STAMP15_CAN1_CS13_bit at CAN1_CS13.B15;
    sbit  DLC0_CAN1_CS13_bit at CAN1_CS13.B16;
    sbit  DLC1_CAN1_CS13_bit at CAN1_CS13.B17;
    sbit  DLC2_CAN1_CS13_bit at CAN1_CS13.B18;
    sbit  DLC3_CAN1_CS13_bit at CAN1_CS13.B19;
    sbit  RTR_CAN1_CS13_bit at CAN1_CS13.B20;
    sbit  IDE_CAN1_CS13_bit at CAN1_CS13.B21;
    sbit  SRR_CAN1_CS13_bit at CAN1_CS13.B22;
    sbit  CODE0_CAN1_CS13_bit at CAN1_CS13.B24;
    sbit  CODE1_CAN1_CS13_bit at CAN1_CS13.B25;
    sbit  CODE2_CAN1_CS13_bit at CAN1_CS13.B26;
    sbit  CODE3_CAN1_CS13_bit at CAN1_CS13.B27;
    sbit  ESI_CAN1_CS13_bit at CAN1_CS13.B29;
    sbit  BRS_CAN1_CS13_bit at CAN1_CS13.B30;
    sbit  EDL_CAN1_CS13_bit at CAN1_CS13.B31;

sfr unsigned long   volatile CAN1_ID13            absolute 0x40025154;
    sbit  EXT0_CAN1_ID13_bit at CAN1_ID13.B0;
    sbit  EXT1_CAN1_ID13_bit at CAN1_ID13.B1;
    sbit  EXT2_CAN1_ID13_bit at CAN1_ID13.B2;
    sbit  EXT3_CAN1_ID13_bit at CAN1_ID13.B3;
    sbit  EXT4_CAN1_ID13_bit at CAN1_ID13.B4;
    sbit  EXT5_CAN1_ID13_bit at CAN1_ID13.B5;
    sbit  EXT6_CAN1_ID13_bit at CAN1_ID13.B6;
    sbit  EXT7_CAN1_ID13_bit at CAN1_ID13.B7;
    sbit  EXT8_CAN1_ID13_bit at CAN1_ID13.B8;
    sbit  EXT9_CAN1_ID13_bit at CAN1_ID13.B9;
    sbit  EXT10_CAN1_ID13_bit at CAN1_ID13.B10;
    sbit  EXT11_CAN1_ID13_bit at CAN1_ID13.B11;
    sbit  EXT12_CAN1_ID13_bit at CAN1_ID13.B12;
    sbit  EXT13_CAN1_ID13_bit at CAN1_ID13.B13;
    sbit  EXT14_CAN1_ID13_bit at CAN1_ID13.B14;
    sbit  EXT15_CAN1_ID13_bit at CAN1_ID13.B15;
    sbit  EXT16_CAN1_ID13_bit at CAN1_ID13.B16;
    sbit  EXT17_CAN1_ID13_bit at CAN1_ID13.B17;
    sbit  STD0_CAN1_ID13_bit at CAN1_ID13.B18;
    sbit  STD1_CAN1_ID13_bit at CAN1_ID13.B19;
    sbit  STD2_CAN1_ID13_bit at CAN1_ID13.B20;
    sbit  STD3_CAN1_ID13_bit at CAN1_ID13.B21;
    sbit  STD4_CAN1_ID13_bit at CAN1_ID13.B22;
    sbit  STD5_CAN1_ID13_bit at CAN1_ID13.B23;
    sbit  STD6_CAN1_ID13_bit at CAN1_ID13.B24;
    sbit  STD7_CAN1_ID13_bit at CAN1_ID13.B25;
    sbit  STD8_CAN1_ID13_bit at CAN1_ID13.B26;
    sbit  STD9_CAN1_ID13_bit at CAN1_ID13.B27;
    sbit  STD10_CAN1_ID13_bit at CAN1_ID13.B28;
    sbit  PRIO0_CAN1_ID13_bit at CAN1_ID13.B29;
    sbit  PRIO1_CAN1_ID13_bit at CAN1_ID13.B30;
    sbit  PRIO2_CAN1_ID13_bit at CAN1_ID13.B31;

sfr unsigned long   volatile CAN1_WORD013         absolute 0x40025158;
    sbit  DATA_BYTE_30_CAN1_WORD013_bit at CAN1_WORD013.B0;
    sbit  DATA_BYTE_31_CAN1_WORD013_bit at CAN1_WORD013.B1;
    sbit  DATA_BYTE_32_CAN1_WORD013_bit at CAN1_WORD013.B2;
    sbit  DATA_BYTE_33_CAN1_WORD013_bit at CAN1_WORD013.B3;
    sbit  DATA_BYTE_34_CAN1_WORD013_bit at CAN1_WORD013.B4;
    sbit  DATA_BYTE_35_CAN1_WORD013_bit at CAN1_WORD013.B5;
    sbit  DATA_BYTE_36_CAN1_WORD013_bit at CAN1_WORD013.B6;
    sbit  DATA_BYTE_37_CAN1_WORD013_bit at CAN1_WORD013.B7;
    sbit  DATA_BYTE_20_CAN1_WORD013_bit at CAN1_WORD013.B8;
    sbit  DATA_BYTE_21_CAN1_WORD013_bit at CAN1_WORD013.B9;
    sbit  DATA_BYTE_22_CAN1_WORD013_bit at CAN1_WORD013.B10;
    sbit  DATA_BYTE_23_CAN1_WORD013_bit at CAN1_WORD013.B11;
    sbit  DATA_BYTE_24_CAN1_WORD013_bit at CAN1_WORD013.B12;
    sbit  DATA_BYTE_25_CAN1_WORD013_bit at CAN1_WORD013.B13;
    sbit  DATA_BYTE_26_CAN1_WORD013_bit at CAN1_WORD013.B14;
    sbit  DATA_BYTE_27_CAN1_WORD013_bit at CAN1_WORD013.B15;
    sbit  DATA_BYTE_10_CAN1_WORD013_bit at CAN1_WORD013.B16;
    sbit  DATA_BYTE_11_CAN1_WORD013_bit at CAN1_WORD013.B17;
    sbit  DATA_BYTE_12_CAN1_WORD013_bit at CAN1_WORD013.B18;
    sbit  DATA_BYTE_13_CAN1_WORD013_bit at CAN1_WORD013.B19;
    sbit  DATA_BYTE_14_CAN1_WORD013_bit at CAN1_WORD013.B20;
    sbit  DATA_BYTE_15_CAN1_WORD013_bit at CAN1_WORD013.B21;
    sbit  DATA_BYTE_16_CAN1_WORD013_bit at CAN1_WORD013.B22;
    sbit  DATA_BYTE_17_CAN1_WORD013_bit at CAN1_WORD013.B23;
    sbit  DATA_BYTE_00_CAN1_WORD013_bit at CAN1_WORD013.B24;
    sbit  DATA_BYTE_01_CAN1_WORD013_bit at CAN1_WORD013.B25;
    sbit  DATA_BYTE_02_CAN1_WORD013_bit at CAN1_WORD013.B26;
    sbit  DATA_BYTE_03_CAN1_WORD013_bit at CAN1_WORD013.B27;
    sbit  DATA_BYTE_04_CAN1_WORD013_bit at CAN1_WORD013.B28;
    sbit  DATA_BYTE_05_CAN1_WORD013_bit at CAN1_WORD013.B29;
    sbit  DATA_BYTE_06_CAN1_WORD013_bit at CAN1_WORD013.B30;
    sbit  DATA_BYTE_07_CAN1_WORD013_bit at CAN1_WORD013.B31;

sfr unsigned long   volatile CAN1_WORD113         absolute 0x4002515C;
    sbit  DATA_BYTE_70_CAN1_WORD113_bit at CAN1_WORD113.B0;
    sbit  DATA_BYTE_71_CAN1_WORD113_bit at CAN1_WORD113.B1;
    sbit  DATA_BYTE_72_CAN1_WORD113_bit at CAN1_WORD113.B2;
    sbit  DATA_BYTE_73_CAN1_WORD113_bit at CAN1_WORD113.B3;
    sbit  DATA_BYTE_74_CAN1_WORD113_bit at CAN1_WORD113.B4;
    sbit  DATA_BYTE_75_CAN1_WORD113_bit at CAN1_WORD113.B5;
    sbit  DATA_BYTE_76_CAN1_WORD113_bit at CAN1_WORD113.B6;
    sbit  DATA_BYTE_77_CAN1_WORD113_bit at CAN1_WORD113.B7;
    sbit  DATA_BYTE_60_CAN1_WORD113_bit at CAN1_WORD113.B8;
    sbit  DATA_BYTE_61_CAN1_WORD113_bit at CAN1_WORD113.B9;
    sbit  DATA_BYTE_62_CAN1_WORD113_bit at CAN1_WORD113.B10;
    sbit  DATA_BYTE_63_CAN1_WORD113_bit at CAN1_WORD113.B11;
    sbit  DATA_BYTE_64_CAN1_WORD113_bit at CAN1_WORD113.B12;
    sbit  DATA_BYTE_65_CAN1_WORD113_bit at CAN1_WORD113.B13;
    sbit  DATA_BYTE_66_CAN1_WORD113_bit at CAN1_WORD113.B14;
    sbit  DATA_BYTE_67_CAN1_WORD113_bit at CAN1_WORD113.B15;
    sbit  DATA_BYTE_50_CAN1_WORD113_bit at CAN1_WORD113.B16;
    sbit  DATA_BYTE_51_CAN1_WORD113_bit at CAN1_WORD113.B17;
    sbit  DATA_BYTE_52_CAN1_WORD113_bit at CAN1_WORD113.B18;
    sbit  DATA_BYTE_53_CAN1_WORD113_bit at CAN1_WORD113.B19;
    sbit  DATA_BYTE_54_CAN1_WORD113_bit at CAN1_WORD113.B20;
    sbit  DATA_BYTE_55_CAN1_WORD113_bit at CAN1_WORD113.B21;
    sbit  DATA_BYTE_56_CAN1_WORD113_bit at CAN1_WORD113.B22;
    sbit  DATA_BYTE_57_CAN1_WORD113_bit at CAN1_WORD113.B23;
    sbit  DATA_BYTE_40_CAN1_WORD113_bit at CAN1_WORD113.B24;
    sbit  DATA_BYTE_41_CAN1_WORD113_bit at CAN1_WORD113.B25;
    sbit  DATA_BYTE_42_CAN1_WORD113_bit at CAN1_WORD113.B26;
    sbit  DATA_BYTE_43_CAN1_WORD113_bit at CAN1_WORD113.B27;
    sbit  DATA_BYTE_44_CAN1_WORD113_bit at CAN1_WORD113.B28;
    sbit  DATA_BYTE_45_CAN1_WORD113_bit at CAN1_WORD113.B29;
    sbit  DATA_BYTE_46_CAN1_WORD113_bit at CAN1_WORD113.B30;
    sbit  DATA_BYTE_47_CAN1_WORD113_bit at CAN1_WORD113.B31;

sfr unsigned long   volatile CAN1_CS14            absolute 0x40025160;
    sbit  TIME_STAMP0_CAN1_CS14_bit at CAN1_CS14.B0;
    sbit  TIME_STAMP1_CAN1_CS14_bit at CAN1_CS14.B1;
    sbit  TIME_STAMP2_CAN1_CS14_bit at CAN1_CS14.B2;
    sbit  TIME_STAMP3_CAN1_CS14_bit at CAN1_CS14.B3;
    sbit  TIME_STAMP4_CAN1_CS14_bit at CAN1_CS14.B4;
    sbit  TIME_STAMP5_CAN1_CS14_bit at CAN1_CS14.B5;
    sbit  TIME_STAMP6_CAN1_CS14_bit at CAN1_CS14.B6;
    sbit  TIME_STAMP7_CAN1_CS14_bit at CAN1_CS14.B7;
    sbit  TIME_STAMP8_CAN1_CS14_bit at CAN1_CS14.B8;
    sbit  TIME_STAMP9_CAN1_CS14_bit at CAN1_CS14.B9;
    sbit  TIME_STAMP10_CAN1_CS14_bit at CAN1_CS14.B10;
    sbit  TIME_STAMP11_CAN1_CS14_bit at CAN1_CS14.B11;
    sbit  TIME_STAMP12_CAN1_CS14_bit at CAN1_CS14.B12;
    sbit  TIME_STAMP13_CAN1_CS14_bit at CAN1_CS14.B13;
    sbit  TIME_STAMP14_CAN1_CS14_bit at CAN1_CS14.B14;
    sbit  TIME_STAMP15_CAN1_CS14_bit at CAN1_CS14.B15;
    sbit  DLC0_CAN1_CS14_bit at CAN1_CS14.B16;
    sbit  DLC1_CAN1_CS14_bit at CAN1_CS14.B17;
    sbit  DLC2_CAN1_CS14_bit at CAN1_CS14.B18;
    sbit  DLC3_CAN1_CS14_bit at CAN1_CS14.B19;
    sbit  RTR_CAN1_CS14_bit at CAN1_CS14.B20;
    sbit  IDE_CAN1_CS14_bit at CAN1_CS14.B21;
    sbit  SRR_CAN1_CS14_bit at CAN1_CS14.B22;
    sbit  CODE0_CAN1_CS14_bit at CAN1_CS14.B24;
    sbit  CODE1_CAN1_CS14_bit at CAN1_CS14.B25;
    sbit  CODE2_CAN1_CS14_bit at CAN1_CS14.B26;
    sbit  CODE3_CAN1_CS14_bit at CAN1_CS14.B27;
    sbit  ESI_CAN1_CS14_bit at CAN1_CS14.B29;
    sbit  BRS_CAN1_CS14_bit at CAN1_CS14.B30;
    sbit  EDL_CAN1_CS14_bit at CAN1_CS14.B31;

sfr unsigned long   volatile CAN1_ID14            absolute 0x40025164;
    sbit  EXT0_CAN1_ID14_bit at CAN1_ID14.B0;
    sbit  EXT1_CAN1_ID14_bit at CAN1_ID14.B1;
    sbit  EXT2_CAN1_ID14_bit at CAN1_ID14.B2;
    sbit  EXT3_CAN1_ID14_bit at CAN1_ID14.B3;
    sbit  EXT4_CAN1_ID14_bit at CAN1_ID14.B4;
    sbit  EXT5_CAN1_ID14_bit at CAN1_ID14.B5;
    sbit  EXT6_CAN1_ID14_bit at CAN1_ID14.B6;
    sbit  EXT7_CAN1_ID14_bit at CAN1_ID14.B7;
    sbit  EXT8_CAN1_ID14_bit at CAN1_ID14.B8;
    sbit  EXT9_CAN1_ID14_bit at CAN1_ID14.B9;
    sbit  EXT10_CAN1_ID14_bit at CAN1_ID14.B10;
    sbit  EXT11_CAN1_ID14_bit at CAN1_ID14.B11;
    sbit  EXT12_CAN1_ID14_bit at CAN1_ID14.B12;
    sbit  EXT13_CAN1_ID14_bit at CAN1_ID14.B13;
    sbit  EXT14_CAN1_ID14_bit at CAN1_ID14.B14;
    sbit  EXT15_CAN1_ID14_bit at CAN1_ID14.B15;
    sbit  EXT16_CAN1_ID14_bit at CAN1_ID14.B16;
    sbit  EXT17_CAN1_ID14_bit at CAN1_ID14.B17;
    sbit  STD0_CAN1_ID14_bit at CAN1_ID14.B18;
    sbit  STD1_CAN1_ID14_bit at CAN1_ID14.B19;
    sbit  STD2_CAN1_ID14_bit at CAN1_ID14.B20;
    sbit  STD3_CAN1_ID14_bit at CAN1_ID14.B21;
    sbit  STD4_CAN1_ID14_bit at CAN1_ID14.B22;
    sbit  STD5_CAN1_ID14_bit at CAN1_ID14.B23;
    sbit  STD6_CAN1_ID14_bit at CAN1_ID14.B24;
    sbit  STD7_CAN1_ID14_bit at CAN1_ID14.B25;
    sbit  STD8_CAN1_ID14_bit at CAN1_ID14.B26;
    sbit  STD9_CAN1_ID14_bit at CAN1_ID14.B27;
    sbit  STD10_CAN1_ID14_bit at CAN1_ID14.B28;
    sbit  PRIO0_CAN1_ID14_bit at CAN1_ID14.B29;
    sbit  PRIO1_CAN1_ID14_bit at CAN1_ID14.B30;
    sbit  PRIO2_CAN1_ID14_bit at CAN1_ID14.B31;

sfr unsigned long   volatile CAN1_WORD014         absolute 0x40025168;
    sbit  DATA_BYTE_30_CAN1_WORD014_bit at CAN1_WORD014.B0;
    sbit  DATA_BYTE_31_CAN1_WORD014_bit at CAN1_WORD014.B1;
    sbit  DATA_BYTE_32_CAN1_WORD014_bit at CAN1_WORD014.B2;
    sbit  DATA_BYTE_33_CAN1_WORD014_bit at CAN1_WORD014.B3;
    sbit  DATA_BYTE_34_CAN1_WORD014_bit at CAN1_WORD014.B4;
    sbit  DATA_BYTE_35_CAN1_WORD014_bit at CAN1_WORD014.B5;
    sbit  DATA_BYTE_36_CAN1_WORD014_bit at CAN1_WORD014.B6;
    sbit  DATA_BYTE_37_CAN1_WORD014_bit at CAN1_WORD014.B7;
    sbit  DATA_BYTE_20_CAN1_WORD014_bit at CAN1_WORD014.B8;
    sbit  DATA_BYTE_21_CAN1_WORD014_bit at CAN1_WORD014.B9;
    sbit  DATA_BYTE_22_CAN1_WORD014_bit at CAN1_WORD014.B10;
    sbit  DATA_BYTE_23_CAN1_WORD014_bit at CAN1_WORD014.B11;
    sbit  DATA_BYTE_24_CAN1_WORD014_bit at CAN1_WORD014.B12;
    sbit  DATA_BYTE_25_CAN1_WORD014_bit at CAN1_WORD014.B13;
    sbit  DATA_BYTE_26_CAN1_WORD014_bit at CAN1_WORD014.B14;
    sbit  DATA_BYTE_27_CAN1_WORD014_bit at CAN1_WORD014.B15;
    sbit  DATA_BYTE_10_CAN1_WORD014_bit at CAN1_WORD014.B16;
    sbit  DATA_BYTE_11_CAN1_WORD014_bit at CAN1_WORD014.B17;
    sbit  DATA_BYTE_12_CAN1_WORD014_bit at CAN1_WORD014.B18;
    sbit  DATA_BYTE_13_CAN1_WORD014_bit at CAN1_WORD014.B19;
    sbit  DATA_BYTE_14_CAN1_WORD014_bit at CAN1_WORD014.B20;
    sbit  DATA_BYTE_15_CAN1_WORD014_bit at CAN1_WORD014.B21;
    sbit  DATA_BYTE_16_CAN1_WORD014_bit at CAN1_WORD014.B22;
    sbit  DATA_BYTE_17_CAN1_WORD014_bit at CAN1_WORD014.B23;
    sbit  DATA_BYTE_00_CAN1_WORD014_bit at CAN1_WORD014.B24;
    sbit  DATA_BYTE_01_CAN1_WORD014_bit at CAN1_WORD014.B25;
    sbit  DATA_BYTE_02_CAN1_WORD014_bit at CAN1_WORD014.B26;
    sbit  DATA_BYTE_03_CAN1_WORD014_bit at CAN1_WORD014.B27;
    sbit  DATA_BYTE_04_CAN1_WORD014_bit at CAN1_WORD014.B28;
    sbit  DATA_BYTE_05_CAN1_WORD014_bit at CAN1_WORD014.B29;
    sbit  DATA_BYTE_06_CAN1_WORD014_bit at CAN1_WORD014.B30;
    sbit  DATA_BYTE_07_CAN1_WORD014_bit at CAN1_WORD014.B31;

sfr unsigned long   volatile CAN1_WORD114         absolute 0x4002516C;
    sbit  DATA_BYTE_70_CAN1_WORD114_bit at CAN1_WORD114.B0;
    sbit  DATA_BYTE_71_CAN1_WORD114_bit at CAN1_WORD114.B1;
    sbit  DATA_BYTE_72_CAN1_WORD114_bit at CAN1_WORD114.B2;
    sbit  DATA_BYTE_73_CAN1_WORD114_bit at CAN1_WORD114.B3;
    sbit  DATA_BYTE_74_CAN1_WORD114_bit at CAN1_WORD114.B4;
    sbit  DATA_BYTE_75_CAN1_WORD114_bit at CAN1_WORD114.B5;
    sbit  DATA_BYTE_76_CAN1_WORD114_bit at CAN1_WORD114.B6;
    sbit  DATA_BYTE_77_CAN1_WORD114_bit at CAN1_WORD114.B7;
    sbit  DATA_BYTE_60_CAN1_WORD114_bit at CAN1_WORD114.B8;
    sbit  DATA_BYTE_61_CAN1_WORD114_bit at CAN1_WORD114.B9;
    sbit  DATA_BYTE_62_CAN1_WORD114_bit at CAN1_WORD114.B10;
    sbit  DATA_BYTE_63_CAN1_WORD114_bit at CAN1_WORD114.B11;
    sbit  DATA_BYTE_64_CAN1_WORD114_bit at CAN1_WORD114.B12;
    sbit  DATA_BYTE_65_CAN1_WORD114_bit at CAN1_WORD114.B13;
    sbit  DATA_BYTE_66_CAN1_WORD114_bit at CAN1_WORD114.B14;
    sbit  DATA_BYTE_67_CAN1_WORD114_bit at CAN1_WORD114.B15;
    sbit  DATA_BYTE_50_CAN1_WORD114_bit at CAN1_WORD114.B16;
    sbit  DATA_BYTE_51_CAN1_WORD114_bit at CAN1_WORD114.B17;
    sbit  DATA_BYTE_52_CAN1_WORD114_bit at CAN1_WORD114.B18;
    sbit  DATA_BYTE_53_CAN1_WORD114_bit at CAN1_WORD114.B19;
    sbit  DATA_BYTE_54_CAN1_WORD114_bit at CAN1_WORD114.B20;
    sbit  DATA_BYTE_55_CAN1_WORD114_bit at CAN1_WORD114.B21;
    sbit  DATA_BYTE_56_CAN1_WORD114_bit at CAN1_WORD114.B22;
    sbit  DATA_BYTE_57_CAN1_WORD114_bit at CAN1_WORD114.B23;
    sbit  DATA_BYTE_40_CAN1_WORD114_bit at CAN1_WORD114.B24;
    sbit  DATA_BYTE_41_CAN1_WORD114_bit at CAN1_WORD114.B25;
    sbit  DATA_BYTE_42_CAN1_WORD114_bit at CAN1_WORD114.B26;
    sbit  DATA_BYTE_43_CAN1_WORD114_bit at CAN1_WORD114.B27;
    sbit  DATA_BYTE_44_CAN1_WORD114_bit at CAN1_WORD114.B28;
    sbit  DATA_BYTE_45_CAN1_WORD114_bit at CAN1_WORD114.B29;
    sbit  DATA_BYTE_46_CAN1_WORD114_bit at CAN1_WORD114.B30;
    sbit  DATA_BYTE_47_CAN1_WORD114_bit at CAN1_WORD114.B31;

sfr unsigned long   volatile CAN1_CS15            absolute 0x40025170;
    sbit  TIME_STAMP0_CAN1_CS15_bit at CAN1_CS15.B0;
    sbit  TIME_STAMP1_CAN1_CS15_bit at CAN1_CS15.B1;
    sbit  TIME_STAMP2_CAN1_CS15_bit at CAN1_CS15.B2;
    sbit  TIME_STAMP3_CAN1_CS15_bit at CAN1_CS15.B3;
    sbit  TIME_STAMP4_CAN1_CS15_bit at CAN1_CS15.B4;
    sbit  TIME_STAMP5_CAN1_CS15_bit at CAN1_CS15.B5;
    sbit  TIME_STAMP6_CAN1_CS15_bit at CAN1_CS15.B6;
    sbit  TIME_STAMP7_CAN1_CS15_bit at CAN1_CS15.B7;
    sbit  TIME_STAMP8_CAN1_CS15_bit at CAN1_CS15.B8;
    sbit  TIME_STAMP9_CAN1_CS15_bit at CAN1_CS15.B9;
    sbit  TIME_STAMP10_CAN1_CS15_bit at CAN1_CS15.B10;
    sbit  TIME_STAMP11_CAN1_CS15_bit at CAN1_CS15.B11;
    sbit  TIME_STAMP12_CAN1_CS15_bit at CAN1_CS15.B12;
    sbit  TIME_STAMP13_CAN1_CS15_bit at CAN1_CS15.B13;
    sbit  TIME_STAMP14_CAN1_CS15_bit at CAN1_CS15.B14;
    sbit  TIME_STAMP15_CAN1_CS15_bit at CAN1_CS15.B15;
    sbit  DLC0_CAN1_CS15_bit at CAN1_CS15.B16;
    sbit  DLC1_CAN1_CS15_bit at CAN1_CS15.B17;
    sbit  DLC2_CAN1_CS15_bit at CAN1_CS15.B18;
    sbit  DLC3_CAN1_CS15_bit at CAN1_CS15.B19;
    sbit  RTR_CAN1_CS15_bit at CAN1_CS15.B20;
    sbit  IDE_CAN1_CS15_bit at CAN1_CS15.B21;
    sbit  SRR_CAN1_CS15_bit at CAN1_CS15.B22;
    sbit  CODE0_CAN1_CS15_bit at CAN1_CS15.B24;
    sbit  CODE1_CAN1_CS15_bit at CAN1_CS15.B25;
    sbit  CODE2_CAN1_CS15_bit at CAN1_CS15.B26;
    sbit  CODE3_CAN1_CS15_bit at CAN1_CS15.B27;
    sbit  ESI_CAN1_CS15_bit at CAN1_CS15.B29;
    sbit  BRS_CAN1_CS15_bit at CAN1_CS15.B30;
    sbit  EDL_CAN1_CS15_bit at CAN1_CS15.B31;

sfr unsigned long   volatile CAN1_ID15            absolute 0x40025174;
    sbit  EXT0_CAN1_ID15_bit at CAN1_ID15.B0;
    sbit  EXT1_CAN1_ID15_bit at CAN1_ID15.B1;
    sbit  EXT2_CAN1_ID15_bit at CAN1_ID15.B2;
    sbit  EXT3_CAN1_ID15_bit at CAN1_ID15.B3;
    sbit  EXT4_CAN1_ID15_bit at CAN1_ID15.B4;
    sbit  EXT5_CAN1_ID15_bit at CAN1_ID15.B5;
    sbit  EXT6_CAN1_ID15_bit at CAN1_ID15.B6;
    sbit  EXT7_CAN1_ID15_bit at CAN1_ID15.B7;
    sbit  EXT8_CAN1_ID15_bit at CAN1_ID15.B8;
    sbit  EXT9_CAN1_ID15_bit at CAN1_ID15.B9;
    sbit  EXT10_CAN1_ID15_bit at CAN1_ID15.B10;
    sbit  EXT11_CAN1_ID15_bit at CAN1_ID15.B11;
    sbit  EXT12_CAN1_ID15_bit at CAN1_ID15.B12;
    sbit  EXT13_CAN1_ID15_bit at CAN1_ID15.B13;
    sbit  EXT14_CAN1_ID15_bit at CAN1_ID15.B14;
    sbit  EXT15_CAN1_ID15_bit at CAN1_ID15.B15;
    sbit  EXT16_CAN1_ID15_bit at CAN1_ID15.B16;
    sbit  EXT17_CAN1_ID15_bit at CAN1_ID15.B17;
    sbit  STD0_CAN1_ID15_bit at CAN1_ID15.B18;
    sbit  STD1_CAN1_ID15_bit at CAN1_ID15.B19;
    sbit  STD2_CAN1_ID15_bit at CAN1_ID15.B20;
    sbit  STD3_CAN1_ID15_bit at CAN1_ID15.B21;
    sbit  STD4_CAN1_ID15_bit at CAN1_ID15.B22;
    sbit  STD5_CAN1_ID15_bit at CAN1_ID15.B23;
    sbit  STD6_CAN1_ID15_bit at CAN1_ID15.B24;
    sbit  STD7_CAN1_ID15_bit at CAN1_ID15.B25;
    sbit  STD8_CAN1_ID15_bit at CAN1_ID15.B26;
    sbit  STD9_CAN1_ID15_bit at CAN1_ID15.B27;
    sbit  STD10_CAN1_ID15_bit at CAN1_ID15.B28;
    sbit  PRIO0_CAN1_ID15_bit at CAN1_ID15.B29;
    sbit  PRIO1_CAN1_ID15_bit at CAN1_ID15.B30;
    sbit  PRIO2_CAN1_ID15_bit at CAN1_ID15.B31;

sfr unsigned long   volatile CAN1_WORD015         absolute 0x40025178;
    sbit  DATA_BYTE_30_CAN1_WORD015_bit at CAN1_WORD015.B0;
    sbit  DATA_BYTE_31_CAN1_WORD015_bit at CAN1_WORD015.B1;
    sbit  DATA_BYTE_32_CAN1_WORD015_bit at CAN1_WORD015.B2;
    sbit  DATA_BYTE_33_CAN1_WORD015_bit at CAN1_WORD015.B3;
    sbit  DATA_BYTE_34_CAN1_WORD015_bit at CAN1_WORD015.B4;
    sbit  DATA_BYTE_35_CAN1_WORD015_bit at CAN1_WORD015.B5;
    sbit  DATA_BYTE_36_CAN1_WORD015_bit at CAN1_WORD015.B6;
    sbit  DATA_BYTE_37_CAN1_WORD015_bit at CAN1_WORD015.B7;
    sbit  DATA_BYTE_20_CAN1_WORD015_bit at CAN1_WORD015.B8;
    sbit  DATA_BYTE_21_CAN1_WORD015_bit at CAN1_WORD015.B9;
    sbit  DATA_BYTE_22_CAN1_WORD015_bit at CAN1_WORD015.B10;
    sbit  DATA_BYTE_23_CAN1_WORD015_bit at CAN1_WORD015.B11;
    sbit  DATA_BYTE_24_CAN1_WORD015_bit at CAN1_WORD015.B12;
    sbit  DATA_BYTE_25_CAN1_WORD015_bit at CAN1_WORD015.B13;
    sbit  DATA_BYTE_26_CAN1_WORD015_bit at CAN1_WORD015.B14;
    sbit  DATA_BYTE_27_CAN1_WORD015_bit at CAN1_WORD015.B15;
    sbit  DATA_BYTE_10_CAN1_WORD015_bit at CAN1_WORD015.B16;
    sbit  DATA_BYTE_11_CAN1_WORD015_bit at CAN1_WORD015.B17;
    sbit  DATA_BYTE_12_CAN1_WORD015_bit at CAN1_WORD015.B18;
    sbit  DATA_BYTE_13_CAN1_WORD015_bit at CAN1_WORD015.B19;
    sbit  DATA_BYTE_14_CAN1_WORD015_bit at CAN1_WORD015.B20;
    sbit  DATA_BYTE_15_CAN1_WORD015_bit at CAN1_WORD015.B21;
    sbit  DATA_BYTE_16_CAN1_WORD015_bit at CAN1_WORD015.B22;
    sbit  DATA_BYTE_17_CAN1_WORD015_bit at CAN1_WORD015.B23;
    sbit  DATA_BYTE_00_CAN1_WORD015_bit at CAN1_WORD015.B24;
    sbit  DATA_BYTE_01_CAN1_WORD015_bit at CAN1_WORD015.B25;
    sbit  DATA_BYTE_02_CAN1_WORD015_bit at CAN1_WORD015.B26;
    sbit  DATA_BYTE_03_CAN1_WORD015_bit at CAN1_WORD015.B27;
    sbit  DATA_BYTE_04_CAN1_WORD015_bit at CAN1_WORD015.B28;
    sbit  DATA_BYTE_05_CAN1_WORD015_bit at CAN1_WORD015.B29;
    sbit  DATA_BYTE_06_CAN1_WORD015_bit at CAN1_WORD015.B30;
    sbit  DATA_BYTE_07_CAN1_WORD015_bit at CAN1_WORD015.B31;

sfr unsigned long   volatile CAN1_WORD115         absolute 0x4002517C;
    sbit  DATA_BYTE_70_CAN1_WORD115_bit at CAN1_WORD115.B0;
    sbit  DATA_BYTE_71_CAN1_WORD115_bit at CAN1_WORD115.B1;
    sbit  DATA_BYTE_72_CAN1_WORD115_bit at CAN1_WORD115.B2;
    sbit  DATA_BYTE_73_CAN1_WORD115_bit at CAN1_WORD115.B3;
    sbit  DATA_BYTE_74_CAN1_WORD115_bit at CAN1_WORD115.B4;
    sbit  DATA_BYTE_75_CAN1_WORD115_bit at CAN1_WORD115.B5;
    sbit  DATA_BYTE_76_CAN1_WORD115_bit at CAN1_WORD115.B6;
    sbit  DATA_BYTE_77_CAN1_WORD115_bit at CAN1_WORD115.B7;
    sbit  DATA_BYTE_60_CAN1_WORD115_bit at CAN1_WORD115.B8;
    sbit  DATA_BYTE_61_CAN1_WORD115_bit at CAN1_WORD115.B9;
    sbit  DATA_BYTE_62_CAN1_WORD115_bit at CAN1_WORD115.B10;
    sbit  DATA_BYTE_63_CAN1_WORD115_bit at CAN1_WORD115.B11;
    sbit  DATA_BYTE_64_CAN1_WORD115_bit at CAN1_WORD115.B12;
    sbit  DATA_BYTE_65_CAN1_WORD115_bit at CAN1_WORD115.B13;
    sbit  DATA_BYTE_66_CAN1_WORD115_bit at CAN1_WORD115.B14;
    sbit  DATA_BYTE_67_CAN1_WORD115_bit at CAN1_WORD115.B15;
    sbit  DATA_BYTE_50_CAN1_WORD115_bit at CAN1_WORD115.B16;
    sbit  DATA_BYTE_51_CAN1_WORD115_bit at CAN1_WORD115.B17;
    sbit  DATA_BYTE_52_CAN1_WORD115_bit at CAN1_WORD115.B18;
    sbit  DATA_BYTE_53_CAN1_WORD115_bit at CAN1_WORD115.B19;
    sbit  DATA_BYTE_54_CAN1_WORD115_bit at CAN1_WORD115.B20;
    sbit  DATA_BYTE_55_CAN1_WORD115_bit at CAN1_WORD115.B21;
    sbit  DATA_BYTE_56_CAN1_WORD115_bit at CAN1_WORD115.B22;
    sbit  DATA_BYTE_57_CAN1_WORD115_bit at CAN1_WORD115.B23;
    sbit  DATA_BYTE_40_CAN1_WORD115_bit at CAN1_WORD115.B24;
    sbit  DATA_BYTE_41_CAN1_WORD115_bit at CAN1_WORD115.B25;
    sbit  DATA_BYTE_42_CAN1_WORD115_bit at CAN1_WORD115.B26;
    sbit  DATA_BYTE_43_CAN1_WORD115_bit at CAN1_WORD115.B27;
    sbit  DATA_BYTE_44_CAN1_WORD115_bit at CAN1_WORD115.B28;
    sbit  DATA_BYTE_45_CAN1_WORD115_bit at CAN1_WORD115.B29;
    sbit  DATA_BYTE_46_CAN1_WORD115_bit at CAN1_WORD115.B30;
    sbit  DATA_BYTE_47_CAN1_WORD115_bit at CAN1_WORD115.B31;

sfr unsigned long   volatile CAN1_RXIMR0          absolute 0x40025880;
    sbit  MI0_CAN1_RXIMR0_bit at CAN1_RXIMR0.B0;
    sbit  MI1_CAN1_RXIMR0_bit at CAN1_RXIMR0.B1;
    sbit  MI2_CAN1_RXIMR0_bit at CAN1_RXIMR0.B2;
    sbit  MI3_CAN1_RXIMR0_bit at CAN1_RXIMR0.B3;
    sbit  MI4_CAN1_RXIMR0_bit at CAN1_RXIMR0.B4;
    sbit  MI5_CAN1_RXIMR0_bit at CAN1_RXIMR0.B5;
    sbit  MI6_CAN1_RXIMR0_bit at CAN1_RXIMR0.B6;
    sbit  MI7_CAN1_RXIMR0_bit at CAN1_RXIMR0.B7;
    sbit  MI8_CAN1_RXIMR0_bit at CAN1_RXIMR0.B8;
    sbit  MI9_CAN1_RXIMR0_bit at CAN1_RXIMR0.B9;
    sbit  MI10_CAN1_RXIMR0_bit at CAN1_RXIMR0.B10;
    sbit  MI11_CAN1_RXIMR0_bit at CAN1_RXIMR0.B11;
    sbit  MI12_CAN1_RXIMR0_bit at CAN1_RXIMR0.B12;
    sbit  MI13_CAN1_RXIMR0_bit at CAN1_RXIMR0.B13;
    sbit  MI14_CAN1_RXIMR0_bit at CAN1_RXIMR0.B14;
    sbit  MI15_CAN1_RXIMR0_bit at CAN1_RXIMR0.B15;
    sbit  MI16_CAN1_RXIMR0_bit at CAN1_RXIMR0.B16;
    sbit  MI17_CAN1_RXIMR0_bit at CAN1_RXIMR0.B17;
    sbit  MI18_CAN1_RXIMR0_bit at CAN1_RXIMR0.B18;
    sbit  MI19_CAN1_RXIMR0_bit at CAN1_RXIMR0.B19;
    sbit  MI20_CAN1_RXIMR0_bit at CAN1_RXIMR0.B20;
    sbit  MI21_CAN1_RXIMR0_bit at CAN1_RXIMR0.B21;
    sbit  MI22_CAN1_RXIMR0_bit at CAN1_RXIMR0.B22;
    sbit  MI23_CAN1_RXIMR0_bit at CAN1_RXIMR0.B23;
    sbit  MI24_CAN1_RXIMR0_bit at CAN1_RXIMR0.B24;
    sbit  MI25_CAN1_RXIMR0_bit at CAN1_RXIMR0.B25;
    sbit  MI26_CAN1_RXIMR0_bit at CAN1_RXIMR0.B26;
    sbit  MI27_CAN1_RXIMR0_bit at CAN1_RXIMR0.B27;
    sbit  MI28_CAN1_RXIMR0_bit at CAN1_RXIMR0.B28;
    sbit  MI29_CAN1_RXIMR0_bit at CAN1_RXIMR0.B29;
    sbit  MI30_CAN1_RXIMR0_bit at CAN1_RXIMR0.B30;
    sbit  MI31_CAN1_RXIMR0_bit at CAN1_RXIMR0.B31;

sfr unsigned long   volatile CAN1_RXIMR1          absolute 0x40025884;
    sbit  MI0_CAN1_RXIMR1_bit at CAN1_RXIMR1.B0;
    sbit  MI1_CAN1_RXIMR1_bit at CAN1_RXIMR1.B1;
    sbit  MI2_CAN1_RXIMR1_bit at CAN1_RXIMR1.B2;
    sbit  MI3_CAN1_RXIMR1_bit at CAN1_RXIMR1.B3;
    sbit  MI4_CAN1_RXIMR1_bit at CAN1_RXIMR1.B4;
    sbit  MI5_CAN1_RXIMR1_bit at CAN1_RXIMR1.B5;
    sbit  MI6_CAN1_RXIMR1_bit at CAN1_RXIMR1.B6;
    sbit  MI7_CAN1_RXIMR1_bit at CAN1_RXIMR1.B7;
    sbit  MI8_CAN1_RXIMR1_bit at CAN1_RXIMR1.B8;
    sbit  MI9_CAN1_RXIMR1_bit at CAN1_RXIMR1.B9;
    sbit  MI10_CAN1_RXIMR1_bit at CAN1_RXIMR1.B10;
    sbit  MI11_CAN1_RXIMR1_bit at CAN1_RXIMR1.B11;
    sbit  MI12_CAN1_RXIMR1_bit at CAN1_RXIMR1.B12;
    sbit  MI13_CAN1_RXIMR1_bit at CAN1_RXIMR1.B13;
    sbit  MI14_CAN1_RXIMR1_bit at CAN1_RXIMR1.B14;
    sbit  MI15_CAN1_RXIMR1_bit at CAN1_RXIMR1.B15;
    sbit  MI16_CAN1_RXIMR1_bit at CAN1_RXIMR1.B16;
    sbit  MI17_CAN1_RXIMR1_bit at CAN1_RXIMR1.B17;
    sbit  MI18_CAN1_RXIMR1_bit at CAN1_RXIMR1.B18;
    sbit  MI19_CAN1_RXIMR1_bit at CAN1_RXIMR1.B19;
    sbit  MI20_CAN1_RXIMR1_bit at CAN1_RXIMR1.B20;
    sbit  MI21_CAN1_RXIMR1_bit at CAN1_RXIMR1.B21;
    sbit  MI22_CAN1_RXIMR1_bit at CAN1_RXIMR1.B22;
    sbit  MI23_CAN1_RXIMR1_bit at CAN1_RXIMR1.B23;
    sbit  MI24_CAN1_RXIMR1_bit at CAN1_RXIMR1.B24;
    sbit  MI25_CAN1_RXIMR1_bit at CAN1_RXIMR1.B25;
    sbit  MI26_CAN1_RXIMR1_bit at CAN1_RXIMR1.B26;
    sbit  MI27_CAN1_RXIMR1_bit at CAN1_RXIMR1.B27;
    sbit  MI28_CAN1_RXIMR1_bit at CAN1_RXIMR1.B28;
    sbit  MI29_CAN1_RXIMR1_bit at CAN1_RXIMR1.B29;
    sbit  MI30_CAN1_RXIMR1_bit at CAN1_RXIMR1.B30;
    sbit  MI31_CAN1_RXIMR1_bit at CAN1_RXIMR1.B31;

sfr unsigned long   volatile CAN1_RXIMR2          absolute 0x40025888;
    sbit  MI0_CAN1_RXIMR2_bit at CAN1_RXIMR2.B0;
    sbit  MI1_CAN1_RXIMR2_bit at CAN1_RXIMR2.B1;
    sbit  MI2_CAN1_RXIMR2_bit at CAN1_RXIMR2.B2;
    sbit  MI3_CAN1_RXIMR2_bit at CAN1_RXIMR2.B3;
    sbit  MI4_CAN1_RXIMR2_bit at CAN1_RXIMR2.B4;
    sbit  MI5_CAN1_RXIMR2_bit at CAN1_RXIMR2.B5;
    sbit  MI6_CAN1_RXIMR2_bit at CAN1_RXIMR2.B6;
    sbit  MI7_CAN1_RXIMR2_bit at CAN1_RXIMR2.B7;
    sbit  MI8_CAN1_RXIMR2_bit at CAN1_RXIMR2.B8;
    sbit  MI9_CAN1_RXIMR2_bit at CAN1_RXIMR2.B9;
    sbit  MI10_CAN1_RXIMR2_bit at CAN1_RXIMR2.B10;
    sbit  MI11_CAN1_RXIMR2_bit at CAN1_RXIMR2.B11;
    sbit  MI12_CAN1_RXIMR2_bit at CAN1_RXIMR2.B12;
    sbit  MI13_CAN1_RXIMR2_bit at CAN1_RXIMR2.B13;
    sbit  MI14_CAN1_RXIMR2_bit at CAN1_RXIMR2.B14;
    sbit  MI15_CAN1_RXIMR2_bit at CAN1_RXIMR2.B15;
    sbit  MI16_CAN1_RXIMR2_bit at CAN1_RXIMR2.B16;
    sbit  MI17_CAN1_RXIMR2_bit at CAN1_RXIMR2.B17;
    sbit  MI18_CAN1_RXIMR2_bit at CAN1_RXIMR2.B18;
    sbit  MI19_CAN1_RXIMR2_bit at CAN1_RXIMR2.B19;
    sbit  MI20_CAN1_RXIMR2_bit at CAN1_RXIMR2.B20;
    sbit  MI21_CAN1_RXIMR2_bit at CAN1_RXIMR2.B21;
    sbit  MI22_CAN1_RXIMR2_bit at CAN1_RXIMR2.B22;
    sbit  MI23_CAN1_RXIMR2_bit at CAN1_RXIMR2.B23;
    sbit  MI24_CAN1_RXIMR2_bit at CAN1_RXIMR2.B24;
    sbit  MI25_CAN1_RXIMR2_bit at CAN1_RXIMR2.B25;
    sbit  MI26_CAN1_RXIMR2_bit at CAN1_RXIMR2.B26;
    sbit  MI27_CAN1_RXIMR2_bit at CAN1_RXIMR2.B27;
    sbit  MI28_CAN1_RXIMR2_bit at CAN1_RXIMR2.B28;
    sbit  MI29_CAN1_RXIMR2_bit at CAN1_RXIMR2.B29;
    sbit  MI30_CAN1_RXIMR2_bit at CAN1_RXIMR2.B30;
    sbit  MI31_CAN1_RXIMR2_bit at CAN1_RXIMR2.B31;

sfr unsigned long   volatile CAN1_RXIMR3          absolute 0x4002588C;
    sbit  MI0_CAN1_RXIMR3_bit at CAN1_RXIMR3.B0;
    sbit  MI1_CAN1_RXIMR3_bit at CAN1_RXIMR3.B1;
    sbit  MI2_CAN1_RXIMR3_bit at CAN1_RXIMR3.B2;
    sbit  MI3_CAN1_RXIMR3_bit at CAN1_RXIMR3.B3;
    sbit  MI4_CAN1_RXIMR3_bit at CAN1_RXIMR3.B4;
    sbit  MI5_CAN1_RXIMR3_bit at CAN1_RXIMR3.B5;
    sbit  MI6_CAN1_RXIMR3_bit at CAN1_RXIMR3.B6;
    sbit  MI7_CAN1_RXIMR3_bit at CAN1_RXIMR3.B7;
    sbit  MI8_CAN1_RXIMR3_bit at CAN1_RXIMR3.B8;
    sbit  MI9_CAN1_RXIMR3_bit at CAN1_RXIMR3.B9;
    sbit  MI10_CAN1_RXIMR3_bit at CAN1_RXIMR3.B10;
    sbit  MI11_CAN1_RXIMR3_bit at CAN1_RXIMR3.B11;
    sbit  MI12_CAN1_RXIMR3_bit at CAN1_RXIMR3.B12;
    sbit  MI13_CAN1_RXIMR3_bit at CAN1_RXIMR3.B13;
    sbit  MI14_CAN1_RXIMR3_bit at CAN1_RXIMR3.B14;
    sbit  MI15_CAN1_RXIMR3_bit at CAN1_RXIMR3.B15;
    sbit  MI16_CAN1_RXIMR3_bit at CAN1_RXIMR3.B16;
    sbit  MI17_CAN1_RXIMR3_bit at CAN1_RXIMR3.B17;
    sbit  MI18_CAN1_RXIMR3_bit at CAN1_RXIMR3.B18;
    sbit  MI19_CAN1_RXIMR3_bit at CAN1_RXIMR3.B19;
    sbit  MI20_CAN1_RXIMR3_bit at CAN1_RXIMR3.B20;
    sbit  MI21_CAN1_RXIMR3_bit at CAN1_RXIMR3.B21;
    sbit  MI22_CAN1_RXIMR3_bit at CAN1_RXIMR3.B22;
    sbit  MI23_CAN1_RXIMR3_bit at CAN1_RXIMR3.B23;
    sbit  MI24_CAN1_RXIMR3_bit at CAN1_RXIMR3.B24;
    sbit  MI25_CAN1_RXIMR3_bit at CAN1_RXIMR3.B25;
    sbit  MI26_CAN1_RXIMR3_bit at CAN1_RXIMR3.B26;
    sbit  MI27_CAN1_RXIMR3_bit at CAN1_RXIMR3.B27;
    sbit  MI28_CAN1_RXIMR3_bit at CAN1_RXIMR3.B28;
    sbit  MI29_CAN1_RXIMR3_bit at CAN1_RXIMR3.B29;
    sbit  MI30_CAN1_RXIMR3_bit at CAN1_RXIMR3.B30;
    sbit  MI31_CAN1_RXIMR3_bit at CAN1_RXIMR3.B31;

sfr unsigned long   volatile CAN1_RXIMR4          absolute 0x40025890;
    sbit  MI0_CAN1_RXIMR4_bit at CAN1_RXIMR4.B0;
    sbit  MI1_CAN1_RXIMR4_bit at CAN1_RXIMR4.B1;
    sbit  MI2_CAN1_RXIMR4_bit at CAN1_RXIMR4.B2;
    sbit  MI3_CAN1_RXIMR4_bit at CAN1_RXIMR4.B3;
    sbit  MI4_CAN1_RXIMR4_bit at CAN1_RXIMR4.B4;
    sbit  MI5_CAN1_RXIMR4_bit at CAN1_RXIMR4.B5;
    sbit  MI6_CAN1_RXIMR4_bit at CAN1_RXIMR4.B6;
    sbit  MI7_CAN1_RXIMR4_bit at CAN1_RXIMR4.B7;
    sbit  MI8_CAN1_RXIMR4_bit at CAN1_RXIMR4.B8;
    sbit  MI9_CAN1_RXIMR4_bit at CAN1_RXIMR4.B9;
    sbit  MI10_CAN1_RXIMR4_bit at CAN1_RXIMR4.B10;
    sbit  MI11_CAN1_RXIMR4_bit at CAN1_RXIMR4.B11;
    sbit  MI12_CAN1_RXIMR4_bit at CAN1_RXIMR4.B12;
    sbit  MI13_CAN1_RXIMR4_bit at CAN1_RXIMR4.B13;
    sbit  MI14_CAN1_RXIMR4_bit at CAN1_RXIMR4.B14;
    sbit  MI15_CAN1_RXIMR4_bit at CAN1_RXIMR4.B15;
    sbit  MI16_CAN1_RXIMR4_bit at CAN1_RXIMR4.B16;
    sbit  MI17_CAN1_RXIMR4_bit at CAN1_RXIMR4.B17;
    sbit  MI18_CAN1_RXIMR4_bit at CAN1_RXIMR4.B18;
    sbit  MI19_CAN1_RXIMR4_bit at CAN1_RXIMR4.B19;
    sbit  MI20_CAN1_RXIMR4_bit at CAN1_RXIMR4.B20;
    sbit  MI21_CAN1_RXIMR4_bit at CAN1_RXIMR4.B21;
    sbit  MI22_CAN1_RXIMR4_bit at CAN1_RXIMR4.B22;
    sbit  MI23_CAN1_RXIMR4_bit at CAN1_RXIMR4.B23;
    sbit  MI24_CAN1_RXIMR4_bit at CAN1_RXIMR4.B24;
    sbit  MI25_CAN1_RXIMR4_bit at CAN1_RXIMR4.B25;
    sbit  MI26_CAN1_RXIMR4_bit at CAN1_RXIMR4.B26;
    sbit  MI27_CAN1_RXIMR4_bit at CAN1_RXIMR4.B27;
    sbit  MI28_CAN1_RXIMR4_bit at CAN1_RXIMR4.B28;
    sbit  MI29_CAN1_RXIMR4_bit at CAN1_RXIMR4.B29;
    sbit  MI30_CAN1_RXIMR4_bit at CAN1_RXIMR4.B30;
    sbit  MI31_CAN1_RXIMR4_bit at CAN1_RXIMR4.B31;

sfr unsigned long   volatile CAN1_RXIMR5          absolute 0x40025894;
    sbit  MI0_CAN1_RXIMR5_bit at CAN1_RXIMR5.B0;
    sbit  MI1_CAN1_RXIMR5_bit at CAN1_RXIMR5.B1;
    sbit  MI2_CAN1_RXIMR5_bit at CAN1_RXIMR5.B2;
    sbit  MI3_CAN1_RXIMR5_bit at CAN1_RXIMR5.B3;
    sbit  MI4_CAN1_RXIMR5_bit at CAN1_RXIMR5.B4;
    sbit  MI5_CAN1_RXIMR5_bit at CAN1_RXIMR5.B5;
    sbit  MI6_CAN1_RXIMR5_bit at CAN1_RXIMR5.B6;
    sbit  MI7_CAN1_RXIMR5_bit at CAN1_RXIMR5.B7;
    sbit  MI8_CAN1_RXIMR5_bit at CAN1_RXIMR5.B8;
    sbit  MI9_CAN1_RXIMR5_bit at CAN1_RXIMR5.B9;
    sbit  MI10_CAN1_RXIMR5_bit at CAN1_RXIMR5.B10;
    sbit  MI11_CAN1_RXIMR5_bit at CAN1_RXIMR5.B11;
    sbit  MI12_CAN1_RXIMR5_bit at CAN1_RXIMR5.B12;
    sbit  MI13_CAN1_RXIMR5_bit at CAN1_RXIMR5.B13;
    sbit  MI14_CAN1_RXIMR5_bit at CAN1_RXIMR5.B14;
    sbit  MI15_CAN1_RXIMR5_bit at CAN1_RXIMR5.B15;
    sbit  MI16_CAN1_RXIMR5_bit at CAN1_RXIMR5.B16;
    sbit  MI17_CAN1_RXIMR5_bit at CAN1_RXIMR5.B17;
    sbit  MI18_CAN1_RXIMR5_bit at CAN1_RXIMR5.B18;
    sbit  MI19_CAN1_RXIMR5_bit at CAN1_RXIMR5.B19;
    sbit  MI20_CAN1_RXIMR5_bit at CAN1_RXIMR5.B20;
    sbit  MI21_CAN1_RXIMR5_bit at CAN1_RXIMR5.B21;
    sbit  MI22_CAN1_RXIMR5_bit at CAN1_RXIMR5.B22;
    sbit  MI23_CAN1_RXIMR5_bit at CAN1_RXIMR5.B23;
    sbit  MI24_CAN1_RXIMR5_bit at CAN1_RXIMR5.B24;
    sbit  MI25_CAN1_RXIMR5_bit at CAN1_RXIMR5.B25;
    sbit  MI26_CAN1_RXIMR5_bit at CAN1_RXIMR5.B26;
    sbit  MI27_CAN1_RXIMR5_bit at CAN1_RXIMR5.B27;
    sbit  MI28_CAN1_RXIMR5_bit at CAN1_RXIMR5.B28;
    sbit  MI29_CAN1_RXIMR5_bit at CAN1_RXIMR5.B29;
    sbit  MI30_CAN1_RXIMR5_bit at CAN1_RXIMR5.B30;
    sbit  MI31_CAN1_RXIMR5_bit at CAN1_RXIMR5.B31;

sfr unsigned long   volatile CAN1_RXIMR6          absolute 0x40025898;
    sbit  MI0_CAN1_RXIMR6_bit at CAN1_RXIMR6.B0;
    sbit  MI1_CAN1_RXIMR6_bit at CAN1_RXIMR6.B1;
    sbit  MI2_CAN1_RXIMR6_bit at CAN1_RXIMR6.B2;
    sbit  MI3_CAN1_RXIMR6_bit at CAN1_RXIMR6.B3;
    sbit  MI4_CAN1_RXIMR6_bit at CAN1_RXIMR6.B4;
    sbit  MI5_CAN1_RXIMR6_bit at CAN1_RXIMR6.B5;
    sbit  MI6_CAN1_RXIMR6_bit at CAN1_RXIMR6.B6;
    sbit  MI7_CAN1_RXIMR6_bit at CAN1_RXIMR6.B7;
    sbit  MI8_CAN1_RXIMR6_bit at CAN1_RXIMR6.B8;
    sbit  MI9_CAN1_RXIMR6_bit at CAN1_RXIMR6.B9;
    sbit  MI10_CAN1_RXIMR6_bit at CAN1_RXIMR6.B10;
    sbit  MI11_CAN1_RXIMR6_bit at CAN1_RXIMR6.B11;
    sbit  MI12_CAN1_RXIMR6_bit at CAN1_RXIMR6.B12;
    sbit  MI13_CAN1_RXIMR6_bit at CAN1_RXIMR6.B13;
    sbit  MI14_CAN1_RXIMR6_bit at CAN1_RXIMR6.B14;
    sbit  MI15_CAN1_RXIMR6_bit at CAN1_RXIMR6.B15;
    sbit  MI16_CAN1_RXIMR6_bit at CAN1_RXIMR6.B16;
    sbit  MI17_CAN1_RXIMR6_bit at CAN1_RXIMR6.B17;
    sbit  MI18_CAN1_RXIMR6_bit at CAN1_RXIMR6.B18;
    sbit  MI19_CAN1_RXIMR6_bit at CAN1_RXIMR6.B19;
    sbit  MI20_CAN1_RXIMR6_bit at CAN1_RXIMR6.B20;
    sbit  MI21_CAN1_RXIMR6_bit at CAN1_RXIMR6.B21;
    sbit  MI22_CAN1_RXIMR6_bit at CAN1_RXIMR6.B22;
    sbit  MI23_CAN1_RXIMR6_bit at CAN1_RXIMR6.B23;
    sbit  MI24_CAN1_RXIMR6_bit at CAN1_RXIMR6.B24;
    sbit  MI25_CAN1_RXIMR6_bit at CAN1_RXIMR6.B25;
    sbit  MI26_CAN1_RXIMR6_bit at CAN1_RXIMR6.B26;
    sbit  MI27_CAN1_RXIMR6_bit at CAN1_RXIMR6.B27;
    sbit  MI28_CAN1_RXIMR6_bit at CAN1_RXIMR6.B28;
    sbit  MI29_CAN1_RXIMR6_bit at CAN1_RXIMR6.B29;
    sbit  MI30_CAN1_RXIMR6_bit at CAN1_RXIMR6.B30;
    sbit  MI31_CAN1_RXIMR6_bit at CAN1_RXIMR6.B31;

sfr unsigned long   volatile CAN1_RXIMR7          absolute 0x4002589C;
    sbit  MI0_CAN1_RXIMR7_bit at CAN1_RXIMR7.B0;
    sbit  MI1_CAN1_RXIMR7_bit at CAN1_RXIMR7.B1;
    sbit  MI2_CAN1_RXIMR7_bit at CAN1_RXIMR7.B2;
    sbit  MI3_CAN1_RXIMR7_bit at CAN1_RXIMR7.B3;
    sbit  MI4_CAN1_RXIMR7_bit at CAN1_RXIMR7.B4;
    sbit  MI5_CAN1_RXIMR7_bit at CAN1_RXIMR7.B5;
    sbit  MI6_CAN1_RXIMR7_bit at CAN1_RXIMR7.B6;
    sbit  MI7_CAN1_RXIMR7_bit at CAN1_RXIMR7.B7;
    sbit  MI8_CAN1_RXIMR7_bit at CAN1_RXIMR7.B8;
    sbit  MI9_CAN1_RXIMR7_bit at CAN1_RXIMR7.B9;
    sbit  MI10_CAN1_RXIMR7_bit at CAN1_RXIMR7.B10;
    sbit  MI11_CAN1_RXIMR7_bit at CAN1_RXIMR7.B11;
    sbit  MI12_CAN1_RXIMR7_bit at CAN1_RXIMR7.B12;
    sbit  MI13_CAN1_RXIMR7_bit at CAN1_RXIMR7.B13;
    sbit  MI14_CAN1_RXIMR7_bit at CAN1_RXIMR7.B14;
    sbit  MI15_CAN1_RXIMR7_bit at CAN1_RXIMR7.B15;
    sbit  MI16_CAN1_RXIMR7_bit at CAN1_RXIMR7.B16;
    sbit  MI17_CAN1_RXIMR7_bit at CAN1_RXIMR7.B17;
    sbit  MI18_CAN1_RXIMR7_bit at CAN1_RXIMR7.B18;
    sbit  MI19_CAN1_RXIMR7_bit at CAN1_RXIMR7.B19;
    sbit  MI20_CAN1_RXIMR7_bit at CAN1_RXIMR7.B20;
    sbit  MI21_CAN1_RXIMR7_bit at CAN1_RXIMR7.B21;
    sbit  MI22_CAN1_RXIMR7_bit at CAN1_RXIMR7.B22;
    sbit  MI23_CAN1_RXIMR7_bit at CAN1_RXIMR7.B23;
    sbit  MI24_CAN1_RXIMR7_bit at CAN1_RXIMR7.B24;
    sbit  MI25_CAN1_RXIMR7_bit at CAN1_RXIMR7.B25;
    sbit  MI26_CAN1_RXIMR7_bit at CAN1_RXIMR7.B26;
    sbit  MI27_CAN1_RXIMR7_bit at CAN1_RXIMR7.B27;
    sbit  MI28_CAN1_RXIMR7_bit at CAN1_RXIMR7.B28;
    sbit  MI29_CAN1_RXIMR7_bit at CAN1_RXIMR7.B29;
    sbit  MI30_CAN1_RXIMR7_bit at CAN1_RXIMR7.B30;
    sbit  MI31_CAN1_RXIMR7_bit at CAN1_RXIMR7.B31;

sfr unsigned long   volatile CAN1_RXIMR8          absolute 0x400258A0;
    sbit  MI0_CAN1_RXIMR8_bit at CAN1_RXIMR8.B0;
    sbit  MI1_CAN1_RXIMR8_bit at CAN1_RXIMR8.B1;
    sbit  MI2_CAN1_RXIMR8_bit at CAN1_RXIMR8.B2;
    sbit  MI3_CAN1_RXIMR8_bit at CAN1_RXIMR8.B3;
    sbit  MI4_CAN1_RXIMR8_bit at CAN1_RXIMR8.B4;
    sbit  MI5_CAN1_RXIMR8_bit at CAN1_RXIMR8.B5;
    sbit  MI6_CAN1_RXIMR8_bit at CAN1_RXIMR8.B6;
    sbit  MI7_CAN1_RXIMR8_bit at CAN1_RXIMR8.B7;
    sbit  MI8_CAN1_RXIMR8_bit at CAN1_RXIMR8.B8;
    sbit  MI9_CAN1_RXIMR8_bit at CAN1_RXIMR8.B9;
    sbit  MI10_CAN1_RXIMR8_bit at CAN1_RXIMR8.B10;
    sbit  MI11_CAN1_RXIMR8_bit at CAN1_RXIMR8.B11;
    sbit  MI12_CAN1_RXIMR8_bit at CAN1_RXIMR8.B12;
    sbit  MI13_CAN1_RXIMR8_bit at CAN1_RXIMR8.B13;
    sbit  MI14_CAN1_RXIMR8_bit at CAN1_RXIMR8.B14;
    sbit  MI15_CAN1_RXIMR8_bit at CAN1_RXIMR8.B15;
    sbit  MI16_CAN1_RXIMR8_bit at CAN1_RXIMR8.B16;
    sbit  MI17_CAN1_RXIMR8_bit at CAN1_RXIMR8.B17;
    sbit  MI18_CAN1_RXIMR8_bit at CAN1_RXIMR8.B18;
    sbit  MI19_CAN1_RXIMR8_bit at CAN1_RXIMR8.B19;
    sbit  MI20_CAN1_RXIMR8_bit at CAN1_RXIMR8.B20;
    sbit  MI21_CAN1_RXIMR8_bit at CAN1_RXIMR8.B21;
    sbit  MI22_CAN1_RXIMR8_bit at CAN1_RXIMR8.B22;
    sbit  MI23_CAN1_RXIMR8_bit at CAN1_RXIMR8.B23;
    sbit  MI24_CAN1_RXIMR8_bit at CAN1_RXIMR8.B24;
    sbit  MI25_CAN1_RXIMR8_bit at CAN1_RXIMR8.B25;
    sbit  MI26_CAN1_RXIMR8_bit at CAN1_RXIMR8.B26;
    sbit  MI27_CAN1_RXIMR8_bit at CAN1_RXIMR8.B27;
    sbit  MI28_CAN1_RXIMR8_bit at CAN1_RXIMR8.B28;
    sbit  MI29_CAN1_RXIMR8_bit at CAN1_RXIMR8.B29;
    sbit  MI30_CAN1_RXIMR8_bit at CAN1_RXIMR8.B30;
    sbit  MI31_CAN1_RXIMR8_bit at CAN1_RXIMR8.B31;

sfr unsigned long   volatile CAN1_RXIMR9          absolute 0x400258A4;
    sbit  MI0_CAN1_RXIMR9_bit at CAN1_RXIMR9.B0;
    sbit  MI1_CAN1_RXIMR9_bit at CAN1_RXIMR9.B1;
    sbit  MI2_CAN1_RXIMR9_bit at CAN1_RXIMR9.B2;
    sbit  MI3_CAN1_RXIMR9_bit at CAN1_RXIMR9.B3;
    sbit  MI4_CAN1_RXIMR9_bit at CAN1_RXIMR9.B4;
    sbit  MI5_CAN1_RXIMR9_bit at CAN1_RXIMR9.B5;
    sbit  MI6_CAN1_RXIMR9_bit at CAN1_RXIMR9.B6;
    sbit  MI7_CAN1_RXIMR9_bit at CAN1_RXIMR9.B7;
    sbit  MI8_CAN1_RXIMR9_bit at CAN1_RXIMR9.B8;
    sbit  MI9_CAN1_RXIMR9_bit at CAN1_RXIMR9.B9;
    sbit  MI10_CAN1_RXIMR9_bit at CAN1_RXIMR9.B10;
    sbit  MI11_CAN1_RXIMR9_bit at CAN1_RXIMR9.B11;
    sbit  MI12_CAN1_RXIMR9_bit at CAN1_RXIMR9.B12;
    sbit  MI13_CAN1_RXIMR9_bit at CAN1_RXIMR9.B13;
    sbit  MI14_CAN1_RXIMR9_bit at CAN1_RXIMR9.B14;
    sbit  MI15_CAN1_RXIMR9_bit at CAN1_RXIMR9.B15;
    sbit  MI16_CAN1_RXIMR9_bit at CAN1_RXIMR9.B16;
    sbit  MI17_CAN1_RXIMR9_bit at CAN1_RXIMR9.B17;
    sbit  MI18_CAN1_RXIMR9_bit at CAN1_RXIMR9.B18;
    sbit  MI19_CAN1_RXIMR9_bit at CAN1_RXIMR9.B19;
    sbit  MI20_CAN1_RXIMR9_bit at CAN1_RXIMR9.B20;
    sbit  MI21_CAN1_RXIMR9_bit at CAN1_RXIMR9.B21;
    sbit  MI22_CAN1_RXIMR9_bit at CAN1_RXIMR9.B22;
    sbit  MI23_CAN1_RXIMR9_bit at CAN1_RXIMR9.B23;
    sbit  MI24_CAN1_RXIMR9_bit at CAN1_RXIMR9.B24;
    sbit  MI25_CAN1_RXIMR9_bit at CAN1_RXIMR9.B25;
    sbit  MI26_CAN1_RXIMR9_bit at CAN1_RXIMR9.B26;
    sbit  MI27_CAN1_RXIMR9_bit at CAN1_RXIMR9.B27;
    sbit  MI28_CAN1_RXIMR9_bit at CAN1_RXIMR9.B28;
    sbit  MI29_CAN1_RXIMR9_bit at CAN1_RXIMR9.B29;
    sbit  MI30_CAN1_RXIMR9_bit at CAN1_RXIMR9.B30;
    sbit  MI31_CAN1_RXIMR9_bit at CAN1_RXIMR9.B31;

sfr unsigned long   volatile CAN1_RXIMR10         absolute 0x400258A8;
    sbit  MI0_CAN1_RXIMR10_bit at CAN1_RXIMR10.B0;
    sbit  MI1_CAN1_RXIMR10_bit at CAN1_RXIMR10.B1;
    sbit  MI2_CAN1_RXIMR10_bit at CAN1_RXIMR10.B2;
    sbit  MI3_CAN1_RXIMR10_bit at CAN1_RXIMR10.B3;
    sbit  MI4_CAN1_RXIMR10_bit at CAN1_RXIMR10.B4;
    sbit  MI5_CAN1_RXIMR10_bit at CAN1_RXIMR10.B5;
    sbit  MI6_CAN1_RXIMR10_bit at CAN1_RXIMR10.B6;
    sbit  MI7_CAN1_RXIMR10_bit at CAN1_RXIMR10.B7;
    sbit  MI8_CAN1_RXIMR10_bit at CAN1_RXIMR10.B8;
    sbit  MI9_CAN1_RXIMR10_bit at CAN1_RXIMR10.B9;
    sbit  MI10_CAN1_RXIMR10_bit at CAN1_RXIMR10.B10;
    sbit  MI11_CAN1_RXIMR10_bit at CAN1_RXIMR10.B11;
    sbit  MI12_CAN1_RXIMR10_bit at CAN1_RXIMR10.B12;
    sbit  MI13_CAN1_RXIMR10_bit at CAN1_RXIMR10.B13;
    sbit  MI14_CAN1_RXIMR10_bit at CAN1_RXIMR10.B14;
    sbit  MI15_CAN1_RXIMR10_bit at CAN1_RXIMR10.B15;
    sbit  MI16_CAN1_RXIMR10_bit at CAN1_RXIMR10.B16;
    sbit  MI17_CAN1_RXIMR10_bit at CAN1_RXIMR10.B17;
    sbit  MI18_CAN1_RXIMR10_bit at CAN1_RXIMR10.B18;
    sbit  MI19_CAN1_RXIMR10_bit at CAN1_RXIMR10.B19;
    sbit  MI20_CAN1_RXIMR10_bit at CAN1_RXIMR10.B20;
    sbit  MI21_CAN1_RXIMR10_bit at CAN1_RXIMR10.B21;
    sbit  MI22_CAN1_RXIMR10_bit at CAN1_RXIMR10.B22;
    sbit  MI23_CAN1_RXIMR10_bit at CAN1_RXIMR10.B23;
    sbit  MI24_CAN1_RXIMR10_bit at CAN1_RXIMR10.B24;
    sbit  MI25_CAN1_RXIMR10_bit at CAN1_RXIMR10.B25;
    sbit  MI26_CAN1_RXIMR10_bit at CAN1_RXIMR10.B26;
    sbit  MI27_CAN1_RXIMR10_bit at CAN1_RXIMR10.B27;
    sbit  MI28_CAN1_RXIMR10_bit at CAN1_RXIMR10.B28;
    sbit  MI29_CAN1_RXIMR10_bit at CAN1_RXIMR10.B29;
    sbit  MI30_CAN1_RXIMR10_bit at CAN1_RXIMR10.B30;
    sbit  MI31_CAN1_RXIMR10_bit at CAN1_RXIMR10.B31;

sfr unsigned long   volatile CAN1_RXIMR11         absolute 0x400258AC;
    sbit  MI0_CAN1_RXIMR11_bit at CAN1_RXIMR11.B0;
    sbit  MI1_CAN1_RXIMR11_bit at CAN1_RXIMR11.B1;
    sbit  MI2_CAN1_RXIMR11_bit at CAN1_RXIMR11.B2;
    sbit  MI3_CAN1_RXIMR11_bit at CAN1_RXIMR11.B3;
    sbit  MI4_CAN1_RXIMR11_bit at CAN1_RXIMR11.B4;
    sbit  MI5_CAN1_RXIMR11_bit at CAN1_RXIMR11.B5;
    sbit  MI6_CAN1_RXIMR11_bit at CAN1_RXIMR11.B6;
    sbit  MI7_CAN1_RXIMR11_bit at CAN1_RXIMR11.B7;
    sbit  MI8_CAN1_RXIMR11_bit at CAN1_RXIMR11.B8;
    sbit  MI9_CAN1_RXIMR11_bit at CAN1_RXIMR11.B9;
    sbit  MI10_CAN1_RXIMR11_bit at CAN1_RXIMR11.B10;
    sbit  MI11_CAN1_RXIMR11_bit at CAN1_RXIMR11.B11;
    sbit  MI12_CAN1_RXIMR11_bit at CAN1_RXIMR11.B12;
    sbit  MI13_CAN1_RXIMR11_bit at CAN1_RXIMR11.B13;
    sbit  MI14_CAN1_RXIMR11_bit at CAN1_RXIMR11.B14;
    sbit  MI15_CAN1_RXIMR11_bit at CAN1_RXIMR11.B15;
    sbit  MI16_CAN1_RXIMR11_bit at CAN1_RXIMR11.B16;
    sbit  MI17_CAN1_RXIMR11_bit at CAN1_RXIMR11.B17;
    sbit  MI18_CAN1_RXIMR11_bit at CAN1_RXIMR11.B18;
    sbit  MI19_CAN1_RXIMR11_bit at CAN1_RXIMR11.B19;
    sbit  MI20_CAN1_RXIMR11_bit at CAN1_RXIMR11.B20;
    sbit  MI21_CAN1_RXIMR11_bit at CAN1_RXIMR11.B21;
    sbit  MI22_CAN1_RXIMR11_bit at CAN1_RXIMR11.B22;
    sbit  MI23_CAN1_RXIMR11_bit at CAN1_RXIMR11.B23;
    sbit  MI24_CAN1_RXIMR11_bit at CAN1_RXIMR11.B24;
    sbit  MI25_CAN1_RXIMR11_bit at CAN1_RXIMR11.B25;
    sbit  MI26_CAN1_RXIMR11_bit at CAN1_RXIMR11.B26;
    sbit  MI27_CAN1_RXIMR11_bit at CAN1_RXIMR11.B27;
    sbit  MI28_CAN1_RXIMR11_bit at CAN1_RXIMR11.B28;
    sbit  MI29_CAN1_RXIMR11_bit at CAN1_RXIMR11.B29;
    sbit  MI30_CAN1_RXIMR11_bit at CAN1_RXIMR11.B30;
    sbit  MI31_CAN1_RXIMR11_bit at CAN1_RXIMR11.B31;

sfr unsigned long   volatile CAN1_RXIMR12         absolute 0x400258B0;
    sbit  MI0_CAN1_RXIMR12_bit at CAN1_RXIMR12.B0;
    sbit  MI1_CAN1_RXIMR12_bit at CAN1_RXIMR12.B1;
    sbit  MI2_CAN1_RXIMR12_bit at CAN1_RXIMR12.B2;
    sbit  MI3_CAN1_RXIMR12_bit at CAN1_RXIMR12.B3;
    sbit  MI4_CAN1_RXIMR12_bit at CAN1_RXIMR12.B4;
    sbit  MI5_CAN1_RXIMR12_bit at CAN1_RXIMR12.B5;
    sbit  MI6_CAN1_RXIMR12_bit at CAN1_RXIMR12.B6;
    sbit  MI7_CAN1_RXIMR12_bit at CAN1_RXIMR12.B7;
    sbit  MI8_CAN1_RXIMR12_bit at CAN1_RXIMR12.B8;
    sbit  MI9_CAN1_RXIMR12_bit at CAN1_RXIMR12.B9;
    sbit  MI10_CAN1_RXIMR12_bit at CAN1_RXIMR12.B10;
    sbit  MI11_CAN1_RXIMR12_bit at CAN1_RXIMR12.B11;
    sbit  MI12_CAN1_RXIMR12_bit at CAN1_RXIMR12.B12;
    sbit  MI13_CAN1_RXIMR12_bit at CAN1_RXIMR12.B13;
    sbit  MI14_CAN1_RXIMR12_bit at CAN1_RXIMR12.B14;
    sbit  MI15_CAN1_RXIMR12_bit at CAN1_RXIMR12.B15;
    sbit  MI16_CAN1_RXIMR12_bit at CAN1_RXIMR12.B16;
    sbit  MI17_CAN1_RXIMR12_bit at CAN1_RXIMR12.B17;
    sbit  MI18_CAN1_RXIMR12_bit at CAN1_RXIMR12.B18;
    sbit  MI19_CAN1_RXIMR12_bit at CAN1_RXIMR12.B19;
    sbit  MI20_CAN1_RXIMR12_bit at CAN1_RXIMR12.B20;
    sbit  MI21_CAN1_RXIMR12_bit at CAN1_RXIMR12.B21;
    sbit  MI22_CAN1_RXIMR12_bit at CAN1_RXIMR12.B22;
    sbit  MI23_CAN1_RXIMR12_bit at CAN1_RXIMR12.B23;
    sbit  MI24_CAN1_RXIMR12_bit at CAN1_RXIMR12.B24;
    sbit  MI25_CAN1_RXIMR12_bit at CAN1_RXIMR12.B25;
    sbit  MI26_CAN1_RXIMR12_bit at CAN1_RXIMR12.B26;
    sbit  MI27_CAN1_RXIMR12_bit at CAN1_RXIMR12.B27;
    sbit  MI28_CAN1_RXIMR12_bit at CAN1_RXIMR12.B28;
    sbit  MI29_CAN1_RXIMR12_bit at CAN1_RXIMR12.B29;
    sbit  MI30_CAN1_RXIMR12_bit at CAN1_RXIMR12.B30;
    sbit  MI31_CAN1_RXIMR12_bit at CAN1_RXIMR12.B31;

sfr unsigned long   volatile CAN1_RXIMR13         absolute 0x400258B4;
    sbit  MI0_CAN1_RXIMR13_bit at CAN1_RXIMR13.B0;
    sbit  MI1_CAN1_RXIMR13_bit at CAN1_RXIMR13.B1;
    sbit  MI2_CAN1_RXIMR13_bit at CAN1_RXIMR13.B2;
    sbit  MI3_CAN1_RXIMR13_bit at CAN1_RXIMR13.B3;
    sbit  MI4_CAN1_RXIMR13_bit at CAN1_RXIMR13.B4;
    sbit  MI5_CAN1_RXIMR13_bit at CAN1_RXIMR13.B5;
    sbit  MI6_CAN1_RXIMR13_bit at CAN1_RXIMR13.B6;
    sbit  MI7_CAN1_RXIMR13_bit at CAN1_RXIMR13.B7;
    sbit  MI8_CAN1_RXIMR13_bit at CAN1_RXIMR13.B8;
    sbit  MI9_CAN1_RXIMR13_bit at CAN1_RXIMR13.B9;
    sbit  MI10_CAN1_RXIMR13_bit at CAN1_RXIMR13.B10;
    sbit  MI11_CAN1_RXIMR13_bit at CAN1_RXIMR13.B11;
    sbit  MI12_CAN1_RXIMR13_bit at CAN1_RXIMR13.B12;
    sbit  MI13_CAN1_RXIMR13_bit at CAN1_RXIMR13.B13;
    sbit  MI14_CAN1_RXIMR13_bit at CAN1_RXIMR13.B14;
    sbit  MI15_CAN1_RXIMR13_bit at CAN1_RXIMR13.B15;
    sbit  MI16_CAN1_RXIMR13_bit at CAN1_RXIMR13.B16;
    sbit  MI17_CAN1_RXIMR13_bit at CAN1_RXIMR13.B17;
    sbit  MI18_CAN1_RXIMR13_bit at CAN1_RXIMR13.B18;
    sbit  MI19_CAN1_RXIMR13_bit at CAN1_RXIMR13.B19;
    sbit  MI20_CAN1_RXIMR13_bit at CAN1_RXIMR13.B20;
    sbit  MI21_CAN1_RXIMR13_bit at CAN1_RXIMR13.B21;
    sbit  MI22_CAN1_RXIMR13_bit at CAN1_RXIMR13.B22;
    sbit  MI23_CAN1_RXIMR13_bit at CAN1_RXIMR13.B23;
    sbit  MI24_CAN1_RXIMR13_bit at CAN1_RXIMR13.B24;
    sbit  MI25_CAN1_RXIMR13_bit at CAN1_RXIMR13.B25;
    sbit  MI26_CAN1_RXIMR13_bit at CAN1_RXIMR13.B26;
    sbit  MI27_CAN1_RXIMR13_bit at CAN1_RXIMR13.B27;
    sbit  MI28_CAN1_RXIMR13_bit at CAN1_RXIMR13.B28;
    sbit  MI29_CAN1_RXIMR13_bit at CAN1_RXIMR13.B29;
    sbit  MI30_CAN1_RXIMR13_bit at CAN1_RXIMR13.B30;
    sbit  MI31_CAN1_RXIMR13_bit at CAN1_RXIMR13.B31;

sfr unsigned long   volatile CAN1_RXIMR14         absolute 0x400258B8;
    sbit  MI0_CAN1_RXIMR14_bit at CAN1_RXIMR14.B0;
    sbit  MI1_CAN1_RXIMR14_bit at CAN1_RXIMR14.B1;
    sbit  MI2_CAN1_RXIMR14_bit at CAN1_RXIMR14.B2;
    sbit  MI3_CAN1_RXIMR14_bit at CAN1_RXIMR14.B3;
    sbit  MI4_CAN1_RXIMR14_bit at CAN1_RXIMR14.B4;
    sbit  MI5_CAN1_RXIMR14_bit at CAN1_RXIMR14.B5;
    sbit  MI6_CAN1_RXIMR14_bit at CAN1_RXIMR14.B6;
    sbit  MI7_CAN1_RXIMR14_bit at CAN1_RXIMR14.B7;
    sbit  MI8_CAN1_RXIMR14_bit at CAN1_RXIMR14.B8;
    sbit  MI9_CAN1_RXIMR14_bit at CAN1_RXIMR14.B9;
    sbit  MI10_CAN1_RXIMR14_bit at CAN1_RXIMR14.B10;
    sbit  MI11_CAN1_RXIMR14_bit at CAN1_RXIMR14.B11;
    sbit  MI12_CAN1_RXIMR14_bit at CAN1_RXIMR14.B12;
    sbit  MI13_CAN1_RXIMR14_bit at CAN1_RXIMR14.B13;
    sbit  MI14_CAN1_RXIMR14_bit at CAN1_RXIMR14.B14;
    sbit  MI15_CAN1_RXIMR14_bit at CAN1_RXIMR14.B15;
    sbit  MI16_CAN1_RXIMR14_bit at CAN1_RXIMR14.B16;
    sbit  MI17_CAN1_RXIMR14_bit at CAN1_RXIMR14.B17;
    sbit  MI18_CAN1_RXIMR14_bit at CAN1_RXIMR14.B18;
    sbit  MI19_CAN1_RXIMR14_bit at CAN1_RXIMR14.B19;
    sbit  MI20_CAN1_RXIMR14_bit at CAN1_RXIMR14.B20;
    sbit  MI21_CAN1_RXIMR14_bit at CAN1_RXIMR14.B21;
    sbit  MI22_CAN1_RXIMR14_bit at CAN1_RXIMR14.B22;
    sbit  MI23_CAN1_RXIMR14_bit at CAN1_RXIMR14.B23;
    sbit  MI24_CAN1_RXIMR14_bit at CAN1_RXIMR14.B24;
    sbit  MI25_CAN1_RXIMR14_bit at CAN1_RXIMR14.B25;
    sbit  MI26_CAN1_RXIMR14_bit at CAN1_RXIMR14.B26;
    sbit  MI27_CAN1_RXIMR14_bit at CAN1_RXIMR14.B27;
    sbit  MI28_CAN1_RXIMR14_bit at CAN1_RXIMR14.B28;
    sbit  MI29_CAN1_RXIMR14_bit at CAN1_RXIMR14.B29;
    sbit  MI30_CAN1_RXIMR14_bit at CAN1_RXIMR14.B30;
    sbit  MI31_CAN1_RXIMR14_bit at CAN1_RXIMR14.B31;

sfr unsigned long   volatile CAN1_RXIMR15         absolute 0x400258BC;
    sbit  MI0_CAN1_RXIMR15_bit at CAN1_RXIMR15.B0;
    sbit  MI1_CAN1_RXIMR15_bit at CAN1_RXIMR15.B1;
    sbit  MI2_CAN1_RXIMR15_bit at CAN1_RXIMR15.B2;
    sbit  MI3_CAN1_RXIMR15_bit at CAN1_RXIMR15.B3;
    sbit  MI4_CAN1_RXIMR15_bit at CAN1_RXIMR15.B4;
    sbit  MI5_CAN1_RXIMR15_bit at CAN1_RXIMR15.B5;
    sbit  MI6_CAN1_RXIMR15_bit at CAN1_RXIMR15.B6;
    sbit  MI7_CAN1_RXIMR15_bit at CAN1_RXIMR15.B7;
    sbit  MI8_CAN1_RXIMR15_bit at CAN1_RXIMR15.B8;
    sbit  MI9_CAN1_RXIMR15_bit at CAN1_RXIMR15.B9;
    sbit  MI10_CAN1_RXIMR15_bit at CAN1_RXIMR15.B10;
    sbit  MI11_CAN1_RXIMR15_bit at CAN1_RXIMR15.B11;
    sbit  MI12_CAN1_RXIMR15_bit at CAN1_RXIMR15.B12;
    sbit  MI13_CAN1_RXIMR15_bit at CAN1_RXIMR15.B13;
    sbit  MI14_CAN1_RXIMR15_bit at CAN1_RXIMR15.B14;
    sbit  MI15_CAN1_RXIMR15_bit at CAN1_RXIMR15.B15;
    sbit  MI16_CAN1_RXIMR15_bit at CAN1_RXIMR15.B16;
    sbit  MI17_CAN1_RXIMR15_bit at CAN1_RXIMR15.B17;
    sbit  MI18_CAN1_RXIMR15_bit at CAN1_RXIMR15.B18;
    sbit  MI19_CAN1_RXIMR15_bit at CAN1_RXIMR15.B19;
    sbit  MI20_CAN1_RXIMR15_bit at CAN1_RXIMR15.B20;
    sbit  MI21_CAN1_RXIMR15_bit at CAN1_RXIMR15.B21;
    sbit  MI22_CAN1_RXIMR15_bit at CAN1_RXIMR15.B22;
    sbit  MI23_CAN1_RXIMR15_bit at CAN1_RXIMR15.B23;
    sbit  MI24_CAN1_RXIMR15_bit at CAN1_RXIMR15.B24;
    sbit  MI25_CAN1_RXIMR15_bit at CAN1_RXIMR15.B25;
    sbit  MI26_CAN1_RXIMR15_bit at CAN1_RXIMR15.B26;
    sbit  MI27_CAN1_RXIMR15_bit at CAN1_RXIMR15.B27;
    sbit  MI28_CAN1_RXIMR15_bit at CAN1_RXIMR15.B28;
    sbit  MI29_CAN1_RXIMR15_bit at CAN1_RXIMR15.B29;
    sbit  MI30_CAN1_RXIMR15_bit at CAN1_RXIMR15.B30;
    sbit  MI31_CAN1_RXIMR15_bit at CAN1_RXIMR15.B31;

sfr unsigned long   volatile FTM3_SC              absolute 0x40026000;
    sbit  PS0_FTM3_SC_bit at FTM3_SC.B0;
    sbit  PS1_FTM3_SC_bit at FTM3_SC.B1;
    const register unsigned short int PS2 = 2;
    sbit  PS2_bit at FTM3_SC.B2;
    const register unsigned short int CLKS0 = 3;
    sbit  CLKS0_bit at FTM3_SC.B3;
    const register unsigned short int CLKS1 = 4;
    sbit  CLKS1_bit at FTM3_SC.B4;
    const register unsigned short int CPWMS = 5;
    sbit  CPWMS_bit at FTM3_SC.B5;
    const register unsigned short int TOIE = 6;
    sbit  TOIE_bit at FTM3_SC.B6;
    const register unsigned short int TOF = 7;
    sbit  TOF_bit at FTM3_SC.B7;

sfr unsigned long   volatile FTM3_CNT             absolute 0x40026004;
    const register unsigned short int COUNT0 = 0;
    sbit  COUNT0_bit at FTM3_CNT.B0;
    const register unsigned short int COUNT1 = 1;
    sbit  COUNT1_bit at FTM3_CNT.B1;
    const register unsigned short int COUNT2 = 2;
    sbit  COUNT2_bit at FTM3_CNT.B2;
    const register unsigned short int COUNT3 = 3;
    sbit  COUNT3_bit at FTM3_CNT.B3;
    const register unsigned short int COUNT4 = 4;
    sbit  COUNT4_bit at FTM3_CNT.B4;
    const register unsigned short int COUNT5 = 5;
    sbit  COUNT5_bit at FTM3_CNT.B5;
    const register unsigned short int COUNT6 = 6;
    sbit  COUNT6_bit at FTM3_CNT.B6;
    const register unsigned short int COUNT7 = 7;
    sbit  COUNT7_bit at FTM3_CNT.B7;
    const register unsigned short int COUNT8 = 8;
    sbit  COUNT8_bit at FTM3_CNT.B8;
    const register unsigned short int COUNT9 = 9;
    sbit  COUNT9_bit at FTM3_CNT.B9;
    const register unsigned short int COUNT10 = 10;
    sbit  COUNT10_bit at FTM3_CNT.B10;
    const register unsigned short int COUNT11 = 11;
    sbit  COUNT11_bit at FTM3_CNT.B11;
    const register unsigned short int COUNT12 = 12;
    sbit  COUNT12_bit at FTM3_CNT.B12;
    const register unsigned short int COUNT13 = 13;
    sbit  COUNT13_bit at FTM3_CNT.B13;
    const register unsigned short int COUNT14 = 14;
    sbit  COUNT14_bit at FTM3_CNT.B14;
    const register unsigned short int COUNT15 = 15;
    sbit  COUNT15_bit at FTM3_CNT.B15;

sfr unsigned long   volatile FTM3_MOD             absolute 0x40026008;
    const register unsigned short int MOD0 = 0;
    sbit  MOD0_bit at FTM3_MOD.B0;
    const register unsigned short int MOD1 = 1;
    sbit  MOD1_bit at FTM3_MOD.B1;
    const register unsigned short int MOD2 = 2;
    sbit  MOD2_bit at FTM3_MOD.B2;
    const register unsigned short int MOD3 = 3;
    sbit  MOD3_bit at FTM3_MOD.B3;
    const register unsigned short int MOD4 = 4;
    sbit  MOD4_bit at FTM3_MOD.B4;
    const register unsigned short int MOD5 = 5;
    sbit  MOD5_bit at FTM3_MOD.B5;
    const register unsigned short int MOD6 = 6;
    sbit  MOD6_bit at FTM3_MOD.B6;
    const register unsigned short int MOD7 = 7;
    sbit  MOD7_bit at FTM3_MOD.B7;
    const register unsigned short int MOD8 = 8;
    sbit  MOD8_bit at FTM3_MOD.B8;
    const register unsigned short int MOD9 = 9;
    sbit  MOD9_bit at FTM3_MOD.B9;
    const register unsigned short int MOD10 = 10;
    sbit  MOD10_bit at FTM3_MOD.B10;
    const register unsigned short int MOD11 = 11;
    sbit  MOD11_bit at FTM3_MOD.B11;
    const register unsigned short int MOD12 = 12;
    sbit  MOD12_bit at FTM3_MOD.B12;
    const register unsigned short int MOD13 = 13;
    sbit  MOD13_bit at FTM3_MOD.B13;
    const register unsigned short int MOD14 = 14;
    sbit  MOD14_bit at FTM3_MOD.B14;
    const register unsigned short int MOD15 = 15;
    sbit  MOD15_bit at FTM3_MOD.B15;

sfr unsigned long   volatile FTM3_C0SC            absolute 0x4002600C;
    sbit  DMA_FTM3_C0SC_bit at FTM3_C0SC.B0;
    const register unsigned short int ICRST = 1;
    sbit  ICRST_bit at FTM3_C0SC.B1;
    const register unsigned short int ELSA = 2;
    sbit  ELSA_bit at FTM3_C0SC.B2;
    const register unsigned short int ELSB = 3;
    sbit  ELSB_bit at FTM3_C0SC.B3;
    const register unsigned short int MSA = 4;
    sbit  MSA_bit at FTM3_C0SC.B4;
    const register unsigned short int MSB = 5;
    sbit  MSB_bit at FTM3_C0SC.B5;
    const register unsigned short int CHIE = 6;
    sbit  CHIE_bit at FTM3_C0SC.B6;
    const register unsigned short int CHF = 7;
    sbit  CHF_bit at FTM3_C0SC.B7;

sfr unsigned long   volatile FTM3_C1SC            absolute 0x40026014;
    sbit  DMA_FTM3_C1SC_bit at FTM3_C1SC.B0;
    sbit  ICRST_FTM3_C1SC_bit at FTM3_C1SC.B1;
    sbit  ELSA_FTM3_C1SC_bit at FTM3_C1SC.B2;
    sbit  ELSB_FTM3_C1SC_bit at FTM3_C1SC.B3;
    sbit  MSA_FTM3_C1SC_bit at FTM3_C1SC.B4;
    sbit  MSB_FTM3_C1SC_bit at FTM3_C1SC.B5;
    sbit  CHIE_FTM3_C1SC_bit at FTM3_C1SC.B6;
    sbit  CHF_FTM3_C1SC_bit at FTM3_C1SC.B7;

sfr unsigned long   volatile FTM3_C2SC            absolute 0x4002601C;
    sbit  DMA_FTM3_C2SC_bit at FTM3_C2SC.B0;
    sbit  ICRST_FTM3_C2SC_bit at FTM3_C2SC.B1;
    sbit  ELSA_FTM3_C2SC_bit at FTM3_C2SC.B2;
    sbit  ELSB_FTM3_C2SC_bit at FTM3_C2SC.B3;
    sbit  MSA_FTM3_C2SC_bit at FTM3_C2SC.B4;
    sbit  MSB_FTM3_C2SC_bit at FTM3_C2SC.B5;
    sbit  CHIE_FTM3_C2SC_bit at FTM3_C2SC.B6;
    sbit  CHF_FTM3_C2SC_bit at FTM3_C2SC.B7;

sfr unsigned long   volatile FTM3_C3SC            absolute 0x40026024;
    sbit  DMA_FTM3_C3SC_bit at FTM3_C3SC.B0;
    sbit  ICRST_FTM3_C3SC_bit at FTM3_C3SC.B1;
    sbit  ELSA_FTM3_C3SC_bit at FTM3_C3SC.B2;
    sbit  ELSB_FTM3_C3SC_bit at FTM3_C3SC.B3;
    sbit  MSA_FTM3_C3SC_bit at FTM3_C3SC.B4;
    sbit  MSB_FTM3_C3SC_bit at FTM3_C3SC.B5;
    sbit  CHIE_FTM3_C3SC_bit at FTM3_C3SC.B6;
    sbit  CHF_FTM3_C3SC_bit at FTM3_C3SC.B7;

sfr unsigned long   volatile FTM3_C4SC            absolute 0x4002602C;
    sbit  DMA_FTM3_C4SC_bit at FTM3_C4SC.B0;
    sbit  ICRST_FTM3_C4SC_bit at FTM3_C4SC.B1;
    sbit  ELSA_FTM3_C4SC_bit at FTM3_C4SC.B2;
    sbit  ELSB_FTM3_C4SC_bit at FTM3_C4SC.B3;
    sbit  MSA_FTM3_C4SC_bit at FTM3_C4SC.B4;
    sbit  MSB_FTM3_C4SC_bit at FTM3_C4SC.B5;
    sbit  CHIE_FTM3_C4SC_bit at FTM3_C4SC.B6;
    sbit  CHF_FTM3_C4SC_bit at FTM3_C4SC.B7;

sfr unsigned long   volatile FTM3_C5SC            absolute 0x40026034;
    sbit  DMA_FTM3_C5SC_bit at FTM3_C5SC.B0;
    sbit  ICRST_FTM3_C5SC_bit at FTM3_C5SC.B1;
    sbit  ELSA_FTM3_C5SC_bit at FTM3_C5SC.B2;
    sbit  ELSB_FTM3_C5SC_bit at FTM3_C5SC.B3;
    sbit  MSA_FTM3_C5SC_bit at FTM3_C5SC.B4;
    sbit  MSB_FTM3_C5SC_bit at FTM3_C5SC.B5;
    sbit  CHIE_FTM3_C5SC_bit at FTM3_C5SC.B6;
    sbit  CHF_FTM3_C5SC_bit at FTM3_C5SC.B7;

sfr unsigned long   volatile FTM3_C6SC            absolute 0x4002603C;
    sbit  DMA_FTM3_C6SC_bit at FTM3_C6SC.B0;
    sbit  ICRST_FTM3_C6SC_bit at FTM3_C6SC.B1;
    sbit  ELSA_FTM3_C6SC_bit at FTM3_C6SC.B2;
    sbit  ELSB_FTM3_C6SC_bit at FTM3_C6SC.B3;
    sbit  MSA_FTM3_C6SC_bit at FTM3_C6SC.B4;
    sbit  MSB_FTM3_C6SC_bit at FTM3_C6SC.B5;
    sbit  CHIE_FTM3_C6SC_bit at FTM3_C6SC.B6;
    sbit  CHF_FTM3_C6SC_bit at FTM3_C6SC.B7;

sfr unsigned long   volatile FTM3_C7SC            absolute 0x40026044;
    sbit  DMA_FTM3_C7SC_bit at FTM3_C7SC.B0;
    sbit  ICRST_FTM3_C7SC_bit at FTM3_C7SC.B1;
    sbit  ELSA_FTM3_C7SC_bit at FTM3_C7SC.B2;
    sbit  ELSB_FTM3_C7SC_bit at FTM3_C7SC.B3;
    sbit  MSA_FTM3_C7SC_bit at FTM3_C7SC.B4;
    sbit  MSB_FTM3_C7SC_bit at FTM3_C7SC.B5;
    sbit  CHIE_FTM3_C7SC_bit at FTM3_C7SC.B6;
    sbit  CHF_FTM3_C7SC_bit at FTM3_C7SC.B7;

sfr unsigned long   volatile FTM3_C0V             absolute 0x40026010;
    const register unsigned short int VAL0 = 0;
    sbit  VAL0_bit at FTM3_C0V.B0;
    const register unsigned short int VAL1 = 1;
    sbit  VAL1_bit at FTM3_C0V.B1;
    const register unsigned short int VAL2 = 2;
    sbit  VAL2_bit at FTM3_C0V.B2;
    const register unsigned short int VAL3 = 3;
    sbit  VAL3_bit at FTM3_C0V.B3;
    const register unsigned short int VAL4 = 4;
    sbit  VAL4_bit at FTM3_C0V.B4;
    const register unsigned short int VAL5 = 5;
    sbit  VAL5_bit at FTM3_C0V.B5;
    const register unsigned short int VAL6 = 6;
    sbit  VAL6_bit at FTM3_C0V.B6;
    const register unsigned short int VAL7 = 7;
    sbit  VAL7_bit at FTM3_C0V.B7;
    const register unsigned short int VAL8 = 8;
    sbit  VAL8_bit at FTM3_C0V.B8;
    const register unsigned short int VAL9 = 9;
    sbit  VAL9_bit at FTM3_C0V.B9;
    const register unsigned short int VAL10 = 10;
    sbit  VAL10_bit at FTM3_C0V.B10;
    const register unsigned short int VAL11 = 11;
    sbit  VAL11_bit at FTM3_C0V.B11;
    const register unsigned short int VAL12 = 12;
    sbit  VAL12_bit at FTM3_C0V.B12;
    const register unsigned short int VAL13 = 13;
    sbit  VAL13_bit at FTM3_C0V.B13;
    const register unsigned short int VAL14 = 14;
    sbit  VAL14_bit at FTM3_C0V.B14;
    const register unsigned short int VAL15 = 15;
    sbit  VAL15_bit at FTM3_C0V.B15;

sfr unsigned long   volatile FTM3_C1V             absolute 0x40026018;
    sbit  VAL0_FTM3_C1V_bit at FTM3_C1V.B0;
    sbit  VAL1_FTM3_C1V_bit at FTM3_C1V.B1;
    sbit  VAL2_FTM3_C1V_bit at FTM3_C1V.B2;
    sbit  VAL3_FTM3_C1V_bit at FTM3_C1V.B3;
    sbit  VAL4_FTM3_C1V_bit at FTM3_C1V.B4;
    sbit  VAL5_FTM3_C1V_bit at FTM3_C1V.B5;
    sbit  VAL6_FTM3_C1V_bit at FTM3_C1V.B6;
    sbit  VAL7_FTM3_C1V_bit at FTM3_C1V.B7;
    sbit  VAL8_FTM3_C1V_bit at FTM3_C1V.B8;
    sbit  VAL9_FTM3_C1V_bit at FTM3_C1V.B9;
    sbit  VAL10_FTM3_C1V_bit at FTM3_C1V.B10;
    sbit  VAL11_FTM3_C1V_bit at FTM3_C1V.B11;
    sbit  VAL12_FTM3_C1V_bit at FTM3_C1V.B12;
    sbit  VAL13_FTM3_C1V_bit at FTM3_C1V.B13;
    sbit  VAL14_FTM3_C1V_bit at FTM3_C1V.B14;
    sbit  VAL15_FTM3_C1V_bit at FTM3_C1V.B15;

sfr unsigned long   volatile FTM3_C2V             absolute 0x40026020;
    sbit  VAL0_FTM3_C2V_bit at FTM3_C2V.B0;
    sbit  VAL1_FTM3_C2V_bit at FTM3_C2V.B1;
    sbit  VAL2_FTM3_C2V_bit at FTM3_C2V.B2;
    sbit  VAL3_FTM3_C2V_bit at FTM3_C2V.B3;
    sbit  VAL4_FTM3_C2V_bit at FTM3_C2V.B4;
    sbit  VAL5_FTM3_C2V_bit at FTM3_C2V.B5;
    sbit  VAL6_FTM3_C2V_bit at FTM3_C2V.B6;
    sbit  VAL7_FTM3_C2V_bit at FTM3_C2V.B7;
    sbit  VAL8_FTM3_C2V_bit at FTM3_C2V.B8;
    sbit  VAL9_FTM3_C2V_bit at FTM3_C2V.B9;
    sbit  VAL10_FTM3_C2V_bit at FTM3_C2V.B10;
    sbit  VAL11_FTM3_C2V_bit at FTM3_C2V.B11;
    sbit  VAL12_FTM3_C2V_bit at FTM3_C2V.B12;
    sbit  VAL13_FTM3_C2V_bit at FTM3_C2V.B13;
    sbit  VAL14_FTM3_C2V_bit at FTM3_C2V.B14;
    sbit  VAL15_FTM3_C2V_bit at FTM3_C2V.B15;

sfr unsigned long   volatile FTM3_C3V             absolute 0x40026028;
    sbit  VAL0_FTM3_C3V_bit at FTM3_C3V.B0;
    sbit  VAL1_FTM3_C3V_bit at FTM3_C3V.B1;
    sbit  VAL2_FTM3_C3V_bit at FTM3_C3V.B2;
    sbit  VAL3_FTM3_C3V_bit at FTM3_C3V.B3;
    sbit  VAL4_FTM3_C3V_bit at FTM3_C3V.B4;
    sbit  VAL5_FTM3_C3V_bit at FTM3_C3V.B5;
    sbit  VAL6_FTM3_C3V_bit at FTM3_C3V.B6;
    sbit  VAL7_FTM3_C3V_bit at FTM3_C3V.B7;
    sbit  VAL8_FTM3_C3V_bit at FTM3_C3V.B8;
    sbit  VAL9_FTM3_C3V_bit at FTM3_C3V.B9;
    sbit  VAL10_FTM3_C3V_bit at FTM3_C3V.B10;
    sbit  VAL11_FTM3_C3V_bit at FTM3_C3V.B11;
    sbit  VAL12_FTM3_C3V_bit at FTM3_C3V.B12;
    sbit  VAL13_FTM3_C3V_bit at FTM3_C3V.B13;
    sbit  VAL14_FTM3_C3V_bit at FTM3_C3V.B14;
    sbit  VAL15_FTM3_C3V_bit at FTM3_C3V.B15;

sfr unsigned long   volatile FTM3_C4V             absolute 0x40026030;
    sbit  VAL0_FTM3_C4V_bit at FTM3_C4V.B0;
    sbit  VAL1_FTM3_C4V_bit at FTM3_C4V.B1;
    sbit  VAL2_FTM3_C4V_bit at FTM3_C4V.B2;
    sbit  VAL3_FTM3_C4V_bit at FTM3_C4V.B3;
    sbit  VAL4_FTM3_C4V_bit at FTM3_C4V.B4;
    sbit  VAL5_FTM3_C4V_bit at FTM3_C4V.B5;
    sbit  VAL6_FTM3_C4V_bit at FTM3_C4V.B6;
    sbit  VAL7_FTM3_C4V_bit at FTM3_C4V.B7;
    sbit  VAL8_FTM3_C4V_bit at FTM3_C4V.B8;
    sbit  VAL9_FTM3_C4V_bit at FTM3_C4V.B9;
    sbit  VAL10_FTM3_C4V_bit at FTM3_C4V.B10;
    sbit  VAL11_FTM3_C4V_bit at FTM3_C4V.B11;
    sbit  VAL12_FTM3_C4V_bit at FTM3_C4V.B12;
    sbit  VAL13_FTM3_C4V_bit at FTM3_C4V.B13;
    sbit  VAL14_FTM3_C4V_bit at FTM3_C4V.B14;
    sbit  VAL15_FTM3_C4V_bit at FTM3_C4V.B15;

sfr unsigned long   volatile FTM3_C5V             absolute 0x40026038;
    sbit  VAL0_FTM3_C5V_bit at FTM3_C5V.B0;
    sbit  VAL1_FTM3_C5V_bit at FTM3_C5V.B1;
    sbit  VAL2_FTM3_C5V_bit at FTM3_C5V.B2;
    sbit  VAL3_FTM3_C5V_bit at FTM3_C5V.B3;
    sbit  VAL4_FTM3_C5V_bit at FTM3_C5V.B4;
    sbit  VAL5_FTM3_C5V_bit at FTM3_C5V.B5;
    sbit  VAL6_FTM3_C5V_bit at FTM3_C5V.B6;
    sbit  VAL7_FTM3_C5V_bit at FTM3_C5V.B7;
    sbit  VAL8_FTM3_C5V_bit at FTM3_C5V.B8;
    sbit  VAL9_FTM3_C5V_bit at FTM3_C5V.B9;
    sbit  VAL10_FTM3_C5V_bit at FTM3_C5V.B10;
    sbit  VAL11_FTM3_C5V_bit at FTM3_C5V.B11;
    sbit  VAL12_FTM3_C5V_bit at FTM3_C5V.B12;
    sbit  VAL13_FTM3_C5V_bit at FTM3_C5V.B13;
    sbit  VAL14_FTM3_C5V_bit at FTM3_C5V.B14;
    sbit  VAL15_FTM3_C5V_bit at FTM3_C5V.B15;

sfr unsigned long   volatile FTM3_C6V             absolute 0x40026040;
    sbit  VAL0_FTM3_C6V_bit at FTM3_C6V.B0;
    sbit  VAL1_FTM3_C6V_bit at FTM3_C6V.B1;
    sbit  VAL2_FTM3_C6V_bit at FTM3_C6V.B2;
    sbit  VAL3_FTM3_C6V_bit at FTM3_C6V.B3;
    sbit  VAL4_FTM3_C6V_bit at FTM3_C6V.B4;
    sbit  VAL5_FTM3_C6V_bit at FTM3_C6V.B5;
    sbit  VAL6_FTM3_C6V_bit at FTM3_C6V.B6;
    sbit  VAL7_FTM3_C6V_bit at FTM3_C6V.B7;
    sbit  VAL8_FTM3_C6V_bit at FTM3_C6V.B8;
    sbit  VAL9_FTM3_C6V_bit at FTM3_C6V.B9;
    sbit  VAL10_FTM3_C6V_bit at FTM3_C6V.B10;
    sbit  VAL11_FTM3_C6V_bit at FTM3_C6V.B11;
    sbit  VAL12_FTM3_C6V_bit at FTM3_C6V.B12;
    sbit  VAL13_FTM3_C6V_bit at FTM3_C6V.B13;
    sbit  VAL14_FTM3_C6V_bit at FTM3_C6V.B14;
    sbit  VAL15_FTM3_C6V_bit at FTM3_C6V.B15;

sfr unsigned long   volatile FTM3_C7V             absolute 0x40026048;
    sbit  VAL0_FTM3_C7V_bit at FTM3_C7V.B0;
    sbit  VAL1_FTM3_C7V_bit at FTM3_C7V.B1;
    sbit  VAL2_FTM3_C7V_bit at FTM3_C7V.B2;
    sbit  VAL3_FTM3_C7V_bit at FTM3_C7V.B3;
    sbit  VAL4_FTM3_C7V_bit at FTM3_C7V.B4;
    sbit  VAL5_FTM3_C7V_bit at FTM3_C7V.B5;
    sbit  VAL6_FTM3_C7V_bit at FTM3_C7V.B6;
    sbit  VAL7_FTM3_C7V_bit at FTM3_C7V.B7;
    sbit  VAL8_FTM3_C7V_bit at FTM3_C7V.B8;
    sbit  VAL9_FTM3_C7V_bit at FTM3_C7V.B9;
    sbit  VAL10_FTM3_C7V_bit at FTM3_C7V.B10;
    sbit  VAL11_FTM3_C7V_bit at FTM3_C7V.B11;
    sbit  VAL12_FTM3_C7V_bit at FTM3_C7V.B12;
    sbit  VAL13_FTM3_C7V_bit at FTM3_C7V.B13;
    sbit  VAL14_FTM3_C7V_bit at FTM3_C7V.B14;
    sbit  VAL15_FTM3_C7V_bit at FTM3_C7V.B15;

sfr unsigned long   volatile FTM3_CNTIN           absolute 0x4002604C;
    const register unsigned short int INIT0 = 0;
    sbit  INIT0_bit at FTM3_CNTIN.B0;
    const register unsigned short int INIT1 = 1;
    sbit  INIT1_bit at FTM3_CNTIN.B1;
    const register unsigned short int INIT2 = 2;
    sbit  INIT2_bit at FTM3_CNTIN.B2;
    const register unsigned short int INIT3 = 3;
    sbit  INIT3_bit at FTM3_CNTIN.B3;
    const register unsigned short int INIT4 = 4;
    sbit  INIT4_bit at FTM3_CNTIN.B4;
    const register unsigned short int INIT5 = 5;
    sbit  INIT5_bit at FTM3_CNTIN.B5;
    const register unsigned short int INIT6 = 6;
    sbit  INIT6_bit at FTM3_CNTIN.B6;
    const register unsigned short int INIT7 = 7;
    sbit  INIT7_bit at FTM3_CNTIN.B7;
    const register unsigned short int INIT8 = 8;
    sbit  INIT8_bit at FTM3_CNTIN.B8;
    const register unsigned short int INIT9 = 9;
    sbit  INIT9_bit at FTM3_CNTIN.B9;
    const register unsigned short int INIT10 = 10;
    sbit  INIT10_bit at FTM3_CNTIN.B10;
    const register unsigned short int INIT11 = 11;
    sbit  INIT11_bit at FTM3_CNTIN.B11;
    const register unsigned short int INIT12 = 12;
    sbit  INIT12_bit at FTM3_CNTIN.B12;
    const register unsigned short int INIT13 = 13;
    sbit  INIT13_bit at FTM3_CNTIN.B13;
    const register unsigned short int INIT14 = 14;
    sbit  INIT14_bit at FTM3_CNTIN.B14;
    const register unsigned short int INIT15 = 15;
    sbit  INIT15_bit at FTM3_CNTIN.B15;

sfr unsigned long   volatile FTM3_STATUS          absolute 0x40026050;
    const register unsigned short int CH0F = 0;
    sbit  CH0F_bit at FTM3_STATUS.B0;
    const register unsigned short int CH1F = 1;
    sbit  CH1F_bit at FTM3_STATUS.B1;
    const register unsigned short int CH2F = 2;
    sbit  CH2F_bit at FTM3_STATUS.B2;
    const register unsigned short int CH3F = 3;
    sbit  CH3F_bit at FTM3_STATUS.B3;
    const register unsigned short int CH4F = 4;
    sbit  CH4F_bit at FTM3_STATUS.B4;
    const register unsigned short int CH5F = 5;
    sbit  CH5F_bit at FTM3_STATUS.B5;
    const register unsigned short int CH6F = 6;
    sbit  CH6F_bit at FTM3_STATUS.B6;
    const register unsigned short int CH7F = 7;
    sbit  CH7F_bit at FTM3_STATUS.B7;

sfr unsigned long   volatile FTM3_MODE            absolute 0x40026054;
    const register unsigned short int FTMEN = 0;
    sbit  FTMEN_bit at FTM3_MODE.B0;
    const register unsigned short int INIT = 1;
    sbit  INIT_bit at FTM3_MODE.B1;
    const register unsigned short int WPDIS = 2;
    sbit  WPDIS_bit at FTM3_MODE.B2;
    const register unsigned short int PWMSYNC = 3;
    sbit  PWMSYNC_bit at FTM3_MODE.B3;
    const register unsigned short int CAPTEST = 4;
    sbit  CAPTEST_bit at FTM3_MODE.B4;
    const register unsigned short int FAULTM0 = 5;
    sbit  FAULTM0_bit at FTM3_MODE.B5;
    const register unsigned short int FAULTM1 = 6;
    sbit  FAULTM1_bit at FTM3_MODE.B6;
    const register unsigned short int FAULTIE = 7;
    sbit  FAULTIE_bit at FTM3_MODE.B7;

sfr unsigned long   volatile FTM3_SYNC            absolute 0x40026058;
    const register unsigned short int CNTMIN = 0;
    sbit  CNTMIN_bit at FTM3_SYNC.B0;
    const register unsigned short int CNTMAX = 1;
    sbit  CNTMAX_bit at FTM3_SYNC.B1;
    const register unsigned short int REINIT = 2;
    sbit  REINIT_bit at FTM3_SYNC.B2;
    const register unsigned short int SYNCHOM = 3;
    sbit  SYNCHOM_bit at FTM3_SYNC.B3;
    const register unsigned short int TRIG0 = 4;
    sbit  TRIG0_bit at FTM3_SYNC.B4;
    const register unsigned short int TRIG1 = 5;
    sbit  TRIG1_bit at FTM3_SYNC.B5;
    const register unsigned short int TRIG2 = 6;
    sbit  TRIG2_bit at FTM3_SYNC.B6;
    const register unsigned short int SWSYNC = 7;
    sbit  SWSYNC_bit at FTM3_SYNC.B7;

sfr unsigned long   volatile FTM3_OUTINIT         absolute 0x4002605C;
    const register unsigned short int CH0OI = 0;
    sbit  CH0OI_bit at FTM3_OUTINIT.B0;
    const register unsigned short int CH1OI = 1;
    sbit  CH1OI_bit at FTM3_OUTINIT.B1;
    const register unsigned short int CH2OI = 2;
    sbit  CH2OI_bit at FTM3_OUTINIT.B2;
    const register unsigned short int CH3OI = 3;
    sbit  CH3OI_bit at FTM3_OUTINIT.B3;
    const register unsigned short int CH4OI = 4;
    sbit  CH4OI_bit at FTM3_OUTINIT.B4;
    const register unsigned short int CH5OI = 5;
    sbit  CH5OI_bit at FTM3_OUTINIT.B5;
    const register unsigned short int CH6OI = 6;
    sbit  CH6OI_bit at FTM3_OUTINIT.B6;
    const register unsigned short int CH7OI = 7;
    sbit  CH7OI_bit at FTM3_OUTINIT.B7;

sfr unsigned long   volatile FTM3_OUTMASK         absolute 0x40026060;
    const register unsigned short int CH0OM = 0;
    sbit  CH0OM_bit at FTM3_OUTMASK.B0;
    const register unsigned short int CH1OM = 1;
    sbit  CH1OM_bit at FTM3_OUTMASK.B1;
    const register unsigned short int CH2OM = 2;
    sbit  CH2OM_bit at FTM3_OUTMASK.B2;
    const register unsigned short int CH3OM = 3;
    sbit  CH3OM_bit at FTM3_OUTMASK.B3;
    const register unsigned short int CH4OM = 4;
    sbit  CH4OM_bit at FTM3_OUTMASK.B4;
    const register unsigned short int CH5OM = 5;
    sbit  CH5OM_bit at FTM3_OUTMASK.B5;
    const register unsigned short int CH6OM = 6;
    sbit  CH6OM_bit at FTM3_OUTMASK.B6;
    const register unsigned short int CH7OM = 7;
    sbit  CH7OM_bit at FTM3_OUTMASK.B7;

sfr unsigned long   volatile FTM3_COMBINE         absolute 0x40026064;
    const register unsigned short int COMBINE0 = 0;
    sbit  COMBINE0_bit at FTM3_COMBINE.B0;
    const register unsigned short int COMP0 = 1;
    sbit  COMP0_bit at FTM3_COMBINE.B1;
    const register unsigned short int DECAPEN0 = 2;
    sbit  DECAPEN0_bit at FTM3_COMBINE.B2;
    const register unsigned short int DECAP0 = 3;
    sbit  DECAP0_bit at FTM3_COMBINE.B3;
    const register unsigned short int DTEN0 = 4;
    sbit  DTEN0_bit at FTM3_COMBINE.B4;
    const register unsigned short int SYNCEN0 = 5;
    sbit  SYNCEN0_bit at FTM3_COMBINE.B5;
    const register unsigned short int FAULTEN0 = 6;
    sbit  FAULTEN0_bit at FTM3_COMBINE.B6;
    const register unsigned short int COMBINE1 = 8;
    sbit  COMBINE1_bit at FTM3_COMBINE.B8;
    const register unsigned short int COMP1 = 9;
    sbit  COMP1_bit at FTM3_COMBINE.B9;
    const register unsigned short int DECAPEN1 = 10;
    sbit  DECAPEN1_bit at FTM3_COMBINE.B10;
    const register unsigned short int DECAP1 = 11;
    sbit  DECAP1_bit at FTM3_COMBINE.B11;
    const register unsigned short int DTEN1 = 12;
    sbit  DTEN1_bit at FTM3_COMBINE.B12;
    const register unsigned short int SYNCEN1 = 13;
    sbit  SYNCEN1_bit at FTM3_COMBINE.B13;
    const register unsigned short int FAULTEN1 = 14;
    sbit  FAULTEN1_bit at FTM3_COMBINE.B14;
    const register unsigned short int COMBINE2 = 16;
    sbit  COMBINE2_bit at FTM3_COMBINE.B16;
    const register unsigned short int COMP2 = 17;
    sbit  COMP2_bit at FTM3_COMBINE.B17;
    const register unsigned short int DECAPEN2 = 18;
    sbit  DECAPEN2_bit at FTM3_COMBINE.B18;
    const register unsigned short int DECAP2 = 19;
    sbit  DECAP2_bit at FTM3_COMBINE.B19;
    const register unsigned short int DTEN2 = 20;
    sbit  DTEN2_bit at FTM3_COMBINE.B20;
    const register unsigned short int SYNCEN2 = 21;
    sbit  SYNCEN2_bit at FTM3_COMBINE.B21;
    const register unsigned short int FAULTEN2 = 22;
    sbit  FAULTEN2_bit at FTM3_COMBINE.B22;
    const register unsigned short int COMBINE3 = 24;
    sbit  COMBINE3_bit at FTM3_COMBINE.B24;
    const register unsigned short int COMP3 = 25;
    sbit  COMP3_bit at FTM3_COMBINE.B25;
    const register unsigned short int DECAPEN3 = 26;
    sbit  DECAPEN3_bit at FTM3_COMBINE.B26;
    const register unsigned short int DECAP3 = 27;
    sbit  DECAP3_bit at FTM3_COMBINE.B27;
    const register unsigned short int DTEN3 = 28;
    sbit  DTEN3_bit at FTM3_COMBINE.B28;
    const register unsigned short int SYNCEN3 = 29;
    sbit  SYNCEN3_bit at FTM3_COMBINE.B29;
    const register unsigned short int FAULTEN3 = 30;
    sbit  FAULTEN3_bit at FTM3_COMBINE.B30;

sfr unsigned long   volatile FTM3_DEADTIME        absolute 0x40026068;
    const register unsigned short int DTVAL0 = 0;
    sbit  DTVAL0_bit at FTM3_DEADTIME.B0;
    const register unsigned short int DTVAL1 = 1;
    sbit  DTVAL1_bit at FTM3_DEADTIME.B1;
    const register unsigned short int DTVAL2 = 2;
    sbit  DTVAL2_bit at FTM3_DEADTIME.B2;
    const register unsigned short int DTVAL3 = 3;
    sbit  DTVAL3_bit at FTM3_DEADTIME.B3;
    const register unsigned short int DTVAL4 = 4;
    sbit  DTVAL4_bit at FTM3_DEADTIME.B4;
    const register unsigned short int DTVAL5 = 5;
    sbit  DTVAL5_bit at FTM3_DEADTIME.B5;
    const register unsigned short int DTPS0 = 6;
    sbit  DTPS0_bit at FTM3_DEADTIME.B6;
    const register unsigned short int DTPS1 = 7;
    sbit  DTPS1_bit at FTM3_DEADTIME.B7;

sfr unsigned long   volatile FTM3_EXTTRIG         absolute 0x4002606C;
    const register unsigned short int CH2TRIG = 0;
    sbit  CH2TRIG_bit at FTM3_EXTTRIG.B0;
    const register unsigned short int CH3TRIG = 1;
    sbit  CH3TRIG_bit at FTM3_EXTTRIG.B1;
    const register unsigned short int CH4TRIG = 2;
    sbit  CH4TRIG_bit at FTM3_EXTTRIG.B2;
    const register unsigned short int CH5TRIG = 3;
    sbit  CH5TRIG_bit at FTM3_EXTTRIG.B3;
    const register unsigned short int CH0TRIG = 4;
    sbit  CH0TRIG_bit at FTM3_EXTTRIG.B4;
    const register unsigned short int CH1TRIG = 5;
    sbit  CH1TRIG_bit at FTM3_EXTTRIG.B5;
    const register unsigned short int INITTRIGEN = 6;
    sbit  INITTRIGEN_bit at FTM3_EXTTRIG.B6;
    const register unsigned short int TRIGF = 7;
    sbit  TRIGF_bit at FTM3_EXTTRIG.B7;

sfr unsigned long   volatile FTM3_POL             absolute 0x40026070;
    const register unsigned short int POL0 = 0;
    sbit  POL0_bit at FTM3_POL.B0;
    const register unsigned short int POL1 = 1;
    sbit  POL1_bit at FTM3_POL.B1;
    const register unsigned short int POL2 = 2;
    sbit  POL2_bit at FTM3_POL.B2;
    const register unsigned short int POL3 = 3;
    sbit  POL3_bit at FTM3_POL.B3;
    const register unsigned short int POL4 = 4;
    sbit  POL4_bit at FTM3_POL.B4;
    const register unsigned short int POL5 = 5;
    sbit  POL5_bit at FTM3_POL.B5;
    const register unsigned short int POL6 = 6;
    sbit  POL6_bit at FTM3_POL.B6;
    const register unsigned short int POL7 = 7;
    sbit  POL7_bit at FTM3_POL.B7;

sfr unsigned long   volatile FTM3_FMS             absolute 0x40026074;
    const register unsigned short int FAULTF0 = 0;
    sbit  FAULTF0_bit at FTM3_FMS.B0;
    const register unsigned short int FAULTF1 = 1;
    sbit  FAULTF1_bit at FTM3_FMS.B1;
    const register unsigned short int FAULTF2 = 2;
    sbit  FAULTF2_bit at FTM3_FMS.B2;
    const register unsigned short int FAULTF3 = 3;
    sbit  FAULTF3_bit at FTM3_FMS.B3;
    const register unsigned short int FAULTIN = 5;
    sbit  FAULTIN_bit at FTM3_FMS.B5;
    const register unsigned short int WPEN = 6;
    sbit  WPEN_bit at FTM3_FMS.B6;
    const register unsigned short int FAULTF = 7;
    sbit  FAULTF_bit at FTM3_FMS.B7;

sfr unsigned long   volatile FTM3_FILTER          absolute 0x40026078;
    const register unsigned short int CH0FVAL0 = 0;
    sbit  CH0FVAL0_bit at FTM3_FILTER.B0;
    const register unsigned short int CH0FVAL1 = 1;
    sbit  CH0FVAL1_bit at FTM3_FILTER.B1;
    const register unsigned short int CH0FVAL2 = 2;
    sbit  CH0FVAL2_bit at FTM3_FILTER.B2;
    const register unsigned short int CH0FVAL3 = 3;
    sbit  CH0FVAL3_bit at FTM3_FILTER.B3;
    const register unsigned short int CH1FVAL0 = 4;
    sbit  CH1FVAL0_bit at FTM3_FILTER.B4;
    const register unsigned short int CH1FVAL1 = 5;
    sbit  CH1FVAL1_bit at FTM3_FILTER.B5;
    const register unsigned short int CH1FVAL2 = 6;
    sbit  CH1FVAL2_bit at FTM3_FILTER.B6;
    const register unsigned short int CH1FVAL3 = 7;
    sbit  CH1FVAL3_bit at FTM3_FILTER.B7;
    const register unsigned short int CH2FVAL0 = 8;
    sbit  CH2FVAL0_bit at FTM3_FILTER.B8;
    const register unsigned short int CH2FVAL1 = 9;
    sbit  CH2FVAL1_bit at FTM3_FILTER.B9;
    const register unsigned short int CH2FVAL2 = 10;
    sbit  CH2FVAL2_bit at FTM3_FILTER.B10;
    const register unsigned short int CH2FVAL3 = 11;
    sbit  CH2FVAL3_bit at FTM3_FILTER.B11;
    const register unsigned short int CH3FVAL0 = 12;
    sbit  CH3FVAL0_bit at FTM3_FILTER.B12;
    const register unsigned short int CH3FVAL1 = 13;
    sbit  CH3FVAL1_bit at FTM3_FILTER.B13;
    const register unsigned short int CH3FVAL2 = 14;
    sbit  CH3FVAL2_bit at FTM3_FILTER.B14;
    const register unsigned short int CH3FVAL3 = 15;
    sbit  CH3FVAL3_bit at FTM3_FILTER.B15;

sfr unsigned long   volatile FTM3_FLTCTRL         absolute 0x4002607C;
    const register unsigned short int FAULT0EN = 0;
    sbit  FAULT0EN_bit at FTM3_FLTCTRL.B0;
    const register unsigned short int FAULT1EN = 1;
    sbit  FAULT1EN_bit at FTM3_FLTCTRL.B1;
    const register unsigned short int FAULT2EN = 2;
    sbit  FAULT2EN_bit at FTM3_FLTCTRL.B2;
    const register unsigned short int FAULT3EN = 3;
    sbit  FAULT3EN_bit at FTM3_FLTCTRL.B3;
    const register unsigned short int FFLTR0EN = 4;
    sbit  FFLTR0EN_bit at FTM3_FLTCTRL.B4;
    const register unsigned short int FFLTR1EN = 5;
    sbit  FFLTR1EN_bit at FTM3_FLTCTRL.B5;
    const register unsigned short int FFLTR2EN = 6;
    sbit  FFLTR2EN_bit at FTM3_FLTCTRL.B6;
    const register unsigned short int FFLTR3EN = 7;
    sbit  FFLTR3EN_bit at FTM3_FLTCTRL.B7;
    const register unsigned short int FFVAL0 = 8;
    sbit  FFVAL0_bit at FTM3_FLTCTRL.B8;
    const register unsigned short int FFVAL1 = 9;
    sbit  FFVAL1_bit at FTM3_FLTCTRL.B9;
    const register unsigned short int FFVAL2 = 10;
    sbit  FFVAL2_bit at FTM3_FLTCTRL.B10;
    const register unsigned short int FFVAL3 = 11;
    sbit  FFVAL3_bit at FTM3_FLTCTRL.B11;

sfr unsigned long   volatile FTM3_QDCTRL          absolute 0x40026080;
    const register unsigned short int QUADEN = 0;
    sbit  QUADEN_bit at FTM3_QDCTRL.B0;
    const register unsigned short int TOFDIR = 1;
    sbit  TOFDIR_bit at FTM3_QDCTRL.B1;
    const register unsigned short int QUADIR = 2;
    sbit  QUADIR_bit at FTM3_QDCTRL.B2;
    const register unsigned short int QUADMODE = 3;
    sbit  QUADMODE_bit at FTM3_QDCTRL.B3;
    const register unsigned short int PHBPOL = 4;
    sbit  PHBPOL_bit at FTM3_QDCTRL.B4;
    const register unsigned short int PHAPOL = 5;
    sbit  PHAPOL_bit at FTM3_QDCTRL.B5;
    const register unsigned short int PHBFLTREN = 6;
    sbit  PHBFLTREN_bit at FTM3_QDCTRL.B6;
    const register unsigned short int PHAFLTREN = 7;
    sbit  PHAFLTREN_bit at FTM3_QDCTRL.B7;

sfr unsigned long   volatile FTM3_CONF            absolute 0x40026084;
    const register unsigned short int NUMTOF0 = 0;
    sbit  NUMTOF0_bit at FTM3_CONF.B0;
    const register unsigned short int NUMTOF1 = 1;
    sbit  NUMTOF1_bit at FTM3_CONF.B1;
    const register unsigned short int NUMTOF2 = 2;
    sbit  NUMTOF2_bit at FTM3_CONF.B2;
    const register unsigned short int NUMTOF3 = 3;
    sbit  NUMTOF3_bit at FTM3_CONF.B3;
    const register unsigned short int NUMTOF4 = 4;
    sbit  NUMTOF4_bit at FTM3_CONF.B4;
    const register unsigned short int BDMMODE0 = 6;
    sbit  BDMMODE0_bit at FTM3_CONF.B6;
    const register unsigned short int BDMMODE1 = 7;
    sbit  BDMMODE1_bit at FTM3_CONF.B7;
    const register unsigned short int GTBEEN = 9;
    sbit  GTBEEN_bit at FTM3_CONF.B9;
    const register unsigned short int GTBEOUT = 10;
    sbit  GTBEOUT_bit at FTM3_CONF.B10;

sfr unsigned long   volatile FTM3_FLTPOL          absolute 0x40026088;
    const register unsigned short int FLT0POL = 0;
    sbit  FLT0POL_bit at FTM3_FLTPOL.B0;
    const register unsigned short int FLT1POL = 1;
    sbit  FLT1POL_bit at FTM3_FLTPOL.B1;
    const register unsigned short int FLT2POL = 2;
    sbit  FLT2POL_bit at FTM3_FLTPOL.B2;
    const register unsigned short int FLT3POL = 3;
    sbit  FLT3POL_bit at FTM3_FLTPOL.B3;

sfr unsigned long   volatile FTM3_SYNCONF         absolute 0x4002608C;
    const register unsigned short int HWTRIGMODE = 0;
    sbit  HWTRIGMODE_bit at FTM3_SYNCONF.B0;
    const register unsigned short int CNTINC = 2;
    sbit  CNTINC_bit at FTM3_SYNCONF.B2;
    const register unsigned short int INVC = 4;
    sbit  INVC_bit at FTM3_SYNCONF.B4;
    const register unsigned short int SWOC = 5;
    sbit  SWOC_bit at FTM3_SYNCONF.B5;
    const register unsigned short int SYNCMODE = 7;
    sbit  SYNCMODE_bit at FTM3_SYNCONF.B7;
    const register unsigned short int SWRSTCNT = 8;
    sbit  SWRSTCNT_bit at FTM3_SYNCONF.B8;
    const register unsigned short int SWWRBUF = 9;
    sbit  SWWRBUF_bit at FTM3_SYNCONF.B9;
    const register unsigned short int SWOM = 10;
    sbit  SWOM_bit at FTM3_SYNCONF.B10;
    const register unsigned short int SWINVC = 11;
    sbit  SWINVC_bit at FTM3_SYNCONF.B11;
    const register unsigned short int SWSOC = 12;
    sbit  SWSOC_bit at FTM3_SYNCONF.B12;
    const register unsigned short int HWRSTCNT = 16;
    sbit  HWRSTCNT_bit at FTM3_SYNCONF.B16;
    const register unsigned short int HWWRBUF = 17;
    sbit  HWWRBUF_bit at FTM3_SYNCONF.B17;
    const register unsigned short int HWOM = 18;
    sbit  HWOM_bit at FTM3_SYNCONF.B18;
    const register unsigned short int HWINVC = 19;
    sbit  HWINVC_bit at FTM3_SYNCONF.B19;
    const register unsigned short int HWSOC = 20;
    sbit  HWSOC_bit at FTM3_SYNCONF.B20;

sfr unsigned long   volatile FTM3_INVCTRL         absolute 0x40026090;
    const register unsigned short int INV0EN = 0;
    sbit  INV0EN_bit at FTM3_INVCTRL.B0;
    const register unsigned short int INV1EN = 1;
    sbit  INV1EN_bit at FTM3_INVCTRL.B1;
    const register unsigned short int INV2EN = 2;
    sbit  INV2EN_bit at FTM3_INVCTRL.B2;
    const register unsigned short int INV3EN = 3;
    sbit  INV3EN_bit at FTM3_INVCTRL.B3;

sfr unsigned long   volatile FTM3_SWOCTRL         absolute 0x40026094;
    const register unsigned short int CH0OC = 0;
    sbit  CH0OC_bit at FTM3_SWOCTRL.B0;
    const register unsigned short int CH1OC = 1;
    sbit  CH1OC_bit at FTM3_SWOCTRL.B1;
    const register unsigned short int CH2OC = 2;
    sbit  CH2OC_bit at FTM3_SWOCTRL.B2;
    const register unsigned short int CH3OC = 3;
    sbit  CH3OC_bit at FTM3_SWOCTRL.B3;
    const register unsigned short int CH4OC = 4;
    sbit  CH4OC_bit at FTM3_SWOCTRL.B4;
    const register unsigned short int CH5OC = 5;
    sbit  CH5OC_bit at FTM3_SWOCTRL.B5;
    const register unsigned short int CH6OC = 6;
    sbit  CH6OC_bit at FTM3_SWOCTRL.B6;
    const register unsigned short int CH7OC = 7;
    sbit  CH7OC_bit at FTM3_SWOCTRL.B7;
    const register unsigned short int CH0OCV = 8;
    sbit  CH0OCV_bit at FTM3_SWOCTRL.B8;
    const register unsigned short int CH1OCV = 9;
    sbit  CH1OCV_bit at FTM3_SWOCTRL.B9;
    const register unsigned short int CH2OCV = 10;
    sbit  CH2OCV_bit at FTM3_SWOCTRL.B10;
    const register unsigned short int CH3OCV = 11;
    sbit  CH3OCV_bit at FTM3_SWOCTRL.B11;
    const register unsigned short int CH4OCV = 12;
    sbit  CH4OCV_bit at FTM3_SWOCTRL.B12;
    const register unsigned short int CH5OCV = 13;
    sbit  CH5OCV_bit at FTM3_SWOCTRL.B13;
    const register unsigned short int CH6OCV = 14;
    sbit  CH6OCV_bit at FTM3_SWOCTRL.B14;
    const register unsigned short int CH7OCV = 15;
    sbit  CH7OCV_bit at FTM3_SWOCTRL.B15;

sfr unsigned long   volatile FTM3_PWMLOAD         absolute 0x40026098;
    const register unsigned short int CH0SEL = 0;
    sbit  CH0SEL_bit at FTM3_PWMLOAD.B0;
    const register unsigned short int CH1SEL = 1;
    sbit  CH1SEL_bit at FTM3_PWMLOAD.B1;
    const register unsigned short int CH2SEL = 2;
    sbit  CH2SEL_bit at FTM3_PWMLOAD.B2;
    const register unsigned short int CH3SEL = 3;
    sbit  CH3SEL_bit at FTM3_PWMLOAD.B3;
    const register unsigned short int CH4SEL = 4;
    sbit  CH4SEL_bit at FTM3_PWMLOAD.B4;
    const register unsigned short int CH5SEL = 5;
    sbit  CH5SEL_bit at FTM3_PWMLOAD.B5;
    const register unsigned short int CH6SEL = 6;
    sbit  CH6SEL_bit at FTM3_PWMLOAD.B6;
    const register unsigned short int CH7SEL = 7;
    sbit  CH7SEL_bit at FTM3_PWMLOAD.B7;
    const register unsigned short int LDOK = 9;
    sbit  LDOK_bit at FTM3_PWMLOAD.B9;

sfr unsigned long   volatile FTM0_SC              absolute 0x40038000;
    sbit  PS0_FTM0_SC_bit at FTM0_SC.B0;
    sbit  PS1_FTM0_SC_bit at FTM0_SC.B1;
    sbit  PS2_FTM0_SC_bit at FTM0_SC.B2;
    sbit  CLKS0_FTM0_SC_bit at FTM0_SC.B3;
    sbit  CLKS1_FTM0_SC_bit at FTM0_SC.B4;
    sbit  CPWMS_FTM0_SC_bit at FTM0_SC.B5;
    sbit  TOIE_FTM0_SC_bit at FTM0_SC.B6;
    sbit  TOF_FTM0_SC_bit at FTM0_SC.B7;

sfr unsigned long   volatile FTM0_CNT             absolute 0x40038004;
    sbit  COUNT0_FTM0_CNT_bit at FTM0_CNT.B0;
    sbit  COUNT1_FTM0_CNT_bit at FTM0_CNT.B1;
    sbit  COUNT2_FTM0_CNT_bit at FTM0_CNT.B2;
    sbit  COUNT3_FTM0_CNT_bit at FTM0_CNT.B3;
    sbit  COUNT4_FTM0_CNT_bit at FTM0_CNT.B4;
    sbit  COUNT5_FTM0_CNT_bit at FTM0_CNT.B5;
    sbit  COUNT6_FTM0_CNT_bit at FTM0_CNT.B6;
    sbit  COUNT7_FTM0_CNT_bit at FTM0_CNT.B7;
    sbit  COUNT8_FTM0_CNT_bit at FTM0_CNT.B8;
    sbit  COUNT9_FTM0_CNT_bit at FTM0_CNT.B9;
    sbit  COUNT10_FTM0_CNT_bit at FTM0_CNT.B10;
    sbit  COUNT11_FTM0_CNT_bit at FTM0_CNT.B11;
    sbit  COUNT12_FTM0_CNT_bit at FTM0_CNT.B12;
    sbit  COUNT13_FTM0_CNT_bit at FTM0_CNT.B13;
    sbit  COUNT14_FTM0_CNT_bit at FTM0_CNT.B14;
    sbit  COUNT15_FTM0_CNT_bit at FTM0_CNT.B15;

sfr unsigned long   volatile FTM0_MOD             absolute 0x40038008;
    sbit  MOD0_FTM0_MOD_bit at FTM0_MOD.B0;
    sbit  MOD1_FTM0_MOD_bit at FTM0_MOD.B1;
    sbit  MOD2_FTM0_MOD_bit at FTM0_MOD.B2;
    sbit  MOD3_FTM0_MOD_bit at FTM0_MOD.B3;
    sbit  MOD4_FTM0_MOD_bit at FTM0_MOD.B4;
    sbit  MOD5_FTM0_MOD_bit at FTM0_MOD.B5;
    sbit  MOD6_FTM0_MOD_bit at FTM0_MOD.B6;
    sbit  MOD7_FTM0_MOD_bit at FTM0_MOD.B7;
    sbit  MOD8_FTM0_MOD_bit at FTM0_MOD.B8;
    sbit  MOD9_FTM0_MOD_bit at FTM0_MOD.B9;
    sbit  MOD10_FTM0_MOD_bit at FTM0_MOD.B10;
    sbit  MOD11_FTM0_MOD_bit at FTM0_MOD.B11;
    sbit  MOD12_FTM0_MOD_bit at FTM0_MOD.B12;
    sbit  MOD13_FTM0_MOD_bit at FTM0_MOD.B13;
    sbit  MOD14_FTM0_MOD_bit at FTM0_MOD.B14;
    sbit  MOD15_FTM0_MOD_bit at FTM0_MOD.B15;

sfr unsigned long   volatile FTM0_C0SC            absolute 0x4003800C;
    sbit  DMA_FTM0_C0SC_bit at FTM0_C0SC.B0;
    sbit  ICRST_FTM0_C0SC_bit at FTM0_C0SC.B1;
    sbit  ELSA_FTM0_C0SC_bit at FTM0_C0SC.B2;
    sbit  ELSB_FTM0_C0SC_bit at FTM0_C0SC.B3;
    sbit  MSA_FTM0_C0SC_bit at FTM0_C0SC.B4;
    sbit  MSB_FTM0_C0SC_bit at FTM0_C0SC.B5;
    sbit  CHIE_FTM0_C0SC_bit at FTM0_C0SC.B6;
    sbit  CHF_FTM0_C0SC_bit at FTM0_C0SC.B7;

sfr unsigned long   volatile FTM0_C1SC            absolute 0x40038014;
    sbit  DMA_FTM0_C1SC_bit at FTM0_C1SC.B0;
    sbit  ICRST_FTM0_C1SC_bit at FTM0_C1SC.B1;
    sbit  ELSA_FTM0_C1SC_bit at FTM0_C1SC.B2;
    sbit  ELSB_FTM0_C1SC_bit at FTM0_C1SC.B3;
    sbit  MSA_FTM0_C1SC_bit at FTM0_C1SC.B4;
    sbit  MSB_FTM0_C1SC_bit at FTM0_C1SC.B5;
    sbit  CHIE_FTM0_C1SC_bit at FTM0_C1SC.B6;
    sbit  CHF_FTM0_C1SC_bit at FTM0_C1SC.B7;

sfr unsigned long   volatile FTM0_C2SC            absolute 0x4003801C;
    sbit  DMA_FTM0_C2SC_bit at FTM0_C2SC.B0;
    sbit  ICRST_FTM0_C2SC_bit at FTM0_C2SC.B1;
    sbit  ELSA_FTM0_C2SC_bit at FTM0_C2SC.B2;
    sbit  ELSB_FTM0_C2SC_bit at FTM0_C2SC.B3;
    sbit  MSA_FTM0_C2SC_bit at FTM0_C2SC.B4;
    sbit  MSB_FTM0_C2SC_bit at FTM0_C2SC.B5;
    sbit  CHIE_FTM0_C2SC_bit at FTM0_C2SC.B6;
    sbit  CHF_FTM0_C2SC_bit at FTM0_C2SC.B7;

sfr unsigned long   volatile FTM0_C3SC            absolute 0x40038024;
    sbit  DMA_FTM0_C3SC_bit at FTM0_C3SC.B0;
    sbit  ICRST_FTM0_C3SC_bit at FTM0_C3SC.B1;
    sbit  ELSA_FTM0_C3SC_bit at FTM0_C3SC.B2;
    sbit  ELSB_FTM0_C3SC_bit at FTM0_C3SC.B3;
    sbit  MSA_FTM0_C3SC_bit at FTM0_C3SC.B4;
    sbit  MSB_FTM0_C3SC_bit at FTM0_C3SC.B5;
    sbit  CHIE_FTM0_C3SC_bit at FTM0_C3SC.B6;
    sbit  CHF_FTM0_C3SC_bit at FTM0_C3SC.B7;

sfr unsigned long   volatile FTM0_C4SC            absolute 0x4003802C;
    sbit  DMA_FTM0_C4SC_bit at FTM0_C4SC.B0;
    sbit  ICRST_FTM0_C4SC_bit at FTM0_C4SC.B1;
    sbit  ELSA_FTM0_C4SC_bit at FTM0_C4SC.B2;
    sbit  ELSB_FTM0_C4SC_bit at FTM0_C4SC.B3;
    sbit  MSA_FTM0_C4SC_bit at FTM0_C4SC.B4;
    sbit  MSB_FTM0_C4SC_bit at FTM0_C4SC.B5;
    sbit  CHIE_FTM0_C4SC_bit at FTM0_C4SC.B6;
    sbit  CHF_FTM0_C4SC_bit at FTM0_C4SC.B7;

sfr unsigned long   volatile FTM0_C5SC            absolute 0x40038034;
    sbit  DMA_FTM0_C5SC_bit at FTM0_C5SC.B0;
    sbit  ICRST_FTM0_C5SC_bit at FTM0_C5SC.B1;
    sbit  ELSA_FTM0_C5SC_bit at FTM0_C5SC.B2;
    sbit  ELSB_FTM0_C5SC_bit at FTM0_C5SC.B3;
    sbit  MSA_FTM0_C5SC_bit at FTM0_C5SC.B4;
    sbit  MSB_FTM0_C5SC_bit at FTM0_C5SC.B5;
    sbit  CHIE_FTM0_C5SC_bit at FTM0_C5SC.B6;
    sbit  CHF_FTM0_C5SC_bit at FTM0_C5SC.B7;

sfr unsigned long   volatile FTM0_C6SC            absolute 0x4003803C;
    sbit  DMA_FTM0_C6SC_bit at FTM0_C6SC.B0;
    sbit  ICRST_FTM0_C6SC_bit at FTM0_C6SC.B1;
    sbit  ELSA_FTM0_C6SC_bit at FTM0_C6SC.B2;
    sbit  ELSB_FTM0_C6SC_bit at FTM0_C6SC.B3;
    sbit  MSA_FTM0_C6SC_bit at FTM0_C6SC.B4;
    sbit  MSB_FTM0_C6SC_bit at FTM0_C6SC.B5;
    sbit  CHIE_FTM0_C6SC_bit at FTM0_C6SC.B6;
    sbit  CHF_FTM0_C6SC_bit at FTM0_C6SC.B7;

sfr unsigned long   volatile FTM0_C7SC            absolute 0x40038044;
    sbit  DMA_FTM0_C7SC_bit at FTM0_C7SC.B0;
    sbit  ICRST_FTM0_C7SC_bit at FTM0_C7SC.B1;
    sbit  ELSA_FTM0_C7SC_bit at FTM0_C7SC.B2;
    sbit  ELSB_FTM0_C7SC_bit at FTM0_C7SC.B3;
    sbit  MSA_FTM0_C7SC_bit at FTM0_C7SC.B4;
    sbit  MSB_FTM0_C7SC_bit at FTM0_C7SC.B5;
    sbit  CHIE_FTM0_C7SC_bit at FTM0_C7SC.B6;
    sbit  CHF_FTM0_C7SC_bit at FTM0_C7SC.B7;

sfr unsigned long   volatile FTM0_C0V             absolute 0x40038010;
    sbit  VAL0_FTM0_C0V_bit at FTM0_C0V.B0;
    sbit  VAL1_FTM0_C0V_bit at FTM0_C0V.B1;
    sbit  VAL2_FTM0_C0V_bit at FTM0_C0V.B2;
    sbit  VAL3_FTM0_C0V_bit at FTM0_C0V.B3;
    sbit  VAL4_FTM0_C0V_bit at FTM0_C0V.B4;
    sbit  VAL5_FTM0_C0V_bit at FTM0_C0V.B5;
    sbit  VAL6_FTM0_C0V_bit at FTM0_C0V.B6;
    sbit  VAL7_FTM0_C0V_bit at FTM0_C0V.B7;
    sbit  VAL8_FTM0_C0V_bit at FTM0_C0V.B8;
    sbit  VAL9_FTM0_C0V_bit at FTM0_C0V.B9;
    sbit  VAL10_FTM0_C0V_bit at FTM0_C0V.B10;
    sbit  VAL11_FTM0_C0V_bit at FTM0_C0V.B11;
    sbit  VAL12_FTM0_C0V_bit at FTM0_C0V.B12;
    sbit  VAL13_FTM0_C0V_bit at FTM0_C0V.B13;
    sbit  VAL14_FTM0_C0V_bit at FTM0_C0V.B14;
    sbit  VAL15_FTM0_C0V_bit at FTM0_C0V.B15;

sfr unsigned long   volatile FTM0_C1V             absolute 0x40038018;
    sbit  VAL0_FTM0_C1V_bit at FTM0_C1V.B0;
    sbit  VAL1_FTM0_C1V_bit at FTM0_C1V.B1;
    sbit  VAL2_FTM0_C1V_bit at FTM0_C1V.B2;
    sbit  VAL3_FTM0_C1V_bit at FTM0_C1V.B3;
    sbit  VAL4_FTM0_C1V_bit at FTM0_C1V.B4;
    sbit  VAL5_FTM0_C1V_bit at FTM0_C1V.B5;
    sbit  VAL6_FTM0_C1V_bit at FTM0_C1V.B6;
    sbit  VAL7_FTM0_C1V_bit at FTM0_C1V.B7;
    sbit  VAL8_FTM0_C1V_bit at FTM0_C1V.B8;
    sbit  VAL9_FTM0_C1V_bit at FTM0_C1V.B9;
    sbit  VAL10_FTM0_C1V_bit at FTM0_C1V.B10;
    sbit  VAL11_FTM0_C1V_bit at FTM0_C1V.B11;
    sbit  VAL12_FTM0_C1V_bit at FTM0_C1V.B12;
    sbit  VAL13_FTM0_C1V_bit at FTM0_C1V.B13;
    sbit  VAL14_FTM0_C1V_bit at FTM0_C1V.B14;
    sbit  VAL15_FTM0_C1V_bit at FTM0_C1V.B15;

sfr unsigned long   volatile FTM0_C2V             absolute 0x40038020;
    sbit  VAL0_FTM0_C2V_bit at FTM0_C2V.B0;
    sbit  VAL1_FTM0_C2V_bit at FTM0_C2V.B1;
    sbit  VAL2_FTM0_C2V_bit at FTM0_C2V.B2;
    sbit  VAL3_FTM0_C2V_bit at FTM0_C2V.B3;
    sbit  VAL4_FTM0_C2V_bit at FTM0_C2V.B4;
    sbit  VAL5_FTM0_C2V_bit at FTM0_C2V.B5;
    sbit  VAL6_FTM0_C2V_bit at FTM0_C2V.B6;
    sbit  VAL7_FTM0_C2V_bit at FTM0_C2V.B7;
    sbit  VAL8_FTM0_C2V_bit at FTM0_C2V.B8;
    sbit  VAL9_FTM0_C2V_bit at FTM0_C2V.B9;
    sbit  VAL10_FTM0_C2V_bit at FTM0_C2V.B10;
    sbit  VAL11_FTM0_C2V_bit at FTM0_C2V.B11;
    sbit  VAL12_FTM0_C2V_bit at FTM0_C2V.B12;
    sbit  VAL13_FTM0_C2V_bit at FTM0_C2V.B13;
    sbit  VAL14_FTM0_C2V_bit at FTM0_C2V.B14;
    sbit  VAL15_FTM0_C2V_bit at FTM0_C2V.B15;

sfr unsigned long   volatile FTM0_C3V             absolute 0x40038028;
    sbit  VAL0_FTM0_C3V_bit at FTM0_C3V.B0;
    sbit  VAL1_FTM0_C3V_bit at FTM0_C3V.B1;
    sbit  VAL2_FTM0_C3V_bit at FTM0_C3V.B2;
    sbit  VAL3_FTM0_C3V_bit at FTM0_C3V.B3;
    sbit  VAL4_FTM0_C3V_bit at FTM0_C3V.B4;
    sbit  VAL5_FTM0_C3V_bit at FTM0_C3V.B5;
    sbit  VAL6_FTM0_C3V_bit at FTM0_C3V.B6;
    sbit  VAL7_FTM0_C3V_bit at FTM0_C3V.B7;
    sbit  VAL8_FTM0_C3V_bit at FTM0_C3V.B8;
    sbit  VAL9_FTM0_C3V_bit at FTM0_C3V.B9;
    sbit  VAL10_FTM0_C3V_bit at FTM0_C3V.B10;
    sbit  VAL11_FTM0_C3V_bit at FTM0_C3V.B11;
    sbit  VAL12_FTM0_C3V_bit at FTM0_C3V.B12;
    sbit  VAL13_FTM0_C3V_bit at FTM0_C3V.B13;
    sbit  VAL14_FTM0_C3V_bit at FTM0_C3V.B14;
    sbit  VAL15_FTM0_C3V_bit at FTM0_C3V.B15;

sfr unsigned long   volatile FTM0_C4V             absolute 0x40038030;
    sbit  VAL0_FTM0_C4V_bit at FTM0_C4V.B0;
    sbit  VAL1_FTM0_C4V_bit at FTM0_C4V.B1;
    sbit  VAL2_FTM0_C4V_bit at FTM0_C4V.B2;
    sbit  VAL3_FTM0_C4V_bit at FTM0_C4V.B3;
    sbit  VAL4_FTM0_C4V_bit at FTM0_C4V.B4;
    sbit  VAL5_FTM0_C4V_bit at FTM0_C4V.B5;
    sbit  VAL6_FTM0_C4V_bit at FTM0_C4V.B6;
    sbit  VAL7_FTM0_C4V_bit at FTM0_C4V.B7;
    sbit  VAL8_FTM0_C4V_bit at FTM0_C4V.B8;
    sbit  VAL9_FTM0_C4V_bit at FTM0_C4V.B9;
    sbit  VAL10_FTM0_C4V_bit at FTM0_C4V.B10;
    sbit  VAL11_FTM0_C4V_bit at FTM0_C4V.B11;
    sbit  VAL12_FTM0_C4V_bit at FTM0_C4V.B12;
    sbit  VAL13_FTM0_C4V_bit at FTM0_C4V.B13;
    sbit  VAL14_FTM0_C4V_bit at FTM0_C4V.B14;
    sbit  VAL15_FTM0_C4V_bit at FTM0_C4V.B15;

sfr unsigned long   volatile FTM0_C5V             absolute 0x40038038;
    sbit  VAL0_FTM0_C5V_bit at FTM0_C5V.B0;
    sbit  VAL1_FTM0_C5V_bit at FTM0_C5V.B1;
    sbit  VAL2_FTM0_C5V_bit at FTM0_C5V.B2;
    sbit  VAL3_FTM0_C5V_bit at FTM0_C5V.B3;
    sbit  VAL4_FTM0_C5V_bit at FTM0_C5V.B4;
    sbit  VAL5_FTM0_C5V_bit at FTM0_C5V.B5;
    sbit  VAL6_FTM0_C5V_bit at FTM0_C5V.B6;
    sbit  VAL7_FTM0_C5V_bit at FTM0_C5V.B7;
    sbit  VAL8_FTM0_C5V_bit at FTM0_C5V.B8;
    sbit  VAL9_FTM0_C5V_bit at FTM0_C5V.B9;
    sbit  VAL10_FTM0_C5V_bit at FTM0_C5V.B10;
    sbit  VAL11_FTM0_C5V_bit at FTM0_C5V.B11;
    sbit  VAL12_FTM0_C5V_bit at FTM0_C5V.B12;
    sbit  VAL13_FTM0_C5V_bit at FTM0_C5V.B13;
    sbit  VAL14_FTM0_C5V_bit at FTM0_C5V.B14;
    sbit  VAL15_FTM0_C5V_bit at FTM0_C5V.B15;

sfr unsigned long   volatile FTM0_C6V             absolute 0x40038040;
    sbit  VAL0_FTM0_C6V_bit at FTM0_C6V.B0;
    sbit  VAL1_FTM0_C6V_bit at FTM0_C6V.B1;
    sbit  VAL2_FTM0_C6V_bit at FTM0_C6V.B2;
    sbit  VAL3_FTM0_C6V_bit at FTM0_C6V.B3;
    sbit  VAL4_FTM0_C6V_bit at FTM0_C6V.B4;
    sbit  VAL5_FTM0_C6V_bit at FTM0_C6V.B5;
    sbit  VAL6_FTM0_C6V_bit at FTM0_C6V.B6;
    sbit  VAL7_FTM0_C6V_bit at FTM0_C6V.B7;
    sbit  VAL8_FTM0_C6V_bit at FTM0_C6V.B8;
    sbit  VAL9_FTM0_C6V_bit at FTM0_C6V.B9;
    sbit  VAL10_FTM0_C6V_bit at FTM0_C6V.B10;
    sbit  VAL11_FTM0_C6V_bit at FTM0_C6V.B11;
    sbit  VAL12_FTM0_C6V_bit at FTM0_C6V.B12;
    sbit  VAL13_FTM0_C6V_bit at FTM0_C6V.B13;
    sbit  VAL14_FTM0_C6V_bit at FTM0_C6V.B14;
    sbit  VAL15_FTM0_C6V_bit at FTM0_C6V.B15;

sfr unsigned long   volatile FTM0_C7V             absolute 0x40038048;
    sbit  VAL0_FTM0_C7V_bit at FTM0_C7V.B0;
    sbit  VAL1_FTM0_C7V_bit at FTM0_C7V.B1;
    sbit  VAL2_FTM0_C7V_bit at FTM0_C7V.B2;
    sbit  VAL3_FTM0_C7V_bit at FTM0_C7V.B3;
    sbit  VAL4_FTM0_C7V_bit at FTM0_C7V.B4;
    sbit  VAL5_FTM0_C7V_bit at FTM0_C7V.B5;
    sbit  VAL6_FTM0_C7V_bit at FTM0_C7V.B6;
    sbit  VAL7_FTM0_C7V_bit at FTM0_C7V.B7;
    sbit  VAL8_FTM0_C7V_bit at FTM0_C7V.B8;
    sbit  VAL9_FTM0_C7V_bit at FTM0_C7V.B9;
    sbit  VAL10_FTM0_C7V_bit at FTM0_C7V.B10;
    sbit  VAL11_FTM0_C7V_bit at FTM0_C7V.B11;
    sbit  VAL12_FTM0_C7V_bit at FTM0_C7V.B12;
    sbit  VAL13_FTM0_C7V_bit at FTM0_C7V.B13;
    sbit  VAL14_FTM0_C7V_bit at FTM0_C7V.B14;
    sbit  VAL15_FTM0_C7V_bit at FTM0_C7V.B15;

sfr unsigned long   volatile FTM0_CNTIN           absolute 0x4003804C;
    sbit  INIT0_FTM0_CNTIN_bit at FTM0_CNTIN.B0;
    sbit  INIT1_FTM0_CNTIN_bit at FTM0_CNTIN.B1;
    sbit  INIT2_FTM0_CNTIN_bit at FTM0_CNTIN.B2;
    sbit  INIT3_FTM0_CNTIN_bit at FTM0_CNTIN.B3;
    sbit  INIT4_FTM0_CNTIN_bit at FTM0_CNTIN.B4;
    sbit  INIT5_FTM0_CNTIN_bit at FTM0_CNTIN.B5;
    sbit  INIT6_FTM0_CNTIN_bit at FTM0_CNTIN.B6;
    sbit  INIT7_FTM0_CNTIN_bit at FTM0_CNTIN.B7;
    sbit  INIT8_FTM0_CNTIN_bit at FTM0_CNTIN.B8;
    sbit  INIT9_FTM0_CNTIN_bit at FTM0_CNTIN.B9;
    sbit  INIT10_FTM0_CNTIN_bit at FTM0_CNTIN.B10;
    sbit  INIT11_FTM0_CNTIN_bit at FTM0_CNTIN.B11;
    sbit  INIT12_FTM0_CNTIN_bit at FTM0_CNTIN.B12;
    sbit  INIT13_FTM0_CNTIN_bit at FTM0_CNTIN.B13;
    sbit  INIT14_FTM0_CNTIN_bit at FTM0_CNTIN.B14;
    sbit  INIT15_FTM0_CNTIN_bit at FTM0_CNTIN.B15;

sfr unsigned long   volatile FTM0_STATUS          absolute 0x40038050;
    sbit  CH0F_FTM0_STATUS_bit at FTM0_STATUS.B0;
    sbit  CH1F_FTM0_STATUS_bit at FTM0_STATUS.B1;
    sbit  CH2F_FTM0_STATUS_bit at FTM0_STATUS.B2;
    sbit  CH3F_FTM0_STATUS_bit at FTM0_STATUS.B3;
    sbit  CH4F_FTM0_STATUS_bit at FTM0_STATUS.B4;
    sbit  CH5F_FTM0_STATUS_bit at FTM0_STATUS.B5;
    sbit  CH6F_FTM0_STATUS_bit at FTM0_STATUS.B6;
    sbit  CH7F_FTM0_STATUS_bit at FTM0_STATUS.B7;

sfr unsigned long   volatile FTM0_MODE            absolute 0x40038054;
    sbit  FTMEN_FTM0_MODE_bit at FTM0_MODE.B0;
    sbit  INIT_FTM0_MODE_bit at FTM0_MODE.B1;
    sbit  WPDIS_FTM0_MODE_bit at FTM0_MODE.B2;
    sbit  PWMSYNC_FTM0_MODE_bit at FTM0_MODE.B3;
    sbit  CAPTEST_FTM0_MODE_bit at FTM0_MODE.B4;
    sbit  FAULTM0_FTM0_MODE_bit at FTM0_MODE.B5;
    sbit  FAULTM1_FTM0_MODE_bit at FTM0_MODE.B6;
    sbit  FAULTIE_FTM0_MODE_bit at FTM0_MODE.B7;

sfr unsigned long   volatile FTM0_SYNC            absolute 0x40038058;
    sbit  CNTMIN_FTM0_SYNC_bit at FTM0_SYNC.B0;
    sbit  CNTMAX_FTM0_SYNC_bit at FTM0_SYNC.B1;
    sbit  REINIT_FTM0_SYNC_bit at FTM0_SYNC.B2;
    sbit  SYNCHOM_FTM0_SYNC_bit at FTM0_SYNC.B3;
    sbit  TRIG0_FTM0_SYNC_bit at FTM0_SYNC.B4;
    sbit  TRIG1_FTM0_SYNC_bit at FTM0_SYNC.B5;
    sbit  TRIG2_FTM0_SYNC_bit at FTM0_SYNC.B6;
    sbit  SWSYNC_FTM0_SYNC_bit at FTM0_SYNC.B7;

sfr unsigned long   volatile FTM0_OUTINIT         absolute 0x4003805C;
    sbit  CH0OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B0;
    sbit  CH1OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B1;
    sbit  CH2OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B2;
    sbit  CH3OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B3;
    sbit  CH4OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B4;
    sbit  CH5OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B5;
    sbit  CH6OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B6;
    sbit  CH7OI_FTM0_OUTINIT_bit at FTM0_OUTINIT.B7;

sfr unsigned long   volatile FTM0_OUTMASK         absolute 0x40038060;
    sbit  CH0OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B0;
    sbit  CH1OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B1;
    sbit  CH2OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B2;
    sbit  CH3OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B3;
    sbit  CH4OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B4;
    sbit  CH5OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B5;
    sbit  CH6OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B6;
    sbit  CH7OM_FTM0_OUTMASK_bit at FTM0_OUTMASK.B7;

sfr unsigned long   volatile FTM0_COMBINE         absolute 0x40038064;
    sbit  COMBINE0_FTM0_COMBINE_bit at FTM0_COMBINE.B0;
    sbit  COMP0_FTM0_COMBINE_bit at FTM0_COMBINE.B1;
    sbit  DECAPEN0_FTM0_COMBINE_bit at FTM0_COMBINE.B2;
    sbit  DECAP0_FTM0_COMBINE_bit at FTM0_COMBINE.B3;
    sbit  DTEN0_FTM0_COMBINE_bit at FTM0_COMBINE.B4;
    sbit  SYNCEN0_FTM0_COMBINE_bit at FTM0_COMBINE.B5;
    sbit  FAULTEN0_FTM0_COMBINE_bit at FTM0_COMBINE.B6;
    sbit  COMBINE1_FTM0_COMBINE_bit at FTM0_COMBINE.B8;
    sbit  COMP1_FTM0_COMBINE_bit at FTM0_COMBINE.B9;
    sbit  DECAPEN1_FTM0_COMBINE_bit at FTM0_COMBINE.B10;
    sbit  DECAP1_FTM0_COMBINE_bit at FTM0_COMBINE.B11;
    sbit  DTEN1_FTM0_COMBINE_bit at FTM0_COMBINE.B12;
    sbit  SYNCEN1_FTM0_COMBINE_bit at FTM0_COMBINE.B13;
    sbit  FAULTEN1_FTM0_COMBINE_bit at FTM0_COMBINE.B14;
    sbit  COMBINE2_FTM0_COMBINE_bit at FTM0_COMBINE.B16;
    sbit  COMP2_FTM0_COMBINE_bit at FTM0_COMBINE.B17;
    sbit  DECAPEN2_FTM0_COMBINE_bit at FTM0_COMBINE.B18;
    sbit  DECAP2_FTM0_COMBINE_bit at FTM0_COMBINE.B19;
    sbit  DTEN2_FTM0_COMBINE_bit at FTM0_COMBINE.B20;
    sbit  SYNCEN2_FTM0_COMBINE_bit at FTM0_COMBINE.B21;
    sbit  FAULTEN2_FTM0_COMBINE_bit at FTM0_COMBINE.B22;
    sbit  COMBINE3_FTM0_COMBINE_bit at FTM0_COMBINE.B24;
    sbit  COMP3_FTM0_COMBINE_bit at FTM0_COMBINE.B25;
    sbit  DECAPEN3_FTM0_COMBINE_bit at FTM0_COMBINE.B26;
    sbit  DECAP3_FTM0_COMBINE_bit at FTM0_COMBINE.B27;
    sbit  DTEN3_FTM0_COMBINE_bit at FTM0_COMBINE.B28;
    sbit  SYNCEN3_FTM0_COMBINE_bit at FTM0_COMBINE.B29;
    sbit  FAULTEN3_FTM0_COMBINE_bit at FTM0_COMBINE.B30;

sfr unsigned long   volatile FTM0_DEADTIME        absolute 0x40038068;
    sbit  DTVAL0_FTM0_DEADTIME_bit at FTM0_DEADTIME.B0;
    sbit  DTVAL1_FTM0_DEADTIME_bit at FTM0_DEADTIME.B1;
    sbit  DTVAL2_FTM0_DEADTIME_bit at FTM0_DEADTIME.B2;
    sbit  DTVAL3_FTM0_DEADTIME_bit at FTM0_DEADTIME.B3;
    sbit  DTVAL4_FTM0_DEADTIME_bit at FTM0_DEADTIME.B4;
    sbit  DTVAL5_FTM0_DEADTIME_bit at FTM0_DEADTIME.B5;
    sbit  DTPS0_FTM0_DEADTIME_bit at FTM0_DEADTIME.B6;
    sbit  DTPS1_FTM0_DEADTIME_bit at FTM0_DEADTIME.B7;

sfr unsigned long   volatile FTM0_EXTTRIG         absolute 0x4003806C;
    sbit  CH2TRIG_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B0;
    sbit  CH3TRIG_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B1;
    sbit  CH4TRIG_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B2;
    sbit  CH5TRIG_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B3;
    sbit  CH0TRIG_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B4;
    sbit  CH1TRIG_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B5;
    sbit  INITTRIGEN_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B6;
    sbit  TRIGF_FTM0_EXTTRIG_bit at FTM0_EXTTRIG.B7;

sfr unsigned long   volatile FTM0_POL             absolute 0x40038070;
    sbit  POL0_FTM0_POL_bit at FTM0_POL.B0;
    sbit  POL1_FTM0_POL_bit at FTM0_POL.B1;
    sbit  POL2_FTM0_POL_bit at FTM0_POL.B2;
    sbit  POL3_FTM0_POL_bit at FTM0_POL.B3;
    sbit  POL4_FTM0_POL_bit at FTM0_POL.B4;
    sbit  POL5_FTM0_POL_bit at FTM0_POL.B5;
    sbit  POL6_FTM0_POL_bit at FTM0_POL.B6;
    sbit  POL7_FTM0_POL_bit at FTM0_POL.B7;

sfr unsigned long   volatile FTM0_FMS             absolute 0x40038074;
    sbit  FAULTF0_FTM0_FMS_bit at FTM0_FMS.B0;
    sbit  FAULTF1_FTM0_FMS_bit at FTM0_FMS.B1;
    sbit  FAULTF2_FTM0_FMS_bit at FTM0_FMS.B2;
    sbit  FAULTF3_FTM0_FMS_bit at FTM0_FMS.B3;
    sbit  FAULTIN_FTM0_FMS_bit at FTM0_FMS.B5;
    sbit  WPEN_FTM0_FMS_bit at FTM0_FMS.B6;
    sbit  FAULTF_FTM0_FMS_bit at FTM0_FMS.B7;

sfr unsigned long   volatile FTM0_FILTER          absolute 0x40038078;
    sbit  CH0FVAL0_FTM0_FILTER_bit at FTM0_FILTER.B0;
    sbit  CH0FVAL1_FTM0_FILTER_bit at FTM0_FILTER.B1;
    sbit  CH0FVAL2_FTM0_FILTER_bit at FTM0_FILTER.B2;
    sbit  CH0FVAL3_FTM0_FILTER_bit at FTM0_FILTER.B3;
    sbit  CH1FVAL0_FTM0_FILTER_bit at FTM0_FILTER.B4;
    sbit  CH1FVAL1_FTM0_FILTER_bit at FTM0_FILTER.B5;
    sbit  CH1FVAL2_FTM0_FILTER_bit at FTM0_FILTER.B6;
    sbit  CH1FVAL3_FTM0_FILTER_bit at FTM0_FILTER.B7;
    sbit  CH2FVAL0_FTM0_FILTER_bit at FTM0_FILTER.B8;
    sbit  CH2FVAL1_FTM0_FILTER_bit at FTM0_FILTER.B9;
    sbit  CH2FVAL2_FTM0_FILTER_bit at FTM0_FILTER.B10;
    sbit  CH2FVAL3_FTM0_FILTER_bit at FTM0_FILTER.B11;
    sbit  CH3FVAL0_FTM0_FILTER_bit at FTM0_FILTER.B12;
    sbit  CH3FVAL1_FTM0_FILTER_bit at FTM0_FILTER.B13;
    sbit  CH3FVAL2_FTM0_FILTER_bit at FTM0_FILTER.B14;
    sbit  CH3FVAL3_FTM0_FILTER_bit at FTM0_FILTER.B15;

sfr unsigned long   volatile FTM0_FLTCTRL         absolute 0x4003807C;
    sbit  FAULT0EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B0;
    sbit  FAULT1EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B1;
    sbit  FAULT2EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B2;
    sbit  FAULT3EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B3;
    sbit  FFLTR0EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B4;
    sbit  FFLTR1EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B5;
    sbit  FFLTR2EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B6;
    sbit  FFLTR3EN_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B7;
    sbit  FFVAL0_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B8;
    sbit  FFVAL1_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B9;
    sbit  FFVAL2_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B10;
    sbit  FFVAL3_FTM0_FLTCTRL_bit at FTM0_FLTCTRL.B11;

sfr unsigned long   volatile FTM0_QDCTRL          absolute 0x40038080;
    sbit  QUADEN_FTM0_QDCTRL_bit at FTM0_QDCTRL.B0;
    sbit  TOFDIR_FTM0_QDCTRL_bit at FTM0_QDCTRL.B1;
    sbit  QUADIR_FTM0_QDCTRL_bit at FTM0_QDCTRL.B2;
    sbit  QUADMODE_FTM0_QDCTRL_bit at FTM0_QDCTRL.B3;
    sbit  PHBPOL_FTM0_QDCTRL_bit at FTM0_QDCTRL.B4;
    sbit  PHAPOL_FTM0_QDCTRL_bit at FTM0_QDCTRL.B5;
    sbit  PHBFLTREN_FTM0_QDCTRL_bit at FTM0_QDCTRL.B6;
    sbit  PHAFLTREN_FTM0_QDCTRL_bit at FTM0_QDCTRL.B7;

sfr unsigned long   volatile FTM0_CONF            absolute 0x40038084;
    sbit  NUMTOF0_FTM0_CONF_bit at FTM0_CONF.B0;
    sbit  NUMTOF1_FTM0_CONF_bit at FTM0_CONF.B1;
    sbit  NUMTOF2_FTM0_CONF_bit at FTM0_CONF.B2;
    sbit  NUMTOF3_FTM0_CONF_bit at FTM0_CONF.B3;
    sbit  NUMTOF4_FTM0_CONF_bit at FTM0_CONF.B4;
    sbit  BDMMODE0_FTM0_CONF_bit at FTM0_CONF.B6;
    sbit  BDMMODE1_FTM0_CONF_bit at FTM0_CONF.B7;
    sbit  GTBEEN_FTM0_CONF_bit at FTM0_CONF.B9;
    sbit  GTBEOUT_FTM0_CONF_bit at FTM0_CONF.B10;

sfr unsigned long   volatile FTM0_FLTPOL          absolute 0x40038088;
    sbit  FLT0POL_FTM0_FLTPOL_bit at FTM0_FLTPOL.B0;
    sbit  FLT1POL_FTM0_FLTPOL_bit at FTM0_FLTPOL.B1;
    sbit  FLT2POL_FTM0_FLTPOL_bit at FTM0_FLTPOL.B2;
    sbit  FLT3POL_FTM0_FLTPOL_bit at FTM0_FLTPOL.B3;

sfr unsigned long   volatile FTM0_SYNCONF         absolute 0x4003808C;
    sbit  HWTRIGMODE_FTM0_SYNCONF_bit at FTM0_SYNCONF.B0;
    sbit  CNTINC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B2;
    sbit  INVC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B4;
    sbit  SWOC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B5;
    sbit  SYNCMODE_FTM0_SYNCONF_bit at FTM0_SYNCONF.B7;
    sbit  SWRSTCNT_FTM0_SYNCONF_bit at FTM0_SYNCONF.B8;
    sbit  SWWRBUF_FTM0_SYNCONF_bit at FTM0_SYNCONF.B9;
    sbit  SWOM_FTM0_SYNCONF_bit at FTM0_SYNCONF.B10;
    sbit  SWINVC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B11;
    sbit  SWSOC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B12;
    sbit  HWRSTCNT_FTM0_SYNCONF_bit at FTM0_SYNCONF.B16;
    sbit  HWWRBUF_FTM0_SYNCONF_bit at FTM0_SYNCONF.B17;
    sbit  HWOM_FTM0_SYNCONF_bit at FTM0_SYNCONF.B18;
    sbit  HWINVC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B19;
    sbit  HWSOC_FTM0_SYNCONF_bit at FTM0_SYNCONF.B20;

sfr unsigned long   volatile FTM0_INVCTRL         absolute 0x40038090;
    sbit  INV0EN_FTM0_INVCTRL_bit at FTM0_INVCTRL.B0;
    sbit  INV1EN_FTM0_INVCTRL_bit at FTM0_INVCTRL.B1;
    sbit  INV2EN_FTM0_INVCTRL_bit at FTM0_INVCTRL.B2;
    sbit  INV3EN_FTM0_INVCTRL_bit at FTM0_INVCTRL.B3;

sfr unsigned long   volatile FTM0_SWOCTRL         absolute 0x40038094;
    sbit  CH0OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B0;
    sbit  CH1OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B1;
    sbit  CH2OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B2;
    sbit  CH3OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B3;
    sbit  CH4OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B4;
    sbit  CH5OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B5;
    sbit  CH6OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B6;
    sbit  CH7OC_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B7;
    sbit  CH0OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B8;
    sbit  CH1OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B9;
    sbit  CH2OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B10;
    sbit  CH3OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B11;
    sbit  CH4OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B12;
    sbit  CH5OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B13;
    sbit  CH6OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B14;
    sbit  CH7OCV_FTM0_SWOCTRL_bit at FTM0_SWOCTRL.B15;

sfr unsigned long   volatile FTM0_PWMLOAD         absolute 0x40038098;
    sbit  CH0SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B0;
    sbit  CH1SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B1;
    sbit  CH2SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B2;
    sbit  CH3SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B3;
    sbit  CH4SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B4;
    sbit  CH5SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B5;
    sbit  CH6SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B6;
    sbit  CH7SEL_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B7;
    sbit  LDOK_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B9;

sfr unsigned long   volatile FTM1_SC              absolute 0x40039000;
    sbit  PS0_FTM1_SC_bit at FTM1_SC.B0;
    sbit  PS1_FTM1_SC_bit at FTM1_SC.B1;
    sbit  PS2_FTM1_SC_bit at FTM1_SC.B2;
    sbit  CLKS0_FTM1_SC_bit at FTM1_SC.B3;
    sbit  CLKS1_FTM1_SC_bit at FTM1_SC.B4;
    sbit  CPWMS_FTM1_SC_bit at FTM1_SC.B5;
    sbit  TOIE_FTM1_SC_bit at FTM1_SC.B6;
    sbit  TOF_FTM1_SC_bit at FTM1_SC.B7;

sfr unsigned long   volatile FTM1_CNT             absolute 0x40039004;
    sbit  COUNT0_FTM1_CNT_bit at FTM1_CNT.B0;
    sbit  COUNT1_FTM1_CNT_bit at FTM1_CNT.B1;
    sbit  COUNT2_FTM1_CNT_bit at FTM1_CNT.B2;
    sbit  COUNT3_FTM1_CNT_bit at FTM1_CNT.B3;
    sbit  COUNT4_FTM1_CNT_bit at FTM1_CNT.B4;
    sbit  COUNT5_FTM1_CNT_bit at FTM1_CNT.B5;
    sbit  COUNT6_FTM1_CNT_bit at FTM1_CNT.B6;
    sbit  COUNT7_FTM1_CNT_bit at FTM1_CNT.B7;
    sbit  COUNT8_FTM1_CNT_bit at FTM1_CNT.B8;
    sbit  COUNT9_FTM1_CNT_bit at FTM1_CNT.B9;
    sbit  COUNT10_FTM1_CNT_bit at FTM1_CNT.B10;
    sbit  COUNT11_FTM1_CNT_bit at FTM1_CNT.B11;
    sbit  COUNT12_FTM1_CNT_bit at FTM1_CNT.B12;
    sbit  COUNT13_FTM1_CNT_bit at FTM1_CNT.B13;
    sbit  COUNT14_FTM1_CNT_bit at FTM1_CNT.B14;
    sbit  COUNT15_FTM1_CNT_bit at FTM1_CNT.B15;

sfr unsigned long   volatile FTM1_MOD             absolute 0x40039008;
    sbit  MOD0_FTM1_MOD_bit at FTM1_MOD.B0;
    sbit  MOD1_FTM1_MOD_bit at FTM1_MOD.B1;
    sbit  MOD2_FTM1_MOD_bit at FTM1_MOD.B2;
    sbit  MOD3_FTM1_MOD_bit at FTM1_MOD.B3;
    sbit  MOD4_FTM1_MOD_bit at FTM1_MOD.B4;
    sbit  MOD5_FTM1_MOD_bit at FTM1_MOD.B5;
    sbit  MOD6_FTM1_MOD_bit at FTM1_MOD.B6;
    sbit  MOD7_FTM1_MOD_bit at FTM1_MOD.B7;
    sbit  MOD8_FTM1_MOD_bit at FTM1_MOD.B8;
    sbit  MOD9_FTM1_MOD_bit at FTM1_MOD.B9;
    sbit  MOD10_FTM1_MOD_bit at FTM1_MOD.B10;
    sbit  MOD11_FTM1_MOD_bit at FTM1_MOD.B11;
    sbit  MOD12_FTM1_MOD_bit at FTM1_MOD.B12;
    sbit  MOD13_FTM1_MOD_bit at FTM1_MOD.B13;
    sbit  MOD14_FTM1_MOD_bit at FTM1_MOD.B14;
    sbit  MOD15_FTM1_MOD_bit at FTM1_MOD.B15;

sfr unsigned long   volatile FTM1_C0SC            absolute 0x4003900C;
    sbit  DMA_FTM1_C0SC_bit at FTM1_C0SC.B0;
    sbit  ICRST_FTM1_C0SC_bit at FTM1_C0SC.B1;
    sbit  ELSA_FTM1_C0SC_bit at FTM1_C0SC.B2;
    sbit  ELSB_FTM1_C0SC_bit at FTM1_C0SC.B3;
    sbit  MSA_FTM1_C0SC_bit at FTM1_C0SC.B4;
    sbit  MSB_FTM1_C0SC_bit at FTM1_C0SC.B5;
    sbit  CHIE_FTM1_C0SC_bit at FTM1_C0SC.B6;
    sbit  CHF_FTM1_C0SC_bit at FTM1_C0SC.B7;

sfr unsigned long   volatile FTM1_C1SC            absolute 0x40039014;
    sbit  DMA_FTM1_C1SC_bit at FTM1_C1SC.B0;
    sbit  ICRST_FTM1_C1SC_bit at FTM1_C1SC.B1;
    sbit  ELSA_FTM1_C1SC_bit at FTM1_C1SC.B2;
    sbit  ELSB_FTM1_C1SC_bit at FTM1_C1SC.B3;
    sbit  MSA_FTM1_C1SC_bit at FTM1_C1SC.B4;
    sbit  MSB_FTM1_C1SC_bit at FTM1_C1SC.B5;
    sbit  CHIE_FTM1_C1SC_bit at FTM1_C1SC.B6;
    sbit  CHF_FTM1_C1SC_bit at FTM1_C1SC.B7;

sfr unsigned long   volatile FTM1_C0V             absolute 0x40039010;
    sbit  VAL0_FTM1_C0V_bit at FTM1_C0V.B0;
    sbit  VAL1_FTM1_C0V_bit at FTM1_C0V.B1;
    sbit  VAL2_FTM1_C0V_bit at FTM1_C0V.B2;
    sbit  VAL3_FTM1_C0V_bit at FTM1_C0V.B3;
    sbit  VAL4_FTM1_C0V_bit at FTM1_C0V.B4;
    sbit  VAL5_FTM1_C0V_bit at FTM1_C0V.B5;
    sbit  VAL6_FTM1_C0V_bit at FTM1_C0V.B6;
    sbit  VAL7_FTM1_C0V_bit at FTM1_C0V.B7;
    sbit  VAL8_FTM1_C0V_bit at FTM1_C0V.B8;
    sbit  VAL9_FTM1_C0V_bit at FTM1_C0V.B9;
    sbit  VAL10_FTM1_C0V_bit at FTM1_C0V.B10;
    sbit  VAL11_FTM1_C0V_bit at FTM1_C0V.B11;
    sbit  VAL12_FTM1_C0V_bit at FTM1_C0V.B12;
    sbit  VAL13_FTM1_C0V_bit at FTM1_C0V.B13;
    sbit  VAL14_FTM1_C0V_bit at FTM1_C0V.B14;
    sbit  VAL15_FTM1_C0V_bit at FTM1_C0V.B15;

sfr unsigned long   volatile FTM1_C1V             absolute 0x40039018;
    sbit  VAL0_FTM1_C1V_bit at FTM1_C1V.B0;
    sbit  VAL1_FTM1_C1V_bit at FTM1_C1V.B1;
    sbit  VAL2_FTM1_C1V_bit at FTM1_C1V.B2;
    sbit  VAL3_FTM1_C1V_bit at FTM1_C1V.B3;
    sbit  VAL4_FTM1_C1V_bit at FTM1_C1V.B4;
    sbit  VAL5_FTM1_C1V_bit at FTM1_C1V.B5;
    sbit  VAL6_FTM1_C1V_bit at FTM1_C1V.B6;
    sbit  VAL7_FTM1_C1V_bit at FTM1_C1V.B7;
    sbit  VAL8_FTM1_C1V_bit at FTM1_C1V.B8;
    sbit  VAL9_FTM1_C1V_bit at FTM1_C1V.B9;
    sbit  VAL10_FTM1_C1V_bit at FTM1_C1V.B10;
    sbit  VAL11_FTM1_C1V_bit at FTM1_C1V.B11;
    sbit  VAL12_FTM1_C1V_bit at FTM1_C1V.B12;
    sbit  VAL13_FTM1_C1V_bit at FTM1_C1V.B13;
    sbit  VAL14_FTM1_C1V_bit at FTM1_C1V.B14;
    sbit  VAL15_FTM1_C1V_bit at FTM1_C1V.B15;

sfr unsigned long   volatile FTM1_CNTIN           absolute 0x4003904C;
    sbit  INIT0_FTM1_CNTIN_bit at FTM1_CNTIN.B0;
    sbit  INIT1_FTM1_CNTIN_bit at FTM1_CNTIN.B1;
    sbit  INIT2_FTM1_CNTIN_bit at FTM1_CNTIN.B2;
    sbit  INIT3_FTM1_CNTIN_bit at FTM1_CNTIN.B3;
    sbit  INIT4_FTM1_CNTIN_bit at FTM1_CNTIN.B4;
    sbit  INIT5_FTM1_CNTIN_bit at FTM1_CNTIN.B5;
    sbit  INIT6_FTM1_CNTIN_bit at FTM1_CNTIN.B6;
    sbit  INIT7_FTM1_CNTIN_bit at FTM1_CNTIN.B7;
    sbit  INIT8_FTM1_CNTIN_bit at FTM1_CNTIN.B8;
    sbit  INIT9_FTM1_CNTIN_bit at FTM1_CNTIN.B9;
    sbit  INIT10_FTM1_CNTIN_bit at FTM1_CNTIN.B10;
    sbit  INIT11_FTM1_CNTIN_bit at FTM1_CNTIN.B11;
    sbit  INIT12_FTM1_CNTIN_bit at FTM1_CNTIN.B12;
    sbit  INIT13_FTM1_CNTIN_bit at FTM1_CNTIN.B13;
    sbit  INIT14_FTM1_CNTIN_bit at FTM1_CNTIN.B14;
    sbit  INIT15_FTM1_CNTIN_bit at FTM1_CNTIN.B15;

sfr unsigned long   volatile FTM1_STATUS          absolute 0x40039050;
    sbit  CH0F_FTM1_STATUS_bit at FTM1_STATUS.B0;
    sbit  CH1F_FTM1_STATUS_bit at FTM1_STATUS.B1;
    sbit  CH2F_FTM1_STATUS_bit at FTM1_STATUS.B2;
    sbit  CH3F_FTM1_STATUS_bit at FTM1_STATUS.B3;
    sbit  CH4F_FTM1_STATUS_bit at FTM1_STATUS.B4;
    sbit  CH5F_FTM1_STATUS_bit at FTM1_STATUS.B5;
    sbit  CH6F_FTM1_STATUS_bit at FTM1_STATUS.B6;
    sbit  CH7F_FTM1_STATUS_bit at FTM1_STATUS.B7;

sfr unsigned long   volatile FTM1_MODE            absolute 0x40039054;
    sbit  FTMEN_FTM1_MODE_bit at FTM1_MODE.B0;
    sbit  INIT_FTM1_MODE_bit at FTM1_MODE.B1;
    sbit  WPDIS_FTM1_MODE_bit at FTM1_MODE.B2;
    sbit  PWMSYNC_FTM1_MODE_bit at FTM1_MODE.B3;
    sbit  CAPTEST_FTM1_MODE_bit at FTM1_MODE.B4;
    sbit  FAULTM0_FTM1_MODE_bit at FTM1_MODE.B5;
    sbit  FAULTM1_FTM1_MODE_bit at FTM1_MODE.B6;
    sbit  FAULTIE_FTM1_MODE_bit at FTM1_MODE.B7;

sfr unsigned long   volatile FTM1_SYNC            absolute 0x40039058;
    sbit  CNTMIN_FTM1_SYNC_bit at FTM1_SYNC.B0;
    sbit  CNTMAX_FTM1_SYNC_bit at FTM1_SYNC.B1;
    sbit  REINIT_FTM1_SYNC_bit at FTM1_SYNC.B2;
    sbit  SYNCHOM_FTM1_SYNC_bit at FTM1_SYNC.B3;
    sbit  TRIG0_FTM1_SYNC_bit at FTM1_SYNC.B4;
    sbit  TRIG1_FTM1_SYNC_bit at FTM1_SYNC.B5;
    sbit  TRIG2_FTM1_SYNC_bit at FTM1_SYNC.B6;
    sbit  SWSYNC_FTM1_SYNC_bit at FTM1_SYNC.B7;

sfr unsigned long   volatile FTM1_OUTINIT         absolute 0x4003905C;
    sbit  CH0OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B0;
    sbit  CH1OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B1;
    sbit  CH2OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B2;
    sbit  CH3OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B3;
    sbit  CH4OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B4;
    sbit  CH5OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B5;
    sbit  CH6OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B6;
    sbit  CH7OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B7;

sfr unsigned long   volatile FTM1_OUTMASK         absolute 0x40039060;
    sbit  CH0OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B0;
    sbit  CH1OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B1;
    sbit  CH2OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B2;
    sbit  CH3OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B3;
    sbit  CH4OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B4;
    sbit  CH5OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B5;
    sbit  CH6OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B6;
    sbit  CH7OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B7;

sfr unsigned long   volatile FTM1_COMBINE         absolute 0x40039064;
    sbit  COMBINE0_FTM1_COMBINE_bit at FTM1_COMBINE.B0;
    sbit  COMP0_FTM1_COMBINE_bit at FTM1_COMBINE.B1;
    sbit  DECAPEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B2;
    sbit  DECAP0_FTM1_COMBINE_bit at FTM1_COMBINE.B3;
    sbit  DTEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B4;
    sbit  SYNCEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B5;
    sbit  FAULTEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B6;
    sbit  COMBINE1_FTM1_COMBINE_bit at FTM1_COMBINE.B8;
    sbit  COMP1_FTM1_COMBINE_bit at FTM1_COMBINE.B9;
    sbit  DECAPEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B10;
    sbit  DECAP1_FTM1_COMBINE_bit at FTM1_COMBINE.B11;
    sbit  DTEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B12;
    sbit  SYNCEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B13;
    sbit  FAULTEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B14;
    sbit  COMBINE2_FTM1_COMBINE_bit at FTM1_COMBINE.B16;
    sbit  COMP2_FTM1_COMBINE_bit at FTM1_COMBINE.B17;
    sbit  DECAPEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B18;
    sbit  DECAP2_FTM1_COMBINE_bit at FTM1_COMBINE.B19;
    sbit  DTEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B20;
    sbit  SYNCEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B21;
    sbit  FAULTEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B22;
    sbit  COMBINE3_FTM1_COMBINE_bit at FTM1_COMBINE.B24;
    sbit  COMP3_FTM1_COMBINE_bit at FTM1_COMBINE.B25;
    sbit  DECAPEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B26;
    sbit  DECAP3_FTM1_COMBINE_bit at FTM1_COMBINE.B27;
    sbit  DTEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B28;
    sbit  SYNCEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B29;
    sbit  FAULTEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B30;

sfr unsigned long   volatile FTM1_DEADTIME        absolute 0x40039068;
    sbit  DTVAL0_FTM1_DEADTIME_bit at FTM1_DEADTIME.B0;
    sbit  DTVAL1_FTM1_DEADTIME_bit at FTM1_DEADTIME.B1;
    sbit  DTVAL2_FTM1_DEADTIME_bit at FTM1_DEADTIME.B2;
    sbit  DTVAL3_FTM1_DEADTIME_bit at FTM1_DEADTIME.B3;
    sbit  DTVAL4_FTM1_DEADTIME_bit at FTM1_DEADTIME.B4;
    sbit  DTVAL5_FTM1_DEADTIME_bit at FTM1_DEADTIME.B5;
    sbit  DTPS0_FTM1_DEADTIME_bit at FTM1_DEADTIME.B6;
    sbit  DTPS1_FTM1_DEADTIME_bit at FTM1_DEADTIME.B7;

sfr unsigned long   volatile FTM1_EXTTRIG         absolute 0x4003906C;
    sbit  CH2TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B0;
    sbit  CH3TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B1;
    sbit  CH4TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B2;
    sbit  CH5TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B3;
    sbit  CH0TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B4;
    sbit  CH1TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B5;
    sbit  INITTRIGEN_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B6;
    sbit  TRIGF_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B7;

sfr unsigned long   volatile FTM1_POL             absolute 0x40039070;
    sbit  POL0_FTM1_POL_bit at FTM1_POL.B0;
    sbit  POL1_FTM1_POL_bit at FTM1_POL.B1;
    sbit  POL2_FTM1_POL_bit at FTM1_POL.B2;
    sbit  POL3_FTM1_POL_bit at FTM1_POL.B3;
    sbit  POL4_FTM1_POL_bit at FTM1_POL.B4;
    sbit  POL5_FTM1_POL_bit at FTM1_POL.B5;
    sbit  POL6_FTM1_POL_bit at FTM1_POL.B6;
    sbit  POL7_FTM1_POL_bit at FTM1_POL.B7;

sfr unsigned long   volatile FTM1_FMS             absolute 0x40039074;
    sbit  FAULTF0_FTM1_FMS_bit at FTM1_FMS.B0;
    sbit  FAULTF1_FTM1_FMS_bit at FTM1_FMS.B1;
    sbit  FAULTF2_FTM1_FMS_bit at FTM1_FMS.B2;
    sbit  FAULTF3_FTM1_FMS_bit at FTM1_FMS.B3;
    sbit  FAULTIN_FTM1_FMS_bit at FTM1_FMS.B5;
    sbit  WPEN_FTM1_FMS_bit at FTM1_FMS.B6;
    sbit  FAULTF_FTM1_FMS_bit at FTM1_FMS.B7;

sfr unsigned long   volatile FTM1_FILTER          absolute 0x40039078;
    sbit  CH0FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B0;
    sbit  CH0FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B1;
    sbit  CH0FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B2;
    sbit  CH0FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B3;
    sbit  CH1FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B4;
    sbit  CH1FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B5;
    sbit  CH1FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B6;
    sbit  CH1FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B7;
    sbit  CH2FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B8;
    sbit  CH2FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B9;
    sbit  CH2FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B10;
    sbit  CH2FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B11;
    sbit  CH3FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B12;
    sbit  CH3FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B13;
    sbit  CH3FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B14;
    sbit  CH3FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B15;

sfr unsigned long   volatile FTM1_FLTCTRL         absolute 0x4003907C;
    sbit  FAULT0EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B0;
    sbit  FAULT1EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B1;
    sbit  FAULT2EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B2;
    sbit  FAULT3EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B3;
    sbit  FFLTR0EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B4;
    sbit  FFLTR1EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B5;
    sbit  FFLTR2EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B6;
    sbit  FFLTR3EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B7;
    sbit  FFVAL0_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B8;
    sbit  FFVAL1_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B9;
    sbit  FFVAL2_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B10;
    sbit  FFVAL3_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B11;

sfr unsigned long   volatile FTM1_QDCTRL          absolute 0x40039080;
    sbit  QUADEN_FTM1_QDCTRL_bit at FTM1_QDCTRL.B0;
    sbit  TOFDIR_FTM1_QDCTRL_bit at FTM1_QDCTRL.B1;
    sbit  QUADIR_FTM1_QDCTRL_bit at FTM1_QDCTRL.B2;
    sbit  QUADMODE_FTM1_QDCTRL_bit at FTM1_QDCTRL.B3;
    sbit  PHBPOL_FTM1_QDCTRL_bit at FTM1_QDCTRL.B4;
    sbit  PHAPOL_FTM1_QDCTRL_bit at FTM1_QDCTRL.B5;
    sbit  PHBFLTREN_FTM1_QDCTRL_bit at FTM1_QDCTRL.B6;
    sbit  PHAFLTREN_FTM1_QDCTRL_bit at FTM1_QDCTRL.B7;

sfr unsigned long   volatile FTM1_CONF            absolute 0x40039084;
    sbit  NUMTOF0_FTM1_CONF_bit at FTM1_CONF.B0;
    sbit  NUMTOF1_FTM1_CONF_bit at FTM1_CONF.B1;
    sbit  NUMTOF2_FTM1_CONF_bit at FTM1_CONF.B2;
    sbit  NUMTOF3_FTM1_CONF_bit at FTM1_CONF.B3;
    sbit  NUMTOF4_FTM1_CONF_bit at FTM1_CONF.B4;
    sbit  BDMMODE0_FTM1_CONF_bit at FTM1_CONF.B6;
    sbit  BDMMODE1_FTM1_CONF_bit at FTM1_CONF.B7;
    sbit  GTBEEN_FTM1_CONF_bit at FTM1_CONF.B9;
    sbit  GTBEOUT_FTM1_CONF_bit at FTM1_CONF.B10;

sfr unsigned long   volatile FTM1_FLTPOL          absolute 0x40039088;
    sbit  FLT0POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B0;
    sbit  FLT1POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B1;
    sbit  FLT2POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B2;
    sbit  FLT3POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B3;

sfr unsigned long   volatile FTM1_SYNCONF         absolute 0x4003908C;
    sbit  HWTRIGMODE_FTM1_SYNCONF_bit at FTM1_SYNCONF.B0;
    sbit  CNTINC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B2;
    sbit  INVC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B4;
    sbit  SWOC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B5;
    sbit  SYNCMODE_FTM1_SYNCONF_bit at FTM1_SYNCONF.B7;
    sbit  SWRSTCNT_FTM1_SYNCONF_bit at FTM1_SYNCONF.B8;
    sbit  SWWRBUF_FTM1_SYNCONF_bit at FTM1_SYNCONF.B9;
    sbit  SWOM_FTM1_SYNCONF_bit at FTM1_SYNCONF.B10;
    sbit  SWINVC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B11;
    sbit  SWSOC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B12;
    sbit  HWRSTCNT_FTM1_SYNCONF_bit at FTM1_SYNCONF.B16;
    sbit  HWWRBUF_FTM1_SYNCONF_bit at FTM1_SYNCONF.B17;
    sbit  HWOM_FTM1_SYNCONF_bit at FTM1_SYNCONF.B18;
    sbit  HWINVC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B19;
    sbit  HWSOC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B20;

sfr unsigned long   volatile FTM1_INVCTRL         absolute 0x40039090;
    sbit  INV0EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B0;
    sbit  INV1EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B1;
    sbit  INV2EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B2;
    sbit  INV3EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B3;

sfr unsigned long   volatile FTM1_SWOCTRL         absolute 0x40039094;
    sbit  CH0OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B0;
    sbit  CH1OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B1;
    sbit  CH2OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B2;
    sbit  CH3OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B3;
    sbit  CH4OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B4;
    sbit  CH5OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B5;
    sbit  CH6OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B6;
    sbit  CH7OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B7;
    sbit  CH0OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B8;
    sbit  CH1OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B9;
    sbit  CH2OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B10;
    sbit  CH3OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B11;
    sbit  CH4OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B12;
    sbit  CH5OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B13;
    sbit  CH6OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B14;
    sbit  CH7OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B15;

sfr unsigned long   volatile FTM1_PWMLOAD         absolute 0x40039098;
    sbit  CH0SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B0;
    sbit  CH1SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B1;
    sbit  CH2SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B2;
    sbit  CH3SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B3;
    sbit  CH4SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B4;
    sbit  CH5SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B5;
    sbit  CH6SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B6;
    sbit  CH7SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B7;
    sbit  LDOK_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B9;

sfr unsigned long   volatile FTM2_SC              absolute 0x4003A000;
    sbit  PS0_FTM2_SC_bit at FTM2_SC.B0;
    sbit  PS1_FTM2_SC_bit at FTM2_SC.B1;
    sbit  PS2_FTM2_SC_bit at FTM2_SC.B2;
    sbit  CLKS0_FTM2_SC_bit at FTM2_SC.B3;
    sbit  CLKS1_FTM2_SC_bit at FTM2_SC.B4;
    sbit  CPWMS_FTM2_SC_bit at FTM2_SC.B5;
    sbit  TOIE_FTM2_SC_bit at FTM2_SC.B6;
    sbit  TOF_FTM2_SC_bit at FTM2_SC.B7;

sfr unsigned long   volatile FTM2_CNT             absolute 0x4003A004;
    sbit  COUNT0_FTM2_CNT_bit at FTM2_CNT.B0;
    sbit  COUNT1_FTM2_CNT_bit at FTM2_CNT.B1;
    sbit  COUNT2_FTM2_CNT_bit at FTM2_CNT.B2;
    sbit  COUNT3_FTM2_CNT_bit at FTM2_CNT.B3;
    sbit  COUNT4_FTM2_CNT_bit at FTM2_CNT.B4;
    sbit  COUNT5_FTM2_CNT_bit at FTM2_CNT.B5;
    sbit  COUNT6_FTM2_CNT_bit at FTM2_CNT.B6;
    sbit  COUNT7_FTM2_CNT_bit at FTM2_CNT.B7;
    sbit  COUNT8_FTM2_CNT_bit at FTM2_CNT.B8;
    sbit  COUNT9_FTM2_CNT_bit at FTM2_CNT.B9;
    sbit  COUNT10_FTM2_CNT_bit at FTM2_CNT.B10;
    sbit  COUNT11_FTM2_CNT_bit at FTM2_CNT.B11;
    sbit  COUNT12_FTM2_CNT_bit at FTM2_CNT.B12;
    sbit  COUNT13_FTM2_CNT_bit at FTM2_CNT.B13;
    sbit  COUNT14_FTM2_CNT_bit at FTM2_CNT.B14;
    sbit  COUNT15_FTM2_CNT_bit at FTM2_CNT.B15;

sfr unsigned long   volatile FTM2_MOD             absolute 0x4003A008;
    sbit  MOD0_FTM2_MOD_bit at FTM2_MOD.B0;
    sbit  MOD1_FTM2_MOD_bit at FTM2_MOD.B1;
    sbit  MOD2_FTM2_MOD_bit at FTM2_MOD.B2;
    sbit  MOD3_FTM2_MOD_bit at FTM2_MOD.B3;
    sbit  MOD4_FTM2_MOD_bit at FTM2_MOD.B4;
    sbit  MOD5_FTM2_MOD_bit at FTM2_MOD.B5;
    sbit  MOD6_FTM2_MOD_bit at FTM2_MOD.B6;
    sbit  MOD7_FTM2_MOD_bit at FTM2_MOD.B7;
    sbit  MOD8_FTM2_MOD_bit at FTM2_MOD.B8;
    sbit  MOD9_FTM2_MOD_bit at FTM2_MOD.B9;
    sbit  MOD10_FTM2_MOD_bit at FTM2_MOD.B10;
    sbit  MOD11_FTM2_MOD_bit at FTM2_MOD.B11;
    sbit  MOD12_FTM2_MOD_bit at FTM2_MOD.B12;
    sbit  MOD13_FTM2_MOD_bit at FTM2_MOD.B13;
    sbit  MOD14_FTM2_MOD_bit at FTM2_MOD.B14;
    sbit  MOD15_FTM2_MOD_bit at FTM2_MOD.B15;

sfr unsigned long   volatile FTM2_C0SC            absolute 0x4003A00C;
    sbit  DMA_FTM2_C0SC_bit at FTM2_C0SC.B0;
    sbit  ICRST_FTM2_C0SC_bit at FTM2_C0SC.B1;
    sbit  ELSA_FTM2_C0SC_bit at FTM2_C0SC.B2;
    sbit  ELSB_FTM2_C0SC_bit at FTM2_C0SC.B3;
    sbit  MSA_FTM2_C0SC_bit at FTM2_C0SC.B4;
    sbit  MSB_FTM2_C0SC_bit at FTM2_C0SC.B5;
    sbit  CHIE_FTM2_C0SC_bit at FTM2_C0SC.B6;
    sbit  CHF_FTM2_C0SC_bit at FTM2_C0SC.B7;

sfr unsigned long   volatile FTM2_C1SC            absolute 0x4003A014;
    sbit  DMA_FTM2_C1SC_bit at FTM2_C1SC.B0;
    sbit  ICRST_FTM2_C1SC_bit at FTM2_C1SC.B1;
    sbit  ELSA_FTM2_C1SC_bit at FTM2_C1SC.B2;
    sbit  ELSB_FTM2_C1SC_bit at FTM2_C1SC.B3;
    sbit  MSA_FTM2_C1SC_bit at FTM2_C1SC.B4;
    sbit  MSB_FTM2_C1SC_bit at FTM2_C1SC.B5;
    sbit  CHIE_FTM2_C1SC_bit at FTM2_C1SC.B6;
    sbit  CHF_FTM2_C1SC_bit at FTM2_C1SC.B7;

sfr unsigned long   volatile FTM2_C0V             absolute 0x4003A010;
    sbit  VAL0_FTM2_C0V_bit at FTM2_C0V.B0;
    sbit  VAL1_FTM2_C0V_bit at FTM2_C0V.B1;
    sbit  VAL2_FTM2_C0V_bit at FTM2_C0V.B2;
    sbit  VAL3_FTM2_C0V_bit at FTM2_C0V.B3;
    sbit  VAL4_FTM2_C0V_bit at FTM2_C0V.B4;
    sbit  VAL5_FTM2_C0V_bit at FTM2_C0V.B5;
    sbit  VAL6_FTM2_C0V_bit at FTM2_C0V.B6;
    sbit  VAL7_FTM2_C0V_bit at FTM2_C0V.B7;
    sbit  VAL8_FTM2_C0V_bit at FTM2_C0V.B8;
    sbit  VAL9_FTM2_C0V_bit at FTM2_C0V.B9;
    sbit  VAL10_FTM2_C0V_bit at FTM2_C0V.B10;
    sbit  VAL11_FTM2_C0V_bit at FTM2_C0V.B11;
    sbit  VAL12_FTM2_C0V_bit at FTM2_C0V.B12;
    sbit  VAL13_FTM2_C0V_bit at FTM2_C0V.B13;
    sbit  VAL14_FTM2_C0V_bit at FTM2_C0V.B14;
    sbit  VAL15_FTM2_C0V_bit at FTM2_C0V.B15;

sfr unsigned long   volatile FTM2_C1V             absolute 0x4003A018;
    sbit  VAL0_FTM2_C1V_bit at FTM2_C1V.B0;
    sbit  VAL1_FTM2_C1V_bit at FTM2_C1V.B1;
    sbit  VAL2_FTM2_C1V_bit at FTM2_C1V.B2;
    sbit  VAL3_FTM2_C1V_bit at FTM2_C1V.B3;
    sbit  VAL4_FTM2_C1V_bit at FTM2_C1V.B4;
    sbit  VAL5_FTM2_C1V_bit at FTM2_C1V.B5;
    sbit  VAL6_FTM2_C1V_bit at FTM2_C1V.B6;
    sbit  VAL7_FTM2_C1V_bit at FTM2_C1V.B7;
    sbit  VAL8_FTM2_C1V_bit at FTM2_C1V.B8;
    sbit  VAL9_FTM2_C1V_bit at FTM2_C1V.B9;
    sbit  VAL10_FTM2_C1V_bit at FTM2_C1V.B10;
    sbit  VAL11_FTM2_C1V_bit at FTM2_C1V.B11;
    sbit  VAL12_FTM2_C1V_bit at FTM2_C1V.B12;
    sbit  VAL13_FTM2_C1V_bit at FTM2_C1V.B13;
    sbit  VAL14_FTM2_C1V_bit at FTM2_C1V.B14;
    sbit  VAL15_FTM2_C1V_bit at FTM2_C1V.B15;

sfr unsigned long   volatile FTM2_CNTIN           absolute 0x4003A04C;
    sbit  INIT0_FTM2_CNTIN_bit at FTM2_CNTIN.B0;
    sbit  INIT1_FTM2_CNTIN_bit at FTM2_CNTIN.B1;
    sbit  INIT2_FTM2_CNTIN_bit at FTM2_CNTIN.B2;
    sbit  INIT3_FTM2_CNTIN_bit at FTM2_CNTIN.B3;
    sbit  INIT4_FTM2_CNTIN_bit at FTM2_CNTIN.B4;
    sbit  INIT5_FTM2_CNTIN_bit at FTM2_CNTIN.B5;
    sbit  INIT6_FTM2_CNTIN_bit at FTM2_CNTIN.B6;
    sbit  INIT7_FTM2_CNTIN_bit at FTM2_CNTIN.B7;
    sbit  INIT8_FTM2_CNTIN_bit at FTM2_CNTIN.B8;
    sbit  INIT9_FTM2_CNTIN_bit at FTM2_CNTIN.B9;
    sbit  INIT10_FTM2_CNTIN_bit at FTM2_CNTIN.B10;
    sbit  INIT11_FTM2_CNTIN_bit at FTM2_CNTIN.B11;
    sbit  INIT12_FTM2_CNTIN_bit at FTM2_CNTIN.B12;
    sbit  INIT13_FTM2_CNTIN_bit at FTM2_CNTIN.B13;
    sbit  INIT14_FTM2_CNTIN_bit at FTM2_CNTIN.B14;
    sbit  INIT15_FTM2_CNTIN_bit at FTM2_CNTIN.B15;

sfr unsigned long   volatile FTM2_STATUS          absolute 0x4003A050;
    sbit  CH0F_FTM2_STATUS_bit at FTM2_STATUS.B0;
    sbit  CH1F_FTM2_STATUS_bit at FTM2_STATUS.B1;
    sbit  CH2F_FTM2_STATUS_bit at FTM2_STATUS.B2;
    sbit  CH3F_FTM2_STATUS_bit at FTM2_STATUS.B3;
    sbit  CH4F_FTM2_STATUS_bit at FTM2_STATUS.B4;
    sbit  CH5F_FTM2_STATUS_bit at FTM2_STATUS.B5;
    sbit  CH6F_FTM2_STATUS_bit at FTM2_STATUS.B6;
    sbit  CH7F_FTM2_STATUS_bit at FTM2_STATUS.B7;

sfr unsigned long   volatile FTM2_MODE            absolute 0x4003A054;
    sbit  FTMEN_FTM2_MODE_bit at FTM2_MODE.B0;
    sbit  INIT_FTM2_MODE_bit at FTM2_MODE.B1;
    sbit  WPDIS_FTM2_MODE_bit at FTM2_MODE.B2;
    sbit  PWMSYNC_FTM2_MODE_bit at FTM2_MODE.B3;
    sbit  CAPTEST_FTM2_MODE_bit at FTM2_MODE.B4;
    sbit  FAULTM0_FTM2_MODE_bit at FTM2_MODE.B5;
    sbit  FAULTM1_FTM2_MODE_bit at FTM2_MODE.B6;
    sbit  FAULTIE_FTM2_MODE_bit at FTM2_MODE.B7;

sfr unsigned long   volatile FTM2_SYNC            absolute 0x4003A058;
    sbit  CNTMIN_FTM2_SYNC_bit at FTM2_SYNC.B0;
    sbit  CNTMAX_FTM2_SYNC_bit at FTM2_SYNC.B1;
    sbit  REINIT_FTM2_SYNC_bit at FTM2_SYNC.B2;
    sbit  SYNCHOM_FTM2_SYNC_bit at FTM2_SYNC.B3;
    sbit  TRIG0_FTM2_SYNC_bit at FTM2_SYNC.B4;
    sbit  TRIG1_FTM2_SYNC_bit at FTM2_SYNC.B5;
    sbit  TRIG2_FTM2_SYNC_bit at FTM2_SYNC.B6;
    sbit  SWSYNC_FTM2_SYNC_bit at FTM2_SYNC.B7;

sfr unsigned long   volatile FTM2_OUTINIT         absolute 0x4003A05C;
    sbit  CH0OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B0;
    sbit  CH1OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B1;
    sbit  CH2OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B2;
    sbit  CH3OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B3;
    sbit  CH4OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B4;
    sbit  CH5OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B5;
    sbit  CH6OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B6;
    sbit  CH7OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B7;

sfr unsigned long   volatile FTM2_OUTMASK         absolute 0x4003A060;
    sbit  CH0OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B0;
    sbit  CH1OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B1;
    sbit  CH2OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B2;
    sbit  CH3OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B3;
    sbit  CH4OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B4;
    sbit  CH5OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B5;
    sbit  CH6OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B6;
    sbit  CH7OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B7;

sfr unsigned long   volatile FTM2_COMBINE         absolute 0x4003A064;
    sbit  COMBINE0_FTM2_COMBINE_bit at FTM2_COMBINE.B0;
    sbit  COMP0_FTM2_COMBINE_bit at FTM2_COMBINE.B1;
    sbit  DECAPEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B2;
    sbit  DECAP0_FTM2_COMBINE_bit at FTM2_COMBINE.B3;
    sbit  DTEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B4;
    sbit  SYNCEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B5;
    sbit  FAULTEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B6;
    sbit  COMBINE1_FTM2_COMBINE_bit at FTM2_COMBINE.B8;
    sbit  COMP1_FTM2_COMBINE_bit at FTM2_COMBINE.B9;
    sbit  DECAPEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B10;
    sbit  DECAP1_FTM2_COMBINE_bit at FTM2_COMBINE.B11;
    sbit  DTEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B12;
    sbit  SYNCEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B13;
    sbit  FAULTEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B14;
    sbit  COMBINE2_FTM2_COMBINE_bit at FTM2_COMBINE.B16;
    sbit  COMP2_FTM2_COMBINE_bit at FTM2_COMBINE.B17;
    sbit  DECAPEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B18;
    sbit  DECAP2_FTM2_COMBINE_bit at FTM2_COMBINE.B19;
    sbit  DTEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B20;
    sbit  SYNCEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B21;
    sbit  FAULTEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B22;
    sbit  COMBINE3_FTM2_COMBINE_bit at FTM2_COMBINE.B24;
    sbit  COMP3_FTM2_COMBINE_bit at FTM2_COMBINE.B25;
    sbit  DECAPEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B26;
    sbit  DECAP3_FTM2_COMBINE_bit at FTM2_COMBINE.B27;
    sbit  DTEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B28;
    sbit  SYNCEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B29;
    sbit  FAULTEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B30;

sfr unsigned long   volatile FTM2_DEADTIME        absolute 0x4003A068;
    sbit  DTVAL0_FTM2_DEADTIME_bit at FTM2_DEADTIME.B0;
    sbit  DTVAL1_FTM2_DEADTIME_bit at FTM2_DEADTIME.B1;
    sbit  DTVAL2_FTM2_DEADTIME_bit at FTM2_DEADTIME.B2;
    sbit  DTVAL3_FTM2_DEADTIME_bit at FTM2_DEADTIME.B3;
    sbit  DTVAL4_FTM2_DEADTIME_bit at FTM2_DEADTIME.B4;
    sbit  DTVAL5_FTM2_DEADTIME_bit at FTM2_DEADTIME.B5;
    sbit  DTPS0_FTM2_DEADTIME_bit at FTM2_DEADTIME.B6;
    sbit  DTPS1_FTM2_DEADTIME_bit at FTM2_DEADTIME.B7;

sfr unsigned long   volatile FTM2_EXTTRIG         absolute 0x4003A06C;
    sbit  CH2TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B0;
    sbit  CH3TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B1;
    sbit  CH4TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B2;
    sbit  CH5TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B3;
    sbit  CH0TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B4;
    sbit  CH1TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B5;
    sbit  INITTRIGEN_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B6;
    sbit  TRIGF_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B7;

sfr unsigned long   volatile FTM2_POL             absolute 0x4003A070;
    sbit  POL0_FTM2_POL_bit at FTM2_POL.B0;
    sbit  POL1_FTM2_POL_bit at FTM2_POL.B1;
    sbit  POL2_FTM2_POL_bit at FTM2_POL.B2;
    sbit  POL3_FTM2_POL_bit at FTM2_POL.B3;
    sbit  POL4_FTM2_POL_bit at FTM2_POL.B4;
    sbit  POL5_FTM2_POL_bit at FTM2_POL.B5;
    sbit  POL6_FTM2_POL_bit at FTM2_POL.B6;
    sbit  POL7_FTM2_POL_bit at FTM2_POL.B7;

sfr unsigned long   volatile FTM2_FMS             absolute 0x4003A074;
    sbit  FAULTF0_FTM2_FMS_bit at FTM2_FMS.B0;
    sbit  FAULTF1_FTM2_FMS_bit at FTM2_FMS.B1;
    sbit  FAULTF2_FTM2_FMS_bit at FTM2_FMS.B2;
    sbit  FAULTF3_FTM2_FMS_bit at FTM2_FMS.B3;
    sbit  FAULTIN_FTM2_FMS_bit at FTM2_FMS.B5;
    sbit  WPEN_FTM2_FMS_bit at FTM2_FMS.B6;
    sbit  FAULTF_FTM2_FMS_bit at FTM2_FMS.B7;

sfr unsigned long   volatile FTM2_FILTER          absolute 0x4003A078;
    sbit  CH0FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B0;
    sbit  CH0FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B1;
    sbit  CH0FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B2;
    sbit  CH0FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B3;
    sbit  CH1FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B4;
    sbit  CH1FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B5;
    sbit  CH1FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B6;
    sbit  CH1FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B7;
    sbit  CH2FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B8;
    sbit  CH2FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B9;
    sbit  CH2FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B10;
    sbit  CH2FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B11;
    sbit  CH3FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B12;
    sbit  CH3FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B13;
    sbit  CH3FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B14;
    sbit  CH3FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B15;

sfr unsigned long   volatile FTM2_FLTCTRL         absolute 0x4003A07C;
    sbit  FAULT0EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B0;
    sbit  FAULT1EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B1;
    sbit  FAULT2EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B2;
    sbit  FAULT3EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B3;
    sbit  FFLTR0EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B4;
    sbit  FFLTR1EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B5;
    sbit  FFLTR2EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B6;
    sbit  FFLTR3EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B7;
    sbit  FFVAL0_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B8;
    sbit  FFVAL1_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B9;
    sbit  FFVAL2_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B10;
    sbit  FFVAL3_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B11;

sfr unsigned long   volatile FTM2_QDCTRL          absolute 0x4003A080;
    sbit  QUADEN_FTM2_QDCTRL_bit at FTM2_QDCTRL.B0;
    sbit  TOFDIR_FTM2_QDCTRL_bit at FTM2_QDCTRL.B1;
    sbit  QUADIR_FTM2_QDCTRL_bit at FTM2_QDCTRL.B2;
    sbit  QUADMODE_FTM2_QDCTRL_bit at FTM2_QDCTRL.B3;
    sbit  PHBPOL_FTM2_QDCTRL_bit at FTM2_QDCTRL.B4;
    sbit  PHAPOL_FTM2_QDCTRL_bit at FTM2_QDCTRL.B5;
    sbit  PHBFLTREN_FTM2_QDCTRL_bit at FTM2_QDCTRL.B6;
    sbit  PHAFLTREN_FTM2_QDCTRL_bit at FTM2_QDCTRL.B7;

sfr unsigned long   volatile FTM2_CONF            absolute 0x4003A084;
    sbit  NUMTOF0_FTM2_CONF_bit at FTM2_CONF.B0;
    sbit  NUMTOF1_FTM2_CONF_bit at FTM2_CONF.B1;
    sbit  NUMTOF2_FTM2_CONF_bit at FTM2_CONF.B2;
    sbit  NUMTOF3_FTM2_CONF_bit at FTM2_CONF.B3;
    sbit  NUMTOF4_FTM2_CONF_bit at FTM2_CONF.B4;
    sbit  BDMMODE0_FTM2_CONF_bit at FTM2_CONF.B6;
    sbit  BDMMODE1_FTM2_CONF_bit at FTM2_CONF.B7;
    sbit  GTBEEN_FTM2_CONF_bit at FTM2_CONF.B9;
    sbit  GTBEOUT_FTM2_CONF_bit at FTM2_CONF.B10;

sfr unsigned long   volatile FTM2_FLTPOL          absolute 0x4003A088;
    sbit  FLT0POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B0;
    sbit  FLT1POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B1;
    sbit  FLT2POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B2;
    sbit  FLT3POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B3;

sfr unsigned long   volatile FTM2_SYNCONF         absolute 0x4003A08C;
    sbit  HWTRIGMODE_FTM2_SYNCONF_bit at FTM2_SYNCONF.B0;
    sbit  CNTINC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B2;
    sbit  INVC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B4;
    sbit  SWOC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B5;
    sbit  SYNCMODE_FTM2_SYNCONF_bit at FTM2_SYNCONF.B7;
    sbit  SWRSTCNT_FTM2_SYNCONF_bit at FTM2_SYNCONF.B8;
    sbit  SWWRBUF_FTM2_SYNCONF_bit at FTM2_SYNCONF.B9;
    sbit  SWOM_FTM2_SYNCONF_bit at FTM2_SYNCONF.B10;
    sbit  SWINVC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B11;
    sbit  SWSOC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B12;
    sbit  HWRSTCNT_FTM2_SYNCONF_bit at FTM2_SYNCONF.B16;
    sbit  HWWRBUF_FTM2_SYNCONF_bit at FTM2_SYNCONF.B17;
    sbit  HWOM_FTM2_SYNCONF_bit at FTM2_SYNCONF.B18;
    sbit  HWINVC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B19;
    sbit  HWSOC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B20;

sfr unsigned long   volatile FTM2_INVCTRL         absolute 0x4003A090;
    sbit  INV0EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B0;
    sbit  INV1EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B1;
    sbit  INV2EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B2;
    sbit  INV3EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B3;

sfr unsigned long   volatile FTM2_SWOCTRL         absolute 0x4003A094;
    sbit  CH0OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B0;
    sbit  CH1OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B1;
    sbit  CH2OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B2;
    sbit  CH3OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B3;
    sbit  CH4OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B4;
    sbit  CH5OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B5;
    sbit  CH6OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B6;
    sbit  CH7OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B7;
    sbit  CH0OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B8;
    sbit  CH1OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B9;
    sbit  CH2OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B10;
    sbit  CH3OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B11;
    sbit  CH4OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B12;
    sbit  CH5OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B13;
    sbit  CH6OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B14;
    sbit  CH7OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B15;

sfr unsigned long   volatile FTM2_PWMLOAD         absolute 0x4003A098;
    sbit  CH0SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B0;
    sbit  CH1SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B1;
    sbit  CH2SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B2;
    sbit  CH3SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B3;
    sbit  CH4SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B4;
    sbit  CH5SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B5;
    sbit  CH6SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B6;
    sbit  CH7SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B7;
    sbit  LDOK_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B9;

sfr unsigned long   volatile SPI0_MCR             absolute 0x4002C000;
    sbit  HALT_SPI0_MCR_bit at SPI0_MCR.B0;
    const register unsigned short int SMPL_PT0 = 8;
    sbit  SMPL_PT0_bit at SPI0_MCR.B8;
    const register unsigned short int SMPL_PT1 = 9;
    sbit  SMPL_PT1_bit at SPI0_MCR.B9;
    const register unsigned short int CLR_RXF = 10;
    sbit  CLR_RXF_bit at SPI0_MCR.B10;
    const register unsigned short int CLR_TXF = 11;
    sbit  CLR_TXF_bit at SPI0_MCR.B11;
    const register unsigned short int DIS_RXF = 12;
    sbit  DIS_RXF_bit at SPI0_MCR.B12;
    const register unsigned short int DIS_TXF = 13;
    sbit  DIS_TXF_bit at SPI0_MCR.B13;
    sbit  MDIS_SPI0_MCR_bit at SPI0_MCR.B14;
    sbit  DOZE_SPI0_MCR_bit at SPI0_MCR.B15;
    const register unsigned short int PCSIS0 = 16;
    sbit  PCSIS0_bit at SPI0_MCR.B16;
    const register unsigned short int PCSIS1 = 17;
    sbit  PCSIS1_bit at SPI0_MCR.B17;
    const register unsigned short int PCSIS2 = 18;
    sbit  PCSIS2_bit at SPI0_MCR.B18;
    const register unsigned short int PCSIS3 = 19;
    sbit  PCSIS3_bit at SPI0_MCR.B19;
    const register unsigned short int PCSIS4 = 20;
    sbit  PCSIS4_bit at SPI0_MCR.B20;
    const register unsigned short int PCSIS5 = 21;
    sbit  PCSIS5_bit at SPI0_MCR.B21;
    const register unsigned short int ROOE = 24;
    sbit  ROOE_bit at SPI0_MCR.B24;
    const register unsigned short int PCSSE = 25;
    sbit  PCSSE_bit at SPI0_MCR.B25;
    const register unsigned short int MTFE = 26;
    sbit  MTFE_bit at SPI0_MCR.B26;
    sbit  FRZ_SPI0_MCR_bit at SPI0_MCR.B27;
    const register unsigned short int DCONF0 = 28;
    sbit  DCONF0_bit at SPI0_MCR.B28;
    const register unsigned short int DCONF1 = 29;
    sbit  DCONF1_bit at SPI0_MCR.B29;
    const register unsigned short int CONT_SCKE = 30;
    sbit  CONT_SCKE_bit at SPI0_MCR.B30;
    const register unsigned short int MSTR = 31;
    sbit  MSTR_bit at SPI0_MCR.B31;

sfr unsigned long   volatile SPI0_TCR             absolute 0x4002C008;
    const register unsigned short int SPI_TCNT0 = 16;
    sbit  SPI_TCNT0_bit at SPI0_TCR.B16;
    const register unsigned short int SPI_TCNT1 = 17;
    sbit  SPI_TCNT1_bit at SPI0_TCR.B17;
    const register unsigned short int SPI_TCNT2 = 18;
    sbit  SPI_TCNT2_bit at SPI0_TCR.B18;
    const register unsigned short int SPI_TCNT3 = 19;
    sbit  SPI_TCNT3_bit at SPI0_TCR.B19;
    const register unsigned short int SPI_TCNT4 = 20;
    sbit  SPI_TCNT4_bit at SPI0_TCR.B20;
    const register unsigned short int SPI_TCNT5 = 21;
    sbit  SPI_TCNT5_bit at SPI0_TCR.B21;
    const register unsigned short int SPI_TCNT6 = 22;
    sbit  SPI_TCNT6_bit at SPI0_TCR.B22;
    const register unsigned short int SPI_TCNT7 = 23;
    sbit  SPI_TCNT7_bit at SPI0_TCR.B23;
    const register unsigned short int SPI_TCNT8 = 24;
    sbit  SPI_TCNT8_bit at SPI0_TCR.B24;
    const register unsigned short int SPI_TCNT9 = 25;
    sbit  SPI_TCNT9_bit at SPI0_TCR.B25;
    const register unsigned short int SPI_TCNT10 = 26;
    sbit  SPI_TCNT10_bit at SPI0_TCR.B26;
    const register unsigned short int SPI_TCNT11 = 27;
    sbit  SPI_TCNT11_bit at SPI0_TCR.B27;
    const register unsigned short int SPI_TCNT12 = 28;
    sbit  SPI_TCNT12_bit at SPI0_TCR.B28;
    const register unsigned short int SPI_TCNT13 = 29;
    sbit  SPI_TCNT13_bit at SPI0_TCR.B29;
    const register unsigned short int SPI_TCNT14 = 30;
    sbit  SPI_TCNT14_bit at SPI0_TCR.B30;
    const register unsigned short int SPI_TCNT15 = 31;
    sbit  SPI_TCNT15_bit at SPI0_TCR.B31;

sfr unsigned long   volatile SPI0_CTAR0           absolute 0x4002C00C;
    const register unsigned short int BR0 = 0;
    sbit  BR0_bit at SPI0_CTAR0.B0;
    const register unsigned short int BR1 = 1;
    sbit  BR1_bit at SPI0_CTAR0.B1;
    const register unsigned short int BR2 = 2;
    sbit  BR2_bit at SPI0_CTAR0.B2;
    const register unsigned short int BR3 = 3;
    sbit  BR3_bit at SPI0_CTAR0.B3;
    const register unsigned short int DT0 = 4;
    sbit  DT0_bit at SPI0_CTAR0.B4;
    const register unsigned short int DT1 = 5;
    sbit  DT1_bit at SPI0_CTAR0.B5;
    const register unsigned short int DT2 = 6;
    sbit  DT2_bit at SPI0_CTAR0.B6;
    const register unsigned short int DT3 = 7;
    sbit  DT3_bit at SPI0_CTAR0.B7;
    const register unsigned short int ASC0 = 8;
    sbit  ASC0_bit at SPI0_CTAR0.B8;
    const register unsigned short int ASC1 = 9;
    sbit  ASC1_bit at SPI0_CTAR0.B9;
    const register unsigned short int ASC2 = 10;
    sbit  ASC2_bit at SPI0_CTAR0.B10;
    const register unsigned short int ASC3 = 11;
    sbit  ASC3_bit at SPI0_CTAR0.B11;
    const register unsigned short int CSSCK0 = 12;
    sbit  CSSCK0_bit at SPI0_CTAR0.B12;
    const register unsigned short int CSSCK1 = 13;
    sbit  CSSCK1_bit at SPI0_CTAR0.B13;
    const register unsigned short int CSSCK2 = 14;
    sbit  CSSCK2_bit at SPI0_CTAR0.B14;
    const register unsigned short int CSSCK3 = 15;
    sbit  CSSCK3_bit at SPI0_CTAR0.B15;
    const register unsigned short int PBR0 = 16;
    sbit  PBR0_bit at SPI0_CTAR0.B16;
    const register unsigned short int PBR1 = 17;
    sbit  PBR1_bit at SPI0_CTAR0.B17;
    const register unsigned short int PDT0 = 18;
    sbit  PDT0_bit at SPI0_CTAR0.B18;
    const register unsigned short int PDT1 = 19;
    sbit  PDT1_bit at SPI0_CTAR0.B19;
    const register unsigned short int PASC0 = 20;
    sbit  PASC0_bit at SPI0_CTAR0.B20;
    const register unsigned short int PASC1 = 21;
    sbit  PASC1_bit at SPI0_CTAR0.B21;
    const register unsigned short int PCSSCK0 = 22;
    sbit  PCSSCK0_bit at SPI0_CTAR0.B22;
    const register unsigned short int PCSSCK1 = 23;
    sbit  PCSSCK1_bit at SPI0_CTAR0.B23;
    const register unsigned short int LSBFE = 24;
    sbit  LSBFE_bit at SPI0_CTAR0.B24;
    const register unsigned short int CPHA = 25;
    sbit  CPHA_bit at SPI0_CTAR0.B25;
    const register unsigned short int CPOL = 26;
    sbit  CPOL_bit at SPI0_CTAR0.B26;
    const register unsigned short int FMSZ0 = 27;
    sbit  FMSZ0_bit at SPI0_CTAR0.B27;
    const register unsigned short int FMSZ1 = 28;
    sbit  FMSZ1_bit at SPI0_CTAR0.B28;
    const register unsigned short int FMSZ2 = 29;
    sbit  FMSZ2_bit at SPI0_CTAR0.B29;
    const register unsigned short int FMSZ3 = 30;
    sbit  FMSZ3_bit at SPI0_CTAR0.B30;
    const register unsigned short int DBR = 31;
    sbit  DBR_bit at SPI0_CTAR0.B31;

sfr unsigned long   volatile SPI0_CTAR1           absolute 0x4002C010;
    sbit  BR0_SPI0_CTAR1_bit at SPI0_CTAR1.B0;
    sbit  BR1_SPI0_CTAR1_bit at SPI0_CTAR1.B1;
    sbit  BR2_SPI0_CTAR1_bit at SPI0_CTAR1.B2;
    sbit  BR3_SPI0_CTAR1_bit at SPI0_CTAR1.B3;
    sbit  DT0_SPI0_CTAR1_bit at SPI0_CTAR1.B4;
    sbit  DT1_SPI0_CTAR1_bit at SPI0_CTAR1.B5;
    sbit  DT2_SPI0_CTAR1_bit at SPI0_CTAR1.B6;
    sbit  DT3_SPI0_CTAR1_bit at SPI0_CTAR1.B7;
    sbit  ASC0_SPI0_CTAR1_bit at SPI0_CTAR1.B8;
    sbit  ASC1_SPI0_CTAR1_bit at SPI0_CTAR1.B9;
    sbit  ASC2_SPI0_CTAR1_bit at SPI0_CTAR1.B10;
    sbit  ASC3_SPI0_CTAR1_bit at SPI0_CTAR1.B11;
    sbit  CSSCK0_SPI0_CTAR1_bit at SPI0_CTAR1.B12;
    sbit  CSSCK1_SPI0_CTAR1_bit at SPI0_CTAR1.B13;
    sbit  CSSCK2_SPI0_CTAR1_bit at SPI0_CTAR1.B14;
    sbit  CSSCK3_SPI0_CTAR1_bit at SPI0_CTAR1.B15;
    sbit  PBR0_SPI0_CTAR1_bit at SPI0_CTAR1.B16;
    sbit  PBR1_SPI0_CTAR1_bit at SPI0_CTAR1.B17;
    sbit  PDT0_SPI0_CTAR1_bit at SPI0_CTAR1.B18;
    sbit  PDT1_SPI0_CTAR1_bit at SPI0_CTAR1.B19;
    sbit  PASC0_SPI0_CTAR1_bit at SPI0_CTAR1.B20;
    sbit  PASC1_SPI0_CTAR1_bit at SPI0_CTAR1.B21;
    sbit  PCSSCK0_SPI0_CTAR1_bit at SPI0_CTAR1.B22;
    sbit  PCSSCK1_SPI0_CTAR1_bit at SPI0_CTAR1.B23;
    sbit  LSBFE_SPI0_CTAR1_bit at SPI0_CTAR1.B24;
    sbit  CPHA_SPI0_CTAR1_bit at SPI0_CTAR1.B25;
    sbit  CPOL_SPI0_CTAR1_bit at SPI0_CTAR1.B26;
    sbit  FMSZ0_SPI0_CTAR1_bit at SPI0_CTAR1.B27;
    sbit  FMSZ1_SPI0_CTAR1_bit at SPI0_CTAR1.B28;
    sbit  FMSZ2_SPI0_CTAR1_bit at SPI0_CTAR1.B29;
    sbit  FMSZ3_SPI0_CTAR1_bit at SPI0_CTAR1.B30;
    sbit  DBR_SPI0_CTAR1_bit at SPI0_CTAR1.B31;

sfr unsigned long   volatile SPI0_CTAR_SLAVE      absolute 0x4002C00C;
    sbit  CPHA_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B25;
    sbit  CPOL_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B26;
    sbit  FMSZ0_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B27;
    sbit  FMSZ1_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B28;
    sbit  FMSZ2_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B29;
    sbit  FMSZ3_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B30;

sfr unsigned long   volatile SPI0_SR              absolute 0x4002C02C;
    const register unsigned short int POPNXTPTR0 = 0;
    sbit  POPNXTPTR0_bit at SPI0_SR.B0;
    const register unsigned short int POPNXTPTR1 = 1;
    sbit  POPNXTPTR1_bit at SPI0_SR.B1;
    const register unsigned short int POPNXTPTR2 = 2;
    sbit  POPNXTPTR2_bit at SPI0_SR.B2;
    const register unsigned short int POPNXTPTR3 = 3;
    sbit  POPNXTPTR3_bit at SPI0_SR.B3;
    const register unsigned short int RXCTR0 = 4;
    sbit  RXCTR0_bit at SPI0_SR.B4;
    const register unsigned short int RXCTR1 = 5;
    sbit  RXCTR1_bit at SPI0_SR.B5;
    const register unsigned short int RXCTR2 = 6;
    sbit  RXCTR2_bit at SPI0_SR.B6;
    const register unsigned short int RXCTR3 = 7;
    sbit  RXCTR3_bit at SPI0_SR.B7;
    const register unsigned short int TXNXTPTR0 = 8;
    sbit  TXNXTPTR0_bit at SPI0_SR.B8;
    const register unsigned short int TXNXTPTR1 = 9;
    sbit  TXNXTPTR1_bit at SPI0_SR.B9;
    const register unsigned short int TXNXTPTR2 = 10;
    sbit  TXNXTPTR2_bit at SPI0_SR.B10;
    const register unsigned short int TXNXTPTR3 = 11;
    sbit  TXNXTPTR3_bit at SPI0_SR.B11;
    const register unsigned short int TXCTR0 = 12;
    sbit  TXCTR0_bit at SPI0_SR.B12;
    const register unsigned short int TXCTR1 = 13;
    sbit  TXCTR1_bit at SPI0_SR.B13;
    const register unsigned short int TXCTR2 = 14;
    sbit  TXCTR2_bit at SPI0_SR.B14;
    const register unsigned short int TXCTR3 = 15;
    sbit  TXCTR3_bit at SPI0_SR.B15;
    const register unsigned short int RFDF = 17;
    sbit  RFDF_bit at SPI0_SR.B17;
    const register unsigned short int RFOF = 19;
    sbit  RFOF_bit at SPI0_SR.B19;
    const register unsigned short int TFFF = 25;
    sbit  TFFF_bit at SPI0_SR.B25;
    const register unsigned short int TFUF = 27;
    sbit  TFUF_bit at SPI0_SR.B27;
    const register unsigned short int EOQF = 28;
    sbit  EOQF_bit at SPI0_SR.B28;
    const register unsigned short int TXRXS = 30;
    sbit  TXRXS_bit at SPI0_SR.B30;
    const register unsigned short int TCF = 31;
    sbit  TCF_bit at SPI0_SR.B31;

sfr unsigned long   volatile SPI0_RSER            absolute 0x4002C030;
    const register unsigned short int RFDF_DIRS = 16;
    sbit  RFDF_DIRS_bit at SPI0_RSER.B16;
    const register unsigned short int RFDF_RE = 17;
    sbit  RFDF_RE_bit at SPI0_RSER.B17;
    const register unsigned short int RFOF_RE = 19;
    sbit  RFOF_RE_bit at SPI0_RSER.B19;
    const register unsigned short int TFFF_DIRS = 24;
    sbit  TFFF_DIRS_bit at SPI0_RSER.B24;
    const register unsigned short int TFFF_RE = 25;
    sbit  TFFF_RE_bit at SPI0_RSER.B25;
    const register unsigned short int TFUF_RE = 27;
    sbit  TFUF_RE_bit at SPI0_RSER.B27;
    const register unsigned short int EOQF_RE = 28;
    sbit  EOQF_RE_bit at SPI0_RSER.B28;
    const register unsigned short int TCF_RE = 31;
    sbit  TCF_RE_bit at SPI0_RSER.B31;

sfr unsigned long   volatile SPI0_PUSHR           absolute 0x4002C034;
    const register unsigned short int TXDATA0 = 0;
    sbit  TXDATA0_bit at SPI0_PUSHR.B0;
    const register unsigned short int TXDATA1 = 1;
    sbit  TXDATA1_bit at SPI0_PUSHR.B1;
    const register unsigned short int TXDATA2 = 2;
    sbit  TXDATA2_bit at SPI0_PUSHR.B2;
    const register unsigned short int TXDATA3 = 3;
    sbit  TXDATA3_bit at SPI0_PUSHR.B3;
    const register unsigned short int TXDATA4 = 4;
    sbit  TXDATA4_bit at SPI0_PUSHR.B4;
    const register unsigned short int TXDATA5 = 5;
    sbit  TXDATA5_bit at SPI0_PUSHR.B5;
    const register unsigned short int TXDATA6 = 6;
    sbit  TXDATA6_bit at SPI0_PUSHR.B6;
    const register unsigned short int TXDATA7 = 7;
    sbit  TXDATA7_bit at SPI0_PUSHR.B7;
    const register unsigned short int TXDATA8 = 8;
    sbit  TXDATA8_bit at SPI0_PUSHR.B8;
    const register unsigned short int TXDATA9 = 9;
    sbit  TXDATA9_bit at SPI0_PUSHR.B9;
    const register unsigned short int TXDATA10 = 10;
    sbit  TXDATA10_bit at SPI0_PUSHR.B10;
    const register unsigned short int TXDATA11 = 11;
    sbit  TXDATA11_bit at SPI0_PUSHR.B11;
    const register unsigned short int TXDATA12 = 12;
    sbit  TXDATA12_bit at SPI0_PUSHR.B12;
    const register unsigned short int TXDATA13 = 13;
    sbit  TXDATA13_bit at SPI0_PUSHR.B13;
    const register unsigned short int TXDATA14 = 14;
    sbit  TXDATA14_bit at SPI0_PUSHR.B14;
    const register unsigned short int TXDATA15 = 15;
    sbit  TXDATA15_bit at SPI0_PUSHR.B15;
    const register unsigned short int PCS0 = 16;
    sbit  PCS0_bit at SPI0_PUSHR.B16;
    const register unsigned short int PCS1 = 17;
    sbit  PCS1_bit at SPI0_PUSHR.B17;
    const register unsigned short int PCS2 = 18;
    sbit  PCS2_bit at SPI0_PUSHR.B18;
    const register unsigned short int PCS3 = 19;
    sbit  PCS3_bit at SPI0_PUSHR.B19;
    const register unsigned short int PCS4 = 20;
    sbit  PCS4_bit at SPI0_PUSHR.B20;
    const register unsigned short int PCS5 = 21;
    sbit  PCS5_bit at SPI0_PUSHR.B21;
    const register unsigned short int CTCNT = 26;
    sbit  CTCNT_bit at SPI0_PUSHR.B26;
    const register unsigned short int EOQ = 27;
    sbit  EOQ_bit at SPI0_PUSHR.B27;
    const register unsigned short int CTAS0 = 28;
    sbit  CTAS0_bit at SPI0_PUSHR.B28;
    const register unsigned short int CTAS1 = 29;
    sbit  CTAS1_bit at SPI0_PUSHR.B29;
    const register unsigned short int CTAS2 = 30;
    sbit  CTAS2_bit at SPI0_PUSHR.B30;
    const register unsigned short int CONT = 31;
    sbit  CONT_bit at SPI0_PUSHR.B31;

sfr unsigned long   volatile SPI0_PUSHR_SLAVE     absolute 0x4002C034;
    sbit  TXDATA0_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B0;
    sbit  TXDATA1_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B1;
    sbit  TXDATA2_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B2;
    sbit  TXDATA3_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B3;
    sbit  TXDATA4_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B4;
    sbit  TXDATA5_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B5;
    sbit  TXDATA6_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B6;
    sbit  TXDATA7_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B7;
    sbit  TXDATA8_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B8;
    sbit  TXDATA9_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B9;
    sbit  TXDATA10_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B10;
    sbit  TXDATA11_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B11;
    sbit  TXDATA12_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B12;
    sbit  TXDATA13_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B13;
    sbit  TXDATA14_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B14;
    sbit  TXDATA15_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B15;

sfr unsigned long   volatile SPI0_POPR            absolute 0x4002C038;
    const register unsigned short int RXDATA0 = 0;
    sbit  RXDATA0_bit at SPI0_POPR.B0;
    const register unsigned short int RXDATA1 = 1;
    sbit  RXDATA1_bit at SPI0_POPR.B1;
    const register unsigned short int RXDATA2 = 2;
    sbit  RXDATA2_bit at SPI0_POPR.B2;
    const register unsigned short int RXDATA3 = 3;
    sbit  RXDATA3_bit at SPI0_POPR.B3;
    const register unsigned short int RXDATA4 = 4;
    sbit  RXDATA4_bit at SPI0_POPR.B4;
    const register unsigned short int RXDATA5 = 5;
    sbit  RXDATA5_bit at SPI0_POPR.B5;
    const register unsigned short int RXDATA6 = 6;
    sbit  RXDATA6_bit at SPI0_POPR.B6;
    const register unsigned short int RXDATA7 = 7;
    sbit  RXDATA7_bit at SPI0_POPR.B7;
    const register unsigned short int RXDATA8 = 8;
    sbit  RXDATA8_bit at SPI0_POPR.B8;
    const register unsigned short int RXDATA9 = 9;
    sbit  RXDATA9_bit at SPI0_POPR.B9;
    const register unsigned short int RXDATA10 = 10;
    sbit  RXDATA10_bit at SPI0_POPR.B10;
    const register unsigned short int RXDATA11 = 11;
    sbit  RXDATA11_bit at SPI0_POPR.B11;
    const register unsigned short int RXDATA12 = 12;
    sbit  RXDATA12_bit at SPI0_POPR.B12;
    const register unsigned short int RXDATA13 = 13;
    sbit  RXDATA13_bit at SPI0_POPR.B13;
    const register unsigned short int RXDATA14 = 14;
    sbit  RXDATA14_bit at SPI0_POPR.B14;
    const register unsigned short int RXDATA15 = 15;
    sbit  RXDATA15_bit at SPI0_POPR.B15;
    const register unsigned short int RXDATA16 = 16;
    sbit  RXDATA16_bit at SPI0_POPR.B16;
    const register unsigned short int RXDATA17 = 17;
    sbit  RXDATA17_bit at SPI0_POPR.B17;
    const register unsigned short int RXDATA18 = 18;
    sbit  RXDATA18_bit at SPI0_POPR.B18;
    const register unsigned short int RXDATA19 = 19;
    sbit  RXDATA19_bit at SPI0_POPR.B19;
    const register unsigned short int RXDATA20 = 20;
    sbit  RXDATA20_bit at SPI0_POPR.B20;
    const register unsigned short int RXDATA21 = 21;
    sbit  RXDATA21_bit at SPI0_POPR.B21;
    const register unsigned short int RXDATA22 = 22;
    sbit  RXDATA22_bit at SPI0_POPR.B22;
    const register unsigned short int RXDATA23 = 23;
    sbit  RXDATA23_bit at SPI0_POPR.B23;
    const register unsigned short int RXDATA24 = 24;
    sbit  RXDATA24_bit at SPI0_POPR.B24;
    const register unsigned short int RXDATA25 = 25;
    sbit  RXDATA25_bit at SPI0_POPR.B25;
    const register unsigned short int RXDATA26 = 26;
    sbit  RXDATA26_bit at SPI0_POPR.B26;
    const register unsigned short int RXDATA27 = 27;
    sbit  RXDATA27_bit at SPI0_POPR.B27;
    const register unsigned short int RXDATA28 = 28;
    sbit  RXDATA28_bit at SPI0_POPR.B28;
    const register unsigned short int RXDATA29 = 29;
    sbit  RXDATA29_bit at SPI0_POPR.B29;
    const register unsigned short int RXDATA30 = 30;
    sbit  RXDATA30_bit at SPI0_POPR.B30;
    const register unsigned short int RXDATA31 = 31;
    sbit  RXDATA31_bit at SPI0_POPR.B31;

sfr unsigned long   volatile SPI0_TXFR0           absolute 0x4002C03C;
    sbit  TXDATA0_SPI0_TXFR0_bit at SPI0_TXFR0.B0;
    sbit  TXDATA1_SPI0_TXFR0_bit at SPI0_TXFR0.B1;
    sbit  TXDATA2_SPI0_TXFR0_bit at SPI0_TXFR0.B2;
    sbit  TXDATA3_SPI0_TXFR0_bit at SPI0_TXFR0.B3;
    sbit  TXDATA4_SPI0_TXFR0_bit at SPI0_TXFR0.B4;
    sbit  TXDATA5_SPI0_TXFR0_bit at SPI0_TXFR0.B5;
    sbit  TXDATA6_SPI0_TXFR0_bit at SPI0_TXFR0.B6;
    sbit  TXDATA7_SPI0_TXFR0_bit at SPI0_TXFR0.B7;
    sbit  TXDATA8_SPI0_TXFR0_bit at SPI0_TXFR0.B8;
    sbit  TXDATA9_SPI0_TXFR0_bit at SPI0_TXFR0.B9;
    sbit  TXDATA10_SPI0_TXFR0_bit at SPI0_TXFR0.B10;
    sbit  TXDATA11_SPI0_TXFR0_bit at SPI0_TXFR0.B11;
    sbit  TXDATA12_SPI0_TXFR0_bit at SPI0_TXFR0.B12;
    sbit  TXDATA13_SPI0_TXFR0_bit at SPI0_TXFR0.B13;
    sbit  TXDATA14_SPI0_TXFR0_bit at SPI0_TXFR0.B14;
    sbit  TXDATA15_SPI0_TXFR0_bit at SPI0_TXFR0.B15;
    const register unsigned short int TXCMD_TXDATA0 = 16;
    sbit  TXCMD_TXDATA0_bit at SPI0_TXFR0.B16;
    const register unsigned short int TXCMD_TXDATA1 = 17;
    sbit  TXCMD_TXDATA1_bit at SPI0_TXFR0.B17;
    const register unsigned short int TXCMD_TXDATA2 = 18;
    sbit  TXCMD_TXDATA2_bit at SPI0_TXFR0.B18;
    const register unsigned short int TXCMD_TXDATA3 = 19;
    sbit  TXCMD_TXDATA3_bit at SPI0_TXFR0.B19;
    const register unsigned short int TXCMD_TXDATA4 = 20;
    sbit  TXCMD_TXDATA4_bit at SPI0_TXFR0.B20;
    const register unsigned short int TXCMD_TXDATA5 = 21;
    sbit  TXCMD_TXDATA5_bit at SPI0_TXFR0.B21;
    const register unsigned short int TXCMD_TXDATA6 = 22;
    sbit  TXCMD_TXDATA6_bit at SPI0_TXFR0.B22;
    const register unsigned short int TXCMD_TXDATA7 = 23;
    sbit  TXCMD_TXDATA7_bit at SPI0_TXFR0.B23;
    const register unsigned short int TXCMD_TXDATA8 = 24;
    sbit  TXCMD_TXDATA8_bit at SPI0_TXFR0.B24;
    const register unsigned short int TXCMD_TXDATA9 = 25;
    sbit  TXCMD_TXDATA9_bit at SPI0_TXFR0.B25;
    const register unsigned short int TXCMD_TXDATA10 = 26;
    sbit  TXCMD_TXDATA10_bit at SPI0_TXFR0.B26;
    const register unsigned short int TXCMD_TXDATA11 = 27;
    sbit  TXCMD_TXDATA11_bit at SPI0_TXFR0.B27;
    const register unsigned short int TXCMD_TXDATA12 = 28;
    sbit  TXCMD_TXDATA12_bit at SPI0_TXFR0.B28;
    const register unsigned short int TXCMD_TXDATA13 = 29;
    sbit  TXCMD_TXDATA13_bit at SPI0_TXFR0.B29;
    const register unsigned short int TXCMD_TXDATA14 = 30;
    sbit  TXCMD_TXDATA14_bit at SPI0_TXFR0.B30;
    const register unsigned short int TXCMD_TXDATA15 = 31;
    sbit  TXCMD_TXDATA15_bit at SPI0_TXFR0.B31;

sfr unsigned long   volatile SPI0_TXFR1           absolute 0x4002C040;
    sbit  TXDATA0_SPI0_TXFR1_bit at SPI0_TXFR1.B0;
    sbit  TXDATA1_SPI0_TXFR1_bit at SPI0_TXFR1.B1;
    sbit  TXDATA2_SPI0_TXFR1_bit at SPI0_TXFR1.B2;
    sbit  TXDATA3_SPI0_TXFR1_bit at SPI0_TXFR1.B3;
    sbit  TXDATA4_SPI0_TXFR1_bit at SPI0_TXFR1.B4;
    sbit  TXDATA5_SPI0_TXFR1_bit at SPI0_TXFR1.B5;
    sbit  TXDATA6_SPI0_TXFR1_bit at SPI0_TXFR1.B6;
    sbit  TXDATA7_SPI0_TXFR1_bit at SPI0_TXFR1.B7;
    sbit  TXDATA8_SPI0_TXFR1_bit at SPI0_TXFR1.B8;
    sbit  TXDATA9_SPI0_TXFR1_bit at SPI0_TXFR1.B9;
    sbit  TXDATA10_SPI0_TXFR1_bit at SPI0_TXFR1.B10;
    sbit  TXDATA11_SPI0_TXFR1_bit at SPI0_TXFR1.B11;
    sbit  TXDATA12_SPI0_TXFR1_bit at SPI0_TXFR1.B12;
    sbit  TXDATA13_SPI0_TXFR1_bit at SPI0_TXFR1.B13;
    sbit  TXDATA14_SPI0_TXFR1_bit at SPI0_TXFR1.B14;
    sbit  TXDATA15_SPI0_TXFR1_bit at SPI0_TXFR1.B15;
    sbit  TXCMD_TXDATA0_SPI0_TXFR1_bit at SPI0_TXFR1.B16;
    sbit  TXCMD_TXDATA1_SPI0_TXFR1_bit at SPI0_TXFR1.B17;
    sbit  TXCMD_TXDATA2_SPI0_TXFR1_bit at SPI0_TXFR1.B18;
    sbit  TXCMD_TXDATA3_SPI0_TXFR1_bit at SPI0_TXFR1.B19;
    sbit  TXCMD_TXDATA4_SPI0_TXFR1_bit at SPI0_TXFR1.B20;
    sbit  TXCMD_TXDATA5_SPI0_TXFR1_bit at SPI0_TXFR1.B21;
    sbit  TXCMD_TXDATA6_SPI0_TXFR1_bit at SPI0_TXFR1.B22;
    sbit  TXCMD_TXDATA7_SPI0_TXFR1_bit at SPI0_TXFR1.B23;
    sbit  TXCMD_TXDATA8_SPI0_TXFR1_bit at SPI0_TXFR1.B24;
    sbit  TXCMD_TXDATA9_SPI0_TXFR1_bit at SPI0_TXFR1.B25;
    sbit  TXCMD_TXDATA10_SPI0_TXFR1_bit at SPI0_TXFR1.B26;
    sbit  TXCMD_TXDATA11_SPI0_TXFR1_bit at SPI0_TXFR1.B27;
    sbit  TXCMD_TXDATA12_SPI0_TXFR1_bit at SPI0_TXFR1.B28;
    sbit  TXCMD_TXDATA13_SPI0_TXFR1_bit at SPI0_TXFR1.B29;
    sbit  TXCMD_TXDATA14_SPI0_TXFR1_bit at SPI0_TXFR1.B30;
    sbit  TXCMD_TXDATA15_SPI0_TXFR1_bit at SPI0_TXFR1.B31;

sfr unsigned long   volatile SPI0_TXFR2           absolute 0x4002C044;
    sbit  TXDATA0_SPI0_TXFR2_bit at SPI0_TXFR2.B0;
    sbit  TXDATA1_SPI0_TXFR2_bit at SPI0_TXFR2.B1;
    sbit  TXDATA2_SPI0_TXFR2_bit at SPI0_TXFR2.B2;
    sbit  TXDATA3_SPI0_TXFR2_bit at SPI0_TXFR2.B3;
    sbit  TXDATA4_SPI0_TXFR2_bit at SPI0_TXFR2.B4;
    sbit  TXDATA5_SPI0_TXFR2_bit at SPI0_TXFR2.B5;
    sbit  TXDATA6_SPI0_TXFR2_bit at SPI0_TXFR2.B6;
    sbit  TXDATA7_SPI0_TXFR2_bit at SPI0_TXFR2.B7;
    sbit  TXDATA8_SPI0_TXFR2_bit at SPI0_TXFR2.B8;
    sbit  TXDATA9_SPI0_TXFR2_bit at SPI0_TXFR2.B9;
    sbit  TXDATA10_SPI0_TXFR2_bit at SPI0_TXFR2.B10;
    sbit  TXDATA11_SPI0_TXFR2_bit at SPI0_TXFR2.B11;
    sbit  TXDATA12_SPI0_TXFR2_bit at SPI0_TXFR2.B12;
    sbit  TXDATA13_SPI0_TXFR2_bit at SPI0_TXFR2.B13;
    sbit  TXDATA14_SPI0_TXFR2_bit at SPI0_TXFR2.B14;
    sbit  TXDATA15_SPI0_TXFR2_bit at SPI0_TXFR2.B15;
    sbit  TXCMD_TXDATA0_SPI0_TXFR2_bit at SPI0_TXFR2.B16;
    sbit  TXCMD_TXDATA1_SPI0_TXFR2_bit at SPI0_TXFR2.B17;
    sbit  TXCMD_TXDATA2_SPI0_TXFR2_bit at SPI0_TXFR2.B18;
    sbit  TXCMD_TXDATA3_SPI0_TXFR2_bit at SPI0_TXFR2.B19;
    sbit  TXCMD_TXDATA4_SPI0_TXFR2_bit at SPI0_TXFR2.B20;
    sbit  TXCMD_TXDATA5_SPI0_TXFR2_bit at SPI0_TXFR2.B21;
    sbit  TXCMD_TXDATA6_SPI0_TXFR2_bit at SPI0_TXFR2.B22;
    sbit  TXCMD_TXDATA7_SPI0_TXFR2_bit at SPI0_TXFR2.B23;
    sbit  TXCMD_TXDATA8_SPI0_TXFR2_bit at SPI0_TXFR2.B24;
    sbit  TXCMD_TXDATA9_SPI0_TXFR2_bit at SPI0_TXFR2.B25;
    sbit  TXCMD_TXDATA10_SPI0_TXFR2_bit at SPI0_TXFR2.B26;
    sbit  TXCMD_TXDATA11_SPI0_TXFR2_bit at SPI0_TXFR2.B27;
    sbit  TXCMD_TXDATA12_SPI0_TXFR2_bit at SPI0_TXFR2.B28;
    sbit  TXCMD_TXDATA13_SPI0_TXFR2_bit at SPI0_TXFR2.B29;
    sbit  TXCMD_TXDATA14_SPI0_TXFR2_bit at SPI0_TXFR2.B30;
    sbit  TXCMD_TXDATA15_SPI0_TXFR2_bit at SPI0_TXFR2.B31;

sfr unsigned long   volatile SPI0_TXFR3           absolute 0x4002C048;
    sbit  TXDATA0_SPI0_TXFR3_bit at SPI0_TXFR3.B0;
    sbit  TXDATA1_SPI0_TXFR3_bit at SPI0_TXFR3.B1;
    sbit  TXDATA2_SPI0_TXFR3_bit at SPI0_TXFR3.B2;
    sbit  TXDATA3_SPI0_TXFR3_bit at SPI0_TXFR3.B3;
    sbit  TXDATA4_SPI0_TXFR3_bit at SPI0_TXFR3.B4;
    sbit  TXDATA5_SPI0_TXFR3_bit at SPI0_TXFR3.B5;
    sbit  TXDATA6_SPI0_TXFR3_bit at SPI0_TXFR3.B6;
    sbit  TXDATA7_SPI0_TXFR3_bit at SPI0_TXFR3.B7;
    sbit  TXDATA8_SPI0_TXFR3_bit at SPI0_TXFR3.B8;
    sbit  TXDATA9_SPI0_TXFR3_bit at SPI0_TXFR3.B9;
    sbit  TXDATA10_SPI0_TXFR3_bit at SPI0_TXFR3.B10;
    sbit  TXDATA11_SPI0_TXFR3_bit at SPI0_TXFR3.B11;
    sbit  TXDATA12_SPI0_TXFR3_bit at SPI0_TXFR3.B12;
    sbit  TXDATA13_SPI0_TXFR3_bit at SPI0_TXFR3.B13;
    sbit  TXDATA14_SPI0_TXFR3_bit at SPI0_TXFR3.B14;
    sbit  TXDATA15_SPI0_TXFR3_bit at SPI0_TXFR3.B15;
    sbit  TXCMD_TXDATA0_SPI0_TXFR3_bit at SPI0_TXFR3.B16;
    sbit  TXCMD_TXDATA1_SPI0_TXFR3_bit at SPI0_TXFR3.B17;
    sbit  TXCMD_TXDATA2_SPI0_TXFR3_bit at SPI0_TXFR3.B18;
    sbit  TXCMD_TXDATA3_SPI0_TXFR3_bit at SPI0_TXFR3.B19;
    sbit  TXCMD_TXDATA4_SPI0_TXFR3_bit at SPI0_TXFR3.B20;
    sbit  TXCMD_TXDATA5_SPI0_TXFR3_bit at SPI0_TXFR3.B21;
    sbit  TXCMD_TXDATA6_SPI0_TXFR3_bit at SPI0_TXFR3.B22;
    sbit  TXCMD_TXDATA7_SPI0_TXFR3_bit at SPI0_TXFR3.B23;
    sbit  TXCMD_TXDATA8_SPI0_TXFR3_bit at SPI0_TXFR3.B24;
    sbit  TXCMD_TXDATA9_SPI0_TXFR3_bit at SPI0_TXFR3.B25;
    sbit  TXCMD_TXDATA10_SPI0_TXFR3_bit at SPI0_TXFR3.B26;
    sbit  TXCMD_TXDATA11_SPI0_TXFR3_bit at SPI0_TXFR3.B27;
    sbit  TXCMD_TXDATA12_SPI0_TXFR3_bit at SPI0_TXFR3.B28;
    sbit  TXCMD_TXDATA13_SPI0_TXFR3_bit at SPI0_TXFR3.B29;
    sbit  TXCMD_TXDATA14_SPI0_TXFR3_bit at SPI0_TXFR3.B30;
    sbit  TXCMD_TXDATA15_SPI0_TXFR3_bit at SPI0_TXFR3.B31;

sfr unsigned long   volatile SPI0_RXFR0           absolute 0x4002C07C;
    sbit  RXDATA0_SPI0_RXFR0_bit at SPI0_RXFR0.B0;
    sbit  RXDATA1_SPI0_RXFR0_bit at SPI0_RXFR0.B1;
    sbit  RXDATA2_SPI0_RXFR0_bit at SPI0_RXFR0.B2;
    sbit  RXDATA3_SPI0_RXFR0_bit at SPI0_RXFR0.B3;
    sbit  RXDATA4_SPI0_RXFR0_bit at SPI0_RXFR0.B4;
    sbit  RXDATA5_SPI0_RXFR0_bit at SPI0_RXFR0.B5;
    sbit  RXDATA6_SPI0_RXFR0_bit at SPI0_RXFR0.B6;
    sbit  RXDATA7_SPI0_RXFR0_bit at SPI0_RXFR0.B7;
    sbit  RXDATA8_SPI0_RXFR0_bit at SPI0_RXFR0.B8;
    sbit  RXDATA9_SPI0_RXFR0_bit at SPI0_RXFR0.B9;
    sbit  RXDATA10_SPI0_RXFR0_bit at SPI0_RXFR0.B10;
    sbit  RXDATA11_SPI0_RXFR0_bit at SPI0_RXFR0.B11;
    sbit  RXDATA12_SPI0_RXFR0_bit at SPI0_RXFR0.B12;
    sbit  RXDATA13_SPI0_RXFR0_bit at SPI0_RXFR0.B13;
    sbit  RXDATA14_SPI0_RXFR0_bit at SPI0_RXFR0.B14;
    sbit  RXDATA15_SPI0_RXFR0_bit at SPI0_RXFR0.B15;
    sbit  RXDATA16_SPI0_RXFR0_bit at SPI0_RXFR0.B16;
    sbit  RXDATA17_SPI0_RXFR0_bit at SPI0_RXFR0.B17;
    sbit  RXDATA18_SPI0_RXFR0_bit at SPI0_RXFR0.B18;
    sbit  RXDATA19_SPI0_RXFR0_bit at SPI0_RXFR0.B19;
    sbit  RXDATA20_SPI0_RXFR0_bit at SPI0_RXFR0.B20;
    sbit  RXDATA21_SPI0_RXFR0_bit at SPI0_RXFR0.B21;
    sbit  RXDATA22_SPI0_RXFR0_bit at SPI0_RXFR0.B22;
    sbit  RXDATA23_SPI0_RXFR0_bit at SPI0_RXFR0.B23;
    sbit  RXDATA24_SPI0_RXFR0_bit at SPI0_RXFR0.B24;
    sbit  RXDATA25_SPI0_RXFR0_bit at SPI0_RXFR0.B25;
    sbit  RXDATA26_SPI0_RXFR0_bit at SPI0_RXFR0.B26;
    sbit  RXDATA27_SPI0_RXFR0_bit at SPI0_RXFR0.B27;
    sbit  RXDATA28_SPI0_RXFR0_bit at SPI0_RXFR0.B28;
    sbit  RXDATA29_SPI0_RXFR0_bit at SPI0_RXFR0.B29;
    sbit  RXDATA30_SPI0_RXFR0_bit at SPI0_RXFR0.B30;
    sbit  RXDATA31_SPI0_RXFR0_bit at SPI0_RXFR0.B31;

sfr unsigned long   volatile SPI0_RXFR1           absolute 0x4002C080;
    sbit  RXDATA0_SPI0_RXFR1_bit at SPI0_RXFR1.B0;
    sbit  RXDATA1_SPI0_RXFR1_bit at SPI0_RXFR1.B1;
    sbit  RXDATA2_SPI0_RXFR1_bit at SPI0_RXFR1.B2;
    sbit  RXDATA3_SPI0_RXFR1_bit at SPI0_RXFR1.B3;
    sbit  RXDATA4_SPI0_RXFR1_bit at SPI0_RXFR1.B4;
    sbit  RXDATA5_SPI0_RXFR1_bit at SPI0_RXFR1.B5;
    sbit  RXDATA6_SPI0_RXFR1_bit at SPI0_RXFR1.B6;
    sbit  RXDATA7_SPI0_RXFR1_bit at SPI0_RXFR1.B7;
    sbit  RXDATA8_SPI0_RXFR1_bit at SPI0_RXFR1.B8;
    sbit  RXDATA9_SPI0_RXFR1_bit at SPI0_RXFR1.B9;
    sbit  RXDATA10_SPI0_RXFR1_bit at SPI0_RXFR1.B10;
    sbit  RXDATA11_SPI0_RXFR1_bit at SPI0_RXFR1.B11;
    sbit  RXDATA12_SPI0_RXFR1_bit at SPI0_RXFR1.B12;
    sbit  RXDATA13_SPI0_RXFR1_bit at SPI0_RXFR1.B13;
    sbit  RXDATA14_SPI0_RXFR1_bit at SPI0_RXFR1.B14;
    sbit  RXDATA15_SPI0_RXFR1_bit at SPI0_RXFR1.B15;
    sbit  RXDATA16_SPI0_RXFR1_bit at SPI0_RXFR1.B16;
    sbit  RXDATA17_SPI0_RXFR1_bit at SPI0_RXFR1.B17;
    sbit  RXDATA18_SPI0_RXFR1_bit at SPI0_RXFR1.B18;
    sbit  RXDATA19_SPI0_RXFR1_bit at SPI0_RXFR1.B19;
    sbit  RXDATA20_SPI0_RXFR1_bit at SPI0_RXFR1.B20;
    sbit  RXDATA21_SPI0_RXFR1_bit at SPI0_RXFR1.B21;
    sbit  RXDATA22_SPI0_RXFR1_bit at SPI0_RXFR1.B22;
    sbit  RXDATA23_SPI0_RXFR1_bit at SPI0_RXFR1.B23;
    sbit  RXDATA24_SPI0_RXFR1_bit at SPI0_RXFR1.B24;
    sbit  RXDATA25_SPI0_RXFR1_bit at SPI0_RXFR1.B25;
    sbit  RXDATA26_SPI0_RXFR1_bit at SPI0_RXFR1.B26;
    sbit  RXDATA27_SPI0_RXFR1_bit at SPI0_RXFR1.B27;
    sbit  RXDATA28_SPI0_RXFR1_bit at SPI0_RXFR1.B28;
    sbit  RXDATA29_SPI0_RXFR1_bit at SPI0_RXFR1.B29;
    sbit  RXDATA30_SPI0_RXFR1_bit at SPI0_RXFR1.B30;
    sbit  RXDATA31_SPI0_RXFR1_bit at SPI0_RXFR1.B31;

sfr unsigned long   volatile SPI0_RXFR2           absolute 0x4002C084;
    sbit  RXDATA0_SPI0_RXFR2_bit at SPI0_RXFR2.B0;
    sbit  RXDATA1_SPI0_RXFR2_bit at SPI0_RXFR2.B1;
    sbit  RXDATA2_SPI0_RXFR2_bit at SPI0_RXFR2.B2;
    sbit  RXDATA3_SPI0_RXFR2_bit at SPI0_RXFR2.B3;
    sbit  RXDATA4_SPI0_RXFR2_bit at SPI0_RXFR2.B4;
    sbit  RXDATA5_SPI0_RXFR2_bit at SPI0_RXFR2.B5;
    sbit  RXDATA6_SPI0_RXFR2_bit at SPI0_RXFR2.B6;
    sbit  RXDATA7_SPI0_RXFR2_bit at SPI0_RXFR2.B7;
    sbit  RXDATA8_SPI0_RXFR2_bit at SPI0_RXFR2.B8;
    sbit  RXDATA9_SPI0_RXFR2_bit at SPI0_RXFR2.B9;
    sbit  RXDATA10_SPI0_RXFR2_bit at SPI0_RXFR2.B10;
    sbit  RXDATA11_SPI0_RXFR2_bit at SPI0_RXFR2.B11;
    sbit  RXDATA12_SPI0_RXFR2_bit at SPI0_RXFR2.B12;
    sbit  RXDATA13_SPI0_RXFR2_bit at SPI0_RXFR2.B13;
    sbit  RXDATA14_SPI0_RXFR2_bit at SPI0_RXFR2.B14;
    sbit  RXDATA15_SPI0_RXFR2_bit at SPI0_RXFR2.B15;
    sbit  RXDATA16_SPI0_RXFR2_bit at SPI0_RXFR2.B16;
    sbit  RXDATA17_SPI0_RXFR2_bit at SPI0_RXFR2.B17;
    sbit  RXDATA18_SPI0_RXFR2_bit at SPI0_RXFR2.B18;
    sbit  RXDATA19_SPI0_RXFR2_bit at SPI0_RXFR2.B19;
    sbit  RXDATA20_SPI0_RXFR2_bit at SPI0_RXFR2.B20;
    sbit  RXDATA21_SPI0_RXFR2_bit at SPI0_RXFR2.B21;
    sbit  RXDATA22_SPI0_RXFR2_bit at SPI0_RXFR2.B22;
    sbit  RXDATA23_SPI0_RXFR2_bit at SPI0_RXFR2.B23;
    sbit  RXDATA24_SPI0_RXFR2_bit at SPI0_RXFR2.B24;
    sbit  RXDATA25_SPI0_RXFR2_bit at SPI0_RXFR2.B25;
    sbit  RXDATA26_SPI0_RXFR2_bit at SPI0_RXFR2.B26;
    sbit  RXDATA27_SPI0_RXFR2_bit at SPI0_RXFR2.B27;
    sbit  RXDATA28_SPI0_RXFR2_bit at SPI0_RXFR2.B28;
    sbit  RXDATA29_SPI0_RXFR2_bit at SPI0_RXFR2.B29;
    sbit  RXDATA30_SPI0_RXFR2_bit at SPI0_RXFR2.B30;
    sbit  RXDATA31_SPI0_RXFR2_bit at SPI0_RXFR2.B31;

sfr unsigned long   volatile SPI0_RXFR3           absolute 0x4002C088;
    sbit  RXDATA0_SPI0_RXFR3_bit at SPI0_RXFR3.B0;
    sbit  RXDATA1_SPI0_RXFR3_bit at SPI0_RXFR3.B1;
    sbit  RXDATA2_SPI0_RXFR3_bit at SPI0_RXFR3.B2;
    sbit  RXDATA3_SPI0_RXFR3_bit at SPI0_RXFR3.B3;
    sbit  RXDATA4_SPI0_RXFR3_bit at SPI0_RXFR3.B4;
    sbit  RXDATA5_SPI0_RXFR3_bit at SPI0_RXFR3.B5;
    sbit  RXDATA6_SPI0_RXFR3_bit at SPI0_RXFR3.B6;
    sbit  RXDATA7_SPI0_RXFR3_bit at SPI0_RXFR3.B7;
    sbit  RXDATA8_SPI0_RXFR3_bit at SPI0_RXFR3.B8;
    sbit  RXDATA9_SPI0_RXFR3_bit at SPI0_RXFR3.B9;
    sbit  RXDATA10_SPI0_RXFR3_bit at SPI0_RXFR3.B10;
    sbit  RXDATA11_SPI0_RXFR3_bit at SPI0_RXFR3.B11;
    sbit  RXDATA12_SPI0_RXFR3_bit at SPI0_RXFR3.B12;
    sbit  RXDATA13_SPI0_RXFR3_bit at SPI0_RXFR3.B13;
    sbit  RXDATA14_SPI0_RXFR3_bit at SPI0_RXFR3.B14;
    sbit  RXDATA15_SPI0_RXFR3_bit at SPI0_RXFR3.B15;
    sbit  RXDATA16_SPI0_RXFR3_bit at SPI0_RXFR3.B16;
    sbit  RXDATA17_SPI0_RXFR3_bit at SPI0_RXFR3.B17;
    sbit  RXDATA18_SPI0_RXFR3_bit at SPI0_RXFR3.B18;
    sbit  RXDATA19_SPI0_RXFR3_bit at SPI0_RXFR3.B19;
    sbit  RXDATA20_SPI0_RXFR3_bit at SPI0_RXFR3.B20;
    sbit  RXDATA21_SPI0_RXFR3_bit at SPI0_RXFR3.B21;
    sbit  RXDATA22_SPI0_RXFR3_bit at SPI0_RXFR3.B22;
    sbit  RXDATA23_SPI0_RXFR3_bit at SPI0_RXFR3.B23;
    sbit  RXDATA24_SPI0_RXFR3_bit at SPI0_RXFR3.B24;
    sbit  RXDATA25_SPI0_RXFR3_bit at SPI0_RXFR3.B25;
    sbit  RXDATA26_SPI0_RXFR3_bit at SPI0_RXFR3.B26;
    sbit  RXDATA27_SPI0_RXFR3_bit at SPI0_RXFR3.B27;
    sbit  RXDATA28_SPI0_RXFR3_bit at SPI0_RXFR3.B28;
    sbit  RXDATA29_SPI0_RXFR3_bit at SPI0_RXFR3.B29;
    sbit  RXDATA30_SPI0_RXFR3_bit at SPI0_RXFR3.B30;
    sbit  RXDATA31_SPI0_RXFR3_bit at SPI0_RXFR3.B31;

sfr unsigned long   volatile SPI1_MCR             absolute 0x4002D000;
    sbit  HALT_SPI1_MCR_bit at SPI1_MCR.B0;
    sbit  SMPL_PT0_SPI1_MCR_bit at SPI1_MCR.B8;
    sbit  SMPL_PT1_SPI1_MCR_bit at SPI1_MCR.B9;
    sbit  CLR_RXF_SPI1_MCR_bit at SPI1_MCR.B10;
    sbit  CLR_TXF_SPI1_MCR_bit at SPI1_MCR.B11;
    sbit  DIS_RXF_SPI1_MCR_bit at SPI1_MCR.B12;
    sbit  DIS_TXF_SPI1_MCR_bit at SPI1_MCR.B13;
    sbit  MDIS_SPI1_MCR_bit at SPI1_MCR.B14;
    sbit  DOZE_SPI1_MCR_bit at SPI1_MCR.B15;
    sbit  PCSIS0_SPI1_MCR_bit at SPI1_MCR.B16;
    sbit  PCSIS1_SPI1_MCR_bit at SPI1_MCR.B17;
    sbit  PCSIS2_SPI1_MCR_bit at SPI1_MCR.B18;
    sbit  PCSIS3_SPI1_MCR_bit at SPI1_MCR.B19;
    sbit  PCSIS4_SPI1_MCR_bit at SPI1_MCR.B20;
    sbit  PCSIS5_SPI1_MCR_bit at SPI1_MCR.B21;
    sbit  ROOE_SPI1_MCR_bit at SPI1_MCR.B24;
    sbit  PCSSE_SPI1_MCR_bit at SPI1_MCR.B25;
    sbit  MTFE_SPI1_MCR_bit at SPI1_MCR.B26;
    sbit  FRZ_SPI1_MCR_bit at SPI1_MCR.B27;
    sbit  DCONF0_SPI1_MCR_bit at SPI1_MCR.B28;
    sbit  DCONF1_SPI1_MCR_bit at SPI1_MCR.B29;
    sbit  CONT_SCKE_SPI1_MCR_bit at SPI1_MCR.B30;
    sbit  MSTR_SPI1_MCR_bit at SPI1_MCR.B31;

sfr unsigned long   volatile SPI1_TCR             absolute 0x4002D008;
    sbit  SPI_TCNT0_SPI1_TCR_bit at SPI1_TCR.B16;
    sbit  SPI_TCNT1_SPI1_TCR_bit at SPI1_TCR.B17;
    sbit  SPI_TCNT2_SPI1_TCR_bit at SPI1_TCR.B18;
    sbit  SPI_TCNT3_SPI1_TCR_bit at SPI1_TCR.B19;
    sbit  SPI_TCNT4_SPI1_TCR_bit at SPI1_TCR.B20;
    sbit  SPI_TCNT5_SPI1_TCR_bit at SPI1_TCR.B21;
    sbit  SPI_TCNT6_SPI1_TCR_bit at SPI1_TCR.B22;
    sbit  SPI_TCNT7_SPI1_TCR_bit at SPI1_TCR.B23;
    sbit  SPI_TCNT8_SPI1_TCR_bit at SPI1_TCR.B24;
    sbit  SPI_TCNT9_SPI1_TCR_bit at SPI1_TCR.B25;
    sbit  SPI_TCNT10_SPI1_TCR_bit at SPI1_TCR.B26;
    sbit  SPI_TCNT11_SPI1_TCR_bit at SPI1_TCR.B27;
    sbit  SPI_TCNT12_SPI1_TCR_bit at SPI1_TCR.B28;
    sbit  SPI_TCNT13_SPI1_TCR_bit at SPI1_TCR.B29;
    sbit  SPI_TCNT14_SPI1_TCR_bit at SPI1_TCR.B30;
    sbit  SPI_TCNT15_SPI1_TCR_bit at SPI1_TCR.B31;

sfr unsigned long   volatile SPI1_CTAR0           absolute 0x4002D00C;
    sbit  BR0_SPI1_CTAR0_bit at SPI1_CTAR0.B0;
    sbit  BR1_SPI1_CTAR0_bit at SPI1_CTAR0.B1;
    sbit  BR2_SPI1_CTAR0_bit at SPI1_CTAR0.B2;
    sbit  BR3_SPI1_CTAR0_bit at SPI1_CTAR0.B3;
    sbit  DT0_SPI1_CTAR0_bit at SPI1_CTAR0.B4;
    sbit  DT1_SPI1_CTAR0_bit at SPI1_CTAR0.B5;
    sbit  DT2_SPI1_CTAR0_bit at SPI1_CTAR0.B6;
    sbit  DT3_SPI1_CTAR0_bit at SPI1_CTAR0.B7;
    sbit  ASC0_SPI1_CTAR0_bit at SPI1_CTAR0.B8;
    sbit  ASC1_SPI1_CTAR0_bit at SPI1_CTAR0.B9;
    sbit  ASC2_SPI1_CTAR0_bit at SPI1_CTAR0.B10;
    sbit  ASC3_SPI1_CTAR0_bit at SPI1_CTAR0.B11;
    sbit  CSSCK0_SPI1_CTAR0_bit at SPI1_CTAR0.B12;
    sbit  CSSCK1_SPI1_CTAR0_bit at SPI1_CTAR0.B13;
    sbit  CSSCK2_SPI1_CTAR0_bit at SPI1_CTAR0.B14;
    sbit  CSSCK3_SPI1_CTAR0_bit at SPI1_CTAR0.B15;
    sbit  PBR0_SPI1_CTAR0_bit at SPI1_CTAR0.B16;
    sbit  PBR1_SPI1_CTAR0_bit at SPI1_CTAR0.B17;
    sbit  PDT0_SPI1_CTAR0_bit at SPI1_CTAR0.B18;
    sbit  PDT1_SPI1_CTAR0_bit at SPI1_CTAR0.B19;
    sbit  PASC0_SPI1_CTAR0_bit at SPI1_CTAR0.B20;
    sbit  PASC1_SPI1_CTAR0_bit at SPI1_CTAR0.B21;
    sbit  PCSSCK0_SPI1_CTAR0_bit at SPI1_CTAR0.B22;
    sbit  PCSSCK1_SPI1_CTAR0_bit at SPI1_CTAR0.B23;
    sbit  LSBFE_SPI1_CTAR0_bit at SPI1_CTAR0.B24;
    sbit  CPHA_SPI1_CTAR0_bit at SPI1_CTAR0.B25;
    sbit  CPOL_SPI1_CTAR0_bit at SPI1_CTAR0.B26;
    sbit  FMSZ0_SPI1_CTAR0_bit at SPI1_CTAR0.B27;
    sbit  FMSZ1_SPI1_CTAR0_bit at SPI1_CTAR0.B28;
    sbit  FMSZ2_SPI1_CTAR0_bit at SPI1_CTAR0.B29;
    sbit  FMSZ3_SPI1_CTAR0_bit at SPI1_CTAR0.B30;
    sbit  DBR_SPI1_CTAR0_bit at SPI1_CTAR0.B31;

sfr unsigned long   volatile SPI1_CTAR1           absolute 0x4002D010;
    sbit  BR0_SPI1_CTAR1_bit at SPI1_CTAR1.B0;
    sbit  BR1_SPI1_CTAR1_bit at SPI1_CTAR1.B1;
    sbit  BR2_SPI1_CTAR1_bit at SPI1_CTAR1.B2;
    sbit  BR3_SPI1_CTAR1_bit at SPI1_CTAR1.B3;
    sbit  DT0_SPI1_CTAR1_bit at SPI1_CTAR1.B4;
    sbit  DT1_SPI1_CTAR1_bit at SPI1_CTAR1.B5;
    sbit  DT2_SPI1_CTAR1_bit at SPI1_CTAR1.B6;
    sbit  DT3_SPI1_CTAR1_bit at SPI1_CTAR1.B7;
    sbit  ASC0_SPI1_CTAR1_bit at SPI1_CTAR1.B8;
    sbit  ASC1_SPI1_CTAR1_bit at SPI1_CTAR1.B9;
    sbit  ASC2_SPI1_CTAR1_bit at SPI1_CTAR1.B10;
    sbit  ASC3_SPI1_CTAR1_bit at SPI1_CTAR1.B11;
    sbit  CSSCK0_SPI1_CTAR1_bit at SPI1_CTAR1.B12;
    sbit  CSSCK1_SPI1_CTAR1_bit at SPI1_CTAR1.B13;
    sbit  CSSCK2_SPI1_CTAR1_bit at SPI1_CTAR1.B14;
    sbit  CSSCK3_SPI1_CTAR1_bit at SPI1_CTAR1.B15;
    sbit  PBR0_SPI1_CTAR1_bit at SPI1_CTAR1.B16;
    sbit  PBR1_SPI1_CTAR1_bit at SPI1_CTAR1.B17;
    sbit  PDT0_SPI1_CTAR1_bit at SPI1_CTAR1.B18;
    sbit  PDT1_SPI1_CTAR1_bit at SPI1_CTAR1.B19;
    sbit  PASC0_SPI1_CTAR1_bit at SPI1_CTAR1.B20;
    sbit  PASC1_SPI1_CTAR1_bit at SPI1_CTAR1.B21;
    sbit  PCSSCK0_SPI1_CTAR1_bit at SPI1_CTAR1.B22;
    sbit  PCSSCK1_SPI1_CTAR1_bit at SPI1_CTAR1.B23;
    sbit  LSBFE_SPI1_CTAR1_bit at SPI1_CTAR1.B24;
    sbit  CPHA_SPI1_CTAR1_bit at SPI1_CTAR1.B25;
    sbit  CPOL_SPI1_CTAR1_bit at SPI1_CTAR1.B26;
    sbit  FMSZ0_SPI1_CTAR1_bit at SPI1_CTAR1.B27;
    sbit  FMSZ1_SPI1_CTAR1_bit at SPI1_CTAR1.B28;
    sbit  FMSZ2_SPI1_CTAR1_bit at SPI1_CTAR1.B29;
    sbit  FMSZ3_SPI1_CTAR1_bit at SPI1_CTAR1.B30;
    sbit  DBR_SPI1_CTAR1_bit at SPI1_CTAR1.B31;

sfr unsigned long   volatile SPI1_CTAR_SLAVE      absolute 0x4002D00C;
    sbit  CPHA_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B25;
    sbit  CPOL_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B26;
    sbit  FMSZ0_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B27;
    sbit  FMSZ1_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B28;
    sbit  FMSZ2_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B29;
    sbit  FMSZ3_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B30;

sfr unsigned long   volatile SPI1_SR              absolute 0x4002D02C;
    sbit  POPNXTPTR0_SPI1_SR_bit at SPI1_SR.B0;
    sbit  POPNXTPTR1_SPI1_SR_bit at SPI1_SR.B1;
    sbit  POPNXTPTR2_SPI1_SR_bit at SPI1_SR.B2;
    sbit  POPNXTPTR3_SPI1_SR_bit at SPI1_SR.B3;
    sbit  RXCTR0_SPI1_SR_bit at SPI1_SR.B4;
    sbit  RXCTR1_SPI1_SR_bit at SPI1_SR.B5;
    sbit  RXCTR2_SPI1_SR_bit at SPI1_SR.B6;
    sbit  RXCTR3_SPI1_SR_bit at SPI1_SR.B7;
    sbit  TXNXTPTR0_SPI1_SR_bit at SPI1_SR.B8;
    sbit  TXNXTPTR1_SPI1_SR_bit at SPI1_SR.B9;
    sbit  TXNXTPTR2_SPI1_SR_bit at SPI1_SR.B10;
    sbit  TXNXTPTR3_SPI1_SR_bit at SPI1_SR.B11;
    sbit  TXCTR0_SPI1_SR_bit at SPI1_SR.B12;
    sbit  TXCTR1_SPI1_SR_bit at SPI1_SR.B13;
    sbit  TXCTR2_SPI1_SR_bit at SPI1_SR.B14;
    sbit  TXCTR3_SPI1_SR_bit at SPI1_SR.B15;
    sbit  RFDF_SPI1_SR_bit at SPI1_SR.B17;
    sbit  RFOF_SPI1_SR_bit at SPI1_SR.B19;
    sbit  TFFF_SPI1_SR_bit at SPI1_SR.B25;
    sbit  TFUF_SPI1_SR_bit at SPI1_SR.B27;
    sbit  EOQF_SPI1_SR_bit at SPI1_SR.B28;
    sbit  TXRXS_SPI1_SR_bit at SPI1_SR.B30;
    sbit  TCF_SPI1_SR_bit at SPI1_SR.B31;

sfr unsigned long   volatile SPI1_RSER            absolute 0x4002D030;
    sbit  RFDF_DIRS_SPI1_RSER_bit at SPI1_RSER.B16;
    sbit  RFDF_RE_SPI1_RSER_bit at SPI1_RSER.B17;
    sbit  RFOF_RE_SPI1_RSER_bit at SPI1_RSER.B19;
    sbit  TFFF_DIRS_SPI1_RSER_bit at SPI1_RSER.B24;
    sbit  TFFF_RE_SPI1_RSER_bit at SPI1_RSER.B25;
    sbit  TFUF_RE_SPI1_RSER_bit at SPI1_RSER.B27;
    sbit  EOQF_RE_SPI1_RSER_bit at SPI1_RSER.B28;
    sbit  TCF_RE_SPI1_RSER_bit at SPI1_RSER.B31;

sfr unsigned long   volatile SPI1_PUSHR           absolute 0x4002D034;
    sbit  TXDATA0_SPI1_PUSHR_bit at SPI1_PUSHR.B0;
    sbit  TXDATA1_SPI1_PUSHR_bit at SPI1_PUSHR.B1;
    sbit  TXDATA2_SPI1_PUSHR_bit at SPI1_PUSHR.B2;
    sbit  TXDATA3_SPI1_PUSHR_bit at SPI1_PUSHR.B3;
    sbit  TXDATA4_SPI1_PUSHR_bit at SPI1_PUSHR.B4;
    sbit  TXDATA5_SPI1_PUSHR_bit at SPI1_PUSHR.B5;
    sbit  TXDATA6_SPI1_PUSHR_bit at SPI1_PUSHR.B6;
    sbit  TXDATA7_SPI1_PUSHR_bit at SPI1_PUSHR.B7;
    sbit  TXDATA8_SPI1_PUSHR_bit at SPI1_PUSHR.B8;
    sbit  TXDATA9_SPI1_PUSHR_bit at SPI1_PUSHR.B9;
    sbit  TXDATA10_SPI1_PUSHR_bit at SPI1_PUSHR.B10;
    sbit  TXDATA11_SPI1_PUSHR_bit at SPI1_PUSHR.B11;
    sbit  TXDATA12_SPI1_PUSHR_bit at SPI1_PUSHR.B12;
    sbit  TXDATA13_SPI1_PUSHR_bit at SPI1_PUSHR.B13;
    sbit  TXDATA14_SPI1_PUSHR_bit at SPI1_PUSHR.B14;
    sbit  TXDATA15_SPI1_PUSHR_bit at SPI1_PUSHR.B15;
    sbit  PCS0_SPI1_PUSHR_bit at SPI1_PUSHR.B16;
    sbit  PCS1_SPI1_PUSHR_bit at SPI1_PUSHR.B17;
    sbit  PCS2_SPI1_PUSHR_bit at SPI1_PUSHR.B18;
    sbit  PCS3_SPI1_PUSHR_bit at SPI1_PUSHR.B19;
    sbit  PCS4_SPI1_PUSHR_bit at SPI1_PUSHR.B20;
    sbit  PCS5_SPI1_PUSHR_bit at SPI1_PUSHR.B21;
    sbit  CTCNT_SPI1_PUSHR_bit at SPI1_PUSHR.B26;
    sbit  EOQ_SPI1_PUSHR_bit at SPI1_PUSHR.B27;
    sbit  CTAS0_SPI1_PUSHR_bit at SPI1_PUSHR.B28;
    sbit  CTAS1_SPI1_PUSHR_bit at SPI1_PUSHR.B29;
    sbit  CTAS2_SPI1_PUSHR_bit at SPI1_PUSHR.B30;
    sbit  CONT_SPI1_PUSHR_bit at SPI1_PUSHR.B31;

sfr unsigned long   volatile SPI1_PUSHR_SLAVE     absolute 0x4002D034;
    sbit  TXDATA0_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B0;
    sbit  TXDATA1_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B1;
    sbit  TXDATA2_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B2;
    sbit  TXDATA3_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B3;
    sbit  TXDATA4_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B4;
    sbit  TXDATA5_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B5;
    sbit  TXDATA6_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B6;
    sbit  TXDATA7_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B7;
    sbit  TXDATA8_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B8;
    sbit  TXDATA9_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B9;
    sbit  TXDATA10_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B10;
    sbit  TXDATA11_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B11;
    sbit  TXDATA12_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B12;
    sbit  TXDATA13_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B13;
    sbit  TXDATA14_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B14;
    sbit  TXDATA15_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B15;

sfr unsigned long   volatile SPI1_POPR            absolute 0x4002D038;
    sbit  RXDATA0_SPI1_POPR_bit at SPI1_POPR.B0;
    sbit  RXDATA1_SPI1_POPR_bit at SPI1_POPR.B1;
    sbit  RXDATA2_SPI1_POPR_bit at SPI1_POPR.B2;
    sbit  RXDATA3_SPI1_POPR_bit at SPI1_POPR.B3;
    sbit  RXDATA4_SPI1_POPR_bit at SPI1_POPR.B4;
    sbit  RXDATA5_SPI1_POPR_bit at SPI1_POPR.B5;
    sbit  RXDATA6_SPI1_POPR_bit at SPI1_POPR.B6;
    sbit  RXDATA7_SPI1_POPR_bit at SPI1_POPR.B7;
    sbit  RXDATA8_SPI1_POPR_bit at SPI1_POPR.B8;
    sbit  RXDATA9_SPI1_POPR_bit at SPI1_POPR.B9;
    sbit  RXDATA10_SPI1_POPR_bit at SPI1_POPR.B10;
    sbit  RXDATA11_SPI1_POPR_bit at SPI1_POPR.B11;
    sbit  RXDATA12_SPI1_POPR_bit at SPI1_POPR.B12;
    sbit  RXDATA13_SPI1_POPR_bit at SPI1_POPR.B13;
    sbit  RXDATA14_SPI1_POPR_bit at SPI1_POPR.B14;
    sbit  RXDATA15_SPI1_POPR_bit at SPI1_POPR.B15;
    sbit  RXDATA16_SPI1_POPR_bit at SPI1_POPR.B16;
    sbit  RXDATA17_SPI1_POPR_bit at SPI1_POPR.B17;
    sbit  RXDATA18_SPI1_POPR_bit at SPI1_POPR.B18;
    sbit  RXDATA19_SPI1_POPR_bit at SPI1_POPR.B19;
    sbit  RXDATA20_SPI1_POPR_bit at SPI1_POPR.B20;
    sbit  RXDATA21_SPI1_POPR_bit at SPI1_POPR.B21;
    sbit  RXDATA22_SPI1_POPR_bit at SPI1_POPR.B22;
    sbit  RXDATA23_SPI1_POPR_bit at SPI1_POPR.B23;
    sbit  RXDATA24_SPI1_POPR_bit at SPI1_POPR.B24;
    sbit  RXDATA25_SPI1_POPR_bit at SPI1_POPR.B25;
    sbit  RXDATA26_SPI1_POPR_bit at SPI1_POPR.B26;
    sbit  RXDATA27_SPI1_POPR_bit at SPI1_POPR.B27;
    sbit  RXDATA28_SPI1_POPR_bit at SPI1_POPR.B28;
    sbit  RXDATA29_SPI1_POPR_bit at SPI1_POPR.B29;
    sbit  RXDATA30_SPI1_POPR_bit at SPI1_POPR.B30;
    sbit  RXDATA31_SPI1_POPR_bit at SPI1_POPR.B31;

sfr unsigned long   volatile SPI1_TXFR0           absolute 0x4002D03C;
    sbit  TXDATA0_SPI1_TXFR0_bit at SPI1_TXFR0.B0;
    sbit  TXDATA1_SPI1_TXFR0_bit at SPI1_TXFR0.B1;
    sbit  TXDATA2_SPI1_TXFR0_bit at SPI1_TXFR0.B2;
    sbit  TXDATA3_SPI1_TXFR0_bit at SPI1_TXFR0.B3;
    sbit  TXDATA4_SPI1_TXFR0_bit at SPI1_TXFR0.B4;
    sbit  TXDATA5_SPI1_TXFR0_bit at SPI1_TXFR0.B5;
    sbit  TXDATA6_SPI1_TXFR0_bit at SPI1_TXFR0.B6;
    sbit  TXDATA7_SPI1_TXFR0_bit at SPI1_TXFR0.B7;
    sbit  TXDATA8_SPI1_TXFR0_bit at SPI1_TXFR0.B8;
    sbit  TXDATA9_SPI1_TXFR0_bit at SPI1_TXFR0.B9;
    sbit  TXDATA10_SPI1_TXFR0_bit at SPI1_TXFR0.B10;
    sbit  TXDATA11_SPI1_TXFR0_bit at SPI1_TXFR0.B11;
    sbit  TXDATA12_SPI1_TXFR0_bit at SPI1_TXFR0.B12;
    sbit  TXDATA13_SPI1_TXFR0_bit at SPI1_TXFR0.B13;
    sbit  TXDATA14_SPI1_TXFR0_bit at SPI1_TXFR0.B14;
    sbit  TXDATA15_SPI1_TXFR0_bit at SPI1_TXFR0.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR0_bit at SPI1_TXFR0.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR0_bit at SPI1_TXFR0.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR0_bit at SPI1_TXFR0.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR0_bit at SPI1_TXFR0.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR0_bit at SPI1_TXFR0.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR0_bit at SPI1_TXFR0.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR0_bit at SPI1_TXFR0.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR0_bit at SPI1_TXFR0.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR0_bit at SPI1_TXFR0.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR0_bit at SPI1_TXFR0.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR0_bit at SPI1_TXFR0.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR0_bit at SPI1_TXFR0.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR0_bit at SPI1_TXFR0.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR0_bit at SPI1_TXFR0.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR0_bit at SPI1_TXFR0.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR0_bit at SPI1_TXFR0.B31;

sfr unsigned long   volatile SPI1_TXFR1           absolute 0x4002D040;
    sbit  TXDATA0_SPI1_TXFR1_bit at SPI1_TXFR1.B0;
    sbit  TXDATA1_SPI1_TXFR1_bit at SPI1_TXFR1.B1;
    sbit  TXDATA2_SPI1_TXFR1_bit at SPI1_TXFR1.B2;
    sbit  TXDATA3_SPI1_TXFR1_bit at SPI1_TXFR1.B3;
    sbit  TXDATA4_SPI1_TXFR1_bit at SPI1_TXFR1.B4;
    sbit  TXDATA5_SPI1_TXFR1_bit at SPI1_TXFR1.B5;
    sbit  TXDATA6_SPI1_TXFR1_bit at SPI1_TXFR1.B6;
    sbit  TXDATA7_SPI1_TXFR1_bit at SPI1_TXFR1.B7;
    sbit  TXDATA8_SPI1_TXFR1_bit at SPI1_TXFR1.B8;
    sbit  TXDATA9_SPI1_TXFR1_bit at SPI1_TXFR1.B9;
    sbit  TXDATA10_SPI1_TXFR1_bit at SPI1_TXFR1.B10;
    sbit  TXDATA11_SPI1_TXFR1_bit at SPI1_TXFR1.B11;
    sbit  TXDATA12_SPI1_TXFR1_bit at SPI1_TXFR1.B12;
    sbit  TXDATA13_SPI1_TXFR1_bit at SPI1_TXFR1.B13;
    sbit  TXDATA14_SPI1_TXFR1_bit at SPI1_TXFR1.B14;
    sbit  TXDATA15_SPI1_TXFR1_bit at SPI1_TXFR1.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR1_bit at SPI1_TXFR1.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR1_bit at SPI1_TXFR1.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR1_bit at SPI1_TXFR1.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR1_bit at SPI1_TXFR1.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR1_bit at SPI1_TXFR1.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR1_bit at SPI1_TXFR1.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR1_bit at SPI1_TXFR1.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR1_bit at SPI1_TXFR1.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR1_bit at SPI1_TXFR1.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR1_bit at SPI1_TXFR1.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR1_bit at SPI1_TXFR1.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR1_bit at SPI1_TXFR1.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR1_bit at SPI1_TXFR1.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR1_bit at SPI1_TXFR1.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR1_bit at SPI1_TXFR1.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR1_bit at SPI1_TXFR1.B31;

sfr unsigned long   volatile SPI1_TXFR2           absolute 0x4002D044;
    sbit  TXDATA0_SPI1_TXFR2_bit at SPI1_TXFR2.B0;
    sbit  TXDATA1_SPI1_TXFR2_bit at SPI1_TXFR2.B1;
    sbit  TXDATA2_SPI1_TXFR2_bit at SPI1_TXFR2.B2;
    sbit  TXDATA3_SPI1_TXFR2_bit at SPI1_TXFR2.B3;
    sbit  TXDATA4_SPI1_TXFR2_bit at SPI1_TXFR2.B4;
    sbit  TXDATA5_SPI1_TXFR2_bit at SPI1_TXFR2.B5;
    sbit  TXDATA6_SPI1_TXFR2_bit at SPI1_TXFR2.B6;
    sbit  TXDATA7_SPI1_TXFR2_bit at SPI1_TXFR2.B7;
    sbit  TXDATA8_SPI1_TXFR2_bit at SPI1_TXFR2.B8;
    sbit  TXDATA9_SPI1_TXFR2_bit at SPI1_TXFR2.B9;
    sbit  TXDATA10_SPI1_TXFR2_bit at SPI1_TXFR2.B10;
    sbit  TXDATA11_SPI1_TXFR2_bit at SPI1_TXFR2.B11;
    sbit  TXDATA12_SPI1_TXFR2_bit at SPI1_TXFR2.B12;
    sbit  TXDATA13_SPI1_TXFR2_bit at SPI1_TXFR2.B13;
    sbit  TXDATA14_SPI1_TXFR2_bit at SPI1_TXFR2.B14;
    sbit  TXDATA15_SPI1_TXFR2_bit at SPI1_TXFR2.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR2_bit at SPI1_TXFR2.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR2_bit at SPI1_TXFR2.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR2_bit at SPI1_TXFR2.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR2_bit at SPI1_TXFR2.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR2_bit at SPI1_TXFR2.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR2_bit at SPI1_TXFR2.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR2_bit at SPI1_TXFR2.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR2_bit at SPI1_TXFR2.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR2_bit at SPI1_TXFR2.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR2_bit at SPI1_TXFR2.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR2_bit at SPI1_TXFR2.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR2_bit at SPI1_TXFR2.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR2_bit at SPI1_TXFR2.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR2_bit at SPI1_TXFR2.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR2_bit at SPI1_TXFR2.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR2_bit at SPI1_TXFR2.B31;

sfr unsigned long   volatile SPI1_TXFR3           absolute 0x4002D048;
    sbit  TXDATA0_SPI1_TXFR3_bit at SPI1_TXFR3.B0;
    sbit  TXDATA1_SPI1_TXFR3_bit at SPI1_TXFR3.B1;
    sbit  TXDATA2_SPI1_TXFR3_bit at SPI1_TXFR3.B2;
    sbit  TXDATA3_SPI1_TXFR3_bit at SPI1_TXFR3.B3;
    sbit  TXDATA4_SPI1_TXFR3_bit at SPI1_TXFR3.B4;
    sbit  TXDATA5_SPI1_TXFR3_bit at SPI1_TXFR3.B5;
    sbit  TXDATA6_SPI1_TXFR3_bit at SPI1_TXFR3.B6;
    sbit  TXDATA7_SPI1_TXFR3_bit at SPI1_TXFR3.B7;
    sbit  TXDATA8_SPI1_TXFR3_bit at SPI1_TXFR3.B8;
    sbit  TXDATA9_SPI1_TXFR3_bit at SPI1_TXFR3.B9;
    sbit  TXDATA10_SPI1_TXFR3_bit at SPI1_TXFR3.B10;
    sbit  TXDATA11_SPI1_TXFR3_bit at SPI1_TXFR3.B11;
    sbit  TXDATA12_SPI1_TXFR3_bit at SPI1_TXFR3.B12;
    sbit  TXDATA13_SPI1_TXFR3_bit at SPI1_TXFR3.B13;
    sbit  TXDATA14_SPI1_TXFR3_bit at SPI1_TXFR3.B14;
    sbit  TXDATA15_SPI1_TXFR3_bit at SPI1_TXFR3.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR3_bit at SPI1_TXFR3.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR3_bit at SPI1_TXFR3.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR3_bit at SPI1_TXFR3.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR3_bit at SPI1_TXFR3.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR3_bit at SPI1_TXFR3.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR3_bit at SPI1_TXFR3.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR3_bit at SPI1_TXFR3.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR3_bit at SPI1_TXFR3.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR3_bit at SPI1_TXFR3.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR3_bit at SPI1_TXFR3.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR3_bit at SPI1_TXFR3.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR3_bit at SPI1_TXFR3.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR3_bit at SPI1_TXFR3.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR3_bit at SPI1_TXFR3.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR3_bit at SPI1_TXFR3.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR3_bit at SPI1_TXFR3.B31;

sfr unsigned long   volatile SPI1_RXFR0           absolute 0x4002D07C;
    sbit  RXDATA0_SPI1_RXFR0_bit at SPI1_RXFR0.B0;
    sbit  RXDATA1_SPI1_RXFR0_bit at SPI1_RXFR0.B1;
    sbit  RXDATA2_SPI1_RXFR0_bit at SPI1_RXFR0.B2;
    sbit  RXDATA3_SPI1_RXFR0_bit at SPI1_RXFR0.B3;
    sbit  RXDATA4_SPI1_RXFR0_bit at SPI1_RXFR0.B4;
    sbit  RXDATA5_SPI1_RXFR0_bit at SPI1_RXFR0.B5;
    sbit  RXDATA6_SPI1_RXFR0_bit at SPI1_RXFR0.B6;
    sbit  RXDATA7_SPI1_RXFR0_bit at SPI1_RXFR0.B7;
    sbit  RXDATA8_SPI1_RXFR0_bit at SPI1_RXFR0.B8;
    sbit  RXDATA9_SPI1_RXFR0_bit at SPI1_RXFR0.B9;
    sbit  RXDATA10_SPI1_RXFR0_bit at SPI1_RXFR0.B10;
    sbit  RXDATA11_SPI1_RXFR0_bit at SPI1_RXFR0.B11;
    sbit  RXDATA12_SPI1_RXFR0_bit at SPI1_RXFR0.B12;
    sbit  RXDATA13_SPI1_RXFR0_bit at SPI1_RXFR0.B13;
    sbit  RXDATA14_SPI1_RXFR0_bit at SPI1_RXFR0.B14;
    sbit  RXDATA15_SPI1_RXFR0_bit at SPI1_RXFR0.B15;
    sbit  RXDATA16_SPI1_RXFR0_bit at SPI1_RXFR0.B16;
    sbit  RXDATA17_SPI1_RXFR0_bit at SPI1_RXFR0.B17;
    sbit  RXDATA18_SPI1_RXFR0_bit at SPI1_RXFR0.B18;
    sbit  RXDATA19_SPI1_RXFR0_bit at SPI1_RXFR0.B19;
    sbit  RXDATA20_SPI1_RXFR0_bit at SPI1_RXFR0.B20;
    sbit  RXDATA21_SPI1_RXFR0_bit at SPI1_RXFR0.B21;
    sbit  RXDATA22_SPI1_RXFR0_bit at SPI1_RXFR0.B22;
    sbit  RXDATA23_SPI1_RXFR0_bit at SPI1_RXFR0.B23;
    sbit  RXDATA24_SPI1_RXFR0_bit at SPI1_RXFR0.B24;
    sbit  RXDATA25_SPI1_RXFR0_bit at SPI1_RXFR0.B25;
    sbit  RXDATA26_SPI1_RXFR0_bit at SPI1_RXFR0.B26;
    sbit  RXDATA27_SPI1_RXFR0_bit at SPI1_RXFR0.B27;
    sbit  RXDATA28_SPI1_RXFR0_bit at SPI1_RXFR0.B28;
    sbit  RXDATA29_SPI1_RXFR0_bit at SPI1_RXFR0.B29;
    sbit  RXDATA30_SPI1_RXFR0_bit at SPI1_RXFR0.B30;
    sbit  RXDATA31_SPI1_RXFR0_bit at SPI1_RXFR0.B31;

sfr unsigned long   volatile SPI1_RXFR1           absolute 0x4002D080;
    sbit  RXDATA0_SPI1_RXFR1_bit at SPI1_RXFR1.B0;
    sbit  RXDATA1_SPI1_RXFR1_bit at SPI1_RXFR1.B1;
    sbit  RXDATA2_SPI1_RXFR1_bit at SPI1_RXFR1.B2;
    sbit  RXDATA3_SPI1_RXFR1_bit at SPI1_RXFR1.B3;
    sbit  RXDATA4_SPI1_RXFR1_bit at SPI1_RXFR1.B4;
    sbit  RXDATA5_SPI1_RXFR1_bit at SPI1_RXFR1.B5;
    sbit  RXDATA6_SPI1_RXFR1_bit at SPI1_RXFR1.B6;
    sbit  RXDATA7_SPI1_RXFR1_bit at SPI1_RXFR1.B7;
    sbit  RXDATA8_SPI1_RXFR1_bit at SPI1_RXFR1.B8;
    sbit  RXDATA9_SPI1_RXFR1_bit at SPI1_RXFR1.B9;
    sbit  RXDATA10_SPI1_RXFR1_bit at SPI1_RXFR1.B10;
    sbit  RXDATA11_SPI1_RXFR1_bit at SPI1_RXFR1.B11;
    sbit  RXDATA12_SPI1_RXFR1_bit at SPI1_RXFR1.B12;
    sbit  RXDATA13_SPI1_RXFR1_bit at SPI1_RXFR1.B13;
    sbit  RXDATA14_SPI1_RXFR1_bit at SPI1_RXFR1.B14;
    sbit  RXDATA15_SPI1_RXFR1_bit at SPI1_RXFR1.B15;
    sbit  RXDATA16_SPI1_RXFR1_bit at SPI1_RXFR1.B16;
    sbit  RXDATA17_SPI1_RXFR1_bit at SPI1_RXFR1.B17;
    sbit  RXDATA18_SPI1_RXFR1_bit at SPI1_RXFR1.B18;
    sbit  RXDATA19_SPI1_RXFR1_bit at SPI1_RXFR1.B19;
    sbit  RXDATA20_SPI1_RXFR1_bit at SPI1_RXFR1.B20;
    sbit  RXDATA21_SPI1_RXFR1_bit at SPI1_RXFR1.B21;
    sbit  RXDATA22_SPI1_RXFR1_bit at SPI1_RXFR1.B22;
    sbit  RXDATA23_SPI1_RXFR1_bit at SPI1_RXFR1.B23;
    sbit  RXDATA24_SPI1_RXFR1_bit at SPI1_RXFR1.B24;
    sbit  RXDATA25_SPI1_RXFR1_bit at SPI1_RXFR1.B25;
    sbit  RXDATA26_SPI1_RXFR1_bit at SPI1_RXFR1.B26;
    sbit  RXDATA27_SPI1_RXFR1_bit at SPI1_RXFR1.B27;
    sbit  RXDATA28_SPI1_RXFR1_bit at SPI1_RXFR1.B28;
    sbit  RXDATA29_SPI1_RXFR1_bit at SPI1_RXFR1.B29;
    sbit  RXDATA30_SPI1_RXFR1_bit at SPI1_RXFR1.B30;
    sbit  RXDATA31_SPI1_RXFR1_bit at SPI1_RXFR1.B31;

sfr unsigned long   volatile SPI1_RXFR2           absolute 0x4002D084;
    sbit  RXDATA0_SPI1_RXFR2_bit at SPI1_RXFR2.B0;
    sbit  RXDATA1_SPI1_RXFR2_bit at SPI1_RXFR2.B1;
    sbit  RXDATA2_SPI1_RXFR2_bit at SPI1_RXFR2.B2;
    sbit  RXDATA3_SPI1_RXFR2_bit at SPI1_RXFR2.B3;
    sbit  RXDATA4_SPI1_RXFR2_bit at SPI1_RXFR2.B4;
    sbit  RXDATA5_SPI1_RXFR2_bit at SPI1_RXFR2.B5;
    sbit  RXDATA6_SPI1_RXFR2_bit at SPI1_RXFR2.B6;
    sbit  RXDATA7_SPI1_RXFR2_bit at SPI1_RXFR2.B7;
    sbit  RXDATA8_SPI1_RXFR2_bit at SPI1_RXFR2.B8;
    sbit  RXDATA9_SPI1_RXFR2_bit at SPI1_RXFR2.B9;
    sbit  RXDATA10_SPI1_RXFR2_bit at SPI1_RXFR2.B10;
    sbit  RXDATA11_SPI1_RXFR2_bit at SPI1_RXFR2.B11;
    sbit  RXDATA12_SPI1_RXFR2_bit at SPI1_RXFR2.B12;
    sbit  RXDATA13_SPI1_RXFR2_bit at SPI1_RXFR2.B13;
    sbit  RXDATA14_SPI1_RXFR2_bit at SPI1_RXFR2.B14;
    sbit  RXDATA15_SPI1_RXFR2_bit at SPI1_RXFR2.B15;
    sbit  RXDATA16_SPI1_RXFR2_bit at SPI1_RXFR2.B16;
    sbit  RXDATA17_SPI1_RXFR2_bit at SPI1_RXFR2.B17;
    sbit  RXDATA18_SPI1_RXFR2_bit at SPI1_RXFR2.B18;
    sbit  RXDATA19_SPI1_RXFR2_bit at SPI1_RXFR2.B19;
    sbit  RXDATA20_SPI1_RXFR2_bit at SPI1_RXFR2.B20;
    sbit  RXDATA21_SPI1_RXFR2_bit at SPI1_RXFR2.B21;
    sbit  RXDATA22_SPI1_RXFR2_bit at SPI1_RXFR2.B22;
    sbit  RXDATA23_SPI1_RXFR2_bit at SPI1_RXFR2.B23;
    sbit  RXDATA24_SPI1_RXFR2_bit at SPI1_RXFR2.B24;
    sbit  RXDATA25_SPI1_RXFR2_bit at SPI1_RXFR2.B25;
    sbit  RXDATA26_SPI1_RXFR2_bit at SPI1_RXFR2.B26;
    sbit  RXDATA27_SPI1_RXFR2_bit at SPI1_RXFR2.B27;
    sbit  RXDATA28_SPI1_RXFR2_bit at SPI1_RXFR2.B28;
    sbit  RXDATA29_SPI1_RXFR2_bit at SPI1_RXFR2.B29;
    sbit  RXDATA30_SPI1_RXFR2_bit at SPI1_RXFR2.B30;
    sbit  RXDATA31_SPI1_RXFR2_bit at SPI1_RXFR2.B31;

sfr unsigned long   volatile SPI1_RXFR3           absolute 0x4002D088;
    sbit  RXDATA0_SPI1_RXFR3_bit at SPI1_RXFR3.B0;
    sbit  RXDATA1_SPI1_RXFR3_bit at SPI1_RXFR3.B1;
    sbit  RXDATA2_SPI1_RXFR3_bit at SPI1_RXFR3.B2;
    sbit  RXDATA3_SPI1_RXFR3_bit at SPI1_RXFR3.B3;
    sbit  RXDATA4_SPI1_RXFR3_bit at SPI1_RXFR3.B4;
    sbit  RXDATA5_SPI1_RXFR3_bit at SPI1_RXFR3.B5;
    sbit  RXDATA6_SPI1_RXFR3_bit at SPI1_RXFR3.B6;
    sbit  RXDATA7_SPI1_RXFR3_bit at SPI1_RXFR3.B7;
    sbit  RXDATA8_SPI1_RXFR3_bit at SPI1_RXFR3.B8;
    sbit  RXDATA9_SPI1_RXFR3_bit at SPI1_RXFR3.B9;
    sbit  RXDATA10_SPI1_RXFR3_bit at SPI1_RXFR3.B10;
    sbit  RXDATA11_SPI1_RXFR3_bit at SPI1_RXFR3.B11;
    sbit  RXDATA12_SPI1_RXFR3_bit at SPI1_RXFR3.B12;
    sbit  RXDATA13_SPI1_RXFR3_bit at SPI1_RXFR3.B13;
    sbit  RXDATA14_SPI1_RXFR3_bit at SPI1_RXFR3.B14;
    sbit  RXDATA15_SPI1_RXFR3_bit at SPI1_RXFR3.B15;
    sbit  RXDATA16_SPI1_RXFR3_bit at SPI1_RXFR3.B16;
    sbit  RXDATA17_SPI1_RXFR3_bit at SPI1_RXFR3.B17;
    sbit  RXDATA18_SPI1_RXFR3_bit at SPI1_RXFR3.B18;
    sbit  RXDATA19_SPI1_RXFR3_bit at SPI1_RXFR3.B19;
    sbit  RXDATA20_SPI1_RXFR3_bit at SPI1_RXFR3.B20;
    sbit  RXDATA21_SPI1_RXFR3_bit at SPI1_RXFR3.B21;
    sbit  RXDATA22_SPI1_RXFR3_bit at SPI1_RXFR3.B22;
    sbit  RXDATA23_SPI1_RXFR3_bit at SPI1_RXFR3.B23;
    sbit  RXDATA24_SPI1_RXFR3_bit at SPI1_RXFR3.B24;
    sbit  RXDATA25_SPI1_RXFR3_bit at SPI1_RXFR3.B25;
    sbit  RXDATA26_SPI1_RXFR3_bit at SPI1_RXFR3.B26;
    sbit  RXDATA27_SPI1_RXFR3_bit at SPI1_RXFR3.B27;
    sbit  RXDATA28_SPI1_RXFR3_bit at SPI1_RXFR3.B28;
    sbit  RXDATA29_SPI1_RXFR3_bit at SPI1_RXFR3.B29;
    sbit  RXDATA30_SPI1_RXFR3_bit at SPI1_RXFR3.B30;
    sbit  RXDATA31_SPI1_RXFR3_bit at SPI1_RXFR3.B31;

sfr unsigned long   volatile SPI2_MCR             absolute 0x400AC000;
    sbit  HALT_SPI2_MCR_bit at SPI2_MCR.B0;
    sbit  SMPL_PT0_SPI2_MCR_bit at SPI2_MCR.B8;
    sbit  SMPL_PT1_SPI2_MCR_bit at SPI2_MCR.B9;
    sbit  CLR_RXF_SPI2_MCR_bit at SPI2_MCR.B10;
    sbit  CLR_TXF_SPI2_MCR_bit at SPI2_MCR.B11;
    sbit  DIS_RXF_SPI2_MCR_bit at SPI2_MCR.B12;
    sbit  DIS_TXF_SPI2_MCR_bit at SPI2_MCR.B13;
    sbit  MDIS_SPI2_MCR_bit at SPI2_MCR.B14;
    sbit  DOZE_SPI2_MCR_bit at SPI2_MCR.B15;
    sbit  PCSIS0_SPI2_MCR_bit at SPI2_MCR.B16;
    sbit  PCSIS1_SPI2_MCR_bit at SPI2_MCR.B17;
    sbit  PCSIS2_SPI2_MCR_bit at SPI2_MCR.B18;
    sbit  PCSIS3_SPI2_MCR_bit at SPI2_MCR.B19;
    sbit  PCSIS4_SPI2_MCR_bit at SPI2_MCR.B20;
    sbit  PCSIS5_SPI2_MCR_bit at SPI2_MCR.B21;
    sbit  ROOE_SPI2_MCR_bit at SPI2_MCR.B24;
    sbit  PCSSE_SPI2_MCR_bit at SPI2_MCR.B25;
    sbit  MTFE_SPI2_MCR_bit at SPI2_MCR.B26;
    sbit  FRZ_SPI2_MCR_bit at SPI2_MCR.B27;
    sbit  DCONF0_SPI2_MCR_bit at SPI2_MCR.B28;
    sbit  DCONF1_SPI2_MCR_bit at SPI2_MCR.B29;
    sbit  CONT_SCKE_SPI2_MCR_bit at SPI2_MCR.B30;
    sbit  MSTR_SPI2_MCR_bit at SPI2_MCR.B31;

sfr unsigned long   volatile SPI2_TCR             absolute 0x400AC008;
    sbit  SPI_TCNT0_SPI2_TCR_bit at SPI2_TCR.B16;
    sbit  SPI_TCNT1_SPI2_TCR_bit at SPI2_TCR.B17;
    sbit  SPI_TCNT2_SPI2_TCR_bit at SPI2_TCR.B18;
    sbit  SPI_TCNT3_SPI2_TCR_bit at SPI2_TCR.B19;
    sbit  SPI_TCNT4_SPI2_TCR_bit at SPI2_TCR.B20;
    sbit  SPI_TCNT5_SPI2_TCR_bit at SPI2_TCR.B21;
    sbit  SPI_TCNT6_SPI2_TCR_bit at SPI2_TCR.B22;
    sbit  SPI_TCNT7_SPI2_TCR_bit at SPI2_TCR.B23;
    sbit  SPI_TCNT8_SPI2_TCR_bit at SPI2_TCR.B24;
    sbit  SPI_TCNT9_SPI2_TCR_bit at SPI2_TCR.B25;
    sbit  SPI_TCNT10_SPI2_TCR_bit at SPI2_TCR.B26;
    sbit  SPI_TCNT11_SPI2_TCR_bit at SPI2_TCR.B27;
    sbit  SPI_TCNT12_SPI2_TCR_bit at SPI2_TCR.B28;
    sbit  SPI_TCNT13_SPI2_TCR_bit at SPI2_TCR.B29;
    sbit  SPI_TCNT14_SPI2_TCR_bit at SPI2_TCR.B30;
    sbit  SPI_TCNT15_SPI2_TCR_bit at SPI2_TCR.B31;

sfr unsigned long   volatile SPI2_CTAR0           absolute 0x400AC00C;
    sbit  BR0_SPI2_CTAR0_bit at SPI2_CTAR0.B0;
    sbit  BR1_SPI2_CTAR0_bit at SPI2_CTAR0.B1;
    sbit  BR2_SPI2_CTAR0_bit at SPI2_CTAR0.B2;
    sbit  BR3_SPI2_CTAR0_bit at SPI2_CTAR0.B3;
    sbit  DT0_SPI2_CTAR0_bit at SPI2_CTAR0.B4;
    sbit  DT1_SPI2_CTAR0_bit at SPI2_CTAR0.B5;
    sbit  DT2_SPI2_CTAR0_bit at SPI2_CTAR0.B6;
    sbit  DT3_SPI2_CTAR0_bit at SPI2_CTAR0.B7;
    sbit  ASC0_SPI2_CTAR0_bit at SPI2_CTAR0.B8;
    sbit  ASC1_SPI2_CTAR0_bit at SPI2_CTAR0.B9;
    sbit  ASC2_SPI2_CTAR0_bit at SPI2_CTAR0.B10;
    sbit  ASC3_SPI2_CTAR0_bit at SPI2_CTAR0.B11;
    sbit  CSSCK0_SPI2_CTAR0_bit at SPI2_CTAR0.B12;
    sbit  CSSCK1_SPI2_CTAR0_bit at SPI2_CTAR0.B13;
    sbit  CSSCK2_SPI2_CTAR0_bit at SPI2_CTAR0.B14;
    sbit  CSSCK3_SPI2_CTAR0_bit at SPI2_CTAR0.B15;
    sbit  PBR0_SPI2_CTAR0_bit at SPI2_CTAR0.B16;
    sbit  PBR1_SPI2_CTAR0_bit at SPI2_CTAR0.B17;
    sbit  PDT0_SPI2_CTAR0_bit at SPI2_CTAR0.B18;
    sbit  PDT1_SPI2_CTAR0_bit at SPI2_CTAR0.B19;
    sbit  PASC0_SPI2_CTAR0_bit at SPI2_CTAR0.B20;
    sbit  PASC1_SPI2_CTAR0_bit at SPI2_CTAR0.B21;
    sbit  PCSSCK0_SPI2_CTAR0_bit at SPI2_CTAR0.B22;
    sbit  PCSSCK1_SPI2_CTAR0_bit at SPI2_CTAR0.B23;
    sbit  LSBFE_SPI2_CTAR0_bit at SPI2_CTAR0.B24;
    sbit  CPHA_SPI2_CTAR0_bit at SPI2_CTAR0.B25;
    sbit  CPOL_SPI2_CTAR0_bit at SPI2_CTAR0.B26;
    sbit  FMSZ0_SPI2_CTAR0_bit at SPI2_CTAR0.B27;
    sbit  FMSZ1_SPI2_CTAR0_bit at SPI2_CTAR0.B28;
    sbit  FMSZ2_SPI2_CTAR0_bit at SPI2_CTAR0.B29;
    sbit  FMSZ3_SPI2_CTAR0_bit at SPI2_CTAR0.B30;
    sbit  DBR_SPI2_CTAR0_bit at SPI2_CTAR0.B31;

sfr unsigned long   volatile SPI2_CTAR1           absolute 0x400AC010;
    sbit  BR0_SPI2_CTAR1_bit at SPI2_CTAR1.B0;
    sbit  BR1_SPI2_CTAR1_bit at SPI2_CTAR1.B1;
    sbit  BR2_SPI2_CTAR1_bit at SPI2_CTAR1.B2;
    sbit  BR3_SPI2_CTAR1_bit at SPI2_CTAR1.B3;
    sbit  DT0_SPI2_CTAR1_bit at SPI2_CTAR1.B4;
    sbit  DT1_SPI2_CTAR1_bit at SPI2_CTAR1.B5;
    sbit  DT2_SPI2_CTAR1_bit at SPI2_CTAR1.B6;
    sbit  DT3_SPI2_CTAR1_bit at SPI2_CTAR1.B7;
    sbit  ASC0_SPI2_CTAR1_bit at SPI2_CTAR1.B8;
    sbit  ASC1_SPI2_CTAR1_bit at SPI2_CTAR1.B9;
    sbit  ASC2_SPI2_CTAR1_bit at SPI2_CTAR1.B10;
    sbit  ASC3_SPI2_CTAR1_bit at SPI2_CTAR1.B11;
    sbit  CSSCK0_SPI2_CTAR1_bit at SPI2_CTAR1.B12;
    sbit  CSSCK1_SPI2_CTAR1_bit at SPI2_CTAR1.B13;
    sbit  CSSCK2_SPI2_CTAR1_bit at SPI2_CTAR1.B14;
    sbit  CSSCK3_SPI2_CTAR1_bit at SPI2_CTAR1.B15;
    sbit  PBR0_SPI2_CTAR1_bit at SPI2_CTAR1.B16;
    sbit  PBR1_SPI2_CTAR1_bit at SPI2_CTAR1.B17;
    sbit  PDT0_SPI2_CTAR1_bit at SPI2_CTAR1.B18;
    sbit  PDT1_SPI2_CTAR1_bit at SPI2_CTAR1.B19;
    sbit  PASC0_SPI2_CTAR1_bit at SPI2_CTAR1.B20;
    sbit  PASC1_SPI2_CTAR1_bit at SPI2_CTAR1.B21;
    sbit  PCSSCK0_SPI2_CTAR1_bit at SPI2_CTAR1.B22;
    sbit  PCSSCK1_SPI2_CTAR1_bit at SPI2_CTAR1.B23;
    sbit  LSBFE_SPI2_CTAR1_bit at SPI2_CTAR1.B24;
    sbit  CPHA_SPI2_CTAR1_bit at SPI2_CTAR1.B25;
    sbit  CPOL_SPI2_CTAR1_bit at SPI2_CTAR1.B26;
    sbit  FMSZ0_SPI2_CTAR1_bit at SPI2_CTAR1.B27;
    sbit  FMSZ1_SPI2_CTAR1_bit at SPI2_CTAR1.B28;
    sbit  FMSZ2_SPI2_CTAR1_bit at SPI2_CTAR1.B29;
    sbit  FMSZ3_SPI2_CTAR1_bit at SPI2_CTAR1.B30;
    sbit  DBR_SPI2_CTAR1_bit at SPI2_CTAR1.B31;

sfr unsigned long   volatile SPI2_CTAR_SLAVE      absolute 0x400AC00C;
    sbit  CPHA_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B25;
    sbit  CPOL_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B26;
    sbit  FMSZ0_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B27;
    sbit  FMSZ1_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B28;
    sbit  FMSZ2_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B29;
    sbit  FMSZ3_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B30;

sfr unsigned long   volatile SPI2_SR              absolute 0x400AC02C;
    sbit  POPNXTPTR0_SPI2_SR_bit at SPI2_SR.B0;
    sbit  POPNXTPTR1_SPI2_SR_bit at SPI2_SR.B1;
    sbit  POPNXTPTR2_SPI2_SR_bit at SPI2_SR.B2;
    sbit  POPNXTPTR3_SPI2_SR_bit at SPI2_SR.B3;
    sbit  RXCTR0_SPI2_SR_bit at SPI2_SR.B4;
    sbit  RXCTR1_SPI2_SR_bit at SPI2_SR.B5;
    sbit  RXCTR2_SPI2_SR_bit at SPI2_SR.B6;
    sbit  RXCTR3_SPI2_SR_bit at SPI2_SR.B7;
    sbit  TXNXTPTR0_SPI2_SR_bit at SPI2_SR.B8;
    sbit  TXNXTPTR1_SPI2_SR_bit at SPI2_SR.B9;
    sbit  TXNXTPTR2_SPI2_SR_bit at SPI2_SR.B10;
    sbit  TXNXTPTR3_SPI2_SR_bit at SPI2_SR.B11;
    sbit  TXCTR0_SPI2_SR_bit at SPI2_SR.B12;
    sbit  TXCTR1_SPI2_SR_bit at SPI2_SR.B13;
    sbit  TXCTR2_SPI2_SR_bit at SPI2_SR.B14;
    sbit  TXCTR3_SPI2_SR_bit at SPI2_SR.B15;
    sbit  RFDF_SPI2_SR_bit at SPI2_SR.B17;
    sbit  RFOF_SPI2_SR_bit at SPI2_SR.B19;
    sbit  TFFF_SPI2_SR_bit at SPI2_SR.B25;
    sbit  TFUF_SPI2_SR_bit at SPI2_SR.B27;
    sbit  EOQF_SPI2_SR_bit at SPI2_SR.B28;
    sbit  TXRXS_SPI2_SR_bit at SPI2_SR.B30;
    sbit  TCF_SPI2_SR_bit at SPI2_SR.B31;

sfr unsigned long   volatile SPI2_RSER            absolute 0x400AC030;
    sbit  RFDF_DIRS_SPI2_RSER_bit at SPI2_RSER.B16;
    sbit  RFDF_RE_SPI2_RSER_bit at SPI2_RSER.B17;
    sbit  RFOF_RE_SPI2_RSER_bit at SPI2_RSER.B19;
    sbit  TFFF_DIRS_SPI2_RSER_bit at SPI2_RSER.B24;
    sbit  TFFF_RE_SPI2_RSER_bit at SPI2_RSER.B25;
    sbit  TFUF_RE_SPI2_RSER_bit at SPI2_RSER.B27;
    sbit  EOQF_RE_SPI2_RSER_bit at SPI2_RSER.B28;
    sbit  TCF_RE_SPI2_RSER_bit at SPI2_RSER.B31;

sfr unsigned long   volatile SPI2_PUSHR           absolute 0x400AC034;
    sbit  TXDATA0_SPI2_PUSHR_bit at SPI2_PUSHR.B0;
    sbit  TXDATA1_SPI2_PUSHR_bit at SPI2_PUSHR.B1;
    sbit  TXDATA2_SPI2_PUSHR_bit at SPI2_PUSHR.B2;
    sbit  TXDATA3_SPI2_PUSHR_bit at SPI2_PUSHR.B3;
    sbit  TXDATA4_SPI2_PUSHR_bit at SPI2_PUSHR.B4;
    sbit  TXDATA5_SPI2_PUSHR_bit at SPI2_PUSHR.B5;
    sbit  TXDATA6_SPI2_PUSHR_bit at SPI2_PUSHR.B6;
    sbit  TXDATA7_SPI2_PUSHR_bit at SPI2_PUSHR.B7;
    sbit  TXDATA8_SPI2_PUSHR_bit at SPI2_PUSHR.B8;
    sbit  TXDATA9_SPI2_PUSHR_bit at SPI2_PUSHR.B9;
    sbit  TXDATA10_SPI2_PUSHR_bit at SPI2_PUSHR.B10;
    sbit  TXDATA11_SPI2_PUSHR_bit at SPI2_PUSHR.B11;
    sbit  TXDATA12_SPI2_PUSHR_bit at SPI2_PUSHR.B12;
    sbit  TXDATA13_SPI2_PUSHR_bit at SPI2_PUSHR.B13;
    sbit  TXDATA14_SPI2_PUSHR_bit at SPI2_PUSHR.B14;
    sbit  TXDATA15_SPI2_PUSHR_bit at SPI2_PUSHR.B15;
    sbit  PCS0_SPI2_PUSHR_bit at SPI2_PUSHR.B16;
    sbit  PCS1_SPI2_PUSHR_bit at SPI2_PUSHR.B17;
    sbit  PCS2_SPI2_PUSHR_bit at SPI2_PUSHR.B18;
    sbit  PCS3_SPI2_PUSHR_bit at SPI2_PUSHR.B19;
    sbit  PCS4_SPI2_PUSHR_bit at SPI2_PUSHR.B20;
    sbit  PCS5_SPI2_PUSHR_bit at SPI2_PUSHR.B21;
    sbit  CTCNT_SPI2_PUSHR_bit at SPI2_PUSHR.B26;
    sbit  EOQ_SPI2_PUSHR_bit at SPI2_PUSHR.B27;
    sbit  CTAS0_SPI2_PUSHR_bit at SPI2_PUSHR.B28;
    sbit  CTAS1_SPI2_PUSHR_bit at SPI2_PUSHR.B29;
    sbit  CTAS2_SPI2_PUSHR_bit at SPI2_PUSHR.B30;
    sbit  CONT_SPI2_PUSHR_bit at SPI2_PUSHR.B31;

sfr unsigned long   volatile SPI2_PUSHR_SLAVE     absolute 0x400AC034;
    sbit  TXDATA0_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B0;
    sbit  TXDATA1_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B1;
    sbit  TXDATA2_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B2;
    sbit  TXDATA3_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B3;
    sbit  TXDATA4_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B4;
    sbit  TXDATA5_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B5;
    sbit  TXDATA6_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B6;
    sbit  TXDATA7_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B7;
    sbit  TXDATA8_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B8;
    sbit  TXDATA9_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B9;
    sbit  TXDATA10_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B10;
    sbit  TXDATA11_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B11;
    sbit  TXDATA12_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B12;
    sbit  TXDATA13_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B13;
    sbit  TXDATA14_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B14;
    sbit  TXDATA15_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B15;

sfr unsigned long   volatile SPI2_POPR            absolute 0x400AC038;
    sbit  RXDATA0_SPI2_POPR_bit at SPI2_POPR.B0;
    sbit  RXDATA1_SPI2_POPR_bit at SPI2_POPR.B1;
    sbit  RXDATA2_SPI2_POPR_bit at SPI2_POPR.B2;
    sbit  RXDATA3_SPI2_POPR_bit at SPI2_POPR.B3;
    sbit  RXDATA4_SPI2_POPR_bit at SPI2_POPR.B4;
    sbit  RXDATA5_SPI2_POPR_bit at SPI2_POPR.B5;
    sbit  RXDATA6_SPI2_POPR_bit at SPI2_POPR.B6;
    sbit  RXDATA7_SPI2_POPR_bit at SPI2_POPR.B7;
    sbit  RXDATA8_SPI2_POPR_bit at SPI2_POPR.B8;
    sbit  RXDATA9_SPI2_POPR_bit at SPI2_POPR.B9;
    sbit  RXDATA10_SPI2_POPR_bit at SPI2_POPR.B10;
    sbit  RXDATA11_SPI2_POPR_bit at SPI2_POPR.B11;
    sbit  RXDATA12_SPI2_POPR_bit at SPI2_POPR.B12;
    sbit  RXDATA13_SPI2_POPR_bit at SPI2_POPR.B13;
    sbit  RXDATA14_SPI2_POPR_bit at SPI2_POPR.B14;
    sbit  RXDATA15_SPI2_POPR_bit at SPI2_POPR.B15;
    sbit  RXDATA16_SPI2_POPR_bit at SPI2_POPR.B16;
    sbit  RXDATA17_SPI2_POPR_bit at SPI2_POPR.B17;
    sbit  RXDATA18_SPI2_POPR_bit at SPI2_POPR.B18;
    sbit  RXDATA19_SPI2_POPR_bit at SPI2_POPR.B19;
    sbit  RXDATA20_SPI2_POPR_bit at SPI2_POPR.B20;
    sbit  RXDATA21_SPI2_POPR_bit at SPI2_POPR.B21;
    sbit  RXDATA22_SPI2_POPR_bit at SPI2_POPR.B22;
    sbit  RXDATA23_SPI2_POPR_bit at SPI2_POPR.B23;
    sbit  RXDATA24_SPI2_POPR_bit at SPI2_POPR.B24;
    sbit  RXDATA25_SPI2_POPR_bit at SPI2_POPR.B25;
    sbit  RXDATA26_SPI2_POPR_bit at SPI2_POPR.B26;
    sbit  RXDATA27_SPI2_POPR_bit at SPI2_POPR.B27;
    sbit  RXDATA28_SPI2_POPR_bit at SPI2_POPR.B28;
    sbit  RXDATA29_SPI2_POPR_bit at SPI2_POPR.B29;
    sbit  RXDATA30_SPI2_POPR_bit at SPI2_POPR.B30;
    sbit  RXDATA31_SPI2_POPR_bit at SPI2_POPR.B31;

sfr unsigned long   volatile SPI2_TXFR0           absolute 0x400AC03C;
    sbit  TXDATA0_SPI2_TXFR0_bit at SPI2_TXFR0.B0;
    sbit  TXDATA1_SPI2_TXFR0_bit at SPI2_TXFR0.B1;
    sbit  TXDATA2_SPI2_TXFR0_bit at SPI2_TXFR0.B2;
    sbit  TXDATA3_SPI2_TXFR0_bit at SPI2_TXFR0.B3;
    sbit  TXDATA4_SPI2_TXFR0_bit at SPI2_TXFR0.B4;
    sbit  TXDATA5_SPI2_TXFR0_bit at SPI2_TXFR0.B5;
    sbit  TXDATA6_SPI2_TXFR0_bit at SPI2_TXFR0.B6;
    sbit  TXDATA7_SPI2_TXFR0_bit at SPI2_TXFR0.B7;
    sbit  TXDATA8_SPI2_TXFR0_bit at SPI2_TXFR0.B8;
    sbit  TXDATA9_SPI2_TXFR0_bit at SPI2_TXFR0.B9;
    sbit  TXDATA10_SPI2_TXFR0_bit at SPI2_TXFR0.B10;
    sbit  TXDATA11_SPI2_TXFR0_bit at SPI2_TXFR0.B11;
    sbit  TXDATA12_SPI2_TXFR0_bit at SPI2_TXFR0.B12;
    sbit  TXDATA13_SPI2_TXFR0_bit at SPI2_TXFR0.B13;
    sbit  TXDATA14_SPI2_TXFR0_bit at SPI2_TXFR0.B14;
    sbit  TXDATA15_SPI2_TXFR0_bit at SPI2_TXFR0.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR0_bit at SPI2_TXFR0.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR0_bit at SPI2_TXFR0.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR0_bit at SPI2_TXFR0.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR0_bit at SPI2_TXFR0.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR0_bit at SPI2_TXFR0.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR0_bit at SPI2_TXFR0.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR0_bit at SPI2_TXFR0.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR0_bit at SPI2_TXFR0.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR0_bit at SPI2_TXFR0.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR0_bit at SPI2_TXFR0.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR0_bit at SPI2_TXFR0.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR0_bit at SPI2_TXFR0.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR0_bit at SPI2_TXFR0.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR0_bit at SPI2_TXFR0.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR0_bit at SPI2_TXFR0.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR0_bit at SPI2_TXFR0.B31;

sfr unsigned long   volatile SPI2_TXFR1           absolute 0x400AC040;
    sbit  TXDATA0_SPI2_TXFR1_bit at SPI2_TXFR1.B0;
    sbit  TXDATA1_SPI2_TXFR1_bit at SPI2_TXFR1.B1;
    sbit  TXDATA2_SPI2_TXFR1_bit at SPI2_TXFR1.B2;
    sbit  TXDATA3_SPI2_TXFR1_bit at SPI2_TXFR1.B3;
    sbit  TXDATA4_SPI2_TXFR1_bit at SPI2_TXFR1.B4;
    sbit  TXDATA5_SPI2_TXFR1_bit at SPI2_TXFR1.B5;
    sbit  TXDATA6_SPI2_TXFR1_bit at SPI2_TXFR1.B6;
    sbit  TXDATA7_SPI2_TXFR1_bit at SPI2_TXFR1.B7;
    sbit  TXDATA8_SPI2_TXFR1_bit at SPI2_TXFR1.B8;
    sbit  TXDATA9_SPI2_TXFR1_bit at SPI2_TXFR1.B9;
    sbit  TXDATA10_SPI2_TXFR1_bit at SPI2_TXFR1.B10;
    sbit  TXDATA11_SPI2_TXFR1_bit at SPI2_TXFR1.B11;
    sbit  TXDATA12_SPI2_TXFR1_bit at SPI2_TXFR1.B12;
    sbit  TXDATA13_SPI2_TXFR1_bit at SPI2_TXFR1.B13;
    sbit  TXDATA14_SPI2_TXFR1_bit at SPI2_TXFR1.B14;
    sbit  TXDATA15_SPI2_TXFR1_bit at SPI2_TXFR1.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR1_bit at SPI2_TXFR1.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR1_bit at SPI2_TXFR1.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR1_bit at SPI2_TXFR1.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR1_bit at SPI2_TXFR1.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR1_bit at SPI2_TXFR1.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR1_bit at SPI2_TXFR1.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR1_bit at SPI2_TXFR1.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR1_bit at SPI2_TXFR1.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR1_bit at SPI2_TXFR1.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR1_bit at SPI2_TXFR1.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR1_bit at SPI2_TXFR1.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR1_bit at SPI2_TXFR1.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR1_bit at SPI2_TXFR1.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR1_bit at SPI2_TXFR1.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR1_bit at SPI2_TXFR1.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR1_bit at SPI2_TXFR1.B31;

sfr unsigned long   volatile SPI2_TXFR2           absolute 0x400AC044;
    sbit  TXDATA0_SPI2_TXFR2_bit at SPI2_TXFR2.B0;
    sbit  TXDATA1_SPI2_TXFR2_bit at SPI2_TXFR2.B1;
    sbit  TXDATA2_SPI2_TXFR2_bit at SPI2_TXFR2.B2;
    sbit  TXDATA3_SPI2_TXFR2_bit at SPI2_TXFR2.B3;
    sbit  TXDATA4_SPI2_TXFR2_bit at SPI2_TXFR2.B4;
    sbit  TXDATA5_SPI2_TXFR2_bit at SPI2_TXFR2.B5;
    sbit  TXDATA6_SPI2_TXFR2_bit at SPI2_TXFR2.B6;
    sbit  TXDATA7_SPI2_TXFR2_bit at SPI2_TXFR2.B7;
    sbit  TXDATA8_SPI2_TXFR2_bit at SPI2_TXFR2.B8;
    sbit  TXDATA9_SPI2_TXFR2_bit at SPI2_TXFR2.B9;
    sbit  TXDATA10_SPI2_TXFR2_bit at SPI2_TXFR2.B10;
    sbit  TXDATA11_SPI2_TXFR2_bit at SPI2_TXFR2.B11;
    sbit  TXDATA12_SPI2_TXFR2_bit at SPI2_TXFR2.B12;
    sbit  TXDATA13_SPI2_TXFR2_bit at SPI2_TXFR2.B13;
    sbit  TXDATA14_SPI2_TXFR2_bit at SPI2_TXFR2.B14;
    sbit  TXDATA15_SPI2_TXFR2_bit at SPI2_TXFR2.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR2_bit at SPI2_TXFR2.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR2_bit at SPI2_TXFR2.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR2_bit at SPI2_TXFR2.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR2_bit at SPI2_TXFR2.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR2_bit at SPI2_TXFR2.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR2_bit at SPI2_TXFR2.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR2_bit at SPI2_TXFR2.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR2_bit at SPI2_TXFR2.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR2_bit at SPI2_TXFR2.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR2_bit at SPI2_TXFR2.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR2_bit at SPI2_TXFR2.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR2_bit at SPI2_TXFR2.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR2_bit at SPI2_TXFR2.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR2_bit at SPI2_TXFR2.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR2_bit at SPI2_TXFR2.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR2_bit at SPI2_TXFR2.B31;

sfr unsigned long   volatile SPI2_TXFR3           absolute 0x400AC048;
    sbit  TXDATA0_SPI2_TXFR3_bit at SPI2_TXFR3.B0;
    sbit  TXDATA1_SPI2_TXFR3_bit at SPI2_TXFR3.B1;
    sbit  TXDATA2_SPI2_TXFR3_bit at SPI2_TXFR3.B2;
    sbit  TXDATA3_SPI2_TXFR3_bit at SPI2_TXFR3.B3;
    sbit  TXDATA4_SPI2_TXFR3_bit at SPI2_TXFR3.B4;
    sbit  TXDATA5_SPI2_TXFR3_bit at SPI2_TXFR3.B5;
    sbit  TXDATA6_SPI2_TXFR3_bit at SPI2_TXFR3.B6;
    sbit  TXDATA7_SPI2_TXFR3_bit at SPI2_TXFR3.B7;
    sbit  TXDATA8_SPI2_TXFR3_bit at SPI2_TXFR3.B8;
    sbit  TXDATA9_SPI2_TXFR3_bit at SPI2_TXFR3.B9;
    sbit  TXDATA10_SPI2_TXFR3_bit at SPI2_TXFR3.B10;
    sbit  TXDATA11_SPI2_TXFR3_bit at SPI2_TXFR3.B11;
    sbit  TXDATA12_SPI2_TXFR3_bit at SPI2_TXFR3.B12;
    sbit  TXDATA13_SPI2_TXFR3_bit at SPI2_TXFR3.B13;
    sbit  TXDATA14_SPI2_TXFR3_bit at SPI2_TXFR3.B14;
    sbit  TXDATA15_SPI2_TXFR3_bit at SPI2_TXFR3.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR3_bit at SPI2_TXFR3.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR3_bit at SPI2_TXFR3.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR3_bit at SPI2_TXFR3.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR3_bit at SPI2_TXFR3.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR3_bit at SPI2_TXFR3.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR3_bit at SPI2_TXFR3.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR3_bit at SPI2_TXFR3.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR3_bit at SPI2_TXFR3.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR3_bit at SPI2_TXFR3.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR3_bit at SPI2_TXFR3.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR3_bit at SPI2_TXFR3.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR3_bit at SPI2_TXFR3.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR3_bit at SPI2_TXFR3.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR3_bit at SPI2_TXFR3.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR3_bit at SPI2_TXFR3.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR3_bit at SPI2_TXFR3.B31;

sfr unsigned long   volatile SPI2_RXFR0           absolute 0x400AC07C;
    sbit  RXDATA0_SPI2_RXFR0_bit at SPI2_RXFR0.B0;
    sbit  RXDATA1_SPI2_RXFR0_bit at SPI2_RXFR0.B1;
    sbit  RXDATA2_SPI2_RXFR0_bit at SPI2_RXFR0.B2;
    sbit  RXDATA3_SPI2_RXFR0_bit at SPI2_RXFR0.B3;
    sbit  RXDATA4_SPI2_RXFR0_bit at SPI2_RXFR0.B4;
    sbit  RXDATA5_SPI2_RXFR0_bit at SPI2_RXFR0.B5;
    sbit  RXDATA6_SPI2_RXFR0_bit at SPI2_RXFR0.B6;
    sbit  RXDATA7_SPI2_RXFR0_bit at SPI2_RXFR0.B7;
    sbit  RXDATA8_SPI2_RXFR0_bit at SPI2_RXFR0.B8;
    sbit  RXDATA9_SPI2_RXFR0_bit at SPI2_RXFR0.B9;
    sbit  RXDATA10_SPI2_RXFR0_bit at SPI2_RXFR0.B10;
    sbit  RXDATA11_SPI2_RXFR0_bit at SPI2_RXFR0.B11;
    sbit  RXDATA12_SPI2_RXFR0_bit at SPI2_RXFR0.B12;
    sbit  RXDATA13_SPI2_RXFR0_bit at SPI2_RXFR0.B13;
    sbit  RXDATA14_SPI2_RXFR0_bit at SPI2_RXFR0.B14;
    sbit  RXDATA15_SPI2_RXFR0_bit at SPI2_RXFR0.B15;
    sbit  RXDATA16_SPI2_RXFR0_bit at SPI2_RXFR0.B16;
    sbit  RXDATA17_SPI2_RXFR0_bit at SPI2_RXFR0.B17;
    sbit  RXDATA18_SPI2_RXFR0_bit at SPI2_RXFR0.B18;
    sbit  RXDATA19_SPI2_RXFR0_bit at SPI2_RXFR0.B19;
    sbit  RXDATA20_SPI2_RXFR0_bit at SPI2_RXFR0.B20;
    sbit  RXDATA21_SPI2_RXFR0_bit at SPI2_RXFR0.B21;
    sbit  RXDATA22_SPI2_RXFR0_bit at SPI2_RXFR0.B22;
    sbit  RXDATA23_SPI2_RXFR0_bit at SPI2_RXFR0.B23;
    sbit  RXDATA24_SPI2_RXFR0_bit at SPI2_RXFR0.B24;
    sbit  RXDATA25_SPI2_RXFR0_bit at SPI2_RXFR0.B25;
    sbit  RXDATA26_SPI2_RXFR0_bit at SPI2_RXFR0.B26;
    sbit  RXDATA27_SPI2_RXFR0_bit at SPI2_RXFR0.B27;
    sbit  RXDATA28_SPI2_RXFR0_bit at SPI2_RXFR0.B28;
    sbit  RXDATA29_SPI2_RXFR0_bit at SPI2_RXFR0.B29;
    sbit  RXDATA30_SPI2_RXFR0_bit at SPI2_RXFR0.B30;
    sbit  RXDATA31_SPI2_RXFR0_bit at SPI2_RXFR0.B31;

sfr unsigned long   volatile SPI2_RXFR1           absolute 0x400AC080;
    sbit  RXDATA0_SPI2_RXFR1_bit at SPI2_RXFR1.B0;
    sbit  RXDATA1_SPI2_RXFR1_bit at SPI2_RXFR1.B1;
    sbit  RXDATA2_SPI2_RXFR1_bit at SPI2_RXFR1.B2;
    sbit  RXDATA3_SPI2_RXFR1_bit at SPI2_RXFR1.B3;
    sbit  RXDATA4_SPI2_RXFR1_bit at SPI2_RXFR1.B4;
    sbit  RXDATA5_SPI2_RXFR1_bit at SPI2_RXFR1.B5;
    sbit  RXDATA6_SPI2_RXFR1_bit at SPI2_RXFR1.B6;
    sbit  RXDATA7_SPI2_RXFR1_bit at SPI2_RXFR1.B7;
    sbit  RXDATA8_SPI2_RXFR1_bit at SPI2_RXFR1.B8;
    sbit  RXDATA9_SPI2_RXFR1_bit at SPI2_RXFR1.B9;
    sbit  RXDATA10_SPI2_RXFR1_bit at SPI2_RXFR1.B10;
    sbit  RXDATA11_SPI2_RXFR1_bit at SPI2_RXFR1.B11;
    sbit  RXDATA12_SPI2_RXFR1_bit at SPI2_RXFR1.B12;
    sbit  RXDATA13_SPI2_RXFR1_bit at SPI2_RXFR1.B13;
    sbit  RXDATA14_SPI2_RXFR1_bit at SPI2_RXFR1.B14;
    sbit  RXDATA15_SPI2_RXFR1_bit at SPI2_RXFR1.B15;
    sbit  RXDATA16_SPI2_RXFR1_bit at SPI2_RXFR1.B16;
    sbit  RXDATA17_SPI2_RXFR1_bit at SPI2_RXFR1.B17;
    sbit  RXDATA18_SPI2_RXFR1_bit at SPI2_RXFR1.B18;
    sbit  RXDATA19_SPI2_RXFR1_bit at SPI2_RXFR1.B19;
    sbit  RXDATA20_SPI2_RXFR1_bit at SPI2_RXFR1.B20;
    sbit  RXDATA21_SPI2_RXFR1_bit at SPI2_RXFR1.B21;
    sbit  RXDATA22_SPI2_RXFR1_bit at SPI2_RXFR1.B22;
    sbit  RXDATA23_SPI2_RXFR1_bit at SPI2_RXFR1.B23;
    sbit  RXDATA24_SPI2_RXFR1_bit at SPI2_RXFR1.B24;
    sbit  RXDATA25_SPI2_RXFR1_bit at SPI2_RXFR1.B25;
    sbit  RXDATA26_SPI2_RXFR1_bit at SPI2_RXFR1.B26;
    sbit  RXDATA27_SPI2_RXFR1_bit at SPI2_RXFR1.B27;
    sbit  RXDATA28_SPI2_RXFR1_bit at SPI2_RXFR1.B28;
    sbit  RXDATA29_SPI2_RXFR1_bit at SPI2_RXFR1.B29;
    sbit  RXDATA30_SPI2_RXFR1_bit at SPI2_RXFR1.B30;
    sbit  RXDATA31_SPI2_RXFR1_bit at SPI2_RXFR1.B31;

sfr unsigned long   volatile SPI2_RXFR2           absolute 0x400AC084;
    sbit  RXDATA0_SPI2_RXFR2_bit at SPI2_RXFR2.B0;
    sbit  RXDATA1_SPI2_RXFR2_bit at SPI2_RXFR2.B1;
    sbit  RXDATA2_SPI2_RXFR2_bit at SPI2_RXFR2.B2;
    sbit  RXDATA3_SPI2_RXFR2_bit at SPI2_RXFR2.B3;
    sbit  RXDATA4_SPI2_RXFR2_bit at SPI2_RXFR2.B4;
    sbit  RXDATA5_SPI2_RXFR2_bit at SPI2_RXFR2.B5;
    sbit  RXDATA6_SPI2_RXFR2_bit at SPI2_RXFR2.B6;
    sbit  RXDATA7_SPI2_RXFR2_bit at SPI2_RXFR2.B7;
    sbit  RXDATA8_SPI2_RXFR2_bit at SPI2_RXFR2.B8;
    sbit  RXDATA9_SPI2_RXFR2_bit at SPI2_RXFR2.B9;
    sbit  RXDATA10_SPI2_RXFR2_bit at SPI2_RXFR2.B10;
    sbit  RXDATA11_SPI2_RXFR2_bit at SPI2_RXFR2.B11;
    sbit  RXDATA12_SPI2_RXFR2_bit at SPI2_RXFR2.B12;
    sbit  RXDATA13_SPI2_RXFR2_bit at SPI2_RXFR2.B13;
    sbit  RXDATA14_SPI2_RXFR2_bit at SPI2_RXFR2.B14;
    sbit  RXDATA15_SPI2_RXFR2_bit at SPI2_RXFR2.B15;
    sbit  RXDATA16_SPI2_RXFR2_bit at SPI2_RXFR2.B16;
    sbit  RXDATA17_SPI2_RXFR2_bit at SPI2_RXFR2.B17;
    sbit  RXDATA18_SPI2_RXFR2_bit at SPI2_RXFR2.B18;
    sbit  RXDATA19_SPI2_RXFR2_bit at SPI2_RXFR2.B19;
    sbit  RXDATA20_SPI2_RXFR2_bit at SPI2_RXFR2.B20;
    sbit  RXDATA21_SPI2_RXFR2_bit at SPI2_RXFR2.B21;
    sbit  RXDATA22_SPI2_RXFR2_bit at SPI2_RXFR2.B22;
    sbit  RXDATA23_SPI2_RXFR2_bit at SPI2_RXFR2.B23;
    sbit  RXDATA24_SPI2_RXFR2_bit at SPI2_RXFR2.B24;
    sbit  RXDATA25_SPI2_RXFR2_bit at SPI2_RXFR2.B25;
    sbit  RXDATA26_SPI2_RXFR2_bit at SPI2_RXFR2.B26;
    sbit  RXDATA27_SPI2_RXFR2_bit at SPI2_RXFR2.B27;
    sbit  RXDATA28_SPI2_RXFR2_bit at SPI2_RXFR2.B28;
    sbit  RXDATA29_SPI2_RXFR2_bit at SPI2_RXFR2.B29;
    sbit  RXDATA30_SPI2_RXFR2_bit at SPI2_RXFR2.B30;
    sbit  RXDATA31_SPI2_RXFR2_bit at SPI2_RXFR2.B31;

sfr unsigned long   volatile SPI2_RXFR3           absolute 0x400AC088;
    sbit  RXDATA0_SPI2_RXFR3_bit at SPI2_RXFR3.B0;
    sbit  RXDATA1_SPI2_RXFR3_bit at SPI2_RXFR3.B1;
    sbit  RXDATA2_SPI2_RXFR3_bit at SPI2_RXFR3.B2;
    sbit  RXDATA3_SPI2_RXFR3_bit at SPI2_RXFR3.B3;
    sbit  RXDATA4_SPI2_RXFR3_bit at SPI2_RXFR3.B4;
    sbit  RXDATA5_SPI2_RXFR3_bit at SPI2_RXFR3.B5;
    sbit  RXDATA6_SPI2_RXFR3_bit at SPI2_RXFR3.B6;
    sbit  RXDATA7_SPI2_RXFR3_bit at SPI2_RXFR3.B7;
    sbit  RXDATA8_SPI2_RXFR3_bit at SPI2_RXFR3.B8;
    sbit  RXDATA9_SPI2_RXFR3_bit at SPI2_RXFR3.B9;
    sbit  RXDATA10_SPI2_RXFR3_bit at SPI2_RXFR3.B10;
    sbit  RXDATA11_SPI2_RXFR3_bit at SPI2_RXFR3.B11;
    sbit  RXDATA12_SPI2_RXFR3_bit at SPI2_RXFR3.B12;
    sbit  RXDATA13_SPI2_RXFR3_bit at SPI2_RXFR3.B13;
    sbit  RXDATA14_SPI2_RXFR3_bit at SPI2_RXFR3.B14;
    sbit  RXDATA15_SPI2_RXFR3_bit at SPI2_RXFR3.B15;
    sbit  RXDATA16_SPI2_RXFR3_bit at SPI2_RXFR3.B16;
    sbit  RXDATA17_SPI2_RXFR3_bit at SPI2_RXFR3.B17;
    sbit  RXDATA18_SPI2_RXFR3_bit at SPI2_RXFR3.B18;
    sbit  RXDATA19_SPI2_RXFR3_bit at SPI2_RXFR3.B19;
    sbit  RXDATA20_SPI2_RXFR3_bit at SPI2_RXFR3.B20;
    sbit  RXDATA21_SPI2_RXFR3_bit at SPI2_RXFR3.B21;
    sbit  RXDATA22_SPI2_RXFR3_bit at SPI2_RXFR3.B22;
    sbit  RXDATA23_SPI2_RXFR3_bit at SPI2_RXFR3.B23;
    sbit  RXDATA24_SPI2_RXFR3_bit at SPI2_RXFR3.B24;
    sbit  RXDATA25_SPI2_RXFR3_bit at SPI2_RXFR3.B25;
    sbit  RXDATA26_SPI2_RXFR3_bit at SPI2_RXFR3.B26;
    sbit  RXDATA27_SPI2_RXFR3_bit at SPI2_RXFR3.B27;
    sbit  RXDATA28_SPI2_RXFR3_bit at SPI2_RXFR3.B28;
    sbit  RXDATA29_SPI2_RXFR3_bit at SPI2_RXFR3.B29;
    sbit  RXDATA30_SPI2_RXFR3_bit at SPI2_RXFR3.B30;
    sbit  RXDATA31_SPI2_RXFR3_bit at SPI2_RXFR3.B31;

sfr unsigned long   volatile PDB1_SC              absolute 0x40031000;
    sbit  LDOK_PDB1_SC_bit at PDB1_SC.B0;
    sbit  CONT_PDB1_SC_bit at PDB1_SC.B1;
    const register unsigned short int MULT0 = 2;
    sbit  MULT0_bit at PDB1_SC.B2;
    const register unsigned short int MULT1 = 3;
    sbit  MULT1_bit at PDB1_SC.B3;
    const register unsigned short int PDBIE = 5;
    sbit  PDBIE_bit at PDB1_SC.B5;
    const register unsigned short int PDBIF = 6;
    sbit  PDBIF_bit at PDB1_SC.B6;
    const register unsigned short int PDBEN = 7;
    sbit  PDBEN_bit at PDB1_SC.B7;
    const register unsigned short int TRGSEL0 = 8;
    sbit  TRGSEL0_bit at PDB1_SC.B8;
    const register unsigned short int TRGSEL1 = 9;
    sbit  TRGSEL1_bit at PDB1_SC.B9;
    const register unsigned short int TRGSEL2 = 10;
    sbit  TRGSEL2_bit at PDB1_SC.B10;
    const register unsigned short int TRGSEL3 = 11;
    sbit  TRGSEL3_bit at PDB1_SC.B11;
    const register unsigned short int PRESCALER0 = 12;
    sbit  PRESCALER0_bit at PDB1_SC.B12;
    const register unsigned short int PRESCALER1 = 13;
    sbit  PRESCALER1_bit at PDB1_SC.B13;
    const register unsigned short int PRESCALER2 = 14;
    sbit  PRESCALER2_bit at PDB1_SC.B14;
    const register unsigned short int DMAEN = 15;
    sbit  DMAEN_bit at PDB1_SC.B15;
    const register unsigned short int SWTRIG = 16;
    sbit  SWTRIG_bit at PDB1_SC.B16;
    const register unsigned short int PDBEIE = 17;
    sbit  PDBEIE_bit at PDB1_SC.B17;
    const register unsigned short int LDMOD0 = 18;
    sbit  LDMOD0_bit at PDB1_SC.B18;
    const register unsigned short int LDMOD1 = 19;
    sbit  LDMOD1_bit at PDB1_SC.B19;

sfr unsigned long   volatile PDB1_MOD             absolute 0x40031004;
    sbit  MOD0_PDB1_MOD_bit at PDB1_MOD.B0;
    sbit  MOD1_PDB1_MOD_bit at PDB1_MOD.B1;
    sbit  MOD2_PDB1_MOD_bit at PDB1_MOD.B2;
    sbit  MOD3_PDB1_MOD_bit at PDB1_MOD.B3;
    sbit  MOD4_PDB1_MOD_bit at PDB1_MOD.B4;
    sbit  MOD5_PDB1_MOD_bit at PDB1_MOD.B5;
    sbit  MOD6_PDB1_MOD_bit at PDB1_MOD.B6;
    sbit  MOD7_PDB1_MOD_bit at PDB1_MOD.B7;
    sbit  MOD8_PDB1_MOD_bit at PDB1_MOD.B8;
    sbit  MOD9_PDB1_MOD_bit at PDB1_MOD.B9;
    sbit  MOD10_PDB1_MOD_bit at PDB1_MOD.B10;
    sbit  MOD11_PDB1_MOD_bit at PDB1_MOD.B11;
    sbit  MOD12_PDB1_MOD_bit at PDB1_MOD.B12;
    sbit  MOD13_PDB1_MOD_bit at PDB1_MOD.B13;
    sbit  MOD14_PDB1_MOD_bit at PDB1_MOD.B14;
    sbit  MOD15_PDB1_MOD_bit at PDB1_MOD.B15;

sfr unsigned long   volatile PDB1_CNT             absolute 0x40031008;
    const register unsigned short int CNT0 = 0;
    sbit  CNT0_bit at PDB1_CNT.B0;
    const register unsigned short int CNT1 = 1;
    sbit  CNT1_bit at PDB1_CNT.B1;
    const register unsigned short int CNT2 = 2;
    sbit  CNT2_bit at PDB1_CNT.B2;
    const register unsigned short int CNT3 = 3;
    sbit  CNT3_bit at PDB1_CNT.B3;
    const register unsigned short int CNT4 = 4;
    sbit  CNT4_bit at PDB1_CNT.B4;
    const register unsigned short int CNT5 = 5;
    sbit  CNT5_bit at PDB1_CNT.B5;
    const register unsigned short int CNT6 = 6;
    sbit  CNT6_bit at PDB1_CNT.B6;
    const register unsigned short int CNT7 = 7;
    sbit  CNT7_bit at PDB1_CNT.B7;
    const register unsigned short int CNT8 = 8;
    sbit  CNT8_bit at PDB1_CNT.B8;
    const register unsigned short int CNT9 = 9;
    sbit  CNT9_bit at PDB1_CNT.B9;
    const register unsigned short int CNT10 = 10;
    sbit  CNT10_bit at PDB1_CNT.B10;
    const register unsigned short int CNT11 = 11;
    sbit  CNT11_bit at PDB1_CNT.B11;
    const register unsigned short int CNT12 = 12;
    sbit  CNT12_bit at PDB1_CNT.B12;
    const register unsigned short int CNT13 = 13;
    sbit  CNT13_bit at PDB1_CNT.B13;
    const register unsigned short int CNT14 = 14;
    sbit  CNT14_bit at PDB1_CNT.B14;
    const register unsigned short int CNT15 = 15;
    sbit  CNT15_bit at PDB1_CNT.B15;

sfr unsigned long   volatile PDB1_IDLY            absolute 0x4003100C;
    const register unsigned short int IDLY0 = 0;
    sbit  IDLY0_bit at PDB1_IDLY.B0;
    const register unsigned short int IDLY1 = 1;
    sbit  IDLY1_bit at PDB1_IDLY.B1;
    const register unsigned short int IDLY2 = 2;
    sbit  IDLY2_bit at PDB1_IDLY.B2;
    const register unsigned short int IDLY3 = 3;
    sbit  IDLY3_bit at PDB1_IDLY.B3;
    const register unsigned short int IDLY4 = 4;
    sbit  IDLY4_bit at PDB1_IDLY.B4;
    const register unsigned short int IDLY5 = 5;
    sbit  IDLY5_bit at PDB1_IDLY.B5;
    const register unsigned short int IDLY6 = 6;
    sbit  IDLY6_bit at PDB1_IDLY.B6;
    const register unsigned short int IDLY7 = 7;
    sbit  IDLY7_bit at PDB1_IDLY.B7;
    const register unsigned short int IDLY8 = 8;
    sbit  IDLY8_bit at PDB1_IDLY.B8;
    const register unsigned short int IDLY9 = 9;
    sbit  IDLY9_bit at PDB1_IDLY.B9;
    const register unsigned short int IDLY10 = 10;
    sbit  IDLY10_bit at PDB1_IDLY.B10;
    const register unsigned short int IDLY11 = 11;
    sbit  IDLY11_bit at PDB1_IDLY.B11;
    const register unsigned short int IDLY12 = 12;
    sbit  IDLY12_bit at PDB1_IDLY.B12;
    const register unsigned short int IDLY13 = 13;
    sbit  IDLY13_bit at PDB1_IDLY.B13;
    const register unsigned short int IDLY14 = 14;
    sbit  IDLY14_bit at PDB1_IDLY.B14;
    const register unsigned short int IDLY15 = 15;
    sbit  IDLY15_bit at PDB1_IDLY.B15;

sfr unsigned long   volatile PDB1_CH0C1           absolute 0x40031010;
    const register unsigned short int EN0 = 0;
    sbit  EN0_bit at PDB1_CH0C1.B0;
    const register unsigned short int EN1 = 1;
    sbit  EN1_bit at PDB1_CH0C1.B1;
    const register unsigned short int EN2 = 2;
    sbit  EN2_bit at PDB1_CH0C1.B2;
    const register unsigned short int EN3 = 3;
    sbit  EN3_bit at PDB1_CH0C1.B3;
    const register unsigned short int EN4 = 4;
    sbit  EN4_bit at PDB1_CH0C1.B4;
    const register unsigned short int EN5 = 5;
    sbit  EN5_bit at PDB1_CH0C1.B5;
    const register unsigned short int EN6 = 6;
    sbit  EN6_bit at PDB1_CH0C1.B6;
    const register unsigned short int EN7 = 7;
    sbit  EN7_bit at PDB1_CH0C1.B7;
    const register unsigned short int TOS0 = 8;
    sbit  TOS0_bit at PDB1_CH0C1.B8;
    const register unsigned short int TOS1 = 9;
    sbit  TOS1_bit at PDB1_CH0C1.B9;
    const register unsigned short int TOS2 = 10;
    sbit  TOS2_bit at PDB1_CH0C1.B10;
    const register unsigned short int TOS3 = 11;
    sbit  TOS3_bit at PDB1_CH0C1.B11;
    const register unsigned short int TOS4 = 12;
    sbit  TOS4_bit at PDB1_CH0C1.B12;
    const register unsigned short int TOS5 = 13;
    sbit  TOS5_bit at PDB1_CH0C1.B13;
    const register unsigned short int TOS6 = 14;
    sbit  TOS6_bit at PDB1_CH0C1.B14;
    const register unsigned short int TOS7 = 15;
    sbit  TOS7_bit at PDB1_CH0C1.B15;
    const register unsigned short int BB0 = 16;
    sbit  BB0_bit at PDB1_CH0C1.B16;
    const register unsigned short int BB1 = 17;
    sbit  BB1_bit at PDB1_CH0C1.B17;
    const register unsigned short int BB2 = 18;
    sbit  BB2_bit at PDB1_CH0C1.B18;
    const register unsigned short int BB3 = 19;
    sbit  BB3_bit at PDB1_CH0C1.B19;
    const register unsigned short int BB4 = 20;
    sbit  BB4_bit at PDB1_CH0C1.B20;
    const register unsigned short int BB5 = 21;
    sbit  BB5_bit at PDB1_CH0C1.B21;
    const register unsigned short int BB6 = 22;
    sbit  BB6_bit at PDB1_CH0C1.B22;
    const register unsigned short int BB7 = 23;
    sbit  BB7_bit at PDB1_CH0C1.B23;

sfr unsigned long   volatile PDB1_CH1C1           absolute 0x40031038;
    sbit  EN0_PDB1_CH1C1_bit at PDB1_CH1C1.B0;
    sbit  EN1_PDB1_CH1C1_bit at PDB1_CH1C1.B1;
    sbit  EN2_PDB1_CH1C1_bit at PDB1_CH1C1.B2;
    sbit  EN3_PDB1_CH1C1_bit at PDB1_CH1C1.B3;
    sbit  EN4_PDB1_CH1C1_bit at PDB1_CH1C1.B4;
    sbit  EN5_PDB1_CH1C1_bit at PDB1_CH1C1.B5;
    sbit  EN6_PDB1_CH1C1_bit at PDB1_CH1C1.B6;
    sbit  EN7_PDB1_CH1C1_bit at PDB1_CH1C1.B7;
    sbit  TOS0_PDB1_CH1C1_bit at PDB1_CH1C1.B8;
    sbit  TOS1_PDB1_CH1C1_bit at PDB1_CH1C1.B9;
    sbit  TOS2_PDB1_CH1C1_bit at PDB1_CH1C1.B10;
    sbit  TOS3_PDB1_CH1C1_bit at PDB1_CH1C1.B11;
    sbit  TOS4_PDB1_CH1C1_bit at PDB1_CH1C1.B12;
    sbit  TOS5_PDB1_CH1C1_bit at PDB1_CH1C1.B13;
    sbit  TOS6_PDB1_CH1C1_bit at PDB1_CH1C1.B14;
    sbit  TOS7_PDB1_CH1C1_bit at PDB1_CH1C1.B15;
    sbit  BB0_PDB1_CH1C1_bit at PDB1_CH1C1.B16;
    sbit  BB1_PDB1_CH1C1_bit at PDB1_CH1C1.B17;
    sbit  BB2_PDB1_CH1C1_bit at PDB1_CH1C1.B18;
    sbit  BB3_PDB1_CH1C1_bit at PDB1_CH1C1.B19;
    sbit  BB4_PDB1_CH1C1_bit at PDB1_CH1C1.B20;
    sbit  BB5_PDB1_CH1C1_bit at PDB1_CH1C1.B21;
    sbit  BB6_PDB1_CH1C1_bit at PDB1_CH1C1.B22;
    sbit  BB7_PDB1_CH1C1_bit at PDB1_CH1C1.B23;

sfr unsigned long   volatile PDB1_CH0S            absolute 0x40031014;
    sbit  ERR0_PDB1_CH0S_bit at PDB1_CH0S.B0;
    sbit  ERR1_PDB1_CH0S_bit at PDB1_CH0S.B1;
    sbit  ERR2_PDB1_CH0S_bit at PDB1_CH0S.B2;
    sbit  ERR3_PDB1_CH0S_bit at PDB1_CH0S.B3;
    sbit  ERR4_PDB1_CH0S_bit at PDB1_CH0S.B4;
    sbit  ERR5_PDB1_CH0S_bit at PDB1_CH0S.B5;
    sbit  ERR6_PDB1_CH0S_bit at PDB1_CH0S.B6;
    sbit  ERR7_PDB1_CH0S_bit at PDB1_CH0S.B7;
    const register unsigned short int CF0 = 16;
    sbit  CF0_bit at PDB1_CH0S.B16;
    const register unsigned short int CF1 = 17;
    sbit  CF1_bit at PDB1_CH0S.B17;
    const register unsigned short int CF2 = 18;
    sbit  CF2_bit at PDB1_CH0S.B18;
    const register unsigned short int CF3 = 19;
    sbit  CF3_bit at PDB1_CH0S.B19;
    const register unsigned short int CF4 = 20;
    sbit  CF4_bit at PDB1_CH0S.B20;
    const register unsigned short int CF5 = 21;
    sbit  CF5_bit at PDB1_CH0S.B21;
    const register unsigned short int CF6 = 22;
    sbit  CF6_bit at PDB1_CH0S.B22;
    const register unsigned short int CF7 = 23;
    sbit  CF7_bit at PDB1_CH0S.B23;

sfr unsigned long   volatile PDB1_CH1S            absolute 0x4003103C;
    sbit  ERR0_PDB1_CH1S_bit at PDB1_CH1S.B0;
    sbit  ERR1_PDB1_CH1S_bit at PDB1_CH1S.B1;
    sbit  ERR2_PDB1_CH1S_bit at PDB1_CH1S.B2;
    sbit  ERR3_PDB1_CH1S_bit at PDB1_CH1S.B3;
    sbit  ERR4_PDB1_CH1S_bit at PDB1_CH1S.B4;
    sbit  ERR5_PDB1_CH1S_bit at PDB1_CH1S.B5;
    sbit  ERR6_PDB1_CH1S_bit at PDB1_CH1S.B6;
    sbit  ERR7_PDB1_CH1S_bit at PDB1_CH1S.B7;
    sbit  CF0_PDB1_CH1S_bit at PDB1_CH1S.B16;
    sbit  CF1_PDB1_CH1S_bit at PDB1_CH1S.B17;
    sbit  CF2_PDB1_CH1S_bit at PDB1_CH1S.B18;
    sbit  CF3_PDB1_CH1S_bit at PDB1_CH1S.B19;
    sbit  CF4_PDB1_CH1S_bit at PDB1_CH1S.B20;
    sbit  CF5_PDB1_CH1S_bit at PDB1_CH1S.B21;
    sbit  CF6_PDB1_CH1S_bit at PDB1_CH1S.B22;
    sbit  CF7_PDB1_CH1S_bit at PDB1_CH1S.B23;

sfr unsigned long   volatile PDB1_CH0DLY0         absolute 0x40031018;
    const register unsigned short int DLY0 = 0;
    sbit  DLY0_bit at PDB1_CH0DLY0.B0;
    const register unsigned short int DLY1 = 1;
    sbit  DLY1_bit at PDB1_CH0DLY0.B1;
    const register unsigned short int DLY2 = 2;
    sbit  DLY2_bit at PDB1_CH0DLY0.B2;
    const register unsigned short int DLY3 = 3;
    sbit  DLY3_bit at PDB1_CH0DLY0.B3;
    const register unsigned short int DLY4 = 4;
    sbit  DLY4_bit at PDB1_CH0DLY0.B4;
    const register unsigned short int DLY5 = 5;
    sbit  DLY5_bit at PDB1_CH0DLY0.B5;
    const register unsigned short int DLY6 = 6;
    sbit  DLY6_bit at PDB1_CH0DLY0.B6;
    const register unsigned short int DLY7 = 7;
    sbit  DLY7_bit at PDB1_CH0DLY0.B7;
    const register unsigned short int DLY8 = 8;
    sbit  DLY8_bit at PDB1_CH0DLY0.B8;
    const register unsigned short int DLY9 = 9;
    sbit  DLY9_bit at PDB1_CH0DLY0.B9;
    const register unsigned short int DLY10 = 10;
    sbit  DLY10_bit at PDB1_CH0DLY0.B10;
    const register unsigned short int DLY11 = 11;
    sbit  DLY11_bit at PDB1_CH0DLY0.B11;
    const register unsigned short int DLY12 = 12;
    sbit  DLY12_bit at PDB1_CH0DLY0.B12;
    const register unsigned short int DLY13 = 13;
    sbit  DLY13_bit at PDB1_CH0DLY0.B13;
    const register unsigned short int DLY14 = 14;
    sbit  DLY14_bit at PDB1_CH0DLY0.B14;
    const register unsigned short int DLY15 = 15;
    sbit  DLY15_bit at PDB1_CH0DLY0.B15;

sfr unsigned long   volatile PDB1_CH1DLY0         absolute 0x40031040;
    sbit  DLY0_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B0;
    sbit  DLY1_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B1;
    sbit  DLY2_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B2;
    sbit  DLY3_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B3;
    sbit  DLY4_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B4;
    sbit  DLY5_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B5;
    sbit  DLY6_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B6;
    sbit  DLY7_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B7;
    sbit  DLY8_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B8;
    sbit  DLY9_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B9;
    sbit  DLY10_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B10;
    sbit  DLY11_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B11;
    sbit  DLY12_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B12;
    sbit  DLY13_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B13;
    sbit  DLY14_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B14;
    sbit  DLY15_PDB1_CH1DLY0_bit at PDB1_CH1DLY0.B15;

sfr unsigned long   volatile PDB1_CH0DLY1         absolute 0x4003101C;
    sbit  DLY0_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B0;
    sbit  DLY1_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B1;
    sbit  DLY2_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B2;
    sbit  DLY3_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B3;
    sbit  DLY4_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B4;
    sbit  DLY5_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B5;
    sbit  DLY6_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B6;
    sbit  DLY7_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B7;
    sbit  DLY8_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B8;
    sbit  DLY9_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B9;
    sbit  DLY10_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B10;
    sbit  DLY11_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B11;
    sbit  DLY12_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B12;
    sbit  DLY13_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B13;
    sbit  DLY14_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B14;
    sbit  DLY15_PDB1_CH0DLY1_bit at PDB1_CH0DLY1.B15;

sfr unsigned long   volatile PDB1_CH1DLY1         absolute 0x40031044;
    sbit  DLY0_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B0;
    sbit  DLY1_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B1;
    sbit  DLY2_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B2;
    sbit  DLY3_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B3;
    sbit  DLY4_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B4;
    sbit  DLY5_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B5;
    sbit  DLY6_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B6;
    sbit  DLY7_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B7;
    sbit  DLY8_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B8;
    sbit  DLY9_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B9;
    sbit  DLY10_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B10;
    sbit  DLY11_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B11;
    sbit  DLY12_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B12;
    sbit  DLY13_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B13;
    sbit  DLY14_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B14;
    sbit  DLY15_PDB1_CH1DLY1_bit at PDB1_CH1DLY1.B15;

sfr unsigned long   volatile PDB1_DACINTC         absolute 0x40031150;
    const register unsigned short int TOE = 0;
    sbit  TOE_bit at PDB1_DACINTC.B0;
    const register unsigned short int EXT = 1;
    sbit  EXT_bit at PDB1_DACINTC.B1;

sfr unsigned long   volatile PDB1_DACINT          absolute 0x40031154;
    sbit  INT0_PDB1_DACINT_bit at PDB1_DACINT.B0;
    sbit  INT1_PDB1_DACINT_bit at PDB1_DACINT.B1;
    sbit  INT2_PDB1_DACINT_bit at PDB1_DACINT.B2;
    sbit  INT3_PDB1_DACINT_bit at PDB1_DACINT.B3;
    sbit  INT4_PDB1_DACINT_bit at PDB1_DACINT.B4;
    sbit  INT5_PDB1_DACINT_bit at PDB1_DACINT.B5;
    sbit  INT6_PDB1_DACINT_bit at PDB1_DACINT.B6;
    sbit  INT7_PDB1_DACINT_bit at PDB1_DACINT.B7;
    sbit  INT8_PDB1_DACINT_bit at PDB1_DACINT.B8;
    sbit  INT9_PDB1_DACINT_bit at PDB1_DACINT.B9;
    sbit  INT10_PDB1_DACINT_bit at PDB1_DACINT.B10;
    sbit  INT11_PDB1_DACINT_bit at PDB1_DACINT.B11;
    sbit  INT12_PDB1_DACINT_bit at PDB1_DACINT.B12;
    sbit  INT13_PDB1_DACINT_bit at PDB1_DACINT.B13;
    sbit  INT14_PDB1_DACINT_bit at PDB1_DACINT.B14;
    sbit  INT15_PDB1_DACINT_bit at PDB1_DACINT.B15;

sfr unsigned long   volatile PDB1_POEN            absolute 0x40031190;
    const register unsigned short int POEN0 = 0;
    sbit  POEN0_bit at PDB1_POEN.B0;
    const register unsigned short int POEN1 = 1;
    sbit  POEN1_bit at PDB1_POEN.B1;
    const register unsigned short int POEN2 = 2;
    sbit  POEN2_bit at PDB1_POEN.B2;
    const register unsigned short int POEN3 = 3;
    sbit  POEN3_bit at PDB1_POEN.B3;
    const register unsigned short int POEN4 = 4;
    sbit  POEN4_bit at PDB1_POEN.B4;
    const register unsigned short int POEN5 = 5;
    sbit  POEN5_bit at PDB1_POEN.B5;
    const register unsigned short int POEN6 = 6;
    sbit  POEN6_bit at PDB1_POEN.B6;
    const register unsigned short int POEN7 = 7;
    sbit  POEN7_bit at PDB1_POEN.B7;

sfr unsigned long   volatile PDB1_PO0DLY          absolute 0x40031194;
    const register unsigned short int DLY20 = 0;
    sbit  DLY20_bit at PDB1_PO0DLY.B0;
    const register unsigned short int DLY21 = 1;
    sbit  DLY21_bit at PDB1_PO0DLY.B1;
    const register unsigned short int DLY22 = 2;
    sbit  DLY22_bit at PDB1_PO0DLY.B2;
    const register unsigned short int DLY23 = 3;
    sbit  DLY23_bit at PDB1_PO0DLY.B3;
    const register unsigned short int DLY24 = 4;
    sbit  DLY24_bit at PDB1_PO0DLY.B4;
    const register unsigned short int DLY25 = 5;
    sbit  DLY25_bit at PDB1_PO0DLY.B5;
    const register unsigned short int DLY26 = 6;
    sbit  DLY26_bit at PDB1_PO0DLY.B6;
    const register unsigned short int DLY27 = 7;
    sbit  DLY27_bit at PDB1_PO0DLY.B7;
    const register unsigned short int DLY28 = 8;
    sbit  DLY28_bit at PDB1_PO0DLY.B8;
    const register unsigned short int DLY29 = 9;
    sbit  DLY29_bit at PDB1_PO0DLY.B9;
    const register unsigned short int DLY210 = 10;
    sbit  DLY210_bit at PDB1_PO0DLY.B10;
    const register unsigned short int DLY211 = 11;
    sbit  DLY211_bit at PDB1_PO0DLY.B11;
    const register unsigned short int DLY212 = 12;
    sbit  DLY212_bit at PDB1_PO0DLY.B12;
    const register unsigned short int DLY213 = 13;
    sbit  DLY213_bit at PDB1_PO0DLY.B13;
    const register unsigned short int DLY214 = 14;
    sbit  DLY214_bit at PDB1_PO0DLY.B14;
    const register unsigned short int DLY215 = 15;
    sbit  DLY215_bit at PDB1_PO0DLY.B15;
    sbit  DLY10_PDB1_PO0DLY_bit at PDB1_PO0DLY.B16;
    sbit  DLY11_PDB1_PO0DLY_bit at PDB1_PO0DLY.B17;
    sbit  DLY12_PDB1_PO0DLY_bit at PDB1_PO0DLY.B18;
    sbit  DLY13_PDB1_PO0DLY_bit at PDB1_PO0DLY.B19;
    sbit  DLY14_PDB1_PO0DLY_bit at PDB1_PO0DLY.B20;
    sbit  DLY15_PDB1_PO0DLY_bit at PDB1_PO0DLY.B21;
    const register unsigned short int DLY16 = 22;
    sbit  DLY16_bit at PDB1_PO0DLY.B22;
    const register unsigned short int DLY17 = 23;
    sbit  DLY17_bit at PDB1_PO0DLY.B23;
    const register unsigned short int DLY18 = 24;
    sbit  DLY18_bit at PDB1_PO0DLY.B24;
    const register unsigned short int DLY19 = 25;
    sbit  DLY19_bit at PDB1_PO0DLY.B25;
    const register unsigned short int DLY110 = 26;
    sbit  DLY110_bit at PDB1_PO0DLY.B26;
    const register unsigned short int DLY111 = 27;
    sbit  DLY111_bit at PDB1_PO0DLY.B27;
    const register unsigned short int DLY112 = 28;
    sbit  DLY112_bit at PDB1_PO0DLY.B28;
    const register unsigned short int DLY113 = 29;
    sbit  DLY113_bit at PDB1_PO0DLY.B29;
    const register unsigned short int DLY114 = 30;
    sbit  DLY114_bit at PDB1_PO0DLY.B30;
    const register unsigned short int DLY115 = 31;
    sbit  DLY115_bit at PDB1_PO0DLY.B31;

sfr unsigned long   volatile PDB1_PO1DLY          absolute 0x40031198;
    sbit  DLY20_PDB1_PO1DLY_bit at PDB1_PO1DLY.B0;
    sbit  DLY21_PDB1_PO1DLY_bit at PDB1_PO1DLY.B1;
    sbit  DLY22_PDB1_PO1DLY_bit at PDB1_PO1DLY.B2;
    sbit  DLY23_PDB1_PO1DLY_bit at PDB1_PO1DLY.B3;
    sbit  DLY24_PDB1_PO1DLY_bit at PDB1_PO1DLY.B4;
    sbit  DLY25_PDB1_PO1DLY_bit at PDB1_PO1DLY.B5;
    sbit  DLY26_PDB1_PO1DLY_bit at PDB1_PO1DLY.B6;
    sbit  DLY27_PDB1_PO1DLY_bit at PDB1_PO1DLY.B7;
    sbit  DLY28_PDB1_PO1DLY_bit at PDB1_PO1DLY.B8;
    sbit  DLY29_PDB1_PO1DLY_bit at PDB1_PO1DLY.B9;
    sbit  DLY210_PDB1_PO1DLY_bit at PDB1_PO1DLY.B10;
    sbit  DLY211_PDB1_PO1DLY_bit at PDB1_PO1DLY.B11;
    sbit  DLY212_PDB1_PO1DLY_bit at PDB1_PO1DLY.B12;
    sbit  DLY213_PDB1_PO1DLY_bit at PDB1_PO1DLY.B13;
    sbit  DLY214_PDB1_PO1DLY_bit at PDB1_PO1DLY.B14;
    sbit  DLY215_PDB1_PO1DLY_bit at PDB1_PO1DLY.B15;
    sbit  DLY10_PDB1_PO1DLY_bit at PDB1_PO1DLY.B16;
    sbit  DLY11_PDB1_PO1DLY_bit at PDB1_PO1DLY.B17;
    sbit  DLY12_PDB1_PO1DLY_bit at PDB1_PO1DLY.B18;
    sbit  DLY13_PDB1_PO1DLY_bit at PDB1_PO1DLY.B19;
    sbit  DLY14_PDB1_PO1DLY_bit at PDB1_PO1DLY.B20;
    sbit  DLY15_PDB1_PO1DLY_bit at PDB1_PO1DLY.B21;
    sbit  DLY16_PDB1_PO1DLY_bit at PDB1_PO1DLY.B22;
    sbit  DLY17_PDB1_PO1DLY_bit at PDB1_PO1DLY.B23;
    sbit  DLY18_PDB1_PO1DLY_bit at PDB1_PO1DLY.B24;
    sbit  DLY19_PDB1_PO1DLY_bit at PDB1_PO1DLY.B25;
    sbit  DLY110_PDB1_PO1DLY_bit at PDB1_PO1DLY.B26;
    sbit  DLY111_PDB1_PO1DLY_bit at PDB1_PO1DLY.B27;
    sbit  DLY112_PDB1_PO1DLY_bit at PDB1_PO1DLY.B28;
    sbit  DLY113_PDB1_PO1DLY_bit at PDB1_PO1DLY.B29;
    sbit  DLY114_PDB1_PO1DLY_bit at PDB1_PO1DLY.B30;
    sbit  DLY115_PDB1_PO1DLY_bit at PDB1_PO1DLY.B31;

sfr unsigned long   volatile PDB0_SC              absolute 0x40036000;
    sbit  LDOK_PDB0_SC_bit at PDB0_SC.B0;
    sbit  CONT_PDB0_SC_bit at PDB0_SC.B1;
    sbit  MULT0_PDB0_SC_bit at PDB0_SC.B2;
    sbit  MULT1_PDB0_SC_bit at PDB0_SC.B3;
    sbit  PDBIE_PDB0_SC_bit at PDB0_SC.B5;
    sbit  PDBIF_PDB0_SC_bit at PDB0_SC.B6;
    sbit  PDBEN_PDB0_SC_bit at PDB0_SC.B7;
    sbit  TRGSEL0_PDB0_SC_bit at PDB0_SC.B8;
    sbit  TRGSEL1_PDB0_SC_bit at PDB0_SC.B9;
    sbit  TRGSEL2_PDB0_SC_bit at PDB0_SC.B10;
    sbit  TRGSEL3_PDB0_SC_bit at PDB0_SC.B11;
    sbit  PRESCALER0_PDB0_SC_bit at PDB0_SC.B12;
    sbit  PRESCALER1_PDB0_SC_bit at PDB0_SC.B13;
    sbit  PRESCALER2_PDB0_SC_bit at PDB0_SC.B14;
    sbit  DMAEN_PDB0_SC_bit at PDB0_SC.B15;
    sbit  SWTRIG_PDB0_SC_bit at PDB0_SC.B16;
    sbit  PDBEIE_PDB0_SC_bit at PDB0_SC.B17;
    sbit  LDMOD0_PDB0_SC_bit at PDB0_SC.B18;
    sbit  LDMOD1_PDB0_SC_bit at PDB0_SC.B19;

sfr unsigned long   volatile PDB0_MOD             absolute 0x40036004;
    sbit  MOD0_PDB0_MOD_bit at PDB0_MOD.B0;
    sbit  MOD1_PDB0_MOD_bit at PDB0_MOD.B1;
    sbit  MOD2_PDB0_MOD_bit at PDB0_MOD.B2;
    sbit  MOD3_PDB0_MOD_bit at PDB0_MOD.B3;
    sbit  MOD4_PDB0_MOD_bit at PDB0_MOD.B4;
    sbit  MOD5_PDB0_MOD_bit at PDB0_MOD.B5;
    sbit  MOD6_PDB0_MOD_bit at PDB0_MOD.B6;
    sbit  MOD7_PDB0_MOD_bit at PDB0_MOD.B7;
    sbit  MOD8_PDB0_MOD_bit at PDB0_MOD.B8;
    sbit  MOD9_PDB0_MOD_bit at PDB0_MOD.B9;
    sbit  MOD10_PDB0_MOD_bit at PDB0_MOD.B10;
    sbit  MOD11_PDB0_MOD_bit at PDB0_MOD.B11;
    sbit  MOD12_PDB0_MOD_bit at PDB0_MOD.B12;
    sbit  MOD13_PDB0_MOD_bit at PDB0_MOD.B13;
    sbit  MOD14_PDB0_MOD_bit at PDB0_MOD.B14;
    sbit  MOD15_PDB0_MOD_bit at PDB0_MOD.B15;

sfr unsigned long   volatile PDB0_CNT             absolute 0x40036008;
    sbit  CNT0_PDB0_CNT_bit at PDB0_CNT.B0;
    sbit  CNT1_PDB0_CNT_bit at PDB0_CNT.B1;
    sbit  CNT2_PDB0_CNT_bit at PDB0_CNT.B2;
    sbit  CNT3_PDB0_CNT_bit at PDB0_CNT.B3;
    sbit  CNT4_PDB0_CNT_bit at PDB0_CNT.B4;
    sbit  CNT5_PDB0_CNT_bit at PDB0_CNT.B5;
    sbit  CNT6_PDB0_CNT_bit at PDB0_CNT.B6;
    sbit  CNT7_PDB0_CNT_bit at PDB0_CNT.B7;
    sbit  CNT8_PDB0_CNT_bit at PDB0_CNT.B8;
    sbit  CNT9_PDB0_CNT_bit at PDB0_CNT.B9;
    sbit  CNT10_PDB0_CNT_bit at PDB0_CNT.B10;
    sbit  CNT11_PDB0_CNT_bit at PDB0_CNT.B11;
    sbit  CNT12_PDB0_CNT_bit at PDB0_CNT.B12;
    sbit  CNT13_PDB0_CNT_bit at PDB0_CNT.B13;
    sbit  CNT14_PDB0_CNT_bit at PDB0_CNT.B14;
    sbit  CNT15_PDB0_CNT_bit at PDB0_CNT.B15;

sfr unsigned long   volatile PDB0_IDLY            absolute 0x4003600C;
    sbit  IDLY0_PDB0_IDLY_bit at PDB0_IDLY.B0;
    sbit  IDLY1_PDB0_IDLY_bit at PDB0_IDLY.B1;
    sbit  IDLY2_PDB0_IDLY_bit at PDB0_IDLY.B2;
    sbit  IDLY3_PDB0_IDLY_bit at PDB0_IDLY.B3;
    sbit  IDLY4_PDB0_IDLY_bit at PDB0_IDLY.B4;
    sbit  IDLY5_PDB0_IDLY_bit at PDB0_IDLY.B5;
    sbit  IDLY6_PDB0_IDLY_bit at PDB0_IDLY.B6;
    sbit  IDLY7_PDB0_IDLY_bit at PDB0_IDLY.B7;
    sbit  IDLY8_PDB0_IDLY_bit at PDB0_IDLY.B8;
    sbit  IDLY9_PDB0_IDLY_bit at PDB0_IDLY.B9;
    sbit  IDLY10_PDB0_IDLY_bit at PDB0_IDLY.B10;
    sbit  IDLY11_PDB0_IDLY_bit at PDB0_IDLY.B11;
    sbit  IDLY12_PDB0_IDLY_bit at PDB0_IDLY.B12;
    sbit  IDLY13_PDB0_IDLY_bit at PDB0_IDLY.B13;
    sbit  IDLY14_PDB0_IDLY_bit at PDB0_IDLY.B14;
    sbit  IDLY15_PDB0_IDLY_bit at PDB0_IDLY.B15;

sfr unsigned long   volatile PDB0_CH0C1           absolute 0x40036010;
    sbit  EN0_PDB0_CH0C1_bit at PDB0_CH0C1.B0;
    sbit  EN1_PDB0_CH0C1_bit at PDB0_CH0C1.B1;
    sbit  EN2_PDB0_CH0C1_bit at PDB0_CH0C1.B2;
    sbit  EN3_PDB0_CH0C1_bit at PDB0_CH0C1.B3;
    sbit  EN4_PDB0_CH0C1_bit at PDB0_CH0C1.B4;
    sbit  EN5_PDB0_CH0C1_bit at PDB0_CH0C1.B5;
    sbit  EN6_PDB0_CH0C1_bit at PDB0_CH0C1.B6;
    sbit  EN7_PDB0_CH0C1_bit at PDB0_CH0C1.B7;
    sbit  TOS0_PDB0_CH0C1_bit at PDB0_CH0C1.B8;
    sbit  TOS1_PDB0_CH0C1_bit at PDB0_CH0C1.B9;
    sbit  TOS2_PDB0_CH0C1_bit at PDB0_CH0C1.B10;
    sbit  TOS3_PDB0_CH0C1_bit at PDB0_CH0C1.B11;
    sbit  TOS4_PDB0_CH0C1_bit at PDB0_CH0C1.B12;
    sbit  TOS5_PDB0_CH0C1_bit at PDB0_CH0C1.B13;
    sbit  TOS6_PDB0_CH0C1_bit at PDB0_CH0C1.B14;
    sbit  TOS7_PDB0_CH0C1_bit at PDB0_CH0C1.B15;
    sbit  BB0_PDB0_CH0C1_bit at PDB0_CH0C1.B16;
    sbit  BB1_PDB0_CH0C1_bit at PDB0_CH0C1.B17;
    sbit  BB2_PDB0_CH0C1_bit at PDB0_CH0C1.B18;
    sbit  BB3_PDB0_CH0C1_bit at PDB0_CH0C1.B19;
    sbit  BB4_PDB0_CH0C1_bit at PDB0_CH0C1.B20;
    sbit  BB5_PDB0_CH0C1_bit at PDB0_CH0C1.B21;
    sbit  BB6_PDB0_CH0C1_bit at PDB0_CH0C1.B22;
    sbit  BB7_PDB0_CH0C1_bit at PDB0_CH0C1.B23;

sfr unsigned long   volatile PDB0_CH1C1           absolute 0x40036038;
    sbit  EN0_PDB0_CH1C1_bit at PDB0_CH1C1.B0;
    sbit  EN1_PDB0_CH1C1_bit at PDB0_CH1C1.B1;
    sbit  EN2_PDB0_CH1C1_bit at PDB0_CH1C1.B2;
    sbit  EN3_PDB0_CH1C1_bit at PDB0_CH1C1.B3;
    sbit  EN4_PDB0_CH1C1_bit at PDB0_CH1C1.B4;
    sbit  EN5_PDB0_CH1C1_bit at PDB0_CH1C1.B5;
    sbit  EN6_PDB0_CH1C1_bit at PDB0_CH1C1.B6;
    sbit  EN7_PDB0_CH1C1_bit at PDB0_CH1C1.B7;
    sbit  TOS0_PDB0_CH1C1_bit at PDB0_CH1C1.B8;
    sbit  TOS1_PDB0_CH1C1_bit at PDB0_CH1C1.B9;
    sbit  TOS2_PDB0_CH1C1_bit at PDB0_CH1C1.B10;
    sbit  TOS3_PDB0_CH1C1_bit at PDB0_CH1C1.B11;
    sbit  TOS4_PDB0_CH1C1_bit at PDB0_CH1C1.B12;
    sbit  TOS5_PDB0_CH1C1_bit at PDB0_CH1C1.B13;
    sbit  TOS6_PDB0_CH1C1_bit at PDB0_CH1C1.B14;
    sbit  TOS7_PDB0_CH1C1_bit at PDB0_CH1C1.B15;
    sbit  BB0_PDB0_CH1C1_bit at PDB0_CH1C1.B16;
    sbit  BB1_PDB0_CH1C1_bit at PDB0_CH1C1.B17;
    sbit  BB2_PDB0_CH1C1_bit at PDB0_CH1C1.B18;
    sbit  BB3_PDB0_CH1C1_bit at PDB0_CH1C1.B19;
    sbit  BB4_PDB0_CH1C1_bit at PDB0_CH1C1.B20;
    sbit  BB5_PDB0_CH1C1_bit at PDB0_CH1C1.B21;
    sbit  BB6_PDB0_CH1C1_bit at PDB0_CH1C1.B22;
    sbit  BB7_PDB0_CH1C1_bit at PDB0_CH1C1.B23;

sfr unsigned long   volatile PDB0_CH0S            absolute 0x40036014;
    sbit  ERR0_PDB0_CH0S_bit at PDB0_CH0S.B0;
    sbit  ERR1_PDB0_CH0S_bit at PDB0_CH0S.B1;
    sbit  ERR2_PDB0_CH0S_bit at PDB0_CH0S.B2;
    sbit  ERR3_PDB0_CH0S_bit at PDB0_CH0S.B3;
    sbit  ERR4_PDB0_CH0S_bit at PDB0_CH0S.B4;
    sbit  ERR5_PDB0_CH0S_bit at PDB0_CH0S.B5;
    sbit  ERR6_PDB0_CH0S_bit at PDB0_CH0S.B6;
    sbit  ERR7_PDB0_CH0S_bit at PDB0_CH0S.B7;
    sbit  CF0_PDB0_CH0S_bit at PDB0_CH0S.B16;
    sbit  CF1_PDB0_CH0S_bit at PDB0_CH0S.B17;
    sbit  CF2_PDB0_CH0S_bit at PDB0_CH0S.B18;
    sbit  CF3_PDB0_CH0S_bit at PDB0_CH0S.B19;
    sbit  CF4_PDB0_CH0S_bit at PDB0_CH0S.B20;
    sbit  CF5_PDB0_CH0S_bit at PDB0_CH0S.B21;
    sbit  CF6_PDB0_CH0S_bit at PDB0_CH0S.B22;
    sbit  CF7_PDB0_CH0S_bit at PDB0_CH0S.B23;

sfr unsigned long   volatile PDB0_CH1S            absolute 0x4003603C;
    sbit  ERR0_PDB0_CH1S_bit at PDB0_CH1S.B0;
    sbit  ERR1_PDB0_CH1S_bit at PDB0_CH1S.B1;
    sbit  ERR2_PDB0_CH1S_bit at PDB0_CH1S.B2;
    sbit  ERR3_PDB0_CH1S_bit at PDB0_CH1S.B3;
    sbit  ERR4_PDB0_CH1S_bit at PDB0_CH1S.B4;
    sbit  ERR5_PDB0_CH1S_bit at PDB0_CH1S.B5;
    sbit  ERR6_PDB0_CH1S_bit at PDB0_CH1S.B6;
    sbit  ERR7_PDB0_CH1S_bit at PDB0_CH1S.B7;
    sbit  CF0_PDB0_CH1S_bit at PDB0_CH1S.B16;
    sbit  CF1_PDB0_CH1S_bit at PDB0_CH1S.B17;
    sbit  CF2_PDB0_CH1S_bit at PDB0_CH1S.B18;
    sbit  CF3_PDB0_CH1S_bit at PDB0_CH1S.B19;
    sbit  CF4_PDB0_CH1S_bit at PDB0_CH1S.B20;
    sbit  CF5_PDB0_CH1S_bit at PDB0_CH1S.B21;
    sbit  CF6_PDB0_CH1S_bit at PDB0_CH1S.B22;
    sbit  CF7_PDB0_CH1S_bit at PDB0_CH1S.B23;

sfr unsigned long   volatile PDB0_CH0DLY0         absolute 0x40036018;
    sbit  DLY0_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B0;
    sbit  DLY1_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B1;
    sbit  DLY2_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B2;
    sbit  DLY3_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B3;
    sbit  DLY4_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B4;
    sbit  DLY5_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B5;
    sbit  DLY6_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B6;
    sbit  DLY7_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B7;
    sbit  DLY8_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B8;
    sbit  DLY9_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B9;
    sbit  DLY10_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B10;
    sbit  DLY11_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B11;
    sbit  DLY12_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B12;
    sbit  DLY13_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B13;
    sbit  DLY14_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B14;
    sbit  DLY15_PDB0_CH0DLY0_bit at PDB0_CH0DLY0.B15;

sfr unsigned long   volatile PDB0_CH1DLY0         absolute 0x40036040;
    sbit  DLY0_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B0;
    sbit  DLY1_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B1;
    sbit  DLY2_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B2;
    sbit  DLY3_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B3;
    sbit  DLY4_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B4;
    sbit  DLY5_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B5;
    sbit  DLY6_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B6;
    sbit  DLY7_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B7;
    sbit  DLY8_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B8;
    sbit  DLY9_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B9;
    sbit  DLY10_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B10;
    sbit  DLY11_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B11;
    sbit  DLY12_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B12;
    sbit  DLY13_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B13;
    sbit  DLY14_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B14;
    sbit  DLY15_PDB0_CH1DLY0_bit at PDB0_CH1DLY0.B15;

sfr unsigned long   volatile PDB0_CH0DLY1         absolute 0x4003601C;
    sbit  DLY0_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B0;
    sbit  DLY1_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B1;
    sbit  DLY2_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B2;
    sbit  DLY3_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B3;
    sbit  DLY4_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B4;
    sbit  DLY5_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B5;
    sbit  DLY6_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B6;
    sbit  DLY7_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B7;
    sbit  DLY8_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B8;
    sbit  DLY9_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B9;
    sbit  DLY10_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B10;
    sbit  DLY11_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B11;
    sbit  DLY12_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B12;
    sbit  DLY13_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B13;
    sbit  DLY14_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B14;
    sbit  DLY15_PDB0_CH0DLY1_bit at PDB0_CH0DLY1.B15;

sfr unsigned long   volatile PDB0_CH1DLY1         absolute 0x40036044;
    sbit  DLY0_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B0;
    sbit  DLY1_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B1;
    sbit  DLY2_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B2;
    sbit  DLY3_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B3;
    sbit  DLY4_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B4;
    sbit  DLY5_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B5;
    sbit  DLY6_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B6;
    sbit  DLY7_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B7;
    sbit  DLY8_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B8;
    sbit  DLY9_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B9;
    sbit  DLY10_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B10;
    sbit  DLY11_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B11;
    sbit  DLY12_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B12;
    sbit  DLY13_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B13;
    sbit  DLY14_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B14;
    sbit  DLY15_PDB0_CH1DLY1_bit at PDB0_CH1DLY1.B15;

sfr unsigned long   volatile PDB0_DACINTC         absolute 0x40036150;
    sbit  TOE_PDB0_DACINTC_bit at PDB0_DACINTC.B0;
    sbit  EXT_PDB0_DACINTC_bit at PDB0_DACINTC.B1;

sfr unsigned long   volatile PDB0_DACINT          absolute 0x40036154;
    sbit  INT0_PDB0_DACINT_bit at PDB0_DACINT.B0;
    sbit  INT1_PDB0_DACINT_bit at PDB0_DACINT.B1;
    sbit  INT2_PDB0_DACINT_bit at PDB0_DACINT.B2;
    sbit  INT3_PDB0_DACINT_bit at PDB0_DACINT.B3;
    sbit  INT4_PDB0_DACINT_bit at PDB0_DACINT.B4;
    sbit  INT5_PDB0_DACINT_bit at PDB0_DACINT.B5;
    sbit  INT6_PDB0_DACINT_bit at PDB0_DACINT.B6;
    sbit  INT7_PDB0_DACINT_bit at PDB0_DACINT.B7;
    sbit  INT8_PDB0_DACINT_bit at PDB0_DACINT.B8;
    sbit  INT9_PDB0_DACINT_bit at PDB0_DACINT.B9;
    sbit  INT10_PDB0_DACINT_bit at PDB0_DACINT.B10;
    sbit  INT11_PDB0_DACINT_bit at PDB0_DACINT.B11;
    sbit  INT12_PDB0_DACINT_bit at PDB0_DACINT.B12;
    sbit  INT13_PDB0_DACINT_bit at PDB0_DACINT.B13;
    sbit  INT14_PDB0_DACINT_bit at PDB0_DACINT.B14;
    sbit  INT15_PDB0_DACINT_bit at PDB0_DACINT.B15;

sfr unsigned long   volatile PDB0_POEN            absolute 0x40036190;
    sbit  POEN0_PDB0_POEN_bit at PDB0_POEN.B0;
    sbit  POEN1_PDB0_POEN_bit at PDB0_POEN.B1;
    sbit  POEN2_PDB0_POEN_bit at PDB0_POEN.B2;
    sbit  POEN3_PDB0_POEN_bit at PDB0_POEN.B3;
    sbit  POEN4_PDB0_POEN_bit at PDB0_POEN.B4;
    sbit  POEN5_PDB0_POEN_bit at PDB0_POEN.B5;
    sbit  POEN6_PDB0_POEN_bit at PDB0_POEN.B6;
    sbit  POEN7_PDB0_POEN_bit at PDB0_POEN.B7;

sfr unsigned long   volatile PDB0_PO0DLY          absolute 0x40036194;
    sbit  DLY20_PDB0_PO0DLY_bit at PDB0_PO0DLY.B0;
    sbit  DLY21_PDB0_PO0DLY_bit at PDB0_PO0DLY.B1;
    sbit  DLY22_PDB0_PO0DLY_bit at PDB0_PO0DLY.B2;
    sbit  DLY23_PDB0_PO0DLY_bit at PDB0_PO0DLY.B3;
    sbit  DLY24_PDB0_PO0DLY_bit at PDB0_PO0DLY.B4;
    sbit  DLY25_PDB0_PO0DLY_bit at PDB0_PO0DLY.B5;
    sbit  DLY26_PDB0_PO0DLY_bit at PDB0_PO0DLY.B6;
    sbit  DLY27_PDB0_PO0DLY_bit at PDB0_PO0DLY.B7;
    sbit  DLY28_PDB0_PO0DLY_bit at PDB0_PO0DLY.B8;
    sbit  DLY29_PDB0_PO0DLY_bit at PDB0_PO0DLY.B9;
    sbit  DLY210_PDB0_PO0DLY_bit at PDB0_PO0DLY.B10;
    sbit  DLY211_PDB0_PO0DLY_bit at PDB0_PO0DLY.B11;
    sbit  DLY212_PDB0_PO0DLY_bit at PDB0_PO0DLY.B12;
    sbit  DLY213_PDB0_PO0DLY_bit at PDB0_PO0DLY.B13;
    sbit  DLY214_PDB0_PO0DLY_bit at PDB0_PO0DLY.B14;
    sbit  DLY215_PDB0_PO0DLY_bit at PDB0_PO0DLY.B15;
    sbit  DLY10_PDB0_PO0DLY_bit at PDB0_PO0DLY.B16;
    sbit  DLY11_PDB0_PO0DLY_bit at PDB0_PO0DLY.B17;
    sbit  DLY12_PDB0_PO0DLY_bit at PDB0_PO0DLY.B18;
    sbit  DLY13_PDB0_PO0DLY_bit at PDB0_PO0DLY.B19;
    sbit  DLY14_PDB0_PO0DLY_bit at PDB0_PO0DLY.B20;
    sbit  DLY15_PDB0_PO0DLY_bit at PDB0_PO0DLY.B21;
    sbit  DLY16_PDB0_PO0DLY_bit at PDB0_PO0DLY.B22;
    sbit  DLY17_PDB0_PO0DLY_bit at PDB0_PO0DLY.B23;
    sbit  DLY18_PDB0_PO0DLY_bit at PDB0_PO0DLY.B24;
    sbit  DLY19_PDB0_PO0DLY_bit at PDB0_PO0DLY.B25;
    sbit  DLY110_PDB0_PO0DLY_bit at PDB0_PO0DLY.B26;
    sbit  DLY111_PDB0_PO0DLY_bit at PDB0_PO0DLY.B27;
    sbit  DLY112_PDB0_PO0DLY_bit at PDB0_PO0DLY.B28;
    sbit  DLY113_PDB0_PO0DLY_bit at PDB0_PO0DLY.B29;
    sbit  DLY114_PDB0_PO0DLY_bit at PDB0_PO0DLY.B30;
    sbit  DLY115_PDB0_PO0DLY_bit at PDB0_PO0DLY.B31;

sfr unsigned long   volatile PDB0_PO1DLY          absolute 0x40036198;
    sbit  DLY20_PDB0_PO1DLY_bit at PDB0_PO1DLY.B0;
    sbit  DLY21_PDB0_PO1DLY_bit at PDB0_PO1DLY.B1;
    sbit  DLY22_PDB0_PO1DLY_bit at PDB0_PO1DLY.B2;
    sbit  DLY23_PDB0_PO1DLY_bit at PDB0_PO1DLY.B3;
    sbit  DLY24_PDB0_PO1DLY_bit at PDB0_PO1DLY.B4;
    sbit  DLY25_PDB0_PO1DLY_bit at PDB0_PO1DLY.B5;
    sbit  DLY26_PDB0_PO1DLY_bit at PDB0_PO1DLY.B6;
    sbit  DLY27_PDB0_PO1DLY_bit at PDB0_PO1DLY.B7;
    sbit  DLY28_PDB0_PO1DLY_bit at PDB0_PO1DLY.B8;
    sbit  DLY29_PDB0_PO1DLY_bit at PDB0_PO1DLY.B9;
    sbit  DLY210_PDB0_PO1DLY_bit at PDB0_PO1DLY.B10;
    sbit  DLY211_PDB0_PO1DLY_bit at PDB0_PO1DLY.B11;
    sbit  DLY212_PDB0_PO1DLY_bit at PDB0_PO1DLY.B12;
    sbit  DLY213_PDB0_PO1DLY_bit at PDB0_PO1DLY.B13;
    sbit  DLY214_PDB0_PO1DLY_bit at PDB0_PO1DLY.B14;
    sbit  DLY215_PDB0_PO1DLY_bit at PDB0_PO1DLY.B15;
    sbit  DLY10_PDB0_PO1DLY_bit at PDB0_PO1DLY.B16;
    sbit  DLY11_PDB0_PO1DLY_bit at PDB0_PO1DLY.B17;
    sbit  DLY12_PDB0_PO1DLY_bit at PDB0_PO1DLY.B18;
    sbit  DLY13_PDB0_PO1DLY_bit at PDB0_PO1DLY.B19;
    sbit  DLY14_PDB0_PO1DLY_bit at PDB0_PO1DLY.B20;
    sbit  DLY15_PDB0_PO1DLY_bit at PDB0_PO1DLY.B21;
    sbit  DLY16_PDB0_PO1DLY_bit at PDB0_PO1DLY.B22;
    sbit  DLY17_PDB0_PO1DLY_bit at PDB0_PO1DLY.B23;
    sbit  DLY18_PDB0_PO1DLY_bit at PDB0_PO1DLY.B24;
    sbit  DLY19_PDB0_PO1DLY_bit at PDB0_PO1DLY.B25;
    sbit  DLY110_PDB0_PO1DLY_bit at PDB0_PO1DLY.B26;
    sbit  DLY111_PDB0_PO1DLY_bit at PDB0_PO1DLY.B27;
    sbit  DLY112_PDB0_PO1DLY_bit at PDB0_PO1DLY.B28;
    sbit  DLY113_PDB0_PO1DLY_bit at PDB0_PO1DLY.B29;
    sbit  DLY114_PDB0_PO1DLY_bit at PDB0_PO1DLY.B30;
    sbit  DLY115_PDB0_PO1DLY_bit at PDB0_PO1DLY.B31;

sfr unsigned long   volatile CRC_DATA             absolute 0x40032000;
    const register unsigned short int LL0 = 0;
    sbit  LL0_bit at CRC_DATA.B0;
    const register unsigned short int LL1 = 1;
    sbit  LL1_bit at CRC_DATA.B1;
    const register unsigned short int LL2 = 2;
    sbit  LL2_bit at CRC_DATA.B2;
    const register unsigned short int LL3 = 3;
    sbit  LL3_bit at CRC_DATA.B3;
    const register unsigned short int LL4 = 4;
    sbit  LL4_bit at CRC_DATA.B4;
    const register unsigned short int LL5 = 5;
    sbit  LL5_bit at CRC_DATA.B5;
    const register unsigned short int LL6 = 6;
    sbit  LL6_bit at CRC_DATA.B6;
    const register unsigned short int LL7 = 7;
    sbit  LL7_bit at CRC_DATA.B7;
    const register unsigned short int LU0 = 8;
    sbit  LU0_bit at CRC_DATA.B8;
    const register unsigned short int LU1 = 9;
    sbit  LU1_bit at CRC_DATA.B9;
    const register unsigned short int LU2 = 10;
    sbit  LU2_bit at CRC_DATA.B10;
    const register unsigned short int LU3 = 11;
    sbit  LU3_bit at CRC_DATA.B11;
    const register unsigned short int LU4 = 12;
    sbit  LU4_bit at CRC_DATA.B12;
    const register unsigned short int LU5 = 13;
    sbit  LU5_bit at CRC_DATA.B13;
    const register unsigned short int LU6 = 14;
    sbit  LU6_bit at CRC_DATA.B14;
    const register unsigned short int LU7 = 15;
    sbit  LU7_bit at CRC_DATA.B15;
    const register unsigned short int HL0 = 16;
    sbit  HL0_bit at CRC_DATA.B16;
    const register unsigned short int HL1 = 17;
    sbit  HL1_bit at CRC_DATA.B17;
    const register unsigned short int HL2 = 18;
    sbit  HL2_bit at CRC_DATA.B18;
    const register unsigned short int HL3 = 19;
    sbit  HL3_bit at CRC_DATA.B19;
    const register unsigned short int HL4 = 20;
    sbit  HL4_bit at CRC_DATA.B20;
    const register unsigned short int HL5 = 21;
    sbit  HL5_bit at CRC_DATA.B21;
    const register unsigned short int HL6 = 22;
    sbit  HL6_bit at CRC_DATA.B22;
    const register unsigned short int HL7 = 23;
    sbit  HL7_bit at CRC_DATA.B23;
    const register unsigned short int HU0 = 24;
    sbit  HU0_bit at CRC_DATA.B24;
    const register unsigned short int HU1 = 25;
    sbit  HU1_bit at CRC_DATA.B25;
    const register unsigned short int HU2 = 26;
    sbit  HU2_bit at CRC_DATA.B26;
    const register unsigned short int HU3 = 27;
    sbit  HU3_bit at CRC_DATA.B27;
    const register unsigned short int HU4 = 28;
    sbit  HU4_bit at CRC_DATA.B28;
    const register unsigned short int HU5 = 29;
    sbit  HU5_bit at CRC_DATA.B29;
    const register unsigned short int HU6 = 30;
    sbit  HU6_bit at CRC_DATA.B30;
    const register unsigned short int HU7 = 31;
    sbit  HU7_bit at CRC_DATA.B31;

sfr unsigned int   volatile CRC_DATAL            absolute 0x40032000;
    const register unsigned short int DATAL0 = 0;
    sbit  DATAL0_bit at CRC_DATAL.B0;
    const register unsigned short int DATAL1 = 1;
    sbit  DATAL1_bit at CRC_DATAL.B1;
    const register unsigned short int DATAL2 = 2;
    sbit  DATAL2_bit at CRC_DATAL.B2;
    const register unsigned short int DATAL3 = 3;
    sbit  DATAL3_bit at CRC_DATAL.B3;
    const register unsigned short int DATAL4 = 4;
    sbit  DATAL4_bit at CRC_DATAL.B4;
    const register unsigned short int DATAL5 = 5;
    sbit  DATAL5_bit at CRC_DATAL.B5;
    const register unsigned short int DATAL6 = 6;
    sbit  DATAL6_bit at CRC_DATAL.B6;
    const register unsigned short int DATAL7 = 7;
    sbit  DATAL7_bit at CRC_DATAL.B7;
    const register unsigned short int DATAL8 = 8;
    sbit  DATAL8_bit at CRC_DATAL.B8;
    const register unsigned short int DATAL9 = 9;
    sbit  DATAL9_bit at CRC_DATAL.B9;
    const register unsigned short int DATAL10 = 10;
    sbit  DATAL10_bit at CRC_DATAL.B10;
    const register unsigned short int DATAL11 = 11;
    sbit  DATAL11_bit at CRC_DATAL.B11;
    const register unsigned short int DATAL12 = 12;
    sbit  DATAL12_bit at CRC_DATAL.B12;
    const register unsigned short int DATAL13 = 13;
    sbit  DATAL13_bit at CRC_DATAL.B13;
    const register unsigned short int DATAL14 = 14;
    sbit  DATAL14_bit at CRC_DATAL.B14;
    const register unsigned short int DATAL15 = 15;
    sbit  DATAL15_bit at CRC_DATAL.B15;

sfr unsigned short   volatile CRC_DATALL           absolute 0x40032000;
    const register unsigned short int DATALL0 = 0;
    sbit  DATALL0_bit at CRC_DATALL.B0;
    const register unsigned short int DATALL1 = 1;
    sbit  DATALL1_bit at CRC_DATALL.B1;
    const register unsigned short int DATALL2 = 2;
    sbit  DATALL2_bit at CRC_DATALL.B2;
    const register unsigned short int DATALL3 = 3;
    sbit  DATALL3_bit at CRC_DATALL.B3;
    const register unsigned short int DATALL4 = 4;
    sbit  DATALL4_bit at CRC_DATALL.B4;
    const register unsigned short int DATALL5 = 5;
    sbit  DATALL5_bit at CRC_DATALL.B5;
    const register unsigned short int DATALL6 = 6;
    sbit  DATALL6_bit at CRC_DATALL.B6;
    const register unsigned short int DATALL7 = 7;
    sbit  DATALL7_bit at CRC_DATALL.B7;

sfr unsigned short   volatile CRC_DATALU           absolute 0x40032001;
    const register unsigned short int DATALU0 = 0;
    sbit  DATALU0_bit at CRC_DATALU.B0;
    const register unsigned short int DATALU1 = 1;
    sbit  DATALU1_bit at CRC_DATALU.B1;
    const register unsigned short int DATALU2 = 2;
    sbit  DATALU2_bit at CRC_DATALU.B2;
    const register unsigned short int DATALU3 = 3;
    sbit  DATALU3_bit at CRC_DATALU.B3;
    const register unsigned short int DATALU4 = 4;
    sbit  DATALU4_bit at CRC_DATALU.B4;
    const register unsigned short int DATALU5 = 5;
    sbit  DATALU5_bit at CRC_DATALU.B5;
    const register unsigned short int DATALU6 = 6;
    sbit  DATALU6_bit at CRC_DATALU.B6;
    const register unsigned short int DATALU7 = 7;
    sbit  DATALU7_bit at CRC_DATALU.B7;

sfr unsigned int   volatile CRC_DATAH            absolute 0x40032002;
    const register unsigned short int DATAH0 = 0;
    sbit  DATAH0_bit at CRC_DATAH.B0;
    const register unsigned short int DATAH1 = 1;
    sbit  DATAH1_bit at CRC_DATAH.B1;
    const register unsigned short int DATAH2 = 2;
    sbit  DATAH2_bit at CRC_DATAH.B2;
    const register unsigned short int DATAH3 = 3;
    sbit  DATAH3_bit at CRC_DATAH.B3;
    const register unsigned short int DATAH4 = 4;
    sbit  DATAH4_bit at CRC_DATAH.B4;
    const register unsigned short int DATAH5 = 5;
    sbit  DATAH5_bit at CRC_DATAH.B5;
    const register unsigned short int DATAH6 = 6;
    sbit  DATAH6_bit at CRC_DATAH.B6;
    const register unsigned short int DATAH7 = 7;
    sbit  DATAH7_bit at CRC_DATAH.B7;
    const register unsigned short int DATAH8 = 8;
    sbit  DATAH8_bit at CRC_DATAH.B8;
    const register unsigned short int DATAH9 = 9;
    sbit  DATAH9_bit at CRC_DATAH.B9;
    const register unsigned short int DATAH10 = 10;
    sbit  DATAH10_bit at CRC_DATAH.B10;
    const register unsigned short int DATAH11 = 11;
    sbit  DATAH11_bit at CRC_DATAH.B11;
    const register unsigned short int DATAH12 = 12;
    sbit  DATAH12_bit at CRC_DATAH.B12;
    const register unsigned short int DATAH13 = 13;
    sbit  DATAH13_bit at CRC_DATAH.B13;
    const register unsigned short int DATAH14 = 14;
    sbit  DATAH14_bit at CRC_DATAH.B14;
    const register unsigned short int DATAH15 = 15;
    sbit  DATAH15_bit at CRC_DATAH.B15;

sfr unsigned short   volatile CRC_DATAHL           absolute 0x40032002;
    const register unsigned short int DATAHL0 = 0;
    sbit  DATAHL0_bit at CRC_DATAHL.B0;
    const register unsigned short int DATAHL1 = 1;
    sbit  DATAHL1_bit at CRC_DATAHL.B1;
    const register unsigned short int DATAHL2 = 2;
    sbit  DATAHL2_bit at CRC_DATAHL.B2;
    const register unsigned short int DATAHL3 = 3;
    sbit  DATAHL3_bit at CRC_DATAHL.B3;
    const register unsigned short int DATAHL4 = 4;
    sbit  DATAHL4_bit at CRC_DATAHL.B4;
    const register unsigned short int DATAHL5 = 5;
    sbit  DATAHL5_bit at CRC_DATAHL.B5;
    const register unsigned short int DATAHL6 = 6;
    sbit  DATAHL6_bit at CRC_DATAHL.B6;
    const register unsigned short int DATAHL7 = 7;
    sbit  DATAHL7_bit at CRC_DATAHL.B7;

sfr unsigned short   volatile CRC_DATAHU           absolute 0x40032003;
    const register unsigned short int DATAHU0 = 0;
    sbit  DATAHU0_bit at CRC_DATAHU.B0;
    const register unsigned short int DATAHU1 = 1;
    sbit  DATAHU1_bit at CRC_DATAHU.B1;
    const register unsigned short int DATAHU2 = 2;
    sbit  DATAHU2_bit at CRC_DATAHU.B2;
    const register unsigned short int DATAHU3 = 3;
    sbit  DATAHU3_bit at CRC_DATAHU.B3;
    const register unsigned short int DATAHU4 = 4;
    sbit  DATAHU4_bit at CRC_DATAHU.B4;
    const register unsigned short int DATAHU5 = 5;
    sbit  DATAHU5_bit at CRC_DATAHU.B5;
    const register unsigned short int DATAHU6 = 6;
    sbit  DATAHU6_bit at CRC_DATAHU.B6;
    const register unsigned short int DATAHU7 = 7;
    sbit  DATAHU7_bit at CRC_DATAHU.B7;

sfr unsigned long   volatile CRC_GPOLY            absolute 0x40032004;
    const register unsigned short int LOW0 = 0;
    sbit  LOW0_bit at CRC_GPOLY.B0;
    const register unsigned short int LOW1 = 1;
    sbit  LOW1_bit at CRC_GPOLY.B1;
    const register unsigned short int LOW2 = 2;
    sbit  LOW2_bit at CRC_GPOLY.B2;
    const register unsigned short int LOW3 = 3;
    sbit  LOW3_bit at CRC_GPOLY.B3;
    const register unsigned short int LOW4 = 4;
    sbit  LOW4_bit at CRC_GPOLY.B4;
    const register unsigned short int LOW5 = 5;
    sbit  LOW5_bit at CRC_GPOLY.B5;
    const register unsigned short int LOW6 = 6;
    sbit  LOW6_bit at CRC_GPOLY.B6;
    const register unsigned short int LOW7 = 7;
    sbit  LOW7_bit at CRC_GPOLY.B7;
    const register unsigned short int LOW8 = 8;
    sbit  LOW8_bit at CRC_GPOLY.B8;
    const register unsigned short int LOW9 = 9;
    sbit  LOW9_bit at CRC_GPOLY.B9;
    const register unsigned short int LOW10 = 10;
    sbit  LOW10_bit at CRC_GPOLY.B10;
    const register unsigned short int LOW11 = 11;
    sbit  LOW11_bit at CRC_GPOLY.B11;
    const register unsigned short int LOW12 = 12;
    sbit  LOW12_bit at CRC_GPOLY.B12;
    const register unsigned short int LOW13 = 13;
    sbit  LOW13_bit at CRC_GPOLY.B13;
    const register unsigned short int LOW14 = 14;
    sbit  LOW14_bit at CRC_GPOLY.B14;
    const register unsigned short int LOW15 = 15;
    sbit  LOW15_bit at CRC_GPOLY.B15;
    const register unsigned short int HIGH0 = 16;
    sbit  HIGH0_bit at CRC_GPOLY.B16;
    const register unsigned short int HIGH1 = 17;
    sbit  HIGH1_bit at CRC_GPOLY.B17;
    const register unsigned short int HIGH2 = 18;
    sbit  HIGH2_bit at CRC_GPOLY.B18;
    const register unsigned short int HIGH3 = 19;
    sbit  HIGH3_bit at CRC_GPOLY.B19;
    const register unsigned short int HIGH4 = 20;
    sbit  HIGH4_bit at CRC_GPOLY.B20;
    const register unsigned short int HIGH5 = 21;
    sbit  HIGH5_bit at CRC_GPOLY.B21;
    const register unsigned short int HIGH6 = 22;
    sbit  HIGH6_bit at CRC_GPOLY.B22;
    const register unsigned short int HIGH7 = 23;
    sbit  HIGH7_bit at CRC_GPOLY.B23;
    const register unsigned short int HIGH8 = 24;
    sbit  HIGH8_bit at CRC_GPOLY.B24;
    const register unsigned short int HIGH9 = 25;
    sbit  HIGH9_bit at CRC_GPOLY.B25;
    const register unsigned short int HIGH10 = 26;
    sbit  HIGH10_bit at CRC_GPOLY.B26;
    const register unsigned short int HIGH11 = 27;
    sbit  HIGH11_bit at CRC_GPOLY.B27;
    const register unsigned short int HIGH12 = 28;
    sbit  HIGH12_bit at CRC_GPOLY.B28;
    const register unsigned short int HIGH13 = 29;
    sbit  HIGH13_bit at CRC_GPOLY.B29;
    const register unsigned short int HIGH14 = 30;
    sbit  HIGH14_bit at CRC_GPOLY.B30;
    const register unsigned short int HIGH15 = 31;
    sbit  HIGH15_bit at CRC_GPOLY.B31;

sfr unsigned int   volatile CRC_GPOLYL           absolute 0x40032004;
    const register unsigned short int GPOLYL0 = 0;
    sbit  GPOLYL0_bit at CRC_GPOLYL.B0;
    const register unsigned short int GPOLYL1 = 1;
    sbit  GPOLYL1_bit at CRC_GPOLYL.B1;
    const register unsigned short int GPOLYL2 = 2;
    sbit  GPOLYL2_bit at CRC_GPOLYL.B2;
    const register unsigned short int GPOLYL3 = 3;
    sbit  GPOLYL3_bit at CRC_GPOLYL.B3;
    const register unsigned short int GPOLYL4 = 4;
    sbit  GPOLYL4_bit at CRC_GPOLYL.B4;
    const register unsigned short int GPOLYL5 = 5;
    sbit  GPOLYL5_bit at CRC_GPOLYL.B5;
    const register unsigned short int GPOLYL6 = 6;
    sbit  GPOLYL6_bit at CRC_GPOLYL.B6;
    const register unsigned short int GPOLYL7 = 7;
    sbit  GPOLYL7_bit at CRC_GPOLYL.B7;
    const register unsigned short int GPOLYL8 = 8;
    sbit  GPOLYL8_bit at CRC_GPOLYL.B8;
    const register unsigned short int GPOLYL9 = 9;
    sbit  GPOLYL9_bit at CRC_GPOLYL.B9;
    const register unsigned short int GPOLYL10 = 10;
    sbit  GPOLYL10_bit at CRC_GPOLYL.B10;
    const register unsigned short int GPOLYL11 = 11;
    sbit  GPOLYL11_bit at CRC_GPOLYL.B11;
    const register unsigned short int GPOLYL12 = 12;
    sbit  GPOLYL12_bit at CRC_GPOLYL.B12;
    const register unsigned short int GPOLYL13 = 13;
    sbit  GPOLYL13_bit at CRC_GPOLYL.B13;
    const register unsigned short int GPOLYL14 = 14;
    sbit  GPOLYL14_bit at CRC_GPOLYL.B14;
    const register unsigned short int GPOLYL15 = 15;
    sbit  GPOLYL15_bit at CRC_GPOLYL.B15;

sfr unsigned short   volatile CRC_GPOLYLL          absolute 0x40032004;
    const register unsigned short int GPOLYLL0 = 0;
    sbit  GPOLYLL0_bit at CRC_GPOLYLL.B0;
    const register unsigned short int GPOLYLL1 = 1;
    sbit  GPOLYLL1_bit at CRC_GPOLYLL.B1;
    const register unsigned short int GPOLYLL2 = 2;
    sbit  GPOLYLL2_bit at CRC_GPOLYLL.B2;
    const register unsigned short int GPOLYLL3 = 3;
    sbit  GPOLYLL3_bit at CRC_GPOLYLL.B3;
    const register unsigned short int GPOLYLL4 = 4;
    sbit  GPOLYLL4_bit at CRC_GPOLYLL.B4;
    const register unsigned short int GPOLYLL5 = 5;
    sbit  GPOLYLL5_bit at CRC_GPOLYLL.B5;
    const register unsigned short int GPOLYLL6 = 6;
    sbit  GPOLYLL6_bit at CRC_GPOLYLL.B6;
    const register unsigned short int GPOLYLL7 = 7;
    sbit  GPOLYLL7_bit at CRC_GPOLYLL.B7;

sfr unsigned short   volatile CRC_GPOLYLU          absolute 0x40032005;
    const register unsigned short int GPOLYLU0 = 0;
    sbit  GPOLYLU0_bit at CRC_GPOLYLU.B0;
    const register unsigned short int GPOLYLU1 = 1;
    sbit  GPOLYLU1_bit at CRC_GPOLYLU.B1;
    const register unsigned short int GPOLYLU2 = 2;
    sbit  GPOLYLU2_bit at CRC_GPOLYLU.B2;
    const register unsigned short int GPOLYLU3 = 3;
    sbit  GPOLYLU3_bit at CRC_GPOLYLU.B3;
    const register unsigned short int GPOLYLU4 = 4;
    sbit  GPOLYLU4_bit at CRC_GPOLYLU.B4;
    const register unsigned short int GPOLYLU5 = 5;
    sbit  GPOLYLU5_bit at CRC_GPOLYLU.B5;
    const register unsigned short int GPOLYLU6 = 6;
    sbit  GPOLYLU6_bit at CRC_GPOLYLU.B6;
    const register unsigned short int GPOLYLU7 = 7;
    sbit  GPOLYLU7_bit at CRC_GPOLYLU.B7;

sfr unsigned int   volatile CRC_GPOLYH           absolute 0x40032006;
    const register unsigned short int GPOLYH0 = 0;
    sbit  GPOLYH0_bit at CRC_GPOLYH.B0;
    const register unsigned short int GPOLYH1 = 1;
    sbit  GPOLYH1_bit at CRC_GPOLYH.B1;
    const register unsigned short int GPOLYH2 = 2;
    sbit  GPOLYH2_bit at CRC_GPOLYH.B2;
    const register unsigned short int GPOLYH3 = 3;
    sbit  GPOLYH3_bit at CRC_GPOLYH.B3;
    const register unsigned short int GPOLYH4 = 4;
    sbit  GPOLYH4_bit at CRC_GPOLYH.B4;
    const register unsigned short int GPOLYH5 = 5;
    sbit  GPOLYH5_bit at CRC_GPOLYH.B5;
    const register unsigned short int GPOLYH6 = 6;
    sbit  GPOLYH6_bit at CRC_GPOLYH.B6;
    const register unsigned short int GPOLYH7 = 7;
    sbit  GPOLYH7_bit at CRC_GPOLYH.B7;
    const register unsigned short int GPOLYH8 = 8;
    sbit  GPOLYH8_bit at CRC_GPOLYH.B8;
    const register unsigned short int GPOLYH9 = 9;
    sbit  GPOLYH9_bit at CRC_GPOLYH.B9;
    const register unsigned short int GPOLYH10 = 10;
    sbit  GPOLYH10_bit at CRC_GPOLYH.B10;
    const register unsigned short int GPOLYH11 = 11;
    sbit  GPOLYH11_bit at CRC_GPOLYH.B11;
    const register unsigned short int GPOLYH12 = 12;
    sbit  GPOLYH12_bit at CRC_GPOLYH.B12;
    const register unsigned short int GPOLYH13 = 13;
    sbit  GPOLYH13_bit at CRC_GPOLYH.B13;
    const register unsigned short int GPOLYH14 = 14;
    sbit  GPOLYH14_bit at CRC_GPOLYH.B14;
    const register unsigned short int GPOLYH15 = 15;
    sbit  GPOLYH15_bit at CRC_GPOLYH.B15;

sfr unsigned short   volatile CRC_GPOLYHL          absolute 0x40032006;
    const register unsigned short int GPOLYHL0 = 0;
    sbit  GPOLYHL0_bit at CRC_GPOLYHL.B0;
    const register unsigned short int GPOLYHL1 = 1;
    sbit  GPOLYHL1_bit at CRC_GPOLYHL.B1;
    const register unsigned short int GPOLYHL2 = 2;
    sbit  GPOLYHL2_bit at CRC_GPOLYHL.B2;
    const register unsigned short int GPOLYHL3 = 3;
    sbit  GPOLYHL3_bit at CRC_GPOLYHL.B3;
    const register unsigned short int GPOLYHL4 = 4;
    sbit  GPOLYHL4_bit at CRC_GPOLYHL.B4;
    const register unsigned short int GPOLYHL5 = 5;
    sbit  GPOLYHL5_bit at CRC_GPOLYHL.B5;
    const register unsigned short int GPOLYHL6 = 6;
    sbit  GPOLYHL6_bit at CRC_GPOLYHL.B6;
    const register unsigned short int GPOLYHL7 = 7;
    sbit  GPOLYHL7_bit at CRC_GPOLYHL.B7;

sfr unsigned short   volatile CRC_GPOLYHU          absolute 0x40032007;
    const register unsigned short int GPOLYHU0 = 0;
    sbit  GPOLYHU0_bit at CRC_GPOLYHU.B0;
    const register unsigned short int GPOLYHU1 = 1;
    sbit  GPOLYHU1_bit at CRC_GPOLYHU.B1;
    const register unsigned short int GPOLYHU2 = 2;
    sbit  GPOLYHU2_bit at CRC_GPOLYHU.B2;
    const register unsigned short int GPOLYHU3 = 3;
    sbit  GPOLYHU3_bit at CRC_GPOLYHU.B3;
    const register unsigned short int GPOLYHU4 = 4;
    sbit  GPOLYHU4_bit at CRC_GPOLYHU.B4;
    const register unsigned short int GPOLYHU5 = 5;
    sbit  GPOLYHU5_bit at CRC_GPOLYHU.B5;
    const register unsigned short int GPOLYHU6 = 6;
    sbit  GPOLYHU6_bit at CRC_GPOLYHU.B6;
    const register unsigned short int GPOLYHU7 = 7;
    sbit  GPOLYHU7_bit at CRC_GPOLYHU.B7;

sfr unsigned long   volatile CRC_CTRL             absolute 0x40032008;
    const register unsigned short int TCRC = 24;
    sbit  TCRC_bit at CRC_CTRL.B24;
    const register unsigned short int WAS = 25;
    sbit  WAS_bit at CRC_CTRL.B25;
    const register unsigned short int FXOR = 26;
    sbit  FXOR_bit at CRC_CTRL.B26;
    const register unsigned short int TOTR0 = 28;
    sbit  TOTR0_bit at CRC_CTRL.B28;
    const register unsigned short int TOTR1 = 29;
    sbit  TOTR1_bit at CRC_CTRL.B29;
    const register unsigned short int TOT0 = 30;
    sbit  TOT0_bit at CRC_CTRL.B30;
    const register unsigned short int TOT1 = 31;
    sbit  TOT1_bit at CRC_CTRL.B31;

sfr unsigned short   volatile CRC_CTRLHU           absolute 0x4003200B;
    sbit  TCRC_CRC_CTRLHU_bit at CRC_CTRLHU.B0;
    sbit  WAS_CRC_CTRLHU_bit at CRC_CTRLHU.B1;
    sbit  FXOR_CRC_CTRLHU_bit at CRC_CTRLHU.B2;
    sbit  TOTR0_CRC_CTRLHU_bit at CRC_CTRLHU.B4;
    sbit  TOTR1_CRC_CTRLHU_bit at CRC_CTRLHU.B5;
    sbit  TOT0_CRC_CTRLHU_bit at CRC_CTRLHU.B6;
    sbit  TOT1_CRC_CTRLHU_bit at CRC_CTRLHU.B7;

sfr unsigned int   volatile PWM0_SM0CNT          absolute 0x40033000;
    sbit  CNT0_PWM0_SM0CNT_bit at PWM0_SM0CNT.B0;
    sbit  CNT1_PWM0_SM0CNT_bit at PWM0_SM0CNT.B1;
    sbit  CNT2_PWM0_SM0CNT_bit at PWM0_SM0CNT.B2;
    sbit  CNT3_PWM0_SM0CNT_bit at PWM0_SM0CNT.B3;
    sbit  CNT4_PWM0_SM0CNT_bit at PWM0_SM0CNT.B4;
    sbit  CNT5_PWM0_SM0CNT_bit at PWM0_SM0CNT.B5;
    sbit  CNT6_PWM0_SM0CNT_bit at PWM0_SM0CNT.B6;
    sbit  CNT7_PWM0_SM0CNT_bit at PWM0_SM0CNT.B7;
    sbit  CNT8_PWM0_SM0CNT_bit at PWM0_SM0CNT.B8;
    sbit  CNT9_PWM0_SM0CNT_bit at PWM0_SM0CNT.B9;
    sbit  CNT10_PWM0_SM0CNT_bit at PWM0_SM0CNT.B10;
    sbit  CNT11_PWM0_SM0CNT_bit at PWM0_SM0CNT.B11;
    sbit  CNT12_PWM0_SM0CNT_bit at PWM0_SM0CNT.B12;
    sbit  CNT13_PWM0_SM0CNT_bit at PWM0_SM0CNT.B13;
    sbit  CNT14_PWM0_SM0CNT_bit at PWM0_SM0CNT.B14;
    sbit  CNT15_PWM0_SM0CNT_bit at PWM0_SM0CNT.B15;

sfr unsigned int   volatile PWM0_SM1CNT          absolute 0x40033060;
    sbit  CNT0_PWM0_SM1CNT_bit at PWM0_SM1CNT.B0;
    sbit  CNT1_PWM0_SM1CNT_bit at PWM0_SM1CNT.B1;
    sbit  CNT2_PWM0_SM1CNT_bit at PWM0_SM1CNT.B2;
    sbit  CNT3_PWM0_SM1CNT_bit at PWM0_SM1CNT.B3;
    sbit  CNT4_PWM0_SM1CNT_bit at PWM0_SM1CNT.B4;
    sbit  CNT5_PWM0_SM1CNT_bit at PWM0_SM1CNT.B5;
    sbit  CNT6_PWM0_SM1CNT_bit at PWM0_SM1CNT.B6;
    sbit  CNT7_PWM0_SM1CNT_bit at PWM0_SM1CNT.B7;
    sbit  CNT8_PWM0_SM1CNT_bit at PWM0_SM1CNT.B8;
    sbit  CNT9_PWM0_SM1CNT_bit at PWM0_SM1CNT.B9;
    sbit  CNT10_PWM0_SM1CNT_bit at PWM0_SM1CNT.B10;
    sbit  CNT11_PWM0_SM1CNT_bit at PWM0_SM1CNT.B11;
    sbit  CNT12_PWM0_SM1CNT_bit at PWM0_SM1CNT.B12;
    sbit  CNT13_PWM0_SM1CNT_bit at PWM0_SM1CNT.B13;
    sbit  CNT14_PWM0_SM1CNT_bit at PWM0_SM1CNT.B14;
    sbit  CNT15_PWM0_SM1CNT_bit at PWM0_SM1CNT.B15;

sfr unsigned int   volatile PWM0_SM2CNT          absolute 0x400330C0;
    sbit  CNT0_PWM0_SM2CNT_bit at PWM0_SM2CNT.B0;
    sbit  CNT1_PWM0_SM2CNT_bit at PWM0_SM2CNT.B1;
    sbit  CNT2_PWM0_SM2CNT_bit at PWM0_SM2CNT.B2;
    sbit  CNT3_PWM0_SM2CNT_bit at PWM0_SM2CNT.B3;
    sbit  CNT4_PWM0_SM2CNT_bit at PWM0_SM2CNT.B4;
    sbit  CNT5_PWM0_SM2CNT_bit at PWM0_SM2CNT.B5;
    sbit  CNT6_PWM0_SM2CNT_bit at PWM0_SM2CNT.B6;
    sbit  CNT7_PWM0_SM2CNT_bit at PWM0_SM2CNT.B7;
    sbit  CNT8_PWM0_SM2CNT_bit at PWM0_SM2CNT.B8;
    sbit  CNT9_PWM0_SM2CNT_bit at PWM0_SM2CNT.B9;
    sbit  CNT10_PWM0_SM2CNT_bit at PWM0_SM2CNT.B10;
    sbit  CNT11_PWM0_SM2CNT_bit at PWM0_SM2CNT.B11;
    sbit  CNT12_PWM0_SM2CNT_bit at PWM0_SM2CNT.B12;
    sbit  CNT13_PWM0_SM2CNT_bit at PWM0_SM2CNT.B13;
    sbit  CNT14_PWM0_SM2CNT_bit at PWM0_SM2CNT.B14;
    sbit  CNT15_PWM0_SM2CNT_bit at PWM0_SM2CNT.B15;

sfr unsigned int   volatile PWM0_SM3CNT          absolute 0x40033120;
    sbit  CNT0_PWM0_SM3CNT_bit at PWM0_SM3CNT.B0;
    sbit  CNT1_PWM0_SM3CNT_bit at PWM0_SM3CNT.B1;
    sbit  CNT2_PWM0_SM3CNT_bit at PWM0_SM3CNT.B2;
    sbit  CNT3_PWM0_SM3CNT_bit at PWM0_SM3CNT.B3;
    sbit  CNT4_PWM0_SM3CNT_bit at PWM0_SM3CNT.B4;
    sbit  CNT5_PWM0_SM3CNT_bit at PWM0_SM3CNT.B5;
    sbit  CNT6_PWM0_SM3CNT_bit at PWM0_SM3CNT.B6;
    sbit  CNT7_PWM0_SM3CNT_bit at PWM0_SM3CNT.B7;
    sbit  CNT8_PWM0_SM3CNT_bit at PWM0_SM3CNT.B8;
    sbit  CNT9_PWM0_SM3CNT_bit at PWM0_SM3CNT.B9;
    sbit  CNT10_PWM0_SM3CNT_bit at PWM0_SM3CNT.B10;
    sbit  CNT11_PWM0_SM3CNT_bit at PWM0_SM3CNT.B11;
    sbit  CNT12_PWM0_SM3CNT_bit at PWM0_SM3CNT.B12;
    sbit  CNT13_PWM0_SM3CNT_bit at PWM0_SM3CNT.B13;
    sbit  CNT14_PWM0_SM3CNT_bit at PWM0_SM3CNT.B14;
    sbit  CNT15_PWM0_SM3CNT_bit at PWM0_SM3CNT.B15;

sfr unsigned int   volatile PWM0_SM0INIT         absolute 0x40033002;
    sbit  INIT0_PWM0_SM0INIT_bit at PWM0_SM0INIT.B0;
    sbit  INIT1_PWM0_SM0INIT_bit at PWM0_SM0INIT.B1;
    sbit  INIT2_PWM0_SM0INIT_bit at PWM0_SM0INIT.B2;
    sbit  INIT3_PWM0_SM0INIT_bit at PWM0_SM0INIT.B3;
    sbit  INIT4_PWM0_SM0INIT_bit at PWM0_SM0INIT.B4;
    sbit  INIT5_PWM0_SM0INIT_bit at PWM0_SM0INIT.B5;
    sbit  INIT6_PWM0_SM0INIT_bit at PWM0_SM0INIT.B6;
    sbit  INIT7_PWM0_SM0INIT_bit at PWM0_SM0INIT.B7;
    sbit  INIT8_PWM0_SM0INIT_bit at PWM0_SM0INIT.B8;
    sbit  INIT9_PWM0_SM0INIT_bit at PWM0_SM0INIT.B9;
    sbit  INIT10_PWM0_SM0INIT_bit at PWM0_SM0INIT.B10;
    sbit  INIT11_PWM0_SM0INIT_bit at PWM0_SM0INIT.B11;
    sbit  INIT12_PWM0_SM0INIT_bit at PWM0_SM0INIT.B12;
    sbit  INIT13_PWM0_SM0INIT_bit at PWM0_SM0INIT.B13;
    sbit  INIT14_PWM0_SM0INIT_bit at PWM0_SM0INIT.B14;
    sbit  INIT15_PWM0_SM0INIT_bit at PWM0_SM0INIT.B15;

sfr unsigned int   volatile PWM0_SM1INIT         absolute 0x40033062;
    sbit  INIT0_PWM0_SM1INIT_bit at PWM0_SM1INIT.B0;
    sbit  INIT1_PWM0_SM1INIT_bit at PWM0_SM1INIT.B1;
    sbit  INIT2_PWM0_SM1INIT_bit at PWM0_SM1INIT.B2;
    sbit  INIT3_PWM0_SM1INIT_bit at PWM0_SM1INIT.B3;
    sbit  INIT4_PWM0_SM1INIT_bit at PWM0_SM1INIT.B4;
    sbit  INIT5_PWM0_SM1INIT_bit at PWM0_SM1INIT.B5;
    sbit  INIT6_PWM0_SM1INIT_bit at PWM0_SM1INIT.B6;
    sbit  INIT7_PWM0_SM1INIT_bit at PWM0_SM1INIT.B7;
    sbit  INIT8_PWM0_SM1INIT_bit at PWM0_SM1INIT.B8;
    sbit  INIT9_PWM0_SM1INIT_bit at PWM0_SM1INIT.B9;
    sbit  INIT10_PWM0_SM1INIT_bit at PWM0_SM1INIT.B10;
    sbit  INIT11_PWM0_SM1INIT_bit at PWM0_SM1INIT.B11;
    sbit  INIT12_PWM0_SM1INIT_bit at PWM0_SM1INIT.B12;
    sbit  INIT13_PWM0_SM1INIT_bit at PWM0_SM1INIT.B13;
    sbit  INIT14_PWM0_SM1INIT_bit at PWM0_SM1INIT.B14;
    sbit  INIT15_PWM0_SM1INIT_bit at PWM0_SM1INIT.B15;

sfr unsigned int   volatile PWM0_SM2INIT         absolute 0x400330C2;
    sbit  INIT0_PWM0_SM2INIT_bit at PWM0_SM2INIT.B0;
    sbit  INIT1_PWM0_SM2INIT_bit at PWM0_SM2INIT.B1;
    sbit  INIT2_PWM0_SM2INIT_bit at PWM0_SM2INIT.B2;
    sbit  INIT3_PWM0_SM2INIT_bit at PWM0_SM2INIT.B3;
    sbit  INIT4_PWM0_SM2INIT_bit at PWM0_SM2INIT.B4;
    sbit  INIT5_PWM0_SM2INIT_bit at PWM0_SM2INIT.B5;
    sbit  INIT6_PWM0_SM2INIT_bit at PWM0_SM2INIT.B6;
    sbit  INIT7_PWM0_SM2INIT_bit at PWM0_SM2INIT.B7;
    sbit  INIT8_PWM0_SM2INIT_bit at PWM0_SM2INIT.B8;
    sbit  INIT9_PWM0_SM2INIT_bit at PWM0_SM2INIT.B9;
    sbit  INIT10_PWM0_SM2INIT_bit at PWM0_SM2INIT.B10;
    sbit  INIT11_PWM0_SM2INIT_bit at PWM0_SM2INIT.B11;
    sbit  INIT12_PWM0_SM2INIT_bit at PWM0_SM2INIT.B12;
    sbit  INIT13_PWM0_SM2INIT_bit at PWM0_SM2INIT.B13;
    sbit  INIT14_PWM0_SM2INIT_bit at PWM0_SM2INIT.B14;
    sbit  INIT15_PWM0_SM2INIT_bit at PWM0_SM2INIT.B15;

sfr unsigned int   volatile PWM0_SM3INIT         absolute 0x40033122;
    sbit  INIT0_PWM0_SM3INIT_bit at PWM0_SM3INIT.B0;
    sbit  INIT1_PWM0_SM3INIT_bit at PWM0_SM3INIT.B1;
    sbit  INIT2_PWM0_SM3INIT_bit at PWM0_SM3INIT.B2;
    sbit  INIT3_PWM0_SM3INIT_bit at PWM0_SM3INIT.B3;
    sbit  INIT4_PWM0_SM3INIT_bit at PWM0_SM3INIT.B4;
    sbit  INIT5_PWM0_SM3INIT_bit at PWM0_SM3INIT.B5;
    sbit  INIT6_PWM0_SM3INIT_bit at PWM0_SM3INIT.B6;
    sbit  INIT7_PWM0_SM3INIT_bit at PWM0_SM3INIT.B7;
    sbit  INIT8_PWM0_SM3INIT_bit at PWM0_SM3INIT.B8;
    sbit  INIT9_PWM0_SM3INIT_bit at PWM0_SM3INIT.B9;
    sbit  INIT10_PWM0_SM3INIT_bit at PWM0_SM3INIT.B10;
    sbit  INIT11_PWM0_SM3INIT_bit at PWM0_SM3INIT.B11;
    sbit  INIT12_PWM0_SM3INIT_bit at PWM0_SM3INIT.B12;
    sbit  INIT13_PWM0_SM3INIT_bit at PWM0_SM3INIT.B13;
    sbit  INIT14_PWM0_SM3INIT_bit at PWM0_SM3INIT.B14;
    sbit  INIT15_PWM0_SM3INIT_bit at PWM0_SM3INIT.B15;

sfr unsigned int   volatile PWM0_SM0CTRL2        absolute 0x40033004;
    const register unsigned short int CLK_SEL0 = 0;
    sbit  CLK_SEL0_bit at PWM0_SM0CTRL2.B0;
    const register unsigned short int CLK_SEL1 = 1;
    sbit  CLK_SEL1_bit at PWM0_SM0CTRL2.B1;
    const register unsigned short int RELOAD_SEL = 2;
    sbit  RELOAD_SEL_bit at PWM0_SM0CTRL2.B2;
    const register unsigned short int FORCE_SEL0 = 3;
    sbit  FORCE_SEL0_bit at PWM0_SM0CTRL2.B3;
    const register unsigned short int FORCE_SEL1 = 4;
    sbit  FORCE_SEL1_bit at PWM0_SM0CTRL2.B4;
    const register unsigned short int FORCE_SEL2 = 5;
    sbit  FORCE_SEL2_bit at PWM0_SM0CTRL2.B5;
    const register unsigned short int FORCE = 6;
    sbit  FORCE_bit at PWM0_SM0CTRL2.B6;
    const register unsigned short int FRCEN = 7;
    sbit  FRCEN_bit at PWM0_SM0CTRL2.B7;
    const register unsigned short int INIT_SEL0 = 8;
    sbit  INIT_SEL0_bit at PWM0_SM0CTRL2.B8;
    const register unsigned short int INIT_SEL1 = 9;
    sbit  INIT_SEL1_bit at PWM0_SM0CTRL2.B9;
    const register unsigned short int PWMX_INIT = 10;
    sbit  PWMX_INIT_bit at PWM0_SM0CTRL2.B10;
    const register unsigned short int PWM45_INIT = 11;
    sbit  PWM45_INIT_bit at PWM0_SM0CTRL2.B11;
    const register unsigned short int PWM23_INIT = 12;
    sbit  PWM23_INIT_bit at PWM0_SM0CTRL2.B12;
    const register unsigned short int INDEP = 13;
    sbit  INDEP_bit at PWM0_SM0CTRL2.B13;
    const register unsigned short int WAITEN = 14;
    sbit  WAITEN_bit at PWM0_SM0CTRL2.B14;
    const register unsigned short int DBGEN = 15;
    sbit  DBGEN_bit at PWM0_SM0CTRL2.B15;

sfr unsigned int   volatile PWM0_SM1CTRL2        absolute 0x40033064;
    sbit  CLK_SEL0_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B0;
    sbit  CLK_SEL1_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B1;
    sbit  RELOAD_SEL_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B2;
    sbit  FORCE_SEL0_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B3;
    sbit  FORCE_SEL1_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B4;
    sbit  FORCE_SEL2_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B5;
    sbit  FORCE_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B6;
    sbit  FRCEN_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B7;
    sbit  INIT_SEL0_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B8;
    sbit  INIT_SEL1_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B9;
    sbit  PWMX_INIT_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B10;
    sbit  PWM45_INIT_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B11;
    sbit  PWM23_INIT_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B12;
    sbit  INDEP_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B13;
    sbit  WAITEN_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B14;
    sbit  DBGEN_PWM0_SM1CTRL2_bit at PWM0_SM1CTRL2.B15;

sfr unsigned int   volatile PWM0_SM2CTRL2        absolute 0x400330C4;
    sbit  CLK_SEL0_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B0;
    sbit  CLK_SEL1_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B1;
    sbit  RELOAD_SEL_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B2;
    sbit  FORCE_SEL0_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B3;
    sbit  FORCE_SEL1_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B4;
    sbit  FORCE_SEL2_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B5;
    sbit  FORCE_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B6;
    sbit  FRCEN_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B7;
    sbit  INIT_SEL0_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B8;
    sbit  INIT_SEL1_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B9;
    sbit  PWMX_INIT_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B10;
    sbit  PWM45_INIT_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B11;
    sbit  PWM23_INIT_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B12;
    sbit  INDEP_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B13;
    sbit  WAITEN_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B14;
    sbit  DBGEN_PWM0_SM2CTRL2_bit at PWM0_SM2CTRL2.B15;

sfr unsigned int   volatile PWM0_SM3CTRL2        absolute 0x40033124;
    sbit  CLK_SEL0_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B0;
    sbit  CLK_SEL1_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B1;
    sbit  RELOAD_SEL_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B2;
    sbit  FORCE_SEL0_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B3;
    sbit  FORCE_SEL1_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B4;
    sbit  FORCE_SEL2_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B5;
    sbit  FORCE_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B6;
    sbit  FRCEN_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B7;
    sbit  INIT_SEL0_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B8;
    sbit  INIT_SEL1_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B9;
    sbit  PWMX_INIT_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B10;
    sbit  PWM45_INIT_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B11;
    sbit  PWM23_INIT_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B12;
    sbit  INDEP_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B13;
    sbit  WAITEN_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B14;
    sbit  DBGEN_PWM0_SM3CTRL2_bit at PWM0_SM3CTRL2.B15;

sfr unsigned int   volatile PWM0_SM0CTRL         absolute 0x40033006;
    const register unsigned short int DBLEN = 0;
    sbit  DBLEN_bit at PWM0_SM0CTRL.B0;
    const register unsigned short int DBLX = 1;
    sbit  DBLX_bit at PWM0_SM0CTRL.B1;
    const register unsigned short int LDMOD = 2;
    sbit  LDMOD_bit at PWM0_SM0CTRL.B2;
    const register unsigned short int PRSC0 = 4;
    sbit  PRSC0_bit at PWM0_SM0CTRL.B4;
    const register unsigned short int PRSC1 = 5;
    sbit  PRSC1_bit at PWM0_SM0CTRL.B5;
    const register unsigned short int PRSC2 = 6;
    sbit  PRSC2_bit at PWM0_SM0CTRL.B6;
    sbit  DT0_PWM0_SM0CTRL_bit at PWM0_SM0CTRL.B8;
    sbit  DT1_PWM0_SM0CTRL_bit at PWM0_SM0CTRL.B9;
    const register unsigned short int FULL = 10;
    sbit  FULL_bit at PWM0_SM0CTRL.B10;
    const register unsigned short int HALF = 11;
    sbit  HALF_bit at PWM0_SM0CTRL.B11;
    const register unsigned short int LDFQ0 = 12;
    sbit  LDFQ0_bit at PWM0_SM0CTRL.B12;
    const register unsigned short int LDFQ1 = 13;
    sbit  LDFQ1_bit at PWM0_SM0CTRL.B13;
    const register unsigned short int LDFQ2 = 14;
    sbit  LDFQ2_bit at PWM0_SM0CTRL.B14;
    const register unsigned short int LDFQ3 = 15;
    sbit  LDFQ3_bit at PWM0_SM0CTRL.B15;

sfr unsigned int   volatile PWM0_SM1CTRL         absolute 0x40033066;
    sbit  DBLEN_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B0;
    sbit  DBLX_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B1;
    sbit  LDMOD_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B2;
    sbit  PRSC0_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B4;
    sbit  PRSC1_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B5;
    sbit  PRSC2_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B6;
    sbit  DT0_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B8;
    sbit  DT1_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B9;
    sbit  FULL_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B10;
    sbit  HALF_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B11;
    sbit  LDFQ0_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B12;
    sbit  LDFQ1_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B13;
    sbit  LDFQ2_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B14;
    sbit  LDFQ3_PWM0_SM1CTRL_bit at PWM0_SM1CTRL.B15;

sfr unsigned int   volatile PWM0_SM2CTRL         absolute 0x400330C6;
    sbit  DBLEN_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B0;
    sbit  DBLX_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B1;
    sbit  LDMOD_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B2;
    sbit  PRSC0_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B4;
    sbit  PRSC1_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B5;
    sbit  PRSC2_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B6;
    sbit  DT0_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B8;
    sbit  DT1_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B9;
    sbit  FULL_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B10;
    sbit  HALF_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B11;
    sbit  LDFQ0_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B12;
    sbit  LDFQ1_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B13;
    sbit  LDFQ2_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B14;
    sbit  LDFQ3_PWM0_SM2CTRL_bit at PWM0_SM2CTRL.B15;

sfr unsigned int   volatile PWM0_SM3CTRL         absolute 0x40033126;
    sbit  DBLEN_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B0;
    sbit  DBLX_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B1;
    sbit  LDMOD_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B2;
    sbit  PRSC0_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B4;
    sbit  PRSC1_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B5;
    sbit  PRSC2_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B6;
    sbit  DT0_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B8;
    sbit  DT1_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B9;
    sbit  FULL_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B10;
    sbit  HALF_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B11;
    sbit  LDFQ0_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B12;
    sbit  LDFQ1_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B13;
    sbit  LDFQ2_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B14;
    sbit  LDFQ3_PWM0_SM3CTRL_bit at PWM0_SM3CTRL.B15;

sfr unsigned int   volatile PWM0_SM0VAL0         absolute 0x4003300A;
    const register unsigned short int VAL00 = 0;
    sbit  VAL00_bit at PWM0_SM0VAL0.B0;
    const register unsigned short int VAL01 = 1;
    sbit  VAL01_bit at PWM0_SM0VAL0.B1;
    const register unsigned short int VAL02 = 2;
    sbit  VAL02_bit at PWM0_SM0VAL0.B2;
    const register unsigned short int VAL03 = 3;
    sbit  VAL03_bit at PWM0_SM0VAL0.B3;
    const register unsigned short int VAL04 = 4;
    sbit  VAL04_bit at PWM0_SM0VAL0.B4;
    const register unsigned short int VAL05 = 5;
    sbit  VAL05_bit at PWM0_SM0VAL0.B5;
    const register unsigned short int VAL06 = 6;
    sbit  VAL06_bit at PWM0_SM0VAL0.B6;
    const register unsigned short int VAL07 = 7;
    sbit  VAL07_bit at PWM0_SM0VAL0.B7;
    const register unsigned short int VAL08 = 8;
    sbit  VAL08_bit at PWM0_SM0VAL0.B8;
    const register unsigned short int VAL09 = 9;
    sbit  VAL09_bit at PWM0_SM0VAL0.B9;
    const register unsigned short int VAL010 = 10;
    sbit  VAL010_bit at PWM0_SM0VAL0.B10;
    const register unsigned short int VAL011 = 11;
    sbit  VAL011_bit at PWM0_SM0VAL0.B11;
    const register unsigned short int VAL012 = 12;
    sbit  VAL012_bit at PWM0_SM0VAL0.B12;
    const register unsigned short int VAL013 = 13;
    sbit  VAL013_bit at PWM0_SM0VAL0.B13;
    const register unsigned short int VAL014 = 14;
    sbit  VAL014_bit at PWM0_SM0VAL0.B14;
    const register unsigned short int VAL015 = 15;
    sbit  VAL015_bit at PWM0_SM0VAL0.B15;

sfr unsigned int   volatile PWM0_SM1VAL0         absolute 0x4003306A;
    sbit  VAL00_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B0;
    sbit  VAL01_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B1;
    sbit  VAL02_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B2;
    sbit  VAL03_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B3;
    sbit  VAL04_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B4;
    sbit  VAL05_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B5;
    sbit  VAL06_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B6;
    sbit  VAL07_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B7;
    sbit  VAL08_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B8;
    sbit  VAL09_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B9;
    sbit  VAL010_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B10;
    sbit  VAL011_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B11;
    sbit  VAL012_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B12;
    sbit  VAL013_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B13;
    sbit  VAL014_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B14;
    sbit  VAL015_PWM0_SM1VAL0_bit at PWM0_SM1VAL0.B15;

sfr unsigned int   volatile PWM0_SM2VAL0         absolute 0x400330CA;
    sbit  VAL00_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B0;
    sbit  VAL01_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B1;
    sbit  VAL02_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B2;
    sbit  VAL03_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B3;
    sbit  VAL04_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B4;
    sbit  VAL05_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B5;
    sbit  VAL06_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B6;
    sbit  VAL07_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B7;
    sbit  VAL08_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B8;
    sbit  VAL09_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B9;
    sbit  VAL010_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B10;
    sbit  VAL011_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B11;
    sbit  VAL012_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B12;
    sbit  VAL013_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B13;
    sbit  VAL014_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B14;
    sbit  VAL015_PWM0_SM2VAL0_bit at PWM0_SM2VAL0.B15;

sfr unsigned int   volatile PWM0_SM3VAL0         absolute 0x4003312A;
    sbit  VAL00_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B0;
    sbit  VAL01_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B1;
    sbit  VAL02_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B2;
    sbit  VAL03_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B3;
    sbit  VAL04_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B4;
    sbit  VAL05_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B5;
    sbit  VAL06_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B6;
    sbit  VAL07_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B7;
    sbit  VAL08_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B8;
    sbit  VAL09_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B9;
    sbit  VAL010_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B10;
    sbit  VAL011_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B11;
    sbit  VAL012_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B12;
    sbit  VAL013_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B13;
    sbit  VAL014_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B14;
    sbit  VAL015_PWM0_SM3VAL0_bit at PWM0_SM3VAL0.B15;

sfr unsigned int   volatile PWM0_SM0FRACVAL1     absolute 0x4003300C;
    const register unsigned short int FRACVAL10 = 11;
    sbit  FRACVAL10_bit at PWM0_SM0FRACVAL1.B11;
    const register unsigned short int FRACVAL11 = 12;
    sbit  FRACVAL11_bit at PWM0_SM0FRACVAL1.B12;
    const register unsigned short int FRACVAL12 = 13;
    sbit  FRACVAL12_bit at PWM0_SM0FRACVAL1.B13;
    const register unsigned short int FRACVAL13 = 14;
    sbit  FRACVAL13_bit at PWM0_SM0FRACVAL1.B14;
    const register unsigned short int FRACVAL14 = 15;
    sbit  FRACVAL14_bit at PWM0_SM0FRACVAL1.B15;

sfr unsigned int   volatile PWM0_SM1FRACVAL1     absolute 0x4003306C;
    sbit  FRACVAL10_PWM0_SM1FRACVAL1_bit at PWM0_SM1FRACVAL1.B11;
    sbit  FRACVAL11_PWM0_SM1FRACVAL1_bit at PWM0_SM1FRACVAL1.B12;
    sbit  FRACVAL12_PWM0_SM1FRACVAL1_bit at PWM0_SM1FRACVAL1.B13;
    sbit  FRACVAL13_PWM0_SM1FRACVAL1_bit at PWM0_SM1FRACVAL1.B14;
    sbit  FRACVAL14_PWM0_SM1FRACVAL1_bit at PWM0_SM1FRACVAL1.B15;

sfr unsigned int   volatile PWM0_SM2FRACVAL1     absolute 0x400330CC;
    sbit  FRACVAL10_PWM0_SM2FRACVAL1_bit at PWM0_SM2FRACVAL1.B11;
    sbit  FRACVAL11_PWM0_SM2FRACVAL1_bit at PWM0_SM2FRACVAL1.B12;
    sbit  FRACVAL12_PWM0_SM2FRACVAL1_bit at PWM0_SM2FRACVAL1.B13;
    sbit  FRACVAL13_PWM0_SM2FRACVAL1_bit at PWM0_SM2FRACVAL1.B14;
    sbit  FRACVAL14_PWM0_SM2FRACVAL1_bit at PWM0_SM2FRACVAL1.B15;

sfr unsigned int   volatile PWM0_SM3FRACVAL1     absolute 0x4003312C;
    sbit  FRACVAL10_PWM0_SM3FRACVAL1_bit at PWM0_SM3FRACVAL1.B11;
    sbit  FRACVAL11_PWM0_SM3FRACVAL1_bit at PWM0_SM3FRACVAL1.B12;
    sbit  FRACVAL12_PWM0_SM3FRACVAL1_bit at PWM0_SM3FRACVAL1.B13;
    sbit  FRACVAL13_PWM0_SM3FRACVAL1_bit at PWM0_SM3FRACVAL1.B14;
    sbit  FRACVAL14_PWM0_SM3FRACVAL1_bit at PWM0_SM3FRACVAL1.B15;

sfr unsigned int   volatile PWM0_SM0VAL1         absolute 0x4003300E;
    sbit  VAL10_PWM0_SM0VAL1_bit at PWM0_SM0VAL1.B0;
    sbit  VAL11_PWM0_SM0VAL1_bit at PWM0_SM0VAL1.B1;
    sbit  VAL12_PWM0_SM0VAL1_bit at PWM0_SM0VAL1.B2;
    sbit  VAL13_PWM0_SM0VAL1_bit at PWM0_SM0VAL1.B3;
    sbit  VAL14_PWM0_SM0VAL1_bit at PWM0_SM0VAL1.B4;
    sbit  VAL15_PWM0_SM0VAL1_bit at PWM0_SM0VAL1.B5;
    const register unsigned short int VAL16 = 6;
    sbit  VAL16_bit at PWM0_SM0VAL1.B6;
    const register unsigned short int VAL17 = 7;
    sbit  VAL17_bit at PWM0_SM0VAL1.B7;
    const register unsigned short int VAL18 = 8;
    sbit  VAL18_bit at PWM0_SM0VAL1.B8;
    const register unsigned short int VAL19 = 9;
    sbit  VAL19_bit at PWM0_SM0VAL1.B9;
    const register unsigned short int VAL110 = 10;
    sbit  VAL110_bit at PWM0_SM0VAL1.B10;
    const register unsigned short int VAL111 = 11;
    sbit  VAL111_bit at PWM0_SM0VAL1.B11;
    const register unsigned short int VAL112 = 12;
    sbit  VAL112_bit at PWM0_SM0VAL1.B12;
    const register unsigned short int VAL113 = 13;
    sbit  VAL113_bit at PWM0_SM0VAL1.B13;
    const register unsigned short int VAL114 = 14;
    sbit  VAL114_bit at PWM0_SM0VAL1.B14;
    const register unsigned short int VAL115 = 15;
    sbit  VAL115_bit at PWM0_SM0VAL1.B15;

sfr unsigned int   volatile PWM0_SM1VAL1         absolute 0x4003306E;
    sbit  VAL10_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B0;
    sbit  VAL11_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B1;
    sbit  VAL12_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B2;
    sbit  VAL13_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B3;
    sbit  VAL14_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B4;
    sbit  VAL15_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B5;
    sbit  VAL16_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B6;
    sbit  VAL17_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B7;
    sbit  VAL18_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B8;
    sbit  VAL19_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B9;
    sbit  VAL110_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B10;
    sbit  VAL111_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B11;
    sbit  VAL112_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B12;
    sbit  VAL113_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B13;
    sbit  VAL114_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B14;
    sbit  VAL115_PWM0_SM1VAL1_bit at PWM0_SM1VAL1.B15;

sfr unsigned int   volatile PWM0_SM2VAL1         absolute 0x400330CE;
    sbit  VAL10_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B0;
    sbit  VAL11_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B1;
    sbit  VAL12_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B2;
    sbit  VAL13_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B3;
    sbit  VAL14_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B4;
    sbit  VAL15_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B5;
    sbit  VAL16_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B6;
    sbit  VAL17_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B7;
    sbit  VAL18_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B8;
    sbit  VAL19_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B9;
    sbit  VAL110_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B10;
    sbit  VAL111_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B11;
    sbit  VAL112_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B12;
    sbit  VAL113_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B13;
    sbit  VAL114_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B14;
    sbit  VAL115_PWM0_SM2VAL1_bit at PWM0_SM2VAL1.B15;

sfr unsigned int   volatile PWM0_SM3VAL1         absolute 0x4003312E;
    sbit  VAL10_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B0;
    sbit  VAL11_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B1;
    sbit  VAL12_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B2;
    sbit  VAL13_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B3;
    sbit  VAL14_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B4;
    sbit  VAL15_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B5;
    sbit  VAL16_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B6;
    sbit  VAL17_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B7;
    sbit  VAL18_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B8;
    sbit  VAL19_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B9;
    sbit  VAL110_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B10;
    sbit  VAL111_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B11;
    sbit  VAL112_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B12;
    sbit  VAL113_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B13;
    sbit  VAL114_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B14;
    sbit  VAL115_PWM0_SM3VAL1_bit at PWM0_SM3VAL1.B15;

sfr unsigned int   volatile PWM0_SM0FRACVAL2     absolute 0x40033010;
    const register unsigned short int FRACVAL20 = 11;
    sbit  FRACVAL20_bit at PWM0_SM0FRACVAL2.B11;
    const register unsigned short int FRACVAL21 = 12;
    sbit  FRACVAL21_bit at PWM0_SM0FRACVAL2.B12;
    const register unsigned short int FRACVAL22 = 13;
    sbit  FRACVAL22_bit at PWM0_SM0FRACVAL2.B13;
    const register unsigned short int FRACVAL23 = 14;
    sbit  FRACVAL23_bit at PWM0_SM0FRACVAL2.B14;
    const register unsigned short int FRACVAL24 = 15;
    sbit  FRACVAL24_bit at PWM0_SM0FRACVAL2.B15;

sfr unsigned int   volatile PWM0_SM1FRACVAL2     absolute 0x40033070;
    sbit  FRACVAL20_PWM0_SM1FRACVAL2_bit at PWM0_SM1FRACVAL2.B11;
    sbit  FRACVAL21_PWM0_SM1FRACVAL2_bit at PWM0_SM1FRACVAL2.B12;
    sbit  FRACVAL22_PWM0_SM1FRACVAL2_bit at PWM0_SM1FRACVAL2.B13;
    sbit  FRACVAL23_PWM0_SM1FRACVAL2_bit at PWM0_SM1FRACVAL2.B14;
    sbit  FRACVAL24_PWM0_SM1FRACVAL2_bit at PWM0_SM1FRACVAL2.B15;

sfr unsigned int   volatile PWM0_SM2FRACVAL2     absolute 0x400330D0;
    sbit  FRACVAL20_PWM0_SM2FRACVAL2_bit at PWM0_SM2FRACVAL2.B11;
    sbit  FRACVAL21_PWM0_SM2FRACVAL2_bit at PWM0_SM2FRACVAL2.B12;
    sbit  FRACVAL22_PWM0_SM2FRACVAL2_bit at PWM0_SM2FRACVAL2.B13;
    sbit  FRACVAL23_PWM0_SM2FRACVAL2_bit at PWM0_SM2FRACVAL2.B14;
    sbit  FRACVAL24_PWM0_SM2FRACVAL2_bit at PWM0_SM2FRACVAL2.B15;

sfr unsigned int   volatile PWM0_SM3FRACVAL2     absolute 0x40033130;
    sbit  FRACVAL20_PWM0_SM3FRACVAL2_bit at PWM0_SM3FRACVAL2.B11;
    sbit  FRACVAL21_PWM0_SM3FRACVAL2_bit at PWM0_SM3FRACVAL2.B12;
    sbit  FRACVAL22_PWM0_SM3FRACVAL2_bit at PWM0_SM3FRACVAL2.B13;
    sbit  FRACVAL23_PWM0_SM3FRACVAL2_bit at PWM0_SM3FRACVAL2.B14;
    sbit  FRACVAL24_PWM0_SM3FRACVAL2_bit at PWM0_SM3FRACVAL2.B15;

sfr unsigned int   volatile PWM0_SM0VAL2         absolute 0x40033012;
    const register unsigned short int VAL20 = 0;
    sbit  VAL20_bit at PWM0_SM0VAL2.B0;
    const register unsigned short int VAL21 = 1;
    sbit  VAL21_bit at PWM0_SM0VAL2.B1;
    const register unsigned short int VAL22 = 2;
    sbit  VAL22_bit at PWM0_SM0VAL2.B2;
    const register unsigned short int VAL23 = 3;
    sbit  VAL23_bit at PWM0_SM0VAL2.B3;
    const register unsigned short int VAL24 = 4;
    sbit  VAL24_bit at PWM0_SM0VAL2.B4;
    const register unsigned short int VAL25 = 5;
    sbit  VAL25_bit at PWM0_SM0VAL2.B5;
    const register unsigned short int VAL26 = 6;
    sbit  VAL26_bit at PWM0_SM0VAL2.B6;
    const register unsigned short int VAL27 = 7;
    sbit  VAL27_bit at PWM0_SM0VAL2.B7;
    const register unsigned short int VAL28 = 8;
    sbit  VAL28_bit at PWM0_SM0VAL2.B8;
    const register unsigned short int VAL29 = 9;
    sbit  VAL29_bit at PWM0_SM0VAL2.B9;
    const register unsigned short int VAL210 = 10;
    sbit  VAL210_bit at PWM0_SM0VAL2.B10;
    const register unsigned short int VAL211 = 11;
    sbit  VAL211_bit at PWM0_SM0VAL2.B11;
    const register unsigned short int VAL212 = 12;
    sbit  VAL212_bit at PWM0_SM0VAL2.B12;
    const register unsigned short int VAL213 = 13;
    sbit  VAL213_bit at PWM0_SM0VAL2.B13;
    const register unsigned short int VAL214 = 14;
    sbit  VAL214_bit at PWM0_SM0VAL2.B14;
    const register unsigned short int VAL215 = 15;
    sbit  VAL215_bit at PWM0_SM0VAL2.B15;

sfr unsigned int   volatile PWM0_SM1VAL2         absolute 0x40033072;
    sbit  VAL20_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B0;
    sbit  VAL21_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B1;
    sbit  VAL22_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B2;
    sbit  VAL23_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B3;
    sbit  VAL24_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B4;
    sbit  VAL25_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B5;
    sbit  VAL26_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B6;
    sbit  VAL27_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B7;
    sbit  VAL28_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B8;
    sbit  VAL29_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B9;
    sbit  VAL210_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B10;
    sbit  VAL211_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B11;
    sbit  VAL212_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B12;
    sbit  VAL213_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B13;
    sbit  VAL214_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B14;
    sbit  VAL215_PWM0_SM1VAL2_bit at PWM0_SM1VAL2.B15;

sfr unsigned int   volatile PWM0_SM2VAL2         absolute 0x400330D2;
    sbit  VAL20_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B0;
    sbit  VAL21_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B1;
    sbit  VAL22_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B2;
    sbit  VAL23_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B3;
    sbit  VAL24_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B4;
    sbit  VAL25_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B5;
    sbit  VAL26_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B6;
    sbit  VAL27_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B7;
    sbit  VAL28_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B8;
    sbit  VAL29_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B9;
    sbit  VAL210_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B10;
    sbit  VAL211_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B11;
    sbit  VAL212_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B12;
    sbit  VAL213_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B13;
    sbit  VAL214_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B14;
    sbit  VAL215_PWM0_SM2VAL2_bit at PWM0_SM2VAL2.B15;

sfr unsigned int   volatile PWM0_SM3VAL2         absolute 0x40033132;
    sbit  VAL20_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B0;
    sbit  VAL21_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B1;
    sbit  VAL22_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B2;
    sbit  VAL23_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B3;
    sbit  VAL24_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B4;
    sbit  VAL25_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B5;
    sbit  VAL26_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B6;
    sbit  VAL27_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B7;
    sbit  VAL28_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B8;
    sbit  VAL29_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B9;
    sbit  VAL210_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B10;
    sbit  VAL211_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B11;
    sbit  VAL212_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B12;
    sbit  VAL213_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B13;
    sbit  VAL214_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B14;
    sbit  VAL215_PWM0_SM3VAL2_bit at PWM0_SM3VAL2.B15;

sfr unsigned int   volatile PWM0_SM0FRACVAL3     absolute 0x40033014;
    const register unsigned short int FRACVAL30 = 11;
    sbit  FRACVAL30_bit at PWM0_SM0FRACVAL3.B11;
    const register unsigned short int FRACVAL31 = 12;
    sbit  FRACVAL31_bit at PWM0_SM0FRACVAL3.B12;
    const register unsigned short int FRACVAL32 = 13;
    sbit  FRACVAL32_bit at PWM0_SM0FRACVAL3.B13;
    const register unsigned short int FRACVAL33 = 14;
    sbit  FRACVAL33_bit at PWM0_SM0FRACVAL3.B14;
    const register unsigned short int FRACVAL34 = 15;
    sbit  FRACVAL34_bit at PWM0_SM0FRACVAL3.B15;

sfr unsigned int   volatile PWM0_SM1FRACVAL3     absolute 0x40033074;
    sbit  FRACVAL30_PWM0_SM1FRACVAL3_bit at PWM0_SM1FRACVAL3.B11;
    sbit  FRACVAL31_PWM0_SM1FRACVAL3_bit at PWM0_SM1FRACVAL3.B12;
    sbit  FRACVAL32_PWM0_SM1FRACVAL3_bit at PWM0_SM1FRACVAL3.B13;
    sbit  FRACVAL33_PWM0_SM1FRACVAL3_bit at PWM0_SM1FRACVAL3.B14;
    sbit  FRACVAL34_PWM0_SM1FRACVAL3_bit at PWM0_SM1FRACVAL3.B15;

sfr unsigned int   volatile PWM0_SM2FRACVAL3     absolute 0x400330D4;
    sbit  FRACVAL30_PWM0_SM2FRACVAL3_bit at PWM0_SM2FRACVAL3.B11;
    sbit  FRACVAL31_PWM0_SM2FRACVAL3_bit at PWM0_SM2FRACVAL3.B12;
    sbit  FRACVAL32_PWM0_SM2FRACVAL3_bit at PWM0_SM2FRACVAL3.B13;
    sbit  FRACVAL33_PWM0_SM2FRACVAL3_bit at PWM0_SM2FRACVAL3.B14;
    sbit  FRACVAL34_PWM0_SM2FRACVAL3_bit at PWM0_SM2FRACVAL3.B15;

sfr unsigned int   volatile PWM0_SM3FRACVAL3     absolute 0x40033134;
    sbit  FRACVAL30_PWM0_SM3FRACVAL3_bit at PWM0_SM3FRACVAL3.B11;
    sbit  FRACVAL31_PWM0_SM3FRACVAL3_bit at PWM0_SM3FRACVAL3.B12;
    sbit  FRACVAL32_PWM0_SM3FRACVAL3_bit at PWM0_SM3FRACVAL3.B13;
    sbit  FRACVAL33_PWM0_SM3FRACVAL3_bit at PWM0_SM3FRACVAL3.B14;
    sbit  FRACVAL34_PWM0_SM3FRACVAL3_bit at PWM0_SM3FRACVAL3.B15;

sfr unsigned int   volatile PWM0_SM0VAL3         absolute 0x40033016;
    const register unsigned short int VAL30 = 0;
    sbit  VAL30_bit at PWM0_SM0VAL3.B0;
    const register unsigned short int VAL31 = 1;
    sbit  VAL31_bit at PWM0_SM0VAL3.B1;
    const register unsigned short int VAL32 = 2;
    sbit  VAL32_bit at PWM0_SM0VAL3.B2;
    const register unsigned short int VAL33 = 3;
    sbit  VAL33_bit at PWM0_SM0VAL3.B3;
    const register unsigned short int VAL34 = 4;
    sbit  VAL34_bit at PWM0_SM0VAL3.B4;
    const register unsigned short int VAL35 = 5;
    sbit  VAL35_bit at PWM0_SM0VAL3.B5;
    const register unsigned short int VAL36 = 6;
    sbit  VAL36_bit at PWM0_SM0VAL3.B6;
    const register unsigned short int VAL37 = 7;
    sbit  VAL37_bit at PWM0_SM0VAL3.B7;
    const register unsigned short int VAL38 = 8;
    sbit  VAL38_bit at PWM0_SM0VAL3.B8;
    const register unsigned short int VAL39 = 9;
    sbit  VAL39_bit at PWM0_SM0VAL3.B9;
    const register unsigned short int VAL310 = 10;
    sbit  VAL310_bit at PWM0_SM0VAL3.B10;
    const register unsigned short int VAL311 = 11;
    sbit  VAL311_bit at PWM0_SM0VAL3.B11;
    const register unsigned short int VAL312 = 12;
    sbit  VAL312_bit at PWM0_SM0VAL3.B12;
    const register unsigned short int VAL313 = 13;
    sbit  VAL313_bit at PWM0_SM0VAL3.B13;
    const register unsigned short int VAL314 = 14;
    sbit  VAL314_bit at PWM0_SM0VAL3.B14;
    const register unsigned short int VAL315 = 15;
    sbit  VAL315_bit at PWM0_SM0VAL3.B15;

sfr unsigned int   volatile PWM0_SM1VAL3         absolute 0x40033076;
    sbit  VAL30_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B0;
    sbit  VAL31_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B1;
    sbit  VAL32_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B2;
    sbit  VAL33_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B3;
    sbit  VAL34_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B4;
    sbit  VAL35_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B5;
    sbit  VAL36_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B6;
    sbit  VAL37_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B7;
    sbit  VAL38_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B8;
    sbit  VAL39_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B9;
    sbit  VAL310_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B10;
    sbit  VAL311_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B11;
    sbit  VAL312_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B12;
    sbit  VAL313_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B13;
    sbit  VAL314_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B14;
    sbit  VAL315_PWM0_SM1VAL3_bit at PWM0_SM1VAL3.B15;

sfr unsigned int   volatile PWM0_SM2VAL3         absolute 0x400330D6;
    sbit  VAL30_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B0;
    sbit  VAL31_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B1;
    sbit  VAL32_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B2;
    sbit  VAL33_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B3;
    sbit  VAL34_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B4;
    sbit  VAL35_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B5;
    sbit  VAL36_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B6;
    sbit  VAL37_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B7;
    sbit  VAL38_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B8;
    sbit  VAL39_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B9;
    sbit  VAL310_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B10;
    sbit  VAL311_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B11;
    sbit  VAL312_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B12;
    sbit  VAL313_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B13;
    sbit  VAL314_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B14;
    sbit  VAL315_PWM0_SM2VAL3_bit at PWM0_SM2VAL3.B15;

sfr unsigned int   volatile PWM0_SM3VAL3         absolute 0x40033136;
    sbit  VAL30_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B0;
    sbit  VAL31_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B1;
    sbit  VAL32_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B2;
    sbit  VAL33_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B3;
    sbit  VAL34_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B4;
    sbit  VAL35_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B5;
    sbit  VAL36_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B6;
    sbit  VAL37_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B7;
    sbit  VAL38_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B8;
    sbit  VAL39_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B9;
    sbit  VAL310_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B10;
    sbit  VAL311_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B11;
    sbit  VAL312_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B12;
    sbit  VAL313_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B13;
    sbit  VAL314_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B14;
    sbit  VAL315_PWM0_SM3VAL3_bit at PWM0_SM3VAL3.B15;

sfr unsigned int   volatile PWM0_SM0FRACVAL4     absolute 0x40033018;
    const register unsigned short int FRACVAL40 = 11;
    sbit  FRACVAL40_bit at PWM0_SM0FRACVAL4.B11;
    const register unsigned short int FRACVAL41 = 12;
    sbit  FRACVAL41_bit at PWM0_SM0FRACVAL4.B12;
    const register unsigned short int FRACVAL42 = 13;
    sbit  FRACVAL42_bit at PWM0_SM0FRACVAL4.B13;
    const register unsigned short int FRACVAL43 = 14;
    sbit  FRACVAL43_bit at PWM0_SM0FRACVAL4.B14;
    const register unsigned short int FRACVAL44 = 15;
    sbit  FRACVAL44_bit at PWM0_SM0FRACVAL4.B15;

sfr unsigned int   volatile PWM0_SM1FRACVAL4     absolute 0x40033078;
    sbit  FRACVAL40_PWM0_SM1FRACVAL4_bit at PWM0_SM1FRACVAL4.B11;
    sbit  FRACVAL41_PWM0_SM1FRACVAL4_bit at PWM0_SM1FRACVAL4.B12;
    sbit  FRACVAL42_PWM0_SM1FRACVAL4_bit at PWM0_SM1FRACVAL4.B13;
    sbit  FRACVAL43_PWM0_SM1FRACVAL4_bit at PWM0_SM1FRACVAL4.B14;
    sbit  FRACVAL44_PWM0_SM1FRACVAL4_bit at PWM0_SM1FRACVAL4.B15;

sfr unsigned int   volatile PWM0_SM2FRACVAL4     absolute 0x400330D8;
    sbit  FRACVAL40_PWM0_SM2FRACVAL4_bit at PWM0_SM2FRACVAL4.B11;
    sbit  FRACVAL41_PWM0_SM2FRACVAL4_bit at PWM0_SM2FRACVAL4.B12;
    sbit  FRACVAL42_PWM0_SM2FRACVAL4_bit at PWM0_SM2FRACVAL4.B13;
    sbit  FRACVAL43_PWM0_SM2FRACVAL4_bit at PWM0_SM2FRACVAL4.B14;
    sbit  FRACVAL44_PWM0_SM2FRACVAL4_bit at PWM0_SM2FRACVAL4.B15;

sfr unsigned int   volatile PWM0_SM3FRACVAL4     absolute 0x40033138;
    sbit  FRACVAL40_PWM0_SM3FRACVAL4_bit at PWM0_SM3FRACVAL4.B11;
    sbit  FRACVAL41_PWM0_SM3FRACVAL4_bit at PWM0_SM3FRACVAL4.B12;
    sbit  FRACVAL42_PWM0_SM3FRACVAL4_bit at PWM0_SM3FRACVAL4.B13;
    sbit  FRACVAL43_PWM0_SM3FRACVAL4_bit at PWM0_SM3FRACVAL4.B14;
    sbit  FRACVAL44_PWM0_SM3FRACVAL4_bit at PWM0_SM3FRACVAL4.B15;

sfr unsigned int   volatile PWM0_SM0VAL4         absolute 0x4003301A;
    const register unsigned short int VAL40 = 0;
    sbit  VAL40_bit at PWM0_SM0VAL4.B0;
    const register unsigned short int VAL41 = 1;
    sbit  VAL41_bit at PWM0_SM0VAL4.B1;
    const register unsigned short int VAL42 = 2;
    sbit  VAL42_bit at PWM0_SM0VAL4.B2;
    const register unsigned short int VAL43 = 3;
    sbit  VAL43_bit at PWM0_SM0VAL4.B3;
    const register unsigned short int VAL44 = 4;
    sbit  VAL44_bit at PWM0_SM0VAL4.B4;
    const register unsigned short int VAL45 = 5;
    sbit  VAL45_bit at PWM0_SM0VAL4.B5;
    const register unsigned short int VAL46 = 6;
    sbit  VAL46_bit at PWM0_SM0VAL4.B6;
    const register unsigned short int VAL47 = 7;
    sbit  VAL47_bit at PWM0_SM0VAL4.B7;
    const register unsigned short int VAL48 = 8;
    sbit  VAL48_bit at PWM0_SM0VAL4.B8;
    const register unsigned short int VAL49 = 9;
    sbit  VAL49_bit at PWM0_SM0VAL4.B9;
    const register unsigned short int VAL410 = 10;
    sbit  VAL410_bit at PWM0_SM0VAL4.B10;
    const register unsigned short int VAL411 = 11;
    sbit  VAL411_bit at PWM0_SM0VAL4.B11;
    const register unsigned short int VAL412 = 12;
    sbit  VAL412_bit at PWM0_SM0VAL4.B12;
    const register unsigned short int VAL413 = 13;
    sbit  VAL413_bit at PWM0_SM0VAL4.B13;
    const register unsigned short int VAL414 = 14;
    sbit  VAL414_bit at PWM0_SM0VAL4.B14;
    const register unsigned short int VAL415 = 15;
    sbit  VAL415_bit at PWM0_SM0VAL4.B15;

sfr unsigned int   volatile PWM0_SM1VAL4         absolute 0x4003307A;
    sbit  VAL40_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B0;
    sbit  VAL41_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B1;
    sbit  VAL42_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B2;
    sbit  VAL43_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B3;
    sbit  VAL44_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B4;
    sbit  VAL45_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B5;
    sbit  VAL46_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B6;
    sbit  VAL47_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B7;
    sbit  VAL48_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B8;
    sbit  VAL49_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B9;
    sbit  VAL410_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B10;
    sbit  VAL411_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B11;
    sbit  VAL412_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B12;
    sbit  VAL413_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B13;
    sbit  VAL414_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B14;
    sbit  VAL415_PWM0_SM1VAL4_bit at PWM0_SM1VAL4.B15;

sfr unsigned int   volatile PWM0_SM2VAL4         absolute 0x400330DA;
    sbit  VAL40_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B0;
    sbit  VAL41_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B1;
    sbit  VAL42_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B2;
    sbit  VAL43_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B3;
    sbit  VAL44_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B4;
    sbit  VAL45_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B5;
    sbit  VAL46_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B6;
    sbit  VAL47_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B7;
    sbit  VAL48_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B8;
    sbit  VAL49_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B9;
    sbit  VAL410_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B10;
    sbit  VAL411_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B11;
    sbit  VAL412_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B12;
    sbit  VAL413_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B13;
    sbit  VAL414_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B14;
    sbit  VAL415_PWM0_SM2VAL4_bit at PWM0_SM2VAL4.B15;

sfr unsigned int   volatile PWM0_SM3VAL4         absolute 0x4003313A;
    sbit  VAL40_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B0;
    sbit  VAL41_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B1;
    sbit  VAL42_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B2;
    sbit  VAL43_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B3;
    sbit  VAL44_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B4;
    sbit  VAL45_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B5;
    sbit  VAL46_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B6;
    sbit  VAL47_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B7;
    sbit  VAL48_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B8;
    sbit  VAL49_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B9;
    sbit  VAL410_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B10;
    sbit  VAL411_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B11;
    sbit  VAL412_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B12;
    sbit  VAL413_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B13;
    sbit  VAL414_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B14;
    sbit  VAL415_PWM0_SM3VAL4_bit at PWM0_SM3VAL4.B15;

sfr unsigned int   volatile PWM0_SM0FRACVAL5     absolute 0x4003301C;
    const register unsigned short int FRACVAL50 = 11;
    sbit  FRACVAL50_bit at PWM0_SM0FRACVAL5.B11;
    const register unsigned short int FRACVAL51 = 12;
    sbit  FRACVAL51_bit at PWM0_SM0FRACVAL5.B12;
    const register unsigned short int FRACVAL52 = 13;
    sbit  FRACVAL52_bit at PWM0_SM0FRACVAL5.B13;
    const register unsigned short int FRACVAL53 = 14;
    sbit  FRACVAL53_bit at PWM0_SM0FRACVAL5.B14;
    const register unsigned short int FRACVAL54 = 15;
    sbit  FRACVAL54_bit at PWM0_SM0FRACVAL5.B15;

sfr unsigned int   volatile PWM0_SM1FRACVAL5     absolute 0x4003307C;
    sbit  FRACVAL50_PWM0_SM1FRACVAL5_bit at PWM0_SM1FRACVAL5.B11;
    sbit  FRACVAL51_PWM0_SM1FRACVAL5_bit at PWM0_SM1FRACVAL5.B12;
    sbit  FRACVAL52_PWM0_SM1FRACVAL5_bit at PWM0_SM1FRACVAL5.B13;
    sbit  FRACVAL53_PWM0_SM1FRACVAL5_bit at PWM0_SM1FRACVAL5.B14;
    sbit  FRACVAL54_PWM0_SM1FRACVAL5_bit at PWM0_SM1FRACVAL5.B15;

sfr unsigned int   volatile PWM0_SM2FRACVAL5     absolute 0x400330DC;
    sbit  FRACVAL50_PWM0_SM2FRACVAL5_bit at PWM0_SM2FRACVAL5.B11;
    sbit  FRACVAL51_PWM0_SM2FRACVAL5_bit at PWM0_SM2FRACVAL5.B12;
    sbit  FRACVAL52_PWM0_SM2FRACVAL5_bit at PWM0_SM2FRACVAL5.B13;
    sbit  FRACVAL53_PWM0_SM2FRACVAL5_bit at PWM0_SM2FRACVAL5.B14;
    sbit  FRACVAL54_PWM0_SM2FRACVAL5_bit at PWM0_SM2FRACVAL5.B15;

sfr unsigned int   volatile PWM0_SM3FRACVAL5     absolute 0x4003313C;
    sbit  FRACVAL50_PWM0_SM3FRACVAL5_bit at PWM0_SM3FRACVAL5.B11;
    sbit  FRACVAL51_PWM0_SM3FRACVAL5_bit at PWM0_SM3FRACVAL5.B12;
    sbit  FRACVAL52_PWM0_SM3FRACVAL5_bit at PWM0_SM3FRACVAL5.B13;
    sbit  FRACVAL53_PWM0_SM3FRACVAL5_bit at PWM0_SM3FRACVAL5.B14;
    sbit  FRACVAL54_PWM0_SM3FRACVAL5_bit at PWM0_SM3FRACVAL5.B15;

sfr unsigned int   volatile PWM0_SM0VAL5         absolute 0x4003301E;
    const register unsigned short int VAL50 = 0;
    sbit  VAL50_bit at PWM0_SM0VAL5.B0;
    const register unsigned short int VAL51 = 1;
    sbit  VAL51_bit at PWM0_SM0VAL5.B1;
    const register unsigned short int VAL52 = 2;
    sbit  VAL52_bit at PWM0_SM0VAL5.B2;
    const register unsigned short int VAL53 = 3;
    sbit  VAL53_bit at PWM0_SM0VAL5.B3;
    const register unsigned short int VAL54 = 4;
    sbit  VAL54_bit at PWM0_SM0VAL5.B4;
    const register unsigned short int VAL55 = 5;
    sbit  VAL55_bit at PWM0_SM0VAL5.B5;
    const register unsigned short int VAL56 = 6;
    sbit  VAL56_bit at PWM0_SM0VAL5.B6;
    const register unsigned short int VAL57 = 7;
    sbit  VAL57_bit at PWM0_SM0VAL5.B7;
    const register unsigned short int VAL58 = 8;
    sbit  VAL58_bit at PWM0_SM0VAL5.B8;
    const register unsigned short int VAL59 = 9;
    sbit  VAL59_bit at PWM0_SM0VAL5.B9;
    const register unsigned short int VAL510 = 10;
    sbit  VAL510_bit at PWM0_SM0VAL5.B10;
    const register unsigned short int VAL511 = 11;
    sbit  VAL511_bit at PWM0_SM0VAL5.B11;
    const register unsigned short int VAL512 = 12;
    sbit  VAL512_bit at PWM0_SM0VAL5.B12;
    const register unsigned short int VAL513 = 13;
    sbit  VAL513_bit at PWM0_SM0VAL5.B13;
    const register unsigned short int VAL514 = 14;
    sbit  VAL514_bit at PWM0_SM0VAL5.B14;
    const register unsigned short int VAL515 = 15;
    sbit  VAL515_bit at PWM0_SM0VAL5.B15;

sfr unsigned int   volatile PWM0_SM1VAL5         absolute 0x4003307E;
    sbit  VAL50_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B0;
    sbit  VAL51_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B1;
    sbit  VAL52_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B2;
    sbit  VAL53_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B3;
    sbit  VAL54_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B4;
    sbit  VAL55_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B5;
    sbit  VAL56_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B6;
    sbit  VAL57_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B7;
    sbit  VAL58_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B8;
    sbit  VAL59_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B9;
    sbit  VAL510_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B10;
    sbit  VAL511_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B11;
    sbit  VAL512_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B12;
    sbit  VAL513_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B13;
    sbit  VAL514_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B14;
    sbit  VAL515_PWM0_SM1VAL5_bit at PWM0_SM1VAL5.B15;

sfr unsigned int   volatile PWM0_SM2VAL5         absolute 0x400330DE;
    sbit  VAL50_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B0;
    sbit  VAL51_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B1;
    sbit  VAL52_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B2;
    sbit  VAL53_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B3;
    sbit  VAL54_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B4;
    sbit  VAL55_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B5;
    sbit  VAL56_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B6;
    sbit  VAL57_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B7;
    sbit  VAL58_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B8;
    sbit  VAL59_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B9;
    sbit  VAL510_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B10;
    sbit  VAL511_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B11;
    sbit  VAL512_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B12;
    sbit  VAL513_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B13;
    sbit  VAL514_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B14;
    sbit  VAL515_PWM0_SM2VAL5_bit at PWM0_SM2VAL5.B15;

sfr unsigned int   volatile PWM0_SM3VAL5         absolute 0x4003313E;
    sbit  VAL50_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B0;
    sbit  VAL51_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B1;
    sbit  VAL52_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B2;
    sbit  VAL53_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B3;
    sbit  VAL54_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B4;
    sbit  VAL55_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B5;
    sbit  VAL56_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B6;
    sbit  VAL57_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B7;
    sbit  VAL58_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B8;
    sbit  VAL59_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B9;
    sbit  VAL510_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B10;
    sbit  VAL511_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B11;
    sbit  VAL512_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B12;
    sbit  VAL513_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B13;
    sbit  VAL514_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B14;
    sbit  VAL515_PWM0_SM3VAL5_bit at PWM0_SM3VAL5.B15;

sfr unsigned int   volatile PWM0_SM0FRCTRL       absolute 0x40033020;
    const register unsigned short int FRAC1_EN = 1;
    sbit  FRAC1_EN_bit at PWM0_SM0FRCTRL.B1;
    const register unsigned short int FRAC23_EN = 2;
    sbit  FRAC23_EN_bit at PWM0_SM0FRCTRL.B2;
    const register unsigned short int FRAC45_EN = 4;
    sbit  FRAC45_EN_bit at PWM0_SM0FRCTRL.B4;
    const register unsigned short int FRAC_PU = 8;
    sbit  FRAC_PU_bit at PWM0_SM0FRCTRL.B8;
    const register unsigned short int TEST = 15;
    sbit  TEST_bit at PWM0_SM0FRCTRL.B15;

sfr unsigned int   volatile PWM0_SM1FRCTRL       absolute 0x40033080;
    sbit  FRAC1_EN_PWM0_SM1FRCTRL_bit at PWM0_SM1FRCTRL.B1;
    sbit  FRAC23_EN_PWM0_SM1FRCTRL_bit at PWM0_SM1FRCTRL.B2;
    sbit  FRAC45_EN_PWM0_SM1FRCTRL_bit at PWM0_SM1FRCTRL.B4;
    sbit  FRAC_PU_PWM0_SM1FRCTRL_bit at PWM0_SM1FRCTRL.B8;
    sbit  TEST_PWM0_SM1FRCTRL_bit at PWM0_SM1FRCTRL.B15;

sfr unsigned int   volatile PWM0_SM2FRCTRL       absolute 0x400330E0;
    sbit  FRAC1_EN_PWM0_SM2FRCTRL_bit at PWM0_SM2FRCTRL.B1;
    sbit  FRAC23_EN_PWM0_SM2FRCTRL_bit at PWM0_SM2FRCTRL.B2;
    sbit  FRAC45_EN_PWM0_SM2FRCTRL_bit at PWM0_SM2FRCTRL.B4;
    sbit  FRAC_PU_PWM0_SM2FRCTRL_bit at PWM0_SM2FRCTRL.B8;
    sbit  TEST_PWM0_SM2FRCTRL_bit at PWM0_SM2FRCTRL.B15;

sfr unsigned int   volatile PWM0_SM3FRCTRL       absolute 0x40033140;
    sbit  FRAC1_EN_PWM0_SM3FRCTRL_bit at PWM0_SM3FRCTRL.B1;
    sbit  FRAC23_EN_PWM0_SM3FRCTRL_bit at PWM0_SM3FRCTRL.B2;
    sbit  FRAC45_EN_PWM0_SM3FRCTRL_bit at PWM0_SM3FRCTRL.B4;
    sbit  FRAC_PU_PWM0_SM3FRCTRL_bit at PWM0_SM3FRCTRL.B8;
    sbit  TEST_PWM0_SM3FRCTRL_bit at PWM0_SM3FRCTRL.B15;

sfr unsigned int   volatile PWM0_SM0OCTRL        absolute 0x40033022;
    const register unsigned short int PWMXFS0 = 0;
    sbit  PWMXFS0_bit at PWM0_SM0OCTRL.B0;
    const register unsigned short int PWMXFS1 = 1;
    sbit  PWMXFS1_bit at PWM0_SM0OCTRL.B1;
    const register unsigned short int PWMBFS0 = 2;
    sbit  PWMBFS0_bit at PWM0_SM0OCTRL.B2;
    const register unsigned short int PWMBFS1 = 3;
    sbit  PWMBFS1_bit at PWM0_SM0OCTRL.B3;
    const register unsigned short int PWMAFS0 = 4;
    sbit  PWMAFS0_bit at PWM0_SM0OCTRL.B4;
    const register unsigned short int PWMAFS1 = 5;
    sbit  PWMAFS1_bit at PWM0_SM0OCTRL.B5;
    const register unsigned short int POLX = 8;
    sbit  POLX_bit at PWM0_SM0OCTRL.B8;
    const register unsigned short int POLB = 9;
    sbit  POLB_bit at PWM0_SM0OCTRL.B9;
    const register unsigned short int POLA = 10;
    sbit  POLA_bit at PWM0_SM0OCTRL.B10;
    const register unsigned short int PWMX_IN = 13;
    sbit  PWMX_IN_bit at PWM0_SM0OCTRL.B13;
    const register unsigned short int PWMB_IN = 14;
    sbit  PWMB_IN_bit at PWM0_SM0OCTRL.B14;
    const register unsigned short int PWMA_IN = 15;
    sbit  PWMA_IN_bit at PWM0_SM0OCTRL.B15;

sfr unsigned int   volatile PWM0_SM1OCTRL        absolute 0x40033082;
    sbit  PWMXFS0_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B0;
    sbit  PWMXFS1_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B1;
    sbit  PWMBFS0_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B2;
    sbit  PWMBFS1_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B3;
    sbit  PWMAFS0_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B4;
    sbit  PWMAFS1_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B5;
    sbit  POLX_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B8;
    sbit  POLB_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B9;
    sbit  POLA_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B10;
    sbit  PWMX_IN_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B13;
    sbit  PWMB_IN_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B14;
    sbit  PWMA_IN_PWM0_SM1OCTRL_bit at PWM0_SM1OCTRL.B15;

sfr unsigned int   volatile PWM0_SM2OCTRL        absolute 0x400330E2;
    sbit  PWMXFS0_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B0;
    sbit  PWMXFS1_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B1;
    sbit  PWMBFS0_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B2;
    sbit  PWMBFS1_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B3;
    sbit  PWMAFS0_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B4;
    sbit  PWMAFS1_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B5;
    sbit  POLX_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B8;
    sbit  POLB_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B9;
    sbit  POLA_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B10;
    sbit  PWMX_IN_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B13;
    sbit  PWMB_IN_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B14;
    sbit  PWMA_IN_PWM0_SM2OCTRL_bit at PWM0_SM2OCTRL.B15;

sfr unsigned int   volatile PWM0_SM3OCTRL        absolute 0x40033142;
    sbit  PWMXFS0_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B0;
    sbit  PWMXFS1_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B1;
    sbit  PWMBFS0_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B2;
    sbit  PWMBFS1_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B3;
    sbit  PWMAFS0_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B4;
    sbit  PWMAFS1_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B5;
    sbit  POLX_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B8;
    sbit  POLB_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B9;
    sbit  POLA_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B10;
    sbit  PWMX_IN_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B13;
    sbit  PWMB_IN_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B14;
    sbit  PWMA_IN_PWM0_SM3OCTRL_bit at PWM0_SM3OCTRL.B15;

sfr unsigned int   volatile PWM0_SM0STS          absolute 0x40033024;
    const register unsigned short int CMPF0 = 0;
    sbit  CMPF0_bit at PWM0_SM0STS.B0;
    const register unsigned short int CMPF1 = 1;
    sbit  CMPF1_bit at PWM0_SM0STS.B1;
    const register unsigned short int CMPF2 = 2;
    sbit  CMPF2_bit at PWM0_SM0STS.B2;
    const register unsigned short int CMPF3 = 3;
    sbit  CMPF3_bit at PWM0_SM0STS.B3;
    const register unsigned short int CMPF4 = 4;
    sbit  CMPF4_bit at PWM0_SM0STS.B4;
    const register unsigned short int CMPF5 = 5;
    sbit  CMPF5_bit at PWM0_SM0STS.B5;
    const register unsigned short int CFX0 = 6;
    sbit  CFX0_bit at PWM0_SM0STS.B6;
    const register unsigned short int CFX1 = 7;
    sbit  CFX1_bit at PWM0_SM0STS.B7;
    const register unsigned short int CFB0 = 8;
    sbit  CFB0_bit at PWM0_SM0STS.B8;
    const register unsigned short int CFB1 = 9;
    sbit  CFB1_bit at PWM0_SM0STS.B9;
    const register unsigned short int CFA0 = 10;
    sbit  CFA0_bit at PWM0_SM0STS.B10;
    const register unsigned short int CFA1 = 11;
    sbit  CFA1_bit at PWM0_SM0STS.B11;
    const register unsigned short int RF = 12;
    sbit  RF_bit at PWM0_SM0STS.B12;
    const register unsigned short int REF = 13;
    sbit  REF_bit at PWM0_SM0STS.B13;
    const register unsigned short int RUF = 14;
    sbit  RUF_bit at PWM0_SM0STS.B14;

sfr unsigned int   volatile PWM0_SM1STS          absolute 0x40033084;
    sbit  CMPF0_PWM0_SM1STS_bit at PWM0_SM1STS.B0;
    sbit  CMPF1_PWM0_SM1STS_bit at PWM0_SM1STS.B1;
    sbit  CMPF2_PWM0_SM1STS_bit at PWM0_SM1STS.B2;
    sbit  CMPF3_PWM0_SM1STS_bit at PWM0_SM1STS.B3;
    sbit  CMPF4_PWM0_SM1STS_bit at PWM0_SM1STS.B4;
    sbit  CMPF5_PWM0_SM1STS_bit at PWM0_SM1STS.B5;
    sbit  CFX0_PWM0_SM1STS_bit at PWM0_SM1STS.B6;
    sbit  CFX1_PWM0_SM1STS_bit at PWM0_SM1STS.B7;
    sbit  CFB0_PWM0_SM1STS_bit at PWM0_SM1STS.B8;
    sbit  CFB1_PWM0_SM1STS_bit at PWM0_SM1STS.B9;
    sbit  CFA0_PWM0_SM1STS_bit at PWM0_SM1STS.B10;
    sbit  CFA1_PWM0_SM1STS_bit at PWM0_SM1STS.B11;
    sbit  RF_PWM0_SM1STS_bit at PWM0_SM1STS.B12;
    sbit  REF_PWM0_SM1STS_bit at PWM0_SM1STS.B13;
    sbit  RUF_PWM0_SM1STS_bit at PWM0_SM1STS.B14;

sfr unsigned int   volatile PWM0_SM2STS          absolute 0x400330E4;
    sbit  CMPF0_PWM0_SM2STS_bit at PWM0_SM2STS.B0;
    sbit  CMPF1_PWM0_SM2STS_bit at PWM0_SM2STS.B1;
    sbit  CMPF2_PWM0_SM2STS_bit at PWM0_SM2STS.B2;
    sbit  CMPF3_PWM0_SM2STS_bit at PWM0_SM2STS.B3;
    sbit  CMPF4_PWM0_SM2STS_bit at PWM0_SM2STS.B4;
    sbit  CMPF5_PWM0_SM2STS_bit at PWM0_SM2STS.B5;
    sbit  CFX0_PWM0_SM2STS_bit at PWM0_SM2STS.B6;
    sbit  CFX1_PWM0_SM2STS_bit at PWM0_SM2STS.B7;
    sbit  CFB0_PWM0_SM2STS_bit at PWM0_SM2STS.B8;
    sbit  CFB1_PWM0_SM2STS_bit at PWM0_SM2STS.B9;
    sbit  CFA0_PWM0_SM2STS_bit at PWM0_SM2STS.B10;
    sbit  CFA1_PWM0_SM2STS_bit at PWM0_SM2STS.B11;
    sbit  RF_PWM0_SM2STS_bit at PWM0_SM2STS.B12;
    sbit  REF_PWM0_SM2STS_bit at PWM0_SM2STS.B13;
    sbit  RUF_PWM0_SM2STS_bit at PWM0_SM2STS.B14;

sfr unsigned int   volatile PWM0_SM3STS          absolute 0x40033144;
    sbit  CMPF0_PWM0_SM3STS_bit at PWM0_SM3STS.B0;
    sbit  CMPF1_PWM0_SM3STS_bit at PWM0_SM3STS.B1;
    sbit  CMPF2_PWM0_SM3STS_bit at PWM0_SM3STS.B2;
    sbit  CMPF3_PWM0_SM3STS_bit at PWM0_SM3STS.B3;
    sbit  CMPF4_PWM0_SM3STS_bit at PWM0_SM3STS.B4;
    sbit  CMPF5_PWM0_SM3STS_bit at PWM0_SM3STS.B5;
    sbit  CFX0_PWM0_SM3STS_bit at PWM0_SM3STS.B6;
    sbit  CFX1_PWM0_SM3STS_bit at PWM0_SM3STS.B7;
    sbit  CFB0_PWM0_SM3STS_bit at PWM0_SM3STS.B8;
    sbit  CFB1_PWM0_SM3STS_bit at PWM0_SM3STS.B9;
    sbit  CFA0_PWM0_SM3STS_bit at PWM0_SM3STS.B10;
    sbit  CFA1_PWM0_SM3STS_bit at PWM0_SM3STS.B11;
    sbit  RF_PWM0_SM3STS_bit at PWM0_SM3STS.B12;
    sbit  REF_PWM0_SM3STS_bit at PWM0_SM3STS.B13;
    sbit  RUF_PWM0_SM3STS_bit at PWM0_SM3STS.B14;

sfr unsigned int   volatile PWM0_SM0INTEN        absolute 0x40033026;
    const register unsigned short int CMPIE0 = 0;
    sbit  CMPIE0_bit at PWM0_SM0INTEN.B0;
    const register unsigned short int CMPIE1 = 1;
    sbit  CMPIE1_bit at PWM0_SM0INTEN.B1;
    const register unsigned short int CMPIE2 = 2;
    sbit  CMPIE2_bit at PWM0_SM0INTEN.B2;
    const register unsigned short int CMPIE3 = 3;
    sbit  CMPIE3_bit at PWM0_SM0INTEN.B3;
    const register unsigned short int CMPIE4 = 4;
    sbit  CMPIE4_bit at PWM0_SM0INTEN.B4;
    const register unsigned short int CMPIE5 = 5;
    sbit  CMPIE5_bit at PWM0_SM0INTEN.B5;
    const register unsigned short int CX0IE = 6;
    sbit  CX0IE_bit at PWM0_SM0INTEN.B6;
    const register unsigned short int CX1IE = 7;
    sbit  CX1IE_bit at PWM0_SM0INTEN.B7;
    const register unsigned short int CB0IE = 8;
    sbit  CB0IE_bit at PWM0_SM0INTEN.B8;
    const register unsigned short int CB1IE = 9;
    sbit  CB1IE_bit at PWM0_SM0INTEN.B9;
    const register unsigned short int CA0IE = 10;
    sbit  CA0IE_bit at PWM0_SM0INTEN.B10;
    const register unsigned short int CA1IE = 11;
    sbit  CA1IE_bit at PWM0_SM0INTEN.B11;
    const register unsigned short int RIE = 12;
    sbit  RIE_bit at PWM0_SM0INTEN.B12;
    const register unsigned short int REIE = 13;
    sbit  REIE_bit at PWM0_SM0INTEN.B13;

sfr unsigned int   volatile PWM0_SM1INTEN        absolute 0x40033086;
    sbit  CMPIE0_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B0;
    sbit  CMPIE1_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B1;
    sbit  CMPIE2_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B2;
    sbit  CMPIE3_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B3;
    sbit  CMPIE4_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B4;
    sbit  CMPIE5_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B5;
    sbit  CX0IE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B6;
    sbit  CX1IE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B7;
    sbit  CB0IE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B8;
    sbit  CB1IE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B9;
    sbit  CA0IE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B10;
    sbit  CA1IE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B11;
    sbit  RIE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B12;
    sbit  REIE_PWM0_SM1INTEN_bit at PWM0_SM1INTEN.B13;

sfr unsigned int   volatile PWM0_SM2INTEN        absolute 0x400330E6;
    sbit  CMPIE0_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B0;
    sbit  CMPIE1_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B1;
    sbit  CMPIE2_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B2;
    sbit  CMPIE3_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B3;
    sbit  CMPIE4_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B4;
    sbit  CMPIE5_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B5;
    sbit  CX0IE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B6;
    sbit  CX1IE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B7;
    sbit  CB0IE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B8;
    sbit  CB1IE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B9;
    sbit  CA0IE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B10;
    sbit  CA1IE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B11;
    sbit  RIE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B12;
    sbit  REIE_PWM0_SM2INTEN_bit at PWM0_SM2INTEN.B13;

sfr unsigned int   volatile PWM0_SM3INTEN        absolute 0x40033146;
    sbit  CMPIE0_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B0;
    sbit  CMPIE1_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B1;
    sbit  CMPIE2_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B2;
    sbit  CMPIE3_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B3;
    sbit  CMPIE4_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B4;
    sbit  CMPIE5_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B5;
    sbit  CX0IE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B6;
    sbit  CX1IE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B7;
    sbit  CB0IE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B8;
    sbit  CB1IE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B9;
    sbit  CA0IE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B10;
    sbit  CA1IE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B11;
    sbit  RIE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B12;
    sbit  REIE_PWM0_SM3INTEN_bit at PWM0_SM3INTEN.B13;

sfr unsigned int   volatile PWM0_SM0DMAEN        absolute 0x40033028;
    const register unsigned short int CX0DE = 0;
    sbit  CX0DE_bit at PWM0_SM0DMAEN.B0;
    const register unsigned short int CX1DE = 1;
    sbit  CX1DE_bit at PWM0_SM0DMAEN.B1;
    const register unsigned short int CB0DE = 2;
    sbit  CB0DE_bit at PWM0_SM0DMAEN.B2;
    const register unsigned short int CB1DE = 3;
    sbit  CB1DE_bit at PWM0_SM0DMAEN.B3;
    const register unsigned short int CA0DE = 4;
    sbit  CA0DE_bit at PWM0_SM0DMAEN.B4;
    const register unsigned short int CA1DE = 5;
    sbit  CA1DE_bit at PWM0_SM0DMAEN.B5;
    const register unsigned short int CAPTDE0 = 6;
    sbit  CAPTDE0_bit at PWM0_SM0DMAEN.B6;
    const register unsigned short int CAPTDE1 = 7;
    sbit  CAPTDE1_bit at PWM0_SM0DMAEN.B7;
    const register unsigned short int FAND = 8;
    sbit  FAND_bit at PWM0_SM0DMAEN.B8;
    const register unsigned short int VALDE = 9;
    sbit  VALDE_bit at PWM0_SM0DMAEN.B9;

sfr unsigned int   volatile PWM0_SM1DMAEN        absolute 0x40033088;
    sbit  CX0DE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B0;
    sbit  CX1DE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B1;
    sbit  CB0DE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B2;
    sbit  CB1DE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B3;
    sbit  CA0DE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B4;
    sbit  CA1DE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B5;
    sbit  CAPTDE0_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B6;
    sbit  CAPTDE1_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B7;
    sbit  FAND_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B8;
    sbit  VALDE_PWM0_SM1DMAEN_bit at PWM0_SM1DMAEN.B9;

sfr unsigned int   volatile PWM0_SM2DMAEN        absolute 0x400330E8;
    sbit  CX0DE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B0;
    sbit  CX1DE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B1;
    sbit  CB0DE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B2;
    sbit  CB1DE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B3;
    sbit  CA0DE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B4;
    sbit  CA1DE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B5;
    sbit  CAPTDE0_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B6;
    sbit  CAPTDE1_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B7;
    sbit  FAND_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B8;
    sbit  VALDE_PWM0_SM2DMAEN_bit at PWM0_SM2DMAEN.B9;

sfr unsigned int   volatile PWM0_SM3DMAEN        absolute 0x40033148;
    sbit  CX0DE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B0;
    sbit  CX1DE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B1;
    sbit  CB0DE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B2;
    sbit  CB1DE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B3;
    sbit  CA0DE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B4;
    sbit  CA1DE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B5;
    sbit  CAPTDE0_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B6;
    sbit  CAPTDE1_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B7;
    sbit  FAND_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B8;
    sbit  VALDE_PWM0_SM3DMAEN_bit at PWM0_SM3DMAEN.B9;

sfr unsigned int   volatile PWM0_SM0TCTRL        absolute 0x4003302A;
    const register unsigned short int OUT_TRIG_EN0 = 0;
    sbit  OUT_TRIG_EN0_bit at PWM0_SM0TCTRL.B0;
    const register unsigned short int OUT_TRIG_EN1 = 1;
    sbit  OUT_TRIG_EN1_bit at PWM0_SM0TCTRL.B1;
    const register unsigned short int OUT_TRIG_EN2 = 2;
    sbit  OUT_TRIG_EN2_bit at PWM0_SM0TCTRL.B2;
    const register unsigned short int OUT_TRIG_EN3 = 3;
    sbit  OUT_TRIG_EN3_bit at PWM0_SM0TCTRL.B3;
    const register unsigned short int OUT_TRIG_EN4 = 4;
    sbit  OUT_TRIG_EN4_bit at PWM0_SM0TCTRL.B4;
    const register unsigned short int OUT_TRIG_EN5 = 5;
    sbit  OUT_TRIG_EN5_bit at PWM0_SM0TCTRL.B5;
    const register unsigned short int TRGFRQ = 12;
    sbit  TRGFRQ_bit at PWM0_SM0TCTRL.B12;
    const register unsigned short int PWBOT1 = 14;
    sbit  PWBOT1_bit at PWM0_SM0TCTRL.B14;
    const register unsigned short int PWAOT0 = 15;
    sbit  PWAOT0_bit at PWM0_SM0TCTRL.B15;

sfr unsigned int   volatile PWM0_SM1TCTRL        absolute 0x4003308A;
    sbit  OUT_TRIG_EN0_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B5;
    sbit  TRGFRQ_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B12;
    sbit  PWBOT1_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B14;
    sbit  PWAOT0_PWM0_SM1TCTRL_bit at PWM0_SM1TCTRL.B15;

sfr unsigned int   volatile PWM0_SM2TCTRL        absolute 0x400330EA;
    sbit  OUT_TRIG_EN0_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B5;
    sbit  TRGFRQ_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B12;
    sbit  PWBOT1_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B14;
    sbit  PWAOT0_PWM0_SM2TCTRL_bit at PWM0_SM2TCTRL.B15;

sfr unsigned int   volatile PWM0_SM3TCTRL        absolute 0x4003314A;
    sbit  OUT_TRIG_EN0_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B5;
    sbit  TRGFRQ_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B12;
    sbit  PWBOT1_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B14;
    sbit  PWAOT0_PWM0_SM3TCTRL_bit at PWM0_SM3TCTRL.B15;

sfr unsigned int   volatile PWM0_SM0DISMAP0      absolute 0x4003302C;
    const register unsigned short int DIS0A0 = 0;
    sbit  DIS0A0_bit at PWM0_SM0DISMAP0.B0;
    const register unsigned short int DIS0A1 = 1;
    sbit  DIS0A1_bit at PWM0_SM0DISMAP0.B1;
    const register unsigned short int DIS0A2 = 2;
    sbit  DIS0A2_bit at PWM0_SM0DISMAP0.B2;
    const register unsigned short int DIS0A3 = 3;
    sbit  DIS0A3_bit at PWM0_SM0DISMAP0.B3;
    const register unsigned short int DIS0B0 = 4;
    sbit  DIS0B0_bit at PWM0_SM0DISMAP0.B4;
    const register unsigned short int DIS0B1 = 5;
    sbit  DIS0B1_bit at PWM0_SM0DISMAP0.B5;
    const register unsigned short int DIS0B2 = 6;
    sbit  DIS0B2_bit at PWM0_SM0DISMAP0.B6;
    const register unsigned short int DIS0B3 = 7;
    sbit  DIS0B3_bit at PWM0_SM0DISMAP0.B7;
    const register unsigned short int DIS0X0 = 8;
    sbit  DIS0X0_bit at PWM0_SM0DISMAP0.B8;
    const register unsigned short int DIS0X1 = 9;
    sbit  DIS0X1_bit at PWM0_SM0DISMAP0.B9;
    const register unsigned short int DIS0X2 = 10;
    sbit  DIS0X2_bit at PWM0_SM0DISMAP0.B10;
    const register unsigned short int DIS0X3 = 11;
    sbit  DIS0X3_bit at PWM0_SM0DISMAP0.B11;

sfr unsigned int   volatile PWM0_SM1DISMAP0      absolute 0x4003308C;
    sbit  DIS0A0_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B0;
    sbit  DIS0A1_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B1;
    sbit  DIS0A2_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B2;
    sbit  DIS0A3_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B3;
    sbit  DIS0B0_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B4;
    sbit  DIS0B1_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B5;
    sbit  DIS0B2_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B6;
    sbit  DIS0B3_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B7;
    sbit  DIS0X0_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B8;
    sbit  DIS0X1_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B9;
    sbit  DIS0X2_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B10;
    sbit  DIS0X3_PWM0_SM1DISMAP0_bit at PWM0_SM1DISMAP0.B11;

sfr unsigned int   volatile PWM0_SM2DISMAP0      absolute 0x400330EC;
    sbit  DIS0A0_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B0;
    sbit  DIS0A1_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B1;
    sbit  DIS0A2_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B2;
    sbit  DIS0A3_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B3;
    sbit  DIS0B0_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B4;
    sbit  DIS0B1_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B5;
    sbit  DIS0B2_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B6;
    sbit  DIS0B3_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B7;
    sbit  DIS0X0_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B8;
    sbit  DIS0X1_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B9;
    sbit  DIS0X2_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B10;
    sbit  DIS0X3_PWM0_SM2DISMAP0_bit at PWM0_SM2DISMAP0.B11;

sfr unsigned int   volatile PWM0_SM3DISMAP0      absolute 0x4003314C;
    sbit  DIS0A0_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B0;
    sbit  DIS0A1_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B1;
    sbit  DIS0A2_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B2;
    sbit  DIS0A3_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B3;
    sbit  DIS0B0_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B4;
    sbit  DIS0B1_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B5;
    sbit  DIS0B2_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B6;
    sbit  DIS0B3_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B7;
    sbit  DIS0X0_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B8;
    sbit  DIS0X1_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B9;
    sbit  DIS0X2_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B10;
    sbit  DIS0X3_PWM0_SM3DISMAP0_bit at PWM0_SM3DISMAP0.B11;

sfr unsigned int   volatile PWM0_SM0DTCNT0       absolute 0x40033030;
    const register unsigned short int DTCNT00 = 0;
    sbit  DTCNT00_bit at PWM0_SM0DTCNT0.B0;
    const register unsigned short int DTCNT01 = 1;
    sbit  DTCNT01_bit at PWM0_SM0DTCNT0.B1;
    const register unsigned short int DTCNT02 = 2;
    sbit  DTCNT02_bit at PWM0_SM0DTCNT0.B2;
    const register unsigned short int DTCNT03 = 3;
    sbit  DTCNT03_bit at PWM0_SM0DTCNT0.B3;
    const register unsigned short int DTCNT04 = 4;
    sbit  DTCNT04_bit at PWM0_SM0DTCNT0.B4;
    const register unsigned short int DTCNT05 = 5;
    sbit  DTCNT05_bit at PWM0_SM0DTCNT0.B5;
    const register unsigned short int DTCNT06 = 6;
    sbit  DTCNT06_bit at PWM0_SM0DTCNT0.B6;
    const register unsigned short int DTCNT07 = 7;
    sbit  DTCNT07_bit at PWM0_SM0DTCNT0.B7;
    const register unsigned short int DTCNT08 = 8;
    sbit  DTCNT08_bit at PWM0_SM0DTCNT0.B8;
    const register unsigned short int DTCNT09 = 9;
    sbit  DTCNT09_bit at PWM0_SM0DTCNT0.B9;
    const register unsigned short int DTCNT010 = 10;
    sbit  DTCNT010_bit at PWM0_SM0DTCNT0.B10;
    const register unsigned short int DTCNT011 = 11;
    sbit  DTCNT011_bit at PWM0_SM0DTCNT0.B11;
    const register unsigned short int DTCNT012 = 12;
    sbit  DTCNT012_bit at PWM0_SM0DTCNT0.B12;
    const register unsigned short int DTCNT013 = 13;
    sbit  DTCNT013_bit at PWM0_SM0DTCNT0.B13;
    const register unsigned short int DTCNT014 = 14;
    sbit  DTCNT014_bit at PWM0_SM0DTCNT0.B14;
    const register unsigned short int DTCNT015 = 15;
    sbit  DTCNT015_bit at PWM0_SM0DTCNT0.B15;

sfr unsigned int   volatile PWM0_SM1DTCNT0       absolute 0x40033090;
    sbit  DTCNT00_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B0;
    sbit  DTCNT01_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B1;
    sbit  DTCNT02_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B2;
    sbit  DTCNT03_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B3;
    sbit  DTCNT04_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B4;
    sbit  DTCNT05_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B5;
    sbit  DTCNT06_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B6;
    sbit  DTCNT07_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B7;
    sbit  DTCNT08_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B8;
    sbit  DTCNT09_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B9;
    sbit  DTCNT010_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B10;
    sbit  DTCNT011_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B11;
    sbit  DTCNT012_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B12;
    sbit  DTCNT013_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B13;
    sbit  DTCNT014_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B14;
    sbit  DTCNT015_PWM0_SM1DTCNT0_bit at PWM0_SM1DTCNT0.B15;

sfr unsigned int   volatile PWM0_SM2DTCNT0       absolute 0x400330F0;
    sbit  DTCNT00_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B0;
    sbit  DTCNT01_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B1;
    sbit  DTCNT02_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B2;
    sbit  DTCNT03_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B3;
    sbit  DTCNT04_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B4;
    sbit  DTCNT05_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B5;
    sbit  DTCNT06_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B6;
    sbit  DTCNT07_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B7;
    sbit  DTCNT08_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B8;
    sbit  DTCNT09_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B9;
    sbit  DTCNT010_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B10;
    sbit  DTCNT011_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B11;
    sbit  DTCNT012_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B12;
    sbit  DTCNT013_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B13;
    sbit  DTCNT014_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B14;
    sbit  DTCNT015_PWM0_SM2DTCNT0_bit at PWM0_SM2DTCNT0.B15;

sfr unsigned int   volatile PWM0_SM3DTCNT0       absolute 0x40033150;
    sbit  DTCNT00_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B0;
    sbit  DTCNT01_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B1;
    sbit  DTCNT02_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B2;
    sbit  DTCNT03_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B3;
    sbit  DTCNT04_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B4;
    sbit  DTCNT05_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B5;
    sbit  DTCNT06_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B6;
    sbit  DTCNT07_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B7;
    sbit  DTCNT08_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B8;
    sbit  DTCNT09_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B9;
    sbit  DTCNT010_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B10;
    sbit  DTCNT011_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B11;
    sbit  DTCNT012_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B12;
    sbit  DTCNT013_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B13;
    sbit  DTCNT014_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B14;
    sbit  DTCNT015_PWM0_SM3DTCNT0_bit at PWM0_SM3DTCNT0.B15;

sfr unsigned int   volatile PWM0_SM0DTCNT1       absolute 0x40033032;
    const register unsigned short int DTCNT10 = 0;
    sbit  DTCNT10_bit at PWM0_SM0DTCNT1.B0;
    const register unsigned short int DTCNT11 = 1;
    sbit  DTCNT11_bit at PWM0_SM0DTCNT1.B1;
    const register unsigned short int DTCNT12 = 2;
    sbit  DTCNT12_bit at PWM0_SM0DTCNT1.B2;
    const register unsigned short int DTCNT13 = 3;
    sbit  DTCNT13_bit at PWM0_SM0DTCNT1.B3;
    const register unsigned short int DTCNT14 = 4;
    sbit  DTCNT14_bit at PWM0_SM0DTCNT1.B4;
    const register unsigned short int DTCNT15 = 5;
    sbit  DTCNT15_bit at PWM0_SM0DTCNT1.B5;
    const register unsigned short int DTCNT16 = 6;
    sbit  DTCNT16_bit at PWM0_SM0DTCNT1.B6;
    const register unsigned short int DTCNT17 = 7;
    sbit  DTCNT17_bit at PWM0_SM0DTCNT1.B7;
    const register unsigned short int DTCNT18 = 8;
    sbit  DTCNT18_bit at PWM0_SM0DTCNT1.B8;
    const register unsigned short int DTCNT19 = 9;
    sbit  DTCNT19_bit at PWM0_SM0DTCNT1.B9;
    const register unsigned short int DTCNT110 = 10;
    sbit  DTCNT110_bit at PWM0_SM0DTCNT1.B10;
    const register unsigned short int DTCNT111 = 11;
    sbit  DTCNT111_bit at PWM0_SM0DTCNT1.B11;
    const register unsigned short int DTCNT112 = 12;
    sbit  DTCNT112_bit at PWM0_SM0DTCNT1.B12;
    const register unsigned short int DTCNT113 = 13;
    sbit  DTCNT113_bit at PWM0_SM0DTCNT1.B13;
    const register unsigned short int DTCNT114 = 14;
    sbit  DTCNT114_bit at PWM0_SM0DTCNT1.B14;
    const register unsigned short int DTCNT115 = 15;
    sbit  DTCNT115_bit at PWM0_SM0DTCNT1.B15;

sfr unsigned int   volatile PWM0_SM1DTCNT1       absolute 0x40033092;
    sbit  DTCNT10_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B0;
    sbit  DTCNT11_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B1;
    sbit  DTCNT12_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B2;
    sbit  DTCNT13_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B3;
    sbit  DTCNT14_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B4;
    sbit  DTCNT15_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B5;
    sbit  DTCNT16_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B6;
    sbit  DTCNT17_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B7;
    sbit  DTCNT18_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B8;
    sbit  DTCNT19_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B9;
    sbit  DTCNT110_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B10;
    sbit  DTCNT111_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B11;
    sbit  DTCNT112_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B12;
    sbit  DTCNT113_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B13;
    sbit  DTCNT114_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B14;
    sbit  DTCNT115_PWM0_SM1DTCNT1_bit at PWM0_SM1DTCNT1.B15;

sfr unsigned int   volatile PWM0_SM2DTCNT1       absolute 0x400330F2;
    sbit  DTCNT10_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B0;
    sbit  DTCNT11_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B1;
    sbit  DTCNT12_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B2;
    sbit  DTCNT13_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B3;
    sbit  DTCNT14_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B4;
    sbit  DTCNT15_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B5;
    sbit  DTCNT16_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B6;
    sbit  DTCNT17_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B7;
    sbit  DTCNT18_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B8;
    sbit  DTCNT19_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B9;
    sbit  DTCNT110_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B10;
    sbit  DTCNT111_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B11;
    sbit  DTCNT112_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B12;
    sbit  DTCNT113_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B13;
    sbit  DTCNT114_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B14;
    sbit  DTCNT115_PWM0_SM2DTCNT1_bit at PWM0_SM2DTCNT1.B15;

sfr unsigned int   volatile PWM0_SM3DTCNT1       absolute 0x40033152;
    sbit  DTCNT10_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B0;
    sbit  DTCNT11_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B1;
    sbit  DTCNT12_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B2;
    sbit  DTCNT13_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B3;
    sbit  DTCNT14_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B4;
    sbit  DTCNT15_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B5;
    sbit  DTCNT16_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B6;
    sbit  DTCNT17_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B7;
    sbit  DTCNT18_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B8;
    sbit  DTCNT19_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B9;
    sbit  DTCNT110_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B10;
    sbit  DTCNT111_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B11;
    sbit  DTCNT112_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B12;
    sbit  DTCNT113_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B13;
    sbit  DTCNT114_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B14;
    sbit  DTCNT115_PWM0_SM3DTCNT1_bit at PWM0_SM3DTCNT1.B15;

sfr unsigned int   volatile PWM0_SM0CAPTCTRLA    absolute 0x40033034;
    const register unsigned short int ARMA = 0;
    sbit  ARMA_bit at PWM0_SM0CAPTCTRLA.B0;
    const register unsigned short int ONESHOTA = 1;
    sbit  ONESHOTA_bit at PWM0_SM0CAPTCTRLA.B1;
    const register unsigned short int EDGA00 = 2;
    sbit  EDGA00_bit at PWM0_SM0CAPTCTRLA.B2;
    const register unsigned short int EDGA01 = 3;
    sbit  EDGA01_bit at PWM0_SM0CAPTCTRLA.B3;
    const register unsigned short int EDGA10 = 4;
    sbit  EDGA10_bit at PWM0_SM0CAPTCTRLA.B4;
    const register unsigned short int EDGA11 = 5;
    sbit  EDGA11_bit at PWM0_SM0CAPTCTRLA.B5;
    const register unsigned short int INP_SELA = 6;
    sbit  INP_SELA_bit at PWM0_SM0CAPTCTRLA.B6;
    const register unsigned short int EDGCNTA_EN = 7;
    sbit  EDGCNTA_EN_bit at PWM0_SM0CAPTCTRLA.B7;
    const register unsigned short int CFAWM0 = 8;
    sbit  CFAWM0_bit at PWM0_SM0CAPTCTRLA.B8;
    const register unsigned short int CFAWM1 = 9;
    sbit  CFAWM1_bit at PWM0_SM0CAPTCTRLA.B9;
    const register unsigned short int CA0CNT0 = 10;
    sbit  CA0CNT0_bit at PWM0_SM0CAPTCTRLA.B10;
    const register unsigned short int CA0CNT1 = 11;
    sbit  CA0CNT1_bit at PWM0_SM0CAPTCTRLA.B11;
    const register unsigned short int CA0CNT2 = 12;
    sbit  CA0CNT2_bit at PWM0_SM0CAPTCTRLA.B12;
    const register unsigned short int CA1CNT0 = 13;
    sbit  CA1CNT0_bit at PWM0_SM0CAPTCTRLA.B13;
    const register unsigned short int CA1CNT1 = 14;
    sbit  CA1CNT1_bit at PWM0_SM0CAPTCTRLA.B14;
    const register unsigned short int CA1CNT2 = 15;
    sbit  CA1CNT2_bit at PWM0_SM0CAPTCTRLA.B15;

sfr unsigned int   volatile PWM0_SM1CAPTCTRLA    absolute 0x40033094;
    sbit  ARMA_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B1;
    sbit  EDGA00_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B2;
    sbit  EDGA01_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B3;
    sbit  EDGA10_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B4;
    sbit  EDGA11_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B5;
    sbit  INP_SELA_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B7;
    sbit  CFAWM0_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B8;
    sbit  CFAWM1_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM0_SM1CAPTCTRLA_bit at PWM0_SM1CAPTCTRLA.B15;

sfr unsigned int   volatile PWM0_SM2CAPTCTRLA    absolute 0x400330F4;
    sbit  ARMA_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B1;
    sbit  EDGA00_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B2;
    sbit  EDGA01_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B3;
    sbit  EDGA10_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B4;
    sbit  EDGA11_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B5;
    sbit  INP_SELA_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B7;
    sbit  CFAWM0_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B8;
    sbit  CFAWM1_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM0_SM2CAPTCTRLA_bit at PWM0_SM2CAPTCTRLA.B15;

sfr unsigned int   volatile PWM0_SM3CAPTCTRLA    absolute 0x40033154;
    sbit  ARMA_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B1;
    sbit  EDGA00_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B2;
    sbit  EDGA01_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B3;
    sbit  EDGA10_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B4;
    sbit  EDGA11_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B5;
    sbit  INP_SELA_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B7;
    sbit  CFAWM0_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B8;
    sbit  CFAWM1_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM0_SM3CAPTCTRLA_bit at PWM0_SM3CAPTCTRLA.B15;

sfr unsigned int   volatile PWM0_SM0CAPTCOMPA    absolute 0x40033036;
    const register unsigned short int EDGCMPA0 = 0;
    sbit  EDGCMPA0_bit at PWM0_SM0CAPTCOMPA.B0;
    const register unsigned short int EDGCMPA1 = 1;
    sbit  EDGCMPA1_bit at PWM0_SM0CAPTCOMPA.B1;
    const register unsigned short int EDGCMPA2 = 2;
    sbit  EDGCMPA2_bit at PWM0_SM0CAPTCOMPA.B2;
    const register unsigned short int EDGCMPA3 = 3;
    sbit  EDGCMPA3_bit at PWM0_SM0CAPTCOMPA.B3;
    const register unsigned short int EDGCMPA4 = 4;
    sbit  EDGCMPA4_bit at PWM0_SM0CAPTCOMPA.B4;
    const register unsigned short int EDGCMPA5 = 5;
    sbit  EDGCMPA5_bit at PWM0_SM0CAPTCOMPA.B5;
    const register unsigned short int EDGCMPA6 = 6;
    sbit  EDGCMPA6_bit at PWM0_SM0CAPTCOMPA.B6;
    const register unsigned short int EDGCMPA7 = 7;
    sbit  EDGCMPA7_bit at PWM0_SM0CAPTCOMPA.B7;
    const register unsigned short int EDGCNTA0 = 8;
    sbit  EDGCNTA0_bit at PWM0_SM0CAPTCOMPA.B8;
    const register unsigned short int EDGCNTA1 = 9;
    sbit  EDGCNTA1_bit at PWM0_SM0CAPTCOMPA.B9;
    const register unsigned short int EDGCNTA2 = 10;
    sbit  EDGCNTA2_bit at PWM0_SM0CAPTCOMPA.B10;
    const register unsigned short int EDGCNTA3 = 11;
    sbit  EDGCNTA3_bit at PWM0_SM0CAPTCOMPA.B11;
    const register unsigned short int EDGCNTA4 = 12;
    sbit  EDGCNTA4_bit at PWM0_SM0CAPTCOMPA.B12;
    const register unsigned short int EDGCNTA5 = 13;
    sbit  EDGCNTA5_bit at PWM0_SM0CAPTCOMPA.B13;
    const register unsigned short int EDGCNTA6 = 14;
    sbit  EDGCNTA6_bit at PWM0_SM0CAPTCOMPA.B14;
    const register unsigned short int EDGCNTA7 = 15;
    sbit  EDGCNTA7_bit at PWM0_SM0CAPTCOMPA.B15;

sfr unsigned int   volatile PWM0_SM1CAPTCOMPA    absolute 0x40033096;
    sbit  EDGCMPA0_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM0_SM1CAPTCOMPA_bit at PWM0_SM1CAPTCOMPA.B15;

sfr unsigned int   volatile PWM0_SM2CAPTCOMPA    absolute 0x400330F6;
    sbit  EDGCMPA0_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM0_SM2CAPTCOMPA_bit at PWM0_SM2CAPTCOMPA.B15;

sfr unsigned int   volatile PWM0_SM3CAPTCOMPA    absolute 0x40033156;
    sbit  EDGCMPA0_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM0_SM3CAPTCOMPA_bit at PWM0_SM3CAPTCOMPA.B15;

sfr unsigned int   volatile PWM0_SM0CAPTCTRLB    absolute 0x40033038;
    const register unsigned short int ARMB = 0;
    sbit  ARMB_bit at PWM0_SM0CAPTCTRLB.B0;
    const register unsigned short int ONESHOTB = 1;
    sbit  ONESHOTB_bit at PWM0_SM0CAPTCTRLB.B1;
    const register unsigned short int EDGB00 = 2;
    sbit  EDGB00_bit at PWM0_SM0CAPTCTRLB.B2;
    const register unsigned short int EDGB01 = 3;
    sbit  EDGB01_bit at PWM0_SM0CAPTCTRLB.B3;
    const register unsigned short int EDGB10 = 4;
    sbit  EDGB10_bit at PWM0_SM0CAPTCTRLB.B4;
    const register unsigned short int EDGB11 = 5;
    sbit  EDGB11_bit at PWM0_SM0CAPTCTRLB.B5;
    const register unsigned short int INP_SELB = 6;
    sbit  INP_SELB_bit at PWM0_SM0CAPTCTRLB.B6;
    const register unsigned short int EDGCNTB_EN = 7;
    sbit  EDGCNTB_EN_bit at PWM0_SM0CAPTCTRLB.B7;
    const register unsigned short int CFBWM0 = 8;
    sbit  CFBWM0_bit at PWM0_SM0CAPTCTRLB.B8;
    const register unsigned short int CFBWM1 = 9;
    sbit  CFBWM1_bit at PWM0_SM0CAPTCTRLB.B9;
    const register unsigned short int CB0CNT0 = 10;
    sbit  CB0CNT0_bit at PWM0_SM0CAPTCTRLB.B10;
    const register unsigned short int CB0CNT1 = 11;
    sbit  CB0CNT1_bit at PWM0_SM0CAPTCTRLB.B11;
    const register unsigned short int CB0CNT2 = 12;
    sbit  CB0CNT2_bit at PWM0_SM0CAPTCTRLB.B12;
    const register unsigned short int CB1CNT0 = 13;
    sbit  CB1CNT0_bit at PWM0_SM0CAPTCTRLB.B13;
    const register unsigned short int CB1CNT1 = 14;
    sbit  CB1CNT1_bit at PWM0_SM0CAPTCTRLB.B14;
    const register unsigned short int CB1CNT2 = 15;
    sbit  CB1CNT2_bit at PWM0_SM0CAPTCTRLB.B15;

sfr unsigned int   volatile PWM0_SM1CAPTCTRLB    absolute 0x40033098;
    sbit  ARMB_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B1;
    sbit  EDGB00_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B2;
    sbit  EDGB01_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B3;
    sbit  EDGB10_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B4;
    sbit  EDGB11_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B5;
    sbit  INP_SELB_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B7;
    sbit  CFBWM0_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B8;
    sbit  CFBWM1_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM0_SM1CAPTCTRLB_bit at PWM0_SM1CAPTCTRLB.B15;

sfr unsigned int   volatile PWM0_SM2CAPTCTRLB    absolute 0x400330F8;
    sbit  ARMB_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B1;
    sbit  EDGB00_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B2;
    sbit  EDGB01_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B3;
    sbit  EDGB10_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B4;
    sbit  EDGB11_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B5;
    sbit  INP_SELB_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B7;
    sbit  CFBWM0_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B8;
    sbit  CFBWM1_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM0_SM2CAPTCTRLB_bit at PWM0_SM2CAPTCTRLB.B15;

sfr unsigned int   volatile PWM0_SM3CAPTCTRLB    absolute 0x40033158;
    sbit  ARMB_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B1;
    sbit  EDGB00_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B2;
    sbit  EDGB01_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B3;
    sbit  EDGB10_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B4;
    sbit  EDGB11_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B5;
    sbit  INP_SELB_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B7;
    sbit  CFBWM0_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B8;
    sbit  CFBWM1_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM0_SM3CAPTCTRLB_bit at PWM0_SM3CAPTCTRLB.B15;

sfr unsigned int   volatile PWM0_SM0CAPTCOMPB    absolute 0x4003303A;
    const register unsigned short int EDGCMPB0 = 0;
    sbit  EDGCMPB0_bit at PWM0_SM0CAPTCOMPB.B0;
    const register unsigned short int EDGCMPB1 = 1;
    sbit  EDGCMPB1_bit at PWM0_SM0CAPTCOMPB.B1;
    const register unsigned short int EDGCMPB2 = 2;
    sbit  EDGCMPB2_bit at PWM0_SM0CAPTCOMPB.B2;
    const register unsigned short int EDGCMPB3 = 3;
    sbit  EDGCMPB3_bit at PWM0_SM0CAPTCOMPB.B3;
    const register unsigned short int EDGCMPB4 = 4;
    sbit  EDGCMPB4_bit at PWM0_SM0CAPTCOMPB.B4;
    const register unsigned short int EDGCMPB5 = 5;
    sbit  EDGCMPB5_bit at PWM0_SM0CAPTCOMPB.B5;
    const register unsigned short int EDGCMPB6 = 6;
    sbit  EDGCMPB6_bit at PWM0_SM0CAPTCOMPB.B6;
    const register unsigned short int EDGCMPB7 = 7;
    sbit  EDGCMPB7_bit at PWM0_SM0CAPTCOMPB.B7;
    const register unsigned short int EDGCNTB0 = 8;
    sbit  EDGCNTB0_bit at PWM0_SM0CAPTCOMPB.B8;
    const register unsigned short int EDGCNTB1 = 9;
    sbit  EDGCNTB1_bit at PWM0_SM0CAPTCOMPB.B9;
    const register unsigned short int EDGCNTB2 = 10;
    sbit  EDGCNTB2_bit at PWM0_SM0CAPTCOMPB.B10;
    const register unsigned short int EDGCNTB3 = 11;
    sbit  EDGCNTB3_bit at PWM0_SM0CAPTCOMPB.B11;
    const register unsigned short int EDGCNTB4 = 12;
    sbit  EDGCNTB4_bit at PWM0_SM0CAPTCOMPB.B12;
    const register unsigned short int EDGCNTB5 = 13;
    sbit  EDGCNTB5_bit at PWM0_SM0CAPTCOMPB.B13;
    const register unsigned short int EDGCNTB6 = 14;
    sbit  EDGCNTB6_bit at PWM0_SM0CAPTCOMPB.B14;
    const register unsigned short int EDGCNTB7 = 15;
    sbit  EDGCNTB7_bit at PWM0_SM0CAPTCOMPB.B15;

sfr unsigned int   volatile PWM0_SM1CAPTCOMPB    absolute 0x4003309A;
    sbit  EDGCMPB0_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM0_SM1CAPTCOMPB_bit at PWM0_SM1CAPTCOMPB.B15;

sfr unsigned int   volatile PWM0_SM2CAPTCOMPB    absolute 0x400330FA;
    sbit  EDGCMPB0_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM0_SM2CAPTCOMPB_bit at PWM0_SM2CAPTCOMPB.B15;

sfr unsigned int   volatile PWM0_SM3CAPTCOMPB    absolute 0x4003315A;
    sbit  EDGCMPB0_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM0_SM3CAPTCOMPB_bit at PWM0_SM3CAPTCOMPB.B15;

sfr unsigned int   volatile PWM0_SM0CAPTCTRLX    absolute 0x4003303C;
    const register unsigned short int ARMX = 0;
    sbit  ARMX_bit at PWM0_SM0CAPTCTRLX.B0;
    const register unsigned short int ONESHOTX = 1;
    sbit  ONESHOTX_bit at PWM0_SM0CAPTCTRLX.B1;
    const register unsigned short int EDGX00 = 2;
    sbit  EDGX00_bit at PWM0_SM0CAPTCTRLX.B2;
    const register unsigned short int EDGX01 = 3;
    sbit  EDGX01_bit at PWM0_SM0CAPTCTRLX.B3;
    const register unsigned short int EDGX10 = 4;
    sbit  EDGX10_bit at PWM0_SM0CAPTCTRLX.B4;
    const register unsigned short int EDGX11 = 5;
    sbit  EDGX11_bit at PWM0_SM0CAPTCTRLX.B5;
    const register unsigned short int INP_SELX = 6;
    sbit  INP_SELX_bit at PWM0_SM0CAPTCTRLX.B6;
    const register unsigned short int EDGCNTX_EN = 7;
    sbit  EDGCNTX_EN_bit at PWM0_SM0CAPTCTRLX.B7;
    const register unsigned short int CFXWM0 = 8;
    sbit  CFXWM0_bit at PWM0_SM0CAPTCTRLX.B8;
    const register unsigned short int CFXWM1 = 9;
    sbit  CFXWM1_bit at PWM0_SM0CAPTCTRLX.B9;
    const register unsigned short int CX0CNT0 = 10;
    sbit  CX0CNT0_bit at PWM0_SM0CAPTCTRLX.B10;
    const register unsigned short int CX0CNT1 = 11;
    sbit  CX0CNT1_bit at PWM0_SM0CAPTCTRLX.B11;
    const register unsigned short int CX0CNT2 = 12;
    sbit  CX0CNT2_bit at PWM0_SM0CAPTCTRLX.B12;
    const register unsigned short int CX1CNT0 = 13;
    sbit  CX1CNT0_bit at PWM0_SM0CAPTCTRLX.B13;
    const register unsigned short int CX1CNT1 = 14;
    sbit  CX1CNT1_bit at PWM0_SM0CAPTCTRLX.B14;
    const register unsigned short int CX1CNT2 = 15;
    sbit  CX1CNT2_bit at PWM0_SM0CAPTCTRLX.B15;

sfr unsigned int   volatile PWM0_SM1CAPTCTRLX    absolute 0x4003309C;
    sbit  ARMX_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B1;
    sbit  EDGX00_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B2;
    sbit  EDGX01_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B3;
    sbit  EDGX10_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B4;
    sbit  EDGX11_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B5;
    sbit  INP_SELX_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B7;
    sbit  CFXWM0_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B8;
    sbit  CFXWM1_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM0_SM1CAPTCTRLX_bit at PWM0_SM1CAPTCTRLX.B15;

sfr unsigned int   volatile PWM0_SM2CAPTCTRLX    absolute 0x400330FC;
    sbit  ARMX_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B1;
    sbit  EDGX00_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B2;
    sbit  EDGX01_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B3;
    sbit  EDGX10_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B4;
    sbit  EDGX11_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B5;
    sbit  INP_SELX_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B7;
    sbit  CFXWM0_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B8;
    sbit  CFXWM1_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM0_SM2CAPTCTRLX_bit at PWM0_SM2CAPTCTRLX.B15;

sfr unsigned int   volatile PWM0_SM3CAPTCTRLX    absolute 0x4003315C;
    sbit  ARMX_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B1;
    sbit  EDGX00_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B2;
    sbit  EDGX01_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B3;
    sbit  EDGX10_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B4;
    sbit  EDGX11_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B5;
    sbit  INP_SELX_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B7;
    sbit  CFXWM0_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B8;
    sbit  CFXWM1_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM0_SM3CAPTCTRLX_bit at PWM0_SM3CAPTCTRLX.B15;

sfr unsigned int   volatile PWM0_SM0CAPTCOMPX    absolute 0x4003303E;
    const register unsigned short int EDGCMPX0 = 0;
    sbit  EDGCMPX0_bit at PWM0_SM0CAPTCOMPX.B0;
    const register unsigned short int EDGCMPX1 = 1;
    sbit  EDGCMPX1_bit at PWM0_SM0CAPTCOMPX.B1;
    const register unsigned short int EDGCMPX2 = 2;
    sbit  EDGCMPX2_bit at PWM0_SM0CAPTCOMPX.B2;
    const register unsigned short int EDGCMPX3 = 3;
    sbit  EDGCMPX3_bit at PWM0_SM0CAPTCOMPX.B3;
    const register unsigned short int EDGCMPX4 = 4;
    sbit  EDGCMPX4_bit at PWM0_SM0CAPTCOMPX.B4;
    const register unsigned short int EDGCMPX5 = 5;
    sbit  EDGCMPX5_bit at PWM0_SM0CAPTCOMPX.B5;
    const register unsigned short int EDGCMPX6 = 6;
    sbit  EDGCMPX6_bit at PWM0_SM0CAPTCOMPX.B6;
    const register unsigned short int EDGCMPX7 = 7;
    sbit  EDGCMPX7_bit at PWM0_SM0CAPTCOMPX.B7;
    const register unsigned short int EDGCNTX0 = 8;
    sbit  EDGCNTX0_bit at PWM0_SM0CAPTCOMPX.B8;
    const register unsigned short int EDGCNTX1 = 9;
    sbit  EDGCNTX1_bit at PWM0_SM0CAPTCOMPX.B9;
    const register unsigned short int EDGCNTX2 = 10;
    sbit  EDGCNTX2_bit at PWM0_SM0CAPTCOMPX.B10;
    const register unsigned short int EDGCNTX3 = 11;
    sbit  EDGCNTX3_bit at PWM0_SM0CAPTCOMPX.B11;
    const register unsigned short int EDGCNTX4 = 12;
    sbit  EDGCNTX4_bit at PWM0_SM0CAPTCOMPX.B12;
    const register unsigned short int EDGCNTX5 = 13;
    sbit  EDGCNTX5_bit at PWM0_SM0CAPTCOMPX.B13;
    const register unsigned short int EDGCNTX6 = 14;
    sbit  EDGCNTX6_bit at PWM0_SM0CAPTCOMPX.B14;
    const register unsigned short int EDGCNTX7 = 15;
    sbit  EDGCNTX7_bit at PWM0_SM0CAPTCOMPX.B15;

sfr unsigned int   volatile PWM0_SM1CAPTCOMPX    absolute 0x4003309E;
    sbit  EDGCMPX0_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM0_SM1CAPTCOMPX_bit at PWM0_SM1CAPTCOMPX.B15;

sfr unsigned int   volatile PWM0_SM2CAPTCOMPX    absolute 0x400330FE;
    sbit  EDGCMPX0_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM0_SM2CAPTCOMPX_bit at PWM0_SM2CAPTCOMPX.B15;

sfr unsigned int   volatile PWM0_SM3CAPTCOMPX    absolute 0x4003315E;
    sbit  EDGCMPX0_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM0_SM3CAPTCOMPX_bit at PWM0_SM3CAPTCOMPX.B15;

sfr unsigned int   volatile PWM0_SM0CVAL0        absolute 0x40033040;
    const register unsigned short int CAPTVAL00 = 0;
    sbit  CAPTVAL00_bit at PWM0_SM0CVAL0.B0;
    const register unsigned short int CAPTVAL01 = 1;
    sbit  CAPTVAL01_bit at PWM0_SM0CVAL0.B1;
    const register unsigned short int CAPTVAL02 = 2;
    sbit  CAPTVAL02_bit at PWM0_SM0CVAL0.B2;
    const register unsigned short int CAPTVAL03 = 3;
    sbit  CAPTVAL03_bit at PWM0_SM0CVAL0.B3;
    const register unsigned short int CAPTVAL04 = 4;
    sbit  CAPTVAL04_bit at PWM0_SM0CVAL0.B4;
    const register unsigned short int CAPTVAL05 = 5;
    sbit  CAPTVAL05_bit at PWM0_SM0CVAL0.B5;
    const register unsigned short int CAPTVAL06 = 6;
    sbit  CAPTVAL06_bit at PWM0_SM0CVAL0.B6;
    const register unsigned short int CAPTVAL07 = 7;
    sbit  CAPTVAL07_bit at PWM0_SM0CVAL0.B7;
    const register unsigned short int CAPTVAL08 = 8;
    sbit  CAPTVAL08_bit at PWM0_SM0CVAL0.B8;
    const register unsigned short int CAPTVAL09 = 9;
    sbit  CAPTVAL09_bit at PWM0_SM0CVAL0.B9;
    const register unsigned short int CAPTVAL010 = 10;
    sbit  CAPTVAL010_bit at PWM0_SM0CVAL0.B10;
    const register unsigned short int CAPTVAL011 = 11;
    sbit  CAPTVAL011_bit at PWM0_SM0CVAL0.B11;
    const register unsigned short int CAPTVAL012 = 12;
    sbit  CAPTVAL012_bit at PWM0_SM0CVAL0.B12;
    const register unsigned short int CAPTVAL013 = 13;
    sbit  CAPTVAL013_bit at PWM0_SM0CVAL0.B13;
    const register unsigned short int CAPTVAL014 = 14;
    sbit  CAPTVAL014_bit at PWM0_SM0CVAL0.B14;
    const register unsigned short int CAPTVAL015 = 15;
    sbit  CAPTVAL015_bit at PWM0_SM0CVAL0.B15;

sfr unsigned int   volatile PWM0_SM1CVAL0        absolute 0x400330A0;
    sbit  CAPTVAL00_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B0;
    sbit  CAPTVAL01_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B1;
    sbit  CAPTVAL02_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B2;
    sbit  CAPTVAL03_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B3;
    sbit  CAPTVAL04_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B4;
    sbit  CAPTVAL05_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B5;
    sbit  CAPTVAL06_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B6;
    sbit  CAPTVAL07_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B7;
    sbit  CAPTVAL08_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B8;
    sbit  CAPTVAL09_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B9;
    sbit  CAPTVAL010_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B10;
    sbit  CAPTVAL011_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B11;
    sbit  CAPTVAL012_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B12;
    sbit  CAPTVAL013_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B13;
    sbit  CAPTVAL014_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B14;
    sbit  CAPTVAL015_PWM0_SM1CVAL0_bit at PWM0_SM1CVAL0.B15;

sfr unsigned int   volatile PWM0_SM2CVAL0        absolute 0x40033100;
    sbit  CAPTVAL00_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B0;
    sbit  CAPTVAL01_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B1;
    sbit  CAPTVAL02_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B2;
    sbit  CAPTVAL03_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B3;
    sbit  CAPTVAL04_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B4;
    sbit  CAPTVAL05_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B5;
    sbit  CAPTVAL06_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B6;
    sbit  CAPTVAL07_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B7;
    sbit  CAPTVAL08_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B8;
    sbit  CAPTVAL09_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B9;
    sbit  CAPTVAL010_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B10;
    sbit  CAPTVAL011_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B11;
    sbit  CAPTVAL012_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B12;
    sbit  CAPTVAL013_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B13;
    sbit  CAPTVAL014_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B14;
    sbit  CAPTVAL015_PWM0_SM2CVAL0_bit at PWM0_SM2CVAL0.B15;

sfr unsigned int   volatile PWM0_SM3CVAL0        absolute 0x40033160;
    sbit  CAPTVAL00_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B0;
    sbit  CAPTVAL01_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B1;
    sbit  CAPTVAL02_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B2;
    sbit  CAPTVAL03_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B3;
    sbit  CAPTVAL04_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B4;
    sbit  CAPTVAL05_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B5;
    sbit  CAPTVAL06_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B6;
    sbit  CAPTVAL07_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B7;
    sbit  CAPTVAL08_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B8;
    sbit  CAPTVAL09_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B9;
    sbit  CAPTVAL010_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B10;
    sbit  CAPTVAL011_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B11;
    sbit  CAPTVAL012_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B12;
    sbit  CAPTVAL013_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B13;
    sbit  CAPTVAL014_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B14;
    sbit  CAPTVAL015_PWM0_SM3CVAL0_bit at PWM0_SM3CVAL0.B15;

sfr unsigned int   volatile PWM0_SM0CVAL0CYC     absolute 0x40033042;
    const register unsigned short int CVAL0CYC0 = 0;
    sbit  CVAL0CYC0_bit at PWM0_SM0CVAL0CYC.B0;
    const register unsigned short int CVAL0CYC1 = 1;
    sbit  CVAL0CYC1_bit at PWM0_SM0CVAL0CYC.B1;
    const register unsigned short int CVAL0CYC2 = 2;
    sbit  CVAL0CYC2_bit at PWM0_SM0CVAL0CYC.B2;
    const register unsigned short int CVAL0CYC3 = 3;
    sbit  CVAL0CYC3_bit at PWM0_SM0CVAL0CYC.B3;

sfr unsigned int   volatile PWM0_SM1CVAL0CYC     absolute 0x400330A2;
    sbit  CVAL0CYC0_PWM0_SM1CVAL0CYC_bit at PWM0_SM1CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM0_SM1CVAL0CYC_bit at PWM0_SM1CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM0_SM1CVAL0CYC_bit at PWM0_SM1CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM0_SM1CVAL0CYC_bit at PWM0_SM1CVAL0CYC.B3;

sfr unsigned int   volatile PWM0_SM2CVAL0CYC     absolute 0x40033102;
    sbit  CVAL0CYC0_PWM0_SM2CVAL0CYC_bit at PWM0_SM2CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM0_SM2CVAL0CYC_bit at PWM0_SM2CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM0_SM2CVAL0CYC_bit at PWM0_SM2CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM0_SM2CVAL0CYC_bit at PWM0_SM2CVAL0CYC.B3;

sfr unsigned int   volatile PWM0_SM3CVAL0CYC     absolute 0x40033162;
    sbit  CVAL0CYC0_PWM0_SM3CVAL0CYC_bit at PWM0_SM3CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM0_SM3CVAL0CYC_bit at PWM0_SM3CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM0_SM3CVAL0CYC_bit at PWM0_SM3CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM0_SM3CVAL0CYC_bit at PWM0_SM3CVAL0CYC.B3;

sfr unsigned int   volatile PWM0_SM0CVAL1        absolute 0x40033044;
    const register unsigned short int CAPTVAL10 = 0;
    sbit  CAPTVAL10_bit at PWM0_SM0CVAL1.B0;
    const register unsigned short int CAPTVAL11 = 1;
    sbit  CAPTVAL11_bit at PWM0_SM0CVAL1.B1;
    const register unsigned short int CAPTVAL12 = 2;
    sbit  CAPTVAL12_bit at PWM0_SM0CVAL1.B2;
    const register unsigned short int CAPTVAL13 = 3;
    sbit  CAPTVAL13_bit at PWM0_SM0CVAL1.B3;
    const register unsigned short int CAPTVAL14 = 4;
    sbit  CAPTVAL14_bit at PWM0_SM0CVAL1.B4;
    const register unsigned short int CAPTVAL15 = 5;
    sbit  CAPTVAL15_bit at PWM0_SM0CVAL1.B5;
    const register unsigned short int CAPTVAL16 = 6;
    sbit  CAPTVAL16_bit at PWM0_SM0CVAL1.B6;
    const register unsigned short int CAPTVAL17 = 7;
    sbit  CAPTVAL17_bit at PWM0_SM0CVAL1.B7;
    const register unsigned short int CAPTVAL18 = 8;
    sbit  CAPTVAL18_bit at PWM0_SM0CVAL1.B8;
    const register unsigned short int CAPTVAL19 = 9;
    sbit  CAPTVAL19_bit at PWM0_SM0CVAL1.B9;
    const register unsigned short int CAPTVAL110 = 10;
    sbit  CAPTVAL110_bit at PWM0_SM0CVAL1.B10;
    const register unsigned short int CAPTVAL111 = 11;
    sbit  CAPTVAL111_bit at PWM0_SM0CVAL1.B11;
    const register unsigned short int CAPTVAL112 = 12;
    sbit  CAPTVAL112_bit at PWM0_SM0CVAL1.B12;
    const register unsigned short int CAPTVAL113 = 13;
    sbit  CAPTVAL113_bit at PWM0_SM0CVAL1.B13;
    const register unsigned short int CAPTVAL114 = 14;
    sbit  CAPTVAL114_bit at PWM0_SM0CVAL1.B14;
    const register unsigned short int CAPTVAL115 = 15;
    sbit  CAPTVAL115_bit at PWM0_SM0CVAL1.B15;

sfr unsigned int   volatile PWM0_SM1CVAL1        absolute 0x400330A4;
    sbit  CAPTVAL10_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B0;
    sbit  CAPTVAL11_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B1;
    sbit  CAPTVAL12_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B2;
    sbit  CAPTVAL13_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B3;
    sbit  CAPTVAL14_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B4;
    sbit  CAPTVAL15_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B5;
    sbit  CAPTVAL16_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B6;
    sbit  CAPTVAL17_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B7;
    sbit  CAPTVAL18_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B8;
    sbit  CAPTVAL19_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B9;
    sbit  CAPTVAL110_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B10;
    sbit  CAPTVAL111_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B11;
    sbit  CAPTVAL112_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B12;
    sbit  CAPTVAL113_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B13;
    sbit  CAPTVAL114_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B14;
    sbit  CAPTVAL115_PWM0_SM1CVAL1_bit at PWM0_SM1CVAL1.B15;

sfr unsigned int   volatile PWM0_SM2CVAL1        absolute 0x40033104;
    sbit  CAPTVAL10_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B0;
    sbit  CAPTVAL11_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B1;
    sbit  CAPTVAL12_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B2;
    sbit  CAPTVAL13_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B3;
    sbit  CAPTVAL14_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B4;
    sbit  CAPTVAL15_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B5;
    sbit  CAPTVAL16_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B6;
    sbit  CAPTVAL17_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B7;
    sbit  CAPTVAL18_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B8;
    sbit  CAPTVAL19_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B9;
    sbit  CAPTVAL110_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B10;
    sbit  CAPTVAL111_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B11;
    sbit  CAPTVAL112_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B12;
    sbit  CAPTVAL113_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B13;
    sbit  CAPTVAL114_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B14;
    sbit  CAPTVAL115_PWM0_SM2CVAL1_bit at PWM0_SM2CVAL1.B15;

sfr unsigned int   volatile PWM0_SM3CVAL1        absolute 0x40033164;
    sbit  CAPTVAL10_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B0;
    sbit  CAPTVAL11_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B1;
    sbit  CAPTVAL12_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B2;
    sbit  CAPTVAL13_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B3;
    sbit  CAPTVAL14_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B4;
    sbit  CAPTVAL15_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B5;
    sbit  CAPTVAL16_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B6;
    sbit  CAPTVAL17_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B7;
    sbit  CAPTVAL18_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B8;
    sbit  CAPTVAL19_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B9;
    sbit  CAPTVAL110_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B10;
    sbit  CAPTVAL111_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B11;
    sbit  CAPTVAL112_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B12;
    sbit  CAPTVAL113_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B13;
    sbit  CAPTVAL114_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B14;
    sbit  CAPTVAL115_PWM0_SM3CVAL1_bit at PWM0_SM3CVAL1.B15;

sfr unsigned int   volatile PWM0_SM0CVAL1CYC     absolute 0x40033046;
    const register unsigned short int CVAL1CYC0 = 0;
    sbit  CVAL1CYC0_bit at PWM0_SM0CVAL1CYC.B0;
    const register unsigned short int CVAL1CYC1 = 1;
    sbit  CVAL1CYC1_bit at PWM0_SM0CVAL1CYC.B1;
    const register unsigned short int CVAL1CYC2 = 2;
    sbit  CVAL1CYC2_bit at PWM0_SM0CVAL1CYC.B2;
    const register unsigned short int CVAL1CYC3 = 3;
    sbit  CVAL1CYC3_bit at PWM0_SM0CVAL1CYC.B3;

sfr unsigned int   volatile PWM0_SM1CVAL1CYC     absolute 0x400330A6;
    sbit  CVAL1CYC0_PWM0_SM1CVAL1CYC_bit at PWM0_SM1CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM0_SM1CVAL1CYC_bit at PWM0_SM1CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM0_SM1CVAL1CYC_bit at PWM0_SM1CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM0_SM1CVAL1CYC_bit at PWM0_SM1CVAL1CYC.B3;

sfr unsigned int   volatile PWM0_SM2CVAL1CYC     absolute 0x40033106;
    sbit  CVAL1CYC0_PWM0_SM2CVAL1CYC_bit at PWM0_SM2CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM0_SM2CVAL1CYC_bit at PWM0_SM2CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM0_SM2CVAL1CYC_bit at PWM0_SM2CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM0_SM2CVAL1CYC_bit at PWM0_SM2CVAL1CYC.B3;

sfr unsigned int   volatile PWM0_SM3CVAL1CYC     absolute 0x40033166;
    sbit  CVAL1CYC0_PWM0_SM3CVAL1CYC_bit at PWM0_SM3CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM0_SM3CVAL1CYC_bit at PWM0_SM3CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM0_SM3CVAL1CYC_bit at PWM0_SM3CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM0_SM3CVAL1CYC_bit at PWM0_SM3CVAL1CYC.B3;

sfr unsigned int   volatile PWM0_SM0CVAL2        absolute 0x40033048;
    const register unsigned short int CAPTVAL20 = 0;
    sbit  CAPTVAL20_bit at PWM0_SM0CVAL2.B0;
    const register unsigned short int CAPTVAL21 = 1;
    sbit  CAPTVAL21_bit at PWM0_SM0CVAL2.B1;
    const register unsigned short int CAPTVAL22 = 2;
    sbit  CAPTVAL22_bit at PWM0_SM0CVAL2.B2;
    const register unsigned short int CAPTVAL23 = 3;
    sbit  CAPTVAL23_bit at PWM0_SM0CVAL2.B3;
    const register unsigned short int CAPTVAL24 = 4;
    sbit  CAPTVAL24_bit at PWM0_SM0CVAL2.B4;
    const register unsigned short int CAPTVAL25 = 5;
    sbit  CAPTVAL25_bit at PWM0_SM0CVAL2.B5;
    const register unsigned short int CAPTVAL26 = 6;
    sbit  CAPTVAL26_bit at PWM0_SM0CVAL2.B6;
    const register unsigned short int CAPTVAL27 = 7;
    sbit  CAPTVAL27_bit at PWM0_SM0CVAL2.B7;
    const register unsigned short int CAPTVAL28 = 8;
    sbit  CAPTVAL28_bit at PWM0_SM0CVAL2.B8;
    const register unsigned short int CAPTVAL29 = 9;
    sbit  CAPTVAL29_bit at PWM0_SM0CVAL2.B9;
    const register unsigned short int CAPTVAL210 = 10;
    sbit  CAPTVAL210_bit at PWM0_SM0CVAL2.B10;
    const register unsigned short int CAPTVAL211 = 11;
    sbit  CAPTVAL211_bit at PWM0_SM0CVAL2.B11;
    const register unsigned short int CAPTVAL212 = 12;
    sbit  CAPTVAL212_bit at PWM0_SM0CVAL2.B12;
    const register unsigned short int CAPTVAL213 = 13;
    sbit  CAPTVAL213_bit at PWM0_SM0CVAL2.B13;
    const register unsigned short int CAPTVAL214 = 14;
    sbit  CAPTVAL214_bit at PWM0_SM0CVAL2.B14;
    const register unsigned short int CAPTVAL215 = 15;
    sbit  CAPTVAL215_bit at PWM0_SM0CVAL2.B15;

sfr unsigned int   volatile PWM0_SM1CVAL2        absolute 0x400330A8;
    sbit  CAPTVAL20_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B0;
    sbit  CAPTVAL21_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B1;
    sbit  CAPTVAL22_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B2;
    sbit  CAPTVAL23_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B3;
    sbit  CAPTVAL24_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B4;
    sbit  CAPTVAL25_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B5;
    sbit  CAPTVAL26_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B6;
    sbit  CAPTVAL27_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B7;
    sbit  CAPTVAL28_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B8;
    sbit  CAPTVAL29_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B9;
    sbit  CAPTVAL210_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B10;
    sbit  CAPTVAL211_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B11;
    sbit  CAPTVAL212_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B12;
    sbit  CAPTVAL213_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B13;
    sbit  CAPTVAL214_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B14;
    sbit  CAPTVAL215_PWM0_SM1CVAL2_bit at PWM0_SM1CVAL2.B15;

sfr unsigned int   volatile PWM0_SM2CVAL2        absolute 0x40033108;
    sbit  CAPTVAL20_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B0;
    sbit  CAPTVAL21_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B1;
    sbit  CAPTVAL22_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B2;
    sbit  CAPTVAL23_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B3;
    sbit  CAPTVAL24_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B4;
    sbit  CAPTVAL25_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B5;
    sbit  CAPTVAL26_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B6;
    sbit  CAPTVAL27_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B7;
    sbit  CAPTVAL28_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B8;
    sbit  CAPTVAL29_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B9;
    sbit  CAPTVAL210_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B10;
    sbit  CAPTVAL211_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B11;
    sbit  CAPTVAL212_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B12;
    sbit  CAPTVAL213_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B13;
    sbit  CAPTVAL214_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B14;
    sbit  CAPTVAL215_PWM0_SM2CVAL2_bit at PWM0_SM2CVAL2.B15;

sfr unsigned int   volatile PWM0_SM3CVAL2        absolute 0x40033168;
    sbit  CAPTVAL20_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B0;
    sbit  CAPTVAL21_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B1;
    sbit  CAPTVAL22_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B2;
    sbit  CAPTVAL23_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B3;
    sbit  CAPTVAL24_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B4;
    sbit  CAPTVAL25_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B5;
    sbit  CAPTVAL26_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B6;
    sbit  CAPTVAL27_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B7;
    sbit  CAPTVAL28_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B8;
    sbit  CAPTVAL29_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B9;
    sbit  CAPTVAL210_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B10;
    sbit  CAPTVAL211_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B11;
    sbit  CAPTVAL212_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B12;
    sbit  CAPTVAL213_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B13;
    sbit  CAPTVAL214_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B14;
    sbit  CAPTVAL215_PWM0_SM3CVAL2_bit at PWM0_SM3CVAL2.B15;

sfr unsigned int   volatile PWM0_SM0CVAL2CYC     absolute 0x4003304A;
    const register unsigned short int CVAL2CYC0 = 0;
    sbit  CVAL2CYC0_bit at PWM0_SM0CVAL2CYC.B0;
    const register unsigned short int CVAL2CYC1 = 1;
    sbit  CVAL2CYC1_bit at PWM0_SM0CVAL2CYC.B1;
    const register unsigned short int CVAL2CYC2 = 2;
    sbit  CVAL2CYC2_bit at PWM0_SM0CVAL2CYC.B2;
    const register unsigned short int CVAL2CYC3 = 3;
    sbit  CVAL2CYC3_bit at PWM0_SM0CVAL2CYC.B3;

sfr unsigned int   volatile PWM0_SM1CVAL2CYC     absolute 0x400330AA;
    sbit  CVAL2CYC0_PWM0_SM1CVAL2CYC_bit at PWM0_SM1CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM0_SM1CVAL2CYC_bit at PWM0_SM1CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM0_SM1CVAL2CYC_bit at PWM0_SM1CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM0_SM1CVAL2CYC_bit at PWM0_SM1CVAL2CYC.B3;

sfr unsigned int   volatile PWM0_SM2CVAL2CYC     absolute 0x4003310A;
    sbit  CVAL2CYC0_PWM0_SM2CVAL2CYC_bit at PWM0_SM2CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM0_SM2CVAL2CYC_bit at PWM0_SM2CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM0_SM2CVAL2CYC_bit at PWM0_SM2CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM0_SM2CVAL2CYC_bit at PWM0_SM2CVAL2CYC.B3;

sfr unsigned int   volatile PWM0_SM3CVAL2CYC     absolute 0x4003316A;
    sbit  CVAL2CYC0_PWM0_SM3CVAL2CYC_bit at PWM0_SM3CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM0_SM3CVAL2CYC_bit at PWM0_SM3CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM0_SM3CVAL2CYC_bit at PWM0_SM3CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM0_SM3CVAL2CYC_bit at PWM0_SM3CVAL2CYC.B3;

sfr unsigned int   volatile PWM0_SM0CVAL3        absolute 0x4003304C;
    const register unsigned short int CAPTVAL30 = 0;
    sbit  CAPTVAL30_bit at PWM0_SM0CVAL3.B0;
    const register unsigned short int CAPTVAL31 = 1;
    sbit  CAPTVAL31_bit at PWM0_SM0CVAL3.B1;
    const register unsigned short int CAPTVAL32 = 2;
    sbit  CAPTVAL32_bit at PWM0_SM0CVAL3.B2;
    const register unsigned short int CAPTVAL33 = 3;
    sbit  CAPTVAL33_bit at PWM0_SM0CVAL3.B3;
    const register unsigned short int CAPTVAL34 = 4;
    sbit  CAPTVAL34_bit at PWM0_SM0CVAL3.B4;
    const register unsigned short int CAPTVAL35 = 5;
    sbit  CAPTVAL35_bit at PWM0_SM0CVAL3.B5;
    const register unsigned short int CAPTVAL36 = 6;
    sbit  CAPTVAL36_bit at PWM0_SM0CVAL3.B6;
    const register unsigned short int CAPTVAL37 = 7;
    sbit  CAPTVAL37_bit at PWM0_SM0CVAL3.B7;
    const register unsigned short int CAPTVAL38 = 8;
    sbit  CAPTVAL38_bit at PWM0_SM0CVAL3.B8;
    const register unsigned short int CAPTVAL39 = 9;
    sbit  CAPTVAL39_bit at PWM0_SM0CVAL3.B9;
    const register unsigned short int CAPTVAL310 = 10;
    sbit  CAPTVAL310_bit at PWM0_SM0CVAL3.B10;
    const register unsigned short int CAPTVAL311 = 11;
    sbit  CAPTVAL311_bit at PWM0_SM0CVAL3.B11;
    const register unsigned short int CAPTVAL312 = 12;
    sbit  CAPTVAL312_bit at PWM0_SM0CVAL3.B12;
    const register unsigned short int CAPTVAL313 = 13;
    sbit  CAPTVAL313_bit at PWM0_SM0CVAL3.B13;
    const register unsigned short int CAPTVAL314 = 14;
    sbit  CAPTVAL314_bit at PWM0_SM0CVAL3.B14;
    const register unsigned short int CAPTVAL315 = 15;
    sbit  CAPTVAL315_bit at PWM0_SM0CVAL3.B15;

sfr unsigned int   volatile PWM0_SM1CVAL3        absolute 0x400330AC;
    sbit  CAPTVAL30_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B0;
    sbit  CAPTVAL31_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B1;
    sbit  CAPTVAL32_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B2;
    sbit  CAPTVAL33_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B3;
    sbit  CAPTVAL34_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B4;
    sbit  CAPTVAL35_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B5;
    sbit  CAPTVAL36_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B6;
    sbit  CAPTVAL37_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B7;
    sbit  CAPTVAL38_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B8;
    sbit  CAPTVAL39_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B9;
    sbit  CAPTVAL310_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B10;
    sbit  CAPTVAL311_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B11;
    sbit  CAPTVAL312_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B12;
    sbit  CAPTVAL313_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B13;
    sbit  CAPTVAL314_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B14;
    sbit  CAPTVAL315_PWM0_SM1CVAL3_bit at PWM0_SM1CVAL3.B15;

sfr unsigned int   volatile PWM0_SM2CVAL3        absolute 0x4003310C;
    sbit  CAPTVAL30_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B0;
    sbit  CAPTVAL31_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B1;
    sbit  CAPTVAL32_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B2;
    sbit  CAPTVAL33_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B3;
    sbit  CAPTVAL34_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B4;
    sbit  CAPTVAL35_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B5;
    sbit  CAPTVAL36_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B6;
    sbit  CAPTVAL37_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B7;
    sbit  CAPTVAL38_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B8;
    sbit  CAPTVAL39_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B9;
    sbit  CAPTVAL310_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B10;
    sbit  CAPTVAL311_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B11;
    sbit  CAPTVAL312_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B12;
    sbit  CAPTVAL313_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B13;
    sbit  CAPTVAL314_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B14;
    sbit  CAPTVAL315_PWM0_SM2CVAL3_bit at PWM0_SM2CVAL3.B15;

sfr unsigned int   volatile PWM0_SM3CVAL3        absolute 0x4003316C;
    sbit  CAPTVAL30_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B0;
    sbit  CAPTVAL31_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B1;
    sbit  CAPTVAL32_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B2;
    sbit  CAPTVAL33_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B3;
    sbit  CAPTVAL34_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B4;
    sbit  CAPTVAL35_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B5;
    sbit  CAPTVAL36_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B6;
    sbit  CAPTVAL37_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B7;
    sbit  CAPTVAL38_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B8;
    sbit  CAPTVAL39_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B9;
    sbit  CAPTVAL310_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B10;
    sbit  CAPTVAL311_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B11;
    sbit  CAPTVAL312_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B12;
    sbit  CAPTVAL313_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B13;
    sbit  CAPTVAL314_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B14;
    sbit  CAPTVAL315_PWM0_SM3CVAL3_bit at PWM0_SM3CVAL3.B15;

sfr unsigned int   volatile PWM0_SM0CVAL3CYC     absolute 0x4003304E;
    const register unsigned short int CVAL3CYC0 = 0;
    sbit  CVAL3CYC0_bit at PWM0_SM0CVAL3CYC.B0;
    const register unsigned short int CVAL3CYC1 = 1;
    sbit  CVAL3CYC1_bit at PWM0_SM0CVAL3CYC.B1;
    const register unsigned short int CVAL3CYC2 = 2;
    sbit  CVAL3CYC2_bit at PWM0_SM0CVAL3CYC.B2;
    const register unsigned short int CVAL3CYC3 = 3;
    sbit  CVAL3CYC3_bit at PWM0_SM0CVAL3CYC.B3;

sfr unsigned int   volatile PWM0_SM1CVAL3CYC     absolute 0x400330AE;
    sbit  CVAL3CYC0_PWM0_SM1CVAL3CYC_bit at PWM0_SM1CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM0_SM1CVAL3CYC_bit at PWM0_SM1CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM0_SM1CVAL3CYC_bit at PWM0_SM1CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM0_SM1CVAL3CYC_bit at PWM0_SM1CVAL3CYC.B3;

sfr unsigned int   volatile PWM0_SM2CVAL3CYC     absolute 0x4003310E;
    sbit  CVAL3CYC0_PWM0_SM2CVAL3CYC_bit at PWM0_SM2CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM0_SM2CVAL3CYC_bit at PWM0_SM2CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM0_SM2CVAL3CYC_bit at PWM0_SM2CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM0_SM2CVAL3CYC_bit at PWM0_SM2CVAL3CYC.B3;

sfr unsigned int   volatile PWM0_SM3CVAL3CYC     absolute 0x4003316E;
    sbit  CVAL3CYC0_PWM0_SM3CVAL3CYC_bit at PWM0_SM3CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM0_SM3CVAL3CYC_bit at PWM0_SM3CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM0_SM3CVAL3CYC_bit at PWM0_SM3CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM0_SM3CVAL3CYC_bit at PWM0_SM3CVAL3CYC.B3;

sfr unsigned int   volatile PWM0_SM0CVAL4        absolute 0x40033050;
    const register unsigned short int CAPTVAL40 = 0;
    sbit  CAPTVAL40_bit at PWM0_SM0CVAL4.B0;
    const register unsigned short int CAPTVAL41 = 1;
    sbit  CAPTVAL41_bit at PWM0_SM0CVAL4.B1;
    const register unsigned short int CAPTVAL42 = 2;
    sbit  CAPTVAL42_bit at PWM0_SM0CVAL4.B2;
    const register unsigned short int CAPTVAL43 = 3;
    sbit  CAPTVAL43_bit at PWM0_SM0CVAL4.B3;
    const register unsigned short int CAPTVAL44 = 4;
    sbit  CAPTVAL44_bit at PWM0_SM0CVAL4.B4;
    const register unsigned short int CAPTVAL45 = 5;
    sbit  CAPTVAL45_bit at PWM0_SM0CVAL4.B5;
    const register unsigned short int CAPTVAL46 = 6;
    sbit  CAPTVAL46_bit at PWM0_SM0CVAL4.B6;
    const register unsigned short int CAPTVAL47 = 7;
    sbit  CAPTVAL47_bit at PWM0_SM0CVAL4.B7;
    const register unsigned short int CAPTVAL48 = 8;
    sbit  CAPTVAL48_bit at PWM0_SM0CVAL4.B8;
    const register unsigned short int CAPTVAL49 = 9;
    sbit  CAPTVAL49_bit at PWM0_SM0CVAL4.B9;
    const register unsigned short int CAPTVAL410 = 10;
    sbit  CAPTVAL410_bit at PWM0_SM0CVAL4.B10;
    const register unsigned short int CAPTVAL411 = 11;
    sbit  CAPTVAL411_bit at PWM0_SM0CVAL4.B11;
    const register unsigned short int CAPTVAL412 = 12;
    sbit  CAPTVAL412_bit at PWM0_SM0CVAL4.B12;
    const register unsigned short int CAPTVAL413 = 13;
    sbit  CAPTVAL413_bit at PWM0_SM0CVAL4.B13;
    const register unsigned short int CAPTVAL414 = 14;
    sbit  CAPTVAL414_bit at PWM0_SM0CVAL4.B14;
    const register unsigned short int CAPTVAL415 = 15;
    sbit  CAPTVAL415_bit at PWM0_SM0CVAL4.B15;

sfr unsigned int   volatile PWM0_SM1CVAL4        absolute 0x400330B0;
    sbit  CAPTVAL40_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B0;
    sbit  CAPTVAL41_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B1;
    sbit  CAPTVAL42_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B2;
    sbit  CAPTVAL43_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B3;
    sbit  CAPTVAL44_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B4;
    sbit  CAPTVAL45_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B5;
    sbit  CAPTVAL46_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B6;
    sbit  CAPTVAL47_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B7;
    sbit  CAPTVAL48_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B8;
    sbit  CAPTVAL49_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B9;
    sbit  CAPTVAL410_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B10;
    sbit  CAPTVAL411_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B11;
    sbit  CAPTVAL412_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B12;
    sbit  CAPTVAL413_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B13;
    sbit  CAPTVAL414_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B14;
    sbit  CAPTVAL415_PWM0_SM1CVAL4_bit at PWM0_SM1CVAL4.B15;

sfr unsigned int   volatile PWM0_SM2CVAL4        absolute 0x40033110;
    sbit  CAPTVAL40_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B0;
    sbit  CAPTVAL41_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B1;
    sbit  CAPTVAL42_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B2;
    sbit  CAPTVAL43_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B3;
    sbit  CAPTVAL44_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B4;
    sbit  CAPTVAL45_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B5;
    sbit  CAPTVAL46_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B6;
    sbit  CAPTVAL47_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B7;
    sbit  CAPTVAL48_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B8;
    sbit  CAPTVAL49_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B9;
    sbit  CAPTVAL410_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B10;
    sbit  CAPTVAL411_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B11;
    sbit  CAPTVAL412_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B12;
    sbit  CAPTVAL413_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B13;
    sbit  CAPTVAL414_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B14;
    sbit  CAPTVAL415_PWM0_SM2CVAL4_bit at PWM0_SM2CVAL4.B15;

sfr unsigned int   volatile PWM0_SM3CVAL4        absolute 0x40033170;
    sbit  CAPTVAL40_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B0;
    sbit  CAPTVAL41_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B1;
    sbit  CAPTVAL42_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B2;
    sbit  CAPTVAL43_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B3;
    sbit  CAPTVAL44_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B4;
    sbit  CAPTVAL45_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B5;
    sbit  CAPTVAL46_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B6;
    sbit  CAPTVAL47_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B7;
    sbit  CAPTVAL48_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B8;
    sbit  CAPTVAL49_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B9;
    sbit  CAPTVAL410_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B10;
    sbit  CAPTVAL411_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B11;
    sbit  CAPTVAL412_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B12;
    sbit  CAPTVAL413_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B13;
    sbit  CAPTVAL414_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B14;
    sbit  CAPTVAL415_PWM0_SM3CVAL4_bit at PWM0_SM3CVAL4.B15;

sfr unsigned int   volatile PWM0_SM0CVAL4CYC     absolute 0x40033052;
    const register unsigned short int CVAL4CYC0 = 0;
    sbit  CVAL4CYC0_bit at PWM0_SM0CVAL4CYC.B0;
    const register unsigned short int CVAL4CYC1 = 1;
    sbit  CVAL4CYC1_bit at PWM0_SM0CVAL4CYC.B1;
    const register unsigned short int CVAL4CYC2 = 2;
    sbit  CVAL4CYC2_bit at PWM0_SM0CVAL4CYC.B2;
    const register unsigned short int CVAL4CYC3 = 3;
    sbit  CVAL4CYC3_bit at PWM0_SM0CVAL4CYC.B3;

sfr unsigned int   volatile PWM0_SM1CVAL4CYC     absolute 0x400330B2;
    sbit  CVAL4CYC0_PWM0_SM1CVAL4CYC_bit at PWM0_SM1CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM0_SM1CVAL4CYC_bit at PWM0_SM1CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM0_SM1CVAL4CYC_bit at PWM0_SM1CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM0_SM1CVAL4CYC_bit at PWM0_SM1CVAL4CYC.B3;

sfr unsigned int   volatile PWM0_SM2CVAL4CYC     absolute 0x40033112;
    sbit  CVAL4CYC0_PWM0_SM2CVAL4CYC_bit at PWM0_SM2CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM0_SM2CVAL4CYC_bit at PWM0_SM2CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM0_SM2CVAL4CYC_bit at PWM0_SM2CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM0_SM2CVAL4CYC_bit at PWM0_SM2CVAL4CYC.B3;

sfr unsigned int   volatile PWM0_SM3CVAL4CYC     absolute 0x40033172;
    sbit  CVAL4CYC0_PWM0_SM3CVAL4CYC_bit at PWM0_SM3CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM0_SM3CVAL4CYC_bit at PWM0_SM3CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM0_SM3CVAL4CYC_bit at PWM0_SM3CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM0_SM3CVAL4CYC_bit at PWM0_SM3CVAL4CYC.B3;

sfr unsigned int   volatile PWM0_SM0CVAL5        absolute 0x40033054;
    const register unsigned short int CAPTVAL50 = 0;
    sbit  CAPTVAL50_bit at PWM0_SM0CVAL5.B0;
    const register unsigned short int CAPTVAL51 = 1;
    sbit  CAPTVAL51_bit at PWM0_SM0CVAL5.B1;
    const register unsigned short int CAPTVAL52 = 2;
    sbit  CAPTVAL52_bit at PWM0_SM0CVAL5.B2;
    const register unsigned short int CAPTVAL53 = 3;
    sbit  CAPTVAL53_bit at PWM0_SM0CVAL5.B3;
    const register unsigned short int CAPTVAL54 = 4;
    sbit  CAPTVAL54_bit at PWM0_SM0CVAL5.B4;
    const register unsigned short int CAPTVAL55 = 5;
    sbit  CAPTVAL55_bit at PWM0_SM0CVAL5.B5;
    const register unsigned short int CAPTVAL56 = 6;
    sbit  CAPTVAL56_bit at PWM0_SM0CVAL5.B6;
    const register unsigned short int CAPTVAL57 = 7;
    sbit  CAPTVAL57_bit at PWM0_SM0CVAL5.B7;
    const register unsigned short int CAPTVAL58 = 8;
    sbit  CAPTVAL58_bit at PWM0_SM0CVAL5.B8;
    const register unsigned short int CAPTVAL59 = 9;
    sbit  CAPTVAL59_bit at PWM0_SM0CVAL5.B9;
    const register unsigned short int CAPTVAL510 = 10;
    sbit  CAPTVAL510_bit at PWM0_SM0CVAL5.B10;
    const register unsigned short int CAPTVAL511 = 11;
    sbit  CAPTVAL511_bit at PWM0_SM0CVAL5.B11;
    const register unsigned short int CAPTVAL512 = 12;
    sbit  CAPTVAL512_bit at PWM0_SM0CVAL5.B12;
    const register unsigned short int CAPTVAL513 = 13;
    sbit  CAPTVAL513_bit at PWM0_SM0CVAL5.B13;
    const register unsigned short int CAPTVAL514 = 14;
    sbit  CAPTVAL514_bit at PWM0_SM0CVAL5.B14;
    const register unsigned short int CAPTVAL515 = 15;
    sbit  CAPTVAL515_bit at PWM0_SM0CVAL5.B15;

sfr unsigned int   volatile PWM0_SM1CVAL5        absolute 0x400330B4;
    sbit  CAPTVAL50_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B0;
    sbit  CAPTVAL51_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B1;
    sbit  CAPTVAL52_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B2;
    sbit  CAPTVAL53_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B3;
    sbit  CAPTVAL54_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B4;
    sbit  CAPTVAL55_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B5;
    sbit  CAPTVAL56_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B6;
    sbit  CAPTVAL57_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B7;
    sbit  CAPTVAL58_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B8;
    sbit  CAPTVAL59_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B9;
    sbit  CAPTVAL510_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B10;
    sbit  CAPTVAL511_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B11;
    sbit  CAPTVAL512_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B12;
    sbit  CAPTVAL513_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B13;
    sbit  CAPTVAL514_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B14;
    sbit  CAPTVAL515_PWM0_SM1CVAL5_bit at PWM0_SM1CVAL5.B15;

sfr unsigned int   volatile PWM0_SM2CVAL5        absolute 0x40033114;
    sbit  CAPTVAL50_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B0;
    sbit  CAPTVAL51_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B1;
    sbit  CAPTVAL52_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B2;
    sbit  CAPTVAL53_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B3;
    sbit  CAPTVAL54_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B4;
    sbit  CAPTVAL55_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B5;
    sbit  CAPTVAL56_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B6;
    sbit  CAPTVAL57_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B7;
    sbit  CAPTVAL58_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B8;
    sbit  CAPTVAL59_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B9;
    sbit  CAPTVAL510_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B10;
    sbit  CAPTVAL511_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B11;
    sbit  CAPTVAL512_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B12;
    sbit  CAPTVAL513_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B13;
    sbit  CAPTVAL514_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B14;
    sbit  CAPTVAL515_PWM0_SM2CVAL5_bit at PWM0_SM2CVAL5.B15;

sfr unsigned int   volatile PWM0_SM3CVAL5        absolute 0x40033174;
    sbit  CAPTVAL50_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B0;
    sbit  CAPTVAL51_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B1;
    sbit  CAPTVAL52_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B2;
    sbit  CAPTVAL53_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B3;
    sbit  CAPTVAL54_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B4;
    sbit  CAPTVAL55_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B5;
    sbit  CAPTVAL56_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B6;
    sbit  CAPTVAL57_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B7;
    sbit  CAPTVAL58_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B8;
    sbit  CAPTVAL59_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B9;
    sbit  CAPTVAL510_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B10;
    sbit  CAPTVAL511_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B11;
    sbit  CAPTVAL512_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B12;
    sbit  CAPTVAL513_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B13;
    sbit  CAPTVAL514_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B14;
    sbit  CAPTVAL515_PWM0_SM3CVAL5_bit at PWM0_SM3CVAL5.B15;

sfr unsigned int   volatile PWM0_SM0CVAL5CYC     absolute 0x40033056;
    const register unsigned short int CVAL5CYC0 = 0;
    sbit  CVAL5CYC0_bit at PWM0_SM0CVAL5CYC.B0;
    const register unsigned short int CVAL5CYC1 = 1;
    sbit  CVAL5CYC1_bit at PWM0_SM0CVAL5CYC.B1;
    const register unsigned short int CVAL5CYC2 = 2;
    sbit  CVAL5CYC2_bit at PWM0_SM0CVAL5CYC.B2;
    const register unsigned short int CVAL5CYC3 = 3;
    sbit  CVAL5CYC3_bit at PWM0_SM0CVAL5CYC.B3;

sfr unsigned int   volatile PWM0_SM1CVAL5CYC     absolute 0x400330B6;
    sbit  CVAL5CYC0_PWM0_SM1CVAL5CYC_bit at PWM0_SM1CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM0_SM1CVAL5CYC_bit at PWM0_SM1CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM0_SM1CVAL5CYC_bit at PWM0_SM1CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM0_SM1CVAL5CYC_bit at PWM0_SM1CVAL5CYC.B3;

sfr unsigned int   volatile PWM0_SM2CVAL5CYC     absolute 0x40033116;
    sbit  CVAL5CYC0_PWM0_SM2CVAL5CYC_bit at PWM0_SM2CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM0_SM2CVAL5CYC_bit at PWM0_SM2CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM0_SM2CVAL5CYC_bit at PWM0_SM2CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM0_SM2CVAL5CYC_bit at PWM0_SM2CVAL5CYC.B3;

sfr unsigned int   volatile PWM0_SM3CVAL5CYC     absolute 0x40033176;
    sbit  CVAL5CYC0_PWM0_SM3CVAL5CYC_bit at PWM0_SM3CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM0_SM3CVAL5CYC_bit at PWM0_SM3CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM0_SM3CVAL5CYC_bit at PWM0_SM3CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM0_SM3CVAL5CYC_bit at PWM0_SM3CVAL5CYC.B3;

sfr unsigned int   volatile PWM0_OUTEN           absolute 0x40033180;
    const register unsigned short int PWMX_EN0 = 0;
    sbit  PWMX_EN0_bit at PWM0_OUTEN.B0;
    const register unsigned short int PWMX_EN1 = 1;
    sbit  PWMX_EN1_bit at PWM0_OUTEN.B1;
    const register unsigned short int PWMX_EN2 = 2;
    sbit  PWMX_EN2_bit at PWM0_OUTEN.B2;
    const register unsigned short int PWMX_EN3 = 3;
    sbit  PWMX_EN3_bit at PWM0_OUTEN.B3;
    const register unsigned short int PWMB_EN0 = 4;
    sbit  PWMB_EN0_bit at PWM0_OUTEN.B4;
    const register unsigned short int PWMB_EN1 = 5;
    sbit  PWMB_EN1_bit at PWM0_OUTEN.B5;
    const register unsigned short int PWMB_EN2 = 6;
    sbit  PWMB_EN2_bit at PWM0_OUTEN.B6;
    const register unsigned short int PWMB_EN3 = 7;
    sbit  PWMB_EN3_bit at PWM0_OUTEN.B7;
    const register unsigned short int PWMA_EN0 = 8;
    sbit  PWMA_EN0_bit at PWM0_OUTEN.B8;
    const register unsigned short int PWMA_EN1 = 9;
    sbit  PWMA_EN1_bit at PWM0_OUTEN.B9;
    const register unsigned short int PWMA_EN2 = 10;
    sbit  PWMA_EN2_bit at PWM0_OUTEN.B10;
    const register unsigned short int PWMA_EN3 = 11;
    sbit  PWMA_EN3_bit at PWM0_OUTEN.B11;

sfr unsigned int   volatile PWM0_MASK            absolute 0x40033182;
    const register unsigned short int MASKX0 = 0;
    sbit  MASKX0_bit at PWM0_MASK.B0;
    const register unsigned short int MASKX1 = 1;
    sbit  MASKX1_bit at PWM0_MASK.B1;
    const register unsigned short int MASKX2 = 2;
    sbit  MASKX2_bit at PWM0_MASK.B2;
    const register unsigned short int MASKX3 = 3;
    sbit  MASKX3_bit at PWM0_MASK.B3;
    const register unsigned short int MASKB0 = 4;
    sbit  MASKB0_bit at PWM0_MASK.B4;
    const register unsigned short int MASKB1 = 5;
    sbit  MASKB1_bit at PWM0_MASK.B5;
    const register unsigned short int MASKB2 = 6;
    sbit  MASKB2_bit at PWM0_MASK.B6;
    const register unsigned short int MASKB3 = 7;
    sbit  MASKB3_bit at PWM0_MASK.B7;
    const register unsigned short int MASKA0 = 8;
    sbit  MASKA0_bit at PWM0_MASK.B8;
    const register unsigned short int MASKA1 = 9;
    sbit  MASKA1_bit at PWM0_MASK.B9;
    const register unsigned short int MASKA2 = 10;
    sbit  MASKA2_bit at PWM0_MASK.B10;
    const register unsigned short int MASKA3 = 11;
    sbit  MASKA3_bit at PWM0_MASK.B11;
    const register unsigned short int UPDATE_MASK0 = 12;
    sbit  UPDATE_MASK0_bit at PWM0_MASK.B12;
    const register unsigned short int UPDATE_MASK1 = 13;
    sbit  UPDATE_MASK1_bit at PWM0_MASK.B13;
    const register unsigned short int UPDATE_MASK2 = 14;
    sbit  UPDATE_MASK2_bit at PWM0_MASK.B14;
    const register unsigned short int UPDATE_MASK3 = 15;
    sbit  UPDATE_MASK3_bit at PWM0_MASK.B15;

sfr unsigned int   volatile PWM0_SWCOUT          absolute 0x40033184;
    const register unsigned short int SM0OUT45 = 0;
    sbit  SM0OUT45_bit at PWM0_SWCOUT.B0;
    const register unsigned short int SM0OUT23 = 1;
    sbit  SM0OUT23_bit at PWM0_SWCOUT.B1;
    const register unsigned short int SM1OUT45 = 2;
    sbit  SM1OUT45_bit at PWM0_SWCOUT.B2;
    const register unsigned short int SM1OUT23 = 3;
    sbit  SM1OUT23_bit at PWM0_SWCOUT.B3;
    const register unsigned short int SM2OUT45 = 4;
    sbit  SM2OUT45_bit at PWM0_SWCOUT.B4;
    const register unsigned short int SM2OUT23 = 5;
    sbit  SM2OUT23_bit at PWM0_SWCOUT.B5;
    const register unsigned short int SM3OUT45 = 6;
    sbit  SM3OUT45_bit at PWM0_SWCOUT.B6;
    const register unsigned short int SM3OUT23 = 7;
    sbit  SM3OUT23_bit at PWM0_SWCOUT.B7;

sfr unsigned int   volatile PWM0_DTSRCSEL        absolute 0x40033186;
    const register unsigned short int SM0SEL450 = 0;
    sbit  SM0SEL450_bit at PWM0_DTSRCSEL.B0;
    const register unsigned short int SM0SEL451 = 1;
    sbit  SM0SEL451_bit at PWM0_DTSRCSEL.B1;
    const register unsigned short int SM0SEL230 = 2;
    sbit  SM0SEL230_bit at PWM0_DTSRCSEL.B2;
    const register unsigned short int SM0SEL231 = 3;
    sbit  SM0SEL231_bit at PWM0_DTSRCSEL.B3;
    const register unsigned short int SM1SEL450 = 4;
    sbit  SM1SEL450_bit at PWM0_DTSRCSEL.B4;
    const register unsigned short int SM1SEL451 = 5;
    sbit  SM1SEL451_bit at PWM0_DTSRCSEL.B5;
    const register unsigned short int SM1SEL230 = 6;
    sbit  SM1SEL230_bit at PWM0_DTSRCSEL.B6;
    const register unsigned short int SM1SEL231 = 7;
    sbit  SM1SEL231_bit at PWM0_DTSRCSEL.B7;
    const register unsigned short int SM2SEL450 = 8;
    sbit  SM2SEL450_bit at PWM0_DTSRCSEL.B8;
    const register unsigned short int SM2SEL451 = 9;
    sbit  SM2SEL451_bit at PWM0_DTSRCSEL.B9;
    const register unsigned short int SM2SEL230 = 10;
    sbit  SM2SEL230_bit at PWM0_DTSRCSEL.B10;
    const register unsigned short int SM2SEL231 = 11;
    sbit  SM2SEL231_bit at PWM0_DTSRCSEL.B11;
    const register unsigned short int SM3SEL450 = 12;
    sbit  SM3SEL450_bit at PWM0_DTSRCSEL.B12;
    const register unsigned short int SM3SEL451 = 13;
    sbit  SM3SEL451_bit at PWM0_DTSRCSEL.B13;
    const register unsigned short int SM3SEL230 = 14;
    sbit  SM3SEL230_bit at PWM0_DTSRCSEL.B14;
    const register unsigned short int SM3SEL231 = 15;
    sbit  SM3SEL231_bit at PWM0_DTSRCSEL.B15;

sfr unsigned int   volatile PWM0_MCTRL0          absolute 0x40033188;
    const register unsigned short int LDOK0 = 0;
    sbit  LDOK0_bit at PWM0_MCTRL0.B0;
    const register unsigned short int LDOK1 = 1;
    sbit  LDOK1_bit at PWM0_MCTRL0.B1;
    const register unsigned short int LDOK2 = 2;
    sbit  LDOK2_bit at PWM0_MCTRL0.B2;
    const register unsigned short int LDOK3 = 3;
    sbit  LDOK3_bit at PWM0_MCTRL0.B3;
    const register unsigned short int CLDOK0 = 4;
    sbit  CLDOK0_bit at PWM0_MCTRL0.B4;
    const register unsigned short int CLDOK1 = 5;
    sbit  CLDOK1_bit at PWM0_MCTRL0.B5;
    const register unsigned short int CLDOK2 = 6;
    sbit  CLDOK2_bit at PWM0_MCTRL0.B6;
    const register unsigned short int CLDOK3 = 7;
    sbit  CLDOK3_bit at PWM0_MCTRL0.B7;
    const register unsigned short int RUN0 = 8;
    sbit  RUN0_bit at PWM0_MCTRL0.B8;
    const register unsigned short int RUN1 = 9;
    sbit  RUN1_bit at PWM0_MCTRL0.B9;
    const register unsigned short int RUN2 = 10;
    sbit  RUN2_bit at PWM0_MCTRL0.B10;
    const register unsigned short int RUN3 = 11;
    sbit  RUN3_bit at PWM0_MCTRL0.B11;
    const register unsigned short int IPOL0 = 12;
    sbit  IPOL0_bit at PWM0_MCTRL0.B12;
    const register unsigned short int IPOL1 = 13;
    sbit  IPOL1_bit at PWM0_MCTRL0.B13;
    const register unsigned short int IPOL2 = 14;
    sbit  IPOL2_bit at PWM0_MCTRL0.B14;
    const register unsigned short int IPOL3 = 15;
    sbit  IPOL3_bit at PWM0_MCTRL0.B15;

sfr unsigned int   volatile PWM0_MCTRL1          absolute 0x4003318A;
    const register unsigned short int MONPLL0 = 0;
    sbit  MONPLL0_bit at PWM0_MCTRL1.B0;
    const register unsigned short int MONPLL1 = 1;
    sbit  MONPLL1_bit at PWM0_MCTRL1.B1;

sfr unsigned int   volatile PWM0_FCTRL           absolute 0x4003318C;
    const register unsigned short int FIE0 = 0;
    sbit  FIE0_bit at PWM0_FCTRL.B0;
    const register unsigned short int FIE1 = 1;
    sbit  FIE1_bit at PWM0_FCTRL.B1;
    const register unsigned short int FIE2 = 2;
    sbit  FIE2_bit at PWM0_FCTRL.B2;
    const register unsigned short int FIE3 = 3;
    sbit  FIE3_bit at PWM0_FCTRL.B3;
    const register unsigned short int FSAFE0 = 4;
    sbit  FSAFE0_bit at PWM0_FCTRL.B4;
    const register unsigned short int FSAFE1 = 5;
    sbit  FSAFE1_bit at PWM0_FCTRL.B5;
    const register unsigned short int FSAFE2 = 6;
    sbit  FSAFE2_bit at PWM0_FCTRL.B6;
    const register unsigned short int FSAFE3 = 7;
    sbit  FSAFE3_bit at PWM0_FCTRL.B7;
    const register unsigned short int FAUTO0 = 8;
    sbit  FAUTO0_bit at PWM0_FCTRL.B8;
    const register unsigned short int FAUTO1 = 9;
    sbit  FAUTO1_bit at PWM0_FCTRL.B9;
    const register unsigned short int FAUTO2 = 10;
    sbit  FAUTO2_bit at PWM0_FCTRL.B10;
    const register unsigned short int FAUTO3 = 11;
    sbit  FAUTO3_bit at PWM0_FCTRL.B11;
    const register unsigned short int FLVL0 = 12;
    sbit  FLVL0_bit at PWM0_FCTRL.B12;
    const register unsigned short int FLVL1 = 13;
    sbit  FLVL1_bit at PWM0_FCTRL.B13;
    const register unsigned short int FLVL2 = 14;
    sbit  FLVL2_bit at PWM0_FCTRL.B14;
    const register unsigned short int FLVL3 = 15;
    sbit  FLVL3_bit at PWM0_FCTRL.B15;

sfr unsigned int   volatile PWM0_FSTS            absolute 0x4003318E;
    const register unsigned short int FFLAG0 = 0;
    sbit  FFLAG0_bit at PWM0_FSTS.B0;
    const register unsigned short int FFLAG1 = 1;
    sbit  FFLAG1_bit at PWM0_FSTS.B1;
    const register unsigned short int FFLAG2 = 2;
    sbit  FFLAG2_bit at PWM0_FSTS.B2;
    const register unsigned short int FFLAG3 = 3;
    sbit  FFLAG3_bit at PWM0_FSTS.B3;
    const register unsigned short int FFULL0 = 4;
    sbit  FFULL0_bit at PWM0_FSTS.B4;
    const register unsigned short int FFULL1 = 5;
    sbit  FFULL1_bit at PWM0_FSTS.B5;
    const register unsigned short int FFULL2 = 6;
    sbit  FFULL2_bit at PWM0_FSTS.B6;
    const register unsigned short int FFULL3 = 7;
    sbit  FFULL3_bit at PWM0_FSTS.B7;
    const register unsigned short int FFPIN0 = 8;
    sbit  FFPIN0_bit at PWM0_FSTS.B8;
    const register unsigned short int FFPIN1 = 9;
    sbit  FFPIN1_bit at PWM0_FSTS.B9;
    const register unsigned short int FFPIN2 = 10;
    sbit  FFPIN2_bit at PWM0_FSTS.B10;
    const register unsigned short int FFPIN3 = 11;
    sbit  FFPIN3_bit at PWM0_FSTS.B11;
    const register unsigned short int FHALF0 = 12;
    sbit  FHALF0_bit at PWM0_FSTS.B12;
    const register unsigned short int FHALF1 = 13;
    sbit  FHALF1_bit at PWM0_FSTS.B13;
    const register unsigned short int FHALF2 = 14;
    sbit  FHALF2_bit at PWM0_FSTS.B14;
    const register unsigned short int FHALF3 = 15;
    sbit  FHALF3_bit at PWM0_FSTS.B15;

sfr unsigned int   volatile PWM0_FFILT           absolute 0x40033190;
    const register unsigned short int FILT_PER0 = 0;
    sbit  FILT_PER0_bit at PWM0_FFILT.B0;
    const register unsigned short int FILT_PER1 = 1;
    sbit  FILT_PER1_bit at PWM0_FFILT.B1;
    const register unsigned short int FILT_PER2 = 2;
    sbit  FILT_PER2_bit at PWM0_FFILT.B2;
    const register unsigned short int FILT_PER3 = 3;
    sbit  FILT_PER3_bit at PWM0_FFILT.B3;
    const register unsigned short int FILT_PER4 = 4;
    sbit  FILT_PER4_bit at PWM0_FFILT.B4;
    const register unsigned short int FILT_PER5 = 5;
    sbit  FILT_PER5_bit at PWM0_FFILT.B5;
    const register unsigned short int FILT_PER6 = 6;
    sbit  FILT_PER6_bit at PWM0_FFILT.B6;
    const register unsigned short int FILT_PER7 = 7;
    sbit  FILT_PER7_bit at PWM0_FFILT.B7;
    const register unsigned short int FILT_CNT0 = 8;
    sbit  FILT_CNT0_bit at PWM0_FFILT.B8;
    const register unsigned short int FILT_CNT1 = 9;
    sbit  FILT_CNT1_bit at PWM0_FFILT.B9;
    const register unsigned short int FILT_CNT2 = 10;
    sbit  FILT_CNT2_bit at PWM0_FFILT.B10;
    const register unsigned short int GSTR = 15;
    sbit  GSTR_bit at PWM0_FFILT.B15;

sfr unsigned int   volatile PWM0_FTST            absolute 0x40033192;
    const register unsigned short int FTEST = 0;
    sbit  FTEST_bit at PWM0_FTST.B0;

sfr unsigned int   volatile PWM0_FCTRL2          absolute 0x40033194;
    const register unsigned short int NOCOMB0 = 0;
    sbit  NOCOMB0_bit at PWM0_FCTRL2.B0;
    const register unsigned short int NOCOMB1 = 1;
    sbit  NOCOMB1_bit at PWM0_FCTRL2.B1;
    const register unsigned short int NOCOMB2 = 2;
    sbit  NOCOMB2_bit at PWM0_FCTRL2.B2;
    const register unsigned short int NOCOMB3 = 3;
    sbit  NOCOMB3_bit at PWM0_FCTRL2.B3;

sfr unsigned int   volatile PWM1_SM0CNT          absolute 0x400B3000;
    sbit  CNT0_PWM1_SM0CNT_bit at PWM1_SM0CNT.B0;
    sbit  CNT1_PWM1_SM0CNT_bit at PWM1_SM0CNT.B1;
    sbit  CNT2_PWM1_SM0CNT_bit at PWM1_SM0CNT.B2;
    sbit  CNT3_PWM1_SM0CNT_bit at PWM1_SM0CNT.B3;
    sbit  CNT4_PWM1_SM0CNT_bit at PWM1_SM0CNT.B4;
    sbit  CNT5_PWM1_SM0CNT_bit at PWM1_SM0CNT.B5;
    sbit  CNT6_PWM1_SM0CNT_bit at PWM1_SM0CNT.B6;
    sbit  CNT7_PWM1_SM0CNT_bit at PWM1_SM0CNT.B7;
    sbit  CNT8_PWM1_SM0CNT_bit at PWM1_SM0CNT.B8;
    sbit  CNT9_PWM1_SM0CNT_bit at PWM1_SM0CNT.B9;
    sbit  CNT10_PWM1_SM0CNT_bit at PWM1_SM0CNT.B10;
    sbit  CNT11_PWM1_SM0CNT_bit at PWM1_SM0CNT.B11;
    sbit  CNT12_PWM1_SM0CNT_bit at PWM1_SM0CNT.B12;
    sbit  CNT13_PWM1_SM0CNT_bit at PWM1_SM0CNT.B13;
    sbit  CNT14_PWM1_SM0CNT_bit at PWM1_SM0CNT.B14;
    sbit  CNT15_PWM1_SM0CNT_bit at PWM1_SM0CNT.B15;

sfr unsigned int   volatile PWM1_SM1CNT          absolute 0x400B3060;
    sbit  CNT0_PWM1_SM1CNT_bit at PWM1_SM1CNT.B0;
    sbit  CNT1_PWM1_SM1CNT_bit at PWM1_SM1CNT.B1;
    sbit  CNT2_PWM1_SM1CNT_bit at PWM1_SM1CNT.B2;
    sbit  CNT3_PWM1_SM1CNT_bit at PWM1_SM1CNT.B3;
    sbit  CNT4_PWM1_SM1CNT_bit at PWM1_SM1CNT.B4;
    sbit  CNT5_PWM1_SM1CNT_bit at PWM1_SM1CNT.B5;
    sbit  CNT6_PWM1_SM1CNT_bit at PWM1_SM1CNT.B6;
    sbit  CNT7_PWM1_SM1CNT_bit at PWM1_SM1CNT.B7;
    sbit  CNT8_PWM1_SM1CNT_bit at PWM1_SM1CNT.B8;
    sbit  CNT9_PWM1_SM1CNT_bit at PWM1_SM1CNT.B9;
    sbit  CNT10_PWM1_SM1CNT_bit at PWM1_SM1CNT.B10;
    sbit  CNT11_PWM1_SM1CNT_bit at PWM1_SM1CNT.B11;
    sbit  CNT12_PWM1_SM1CNT_bit at PWM1_SM1CNT.B12;
    sbit  CNT13_PWM1_SM1CNT_bit at PWM1_SM1CNT.B13;
    sbit  CNT14_PWM1_SM1CNT_bit at PWM1_SM1CNT.B14;
    sbit  CNT15_PWM1_SM1CNT_bit at PWM1_SM1CNT.B15;

sfr unsigned int   volatile PWM1_SM2CNT          absolute 0x400B30C0;
    sbit  CNT0_PWM1_SM2CNT_bit at PWM1_SM2CNT.B0;
    sbit  CNT1_PWM1_SM2CNT_bit at PWM1_SM2CNT.B1;
    sbit  CNT2_PWM1_SM2CNT_bit at PWM1_SM2CNT.B2;
    sbit  CNT3_PWM1_SM2CNT_bit at PWM1_SM2CNT.B3;
    sbit  CNT4_PWM1_SM2CNT_bit at PWM1_SM2CNT.B4;
    sbit  CNT5_PWM1_SM2CNT_bit at PWM1_SM2CNT.B5;
    sbit  CNT6_PWM1_SM2CNT_bit at PWM1_SM2CNT.B6;
    sbit  CNT7_PWM1_SM2CNT_bit at PWM1_SM2CNT.B7;
    sbit  CNT8_PWM1_SM2CNT_bit at PWM1_SM2CNT.B8;
    sbit  CNT9_PWM1_SM2CNT_bit at PWM1_SM2CNT.B9;
    sbit  CNT10_PWM1_SM2CNT_bit at PWM1_SM2CNT.B10;
    sbit  CNT11_PWM1_SM2CNT_bit at PWM1_SM2CNT.B11;
    sbit  CNT12_PWM1_SM2CNT_bit at PWM1_SM2CNT.B12;
    sbit  CNT13_PWM1_SM2CNT_bit at PWM1_SM2CNT.B13;
    sbit  CNT14_PWM1_SM2CNT_bit at PWM1_SM2CNT.B14;
    sbit  CNT15_PWM1_SM2CNT_bit at PWM1_SM2CNT.B15;

sfr unsigned int   volatile PWM1_SM3CNT          absolute 0x400B3120;
    sbit  CNT0_PWM1_SM3CNT_bit at PWM1_SM3CNT.B0;
    sbit  CNT1_PWM1_SM3CNT_bit at PWM1_SM3CNT.B1;
    sbit  CNT2_PWM1_SM3CNT_bit at PWM1_SM3CNT.B2;
    sbit  CNT3_PWM1_SM3CNT_bit at PWM1_SM3CNT.B3;
    sbit  CNT4_PWM1_SM3CNT_bit at PWM1_SM3CNT.B4;
    sbit  CNT5_PWM1_SM3CNT_bit at PWM1_SM3CNT.B5;
    sbit  CNT6_PWM1_SM3CNT_bit at PWM1_SM3CNT.B6;
    sbit  CNT7_PWM1_SM3CNT_bit at PWM1_SM3CNT.B7;
    sbit  CNT8_PWM1_SM3CNT_bit at PWM1_SM3CNT.B8;
    sbit  CNT9_PWM1_SM3CNT_bit at PWM1_SM3CNT.B9;
    sbit  CNT10_PWM1_SM3CNT_bit at PWM1_SM3CNT.B10;
    sbit  CNT11_PWM1_SM3CNT_bit at PWM1_SM3CNT.B11;
    sbit  CNT12_PWM1_SM3CNT_bit at PWM1_SM3CNT.B12;
    sbit  CNT13_PWM1_SM3CNT_bit at PWM1_SM3CNT.B13;
    sbit  CNT14_PWM1_SM3CNT_bit at PWM1_SM3CNT.B14;
    sbit  CNT15_PWM1_SM3CNT_bit at PWM1_SM3CNT.B15;

sfr unsigned int   volatile PWM1_SM0INIT         absolute 0x400B3002;
    sbit  INIT0_PWM1_SM0INIT_bit at PWM1_SM0INIT.B0;
    sbit  INIT1_PWM1_SM0INIT_bit at PWM1_SM0INIT.B1;
    sbit  INIT2_PWM1_SM0INIT_bit at PWM1_SM0INIT.B2;
    sbit  INIT3_PWM1_SM0INIT_bit at PWM1_SM0INIT.B3;
    sbit  INIT4_PWM1_SM0INIT_bit at PWM1_SM0INIT.B4;
    sbit  INIT5_PWM1_SM0INIT_bit at PWM1_SM0INIT.B5;
    sbit  INIT6_PWM1_SM0INIT_bit at PWM1_SM0INIT.B6;
    sbit  INIT7_PWM1_SM0INIT_bit at PWM1_SM0INIT.B7;
    sbit  INIT8_PWM1_SM0INIT_bit at PWM1_SM0INIT.B8;
    sbit  INIT9_PWM1_SM0INIT_bit at PWM1_SM0INIT.B9;
    sbit  INIT10_PWM1_SM0INIT_bit at PWM1_SM0INIT.B10;
    sbit  INIT11_PWM1_SM0INIT_bit at PWM1_SM0INIT.B11;
    sbit  INIT12_PWM1_SM0INIT_bit at PWM1_SM0INIT.B12;
    sbit  INIT13_PWM1_SM0INIT_bit at PWM1_SM0INIT.B13;
    sbit  INIT14_PWM1_SM0INIT_bit at PWM1_SM0INIT.B14;
    sbit  INIT15_PWM1_SM0INIT_bit at PWM1_SM0INIT.B15;

sfr unsigned int   volatile PWM1_SM1INIT         absolute 0x400B3062;
    sbit  INIT0_PWM1_SM1INIT_bit at PWM1_SM1INIT.B0;
    sbit  INIT1_PWM1_SM1INIT_bit at PWM1_SM1INIT.B1;
    sbit  INIT2_PWM1_SM1INIT_bit at PWM1_SM1INIT.B2;
    sbit  INIT3_PWM1_SM1INIT_bit at PWM1_SM1INIT.B3;
    sbit  INIT4_PWM1_SM1INIT_bit at PWM1_SM1INIT.B4;
    sbit  INIT5_PWM1_SM1INIT_bit at PWM1_SM1INIT.B5;
    sbit  INIT6_PWM1_SM1INIT_bit at PWM1_SM1INIT.B6;
    sbit  INIT7_PWM1_SM1INIT_bit at PWM1_SM1INIT.B7;
    sbit  INIT8_PWM1_SM1INIT_bit at PWM1_SM1INIT.B8;
    sbit  INIT9_PWM1_SM1INIT_bit at PWM1_SM1INIT.B9;
    sbit  INIT10_PWM1_SM1INIT_bit at PWM1_SM1INIT.B10;
    sbit  INIT11_PWM1_SM1INIT_bit at PWM1_SM1INIT.B11;
    sbit  INIT12_PWM1_SM1INIT_bit at PWM1_SM1INIT.B12;
    sbit  INIT13_PWM1_SM1INIT_bit at PWM1_SM1INIT.B13;
    sbit  INIT14_PWM1_SM1INIT_bit at PWM1_SM1INIT.B14;
    sbit  INIT15_PWM1_SM1INIT_bit at PWM1_SM1INIT.B15;

sfr unsigned int   volatile PWM1_SM2INIT         absolute 0x400B30C2;
    sbit  INIT0_PWM1_SM2INIT_bit at PWM1_SM2INIT.B0;
    sbit  INIT1_PWM1_SM2INIT_bit at PWM1_SM2INIT.B1;
    sbit  INIT2_PWM1_SM2INIT_bit at PWM1_SM2INIT.B2;
    sbit  INIT3_PWM1_SM2INIT_bit at PWM1_SM2INIT.B3;
    sbit  INIT4_PWM1_SM2INIT_bit at PWM1_SM2INIT.B4;
    sbit  INIT5_PWM1_SM2INIT_bit at PWM1_SM2INIT.B5;
    sbit  INIT6_PWM1_SM2INIT_bit at PWM1_SM2INIT.B6;
    sbit  INIT7_PWM1_SM2INIT_bit at PWM1_SM2INIT.B7;
    sbit  INIT8_PWM1_SM2INIT_bit at PWM1_SM2INIT.B8;
    sbit  INIT9_PWM1_SM2INIT_bit at PWM1_SM2INIT.B9;
    sbit  INIT10_PWM1_SM2INIT_bit at PWM1_SM2INIT.B10;
    sbit  INIT11_PWM1_SM2INIT_bit at PWM1_SM2INIT.B11;
    sbit  INIT12_PWM1_SM2INIT_bit at PWM1_SM2INIT.B12;
    sbit  INIT13_PWM1_SM2INIT_bit at PWM1_SM2INIT.B13;
    sbit  INIT14_PWM1_SM2INIT_bit at PWM1_SM2INIT.B14;
    sbit  INIT15_PWM1_SM2INIT_bit at PWM1_SM2INIT.B15;

sfr unsigned int   volatile PWM1_SM3INIT         absolute 0x400B3122;
    sbit  INIT0_PWM1_SM3INIT_bit at PWM1_SM3INIT.B0;
    sbit  INIT1_PWM1_SM3INIT_bit at PWM1_SM3INIT.B1;
    sbit  INIT2_PWM1_SM3INIT_bit at PWM1_SM3INIT.B2;
    sbit  INIT3_PWM1_SM3INIT_bit at PWM1_SM3INIT.B3;
    sbit  INIT4_PWM1_SM3INIT_bit at PWM1_SM3INIT.B4;
    sbit  INIT5_PWM1_SM3INIT_bit at PWM1_SM3INIT.B5;
    sbit  INIT6_PWM1_SM3INIT_bit at PWM1_SM3INIT.B6;
    sbit  INIT7_PWM1_SM3INIT_bit at PWM1_SM3INIT.B7;
    sbit  INIT8_PWM1_SM3INIT_bit at PWM1_SM3INIT.B8;
    sbit  INIT9_PWM1_SM3INIT_bit at PWM1_SM3INIT.B9;
    sbit  INIT10_PWM1_SM3INIT_bit at PWM1_SM3INIT.B10;
    sbit  INIT11_PWM1_SM3INIT_bit at PWM1_SM3INIT.B11;
    sbit  INIT12_PWM1_SM3INIT_bit at PWM1_SM3INIT.B12;
    sbit  INIT13_PWM1_SM3INIT_bit at PWM1_SM3INIT.B13;
    sbit  INIT14_PWM1_SM3INIT_bit at PWM1_SM3INIT.B14;
    sbit  INIT15_PWM1_SM3INIT_bit at PWM1_SM3INIT.B15;

sfr unsigned int   volatile PWM1_SM0CTRL2        absolute 0x400B3004;
    sbit  CLK_SEL0_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B0;
    sbit  CLK_SEL1_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B1;
    sbit  RELOAD_SEL_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B2;
    sbit  FORCE_SEL0_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B3;
    sbit  FORCE_SEL1_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B4;
    sbit  FORCE_SEL2_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B5;
    sbit  FORCE_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B6;
    sbit  FRCEN_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B7;
    sbit  INIT_SEL0_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B8;
    sbit  INIT_SEL1_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B9;
    sbit  PWMX_INIT_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B10;
    sbit  PWM45_INIT_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B11;
    sbit  PWM23_INIT_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B12;
    sbit  INDEP_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B13;
    sbit  WAITEN_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B14;
    sbit  DBGEN_PWM1_SM0CTRL2_bit at PWM1_SM0CTRL2.B15;

sfr unsigned int   volatile PWM1_SM1CTRL2        absolute 0x400B3064;
    sbit  CLK_SEL0_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B0;
    sbit  CLK_SEL1_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B1;
    sbit  RELOAD_SEL_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B2;
    sbit  FORCE_SEL0_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B3;
    sbit  FORCE_SEL1_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B4;
    sbit  FORCE_SEL2_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B5;
    sbit  FORCE_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B6;
    sbit  FRCEN_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B7;
    sbit  INIT_SEL0_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B8;
    sbit  INIT_SEL1_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B9;
    sbit  PWMX_INIT_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B10;
    sbit  PWM45_INIT_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B11;
    sbit  PWM23_INIT_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B12;
    sbit  INDEP_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B13;
    sbit  WAITEN_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B14;
    sbit  DBGEN_PWM1_SM1CTRL2_bit at PWM1_SM1CTRL2.B15;

sfr unsigned int   volatile PWM1_SM2CTRL2        absolute 0x400B30C4;
    sbit  CLK_SEL0_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B0;
    sbit  CLK_SEL1_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B1;
    sbit  RELOAD_SEL_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B2;
    sbit  FORCE_SEL0_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B3;
    sbit  FORCE_SEL1_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B4;
    sbit  FORCE_SEL2_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B5;
    sbit  FORCE_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B6;
    sbit  FRCEN_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B7;
    sbit  INIT_SEL0_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B8;
    sbit  INIT_SEL1_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B9;
    sbit  PWMX_INIT_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B10;
    sbit  PWM45_INIT_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B11;
    sbit  PWM23_INIT_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B12;
    sbit  INDEP_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B13;
    sbit  WAITEN_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B14;
    sbit  DBGEN_PWM1_SM2CTRL2_bit at PWM1_SM2CTRL2.B15;

sfr unsigned int   volatile PWM1_SM3CTRL2        absolute 0x400B3124;
    sbit  CLK_SEL0_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B0;
    sbit  CLK_SEL1_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B1;
    sbit  RELOAD_SEL_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B2;
    sbit  FORCE_SEL0_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B3;
    sbit  FORCE_SEL1_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B4;
    sbit  FORCE_SEL2_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B5;
    sbit  FORCE_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B6;
    sbit  FRCEN_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B7;
    sbit  INIT_SEL0_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B8;
    sbit  INIT_SEL1_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B9;
    sbit  PWMX_INIT_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B10;
    sbit  PWM45_INIT_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B11;
    sbit  PWM23_INIT_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B12;
    sbit  INDEP_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B13;
    sbit  WAITEN_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B14;
    sbit  DBGEN_PWM1_SM3CTRL2_bit at PWM1_SM3CTRL2.B15;

sfr unsigned int   volatile PWM1_SM0CTRL         absolute 0x400B3006;
    sbit  DBLEN_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B0;
    sbit  DBLX_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B1;
    sbit  LDMOD_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B2;
    sbit  PRSC0_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B4;
    sbit  PRSC1_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B5;
    sbit  PRSC2_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B6;
    sbit  DT0_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B8;
    sbit  DT1_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B9;
    sbit  FULL_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B10;
    sbit  HALF_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B11;
    sbit  LDFQ0_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B12;
    sbit  LDFQ1_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B13;
    sbit  LDFQ2_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B14;
    sbit  LDFQ3_PWM1_SM0CTRL_bit at PWM1_SM0CTRL.B15;

sfr unsigned int   volatile PWM1_SM1CTRL         absolute 0x400B3066;
    sbit  DBLEN_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B0;
    sbit  DBLX_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B1;
    sbit  LDMOD_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B2;
    sbit  PRSC0_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B4;
    sbit  PRSC1_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B5;
    sbit  PRSC2_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B6;
    sbit  DT0_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B8;
    sbit  DT1_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B9;
    sbit  FULL_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B10;
    sbit  HALF_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B11;
    sbit  LDFQ0_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B12;
    sbit  LDFQ1_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B13;
    sbit  LDFQ2_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B14;
    sbit  LDFQ3_PWM1_SM1CTRL_bit at PWM1_SM1CTRL.B15;

sfr unsigned int   volatile PWM1_SM2CTRL         absolute 0x400B30C6;
    sbit  DBLEN_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B0;
    sbit  DBLX_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B1;
    sbit  LDMOD_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B2;
    sbit  PRSC0_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B4;
    sbit  PRSC1_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B5;
    sbit  PRSC2_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B6;
    sbit  DT0_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B8;
    sbit  DT1_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B9;
    sbit  FULL_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B10;
    sbit  HALF_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B11;
    sbit  LDFQ0_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B12;
    sbit  LDFQ1_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B13;
    sbit  LDFQ2_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B14;
    sbit  LDFQ3_PWM1_SM2CTRL_bit at PWM1_SM2CTRL.B15;

sfr unsigned int   volatile PWM1_SM3CTRL         absolute 0x400B3126;
    sbit  DBLEN_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B0;
    sbit  DBLX_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B1;
    sbit  LDMOD_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B2;
    sbit  PRSC0_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B4;
    sbit  PRSC1_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B5;
    sbit  PRSC2_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B6;
    sbit  DT0_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B8;
    sbit  DT1_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B9;
    sbit  FULL_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B10;
    sbit  HALF_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B11;
    sbit  LDFQ0_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B12;
    sbit  LDFQ1_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B13;
    sbit  LDFQ2_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B14;
    sbit  LDFQ3_PWM1_SM3CTRL_bit at PWM1_SM3CTRL.B15;

sfr unsigned int   volatile PWM1_SM0VAL0         absolute 0x400B300A;
    sbit  VAL00_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B0;
    sbit  VAL01_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B1;
    sbit  VAL02_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B2;
    sbit  VAL03_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B3;
    sbit  VAL04_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B4;
    sbit  VAL05_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B5;
    sbit  VAL06_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B6;
    sbit  VAL07_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B7;
    sbit  VAL08_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B8;
    sbit  VAL09_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B9;
    sbit  VAL010_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B10;
    sbit  VAL011_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B11;
    sbit  VAL012_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B12;
    sbit  VAL013_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B13;
    sbit  VAL014_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B14;
    sbit  VAL015_PWM1_SM0VAL0_bit at PWM1_SM0VAL0.B15;

sfr unsigned int   volatile PWM1_SM1VAL0         absolute 0x400B306A;
    sbit  VAL00_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B0;
    sbit  VAL01_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B1;
    sbit  VAL02_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B2;
    sbit  VAL03_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B3;
    sbit  VAL04_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B4;
    sbit  VAL05_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B5;
    sbit  VAL06_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B6;
    sbit  VAL07_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B7;
    sbit  VAL08_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B8;
    sbit  VAL09_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B9;
    sbit  VAL010_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B10;
    sbit  VAL011_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B11;
    sbit  VAL012_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B12;
    sbit  VAL013_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B13;
    sbit  VAL014_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B14;
    sbit  VAL015_PWM1_SM1VAL0_bit at PWM1_SM1VAL0.B15;

sfr unsigned int   volatile PWM1_SM2VAL0         absolute 0x400B30CA;
    sbit  VAL00_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B0;
    sbit  VAL01_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B1;
    sbit  VAL02_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B2;
    sbit  VAL03_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B3;
    sbit  VAL04_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B4;
    sbit  VAL05_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B5;
    sbit  VAL06_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B6;
    sbit  VAL07_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B7;
    sbit  VAL08_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B8;
    sbit  VAL09_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B9;
    sbit  VAL010_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B10;
    sbit  VAL011_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B11;
    sbit  VAL012_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B12;
    sbit  VAL013_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B13;
    sbit  VAL014_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B14;
    sbit  VAL015_PWM1_SM2VAL0_bit at PWM1_SM2VAL0.B15;

sfr unsigned int   volatile PWM1_SM3VAL0         absolute 0x400B312A;
    sbit  VAL00_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B0;
    sbit  VAL01_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B1;
    sbit  VAL02_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B2;
    sbit  VAL03_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B3;
    sbit  VAL04_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B4;
    sbit  VAL05_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B5;
    sbit  VAL06_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B6;
    sbit  VAL07_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B7;
    sbit  VAL08_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B8;
    sbit  VAL09_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B9;
    sbit  VAL010_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B10;
    sbit  VAL011_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B11;
    sbit  VAL012_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B12;
    sbit  VAL013_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B13;
    sbit  VAL014_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B14;
    sbit  VAL015_PWM1_SM3VAL0_bit at PWM1_SM3VAL0.B15;

sfr unsigned int   volatile PWM1_SM0FRACVAL1     absolute 0x400B300C;
    sbit  FRACVAL10_PWM1_SM0FRACVAL1_bit at PWM1_SM0FRACVAL1.B11;
    sbit  FRACVAL11_PWM1_SM0FRACVAL1_bit at PWM1_SM0FRACVAL1.B12;
    sbit  FRACVAL12_PWM1_SM0FRACVAL1_bit at PWM1_SM0FRACVAL1.B13;
    sbit  FRACVAL13_PWM1_SM0FRACVAL1_bit at PWM1_SM0FRACVAL1.B14;
    sbit  FRACVAL14_PWM1_SM0FRACVAL1_bit at PWM1_SM0FRACVAL1.B15;

sfr unsigned int   volatile PWM1_SM1FRACVAL1     absolute 0x400B306C;
    sbit  FRACVAL10_PWM1_SM1FRACVAL1_bit at PWM1_SM1FRACVAL1.B11;
    sbit  FRACVAL11_PWM1_SM1FRACVAL1_bit at PWM1_SM1FRACVAL1.B12;
    sbit  FRACVAL12_PWM1_SM1FRACVAL1_bit at PWM1_SM1FRACVAL1.B13;
    sbit  FRACVAL13_PWM1_SM1FRACVAL1_bit at PWM1_SM1FRACVAL1.B14;
    sbit  FRACVAL14_PWM1_SM1FRACVAL1_bit at PWM1_SM1FRACVAL1.B15;

sfr unsigned int   volatile PWM1_SM2FRACVAL1     absolute 0x400B30CC;
    sbit  FRACVAL10_PWM1_SM2FRACVAL1_bit at PWM1_SM2FRACVAL1.B11;
    sbit  FRACVAL11_PWM1_SM2FRACVAL1_bit at PWM1_SM2FRACVAL1.B12;
    sbit  FRACVAL12_PWM1_SM2FRACVAL1_bit at PWM1_SM2FRACVAL1.B13;
    sbit  FRACVAL13_PWM1_SM2FRACVAL1_bit at PWM1_SM2FRACVAL1.B14;
    sbit  FRACVAL14_PWM1_SM2FRACVAL1_bit at PWM1_SM2FRACVAL1.B15;

sfr unsigned int   volatile PWM1_SM3FRACVAL1     absolute 0x400B312C;
    sbit  FRACVAL10_PWM1_SM3FRACVAL1_bit at PWM1_SM3FRACVAL1.B11;
    sbit  FRACVAL11_PWM1_SM3FRACVAL1_bit at PWM1_SM3FRACVAL1.B12;
    sbit  FRACVAL12_PWM1_SM3FRACVAL1_bit at PWM1_SM3FRACVAL1.B13;
    sbit  FRACVAL13_PWM1_SM3FRACVAL1_bit at PWM1_SM3FRACVAL1.B14;
    sbit  FRACVAL14_PWM1_SM3FRACVAL1_bit at PWM1_SM3FRACVAL1.B15;

sfr unsigned int   volatile PWM1_SM0VAL1         absolute 0x400B300E;
    sbit  VAL10_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B0;
    sbit  VAL11_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B1;
    sbit  VAL12_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B2;
    sbit  VAL13_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B3;
    sbit  VAL14_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B4;
    sbit  VAL15_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B5;
    sbit  VAL16_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B6;
    sbit  VAL17_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B7;
    sbit  VAL18_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B8;
    sbit  VAL19_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B9;
    sbit  VAL110_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B10;
    sbit  VAL111_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B11;
    sbit  VAL112_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B12;
    sbit  VAL113_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B13;
    sbit  VAL114_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B14;
    sbit  VAL115_PWM1_SM0VAL1_bit at PWM1_SM0VAL1.B15;

sfr unsigned int   volatile PWM1_SM1VAL1         absolute 0x400B306E;
    sbit  VAL10_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B0;
    sbit  VAL11_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B1;
    sbit  VAL12_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B2;
    sbit  VAL13_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B3;
    sbit  VAL14_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B4;
    sbit  VAL15_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B5;
    sbit  VAL16_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B6;
    sbit  VAL17_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B7;
    sbit  VAL18_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B8;
    sbit  VAL19_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B9;
    sbit  VAL110_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B10;
    sbit  VAL111_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B11;
    sbit  VAL112_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B12;
    sbit  VAL113_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B13;
    sbit  VAL114_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B14;
    sbit  VAL115_PWM1_SM1VAL1_bit at PWM1_SM1VAL1.B15;

sfr unsigned int   volatile PWM1_SM2VAL1         absolute 0x400B30CE;
    sbit  VAL10_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B0;
    sbit  VAL11_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B1;
    sbit  VAL12_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B2;
    sbit  VAL13_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B3;
    sbit  VAL14_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B4;
    sbit  VAL15_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B5;
    sbit  VAL16_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B6;
    sbit  VAL17_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B7;
    sbit  VAL18_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B8;
    sbit  VAL19_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B9;
    sbit  VAL110_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B10;
    sbit  VAL111_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B11;
    sbit  VAL112_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B12;
    sbit  VAL113_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B13;
    sbit  VAL114_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B14;
    sbit  VAL115_PWM1_SM2VAL1_bit at PWM1_SM2VAL1.B15;

sfr unsigned int   volatile PWM1_SM3VAL1         absolute 0x400B312E;
    sbit  VAL10_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B0;
    sbit  VAL11_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B1;
    sbit  VAL12_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B2;
    sbit  VAL13_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B3;
    sbit  VAL14_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B4;
    sbit  VAL15_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B5;
    sbit  VAL16_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B6;
    sbit  VAL17_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B7;
    sbit  VAL18_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B8;
    sbit  VAL19_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B9;
    sbit  VAL110_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B10;
    sbit  VAL111_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B11;
    sbit  VAL112_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B12;
    sbit  VAL113_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B13;
    sbit  VAL114_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B14;
    sbit  VAL115_PWM1_SM3VAL1_bit at PWM1_SM3VAL1.B15;

sfr unsigned int   volatile PWM1_SM0FRACVAL2     absolute 0x400B3010;
    sbit  FRACVAL20_PWM1_SM0FRACVAL2_bit at PWM1_SM0FRACVAL2.B11;
    sbit  FRACVAL21_PWM1_SM0FRACVAL2_bit at PWM1_SM0FRACVAL2.B12;
    sbit  FRACVAL22_PWM1_SM0FRACVAL2_bit at PWM1_SM0FRACVAL2.B13;
    sbit  FRACVAL23_PWM1_SM0FRACVAL2_bit at PWM1_SM0FRACVAL2.B14;
    sbit  FRACVAL24_PWM1_SM0FRACVAL2_bit at PWM1_SM0FRACVAL2.B15;

sfr unsigned int   volatile PWM1_SM1FRACVAL2     absolute 0x400B3070;
    sbit  FRACVAL20_PWM1_SM1FRACVAL2_bit at PWM1_SM1FRACVAL2.B11;
    sbit  FRACVAL21_PWM1_SM1FRACVAL2_bit at PWM1_SM1FRACVAL2.B12;
    sbit  FRACVAL22_PWM1_SM1FRACVAL2_bit at PWM1_SM1FRACVAL2.B13;
    sbit  FRACVAL23_PWM1_SM1FRACVAL2_bit at PWM1_SM1FRACVAL2.B14;
    sbit  FRACVAL24_PWM1_SM1FRACVAL2_bit at PWM1_SM1FRACVAL2.B15;

sfr unsigned int   volatile PWM1_SM2FRACVAL2     absolute 0x400B30D0;
    sbit  FRACVAL20_PWM1_SM2FRACVAL2_bit at PWM1_SM2FRACVAL2.B11;
    sbit  FRACVAL21_PWM1_SM2FRACVAL2_bit at PWM1_SM2FRACVAL2.B12;
    sbit  FRACVAL22_PWM1_SM2FRACVAL2_bit at PWM1_SM2FRACVAL2.B13;
    sbit  FRACVAL23_PWM1_SM2FRACVAL2_bit at PWM1_SM2FRACVAL2.B14;
    sbit  FRACVAL24_PWM1_SM2FRACVAL2_bit at PWM1_SM2FRACVAL2.B15;

sfr unsigned int   volatile PWM1_SM3FRACVAL2     absolute 0x400B3130;
    sbit  FRACVAL20_PWM1_SM3FRACVAL2_bit at PWM1_SM3FRACVAL2.B11;
    sbit  FRACVAL21_PWM1_SM3FRACVAL2_bit at PWM1_SM3FRACVAL2.B12;
    sbit  FRACVAL22_PWM1_SM3FRACVAL2_bit at PWM1_SM3FRACVAL2.B13;
    sbit  FRACVAL23_PWM1_SM3FRACVAL2_bit at PWM1_SM3FRACVAL2.B14;
    sbit  FRACVAL24_PWM1_SM3FRACVAL2_bit at PWM1_SM3FRACVAL2.B15;

sfr unsigned int   volatile PWM1_SM0VAL2         absolute 0x400B3012;
    sbit  VAL20_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B0;
    sbit  VAL21_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B1;
    sbit  VAL22_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B2;
    sbit  VAL23_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B3;
    sbit  VAL24_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B4;
    sbit  VAL25_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B5;
    sbit  VAL26_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B6;
    sbit  VAL27_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B7;
    sbit  VAL28_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B8;
    sbit  VAL29_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B9;
    sbit  VAL210_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B10;
    sbit  VAL211_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B11;
    sbit  VAL212_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B12;
    sbit  VAL213_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B13;
    sbit  VAL214_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B14;
    sbit  VAL215_PWM1_SM0VAL2_bit at PWM1_SM0VAL2.B15;

sfr unsigned int   volatile PWM1_SM1VAL2         absolute 0x400B3072;
    sbit  VAL20_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B0;
    sbit  VAL21_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B1;
    sbit  VAL22_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B2;
    sbit  VAL23_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B3;
    sbit  VAL24_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B4;
    sbit  VAL25_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B5;
    sbit  VAL26_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B6;
    sbit  VAL27_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B7;
    sbit  VAL28_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B8;
    sbit  VAL29_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B9;
    sbit  VAL210_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B10;
    sbit  VAL211_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B11;
    sbit  VAL212_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B12;
    sbit  VAL213_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B13;
    sbit  VAL214_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B14;
    sbit  VAL215_PWM1_SM1VAL2_bit at PWM1_SM1VAL2.B15;

sfr unsigned int   volatile PWM1_SM2VAL2         absolute 0x400B30D2;
    sbit  VAL20_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B0;
    sbit  VAL21_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B1;
    sbit  VAL22_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B2;
    sbit  VAL23_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B3;
    sbit  VAL24_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B4;
    sbit  VAL25_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B5;
    sbit  VAL26_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B6;
    sbit  VAL27_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B7;
    sbit  VAL28_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B8;
    sbit  VAL29_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B9;
    sbit  VAL210_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B10;
    sbit  VAL211_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B11;
    sbit  VAL212_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B12;
    sbit  VAL213_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B13;
    sbit  VAL214_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B14;
    sbit  VAL215_PWM1_SM2VAL2_bit at PWM1_SM2VAL2.B15;

sfr unsigned int   volatile PWM1_SM3VAL2         absolute 0x400B3132;
    sbit  VAL20_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B0;
    sbit  VAL21_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B1;
    sbit  VAL22_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B2;
    sbit  VAL23_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B3;
    sbit  VAL24_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B4;
    sbit  VAL25_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B5;
    sbit  VAL26_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B6;
    sbit  VAL27_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B7;
    sbit  VAL28_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B8;
    sbit  VAL29_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B9;
    sbit  VAL210_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B10;
    sbit  VAL211_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B11;
    sbit  VAL212_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B12;
    sbit  VAL213_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B13;
    sbit  VAL214_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B14;
    sbit  VAL215_PWM1_SM3VAL2_bit at PWM1_SM3VAL2.B15;

sfr unsigned int   volatile PWM1_SM0FRACVAL3     absolute 0x400B3014;
    sbit  FRACVAL30_PWM1_SM0FRACVAL3_bit at PWM1_SM0FRACVAL3.B11;
    sbit  FRACVAL31_PWM1_SM0FRACVAL3_bit at PWM1_SM0FRACVAL3.B12;
    sbit  FRACVAL32_PWM1_SM0FRACVAL3_bit at PWM1_SM0FRACVAL3.B13;
    sbit  FRACVAL33_PWM1_SM0FRACVAL3_bit at PWM1_SM0FRACVAL3.B14;
    sbit  FRACVAL34_PWM1_SM0FRACVAL3_bit at PWM1_SM0FRACVAL3.B15;

sfr unsigned int   volatile PWM1_SM1FRACVAL3     absolute 0x400B3074;
    sbit  FRACVAL30_PWM1_SM1FRACVAL3_bit at PWM1_SM1FRACVAL3.B11;
    sbit  FRACVAL31_PWM1_SM1FRACVAL3_bit at PWM1_SM1FRACVAL3.B12;
    sbit  FRACVAL32_PWM1_SM1FRACVAL3_bit at PWM1_SM1FRACVAL3.B13;
    sbit  FRACVAL33_PWM1_SM1FRACVAL3_bit at PWM1_SM1FRACVAL3.B14;
    sbit  FRACVAL34_PWM1_SM1FRACVAL3_bit at PWM1_SM1FRACVAL3.B15;

sfr unsigned int   volatile PWM1_SM2FRACVAL3     absolute 0x400B30D4;
    sbit  FRACVAL30_PWM1_SM2FRACVAL3_bit at PWM1_SM2FRACVAL3.B11;
    sbit  FRACVAL31_PWM1_SM2FRACVAL3_bit at PWM1_SM2FRACVAL3.B12;
    sbit  FRACVAL32_PWM1_SM2FRACVAL3_bit at PWM1_SM2FRACVAL3.B13;
    sbit  FRACVAL33_PWM1_SM2FRACVAL3_bit at PWM1_SM2FRACVAL3.B14;
    sbit  FRACVAL34_PWM1_SM2FRACVAL3_bit at PWM1_SM2FRACVAL3.B15;

sfr unsigned int   volatile PWM1_SM3FRACVAL3     absolute 0x400B3134;
    sbit  FRACVAL30_PWM1_SM3FRACVAL3_bit at PWM1_SM3FRACVAL3.B11;
    sbit  FRACVAL31_PWM1_SM3FRACVAL3_bit at PWM1_SM3FRACVAL3.B12;
    sbit  FRACVAL32_PWM1_SM3FRACVAL3_bit at PWM1_SM3FRACVAL3.B13;
    sbit  FRACVAL33_PWM1_SM3FRACVAL3_bit at PWM1_SM3FRACVAL3.B14;
    sbit  FRACVAL34_PWM1_SM3FRACVAL3_bit at PWM1_SM3FRACVAL3.B15;

sfr unsigned int   volatile PWM1_SM0VAL3         absolute 0x400B3016;
    sbit  VAL30_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B0;
    sbit  VAL31_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B1;
    sbit  VAL32_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B2;
    sbit  VAL33_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B3;
    sbit  VAL34_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B4;
    sbit  VAL35_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B5;
    sbit  VAL36_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B6;
    sbit  VAL37_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B7;
    sbit  VAL38_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B8;
    sbit  VAL39_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B9;
    sbit  VAL310_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B10;
    sbit  VAL311_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B11;
    sbit  VAL312_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B12;
    sbit  VAL313_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B13;
    sbit  VAL314_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B14;
    sbit  VAL315_PWM1_SM0VAL3_bit at PWM1_SM0VAL3.B15;

sfr unsigned int   volatile PWM1_SM1VAL3         absolute 0x400B3076;
    sbit  VAL30_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B0;
    sbit  VAL31_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B1;
    sbit  VAL32_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B2;
    sbit  VAL33_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B3;
    sbit  VAL34_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B4;
    sbit  VAL35_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B5;
    sbit  VAL36_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B6;
    sbit  VAL37_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B7;
    sbit  VAL38_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B8;
    sbit  VAL39_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B9;
    sbit  VAL310_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B10;
    sbit  VAL311_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B11;
    sbit  VAL312_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B12;
    sbit  VAL313_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B13;
    sbit  VAL314_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B14;
    sbit  VAL315_PWM1_SM1VAL3_bit at PWM1_SM1VAL3.B15;

sfr unsigned int   volatile PWM1_SM2VAL3         absolute 0x400B30D6;
    sbit  VAL30_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B0;
    sbit  VAL31_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B1;
    sbit  VAL32_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B2;
    sbit  VAL33_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B3;
    sbit  VAL34_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B4;
    sbit  VAL35_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B5;
    sbit  VAL36_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B6;
    sbit  VAL37_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B7;
    sbit  VAL38_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B8;
    sbit  VAL39_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B9;
    sbit  VAL310_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B10;
    sbit  VAL311_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B11;
    sbit  VAL312_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B12;
    sbit  VAL313_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B13;
    sbit  VAL314_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B14;
    sbit  VAL315_PWM1_SM2VAL3_bit at PWM1_SM2VAL3.B15;

sfr unsigned int   volatile PWM1_SM3VAL3         absolute 0x400B3136;
    sbit  VAL30_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B0;
    sbit  VAL31_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B1;
    sbit  VAL32_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B2;
    sbit  VAL33_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B3;
    sbit  VAL34_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B4;
    sbit  VAL35_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B5;
    sbit  VAL36_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B6;
    sbit  VAL37_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B7;
    sbit  VAL38_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B8;
    sbit  VAL39_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B9;
    sbit  VAL310_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B10;
    sbit  VAL311_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B11;
    sbit  VAL312_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B12;
    sbit  VAL313_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B13;
    sbit  VAL314_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B14;
    sbit  VAL315_PWM1_SM3VAL3_bit at PWM1_SM3VAL3.B15;

sfr unsigned int   volatile PWM1_SM0FRACVAL4     absolute 0x400B3018;
    sbit  FRACVAL40_PWM1_SM0FRACVAL4_bit at PWM1_SM0FRACVAL4.B11;
    sbit  FRACVAL41_PWM1_SM0FRACVAL4_bit at PWM1_SM0FRACVAL4.B12;
    sbit  FRACVAL42_PWM1_SM0FRACVAL4_bit at PWM1_SM0FRACVAL4.B13;
    sbit  FRACVAL43_PWM1_SM0FRACVAL4_bit at PWM1_SM0FRACVAL4.B14;
    sbit  FRACVAL44_PWM1_SM0FRACVAL4_bit at PWM1_SM0FRACVAL4.B15;

sfr unsigned int   volatile PWM1_SM1FRACVAL4     absolute 0x400B3078;
    sbit  FRACVAL40_PWM1_SM1FRACVAL4_bit at PWM1_SM1FRACVAL4.B11;
    sbit  FRACVAL41_PWM1_SM1FRACVAL4_bit at PWM1_SM1FRACVAL4.B12;
    sbit  FRACVAL42_PWM1_SM1FRACVAL4_bit at PWM1_SM1FRACVAL4.B13;
    sbit  FRACVAL43_PWM1_SM1FRACVAL4_bit at PWM1_SM1FRACVAL4.B14;
    sbit  FRACVAL44_PWM1_SM1FRACVAL4_bit at PWM1_SM1FRACVAL4.B15;

sfr unsigned int   volatile PWM1_SM2FRACVAL4     absolute 0x400B30D8;
    sbit  FRACVAL40_PWM1_SM2FRACVAL4_bit at PWM1_SM2FRACVAL4.B11;
    sbit  FRACVAL41_PWM1_SM2FRACVAL4_bit at PWM1_SM2FRACVAL4.B12;
    sbit  FRACVAL42_PWM1_SM2FRACVAL4_bit at PWM1_SM2FRACVAL4.B13;
    sbit  FRACVAL43_PWM1_SM2FRACVAL4_bit at PWM1_SM2FRACVAL4.B14;
    sbit  FRACVAL44_PWM1_SM2FRACVAL4_bit at PWM1_SM2FRACVAL4.B15;

sfr unsigned int   volatile PWM1_SM3FRACVAL4     absolute 0x400B3138;
    sbit  FRACVAL40_PWM1_SM3FRACVAL4_bit at PWM1_SM3FRACVAL4.B11;
    sbit  FRACVAL41_PWM1_SM3FRACVAL4_bit at PWM1_SM3FRACVAL4.B12;
    sbit  FRACVAL42_PWM1_SM3FRACVAL4_bit at PWM1_SM3FRACVAL4.B13;
    sbit  FRACVAL43_PWM1_SM3FRACVAL4_bit at PWM1_SM3FRACVAL4.B14;
    sbit  FRACVAL44_PWM1_SM3FRACVAL4_bit at PWM1_SM3FRACVAL4.B15;

sfr unsigned int   volatile PWM1_SM0VAL4         absolute 0x400B301A;
    sbit  VAL40_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B0;
    sbit  VAL41_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B1;
    sbit  VAL42_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B2;
    sbit  VAL43_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B3;
    sbit  VAL44_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B4;
    sbit  VAL45_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B5;
    sbit  VAL46_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B6;
    sbit  VAL47_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B7;
    sbit  VAL48_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B8;
    sbit  VAL49_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B9;
    sbit  VAL410_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B10;
    sbit  VAL411_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B11;
    sbit  VAL412_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B12;
    sbit  VAL413_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B13;
    sbit  VAL414_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B14;
    sbit  VAL415_PWM1_SM0VAL4_bit at PWM1_SM0VAL4.B15;

sfr unsigned int   volatile PWM1_SM1VAL4         absolute 0x400B307A;
    sbit  VAL40_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B0;
    sbit  VAL41_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B1;
    sbit  VAL42_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B2;
    sbit  VAL43_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B3;
    sbit  VAL44_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B4;
    sbit  VAL45_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B5;
    sbit  VAL46_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B6;
    sbit  VAL47_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B7;
    sbit  VAL48_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B8;
    sbit  VAL49_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B9;
    sbit  VAL410_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B10;
    sbit  VAL411_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B11;
    sbit  VAL412_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B12;
    sbit  VAL413_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B13;
    sbit  VAL414_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B14;
    sbit  VAL415_PWM1_SM1VAL4_bit at PWM1_SM1VAL4.B15;

sfr unsigned int   volatile PWM1_SM2VAL4         absolute 0x400B30DA;
    sbit  VAL40_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B0;
    sbit  VAL41_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B1;
    sbit  VAL42_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B2;
    sbit  VAL43_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B3;
    sbit  VAL44_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B4;
    sbit  VAL45_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B5;
    sbit  VAL46_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B6;
    sbit  VAL47_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B7;
    sbit  VAL48_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B8;
    sbit  VAL49_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B9;
    sbit  VAL410_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B10;
    sbit  VAL411_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B11;
    sbit  VAL412_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B12;
    sbit  VAL413_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B13;
    sbit  VAL414_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B14;
    sbit  VAL415_PWM1_SM2VAL4_bit at PWM1_SM2VAL4.B15;

sfr unsigned int   volatile PWM1_SM3VAL4         absolute 0x400B313A;
    sbit  VAL40_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B0;
    sbit  VAL41_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B1;
    sbit  VAL42_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B2;
    sbit  VAL43_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B3;
    sbit  VAL44_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B4;
    sbit  VAL45_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B5;
    sbit  VAL46_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B6;
    sbit  VAL47_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B7;
    sbit  VAL48_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B8;
    sbit  VAL49_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B9;
    sbit  VAL410_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B10;
    sbit  VAL411_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B11;
    sbit  VAL412_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B12;
    sbit  VAL413_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B13;
    sbit  VAL414_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B14;
    sbit  VAL415_PWM1_SM3VAL4_bit at PWM1_SM3VAL4.B15;

sfr unsigned int   volatile PWM1_SM0FRACVAL5     absolute 0x400B301C;
    sbit  FRACVAL50_PWM1_SM0FRACVAL5_bit at PWM1_SM0FRACVAL5.B11;
    sbit  FRACVAL51_PWM1_SM0FRACVAL5_bit at PWM1_SM0FRACVAL5.B12;
    sbit  FRACVAL52_PWM1_SM0FRACVAL5_bit at PWM1_SM0FRACVAL5.B13;
    sbit  FRACVAL53_PWM1_SM0FRACVAL5_bit at PWM1_SM0FRACVAL5.B14;
    sbit  FRACVAL54_PWM1_SM0FRACVAL5_bit at PWM1_SM0FRACVAL5.B15;

sfr unsigned int   volatile PWM1_SM1FRACVAL5     absolute 0x400B307C;
    sbit  FRACVAL50_PWM1_SM1FRACVAL5_bit at PWM1_SM1FRACVAL5.B11;
    sbit  FRACVAL51_PWM1_SM1FRACVAL5_bit at PWM1_SM1FRACVAL5.B12;
    sbit  FRACVAL52_PWM1_SM1FRACVAL5_bit at PWM1_SM1FRACVAL5.B13;
    sbit  FRACVAL53_PWM1_SM1FRACVAL5_bit at PWM1_SM1FRACVAL5.B14;
    sbit  FRACVAL54_PWM1_SM1FRACVAL5_bit at PWM1_SM1FRACVAL5.B15;

sfr unsigned int   volatile PWM1_SM2FRACVAL5     absolute 0x400B30DC;
    sbit  FRACVAL50_PWM1_SM2FRACVAL5_bit at PWM1_SM2FRACVAL5.B11;
    sbit  FRACVAL51_PWM1_SM2FRACVAL5_bit at PWM1_SM2FRACVAL5.B12;
    sbit  FRACVAL52_PWM1_SM2FRACVAL5_bit at PWM1_SM2FRACVAL5.B13;
    sbit  FRACVAL53_PWM1_SM2FRACVAL5_bit at PWM1_SM2FRACVAL5.B14;
    sbit  FRACVAL54_PWM1_SM2FRACVAL5_bit at PWM1_SM2FRACVAL5.B15;

sfr unsigned int   volatile PWM1_SM3FRACVAL5     absolute 0x400B313C;
    sbit  FRACVAL50_PWM1_SM3FRACVAL5_bit at PWM1_SM3FRACVAL5.B11;
    sbit  FRACVAL51_PWM1_SM3FRACVAL5_bit at PWM1_SM3FRACVAL5.B12;
    sbit  FRACVAL52_PWM1_SM3FRACVAL5_bit at PWM1_SM3FRACVAL5.B13;
    sbit  FRACVAL53_PWM1_SM3FRACVAL5_bit at PWM1_SM3FRACVAL5.B14;
    sbit  FRACVAL54_PWM1_SM3FRACVAL5_bit at PWM1_SM3FRACVAL5.B15;

sfr unsigned int   volatile PWM1_SM0VAL5         absolute 0x400B301E;
    sbit  VAL50_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B0;
    sbit  VAL51_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B1;
    sbit  VAL52_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B2;
    sbit  VAL53_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B3;
    sbit  VAL54_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B4;
    sbit  VAL55_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B5;
    sbit  VAL56_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B6;
    sbit  VAL57_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B7;
    sbit  VAL58_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B8;
    sbit  VAL59_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B9;
    sbit  VAL510_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B10;
    sbit  VAL511_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B11;
    sbit  VAL512_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B12;
    sbit  VAL513_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B13;
    sbit  VAL514_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B14;
    sbit  VAL515_PWM1_SM0VAL5_bit at PWM1_SM0VAL5.B15;

sfr unsigned int   volatile PWM1_SM1VAL5         absolute 0x400B307E;
    sbit  VAL50_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B0;
    sbit  VAL51_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B1;
    sbit  VAL52_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B2;
    sbit  VAL53_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B3;
    sbit  VAL54_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B4;
    sbit  VAL55_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B5;
    sbit  VAL56_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B6;
    sbit  VAL57_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B7;
    sbit  VAL58_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B8;
    sbit  VAL59_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B9;
    sbit  VAL510_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B10;
    sbit  VAL511_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B11;
    sbit  VAL512_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B12;
    sbit  VAL513_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B13;
    sbit  VAL514_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B14;
    sbit  VAL515_PWM1_SM1VAL5_bit at PWM1_SM1VAL5.B15;

sfr unsigned int   volatile PWM1_SM2VAL5         absolute 0x400B30DE;
    sbit  VAL50_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B0;
    sbit  VAL51_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B1;
    sbit  VAL52_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B2;
    sbit  VAL53_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B3;
    sbit  VAL54_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B4;
    sbit  VAL55_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B5;
    sbit  VAL56_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B6;
    sbit  VAL57_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B7;
    sbit  VAL58_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B8;
    sbit  VAL59_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B9;
    sbit  VAL510_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B10;
    sbit  VAL511_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B11;
    sbit  VAL512_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B12;
    sbit  VAL513_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B13;
    sbit  VAL514_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B14;
    sbit  VAL515_PWM1_SM2VAL5_bit at PWM1_SM2VAL5.B15;

sfr unsigned int   volatile PWM1_SM3VAL5         absolute 0x400B313E;
    sbit  VAL50_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B0;
    sbit  VAL51_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B1;
    sbit  VAL52_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B2;
    sbit  VAL53_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B3;
    sbit  VAL54_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B4;
    sbit  VAL55_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B5;
    sbit  VAL56_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B6;
    sbit  VAL57_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B7;
    sbit  VAL58_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B8;
    sbit  VAL59_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B9;
    sbit  VAL510_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B10;
    sbit  VAL511_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B11;
    sbit  VAL512_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B12;
    sbit  VAL513_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B13;
    sbit  VAL514_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B14;
    sbit  VAL515_PWM1_SM3VAL5_bit at PWM1_SM3VAL5.B15;

sfr unsigned int   volatile PWM1_SM0FRCTRL       absolute 0x400B3020;
    sbit  FRAC1_EN_PWM1_SM0FRCTRL_bit at PWM1_SM0FRCTRL.B1;
    sbit  FRAC23_EN_PWM1_SM0FRCTRL_bit at PWM1_SM0FRCTRL.B2;
    sbit  FRAC45_EN_PWM1_SM0FRCTRL_bit at PWM1_SM0FRCTRL.B4;
    sbit  FRAC_PU_PWM1_SM0FRCTRL_bit at PWM1_SM0FRCTRL.B8;
    sbit  TEST_PWM1_SM0FRCTRL_bit at PWM1_SM0FRCTRL.B15;

sfr unsigned int   volatile PWM1_SM1FRCTRL       absolute 0x400B3080;
    sbit  FRAC1_EN_PWM1_SM1FRCTRL_bit at PWM1_SM1FRCTRL.B1;
    sbit  FRAC23_EN_PWM1_SM1FRCTRL_bit at PWM1_SM1FRCTRL.B2;
    sbit  FRAC45_EN_PWM1_SM1FRCTRL_bit at PWM1_SM1FRCTRL.B4;
    sbit  FRAC_PU_PWM1_SM1FRCTRL_bit at PWM1_SM1FRCTRL.B8;
    sbit  TEST_PWM1_SM1FRCTRL_bit at PWM1_SM1FRCTRL.B15;

sfr unsigned int   volatile PWM1_SM2FRCTRL       absolute 0x400B30E0;
    sbit  FRAC1_EN_PWM1_SM2FRCTRL_bit at PWM1_SM2FRCTRL.B1;
    sbit  FRAC23_EN_PWM1_SM2FRCTRL_bit at PWM1_SM2FRCTRL.B2;
    sbit  FRAC45_EN_PWM1_SM2FRCTRL_bit at PWM1_SM2FRCTRL.B4;
    sbit  FRAC_PU_PWM1_SM2FRCTRL_bit at PWM1_SM2FRCTRL.B8;
    sbit  TEST_PWM1_SM2FRCTRL_bit at PWM1_SM2FRCTRL.B15;

sfr unsigned int   volatile PWM1_SM3FRCTRL       absolute 0x400B3140;
    sbit  FRAC1_EN_PWM1_SM3FRCTRL_bit at PWM1_SM3FRCTRL.B1;
    sbit  FRAC23_EN_PWM1_SM3FRCTRL_bit at PWM1_SM3FRCTRL.B2;
    sbit  FRAC45_EN_PWM1_SM3FRCTRL_bit at PWM1_SM3FRCTRL.B4;
    sbit  FRAC_PU_PWM1_SM3FRCTRL_bit at PWM1_SM3FRCTRL.B8;
    sbit  TEST_PWM1_SM3FRCTRL_bit at PWM1_SM3FRCTRL.B15;

sfr unsigned int   volatile PWM1_SM0OCTRL        absolute 0x400B3022;
    sbit  PWMXFS0_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B0;
    sbit  PWMXFS1_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B1;
    sbit  PWMBFS0_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B2;
    sbit  PWMBFS1_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B3;
    sbit  PWMAFS0_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B4;
    sbit  PWMAFS1_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B5;
    sbit  POLX_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B8;
    sbit  POLB_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B9;
    sbit  POLA_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B10;
    sbit  PWMX_IN_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B13;
    sbit  PWMB_IN_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B14;
    sbit  PWMA_IN_PWM1_SM0OCTRL_bit at PWM1_SM0OCTRL.B15;

sfr unsigned int   volatile PWM1_SM1OCTRL        absolute 0x400B3082;
    sbit  PWMXFS0_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B0;
    sbit  PWMXFS1_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B1;
    sbit  PWMBFS0_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B2;
    sbit  PWMBFS1_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B3;
    sbit  PWMAFS0_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B4;
    sbit  PWMAFS1_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B5;
    sbit  POLX_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B8;
    sbit  POLB_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B9;
    sbit  POLA_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B10;
    sbit  PWMX_IN_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B13;
    sbit  PWMB_IN_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B14;
    sbit  PWMA_IN_PWM1_SM1OCTRL_bit at PWM1_SM1OCTRL.B15;

sfr unsigned int   volatile PWM1_SM2OCTRL        absolute 0x400B30E2;
    sbit  PWMXFS0_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B0;
    sbit  PWMXFS1_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B1;
    sbit  PWMBFS0_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B2;
    sbit  PWMBFS1_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B3;
    sbit  PWMAFS0_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B4;
    sbit  PWMAFS1_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B5;
    sbit  POLX_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B8;
    sbit  POLB_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B9;
    sbit  POLA_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B10;
    sbit  PWMX_IN_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B13;
    sbit  PWMB_IN_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B14;
    sbit  PWMA_IN_PWM1_SM2OCTRL_bit at PWM1_SM2OCTRL.B15;

sfr unsigned int   volatile PWM1_SM3OCTRL        absolute 0x400B3142;
    sbit  PWMXFS0_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B0;
    sbit  PWMXFS1_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B1;
    sbit  PWMBFS0_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B2;
    sbit  PWMBFS1_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B3;
    sbit  PWMAFS0_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B4;
    sbit  PWMAFS1_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B5;
    sbit  POLX_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B8;
    sbit  POLB_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B9;
    sbit  POLA_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B10;
    sbit  PWMX_IN_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B13;
    sbit  PWMB_IN_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B14;
    sbit  PWMA_IN_PWM1_SM3OCTRL_bit at PWM1_SM3OCTRL.B15;

sfr unsigned int   volatile PWM1_SM0STS          absolute 0x400B3024;
    sbit  CMPF0_PWM1_SM0STS_bit at PWM1_SM0STS.B0;
    sbit  CMPF1_PWM1_SM0STS_bit at PWM1_SM0STS.B1;
    sbit  CMPF2_PWM1_SM0STS_bit at PWM1_SM0STS.B2;
    sbit  CMPF3_PWM1_SM0STS_bit at PWM1_SM0STS.B3;
    sbit  CMPF4_PWM1_SM0STS_bit at PWM1_SM0STS.B4;
    sbit  CMPF5_PWM1_SM0STS_bit at PWM1_SM0STS.B5;
    sbit  CFX0_PWM1_SM0STS_bit at PWM1_SM0STS.B6;
    sbit  CFX1_PWM1_SM0STS_bit at PWM1_SM0STS.B7;
    sbit  CFB0_PWM1_SM0STS_bit at PWM1_SM0STS.B8;
    sbit  CFB1_PWM1_SM0STS_bit at PWM1_SM0STS.B9;
    sbit  CFA0_PWM1_SM0STS_bit at PWM1_SM0STS.B10;
    sbit  CFA1_PWM1_SM0STS_bit at PWM1_SM0STS.B11;
    sbit  RF_PWM1_SM0STS_bit at PWM1_SM0STS.B12;
    sbit  REF_PWM1_SM0STS_bit at PWM1_SM0STS.B13;
    sbit  RUF_PWM1_SM0STS_bit at PWM1_SM0STS.B14;

sfr unsigned int   volatile PWM1_SM1STS          absolute 0x400B3084;
    sbit  CMPF0_PWM1_SM1STS_bit at PWM1_SM1STS.B0;
    sbit  CMPF1_PWM1_SM1STS_bit at PWM1_SM1STS.B1;
    sbit  CMPF2_PWM1_SM1STS_bit at PWM1_SM1STS.B2;
    sbit  CMPF3_PWM1_SM1STS_bit at PWM1_SM1STS.B3;
    sbit  CMPF4_PWM1_SM1STS_bit at PWM1_SM1STS.B4;
    sbit  CMPF5_PWM1_SM1STS_bit at PWM1_SM1STS.B5;
    sbit  CFX0_PWM1_SM1STS_bit at PWM1_SM1STS.B6;
    sbit  CFX1_PWM1_SM1STS_bit at PWM1_SM1STS.B7;
    sbit  CFB0_PWM1_SM1STS_bit at PWM1_SM1STS.B8;
    sbit  CFB1_PWM1_SM1STS_bit at PWM1_SM1STS.B9;
    sbit  CFA0_PWM1_SM1STS_bit at PWM1_SM1STS.B10;
    sbit  CFA1_PWM1_SM1STS_bit at PWM1_SM1STS.B11;
    sbit  RF_PWM1_SM1STS_bit at PWM1_SM1STS.B12;
    sbit  REF_PWM1_SM1STS_bit at PWM1_SM1STS.B13;
    sbit  RUF_PWM1_SM1STS_bit at PWM1_SM1STS.B14;

sfr unsigned int   volatile PWM1_SM2STS          absolute 0x400B30E4;
    sbit  CMPF0_PWM1_SM2STS_bit at PWM1_SM2STS.B0;
    sbit  CMPF1_PWM1_SM2STS_bit at PWM1_SM2STS.B1;
    sbit  CMPF2_PWM1_SM2STS_bit at PWM1_SM2STS.B2;
    sbit  CMPF3_PWM1_SM2STS_bit at PWM1_SM2STS.B3;
    sbit  CMPF4_PWM1_SM2STS_bit at PWM1_SM2STS.B4;
    sbit  CMPF5_PWM1_SM2STS_bit at PWM1_SM2STS.B5;
    sbit  CFX0_PWM1_SM2STS_bit at PWM1_SM2STS.B6;
    sbit  CFX1_PWM1_SM2STS_bit at PWM1_SM2STS.B7;
    sbit  CFB0_PWM1_SM2STS_bit at PWM1_SM2STS.B8;
    sbit  CFB1_PWM1_SM2STS_bit at PWM1_SM2STS.B9;
    sbit  CFA0_PWM1_SM2STS_bit at PWM1_SM2STS.B10;
    sbit  CFA1_PWM1_SM2STS_bit at PWM1_SM2STS.B11;
    sbit  RF_PWM1_SM2STS_bit at PWM1_SM2STS.B12;
    sbit  REF_PWM1_SM2STS_bit at PWM1_SM2STS.B13;
    sbit  RUF_PWM1_SM2STS_bit at PWM1_SM2STS.B14;

sfr unsigned int   volatile PWM1_SM3STS          absolute 0x400B3144;
    sbit  CMPF0_PWM1_SM3STS_bit at PWM1_SM3STS.B0;
    sbit  CMPF1_PWM1_SM3STS_bit at PWM1_SM3STS.B1;
    sbit  CMPF2_PWM1_SM3STS_bit at PWM1_SM3STS.B2;
    sbit  CMPF3_PWM1_SM3STS_bit at PWM1_SM3STS.B3;
    sbit  CMPF4_PWM1_SM3STS_bit at PWM1_SM3STS.B4;
    sbit  CMPF5_PWM1_SM3STS_bit at PWM1_SM3STS.B5;
    sbit  CFX0_PWM1_SM3STS_bit at PWM1_SM3STS.B6;
    sbit  CFX1_PWM1_SM3STS_bit at PWM1_SM3STS.B7;
    sbit  CFB0_PWM1_SM3STS_bit at PWM1_SM3STS.B8;
    sbit  CFB1_PWM1_SM3STS_bit at PWM1_SM3STS.B9;
    sbit  CFA0_PWM1_SM3STS_bit at PWM1_SM3STS.B10;
    sbit  CFA1_PWM1_SM3STS_bit at PWM1_SM3STS.B11;
    sbit  RF_PWM1_SM3STS_bit at PWM1_SM3STS.B12;
    sbit  REF_PWM1_SM3STS_bit at PWM1_SM3STS.B13;
    sbit  RUF_PWM1_SM3STS_bit at PWM1_SM3STS.B14;

sfr unsigned int   volatile PWM1_SM0INTEN        absolute 0x400B3026;
    sbit  CMPIE0_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B0;
    sbit  CMPIE1_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B1;
    sbit  CMPIE2_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B2;
    sbit  CMPIE3_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B3;
    sbit  CMPIE4_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B4;
    sbit  CMPIE5_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B5;
    sbit  CX0IE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B6;
    sbit  CX1IE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B7;
    sbit  CB0IE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B8;
    sbit  CB1IE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B9;
    sbit  CA0IE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B10;
    sbit  CA1IE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B11;
    sbit  RIE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B12;
    sbit  REIE_PWM1_SM0INTEN_bit at PWM1_SM0INTEN.B13;

sfr unsigned int   volatile PWM1_SM1INTEN        absolute 0x400B3086;
    sbit  CMPIE0_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B0;
    sbit  CMPIE1_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B1;
    sbit  CMPIE2_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B2;
    sbit  CMPIE3_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B3;
    sbit  CMPIE4_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B4;
    sbit  CMPIE5_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B5;
    sbit  CX0IE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B6;
    sbit  CX1IE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B7;
    sbit  CB0IE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B8;
    sbit  CB1IE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B9;
    sbit  CA0IE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B10;
    sbit  CA1IE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B11;
    sbit  RIE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B12;
    sbit  REIE_PWM1_SM1INTEN_bit at PWM1_SM1INTEN.B13;

sfr unsigned int   volatile PWM1_SM2INTEN        absolute 0x400B30E6;
    sbit  CMPIE0_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B0;
    sbit  CMPIE1_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B1;
    sbit  CMPIE2_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B2;
    sbit  CMPIE3_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B3;
    sbit  CMPIE4_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B4;
    sbit  CMPIE5_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B5;
    sbit  CX0IE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B6;
    sbit  CX1IE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B7;
    sbit  CB0IE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B8;
    sbit  CB1IE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B9;
    sbit  CA0IE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B10;
    sbit  CA1IE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B11;
    sbit  RIE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B12;
    sbit  REIE_PWM1_SM2INTEN_bit at PWM1_SM2INTEN.B13;

sfr unsigned int   volatile PWM1_SM3INTEN        absolute 0x400B3146;
    sbit  CMPIE0_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B0;
    sbit  CMPIE1_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B1;
    sbit  CMPIE2_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B2;
    sbit  CMPIE3_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B3;
    sbit  CMPIE4_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B4;
    sbit  CMPIE5_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B5;
    sbit  CX0IE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B6;
    sbit  CX1IE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B7;
    sbit  CB0IE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B8;
    sbit  CB1IE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B9;
    sbit  CA0IE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B10;
    sbit  CA1IE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B11;
    sbit  RIE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B12;
    sbit  REIE_PWM1_SM3INTEN_bit at PWM1_SM3INTEN.B13;

sfr unsigned int   volatile PWM1_SM0DMAEN        absolute 0x400B3028;
    sbit  CX0DE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B0;
    sbit  CX1DE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B1;
    sbit  CB0DE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B2;
    sbit  CB1DE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B3;
    sbit  CA0DE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B4;
    sbit  CA1DE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B5;
    sbit  CAPTDE0_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B6;
    sbit  CAPTDE1_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B7;
    sbit  FAND_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B8;
    sbit  VALDE_PWM1_SM0DMAEN_bit at PWM1_SM0DMAEN.B9;

sfr unsigned int   volatile PWM1_SM1DMAEN        absolute 0x400B3088;
    sbit  CX0DE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B0;
    sbit  CX1DE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B1;
    sbit  CB0DE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B2;
    sbit  CB1DE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B3;
    sbit  CA0DE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B4;
    sbit  CA1DE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B5;
    sbit  CAPTDE0_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B6;
    sbit  CAPTDE1_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B7;
    sbit  FAND_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B8;
    sbit  VALDE_PWM1_SM1DMAEN_bit at PWM1_SM1DMAEN.B9;

sfr unsigned int   volatile PWM1_SM2DMAEN        absolute 0x400B30E8;
    sbit  CX0DE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B0;
    sbit  CX1DE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B1;
    sbit  CB0DE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B2;
    sbit  CB1DE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B3;
    sbit  CA0DE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B4;
    sbit  CA1DE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B5;
    sbit  CAPTDE0_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B6;
    sbit  CAPTDE1_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B7;
    sbit  FAND_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B8;
    sbit  VALDE_PWM1_SM2DMAEN_bit at PWM1_SM2DMAEN.B9;

sfr unsigned int   volatile PWM1_SM3DMAEN        absolute 0x400B3148;
    sbit  CX0DE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B0;
    sbit  CX1DE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B1;
    sbit  CB0DE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B2;
    sbit  CB1DE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B3;
    sbit  CA0DE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B4;
    sbit  CA1DE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B5;
    sbit  CAPTDE0_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B6;
    sbit  CAPTDE1_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B7;
    sbit  FAND_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B8;
    sbit  VALDE_PWM1_SM3DMAEN_bit at PWM1_SM3DMAEN.B9;

sfr unsigned int   volatile PWM1_SM0TCTRL        absolute 0x400B302A;
    sbit  OUT_TRIG_EN0_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B5;
    sbit  TRGFRQ_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B12;
    sbit  PWBOT1_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B14;
    sbit  PWAOT0_PWM1_SM0TCTRL_bit at PWM1_SM0TCTRL.B15;

sfr unsigned int   volatile PWM1_SM1TCTRL        absolute 0x400B308A;
    sbit  OUT_TRIG_EN0_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B5;
    sbit  TRGFRQ_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B12;
    sbit  PWBOT1_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B14;
    sbit  PWAOT0_PWM1_SM1TCTRL_bit at PWM1_SM1TCTRL.B15;

sfr unsigned int   volatile PWM1_SM2TCTRL        absolute 0x400B30EA;
    sbit  OUT_TRIG_EN0_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B5;
    sbit  TRGFRQ_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B12;
    sbit  PWBOT1_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B14;
    sbit  PWAOT0_PWM1_SM2TCTRL_bit at PWM1_SM2TCTRL.B15;

sfr unsigned int   volatile PWM1_SM3TCTRL        absolute 0x400B314A;
    sbit  OUT_TRIG_EN0_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B0;
    sbit  OUT_TRIG_EN1_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B1;
    sbit  OUT_TRIG_EN2_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B2;
    sbit  OUT_TRIG_EN3_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B3;
    sbit  OUT_TRIG_EN4_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B4;
    sbit  OUT_TRIG_EN5_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B5;
    sbit  TRGFRQ_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B12;
    sbit  PWBOT1_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B14;
    sbit  PWAOT0_PWM1_SM3TCTRL_bit at PWM1_SM3TCTRL.B15;

sfr unsigned int   volatile PWM1_SM0DISMAP0      absolute 0x400B302C;
    sbit  DIS0A0_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B0;
    sbit  DIS0A1_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B1;
    sbit  DIS0A2_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B2;
    sbit  DIS0A3_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B3;
    sbit  DIS0B0_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B4;
    sbit  DIS0B1_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B5;
    sbit  DIS0B2_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B6;
    sbit  DIS0B3_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B7;
    sbit  DIS0X0_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B8;
    sbit  DIS0X1_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B9;
    sbit  DIS0X2_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B10;
    sbit  DIS0X3_PWM1_SM0DISMAP0_bit at PWM1_SM0DISMAP0.B11;

sfr unsigned int   volatile PWM1_SM1DISMAP0      absolute 0x400B308C;
    sbit  DIS0A0_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B0;
    sbit  DIS0A1_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B1;
    sbit  DIS0A2_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B2;
    sbit  DIS0A3_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B3;
    sbit  DIS0B0_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B4;
    sbit  DIS0B1_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B5;
    sbit  DIS0B2_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B6;
    sbit  DIS0B3_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B7;
    sbit  DIS0X0_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B8;
    sbit  DIS0X1_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B9;
    sbit  DIS0X2_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B10;
    sbit  DIS0X3_PWM1_SM1DISMAP0_bit at PWM1_SM1DISMAP0.B11;

sfr unsigned int   volatile PWM1_SM2DISMAP0      absolute 0x400B30EC;
    sbit  DIS0A0_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B0;
    sbit  DIS0A1_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B1;
    sbit  DIS0A2_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B2;
    sbit  DIS0A3_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B3;
    sbit  DIS0B0_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B4;
    sbit  DIS0B1_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B5;
    sbit  DIS0B2_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B6;
    sbit  DIS0B3_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B7;
    sbit  DIS0X0_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B8;
    sbit  DIS0X1_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B9;
    sbit  DIS0X2_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B10;
    sbit  DIS0X3_PWM1_SM2DISMAP0_bit at PWM1_SM2DISMAP0.B11;

sfr unsigned int   volatile PWM1_SM3DISMAP0      absolute 0x400B314C;
    sbit  DIS0A0_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B0;
    sbit  DIS0A1_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B1;
    sbit  DIS0A2_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B2;
    sbit  DIS0A3_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B3;
    sbit  DIS0B0_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B4;
    sbit  DIS0B1_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B5;
    sbit  DIS0B2_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B6;
    sbit  DIS0B3_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B7;
    sbit  DIS0X0_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B8;
    sbit  DIS0X1_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B9;
    sbit  DIS0X2_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B10;
    sbit  DIS0X3_PWM1_SM3DISMAP0_bit at PWM1_SM3DISMAP0.B11;

sfr unsigned int   volatile PWM1_SM0DTCNT0       absolute 0x400B3030;
    sbit  DTCNT00_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B0;
    sbit  DTCNT01_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B1;
    sbit  DTCNT02_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B2;
    sbit  DTCNT03_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B3;
    sbit  DTCNT04_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B4;
    sbit  DTCNT05_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B5;
    sbit  DTCNT06_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B6;
    sbit  DTCNT07_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B7;
    sbit  DTCNT08_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B8;
    sbit  DTCNT09_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B9;
    sbit  DTCNT010_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B10;
    sbit  DTCNT011_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B11;
    sbit  DTCNT012_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B12;
    sbit  DTCNT013_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B13;
    sbit  DTCNT014_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B14;
    sbit  DTCNT015_PWM1_SM0DTCNT0_bit at PWM1_SM0DTCNT0.B15;

sfr unsigned int   volatile PWM1_SM1DTCNT0       absolute 0x400B3090;
    sbit  DTCNT00_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B0;
    sbit  DTCNT01_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B1;
    sbit  DTCNT02_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B2;
    sbit  DTCNT03_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B3;
    sbit  DTCNT04_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B4;
    sbit  DTCNT05_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B5;
    sbit  DTCNT06_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B6;
    sbit  DTCNT07_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B7;
    sbit  DTCNT08_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B8;
    sbit  DTCNT09_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B9;
    sbit  DTCNT010_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B10;
    sbit  DTCNT011_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B11;
    sbit  DTCNT012_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B12;
    sbit  DTCNT013_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B13;
    sbit  DTCNT014_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B14;
    sbit  DTCNT015_PWM1_SM1DTCNT0_bit at PWM1_SM1DTCNT0.B15;

sfr unsigned int   volatile PWM1_SM2DTCNT0       absolute 0x400B30F0;
    sbit  DTCNT00_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B0;
    sbit  DTCNT01_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B1;
    sbit  DTCNT02_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B2;
    sbit  DTCNT03_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B3;
    sbit  DTCNT04_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B4;
    sbit  DTCNT05_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B5;
    sbit  DTCNT06_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B6;
    sbit  DTCNT07_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B7;
    sbit  DTCNT08_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B8;
    sbit  DTCNT09_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B9;
    sbit  DTCNT010_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B10;
    sbit  DTCNT011_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B11;
    sbit  DTCNT012_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B12;
    sbit  DTCNT013_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B13;
    sbit  DTCNT014_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B14;
    sbit  DTCNT015_PWM1_SM2DTCNT0_bit at PWM1_SM2DTCNT0.B15;

sfr unsigned int   volatile PWM1_SM3DTCNT0       absolute 0x400B3150;
    sbit  DTCNT00_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B0;
    sbit  DTCNT01_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B1;
    sbit  DTCNT02_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B2;
    sbit  DTCNT03_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B3;
    sbit  DTCNT04_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B4;
    sbit  DTCNT05_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B5;
    sbit  DTCNT06_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B6;
    sbit  DTCNT07_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B7;
    sbit  DTCNT08_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B8;
    sbit  DTCNT09_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B9;
    sbit  DTCNT010_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B10;
    sbit  DTCNT011_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B11;
    sbit  DTCNT012_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B12;
    sbit  DTCNT013_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B13;
    sbit  DTCNT014_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B14;
    sbit  DTCNT015_PWM1_SM3DTCNT0_bit at PWM1_SM3DTCNT0.B15;

sfr unsigned int   volatile PWM1_SM0DTCNT1       absolute 0x400B3032;
    sbit  DTCNT10_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B0;
    sbit  DTCNT11_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B1;
    sbit  DTCNT12_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B2;
    sbit  DTCNT13_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B3;
    sbit  DTCNT14_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B4;
    sbit  DTCNT15_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B5;
    sbit  DTCNT16_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B6;
    sbit  DTCNT17_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B7;
    sbit  DTCNT18_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B8;
    sbit  DTCNT19_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B9;
    sbit  DTCNT110_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B10;
    sbit  DTCNT111_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B11;
    sbit  DTCNT112_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B12;
    sbit  DTCNT113_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B13;
    sbit  DTCNT114_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B14;
    sbit  DTCNT115_PWM1_SM0DTCNT1_bit at PWM1_SM0DTCNT1.B15;

sfr unsigned int   volatile PWM1_SM1DTCNT1       absolute 0x400B3092;
    sbit  DTCNT10_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B0;
    sbit  DTCNT11_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B1;
    sbit  DTCNT12_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B2;
    sbit  DTCNT13_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B3;
    sbit  DTCNT14_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B4;
    sbit  DTCNT15_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B5;
    sbit  DTCNT16_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B6;
    sbit  DTCNT17_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B7;
    sbit  DTCNT18_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B8;
    sbit  DTCNT19_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B9;
    sbit  DTCNT110_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B10;
    sbit  DTCNT111_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B11;
    sbit  DTCNT112_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B12;
    sbit  DTCNT113_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B13;
    sbit  DTCNT114_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B14;
    sbit  DTCNT115_PWM1_SM1DTCNT1_bit at PWM1_SM1DTCNT1.B15;

sfr unsigned int   volatile PWM1_SM2DTCNT1       absolute 0x400B30F2;
    sbit  DTCNT10_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B0;
    sbit  DTCNT11_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B1;
    sbit  DTCNT12_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B2;
    sbit  DTCNT13_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B3;
    sbit  DTCNT14_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B4;
    sbit  DTCNT15_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B5;
    sbit  DTCNT16_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B6;
    sbit  DTCNT17_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B7;
    sbit  DTCNT18_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B8;
    sbit  DTCNT19_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B9;
    sbit  DTCNT110_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B10;
    sbit  DTCNT111_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B11;
    sbit  DTCNT112_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B12;
    sbit  DTCNT113_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B13;
    sbit  DTCNT114_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B14;
    sbit  DTCNT115_PWM1_SM2DTCNT1_bit at PWM1_SM2DTCNT1.B15;

sfr unsigned int   volatile PWM1_SM3DTCNT1       absolute 0x400B3152;
    sbit  DTCNT10_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B0;
    sbit  DTCNT11_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B1;
    sbit  DTCNT12_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B2;
    sbit  DTCNT13_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B3;
    sbit  DTCNT14_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B4;
    sbit  DTCNT15_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B5;
    sbit  DTCNT16_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B6;
    sbit  DTCNT17_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B7;
    sbit  DTCNT18_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B8;
    sbit  DTCNT19_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B9;
    sbit  DTCNT110_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B10;
    sbit  DTCNT111_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B11;
    sbit  DTCNT112_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B12;
    sbit  DTCNT113_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B13;
    sbit  DTCNT114_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B14;
    sbit  DTCNT115_PWM1_SM3DTCNT1_bit at PWM1_SM3DTCNT1.B15;

sfr unsigned int   volatile PWM1_SM0CAPTCTRLA    absolute 0x400B3034;
    sbit  ARMA_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B1;
    sbit  EDGA00_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B2;
    sbit  EDGA01_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B3;
    sbit  EDGA10_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B4;
    sbit  EDGA11_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B5;
    sbit  INP_SELA_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B7;
    sbit  CFAWM0_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B8;
    sbit  CFAWM1_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM1_SM0CAPTCTRLA_bit at PWM1_SM0CAPTCTRLA.B15;

sfr unsigned int   volatile PWM1_SM1CAPTCTRLA    absolute 0x400B3094;
    sbit  ARMA_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B1;
    sbit  EDGA00_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B2;
    sbit  EDGA01_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B3;
    sbit  EDGA10_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B4;
    sbit  EDGA11_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B5;
    sbit  INP_SELA_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B7;
    sbit  CFAWM0_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B8;
    sbit  CFAWM1_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM1_SM1CAPTCTRLA_bit at PWM1_SM1CAPTCTRLA.B15;

sfr unsigned int   volatile PWM1_SM2CAPTCTRLA    absolute 0x400B30F4;
    sbit  ARMA_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B1;
    sbit  EDGA00_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B2;
    sbit  EDGA01_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B3;
    sbit  EDGA10_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B4;
    sbit  EDGA11_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B5;
    sbit  INP_SELA_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B7;
    sbit  CFAWM0_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B8;
    sbit  CFAWM1_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM1_SM2CAPTCTRLA_bit at PWM1_SM2CAPTCTRLA.B15;

sfr unsigned int   volatile PWM1_SM3CAPTCTRLA    absolute 0x400B3154;
    sbit  ARMA_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B0;
    sbit  ONESHOTA_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B1;
    sbit  EDGA00_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B2;
    sbit  EDGA01_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B3;
    sbit  EDGA10_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B4;
    sbit  EDGA11_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B5;
    sbit  INP_SELA_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B6;
    sbit  EDGCNTA_EN_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B7;
    sbit  CFAWM0_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B8;
    sbit  CFAWM1_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B9;
    sbit  CA0CNT0_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B10;
    sbit  CA0CNT1_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B11;
    sbit  CA0CNT2_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B12;
    sbit  CA1CNT0_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B13;
    sbit  CA1CNT1_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B14;
    sbit  CA1CNT2_PWM1_SM3CAPTCTRLA_bit at PWM1_SM3CAPTCTRLA.B15;

sfr unsigned int   volatile PWM1_SM0CAPTCOMPA    absolute 0x400B3036;
    sbit  EDGCMPA0_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM1_SM0CAPTCOMPA_bit at PWM1_SM0CAPTCOMPA.B15;

sfr unsigned int   volatile PWM1_SM1CAPTCOMPA    absolute 0x400B3096;
    sbit  EDGCMPA0_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM1_SM1CAPTCOMPA_bit at PWM1_SM1CAPTCOMPA.B15;

sfr unsigned int   volatile PWM1_SM2CAPTCOMPA    absolute 0x400B30F6;
    sbit  EDGCMPA0_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM1_SM2CAPTCOMPA_bit at PWM1_SM2CAPTCOMPA.B15;

sfr unsigned int   volatile PWM1_SM3CAPTCOMPA    absolute 0x400B3156;
    sbit  EDGCMPA0_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B0;
    sbit  EDGCMPA1_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B1;
    sbit  EDGCMPA2_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B2;
    sbit  EDGCMPA3_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B3;
    sbit  EDGCMPA4_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B4;
    sbit  EDGCMPA5_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B5;
    sbit  EDGCMPA6_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B6;
    sbit  EDGCMPA7_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B7;
    sbit  EDGCNTA0_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B8;
    sbit  EDGCNTA1_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B9;
    sbit  EDGCNTA2_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B10;
    sbit  EDGCNTA3_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B11;
    sbit  EDGCNTA4_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B12;
    sbit  EDGCNTA5_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B13;
    sbit  EDGCNTA6_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B14;
    sbit  EDGCNTA7_PWM1_SM3CAPTCOMPA_bit at PWM1_SM3CAPTCOMPA.B15;

sfr unsigned int   volatile PWM1_SM0CAPTCTRLB    absolute 0x400B3038;
    sbit  ARMB_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B1;
    sbit  EDGB00_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B2;
    sbit  EDGB01_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B3;
    sbit  EDGB10_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B4;
    sbit  EDGB11_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B5;
    sbit  INP_SELB_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B7;
    sbit  CFBWM0_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B8;
    sbit  CFBWM1_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM1_SM0CAPTCTRLB_bit at PWM1_SM0CAPTCTRLB.B15;

sfr unsigned int   volatile PWM1_SM1CAPTCTRLB    absolute 0x400B3098;
    sbit  ARMB_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B1;
    sbit  EDGB00_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B2;
    sbit  EDGB01_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B3;
    sbit  EDGB10_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B4;
    sbit  EDGB11_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B5;
    sbit  INP_SELB_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B7;
    sbit  CFBWM0_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B8;
    sbit  CFBWM1_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM1_SM1CAPTCTRLB_bit at PWM1_SM1CAPTCTRLB.B15;

sfr unsigned int   volatile PWM1_SM2CAPTCTRLB    absolute 0x400B30F8;
    sbit  ARMB_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B1;
    sbit  EDGB00_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B2;
    sbit  EDGB01_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B3;
    sbit  EDGB10_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B4;
    sbit  EDGB11_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B5;
    sbit  INP_SELB_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B7;
    sbit  CFBWM0_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B8;
    sbit  CFBWM1_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM1_SM2CAPTCTRLB_bit at PWM1_SM2CAPTCTRLB.B15;

sfr unsigned int   volatile PWM1_SM3CAPTCTRLB    absolute 0x400B3158;
    sbit  ARMB_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B0;
    sbit  ONESHOTB_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B1;
    sbit  EDGB00_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B2;
    sbit  EDGB01_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B3;
    sbit  EDGB10_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B4;
    sbit  EDGB11_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B5;
    sbit  INP_SELB_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B6;
    sbit  EDGCNTB_EN_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B7;
    sbit  CFBWM0_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B8;
    sbit  CFBWM1_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B9;
    sbit  CB0CNT0_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B10;
    sbit  CB0CNT1_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B11;
    sbit  CB0CNT2_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B12;
    sbit  CB1CNT0_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B13;
    sbit  CB1CNT1_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B14;
    sbit  CB1CNT2_PWM1_SM3CAPTCTRLB_bit at PWM1_SM3CAPTCTRLB.B15;

sfr unsigned int   volatile PWM1_SM0CAPTCOMPB    absolute 0x400B303A;
    sbit  EDGCMPB0_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM1_SM0CAPTCOMPB_bit at PWM1_SM0CAPTCOMPB.B15;

sfr unsigned int   volatile PWM1_SM1CAPTCOMPB    absolute 0x400B309A;
    sbit  EDGCMPB0_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM1_SM1CAPTCOMPB_bit at PWM1_SM1CAPTCOMPB.B15;

sfr unsigned int   volatile PWM1_SM2CAPTCOMPB    absolute 0x400B30FA;
    sbit  EDGCMPB0_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM1_SM2CAPTCOMPB_bit at PWM1_SM2CAPTCOMPB.B15;

sfr unsigned int   volatile PWM1_SM3CAPTCOMPB    absolute 0x400B315A;
    sbit  EDGCMPB0_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B0;
    sbit  EDGCMPB1_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B1;
    sbit  EDGCMPB2_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B2;
    sbit  EDGCMPB3_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B3;
    sbit  EDGCMPB4_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B4;
    sbit  EDGCMPB5_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B5;
    sbit  EDGCMPB6_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B6;
    sbit  EDGCMPB7_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B7;
    sbit  EDGCNTB0_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B8;
    sbit  EDGCNTB1_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B9;
    sbit  EDGCNTB2_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B10;
    sbit  EDGCNTB3_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B11;
    sbit  EDGCNTB4_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B12;
    sbit  EDGCNTB5_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B13;
    sbit  EDGCNTB6_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B14;
    sbit  EDGCNTB7_PWM1_SM3CAPTCOMPB_bit at PWM1_SM3CAPTCOMPB.B15;

sfr unsigned int   volatile PWM1_SM0CAPTCTRLX    absolute 0x400B303C;
    sbit  ARMX_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B1;
    sbit  EDGX00_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B2;
    sbit  EDGX01_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B3;
    sbit  EDGX10_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B4;
    sbit  EDGX11_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B5;
    sbit  INP_SELX_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B7;
    sbit  CFXWM0_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B8;
    sbit  CFXWM1_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM1_SM0CAPTCTRLX_bit at PWM1_SM0CAPTCTRLX.B15;

sfr unsigned int   volatile PWM1_SM1CAPTCTRLX    absolute 0x400B309C;
    sbit  ARMX_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B1;
    sbit  EDGX00_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B2;
    sbit  EDGX01_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B3;
    sbit  EDGX10_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B4;
    sbit  EDGX11_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B5;
    sbit  INP_SELX_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B7;
    sbit  CFXWM0_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B8;
    sbit  CFXWM1_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM1_SM1CAPTCTRLX_bit at PWM1_SM1CAPTCTRLX.B15;

sfr unsigned int   volatile PWM1_SM2CAPTCTRLX    absolute 0x400B30FC;
    sbit  ARMX_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B1;
    sbit  EDGX00_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B2;
    sbit  EDGX01_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B3;
    sbit  EDGX10_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B4;
    sbit  EDGX11_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B5;
    sbit  INP_SELX_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B7;
    sbit  CFXWM0_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B8;
    sbit  CFXWM1_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM1_SM2CAPTCTRLX_bit at PWM1_SM2CAPTCTRLX.B15;

sfr unsigned int   volatile PWM1_SM3CAPTCTRLX    absolute 0x400B315C;
    sbit  ARMX_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B0;
    sbit  ONESHOTX_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B1;
    sbit  EDGX00_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B2;
    sbit  EDGX01_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B3;
    sbit  EDGX10_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B4;
    sbit  EDGX11_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B5;
    sbit  INP_SELX_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B6;
    sbit  EDGCNTX_EN_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B7;
    sbit  CFXWM0_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B8;
    sbit  CFXWM1_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B9;
    sbit  CX0CNT0_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B10;
    sbit  CX0CNT1_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B11;
    sbit  CX0CNT2_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B12;
    sbit  CX1CNT0_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B13;
    sbit  CX1CNT1_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B14;
    sbit  CX1CNT2_PWM1_SM3CAPTCTRLX_bit at PWM1_SM3CAPTCTRLX.B15;

sfr unsigned int   volatile PWM1_SM0CAPTCOMPX    absolute 0x400B303E;
    sbit  EDGCMPX0_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM1_SM0CAPTCOMPX_bit at PWM1_SM0CAPTCOMPX.B15;

sfr unsigned int   volatile PWM1_SM1CAPTCOMPX    absolute 0x400B309E;
    sbit  EDGCMPX0_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM1_SM1CAPTCOMPX_bit at PWM1_SM1CAPTCOMPX.B15;

sfr unsigned int   volatile PWM1_SM2CAPTCOMPX    absolute 0x400B30FE;
    sbit  EDGCMPX0_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM1_SM2CAPTCOMPX_bit at PWM1_SM2CAPTCOMPX.B15;

sfr unsigned int   volatile PWM1_SM3CAPTCOMPX    absolute 0x400B315E;
    sbit  EDGCMPX0_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B0;
    sbit  EDGCMPX1_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B1;
    sbit  EDGCMPX2_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B2;
    sbit  EDGCMPX3_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B3;
    sbit  EDGCMPX4_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B4;
    sbit  EDGCMPX5_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B5;
    sbit  EDGCMPX6_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B6;
    sbit  EDGCMPX7_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B7;
    sbit  EDGCNTX0_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B8;
    sbit  EDGCNTX1_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B9;
    sbit  EDGCNTX2_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B10;
    sbit  EDGCNTX3_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B11;
    sbit  EDGCNTX4_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B12;
    sbit  EDGCNTX5_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B13;
    sbit  EDGCNTX6_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B14;
    sbit  EDGCNTX7_PWM1_SM3CAPTCOMPX_bit at PWM1_SM3CAPTCOMPX.B15;

sfr unsigned int   volatile PWM1_SM0CVAL0        absolute 0x400B3040;
    sbit  CAPTVAL00_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B0;
    sbit  CAPTVAL01_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B1;
    sbit  CAPTVAL02_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B2;
    sbit  CAPTVAL03_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B3;
    sbit  CAPTVAL04_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B4;
    sbit  CAPTVAL05_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B5;
    sbit  CAPTVAL06_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B6;
    sbit  CAPTVAL07_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B7;
    sbit  CAPTVAL08_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B8;
    sbit  CAPTVAL09_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B9;
    sbit  CAPTVAL010_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B10;
    sbit  CAPTVAL011_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B11;
    sbit  CAPTVAL012_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B12;
    sbit  CAPTVAL013_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B13;
    sbit  CAPTVAL014_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B14;
    sbit  CAPTVAL015_PWM1_SM0CVAL0_bit at PWM1_SM0CVAL0.B15;

sfr unsigned int   volatile PWM1_SM1CVAL0        absolute 0x400B30A0;
    sbit  CAPTVAL00_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B0;
    sbit  CAPTVAL01_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B1;
    sbit  CAPTVAL02_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B2;
    sbit  CAPTVAL03_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B3;
    sbit  CAPTVAL04_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B4;
    sbit  CAPTVAL05_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B5;
    sbit  CAPTVAL06_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B6;
    sbit  CAPTVAL07_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B7;
    sbit  CAPTVAL08_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B8;
    sbit  CAPTVAL09_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B9;
    sbit  CAPTVAL010_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B10;
    sbit  CAPTVAL011_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B11;
    sbit  CAPTVAL012_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B12;
    sbit  CAPTVAL013_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B13;
    sbit  CAPTVAL014_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B14;
    sbit  CAPTVAL015_PWM1_SM1CVAL0_bit at PWM1_SM1CVAL0.B15;

sfr unsigned int   volatile PWM1_SM2CVAL0        absolute 0x400B3100;
    sbit  CAPTVAL00_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B0;
    sbit  CAPTVAL01_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B1;
    sbit  CAPTVAL02_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B2;
    sbit  CAPTVAL03_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B3;
    sbit  CAPTVAL04_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B4;
    sbit  CAPTVAL05_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B5;
    sbit  CAPTVAL06_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B6;
    sbit  CAPTVAL07_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B7;
    sbit  CAPTVAL08_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B8;
    sbit  CAPTVAL09_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B9;
    sbit  CAPTVAL010_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B10;
    sbit  CAPTVAL011_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B11;
    sbit  CAPTVAL012_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B12;
    sbit  CAPTVAL013_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B13;
    sbit  CAPTVAL014_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B14;
    sbit  CAPTVAL015_PWM1_SM2CVAL0_bit at PWM1_SM2CVAL0.B15;

sfr unsigned int   volatile PWM1_SM3CVAL0        absolute 0x400B3160;
    sbit  CAPTVAL00_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B0;
    sbit  CAPTVAL01_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B1;
    sbit  CAPTVAL02_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B2;
    sbit  CAPTVAL03_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B3;
    sbit  CAPTVAL04_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B4;
    sbit  CAPTVAL05_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B5;
    sbit  CAPTVAL06_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B6;
    sbit  CAPTVAL07_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B7;
    sbit  CAPTVAL08_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B8;
    sbit  CAPTVAL09_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B9;
    sbit  CAPTVAL010_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B10;
    sbit  CAPTVAL011_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B11;
    sbit  CAPTVAL012_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B12;
    sbit  CAPTVAL013_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B13;
    sbit  CAPTVAL014_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B14;
    sbit  CAPTVAL015_PWM1_SM3CVAL0_bit at PWM1_SM3CVAL0.B15;

sfr unsigned int   volatile PWM1_SM0CVAL0CYC     absolute 0x400B3042;
    sbit  CVAL0CYC0_PWM1_SM0CVAL0CYC_bit at PWM1_SM0CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM1_SM0CVAL0CYC_bit at PWM1_SM0CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM1_SM0CVAL0CYC_bit at PWM1_SM0CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM1_SM0CVAL0CYC_bit at PWM1_SM0CVAL0CYC.B3;

sfr unsigned int   volatile PWM1_SM1CVAL0CYC     absolute 0x400B30A2;
    sbit  CVAL0CYC0_PWM1_SM1CVAL0CYC_bit at PWM1_SM1CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM1_SM1CVAL0CYC_bit at PWM1_SM1CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM1_SM1CVAL0CYC_bit at PWM1_SM1CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM1_SM1CVAL0CYC_bit at PWM1_SM1CVAL0CYC.B3;

sfr unsigned int   volatile PWM1_SM2CVAL0CYC     absolute 0x400B3102;
    sbit  CVAL0CYC0_PWM1_SM2CVAL0CYC_bit at PWM1_SM2CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM1_SM2CVAL0CYC_bit at PWM1_SM2CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM1_SM2CVAL0CYC_bit at PWM1_SM2CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM1_SM2CVAL0CYC_bit at PWM1_SM2CVAL0CYC.B3;

sfr unsigned int   volatile PWM1_SM3CVAL0CYC     absolute 0x400B3162;
    sbit  CVAL0CYC0_PWM1_SM3CVAL0CYC_bit at PWM1_SM3CVAL0CYC.B0;
    sbit  CVAL0CYC1_PWM1_SM3CVAL0CYC_bit at PWM1_SM3CVAL0CYC.B1;
    sbit  CVAL0CYC2_PWM1_SM3CVAL0CYC_bit at PWM1_SM3CVAL0CYC.B2;
    sbit  CVAL0CYC3_PWM1_SM3CVAL0CYC_bit at PWM1_SM3CVAL0CYC.B3;

sfr unsigned int   volatile PWM1_SM0CVAL1        absolute 0x400B3044;
    sbit  CAPTVAL10_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B0;
    sbit  CAPTVAL11_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B1;
    sbit  CAPTVAL12_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B2;
    sbit  CAPTVAL13_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B3;
    sbit  CAPTVAL14_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B4;
    sbit  CAPTVAL15_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B5;
    sbit  CAPTVAL16_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B6;
    sbit  CAPTVAL17_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B7;
    sbit  CAPTVAL18_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B8;
    sbit  CAPTVAL19_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B9;
    sbit  CAPTVAL110_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B10;
    sbit  CAPTVAL111_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B11;
    sbit  CAPTVAL112_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B12;
    sbit  CAPTVAL113_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B13;
    sbit  CAPTVAL114_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B14;
    sbit  CAPTVAL115_PWM1_SM0CVAL1_bit at PWM1_SM0CVAL1.B15;

sfr unsigned int   volatile PWM1_SM1CVAL1        absolute 0x400B30A4;
    sbit  CAPTVAL10_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B0;
    sbit  CAPTVAL11_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B1;
    sbit  CAPTVAL12_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B2;
    sbit  CAPTVAL13_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B3;
    sbit  CAPTVAL14_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B4;
    sbit  CAPTVAL15_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B5;
    sbit  CAPTVAL16_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B6;
    sbit  CAPTVAL17_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B7;
    sbit  CAPTVAL18_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B8;
    sbit  CAPTVAL19_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B9;
    sbit  CAPTVAL110_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B10;
    sbit  CAPTVAL111_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B11;
    sbit  CAPTVAL112_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B12;
    sbit  CAPTVAL113_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B13;
    sbit  CAPTVAL114_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B14;
    sbit  CAPTVAL115_PWM1_SM1CVAL1_bit at PWM1_SM1CVAL1.B15;

sfr unsigned int   volatile PWM1_SM2CVAL1        absolute 0x400B3104;
    sbit  CAPTVAL10_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B0;
    sbit  CAPTVAL11_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B1;
    sbit  CAPTVAL12_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B2;
    sbit  CAPTVAL13_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B3;
    sbit  CAPTVAL14_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B4;
    sbit  CAPTVAL15_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B5;
    sbit  CAPTVAL16_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B6;
    sbit  CAPTVAL17_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B7;
    sbit  CAPTVAL18_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B8;
    sbit  CAPTVAL19_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B9;
    sbit  CAPTVAL110_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B10;
    sbit  CAPTVAL111_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B11;
    sbit  CAPTVAL112_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B12;
    sbit  CAPTVAL113_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B13;
    sbit  CAPTVAL114_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B14;
    sbit  CAPTVAL115_PWM1_SM2CVAL1_bit at PWM1_SM2CVAL1.B15;

sfr unsigned int   volatile PWM1_SM3CVAL1        absolute 0x400B3164;
    sbit  CAPTVAL10_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B0;
    sbit  CAPTVAL11_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B1;
    sbit  CAPTVAL12_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B2;
    sbit  CAPTVAL13_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B3;
    sbit  CAPTVAL14_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B4;
    sbit  CAPTVAL15_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B5;
    sbit  CAPTVAL16_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B6;
    sbit  CAPTVAL17_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B7;
    sbit  CAPTVAL18_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B8;
    sbit  CAPTVAL19_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B9;
    sbit  CAPTVAL110_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B10;
    sbit  CAPTVAL111_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B11;
    sbit  CAPTVAL112_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B12;
    sbit  CAPTVAL113_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B13;
    sbit  CAPTVAL114_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B14;
    sbit  CAPTVAL115_PWM1_SM3CVAL1_bit at PWM1_SM3CVAL1.B15;

sfr unsigned int   volatile PWM1_SM0CVAL1CYC     absolute 0x400B3046;
    sbit  CVAL1CYC0_PWM1_SM0CVAL1CYC_bit at PWM1_SM0CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM1_SM0CVAL1CYC_bit at PWM1_SM0CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM1_SM0CVAL1CYC_bit at PWM1_SM0CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM1_SM0CVAL1CYC_bit at PWM1_SM0CVAL1CYC.B3;

sfr unsigned int   volatile PWM1_SM1CVAL1CYC     absolute 0x400B30A6;
    sbit  CVAL1CYC0_PWM1_SM1CVAL1CYC_bit at PWM1_SM1CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM1_SM1CVAL1CYC_bit at PWM1_SM1CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM1_SM1CVAL1CYC_bit at PWM1_SM1CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM1_SM1CVAL1CYC_bit at PWM1_SM1CVAL1CYC.B3;

sfr unsigned int   volatile PWM1_SM2CVAL1CYC     absolute 0x400B3106;
    sbit  CVAL1CYC0_PWM1_SM2CVAL1CYC_bit at PWM1_SM2CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM1_SM2CVAL1CYC_bit at PWM1_SM2CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM1_SM2CVAL1CYC_bit at PWM1_SM2CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM1_SM2CVAL1CYC_bit at PWM1_SM2CVAL1CYC.B3;

sfr unsigned int   volatile PWM1_SM3CVAL1CYC     absolute 0x400B3166;
    sbit  CVAL1CYC0_PWM1_SM3CVAL1CYC_bit at PWM1_SM3CVAL1CYC.B0;
    sbit  CVAL1CYC1_PWM1_SM3CVAL1CYC_bit at PWM1_SM3CVAL1CYC.B1;
    sbit  CVAL1CYC2_PWM1_SM3CVAL1CYC_bit at PWM1_SM3CVAL1CYC.B2;
    sbit  CVAL1CYC3_PWM1_SM3CVAL1CYC_bit at PWM1_SM3CVAL1CYC.B3;

sfr unsigned int   volatile PWM1_SM0CVAL2        absolute 0x400B3048;
    sbit  CAPTVAL20_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B0;
    sbit  CAPTVAL21_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B1;
    sbit  CAPTVAL22_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B2;
    sbit  CAPTVAL23_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B3;
    sbit  CAPTVAL24_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B4;
    sbit  CAPTVAL25_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B5;
    sbit  CAPTVAL26_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B6;
    sbit  CAPTVAL27_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B7;
    sbit  CAPTVAL28_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B8;
    sbit  CAPTVAL29_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B9;
    sbit  CAPTVAL210_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B10;
    sbit  CAPTVAL211_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B11;
    sbit  CAPTVAL212_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B12;
    sbit  CAPTVAL213_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B13;
    sbit  CAPTVAL214_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B14;
    sbit  CAPTVAL215_PWM1_SM0CVAL2_bit at PWM1_SM0CVAL2.B15;

sfr unsigned int   volatile PWM1_SM1CVAL2        absolute 0x400B30A8;
    sbit  CAPTVAL20_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B0;
    sbit  CAPTVAL21_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B1;
    sbit  CAPTVAL22_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B2;
    sbit  CAPTVAL23_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B3;
    sbit  CAPTVAL24_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B4;
    sbit  CAPTVAL25_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B5;
    sbit  CAPTVAL26_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B6;
    sbit  CAPTVAL27_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B7;
    sbit  CAPTVAL28_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B8;
    sbit  CAPTVAL29_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B9;
    sbit  CAPTVAL210_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B10;
    sbit  CAPTVAL211_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B11;
    sbit  CAPTVAL212_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B12;
    sbit  CAPTVAL213_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B13;
    sbit  CAPTVAL214_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B14;
    sbit  CAPTVAL215_PWM1_SM1CVAL2_bit at PWM1_SM1CVAL2.B15;

sfr unsigned int   volatile PWM1_SM2CVAL2        absolute 0x400B3108;
    sbit  CAPTVAL20_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B0;
    sbit  CAPTVAL21_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B1;
    sbit  CAPTVAL22_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B2;
    sbit  CAPTVAL23_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B3;
    sbit  CAPTVAL24_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B4;
    sbit  CAPTVAL25_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B5;
    sbit  CAPTVAL26_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B6;
    sbit  CAPTVAL27_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B7;
    sbit  CAPTVAL28_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B8;
    sbit  CAPTVAL29_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B9;
    sbit  CAPTVAL210_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B10;
    sbit  CAPTVAL211_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B11;
    sbit  CAPTVAL212_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B12;
    sbit  CAPTVAL213_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B13;
    sbit  CAPTVAL214_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B14;
    sbit  CAPTVAL215_PWM1_SM2CVAL2_bit at PWM1_SM2CVAL2.B15;

sfr unsigned int   volatile PWM1_SM3CVAL2        absolute 0x400B3168;
    sbit  CAPTVAL20_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B0;
    sbit  CAPTVAL21_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B1;
    sbit  CAPTVAL22_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B2;
    sbit  CAPTVAL23_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B3;
    sbit  CAPTVAL24_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B4;
    sbit  CAPTVAL25_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B5;
    sbit  CAPTVAL26_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B6;
    sbit  CAPTVAL27_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B7;
    sbit  CAPTVAL28_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B8;
    sbit  CAPTVAL29_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B9;
    sbit  CAPTVAL210_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B10;
    sbit  CAPTVAL211_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B11;
    sbit  CAPTVAL212_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B12;
    sbit  CAPTVAL213_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B13;
    sbit  CAPTVAL214_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B14;
    sbit  CAPTVAL215_PWM1_SM3CVAL2_bit at PWM1_SM3CVAL2.B15;

sfr unsigned int   volatile PWM1_SM0CVAL2CYC     absolute 0x400B304A;
    sbit  CVAL2CYC0_PWM1_SM0CVAL2CYC_bit at PWM1_SM0CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM1_SM0CVAL2CYC_bit at PWM1_SM0CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM1_SM0CVAL2CYC_bit at PWM1_SM0CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM1_SM0CVAL2CYC_bit at PWM1_SM0CVAL2CYC.B3;

sfr unsigned int   volatile PWM1_SM1CVAL2CYC     absolute 0x400B30AA;
    sbit  CVAL2CYC0_PWM1_SM1CVAL2CYC_bit at PWM1_SM1CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM1_SM1CVAL2CYC_bit at PWM1_SM1CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM1_SM1CVAL2CYC_bit at PWM1_SM1CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM1_SM1CVAL2CYC_bit at PWM1_SM1CVAL2CYC.B3;

sfr unsigned int   volatile PWM1_SM2CVAL2CYC     absolute 0x400B310A;
    sbit  CVAL2CYC0_PWM1_SM2CVAL2CYC_bit at PWM1_SM2CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM1_SM2CVAL2CYC_bit at PWM1_SM2CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM1_SM2CVAL2CYC_bit at PWM1_SM2CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM1_SM2CVAL2CYC_bit at PWM1_SM2CVAL2CYC.B3;

sfr unsigned int   volatile PWM1_SM3CVAL2CYC     absolute 0x400B316A;
    sbit  CVAL2CYC0_PWM1_SM3CVAL2CYC_bit at PWM1_SM3CVAL2CYC.B0;
    sbit  CVAL2CYC1_PWM1_SM3CVAL2CYC_bit at PWM1_SM3CVAL2CYC.B1;
    sbit  CVAL2CYC2_PWM1_SM3CVAL2CYC_bit at PWM1_SM3CVAL2CYC.B2;
    sbit  CVAL2CYC3_PWM1_SM3CVAL2CYC_bit at PWM1_SM3CVAL2CYC.B3;

sfr unsigned int   volatile PWM1_SM0CVAL3        absolute 0x400B304C;
    sbit  CAPTVAL30_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B0;
    sbit  CAPTVAL31_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B1;
    sbit  CAPTVAL32_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B2;
    sbit  CAPTVAL33_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B3;
    sbit  CAPTVAL34_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B4;
    sbit  CAPTVAL35_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B5;
    sbit  CAPTVAL36_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B6;
    sbit  CAPTVAL37_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B7;
    sbit  CAPTVAL38_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B8;
    sbit  CAPTVAL39_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B9;
    sbit  CAPTVAL310_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B10;
    sbit  CAPTVAL311_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B11;
    sbit  CAPTVAL312_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B12;
    sbit  CAPTVAL313_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B13;
    sbit  CAPTVAL314_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B14;
    sbit  CAPTVAL315_PWM1_SM0CVAL3_bit at PWM1_SM0CVAL3.B15;

sfr unsigned int   volatile PWM1_SM1CVAL3        absolute 0x400B30AC;
    sbit  CAPTVAL30_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B0;
    sbit  CAPTVAL31_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B1;
    sbit  CAPTVAL32_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B2;
    sbit  CAPTVAL33_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B3;
    sbit  CAPTVAL34_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B4;
    sbit  CAPTVAL35_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B5;
    sbit  CAPTVAL36_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B6;
    sbit  CAPTVAL37_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B7;
    sbit  CAPTVAL38_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B8;
    sbit  CAPTVAL39_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B9;
    sbit  CAPTVAL310_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B10;
    sbit  CAPTVAL311_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B11;
    sbit  CAPTVAL312_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B12;
    sbit  CAPTVAL313_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B13;
    sbit  CAPTVAL314_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B14;
    sbit  CAPTVAL315_PWM1_SM1CVAL3_bit at PWM1_SM1CVAL3.B15;

sfr unsigned int   volatile PWM1_SM2CVAL3        absolute 0x400B310C;
    sbit  CAPTVAL30_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B0;
    sbit  CAPTVAL31_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B1;
    sbit  CAPTVAL32_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B2;
    sbit  CAPTVAL33_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B3;
    sbit  CAPTVAL34_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B4;
    sbit  CAPTVAL35_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B5;
    sbit  CAPTVAL36_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B6;
    sbit  CAPTVAL37_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B7;
    sbit  CAPTVAL38_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B8;
    sbit  CAPTVAL39_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B9;
    sbit  CAPTVAL310_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B10;
    sbit  CAPTVAL311_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B11;
    sbit  CAPTVAL312_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B12;
    sbit  CAPTVAL313_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B13;
    sbit  CAPTVAL314_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B14;
    sbit  CAPTVAL315_PWM1_SM2CVAL3_bit at PWM1_SM2CVAL3.B15;

sfr unsigned int   volatile PWM1_SM3CVAL3        absolute 0x400B316C;
    sbit  CAPTVAL30_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B0;
    sbit  CAPTVAL31_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B1;
    sbit  CAPTVAL32_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B2;
    sbit  CAPTVAL33_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B3;
    sbit  CAPTVAL34_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B4;
    sbit  CAPTVAL35_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B5;
    sbit  CAPTVAL36_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B6;
    sbit  CAPTVAL37_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B7;
    sbit  CAPTVAL38_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B8;
    sbit  CAPTVAL39_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B9;
    sbit  CAPTVAL310_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B10;
    sbit  CAPTVAL311_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B11;
    sbit  CAPTVAL312_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B12;
    sbit  CAPTVAL313_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B13;
    sbit  CAPTVAL314_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B14;
    sbit  CAPTVAL315_PWM1_SM3CVAL3_bit at PWM1_SM3CVAL3.B15;

sfr unsigned int   volatile PWM1_SM0CVAL3CYC     absolute 0x400B304E;
    sbit  CVAL3CYC0_PWM1_SM0CVAL3CYC_bit at PWM1_SM0CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM1_SM0CVAL3CYC_bit at PWM1_SM0CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM1_SM0CVAL3CYC_bit at PWM1_SM0CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM1_SM0CVAL3CYC_bit at PWM1_SM0CVAL3CYC.B3;

sfr unsigned int   volatile PWM1_SM1CVAL3CYC     absolute 0x400B30AE;
    sbit  CVAL3CYC0_PWM1_SM1CVAL3CYC_bit at PWM1_SM1CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM1_SM1CVAL3CYC_bit at PWM1_SM1CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM1_SM1CVAL3CYC_bit at PWM1_SM1CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM1_SM1CVAL3CYC_bit at PWM1_SM1CVAL3CYC.B3;

sfr unsigned int   volatile PWM1_SM2CVAL3CYC     absolute 0x400B310E;
    sbit  CVAL3CYC0_PWM1_SM2CVAL3CYC_bit at PWM1_SM2CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM1_SM2CVAL3CYC_bit at PWM1_SM2CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM1_SM2CVAL3CYC_bit at PWM1_SM2CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM1_SM2CVAL3CYC_bit at PWM1_SM2CVAL3CYC.B3;

sfr unsigned int   volatile PWM1_SM3CVAL3CYC     absolute 0x400B316E;
    sbit  CVAL3CYC0_PWM1_SM3CVAL3CYC_bit at PWM1_SM3CVAL3CYC.B0;
    sbit  CVAL3CYC1_PWM1_SM3CVAL3CYC_bit at PWM1_SM3CVAL3CYC.B1;
    sbit  CVAL3CYC2_PWM1_SM3CVAL3CYC_bit at PWM1_SM3CVAL3CYC.B2;
    sbit  CVAL3CYC3_PWM1_SM3CVAL3CYC_bit at PWM1_SM3CVAL3CYC.B3;

sfr unsigned int   volatile PWM1_SM0CVAL4        absolute 0x400B3050;
    sbit  CAPTVAL40_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B0;
    sbit  CAPTVAL41_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B1;
    sbit  CAPTVAL42_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B2;
    sbit  CAPTVAL43_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B3;
    sbit  CAPTVAL44_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B4;
    sbit  CAPTVAL45_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B5;
    sbit  CAPTVAL46_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B6;
    sbit  CAPTVAL47_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B7;
    sbit  CAPTVAL48_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B8;
    sbit  CAPTVAL49_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B9;
    sbit  CAPTVAL410_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B10;
    sbit  CAPTVAL411_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B11;
    sbit  CAPTVAL412_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B12;
    sbit  CAPTVAL413_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B13;
    sbit  CAPTVAL414_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B14;
    sbit  CAPTVAL415_PWM1_SM0CVAL4_bit at PWM1_SM0CVAL4.B15;

sfr unsigned int   volatile PWM1_SM1CVAL4        absolute 0x400B30B0;
    sbit  CAPTVAL40_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B0;
    sbit  CAPTVAL41_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B1;
    sbit  CAPTVAL42_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B2;
    sbit  CAPTVAL43_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B3;
    sbit  CAPTVAL44_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B4;
    sbit  CAPTVAL45_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B5;
    sbit  CAPTVAL46_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B6;
    sbit  CAPTVAL47_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B7;
    sbit  CAPTVAL48_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B8;
    sbit  CAPTVAL49_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B9;
    sbit  CAPTVAL410_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B10;
    sbit  CAPTVAL411_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B11;
    sbit  CAPTVAL412_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B12;
    sbit  CAPTVAL413_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B13;
    sbit  CAPTVAL414_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B14;
    sbit  CAPTVAL415_PWM1_SM1CVAL4_bit at PWM1_SM1CVAL4.B15;

sfr unsigned int   volatile PWM1_SM2CVAL4        absolute 0x400B3110;
    sbit  CAPTVAL40_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B0;
    sbit  CAPTVAL41_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B1;
    sbit  CAPTVAL42_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B2;
    sbit  CAPTVAL43_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B3;
    sbit  CAPTVAL44_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B4;
    sbit  CAPTVAL45_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B5;
    sbit  CAPTVAL46_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B6;
    sbit  CAPTVAL47_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B7;
    sbit  CAPTVAL48_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B8;
    sbit  CAPTVAL49_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B9;
    sbit  CAPTVAL410_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B10;
    sbit  CAPTVAL411_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B11;
    sbit  CAPTVAL412_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B12;
    sbit  CAPTVAL413_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B13;
    sbit  CAPTVAL414_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B14;
    sbit  CAPTVAL415_PWM1_SM2CVAL4_bit at PWM1_SM2CVAL4.B15;

sfr unsigned int   volatile PWM1_SM3CVAL4        absolute 0x400B3170;
    sbit  CAPTVAL40_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B0;
    sbit  CAPTVAL41_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B1;
    sbit  CAPTVAL42_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B2;
    sbit  CAPTVAL43_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B3;
    sbit  CAPTVAL44_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B4;
    sbit  CAPTVAL45_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B5;
    sbit  CAPTVAL46_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B6;
    sbit  CAPTVAL47_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B7;
    sbit  CAPTVAL48_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B8;
    sbit  CAPTVAL49_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B9;
    sbit  CAPTVAL410_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B10;
    sbit  CAPTVAL411_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B11;
    sbit  CAPTVAL412_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B12;
    sbit  CAPTVAL413_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B13;
    sbit  CAPTVAL414_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B14;
    sbit  CAPTVAL415_PWM1_SM3CVAL4_bit at PWM1_SM3CVAL4.B15;

sfr unsigned int   volatile PWM1_SM0CVAL4CYC     absolute 0x400B3052;
    sbit  CVAL4CYC0_PWM1_SM0CVAL4CYC_bit at PWM1_SM0CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM1_SM0CVAL4CYC_bit at PWM1_SM0CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM1_SM0CVAL4CYC_bit at PWM1_SM0CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM1_SM0CVAL4CYC_bit at PWM1_SM0CVAL4CYC.B3;

sfr unsigned int   volatile PWM1_SM1CVAL4CYC     absolute 0x400B30B2;
    sbit  CVAL4CYC0_PWM1_SM1CVAL4CYC_bit at PWM1_SM1CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM1_SM1CVAL4CYC_bit at PWM1_SM1CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM1_SM1CVAL4CYC_bit at PWM1_SM1CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM1_SM1CVAL4CYC_bit at PWM1_SM1CVAL4CYC.B3;

sfr unsigned int   volatile PWM1_SM2CVAL4CYC     absolute 0x400B3112;
    sbit  CVAL4CYC0_PWM1_SM2CVAL4CYC_bit at PWM1_SM2CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM1_SM2CVAL4CYC_bit at PWM1_SM2CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM1_SM2CVAL4CYC_bit at PWM1_SM2CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM1_SM2CVAL4CYC_bit at PWM1_SM2CVAL4CYC.B3;

sfr unsigned int   volatile PWM1_SM3CVAL4CYC     absolute 0x400B3172;
    sbit  CVAL4CYC0_PWM1_SM3CVAL4CYC_bit at PWM1_SM3CVAL4CYC.B0;
    sbit  CVAL4CYC1_PWM1_SM3CVAL4CYC_bit at PWM1_SM3CVAL4CYC.B1;
    sbit  CVAL4CYC2_PWM1_SM3CVAL4CYC_bit at PWM1_SM3CVAL4CYC.B2;
    sbit  CVAL4CYC3_PWM1_SM3CVAL4CYC_bit at PWM1_SM3CVAL4CYC.B3;

sfr unsigned int   volatile PWM1_SM0CVAL5        absolute 0x400B3054;
    sbit  CAPTVAL50_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B0;
    sbit  CAPTVAL51_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B1;
    sbit  CAPTVAL52_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B2;
    sbit  CAPTVAL53_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B3;
    sbit  CAPTVAL54_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B4;
    sbit  CAPTVAL55_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B5;
    sbit  CAPTVAL56_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B6;
    sbit  CAPTVAL57_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B7;
    sbit  CAPTVAL58_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B8;
    sbit  CAPTVAL59_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B9;
    sbit  CAPTVAL510_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B10;
    sbit  CAPTVAL511_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B11;
    sbit  CAPTVAL512_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B12;
    sbit  CAPTVAL513_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B13;
    sbit  CAPTVAL514_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B14;
    sbit  CAPTVAL515_PWM1_SM0CVAL5_bit at PWM1_SM0CVAL5.B15;

sfr unsigned int   volatile PWM1_SM1CVAL5        absolute 0x400B30B4;
    sbit  CAPTVAL50_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B0;
    sbit  CAPTVAL51_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B1;
    sbit  CAPTVAL52_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B2;
    sbit  CAPTVAL53_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B3;
    sbit  CAPTVAL54_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B4;
    sbit  CAPTVAL55_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B5;
    sbit  CAPTVAL56_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B6;
    sbit  CAPTVAL57_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B7;
    sbit  CAPTVAL58_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B8;
    sbit  CAPTVAL59_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B9;
    sbit  CAPTVAL510_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B10;
    sbit  CAPTVAL511_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B11;
    sbit  CAPTVAL512_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B12;
    sbit  CAPTVAL513_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B13;
    sbit  CAPTVAL514_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B14;
    sbit  CAPTVAL515_PWM1_SM1CVAL5_bit at PWM1_SM1CVAL5.B15;

sfr unsigned int   volatile PWM1_SM2CVAL5        absolute 0x400B3114;
    sbit  CAPTVAL50_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B0;
    sbit  CAPTVAL51_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B1;
    sbit  CAPTVAL52_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B2;
    sbit  CAPTVAL53_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B3;
    sbit  CAPTVAL54_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B4;
    sbit  CAPTVAL55_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B5;
    sbit  CAPTVAL56_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B6;
    sbit  CAPTVAL57_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B7;
    sbit  CAPTVAL58_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B8;
    sbit  CAPTVAL59_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B9;
    sbit  CAPTVAL510_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B10;
    sbit  CAPTVAL511_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B11;
    sbit  CAPTVAL512_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B12;
    sbit  CAPTVAL513_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B13;
    sbit  CAPTVAL514_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B14;
    sbit  CAPTVAL515_PWM1_SM2CVAL5_bit at PWM1_SM2CVAL5.B15;

sfr unsigned int   volatile PWM1_SM3CVAL5        absolute 0x400B3174;
    sbit  CAPTVAL50_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B0;
    sbit  CAPTVAL51_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B1;
    sbit  CAPTVAL52_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B2;
    sbit  CAPTVAL53_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B3;
    sbit  CAPTVAL54_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B4;
    sbit  CAPTVAL55_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B5;
    sbit  CAPTVAL56_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B6;
    sbit  CAPTVAL57_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B7;
    sbit  CAPTVAL58_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B8;
    sbit  CAPTVAL59_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B9;
    sbit  CAPTVAL510_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B10;
    sbit  CAPTVAL511_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B11;
    sbit  CAPTVAL512_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B12;
    sbit  CAPTVAL513_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B13;
    sbit  CAPTVAL514_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B14;
    sbit  CAPTVAL515_PWM1_SM3CVAL5_bit at PWM1_SM3CVAL5.B15;

sfr unsigned int   volatile PWM1_SM0CVAL5CYC     absolute 0x400B3056;
    sbit  CVAL5CYC0_PWM1_SM0CVAL5CYC_bit at PWM1_SM0CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM1_SM0CVAL5CYC_bit at PWM1_SM0CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM1_SM0CVAL5CYC_bit at PWM1_SM0CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM1_SM0CVAL5CYC_bit at PWM1_SM0CVAL5CYC.B3;

sfr unsigned int   volatile PWM1_SM1CVAL5CYC     absolute 0x400B30B6;
    sbit  CVAL5CYC0_PWM1_SM1CVAL5CYC_bit at PWM1_SM1CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM1_SM1CVAL5CYC_bit at PWM1_SM1CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM1_SM1CVAL5CYC_bit at PWM1_SM1CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM1_SM1CVAL5CYC_bit at PWM1_SM1CVAL5CYC.B3;

sfr unsigned int   volatile PWM1_SM2CVAL5CYC     absolute 0x400B3116;
    sbit  CVAL5CYC0_PWM1_SM2CVAL5CYC_bit at PWM1_SM2CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM1_SM2CVAL5CYC_bit at PWM1_SM2CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM1_SM2CVAL5CYC_bit at PWM1_SM2CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM1_SM2CVAL5CYC_bit at PWM1_SM2CVAL5CYC.B3;

sfr unsigned int   volatile PWM1_SM3CVAL5CYC     absolute 0x400B3176;
    sbit  CVAL5CYC0_PWM1_SM3CVAL5CYC_bit at PWM1_SM3CVAL5CYC.B0;
    sbit  CVAL5CYC1_PWM1_SM3CVAL5CYC_bit at PWM1_SM3CVAL5CYC.B1;
    sbit  CVAL5CYC2_PWM1_SM3CVAL5CYC_bit at PWM1_SM3CVAL5CYC.B2;
    sbit  CVAL5CYC3_PWM1_SM3CVAL5CYC_bit at PWM1_SM3CVAL5CYC.B3;

sfr unsigned int   volatile PWM1_OUTEN           absolute 0x400B3180;
    sbit  PWMX_EN0_PWM1_OUTEN_bit at PWM1_OUTEN.B0;
    sbit  PWMX_EN1_PWM1_OUTEN_bit at PWM1_OUTEN.B1;
    sbit  PWMX_EN2_PWM1_OUTEN_bit at PWM1_OUTEN.B2;
    sbit  PWMX_EN3_PWM1_OUTEN_bit at PWM1_OUTEN.B3;
    sbit  PWMB_EN0_PWM1_OUTEN_bit at PWM1_OUTEN.B4;
    sbit  PWMB_EN1_PWM1_OUTEN_bit at PWM1_OUTEN.B5;
    sbit  PWMB_EN2_PWM1_OUTEN_bit at PWM1_OUTEN.B6;
    sbit  PWMB_EN3_PWM1_OUTEN_bit at PWM1_OUTEN.B7;
    sbit  PWMA_EN0_PWM1_OUTEN_bit at PWM1_OUTEN.B8;
    sbit  PWMA_EN1_PWM1_OUTEN_bit at PWM1_OUTEN.B9;
    sbit  PWMA_EN2_PWM1_OUTEN_bit at PWM1_OUTEN.B10;
    sbit  PWMA_EN3_PWM1_OUTEN_bit at PWM1_OUTEN.B11;

sfr unsigned int   volatile PWM1_MASK            absolute 0x400B3182;
    sbit  MASKX0_PWM1_MASK_bit at PWM1_MASK.B0;
    sbit  MASKX1_PWM1_MASK_bit at PWM1_MASK.B1;
    sbit  MASKX2_PWM1_MASK_bit at PWM1_MASK.B2;
    sbit  MASKX3_PWM1_MASK_bit at PWM1_MASK.B3;
    sbit  MASKB0_PWM1_MASK_bit at PWM1_MASK.B4;
    sbit  MASKB1_PWM1_MASK_bit at PWM1_MASK.B5;
    sbit  MASKB2_PWM1_MASK_bit at PWM1_MASK.B6;
    sbit  MASKB3_PWM1_MASK_bit at PWM1_MASK.B7;
    sbit  MASKA0_PWM1_MASK_bit at PWM1_MASK.B8;
    sbit  MASKA1_PWM1_MASK_bit at PWM1_MASK.B9;
    sbit  MASKA2_PWM1_MASK_bit at PWM1_MASK.B10;
    sbit  MASKA3_PWM1_MASK_bit at PWM1_MASK.B11;
    sbit  UPDATE_MASK0_PWM1_MASK_bit at PWM1_MASK.B12;
    sbit  UPDATE_MASK1_PWM1_MASK_bit at PWM1_MASK.B13;
    sbit  UPDATE_MASK2_PWM1_MASK_bit at PWM1_MASK.B14;
    sbit  UPDATE_MASK3_PWM1_MASK_bit at PWM1_MASK.B15;

sfr unsigned int   volatile PWM1_SWCOUT          absolute 0x400B3184;
    sbit  SM0OUT45_PWM1_SWCOUT_bit at PWM1_SWCOUT.B0;
    sbit  SM0OUT23_PWM1_SWCOUT_bit at PWM1_SWCOUT.B1;
    sbit  SM1OUT45_PWM1_SWCOUT_bit at PWM1_SWCOUT.B2;
    sbit  SM1OUT23_PWM1_SWCOUT_bit at PWM1_SWCOUT.B3;
    sbit  SM2OUT45_PWM1_SWCOUT_bit at PWM1_SWCOUT.B4;
    sbit  SM2OUT23_PWM1_SWCOUT_bit at PWM1_SWCOUT.B5;
    sbit  SM3OUT45_PWM1_SWCOUT_bit at PWM1_SWCOUT.B6;
    sbit  SM3OUT23_PWM1_SWCOUT_bit at PWM1_SWCOUT.B7;

sfr unsigned int   volatile PWM1_DTSRCSEL        absolute 0x400B3186;
    sbit  SM0SEL450_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B0;
    sbit  SM0SEL451_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B1;
    sbit  SM0SEL230_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B2;
    sbit  SM0SEL231_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B3;
    sbit  SM1SEL450_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B4;
    sbit  SM1SEL451_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B5;
    sbit  SM1SEL230_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B6;
    sbit  SM1SEL231_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B7;
    sbit  SM2SEL450_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B8;
    sbit  SM2SEL451_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B9;
    sbit  SM2SEL230_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B10;
    sbit  SM2SEL231_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B11;
    sbit  SM3SEL450_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B12;
    sbit  SM3SEL451_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B13;
    sbit  SM3SEL230_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B14;
    sbit  SM3SEL231_PWM1_DTSRCSEL_bit at PWM1_DTSRCSEL.B15;

sfr unsigned int   volatile PWM1_MCTRL0          absolute 0x400B3188;
    sbit  LDOK0_PWM1_MCTRL0_bit at PWM1_MCTRL0.B0;
    sbit  LDOK1_PWM1_MCTRL0_bit at PWM1_MCTRL0.B1;
    sbit  LDOK2_PWM1_MCTRL0_bit at PWM1_MCTRL0.B2;
    sbit  LDOK3_PWM1_MCTRL0_bit at PWM1_MCTRL0.B3;
    sbit  CLDOK0_PWM1_MCTRL0_bit at PWM1_MCTRL0.B4;
    sbit  CLDOK1_PWM1_MCTRL0_bit at PWM1_MCTRL0.B5;
    sbit  CLDOK2_PWM1_MCTRL0_bit at PWM1_MCTRL0.B6;
    sbit  CLDOK3_PWM1_MCTRL0_bit at PWM1_MCTRL0.B7;
    sbit  RUN0_PWM1_MCTRL0_bit at PWM1_MCTRL0.B8;
    sbit  RUN1_PWM1_MCTRL0_bit at PWM1_MCTRL0.B9;
    sbit  RUN2_PWM1_MCTRL0_bit at PWM1_MCTRL0.B10;
    sbit  RUN3_PWM1_MCTRL0_bit at PWM1_MCTRL0.B11;
    sbit  IPOL0_PWM1_MCTRL0_bit at PWM1_MCTRL0.B12;
    sbit  IPOL1_PWM1_MCTRL0_bit at PWM1_MCTRL0.B13;
    sbit  IPOL2_PWM1_MCTRL0_bit at PWM1_MCTRL0.B14;
    sbit  IPOL3_PWM1_MCTRL0_bit at PWM1_MCTRL0.B15;

sfr unsigned int   volatile PWM1_MCTRL1          absolute 0x400B318A;
    sbit  MONPLL0_PWM1_MCTRL1_bit at PWM1_MCTRL1.B0;
    sbit  MONPLL1_PWM1_MCTRL1_bit at PWM1_MCTRL1.B1;

sfr unsigned int   volatile PWM1_FCTRL           absolute 0x400B318C;
    sbit  FIE0_PWM1_FCTRL_bit at PWM1_FCTRL.B0;
    sbit  FIE1_PWM1_FCTRL_bit at PWM1_FCTRL.B1;
    sbit  FIE2_PWM1_FCTRL_bit at PWM1_FCTRL.B2;
    sbit  FIE3_PWM1_FCTRL_bit at PWM1_FCTRL.B3;
    sbit  FSAFE0_PWM1_FCTRL_bit at PWM1_FCTRL.B4;
    sbit  FSAFE1_PWM1_FCTRL_bit at PWM1_FCTRL.B5;
    sbit  FSAFE2_PWM1_FCTRL_bit at PWM1_FCTRL.B6;
    sbit  FSAFE3_PWM1_FCTRL_bit at PWM1_FCTRL.B7;
    sbit  FAUTO0_PWM1_FCTRL_bit at PWM1_FCTRL.B8;
    sbit  FAUTO1_PWM1_FCTRL_bit at PWM1_FCTRL.B9;
    sbit  FAUTO2_PWM1_FCTRL_bit at PWM1_FCTRL.B10;
    sbit  FAUTO3_PWM1_FCTRL_bit at PWM1_FCTRL.B11;
    sbit  FLVL0_PWM1_FCTRL_bit at PWM1_FCTRL.B12;
    sbit  FLVL1_PWM1_FCTRL_bit at PWM1_FCTRL.B13;
    sbit  FLVL2_PWM1_FCTRL_bit at PWM1_FCTRL.B14;
    sbit  FLVL3_PWM1_FCTRL_bit at PWM1_FCTRL.B15;

sfr unsigned int   volatile PWM1_FSTS            absolute 0x400B318E;
    sbit  FFLAG0_PWM1_FSTS_bit at PWM1_FSTS.B0;
    sbit  FFLAG1_PWM1_FSTS_bit at PWM1_FSTS.B1;
    sbit  FFLAG2_PWM1_FSTS_bit at PWM1_FSTS.B2;
    sbit  FFLAG3_PWM1_FSTS_bit at PWM1_FSTS.B3;
    sbit  FFULL0_PWM1_FSTS_bit at PWM1_FSTS.B4;
    sbit  FFULL1_PWM1_FSTS_bit at PWM1_FSTS.B5;
    sbit  FFULL2_PWM1_FSTS_bit at PWM1_FSTS.B6;
    sbit  FFULL3_PWM1_FSTS_bit at PWM1_FSTS.B7;
    sbit  FFPIN0_PWM1_FSTS_bit at PWM1_FSTS.B8;
    sbit  FFPIN1_PWM1_FSTS_bit at PWM1_FSTS.B9;
    sbit  FFPIN2_PWM1_FSTS_bit at PWM1_FSTS.B10;
    sbit  FFPIN3_PWM1_FSTS_bit at PWM1_FSTS.B11;
    sbit  FHALF0_PWM1_FSTS_bit at PWM1_FSTS.B12;
    sbit  FHALF1_PWM1_FSTS_bit at PWM1_FSTS.B13;
    sbit  FHALF2_PWM1_FSTS_bit at PWM1_FSTS.B14;
    sbit  FHALF3_PWM1_FSTS_bit at PWM1_FSTS.B15;

sfr unsigned int   volatile PWM1_FFILT           absolute 0x400B3190;
    sbit  FILT_PER0_PWM1_FFILT_bit at PWM1_FFILT.B0;
    sbit  FILT_PER1_PWM1_FFILT_bit at PWM1_FFILT.B1;
    sbit  FILT_PER2_PWM1_FFILT_bit at PWM1_FFILT.B2;
    sbit  FILT_PER3_PWM1_FFILT_bit at PWM1_FFILT.B3;
    sbit  FILT_PER4_PWM1_FFILT_bit at PWM1_FFILT.B4;
    sbit  FILT_PER5_PWM1_FFILT_bit at PWM1_FFILT.B5;
    sbit  FILT_PER6_PWM1_FFILT_bit at PWM1_FFILT.B6;
    sbit  FILT_PER7_PWM1_FFILT_bit at PWM1_FFILT.B7;
    sbit  FILT_CNT0_PWM1_FFILT_bit at PWM1_FFILT.B8;
    sbit  FILT_CNT1_PWM1_FFILT_bit at PWM1_FFILT.B9;
    sbit  FILT_CNT2_PWM1_FFILT_bit at PWM1_FFILT.B10;
    sbit  GSTR_PWM1_FFILT_bit at PWM1_FFILT.B15;

sfr unsigned int   volatile PWM1_FTST            absolute 0x400B3192;
    sbit  FTEST_PWM1_FTST_bit at PWM1_FTST.B0;

sfr unsigned int   volatile PWM1_FCTRL2          absolute 0x400B3194;
    sbit  NOCOMB0_PWM1_FCTRL2_bit at PWM1_FCTRL2.B0;
    sbit  NOCOMB1_PWM1_FCTRL2_bit at PWM1_FCTRL2.B1;
    sbit  NOCOMB2_PWM1_FCTRL2_bit at PWM1_FCTRL2.B2;
    sbit  NOCOMB3_PWM1_FCTRL2_bit at PWM1_FCTRL2.B3;

sfr unsigned long   volatile PIT_MCR              absolute 0x40037000;
    sbit  FRZ_PIT_MCR_bit at PIT_MCR.B0;
    sbit  MDIS_PIT_MCR_bit at PIT_MCR.B1;

sfr unsigned long   volatile PIT_LTMR64H          absolute 0x400370E0;
    const register unsigned short int LTH0 = 0;
    sbit  LTH0_bit at PIT_LTMR64H.B0;
    const register unsigned short int LTH1 = 1;
    sbit  LTH1_bit at PIT_LTMR64H.B1;
    const register unsigned short int LTH2 = 2;
    sbit  LTH2_bit at PIT_LTMR64H.B2;
    const register unsigned short int LTH3 = 3;
    sbit  LTH3_bit at PIT_LTMR64H.B3;
    const register unsigned short int LTH4 = 4;
    sbit  LTH4_bit at PIT_LTMR64H.B4;
    const register unsigned short int LTH5 = 5;
    sbit  LTH5_bit at PIT_LTMR64H.B5;
    const register unsigned short int LTH6 = 6;
    sbit  LTH6_bit at PIT_LTMR64H.B6;
    const register unsigned short int LTH7 = 7;
    sbit  LTH7_bit at PIT_LTMR64H.B7;
    const register unsigned short int LTH8 = 8;
    sbit  LTH8_bit at PIT_LTMR64H.B8;
    const register unsigned short int LTH9 = 9;
    sbit  LTH9_bit at PIT_LTMR64H.B9;
    const register unsigned short int LTH10 = 10;
    sbit  LTH10_bit at PIT_LTMR64H.B10;
    const register unsigned short int LTH11 = 11;
    sbit  LTH11_bit at PIT_LTMR64H.B11;
    const register unsigned short int LTH12 = 12;
    sbit  LTH12_bit at PIT_LTMR64H.B12;
    const register unsigned short int LTH13 = 13;
    sbit  LTH13_bit at PIT_LTMR64H.B13;
    const register unsigned short int LTH14 = 14;
    sbit  LTH14_bit at PIT_LTMR64H.B14;
    const register unsigned short int LTH15 = 15;
    sbit  LTH15_bit at PIT_LTMR64H.B15;
    const register unsigned short int LTH16 = 16;
    sbit  LTH16_bit at PIT_LTMR64H.B16;
    const register unsigned short int LTH17 = 17;
    sbit  LTH17_bit at PIT_LTMR64H.B17;
    const register unsigned short int LTH18 = 18;
    sbit  LTH18_bit at PIT_LTMR64H.B18;
    const register unsigned short int LTH19 = 19;
    sbit  LTH19_bit at PIT_LTMR64H.B19;
    const register unsigned short int LTH20 = 20;
    sbit  LTH20_bit at PIT_LTMR64H.B20;
    const register unsigned short int LTH21 = 21;
    sbit  LTH21_bit at PIT_LTMR64H.B21;
    const register unsigned short int LTH22 = 22;
    sbit  LTH22_bit at PIT_LTMR64H.B22;
    const register unsigned short int LTH23 = 23;
    sbit  LTH23_bit at PIT_LTMR64H.B23;
    const register unsigned short int LTH24 = 24;
    sbit  LTH24_bit at PIT_LTMR64H.B24;
    const register unsigned short int LTH25 = 25;
    sbit  LTH25_bit at PIT_LTMR64H.B25;
    const register unsigned short int LTH26 = 26;
    sbit  LTH26_bit at PIT_LTMR64H.B26;
    const register unsigned short int LTH27 = 27;
    sbit  LTH27_bit at PIT_LTMR64H.B27;
    const register unsigned short int LTH28 = 28;
    sbit  LTH28_bit at PIT_LTMR64H.B28;
    const register unsigned short int LTH29 = 29;
    sbit  LTH29_bit at PIT_LTMR64H.B29;
    const register unsigned short int LTH30 = 30;
    sbit  LTH30_bit at PIT_LTMR64H.B30;
    const register unsigned short int LTH31 = 31;
    sbit  LTH31_bit at PIT_LTMR64H.B31;

sfr unsigned long   volatile PIT_LTMR64L          absolute 0x400370E4;
    const register unsigned short int LTL0 = 0;
    sbit  LTL0_bit at PIT_LTMR64L.B0;
    const register unsigned short int LTL1 = 1;
    sbit  LTL1_bit at PIT_LTMR64L.B1;
    const register unsigned short int LTL2 = 2;
    sbit  LTL2_bit at PIT_LTMR64L.B2;
    const register unsigned short int LTL3 = 3;
    sbit  LTL3_bit at PIT_LTMR64L.B3;
    const register unsigned short int LTL4 = 4;
    sbit  LTL4_bit at PIT_LTMR64L.B4;
    const register unsigned short int LTL5 = 5;
    sbit  LTL5_bit at PIT_LTMR64L.B5;
    const register unsigned short int LTL6 = 6;
    sbit  LTL6_bit at PIT_LTMR64L.B6;
    const register unsigned short int LTL7 = 7;
    sbit  LTL7_bit at PIT_LTMR64L.B7;
    const register unsigned short int LTL8 = 8;
    sbit  LTL8_bit at PIT_LTMR64L.B8;
    const register unsigned short int LTL9 = 9;
    sbit  LTL9_bit at PIT_LTMR64L.B9;
    const register unsigned short int LTL10 = 10;
    sbit  LTL10_bit at PIT_LTMR64L.B10;
    const register unsigned short int LTL11 = 11;
    sbit  LTL11_bit at PIT_LTMR64L.B11;
    const register unsigned short int LTL12 = 12;
    sbit  LTL12_bit at PIT_LTMR64L.B12;
    const register unsigned short int LTL13 = 13;
    sbit  LTL13_bit at PIT_LTMR64L.B13;
    const register unsigned short int LTL14 = 14;
    sbit  LTL14_bit at PIT_LTMR64L.B14;
    const register unsigned short int LTL15 = 15;
    sbit  LTL15_bit at PIT_LTMR64L.B15;
    const register unsigned short int LTL16 = 16;
    sbit  LTL16_bit at PIT_LTMR64L.B16;
    const register unsigned short int LTL17 = 17;
    sbit  LTL17_bit at PIT_LTMR64L.B17;
    const register unsigned short int LTL18 = 18;
    sbit  LTL18_bit at PIT_LTMR64L.B18;
    const register unsigned short int LTL19 = 19;
    sbit  LTL19_bit at PIT_LTMR64L.B19;
    const register unsigned short int LTL20 = 20;
    sbit  LTL20_bit at PIT_LTMR64L.B20;
    const register unsigned short int LTL21 = 21;
    sbit  LTL21_bit at PIT_LTMR64L.B21;
    const register unsigned short int LTL22 = 22;
    sbit  LTL22_bit at PIT_LTMR64L.B22;
    const register unsigned short int LTL23 = 23;
    sbit  LTL23_bit at PIT_LTMR64L.B23;
    const register unsigned short int LTL24 = 24;
    sbit  LTL24_bit at PIT_LTMR64L.B24;
    const register unsigned short int LTL25 = 25;
    sbit  LTL25_bit at PIT_LTMR64L.B25;
    const register unsigned short int LTL26 = 26;
    sbit  LTL26_bit at PIT_LTMR64L.B26;
    const register unsigned short int LTL27 = 27;
    sbit  LTL27_bit at PIT_LTMR64L.B27;
    const register unsigned short int LTL28 = 28;
    sbit  LTL28_bit at PIT_LTMR64L.B28;
    const register unsigned short int LTL29 = 29;
    sbit  LTL29_bit at PIT_LTMR64L.B29;
    const register unsigned short int LTL30 = 30;
    sbit  LTL30_bit at PIT_LTMR64L.B30;
    const register unsigned short int LTL31 = 31;
    sbit  LTL31_bit at PIT_LTMR64L.B31;

sfr unsigned long   volatile PIT_LDVAL0           absolute 0x40037100;
    const register unsigned short int TSV0 = 0;
    sbit  TSV0_bit at PIT_LDVAL0.B0;
    const register unsigned short int TSV1 = 1;
    sbit  TSV1_bit at PIT_LDVAL0.B1;
    const register unsigned short int TSV2 = 2;
    sbit  TSV2_bit at PIT_LDVAL0.B2;
    const register unsigned short int TSV3 = 3;
    sbit  TSV3_bit at PIT_LDVAL0.B3;
    const register unsigned short int TSV4 = 4;
    sbit  TSV4_bit at PIT_LDVAL0.B4;
    const register unsigned short int TSV5 = 5;
    sbit  TSV5_bit at PIT_LDVAL0.B5;
    const register unsigned short int TSV6 = 6;
    sbit  TSV6_bit at PIT_LDVAL0.B6;
    const register unsigned short int TSV7 = 7;
    sbit  TSV7_bit at PIT_LDVAL0.B7;
    const register unsigned short int TSV8 = 8;
    sbit  TSV8_bit at PIT_LDVAL0.B8;
    const register unsigned short int TSV9 = 9;
    sbit  TSV9_bit at PIT_LDVAL0.B9;
    const register unsigned short int TSV10 = 10;
    sbit  TSV10_bit at PIT_LDVAL0.B10;
    const register unsigned short int TSV11 = 11;
    sbit  TSV11_bit at PIT_LDVAL0.B11;
    const register unsigned short int TSV12 = 12;
    sbit  TSV12_bit at PIT_LDVAL0.B12;
    const register unsigned short int TSV13 = 13;
    sbit  TSV13_bit at PIT_LDVAL0.B13;
    const register unsigned short int TSV14 = 14;
    sbit  TSV14_bit at PIT_LDVAL0.B14;
    const register unsigned short int TSV15 = 15;
    sbit  TSV15_bit at PIT_LDVAL0.B15;
    const register unsigned short int TSV16 = 16;
    sbit  TSV16_bit at PIT_LDVAL0.B16;
    const register unsigned short int TSV17 = 17;
    sbit  TSV17_bit at PIT_LDVAL0.B17;
    const register unsigned short int TSV18 = 18;
    sbit  TSV18_bit at PIT_LDVAL0.B18;
    const register unsigned short int TSV19 = 19;
    sbit  TSV19_bit at PIT_LDVAL0.B19;
    const register unsigned short int TSV20 = 20;
    sbit  TSV20_bit at PIT_LDVAL0.B20;
    const register unsigned short int TSV21 = 21;
    sbit  TSV21_bit at PIT_LDVAL0.B21;
    const register unsigned short int TSV22 = 22;
    sbit  TSV22_bit at PIT_LDVAL0.B22;
    const register unsigned short int TSV23 = 23;
    sbit  TSV23_bit at PIT_LDVAL0.B23;
    const register unsigned short int TSV24 = 24;
    sbit  TSV24_bit at PIT_LDVAL0.B24;
    const register unsigned short int TSV25 = 25;
    sbit  TSV25_bit at PIT_LDVAL0.B25;
    const register unsigned short int TSV26 = 26;
    sbit  TSV26_bit at PIT_LDVAL0.B26;
    const register unsigned short int TSV27 = 27;
    sbit  TSV27_bit at PIT_LDVAL0.B27;
    const register unsigned short int TSV28 = 28;
    sbit  TSV28_bit at PIT_LDVAL0.B28;
    const register unsigned short int TSV29 = 29;
    sbit  TSV29_bit at PIT_LDVAL0.B29;
    const register unsigned short int TSV30 = 30;
    sbit  TSV30_bit at PIT_LDVAL0.B30;
    const register unsigned short int TSV31 = 31;
    sbit  TSV31_bit at PIT_LDVAL0.B31;

sfr unsigned long   volatile PIT_LDVAL1           absolute 0x40037110;
    sbit  TSV0_PIT_LDVAL1_bit at PIT_LDVAL1.B0;
    sbit  TSV1_PIT_LDVAL1_bit at PIT_LDVAL1.B1;
    sbit  TSV2_PIT_LDVAL1_bit at PIT_LDVAL1.B2;
    sbit  TSV3_PIT_LDVAL1_bit at PIT_LDVAL1.B3;
    sbit  TSV4_PIT_LDVAL1_bit at PIT_LDVAL1.B4;
    sbit  TSV5_PIT_LDVAL1_bit at PIT_LDVAL1.B5;
    sbit  TSV6_PIT_LDVAL1_bit at PIT_LDVAL1.B6;
    sbit  TSV7_PIT_LDVAL1_bit at PIT_LDVAL1.B7;
    sbit  TSV8_PIT_LDVAL1_bit at PIT_LDVAL1.B8;
    sbit  TSV9_PIT_LDVAL1_bit at PIT_LDVAL1.B9;
    sbit  TSV10_PIT_LDVAL1_bit at PIT_LDVAL1.B10;
    sbit  TSV11_PIT_LDVAL1_bit at PIT_LDVAL1.B11;
    sbit  TSV12_PIT_LDVAL1_bit at PIT_LDVAL1.B12;
    sbit  TSV13_PIT_LDVAL1_bit at PIT_LDVAL1.B13;
    sbit  TSV14_PIT_LDVAL1_bit at PIT_LDVAL1.B14;
    sbit  TSV15_PIT_LDVAL1_bit at PIT_LDVAL1.B15;
    sbit  TSV16_PIT_LDVAL1_bit at PIT_LDVAL1.B16;
    sbit  TSV17_PIT_LDVAL1_bit at PIT_LDVAL1.B17;
    sbit  TSV18_PIT_LDVAL1_bit at PIT_LDVAL1.B18;
    sbit  TSV19_PIT_LDVAL1_bit at PIT_LDVAL1.B19;
    sbit  TSV20_PIT_LDVAL1_bit at PIT_LDVAL1.B20;
    sbit  TSV21_PIT_LDVAL1_bit at PIT_LDVAL1.B21;
    sbit  TSV22_PIT_LDVAL1_bit at PIT_LDVAL1.B22;
    sbit  TSV23_PIT_LDVAL1_bit at PIT_LDVAL1.B23;
    sbit  TSV24_PIT_LDVAL1_bit at PIT_LDVAL1.B24;
    sbit  TSV25_PIT_LDVAL1_bit at PIT_LDVAL1.B25;
    sbit  TSV26_PIT_LDVAL1_bit at PIT_LDVAL1.B26;
    sbit  TSV27_PIT_LDVAL1_bit at PIT_LDVAL1.B27;
    sbit  TSV28_PIT_LDVAL1_bit at PIT_LDVAL1.B28;
    sbit  TSV29_PIT_LDVAL1_bit at PIT_LDVAL1.B29;
    sbit  TSV30_PIT_LDVAL1_bit at PIT_LDVAL1.B30;
    sbit  TSV31_PIT_LDVAL1_bit at PIT_LDVAL1.B31;

sfr unsigned long   volatile PIT_LDVAL2           absolute 0x40037120;
    sbit  TSV0_PIT_LDVAL2_bit at PIT_LDVAL2.B0;
    sbit  TSV1_PIT_LDVAL2_bit at PIT_LDVAL2.B1;
    sbit  TSV2_PIT_LDVAL2_bit at PIT_LDVAL2.B2;
    sbit  TSV3_PIT_LDVAL2_bit at PIT_LDVAL2.B3;
    sbit  TSV4_PIT_LDVAL2_bit at PIT_LDVAL2.B4;
    sbit  TSV5_PIT_LDVAL2_bit at PIT_LDVAL2.B5;
    sbit  TSV6_PIT_LDVAL2_bit at PIT_LDVAL2.B6;
    sbit  TSV7_PIT_LDVAL2_bit at PIT_LDVAL2.B7;
    sbit  TSV8_PIT_LDVAL2_bit at PIT_LDVAL2.B8;
    sbit  TSV9_PIT_LDVAL2_bit at PIT_LDVAL2.B9;
    sbit  TSV10_PIT_LDVAL2_bit at PIT_LDVAL2.B10;
    sbit  TSV11_PIT_LDVAL2_bit at PIT_LDVAL2.B11;
    sbit  TSV12_PIT_LDVAL2_bit at PIT_LDVAL2.B12;
    sbit  TSV13_PIT_LDVAL2_bit at PIT_LDVAL2.B13;
    sbit  TSV14_PIT_LDVAL2_bit at PIT_LDVAL2.B14;
    sbit  TSV15_PIT_LDVAL2_bit at PIT_LDVAL2.B15;
    sbit  TSV16_PIT_LDVAL2_bit at PIT_LDVAL2.B16;
    sbit  TSV17_PIT_LDVAL2_bit at PIT_LDVAL2.B17;
    sbit  TSV18_PIT_LDVAL2_bit at PIT_LDVAL2.B18;
    sbit  TSV19_PIT_LDVAL2_bit at PIT_LDVAL2.B19;
    sbit  TSV20_PIT_LDVAL2_bit at PIT_LDVAL2.B20;
    sbit  TSV21_PIT_LDVAL2_bit at PIT_LDVAL2.B21;
    sbit  TSV22_PIT_LDVAL2_bit at PIT_LDVAL2.B22;
    sbit  TSV23_PIT_LDVAL2_bit at PIT_LDVAL2.B23;
    sbit  TSV24_PIT_LDVAL2_bit at PIT_LDVAL2.B24;
    sbit  TSV25_PIT_LDVAL2_bit at PIT_LDVAL2.B25;
    sbit  TSV26_PIT_LDVAL2_bit at PIT_LDVAL2.B26;
    sbit  TSV27_PIT_LDVAL2_bit at PIT_LDVAL2.B27;
    sbit  TSV28_PIT_LDVAL2_bit at PIT_LDVAL2.B28;
    sbit  TSV29_PIT_LDVAL2_bit at PIT_LDVAL2.B29;
    sbit  TSV30_PIT_LDVAL2_bit at PIT_LDVAL2.B30;
    sbit  TSV31_PIT_LDVAL2_bit at PIT_LDVAL2.B31;

sfr unsigned long   volatile PIT_LDVAL3           absolute 0x40037130;
    sbit  TSV0_PIT_LDVAL3_bit at PIT_LDVAL3.B0;
    sbit  TSV1_PIT_LDVAL3_bit at PIT_LDVAL3.B1;
    sbit  TSV2_PIT_LDVAL3_bit at PIT_LDVAL3.B2;
    sbit  TSV3_PIT_LDVAL3_bit at PIT_LDVAL3.B3;
    sbit  TSV4_PIT_LDVAL3_bit at PIT_LDVAL3.B4;
    sbit  TSV5_PIT_LDVAL3_bit at PIT_LDVAL3.B5;
    sbit  TSV6_PIT_LDVAL3_bit at PIT_LDVAL3.B6;
    sbit  TSV7_PIT_LDVAL3_bit at PIT_LDVAL3.B7;
    sbit  TSV8_PIT_LDVAL3_bit at PIT_LDVAL3.B8;
    sbit  TSV9_PIT_LDVAL3_bit at PIT_LDVAL3.B9;
    sbit  TSV10_PIT_LDVAL3_bit at PIT_LDVAL3.B10;
    sbit  TSV11_PIT_LDVAL3_bit at PIT_LDVAL3.B11;
    sbit  TSV12_PIT_LDVAL3_bit at PIT_LDVAL3.B12;
    sbit  TSV13_PIT_LDVAL3_bit at PIT_LDVAL3.B13;
    sbit  TSV14_PIT_LDVAL3_bit at PIT_LDVAL3.B14;
    sbit  TSV15_PIT_LDVAL3_bit at PIT_LDVAL3.B15;
    sbit  TSV16_PIT_LDVAL3_bit at PIT_LDVAL3.B16;
    sbit  TSV17_PIT_LDVAL3_bit at PIT_LDVAL3.B17;
    sbit  TSV18_PIT_LDVAL3_bit at PIT_LDVAL3.B18;
    sbit  TSV19_PIT_LDVAL3_bit at PIT_LDVAL3.B19;
    sbit  TSV20_PIT_LDVAL3_bit at PIT_LDVAL3.B20;
    sbit  TSV21_PIT_LDVAL3_bit at PIT_LDVAL3.B21;
    sbit  TSV22_PIT_LDVAL3_bit at PIT_LDVAL3.B22;
    sbit  TSV23_PIT_LDVAL3_bit at PIT_LDVAL3.B23;
    sbit  TSV24_PIT_LDVAL3_bit at PIT_LDVAL3.B24;
    sbit  TSV25_PIT_LDVAL3_bit at PIT_LDVAL3.B25;
    sbit  TSV26_PIT_LDVAL3_bit at PIT_LDVAL3.B26;
    sbit  TSV27_PIT_LDVAL3_bit at PIT_LDVAL3.B27;
    sbit  TSV28_PIT_LDVAL3_bit at PIT_LDVAL3.B28;
    sbit  TSV29_PIT_LDVAL3_bit at PIT_LDVAL3.B29;
    sbit  TSV30_PIT_LDVAL3_bit at PIT_LDVAL3.B30;
    sbit  TSV31_PIT_LDVAL3_bit at PIT_LDVAL3.B31;

sfr unsigned long   volatile PIT_CVAL0            absolute 0x40037104;
    const register unsigned short int TVL0 = 0;
    sbit  TVL0_bit at PIT_CVAL0.B0;
    const register unsigned short int TVL1 = 1;
    sbit  TVL1_bit at PIT_CVAL0.B1;
    const register unsigned short int TVL2 = 2;
    sbit  TVL2_bit at PIT_CVAL0.B2;
    const register unsigned short int TVL3 = 3;
    sbit  TVL3_bit at PIT_CVAL0.B3;
    const register unsigned short int TVL4 = 4;
    sbit  TVL4_bit at PIT_CVAL0.B4;
    const register unsigned short int TVL5 = 5;
    sbit  TVL5_bit at PIT_CVAL0.B5;
    const register unsigned short int TVL6 = 6;
    sbit  TVL6_bit at PIT_CVAL0.B6;
    const register unsigned short int TVL7 = 7;
    sbit  TVL7_bit at PIT_CVAL0.B7;
    const register unsigned short int TVL8 = 8;
    sbit  TVL8_bit at PIT_CVAL0.B8;
    const register unsigned short int TVL9 = 9;
    sbit  TVL9_bit at PIT_CVAL0.B9;
    const register unsigned short int TVL10 = 10;
    sbit  TVL10_bit at PIT_CVAL0.B10;
    const register unsigned short int TVL11 = 11;
    sbit  TVL11_bit at PIT_CVAL0.B11;
    const register unsigned short int TVL12 = 12;
    sbit  TVL12_bit at PIT_CVAL0.B12;
    const register unsigned short int TVL13 = 13;
    sbit  TVL13_bit at PIT_CVAL0.B13;
    const register unsigned short int TVL14 = 14;
    sbit  TVL14_bit at PIT_CVAL0.B14;
    const register unsigned short int TVL15 = 15;
    sbit  TVL15_bit at PIT_CVAL0.B15;
    const register unsigned short int TVL16 = 16;
    sbit  TVL16_bit at PIT_CVAL0.B16;
    const register unsigned short int TVL17 = 17;
    sbit  TVL17_bit at PIT_CVAL0.B17;
    const register unsigned short int TVL18 = 18;
    sbit  TVL18_bit at PIT_CVAL0.B18;
    const register unsigned short int TVL19 = 19;
    sbit  TVL19_bit at PIT_CVAL0.B19;
    const register unsigned short int TVL20 = 20;
    sbit  TVL20_bit at PIT_CVAL0.B20;
    const register unsigned short int TVL21 = 21;
    sbit  TVL21_bit at PIT_CVAL0.B21;
    const register unsigned short int TVL22 = 22;
    sbit  TVL22_bit at PIT_CVAL0.B22;
    const register unsigned short int TVL23 = 23;
    sbit  TVL23_bit at PIT_CVAL0.B23;
    const register unsigned short int TVL24 = 24;
    sbit  TVL24_bit at PIT_CVAL0.B24;
    const register unsigned short int TVL25 = 25;
    sbit  TVL25_bit at PIT_CVAL0.B25;
    const register unsigned short int TVL26 = 26;
    sbit  TVL26_bit at PIT_CVAL0.B26;
    const register unsigned short int TVL27 = 27;
    sbit  TVL27_bit at PIT_CVAL0.B27;
    const register unsigned short int TVL28 = 28;
    sbit  TVL28_bit at PIT_CVAL0.B28;
    const register unsigned short int TVL29 = 29;
    sbit  TVL29_bit at PIT_CVAL0.B29;
    const register unsigned short int TVL30 = 30;
    sbit  TVL30_bit at PIT_CVAL0.B30;
    const register unsigned short int TVL31 = 31;
    sbit  TVL31_bit at PIT_CVAL0.B31;

sfr unsigned long   volatile PIT_CVAL1            absolute 0x40037114;
    sbit  TVL0_PIT_CVAL1_bit at PIT_CVAL1.B0;
    sbit  TVL1_PIT_CVAL1_bit at PIT_CVAL1.B1;
    sbit  TVL2_PIT_CVAL1_bit at PIT_CVAL1.B2;
    sbit  TVL3_PIT_CVAL1_bit at PIT_CVAL1.B3;
    sbit  TVL4_PIT_CVAL1_bit at PIT_CVAL1.B4;
    sbit  TVL5_PIT_CVAL1_bit at PIT_CVAL1.B5;
    sbit  TVL6_PIT_CVAL1_bit at PIT_CVAL1.B6;
    sbit  TVL7_PIT_CVAL1_bit at PIT_CVAL1.B7;
    sbit  TVL8_PIT_CVAL1_bit at PIT_CVAL1.B8;
    sbit  TVL9_PIT_CVAL1_bit at PIT_CVAL1.B9;
    sbit  TVL10_PIT_CVAL1_bit at PIT_CVAL1.B10;
    sbit  TVL11_PIT_CVAL1_bit at PIT_CVAL1.B11;
    sbit  TVL12_PIT_CVAL1_bit at PIT_CVAL1.B12;
    sbit  TVL13_PIT_CVAL1_bit at PIT_CVAL1.B13;
    sbit  TVL14_PIT_CVAL1_bit at PIT_CVAL1.B14;
    sbit  TVL15_PIT_CVAL1_bit at PIT_CVAL1.B15;
    sbit  TVL16_PIT_CVAL1_bit at PIT_CVAL1.B16;
    sbit  TVL17_PIT_CVAL1_bit at PIT_CVAL1.B17;
    sbit  TVL18_PIT_CVAL1_bit at PIT_CVAL1.B18;
    sbit  TVL19_PIT_CVAL1_bit at PIT_CVAL1.B19;
    sbit  TVL20_PIT_CVAL1_bit at PIT_CVAL1.B20;
    sbit  TVL21_PIT_CVAL1_bit at PIT_CVAL1.B21;
    sbit  TVL22_PIT_CVAL1_bit at PIT_CVAL1.B22;
    sbit  TVL23_PIT_CVAL1_bit at PIT_CVAL1.B23;
    sbit  TVL24_PIT_CVAL1_bit at PIT_CVAL1.B24;
    sbit  TVL25_PIT_CVAL1_bit at PIT_CVAL1.B25;
    sbit  TVL26_PIT_CVAL1_bit at PIT_CVAL1.B26;
    sbit  TVL27_PIT_CVAL1_bit at PIT_CVAL1.B27;
    sbit  TVL28_PIT_CVAL1_bit at PIT_CVAL1.B28;
    sbit  TVL29_PIT_CVAL1_bit at PIT_CVAL1.B29;
    sbit  TVL30_PIT_CVAL1_bit at PIT_CVAL1.B30;
    sbit  TVL31_PIT_CVAL1_bit at PIT_CVAL1.B31;

sfr unsigned long   volatile PIT_CVAL2            absolute 0x40037124;
    sbit  TVL0_PIT_CVAL2_bit at PIT_CVAL2.B0;
    sbit  TVL1_PIT_CVAL2_bit at PIT_CVAL2.B1;
    sbit  TVL2_PIT_CVAL2_bit at PIT_CVAL2.B2;
    sbit  TVL3_PIT_CVAL2_bit at PIT_CVAL2.B3;
    sbit  TVL4_PIT_CVAL2_bit at PIT_CVAL2.B4;
    sbit  TVL5_PIT_CVAL2_bit at PIT_CVAL2.B5;
    sbit  TVL6_PIT_CVAL2_bit at PIT_CVAL2.B6;
    sbit  TVL7_PIT_CVAL2_bit at PIT_CVAL2.B7;
    sbit  TVL8_PIT_CVAL2_bit at PIT_CVAL2.B8;
    sbit  TVL9_PIT_CVAL2_bit at PIT_CVAL2.B9;
    sbit  TVL10_PIT_CVAL2_bit at PIT_CVAL2.B10;
    sbit  TVL11_PIT_CVAL2_bit at PIT_CVAL2.B11;
    sbit  TVL12_PIT_CVAL2_bit at PIT_CVAL2.B12;
    sbit  TVL13_PIT_CVAL2_bit at PIT_CVAL2.B13;
    sbit  TVL14_PIT_CVAL2_bit at PIT_CVAL2.B14;
    sbit  TVL15_PIT_CVAL2_bit at PIT_CVAL2.B15;
    sbit  TVL16_PIT_CVAL2_bit at PIT_CVAL2.B16;
    sbit  TVL17_PIT_CVAL2_bit at PIT_CVAL2.B17;
    sbit  TVL18_PIT_CVAL2_bit at PIT_CVAL2.B18;
    sbit  TVL19_PIT_CVAL2_bit at PIT_CVAL2.B19;
    sbit  TVL20_PIT_CVAL2_bit at PIT_CVAL2.B20;
    sbit  TVL21_PIT_CVAL2_bit at PIT_CVAL2.B21;
    sbit  TVL22_PIT_CVAL2_bit at PIT_CVAL2.B22;
    sbit  TVL23_PIT_CVAL2_bit at PIT_CVAL2.B23;
    sbit  TVL24_PIT_CVAL2_bit at PIT_CVAL2.B24;
    sbit  TVL25_PIT_CVAL2_bit at PIT_CVAL2.B25;
    sbit  TVL26_PIT_CVAL2_bit at PIT_CVAL2.B26;
    sbit  TVL27_PIT_CVAL2_bit at PIT_CVAL2.B27;
    sbit  TVL28_PIT_CVAL2_bit at PIT_CVAL2.B28;
    sbit  TVL29_PIT_CVAL2_bit at PIT_CVAL2.B29;
    sbit  TVL30_PIT_CVAL2_bit at PIT_CVAL2.B30;
    sbit  TVL31_PIT_CVAL2_bit at PIT_CVAL2.B31;

sfr unsigned long   volatile PIT_CVAL3            absolute 0x40037134;
    sbit  TVL0_PIT_CVAL3_bit at PIT_CVAL3.B0;
    sbit  TVL1_PIT_CVAL3_bit at PIT_CVAL3.B1;
    sbit  TVL2_PIT_CVAL3_bit at PIT_CVAL3.B2;
    sbit  TVL3_PIT_CVAL3_bit at PIT_CVAL3.B3;
    sbit  TVL4_PIT_CVAL3_bit at PIT_CVAL3.B4;
    sbit  TVL5_PIT_CVAL3_bit at PIT_CVAL3.B5;
    sbit  TVL6_PIT_CVAL3_bit at PIT_CVAL3.B6;
    sbit  TVL7_PIT_CVAL3_bit at PIT_CVAL3.B7;
    sbit  TVL8_PIT_CVAL3_bit at PIT_CVAL3.B8;
    sbit  TVL9_PIT_CVAL3_bit at PIT_CVAL3.B9;
    sbit  TVL10_PIT_CVAL3_bit at PIT_CVAL3.B10;
    sbit  TVL11_PIT_CVAL3_bit at PIT_CVAL3.B11;
    sbit  TVL12_PIT_CVAL3_bit at PIT_CVAL3.B12;
    sbit  TVL13_PIT_CVAL3_bit at PIT_CVAL3.B13;
    sbit  TVL14_PIT_CVAL3_bit at PIT_CVAL3.B14;
    sbit  TVL15_PIT_CVAL3_bit at PIT_CVAL3.B15;
    sbit  TVL16_PIT_CVAL3_bit at PIT_CVAL3.B16;
    sbit  TVL17_PIT_CVAL3_bit at PIT_CVAL3.B17;
    sbit  TVL18_PIT_CVAL3_bit at PIT_CVAL3.B18;
    sbit  TVL19_PIT_CVAL3_bit at PIT_CVAL3.B19;
    sbit  TVL20_PIT_CVAL3_bit at PIT_CVAL3.B20;
    sbit  TVL21_PIT_CVAL3_bit at PIT_CVAL3.B21;
    sbit  TVL22_PIT_CVAL3_bit at PIT_CVAL3.B22;
    sbit  TVL23_PIT_CVAL3_bit at PIT_CVAL3.B23;
    sbit  TVL24_PIT_CVAL3_bit at PIT_CVAL3.B24;
    sbit  TVL25_PIT_CVAL3_bit at PIT_CVAL3.B25;
    sbit  TVL26_PIT_CVAL3_bit at PIT_CVAL3.B26;
    sbit  TVL27_PIT_CVAL3_bit at PIT_CVAL3.B27;
    sbit  TVL28_PIT_CVAL3_bit at PIT_CVAL3.B28;
    sbit  TVL29_PIT_CVAL3_bit at PIT_CVAL3.B29;
    sbit  TVL30_PIT_CVAL3_bit at PIT_CVAL3.B30;
    sbit  TVL31_PIT_CVAL3_bit at PIT_CVAL3.B31;

sfr unsigned long   volatile PIT_TCTRL0           absolute 0x40037108;
    const register unsigned short int TEN = 0;
    sbit  TEN_bit at PIT_TCTRL0.B0;
    const register unsigned short int TIE = 1;
    sbit  TIE_bit at PIT_TCTRL0.B1;
    const register unsigned short int CHN = 2;
    sbit  CHN_bit at PIT_TCTRL0.B2;

sfr unsigned long   volatile PIT_TCTRL1           absolute 0x40037118;
    sbit  TEN_PIT_TCTRL1_bit at PIT_TCTRL1.B0;
    sbit  TIE_PIT_TCTRL1_bit at PIT_TCTRL1.B1;
    sbit  CHN_PIT_TCTRL1_bit at PIT_TCTRL1.B2;

sfr unsigned long   volatile PIT_TCTRL2           absolute 0x40037128;
    sbit  TEN_PIT_TCTRL2_bit at PIT_TCTRL2.B0;
    sbit  TIE_PIT_TCTRL2_bit at PIT_TCTRL2.B1;
    sbit  CHN_PIT_TCTRL2_bit at PIT_TCTRL2.B2;

sfr unsigned long   volatile PIT_TCTRL3           absolute 0x40037138;
    sbit  TEN_PIT_TCTRL3_bit at PIT_TCTRL3.B0;
    sbit  TIE_PIT_TCTRL3_bit at PIT_TCTRL3.B1;
    sbit  CHN_PIT_TCTRL3_bit at PIT_TCTRL3.B2;

sfr unsigned long   volatile PIT_TFLG0            absolute 0x4003710C;
    const register unsigned short int TIF = 0;
    sbit  TIF_bit at PIT_TFLG0.B0;

sfr unsigned long   volatile PIT_TFLG1            absolute 0x4003711C;
    sbit  TIF_PIT_TFLG1_bit at PIT_TFLG1.B0;

sfr unsigned long   volatile PIT_TFLG2            absolute 0x4003712C;
    sbit  TIF_PIT_TFLG2_bit at PIT_TFLG2.B0;

sfr unsigned long   volatile PIT_TFLG3            absolute 0x4003713C;
    sbit  TIF_PIT_TFLG3_bit at PIT_TFLG3.B0;

sfr unsigned long   volatile ADC0_SC1A            absolute 0x4003B000;
    const register unsigned short int ADCH0 = 0;
    sbit  ADCH0_bit at ADC0_SC1A.B0;
    const register unsigned short int ADCH1 = 1;
    sbit  ADCH1_bit at ADC0_SC1A.B1;
    const register unsigned short int ADCH2 = 2;
    sbit  ADCH2_bit at ADC0_SC1A.B2;
    const register unsigned short int ADCH3 = 3;
    sbit  ADCH3_bit at ADC0_SC1A.B3;
    const register unsigned short int ADCH4 = 4;
    sbit  ADCH4_bit at ADC0_SC1A.B4;
    const register unsigned short int DIFF = 5;
    sbit  DIFF_bit at ADC0_SC1A.B5;
    const register unsigned short int AIEN = 6;
    sbit  AIEN_bit at ADC0_SC1A.B6;
    const register unsigned short int COCO = 7;
    sbit  COCO_bit at ADC0_SC1A.B7;

sfr unsigned long   volatile ADC0_SC1B            absolute 0x4003B004;
    sbit  ADCH0_ADC0_SC1B_bit at ADC0_SC1B.B0;
    sbit  ADCH1_ADC0_SC1B_bit at ADC0_SC1B.B1;
    sbit  ADCH2_ADC0_SC1B_bit at ADC0_SC1B.B2;
    sbit  ADCH3_ADC0_SC1B_bit at ADC0_SC1B.B3;
    sbit  ADCH4_ADC0_SC1B_bit at ADC0_SC1B.B4;
    sbit  DIFF_ADC0_SC1B_bit at ADC0_SC1B.B5;
    sbit  AIEN_ADC0_SC1B_bit at ADC0_SC1B.B6;
    sbit  COCO_ADC0_SC1B_bit at ADC0_SC1B.B7;

sfr unsigned long   volatile ADC0_CFG1            absolute 0x4003B008;
    const register unsigned short int ADICLK0 = 0;
    sbit  ADICLK0_bit at ADC0_CFG1.B0;
    const register unsigned short int ADICLK1 = 1;
    sbit  ADICLK1_bit at ADC0_CFG1.B1;
    const register unsigned short int MODE0 = 2;
    sbit  MODE0_bit at ADC0_CFG1.B2;
    const register unsigned short int MODE1 = 3;
    sbit  MODE1_bit at ADC0_CFG1.B3;
    const register unsigned short int ADLSMP = 4;
    sbit  ADLSMP_bit at ADC0_CFG1.B4;
    const register unsigned short int ADIV0 = 5;
    sbit  ADIV0_bit at ADC0_CFG1.B5;
    const register unsigned short int ADIV1 = 6;
    sbit  ADIV1_bit at ADC0_CFG1.B6;
    const register unsigned short int ADLPC = 7;
    sbit  ADLPC_bit at ADC0_CFG1.B7;

sfr unsigned long   volatile ADC0_CFG2            absolute 0x4003B00C;
    const register unsigned short int ADLSTS0 = 0;
    sbit  ADLSTS0_bit at ADC0_CFG2.B0;
    const register unsigned short int ADLSTS1 = 1;
    sbit  ADLSTS1_bit at ADC0_CFG2.B1;
    const register unsigned short int ADHSC = 2;
    sbit  ADHSC_bit at ADC0_CFG2.B2;
    const register unsigned short int ADACKEN = 3;
    sbit  ADACKEN_bit at ADC0_CFG2.B3;
    const register unsigned short int MUXSEL = 4;
    sbit  MUXSEL_bit at ADC0_CFG2.B4;

sfr unsigned long   volatile ADC0_RA              absolute 0x4003B010;
    const register unsigned short int D0_ = 0;
    sbit  D0_bit at ADC0_RA.B0;
    const register unsigned short int D1_ = 1;
    sbit  D1_bit at ADC0_RA.B1;
    const register unsigned short int D2_ = 2;
    sbit  D2_bit at ADC0_RA.B2;
    const register unsigned short int D3_ = 3;
    sbit  D3_bit at ADC0_RA.B3;
    const register unsigned short int D4_ = 4;
    sbit  D4_bit at ADC0_RA.B4;
    const register unsigned short int D5_ = 5;
    sbit  D5_bit at ADC0_RA.B5;
    const register unsigned short int D6_ = 6;
    sbit  D6_bit at ADC0_RA.B6;
    const register unsigned short int D7_ = 7;
    sbit  D7_bit at ADC0_RA.B7;
    const register unsigned short int D8_ = 8;
    sbit  D8_bit at ADC0_RA.B8;
    const register unsigned short int D9_ = 9;
    sbit  D9_bit at ADC0_RA.B9;
    const register unsigned short int D10_ = 10;
    sbit  D10_bit at ADC0_RA.B10;
    const register unsigned short int D11_ = 11;
    sbit  D11_bit at ADC0_RA.B11;
    const register unsigned short int D12_ = 12;
    sbit  D12_bit at ADC0_RA.B12;
    const register unsigned short int D13_ = 13;
    sbit  D13_bit at ADC0_RA.B13;
    const register unsigned short int D14_ = 14;
    sbit  D14_bit at ADC0_RA.B14;
    const register unsigned short int D15_ = 15;
    sbit  D15_bit at ADC0_RA.B15;

sfr unsigned long   volatile ADC0_RB              absolute 0x4003B014;
    sbit  D0_ADC0_RB_bit at ADC0_RB.B0;
    sbit  D1_ADC0_RB_bit at ADC0_RB.B1;
    sbit  D2_ADC0_RB_bit at ADC0_RB.B2;
    sbit  D3_ADC0_RB_bit at ADC0_RB.B3;
    sbit  D4_ADC0_RB_bit at ADC0_RB.B4;
    sbit  D5_ADC0_RB_bit at ADC0_RB.B5;
    sbit  D6_ADC0_RB_bit at ADC0_RB.B6;
    sbit  D7_ADC0_RB_bit at ADC0_RB.B7;
    sbit  D8_ADC0_RB_bit at ADC0_RB.B8;
    sbit  D9_ADC0_RB_bit at ADC0_RB.B9;
    sbit  D10_ADC0_RB_bit at ADC0_RB.B10;
    sbit  D11_ADC0_RB_bit at ADC0_RB.B11;
    sbit  D12_ADC0_RB_bit at ADC0_RB.B12;
    sbit  D13_ADC0_RB_bit at ADC0_RB.B13;
    sbit  D14_ADC0_RB_bit at ADC0_RB.B14;
    sbit  D15_ADC0_RB_bit at ADC0_RB.B15;

sfr unsigned long   volatile ADC0_CV1             absolute 0x4003B018;
    const register unsigned short int CV0 = 0;
    sbit  CV0_bit at ADC0_CV1.B0;
    const register unsigned short int CV1 = 1;
    sbit  CV1_bit at ADC0_CV1.B1;
    const register unsigned short int CV2 = 2;
    sbit  CV2_bit at ADC0_CV1.B2;
    const register unsigned short int CV3 = 3;
    sbit  CV3_bit at ADC0_CV1.B3;
    const register unsigned short int CV4 = 4;
    sbit  CV4_bit at ADC0_CV1.B4;
    const register unsigned short int CV5 = 5;
    sbit  CV5_bit at ADC0_CV1.B5;
    const register unsigned short int CV6 = 6;
    sbit  CV6_bit at ADC0_CV1.B6;
    const register unsigned short int CV7 = 7;
    sbit  CV7_bit at ADC0_CV1.B7;
    const register unsigned short int CV8 = 8;
    sbit  CV8_bit at ADC0_CV1.B8;
    const register unsigned short int CV9 = 9;
    sbit  CV9_bit at ADC0_CV1.B9;
    const register unsigned short int CV10 = 10;
    sbit  CV10_bit at ADC0_CV1.B10;
    const register unsigned short int CV11 = 11;
    sbit  CV11_bit at ADC0_CV1.B11;
    const register unsigned short int CV12 = 12;
    sbit  CV12_bit at ADC0_CV1.B12;
    const register unsigned short int CV13 = 13;
    sbit  CV13_bit at ADC0_CV1.B13;
    const register unsigned short int CV14 = 14;
    sbit  CV14_bit at ADC0_CV1.B14;
    const register unsigned short int CV15 = 15;
    sbit  CV15_bit at ADC0_CV1.B15;

sfr unsigned long   volatile ADC0_CV2             absolute 0x4003B01C;
    sbit  CV0_ADC0_CV2_bit at ADC0_CV2.B0;
    sbit  CV1_ADC0_CV2_bit at ADC0_CV2.B1;
    sbit  CV2_ADC0_CV2_bit at ADC0_CV2.B2;
    sbit  CV3_ADC0_CV2_bit at ADC0_CV2.B3;
    sbit  CV4_ADC0_CV2_bit at ADC0_CV2.B4;
    sbit  CV5_ADC0_CV2_bit at ADC0_CV2.B5;
    sbit  CV6_ADC0_CV2_bit at ADC0_CV2.B6;
    sbit  CV7_ADC0_CV2_bit at ADC0_CV2.B7;
    sbit  CV8_ADC0_CV2_bit at ADC0_CV2.B8;
    sbit  CV9_ADC0_CV2_bit at ADC0_CV2.B9;
    sbit  CV10_ADC0_CV2_bit at ADC0_CV2.B10;
    sbit  CV11_ADC0_CV2_bit at ADC0_CV2.B11;
    sbit  CV12_ADC0_CV2_bit at ADC0_CV2.B12;
    sbit  CV13_ADC0_CV2_bit at ADC0_CV2.B13;
    sbit  CV14_ADC0_CV2_bit at ADC0_CV2.B14;
    sbit  CV15_ADC0_CV2_bit at ADC0_CV2.B15;

sfr unsigned long   volatile ADC0_SC2             absolute 0x4003B020;
    const register unsigned short int REFSEL0 = 0;
    sbit  REFSEL0_bit at ADC0_SC2.B0;
    const register unsigned short int REFSEL1 = 1;
    sbit  REFSEL1_bit at ADC0_SC2.B1;
    sbit  DMAEN_ADC0_SC2_bit at ADC0_SC2.B2;
    const register unsigned short int ACREN = 3;
    sbit  ACREN_bit at ADC0_SC2.B3;
    const register unsigned short int ACFGT = 4;
    sbit  ACFGT_bit at ADC0_SC2.B4;
    const register unsigned short int ACFE = 5;
    sbit  ACFE_bit at ADC0_SC2.B5;
    const register unsigned short int ADTRG = 6;
    sbit  ADTRG_bit at ADC0_SC2.B6;
    const register unsigned short int ADACT = 7;
    sbit  ADACT_bit at ADC0_SC2.B7;

sfr unsigned long   volatile ADC0_SC3             absolute 0x4003B024;
    const register unsigned short int AVGS0 = 0;
    sbit  AVGS0_bit at ADC0_SC3.B0;
    const register unsigned short int AVGS1 = 1;
    sbit  AVGS1_bit at ADC0_SC3.B1;
    const register unsigned short int AVGE = 2;
    sbit  AVGE_bit at ADC0_SC3.B2;
    const register unsigned short int ADCO = 3;
    sbit  ADCO_bit at ADC0_SC3.B3;
    const register unsigned short int CALF = 6;
    sbit  CALF_bit at ADC0_SC3.B6;
    const register unsigned short int CAL = 7;
    sbit  CAL_bit at ADC0_SC3.B7;

sfr unsigned long   volatile ADC0_OFS             absolute 0x4003B028;
    const register unsigned short int OFS0 = 0;
    sbit  OFS0_bit at ADC0_OFS.B0;
    const register unsigned short int OFS1 = 1;
    sbit  OFS1_bit at ADC0_OFS.B1;
    const register unsigned short int OFS2 = 2;
    sbit  OFS2_bit at ADC0_OFS.B2;
    const register unsigned short int OFS3 = 3;
    sbit  OFS3_bit at ADC0_OFS.B3;
    const register unsigned short int OFS4 = 4;
    sbit  OFS4_bit at ADC0_OFS.B4;
    const register unsigned short int OFS5 = 5;
    sbit  OFS5_bit at ADC0_OFS.B5;
    const register unsigned short int OFS6 = 6;
    sbit  OFS6_bit at ADC0_OFS.B6;
    const register unsigned short int OFS7 = 7;
    sbit  OFS7_bit at ADC0_OFS.B7;
    const register unsigned short int OFS8 = 8;
    sbit  OFS8_bit at ADC0_OFS.B8;
    const register unsigned short int OFS9 = 9;
    sbit  OFS9_bit at ADC0_OFS.B9;
    const register unsigned short int OFS10 = 10;
    sbit  OFS10_bit at ADC0_OFS.B10;
    const register unsigned short int OFS11 = 11;
    sbit  OFS11_bit at ADC0_OFS.B11;
    const register unsigned short int OFS12 = 12;
    sbit  OFS12_bit at ADC0_OFS.B12;
    const register unsigned short int OFS13 = 13;
    sbit  OFS13_bit at ADC0_OFS.B13;
    const register unsigned short int OFS14 = 14;
    sbit  OFS14_bit at ADC0_OFS.B14;
    const register unsigned short int OFS15 = 15;
    sbit  OFS15_bit at ADC0_OFS.B15;

sfr unsigned long   volatile ADC0_PG              absolute 0x4003B02C;
    const register unsigned short int PG0 = 0;
    sbit  PG0_bit at ADC0_PG.B0;
    const register unsigned short int PG1 = 1;
    sbit  PG1_bit at ADC0_PG.B1;
    const register unsigned short int PG2 = 2;
    sbit  PG2_bit at ADC0_PG.B2;
    const register unsigned short int PG3 = 3;
    sbit  PG3_bit at ADC0_PG.B3;
    const register unsigned short int PG4 = 4;
    sbit  PG4_bit at ADC0_PG.B4;
    const register unsigned short int PG5 = 5;
    sbit  PG5_bit at ADC0_PG.B5;
    const register unsigned short int PG6 = 6;
    sbit  PG6_bit at ADC0_PG.B6;
    const register unsigned short int PG7 = 7;
    sbit  PG7_bit at ADC0_PG.B7;
    const register unsigned short int PG8 = 8;
    sbit  PG8_bit at ADC0_PG.B8;
    const register unsigned short int PG9 = 9;
    sbit  PG9_bit at ADC0_PG.B9;
    const register unsigned short int PG10 = 10;
    sbit  PG10_bit at ADC0_PG.B10;
    const register unsigned short int PG11 = 11;
    sbit  PG11_bit at ADC0_PG.B11;
    const register unsigned short int PG12 = 12;
    sbit  PG12_bit at ADC0_PG.B12;
    const register unsigned short int PG13 = 13;
    sbit  PG13_bit at ADC0_PG.B13;
    const register unsigned short int PG14 = 14;
    sbit  PG14_bit at ADC0_PG.B14;
    const register unsigned short int PG15 = 15;
    sbit  PG15_bit at ADC0_PG.B15;

sfr unsigned long   volatile ADC0_MG              absolute 0x4003B030;
    sbit  MG0_ADC0_MG_bit at ADC0_MG.B0;
    sbit  MG1_ADC0_MG_bit at ADC0_MG.B1;
    sbit  MG2_ADC0_MG_bit at ADC0_MG.B2;
    sbit  MG3_ADC0_MG_bit at ADC0_MG.B3;
    sbit  MG4_ADC0_MG_bit at ADC0_MG.B4;
    sbit  MG5_ADC0_MG_bit at ADC0_MG.B5;
    sbit  MG6_ADC0_MG_bit at ADC0_MG.B6;
    sbit  MG7_ADC0_MG_bit at ADC0_MG.B7;
    sbit  MG8_ADC0_MG_bit at ADC0_MG.B8;
    sbit  MG9_ADC0_MG_bit at ADC0_MG.B9;
    sbit  MG10_ADC0_MG_bit at ADC0_MG.B10;
    sbit  MG11_ADC0_MG_bit at ADC0_MG.B11;
    sbit  MG12_ADC0_MG_bit at ADC0_MG.B12;
    sbit  MG13_ADC0_MG_bit at ADC0_MG.B13;
    sbit  MG14_ADC0_MG_bit at ADC0_MG.B14;
    sbit  MG15_ADC0_MG_bit at ADC0_MG.B15;

sfr unsigned long   volatile ADC0_CLPD            absolute 0x4003B034;
    const register unsigned short int CLPD0 = 0;
    sbit  CLPD0_bit at ADC0_CLPD.B0;
    const register unsigned short int CLPD1 = 1;
    sbit  CLPD1_bit at ADC0_CLPD.B1;
    const register unsigned short int CLPD2 = 2;
    sbit  CLPD2_bit at ADC0_CLPD.B2;
    const register unsigned short int CLPD3 = 3;
    sbit  CLPD3_bit at ADC0_CLPD.B3;
    const register unsigned short int CLPD4 = 4;
    sbit  CLPD4_bit at ADC0_CLPD.B4;
    const register unsigned short int CLPD5 = 5;
    sbit  CLPD5_bit at ADC0_CLPD.B5;

sfr unsigned long   volatile ADC0_CLPS            absolute 0x4003B038;
    const register unsigned short int CLPS0 = 0;
    sbit  CLPS0_bit at ADC0_CLPS.B0;
    const register unsigned short int CLPS1 = 1;
    sbit  CLPS1_bit at ADC0_CLPS.B1;
    const register unsigned short int CLPS2 = 2;
    sbit  CLPS2_bit at ADC0_CLPS.B2;
    const register unsigned short int CLPS3 = 3;
    sbit  CLPS3_bit at ADC0_CLPS.B3;
    const register unsigned short int CLPS4 = 4;
    sbit  CLPS4_bit at ADC0_CLPS.B4;
    const register unsigned short int CLPS5 = 5;
    sbit  CLPS5_bit at ADC0_CLPS.B5;

sfr unsigned long   volatile ADC0_CLP4            absolute 0x4003B03C;
    const register unsigned short int CLP40 = 0;
    sbit  CLP40_bit at ADC0_CLP4.B0;
    const register unsigned short int CLP41 = 1;
    sbit  CLP41_bit at ADC0_CLP4.B1;
    const register unsigned short int CLP42 = 2;
    sbit  CLP42_bit at ADC0_CLP4.B2;
    const register unsigned short int CLP43 = 3;
    sbit  CLP43_bit at ADC0_CLP4.B3;
    const register unsigned short int CLP44 = 4;
    sbit  CLP44_bit at ADC0_CLP4.B4;
    const register unsigned short int CLP45 = 5;
    sbit  CLP45_bit at ADC0_CLP4.B5;
    const register unsigned short int CLP46 = 6;
    sbit  CLP46_bit at ADC0_CLP4.B6;
    const register unsigned short int CLP47 = 7;
    sbit  CLP47_bit at ADC0_CLP4.B7;
    const register unsigned short int CLP48 = 8;
    sbit  CLP48_bit at ADC0_CLP4.B8;
    const register unsigned short int CLP49 = 9;
    sbit  CLP49_bit at ADC0_CLP4.B9;

sfr unsigned long   volatile ADC0_CLP3            absolute 0x4003B040;
    const register unsigned short int CLP30 = 0;
    sbit  CLP30_bit at ADC0_CLP3.B0;
    const register unsigned short int CLP31 = 1;
    sbit  CLP31_bit at ADC0_CLP3.B1;
    const register unsigned short int CLP32 = 2;
    sbit  CLP32_bit at ADC0_CLP3.B2;
    const register unsigned short int CLP33 = 3;
    sbit  CLP33_bit at ADC0_CLP3.B3;
    const register unsigned short int CLP34 = 4;
    sbit  CLP34_bit at ADC0_CLP3.B4;
    const register unsigned short int CLP35 = 5;
    sbit  CLP35_bit at ADC0_CLP3.B5;
    const register unsigned short int CLP36 = 6;
    sbit  CLP36_bit at ADC0_CLP3.B6;
    const register unsigned short int CLP37 = 7;
    sbit  CLP37_bit at ADC0_CLP3.B7;
    const register unsigned short int CLP38 = 8;
    sbit  CLP38_bit at ADC0_CLP3.B8;

sfr unsigned long   volatile ADC0_CLP2            absolute 0x4003B044;
    const register unsigned short int CLP20 = 0;
    sbit  CLP20_bit at ADC0_CLP2.B0;
    const register unsigned short int CLP21 = 1;
    sbit  CLP21_bit at ADC0_CLP2.B1;
    const register unsigned short int CLP22 = 2;
    sbit  CLP22_bit at ADC0_CLP2.B2;
    const register unsigned short int CLP23 = 3;
    sbit  CLP23_bit at ADC0_CLP2.B3;
    const register unsigned short int CLP24 = 4;
    sbit  CLP24_bit at ADC0_CLP2.B4;
    const register unsigned short int CLP25 = 5;
    sbit  CLP25_bit at ADC0_CLP2.B5;
    const register unsigned short int CLP26 = 6;
    sbit  CLP26_bit at ADC0_CLP2.B6;
    const register unsigned short int CLP27 = 7;
    sbit  CLP27_bit at ADC0_CLP2.B7;

sfr unsigned long   volatile ADC0_CLP1            absolute 0x4003B048;
    const register unsigned short int CLP10 = 0;
    sbit  CLP10_bit at ADC0_CLP1.B0;
    const register unsigned short int CLP11 = 1;
    sbit  CLP11_bit at ADC0_CLP1.B1;
    const register unsigned short int CLP12 = 2;
    sbit  CLP12_bit at ADC0_CLP1.B2;
    const register unsigned short int CLP13 = 3;
    sbit  CLP13_bit at ADC0_CLP1.B3;
    const register unsigned short int CLP14 = 4;
    sbit  CLP14_bit at ADC0_CLP1.B4;
    const register unsigned short int CLP15 = 5;
    sbit  CLP15_bit at ADC0_CLP1.B5;
    const register unsigned short int CLP16 = 6;
    sbit  CLP16_bit at ADC0_CLP1.B6;

sfr unsigned long   volatile ADC0_CLP0            absolute 0x4003B04C;
    const register unsigned short int CLP00 = 0;
    sbit  CLP00_bit at ADC0_CLP0.B0;
    const register unsigned short int CLP01 = 1;
    sbit  CLP01_bit at ADC0_CLP0.B1;
    const register unsigned short int CLP02 = 2;
    sbit  CLP02_bit at ADC0_CLP0.B2;
    const register unsigned short int CLP03 = 3;
    sbit  CLP03_bit at ADC0_CLP0.B3;
    const register unsigned short int CLP04 = 4;
    sbit  CLP04_bit at ADC0_CLP0.B4;
    const register unsigned short int CLP05 = 5;
    sbit  CLP05_bit at ADC0_CLP0.B5;

sfr unsigned long   volatile ADC0_CLMD            absolute 0x4003B054;
    const register unsigned short int CLMD0 = 0;
    sbit  CLMD0_bit at ADC0_CLMD.B0;
    const register unsigned short int CLMD1 = 1;
    sbit  CLMD1_bit at ADC0_CLMD.B1;
    const register unsigned short int CLMD2 = 2;
    sbit  CLMD2_bit at ADC0_CLMD.B2;
    const register unsigned short int CLMD3 = 3;
    sbit  CLMD3_bit at ADC0_CLMD.B3;
    const register unsigned short int CLMD4 = 4;
    sbit  CLMD4_bit at ADC0_CLMD.B4;
    const register unsigned short int CLMD5 = 5;
    sbit  CLMD5_bit at ADC0_CLMD.B5;

sfr unsigned long   volatile ADC0_CLMS            absolute 0x4003B058;
    const register unsigned short int CLMS0 = 0;
    sbit  CLMS0_bit at ADC0_CLMS.B0;
    const register unsigned short int CLMS1 = 1;
    sbit  CLMS1_bit at ADC0_CLMS.B1;
    const register unsigned short int CLMS2 = 2;
    sbit  CLMS2_bit at ADC0_CLMS.B2;
    const register unsigned short int CLMS3 = 3;
    sbit  CLMS3_bit at ADC0_CLMS.B3;
    const register unsigned short int CLMS4 = 4;
    sbit  CLMS4_bit at ADC0_CLMS.B4;
    const register unsigned short int CLMS5 = 5;
    sbit  CLMS5_bit at ADC0_CLMS.B5;

sfr unsigned long   volatile ADC0_CLM4            absolute 0x4003B05C;
    const register unsigned short int CLM40 = 0;
    sbit  CLM40_bit at ADC0_CLM4.B0;
    const register unsigned short int CLM41 = 1;
    sbit  CLM41_bit at ADC0_CLM4.B1;
    const register unsigned short int CLM42 = 2;
    sbit  CLM42_bit at ADC0_CLM4.B2;
    const register unsigned short int CLM43 = 3;
    sbit  CLM43_bit at ADC0_CLM4.B3;
    const register unsigned short int CLM44 = 4;
    sbit  CLM44_bit at ADC0_CLM4.B4;
    const register unsigned short int CLM45 = 5;
    sbit  CLM45_bit at ADC0_CLM4.B5;
    const register unsigned short int CLM46 = 6;
    sbit  CLM46_bit at ADC0_CLM4.B6;
    const register unsigned short int CLM47 = 7;
    sbit  CLM47_bit at ADC0_CLM4.B7;
    const register unsigned short int CLM48 = 8;
    sbit  CLM48_bit at ADC0_CLM4.B8;
    const register unsigned short int CLM49 = 9;
    sbit  CLM49_bit at ADC0_CLM4.B9;

sfr unsigned long   volatile ADC0_CLM3            absolute 0x4003B060;
    const register unsigned short int CLM30 = 0;
    sbit  CLM30_bit at ADC0_CLM3.B0;
    const register unsigned short int CLM31 = 1;
    sbit  CLM31_bit at ADC0_CLM3.B1;
    const register unsigned short int CLM32 = 2;
    sbit  CLM32_bit at ADC0_CLM3.B2;
    const register unsigned short int CLM33 = 3;
    sbit  CLM33_bit at ADC0_CLM3.B3;
    const register unsigned short int CLM34 = 4;
    sbit  CLM34_bit at ADC0_CLM3.B4;
    const register unsigned short int CLM35 = 5;
    sbit  CLM35_bit at ADC0_CLM3.B5;
    const register unsigned short int CLM36 = 6;
    sbit  CLM36_bit at ADC0_CLM3.B6;
    const register unsigned short int CLM37 = 7;
    sbit  CLM37_bit at ADC0_CLM3.B7;
    const register unsigned short int CLM38 = 8;
    sbit  CLM38_bit at ADC0_CLM3.B8;

sfr unsigned long   volatile ADC0_CLM2            absolute 0x4003B064;
    const register unsigned short int CLM20 = 0;
    sbit  CLM20_bit at ADC0_CLM2.B0;
    const register unsigned short int CLM21 = 1;
    sbit  CLM21_bit at ADC0_CLM2.B1;
    const register unsigned short int CLM22 = 2;
    sbit  CLM22_bit at ADC0_CLM2.B2;
    const register unsigned short int CLM23 = 3;
    sbit  CLM23_bit at ADC0_CLM2.B3;
    const register unsigned short int CLM24 = 4;
    sbit  CLM24_bit at ADC0_CLM2.B4;
    const register unsigned short int CLM25 = 5;
    sbit  CLM25_bit at ADC0_CLM2.B5;
    const register unsigned short int CLM26 = 6;
    sbit  CLM26_bit at ADC0_CLM2.B6;
    const register unsigned short int CLM27 = 7;
    sbit  CLM27_bit at ADC0_CLM2.B7;

sfr unsigned long   volatile ADC0_CLM1            absolute 0x4003B068;
    const register unsigned short int CLM10 = 0;
    sbit  CLM10_bit at ADC0_CLM1.B0;
    const register unsigned short int CLM11 = 1;
    sbit  CLM11_bit at ADC0_CLM1.B1;
    const register unsigned short int CLM12 = 2;
    sbit  CLM12_bit at ADC0_CLM1.B2;
    const register unsigned short int CLM13 = 3;
    sbit  CLM13_bit at ADC0_CLM1.B3;
    const register unsigned short int CLM14 = 4;
    sbit  CLM14_bit at ADC0_CLM1.B4;
    const register unsigned short int CLM15 = 5;
    sbit  CLM15_bit at ADC0_CLM1.B5;
    const register unsigned short int CLM16 = 6;
    sbit  CLM16_bit at ADC0_CLM1.B6;

sfr unsigned long   volatile ADC0_CLM0            absolute 0x4003B06C;
    const register unsigned short int CLM00 = 0;
    sbit  CLM00_bit at ADC0_CLM0.B0;
    const register unsigned short int CLM01 = 1;
    sbit  CLM01_bit at ADC0_CLM0.B1;
    const register unsigned short int CLM02 = 2;
    sbit  CLM02_bit at ADC0_CLM0.B2;
    const register unsigned short int CLM03 = 3;
    sbit  CLM03_bit at ADC0_CLM0.B3;
    const register unsigned short int CLM04 = 4;
    sbit  CLM04_bit at ADC0_CLM0.B4;
    const register unsigned short int CLM05 = 5;
    sbit  CLM05_bit at ADC0_CLM0.B5;

sfr unsigned long   volatile RFVBAT_REG0          absolute 0x4003E000;
    sbit  LL0_RFVBAT_REG0_bit at RFVBAT_REG0.B0;
    sbit  LL1_RFVBAT_REG0_bit at RFVBAT_REG0.B1;
    sbit  LL2_RFVBAT_REG0_bit at RFVBAT_REG0.B2;
    sbit  LL3_RFVBAT_REG0_bit at RFVBAT_REG0.B3;
    sbit  LL4_RFVBAT_REG0_bit at RFVBAT_REG0.B4;
    sbit  LL5_RFVBAT_REG0_bit at RFVBAT_REG0.B5;
    sbit  LL6_RFVBAT_REG0_bit at RFVBAT_REG0.B6;
    sbit  LL7_RFVBAT_REG0_bit at RFVBAT_REG0.B7;
    const register unsigned short int LH0 = 8;
    sbit  LH0_bit at RFVBAT_REG0.B8;
    const register unsigned short int LH1 = 9;
    sbit  LH1_bit at RFVBAT_REG0.B9;
    const register unsigned short int LH2 = 10;
    sbit  LH2_bit at RFVBAT_REG0.B10;
    const register unsigned short int LH3 = 11;
    sbit  LH3_bit at RFVBAT_REG0.B11;
    const register unsigned short int LH4 = 12;
    sbit  LH4_bit at RFVBAT_REG0.B12;
    const register unsigned short int LH5 = 13;
    sbit  LH5_bit at RFVBAT_REG0.B13;
    const register unsigned short int LH6 = 14;
    sbit  LH6_bit at RFVBAT_REG0.B14;
    const register unsigned short int LH7 = 15;
    sbit  LH7_bit at RFVBAT_REG0.B15;
    sbit  HL0_RFVBAT_REG0_bit at RFVBAT_REG0.B16;
    sbit  HL1_RFVBAT_REG0_bit at RFVBAT_REG0.B17;
    sbit  HL2_RFVBAT_REG0_bit at RFVBAT_REG0.B18;
    sbit  HL3_RFVBAT_REG0_bit at RFVBAT_REG0.B19;
    sbit  HL4_RFVBAT_REG0_bit at RFVBAT_REG0.B20;
    sbit  HL5_RFVBAT_REG0_bit at RFVBAT_REG0.B21;
    sbit  HL6_RFVBAT_REG0_bit at RFVBAT_REG0.B22;
    sbit  HL7_RFVBAT_REG0_bit at RFVBAT_REG0.B23;
    const register unsigned short int HH0 = 24;
    sbit  HH0_bit at RFVBAT_REG0.B24;
    const register unsigned short int HH1 = 25;
    sbit  HH1_bit at RFVBAT_REG0.B25;
    const register unsigned short int HH2 = 26;
    sbit  HH2_bit at RFVBAT_REG0.B26;
    const register unsigned short int HH3 = 27;
    sbit  HH3_bit at RFVBAT_REG0.B27;
    const register unsigned short int HH4 = 28;
    sbit  HH4_bit at RFVBAT_REG0.B28;
    const register unsigned short int HH5 = 29;
    sbit  HH5_bit at RFVBAT_REG0.B29;
    const register unsigned short int HH6 = 30;
    sbit  HH6_bit at RFVBAT_REG0.B30;
    const register unsigned short int HH7 = 31;
    sbit  HH7_bit at RFVBAT_REG0.B31;

sfr unsigned long   volatile RFVBAT_REG1          absolute 0x4003E004;
    sbit  LL0_RFVBAT_REG1_bit at RFVBAT_REG1.B0;
    sbit  LL1_RFVBAT_REG1_bit at RFVBAT_REG1.B1;
    sbit  LL2_RFVBAT_REG1_bit at RFVBAT_REG1.B2;
    sbit  LL3_RFVBAT_REG1_bit at RFVBAT_REG1.B3;
    sbit  LL4_RFVBAT_REG1_bit at RFVBAT_REG1.B4;
    sbit  LL5_RFVBAT_REG1_bit at RFVBAT_REG1.B5;
    sbit  LL6_RFVBAT_REG1_bit at RFVBAT_REG1.B6;
    sbit  LL7_RFVBAT_REG1_bit at RFVBAT_REG1.B7;
    sbit  LH0_RFVBAT_REG1_bit at RFVBAT_REG1.B8;
    sbit  LH1_RFVBAT_REG1_bit at RFVBAT_REG1.B9;
    sbit  LH2_RFVBAT_REG1_bit at RFVBAT_REG1.B10;
    sbit  LH3_RFVBAT_REG1_bit at RFVBAT_REG1.B11;
    sbit  LH4_RFVBAT_REG1_bit at RFVBAT_REG1.B12;
    sbit  LH5_RFVBAT_REG1_bit at RFVBAT_REG1.B13;
    sbit  LH6_RFVBAT_REG1_bit at RFVBAT_REG1.B14;
    sbit  LH7_RFVBAT_REG1_bit at RFVBAT_REG1.B15;
    sbit  HL0_RFVBAT_REG1_bit at RFVBAT_REG1.B16;
    sbit  HL1_RFVBAT_REG1_bit at RFVBAT_REG1.B17;
    sbit  HL2_RFVBAT_REG1_bit at RFVBAT_REG1.B18;
    sbit  HL3_RFVBAT_REG1_bit at RFVBAT_REG1.B19;
    sbit  HL4_RFVBAT_REG1_bit at RFVBAT_REG1.B20;
    sbit  HL5_RFVBAT_REG1_bit at RFVBAT_REG1.B21;
    sbit  HL6_RFVBAT_REG1_bit at RFVBAT_REG1.B22;
    sbit  HL7_RFVBAT_REG1_bit at RFVBAT_REG1.B23;
    sbit  HH0_RFVBAT_REG1_bit at RFVBAT_REG1.B24;
    sbit  HH1_RFVBAT_REG1_bit at RFVBAT_REG1.B25;
    sbit  HH2_RFVBAT_REG1_bit at RFVBAT_REG1.B26;
    sbit  HH3_RFVBAT_REG1_bit at RFVBAT_REG1.B27;
    sbit  HH4_RFVBAT_REG1_bit at RFVBAT_REG1.B28;
    sbit  HH5_RFVBAT_REG1_bit at RFVBAT_REG1.B29;
    sbit  HH6_RFVBAT_REG1_bit at RFVBAT_REG1.B30;
    sbit  HH7_RFVBAT_REG1_bit at RFVBAT_REG1.B31;

sfr unsigned long   volatile RFVBAT_REG2          absolute 0x4003E008;
    sbit  LL0_RFVBAT_REG2_bit at RFVBAT_REG2.B0;
    sbit  LL1_RFVBAT_REG2_bit at RFVBAT_REG2.B1;
    sbit  LL2_RFVBAT_REG2_bit at RFVBAT_REG2.B2;
    sbit  LL3_RFVBAT_REG2_bit at RFVBAT_REG2.B3;
    sbit  LL4_RFVBAT_REG2_bit at RFVBAT_REG2.B4;
    sbit  LL5_RFVBAT_REG2_bit at RFVBAT_REG2.B5;
    sbit  LL6_RFVBAT_REG2_bit at RFVBAT_REG2.B6;
    sbit  LL7_RFVBAT_REG2_bit at RFVBAT_REG2.B7;
    sbit  LH0_RFVBAT_REG2_bit at RFVBAT_REG2.B8;
    sbit  LH1_RFVBAT_REG2_bit at RFVBAT_REG2.B9;
    sbit  LH2_RFVBAT_REG2_bit at RFVBAT_REG2.B10;
    sbit  LH3_RFVBAT_REG2_bit at RFVBAT_REG2.B11;
    sbit  LH4_RFVBAT_REG2_bit at RFVBAT_REG2.B12;
    sbit  LH5_RFVBAT_REG2_bit at RFVBAT_REG2.B13;
    sbit  LH6_RFVBAT_REG2_bit at RFVBAT_REG2.B14;
    sbit  LH7_RFVBAT_REG2_bit at RFVBAT_REG2.B15;
    sbit  HL0_RFVBAT_REG2_bit at RFVBAT_REG2.B16;
    sbit  HL1_RFVBAT_REG2_bit at RFVBAT_REG2.B17;
    sbit  HL2_RFVBAT_REG2_bit at RFVBAT_REG2.B18;
    sbit  HL3_RFVBAT_REG2_bit at RFVBAT_REG2.B19;
    sbit  HL4_RFVBAT_REG2_bit at RFVBAT_REG2.B20;
    sbit  HL5_RFVBAT_REG2_bit at RFVBAT_REG2.B21;
    sbit  HL6_RFVBAT_REG2_bit at RFVBAT_REG2.B22;
    sbit  HL7_RFVBAT_REG2_bit at RFVBAT_REG2.B23;
    sbit  HH0_RFVBAT_REG2_bit at RFVBAT_REG2.B24;
    sbit  HH1_RFVBAT_REG2_bit at RFVBAT_REG2.B25;
    sbit  HH2_RFVBAT_REG2_bit at RFVBAT_REG2.B26;
    sbit  HH3_RFVBAT_REG2_bit at RFVBAT_REG2.B27;
    sbit  HH4_RFVBAT_REG2_bit at RFVBAT_REG2.B28;
    sbit  HH5_RFVBAT_REG2_bit at RFVBAT_REG2.B29;
    sbit  HH6_RFVBAT_REG2_bit at RFVBAT_REG2.B30;
    sbit  HH7_RFVBAT_REG2_bit at RFVBAT_REG2.B31;

sfr unsigned long   volatile RFVBAT_REG3          absolute 0x4003E00C;
    sbit  LL0_RFVBAT_REG3_bit at RFVBAT_REG3.B0;
    sbit  LL1_RFVBAT_REG3_bit at RFVBAT_REG3.B1;
    sbit  LL2_RFVBAT_REG3_bit at RFVBAT_REG3.B2;
    sbit  LL3_RFVBAT_REG3_bit at RFVBAT_REG3.B3;
    sbit  LL4_RFVBAT_REG3_bit at RFVBAT_REG3.B4;
    sbit  LL5_RFVBAT_REG3_bit at RFVBAT_REG3.B5;
    sbit  LL6_RFVBAT_REG3_bit at RFVBAT_REG3.B6;
    sbit  LL7_RFVBAT_REG3_bit at RFVBAT_REG3.B7;
    sbit  LH0_RFVBAT_REG3_bit at RFVBAT_REG3.B8;
    sbit  LH1_RFVBAT_REG3_bit at RFVBAT_REG3.B9;
    sbit  LH2_RFVBAT_REG3_bit at RFVBAT_REG3.B10;
    sbit  LH3_RFVBAT_REG3_bit at RFVBAT_REG3.B11;
    sbit  LH4_RFVBAT_REG3_bit at RFVBAT_REG3.B12;
    sbit  LH5_RFVBAT_REG3_bit at RFVBAT_REG3.B13;
    sbit  LH6_RFVBAT_REG3_bit at RFVBAT_REG3.B14;
    sbit  LH7_RFVBAT_REG3_bit at RFVBAT_REG3.B15;
    sbit  HL0_RFVBAT_REG3_bit at RFVBAT_REG3.B16;
    sbit  HL1_RFVBAT_REG3_bit at RFVBAT_REG3.B17;
    sbit  HL2_RFVBAT_REG3_bit at RFVBAT_REG3.B18;
    sbit  HL3_RFVBAT_REG3_bit at RFVBAT_REG3.B19;
    sbit  HL4_RFVBAT_REG3_bit at RFVBAT_REG3.B20;
    sbit  HL5_RFVBAT_REG3_bit at RFVBAT_REG3.B21;
    sbit  HL6_RFVBAT_REG3_bit at RFVBAT_REG3.B22;
    sbit  HL7_RFVBAT_REG3_bit at RFVBAT_REG3.B23;
    sbit  HH0_RFVBAT_REG3_bit at RFVBAT_REG3.B24;
    sbit  HH1_RFVBAT_REG3_bit at RFVBAT_REG3.B25;
    sbit  HH2_RFVBAT_REG3_bit at RFVBAT_REG3.B26;
    sbit  HH3_RFVBAT_REG3_bit at RFVBAT_REG3.B27;
    sbit  HH4_RFVBAT_REG3_bit at RFVBAT_REG3.B28;
    sbit  HH5_RFVBAT_REG3_bit at RFVBAT_REG3.B29;
    sbit  HH6_RFVBAT_REG3_bit at RFVBAT_REG3.B30;
    sbit  HH7_RFVBAT_REG3_bit at RFVBAT_REG3.B31;

sfr unsigned long   volatile RFVBAT_REG4          absolute 0x4003E010;
    sbit  LL0_RFVBAT_REG4_bit at RFVBAT_REG4.B0;
    sbit  LL1_RFVBAT_REG4_bit at RFVBAT_REG4.B1;
    sbit  LL2_RFVBAT_REG4_bit at RFVBAT_REG4.B2;
    sbit  LL3_RFVBAT_REG4_bit at RFVBAT_REG4.B3;
    sbit  LL4_RFVBAT_REG4_bit at RFVBAT_REG4.B4;
    sbit  LL5_RFVBAT_REG4_bit at RFVBAT_REG4.B5;
    sbit  LL6_RFVBAT_REG4_bit at RFVBAT_REG4.B6;
    sbit  LL7_RFVBAT_REG4_bit at RFVBAT_REG4.B7;
    sbit  LH0_RFVBAT_REG4_bit at RFVBAT_REG4.B8;
    sbit  LH1_RFVBAT_REG4_bit at RFVBAT_REG4.B9;
    sbit  LH2_RFVBAT_REG4_bit at RFVBAT_REG4.B10;
    sbit  LH3_RFVBAT_REG4_bit at RFVBAT_REG4.B11;
    sbit  LH4_RFVBAT_REG4_bit at RFVBAT_REG4.B12;
    sbit  LH5_RFVBAT_REG4_bit at RFVBAT_REG4.B13;
    sbit  LH6_RFVBAT_REG4_bit at RFVBAT_REG4.B14;
    sbit  LH7_RFVBAT_REG4_bit at RFVBAT_REG4.B15;
    sbit  HL0_RFVBAT_REG4_bit at RFVBAT_REG4.B16;
    sbit  HL1_RFVBAT_REG4_bit at RFVBAT_REG4.B17;
    sbit  HL2_RFVBAT_REG4_bit at RFVBAT_REG4.B18;
    sbit  HL3_RFVBAT_REG4_bit at RFVBAT_REG4.B19;
    sbit  HL4_RFVBAT_REG4_bit at RFVBAT_REG4.B20;
    sbit  HL5_RFVBAT_REG4_bit at RFVBAT_REG4.B21;
    sbit  HL6_RFVBAT_REG4_bit at RFVBAT_REG4.B22;
    sbit  HL7_RFVBAT_REG4_bit at RFVBAT_REG4.B23;
    sbit  HH0_RFVBAT_REG4_bit at RFVBAT_REG4.B24;
    sbit  HH1_RFVBAT_REG4_bit at RFVBAT_REG4.B25;
    sbit  HH2_RFVBAT_REG4_bit at RFVBAT_REG4.B26;
    sbit  HH3_RFVBAT_REG4_bit at RFVBAT_REG4.B27;
    sbit  HH4_RFVBAT_REG4_bit at RFVBAT_REG4.B28;
    sbit  HH5_RFVBAT_REG4_bit at RFVBAT_REG4.B29;
    sbit  HH6_RFVBAT_REG4_bit at RFVBAT_REG4.B30;
    sbit  HH7_RFVBAT_REG4_bit at RFVBAT_REG4.B31;

sfr unsigned long   volatile RFVBAT_REG5          absolute 0x4003E014;
    sbit  LL0_RFVBAT_REG5_bit at RFVBAT_REG5.B0;
    sbit  LL1_RFVBAT_REG5_bit at RFVBAT_REG5.B1;
    sbit  LL2_RFVBAT_REG5_bit at RFVBAT_REG5.B2;
    sbit  LL3_RFVBAT_REG5_bit at RFVBAT_REG5.B3;
    sbit  LL4_RFVBAT_REG5_bit at RFVBAT_REG5.B4;
    sbit  LL5_RFVBAT_REG5_bit at RFVBAT_REG5.B5;
    sbit  LL6_RFVBAT_REG5_bit at RFVBAT_REG5.B6;
    sbit  LL7_RFVBAT_REG5_bit at RFVBAT_REG5.B7;
    sbit  LH0_RFVBAT_REG5_bit at RFVBAT_REG5.B8;
    sbit  LH1_RFVBAT_REG5_bit at RFVBAT_REG5.B9;
    sbit  LH2_RFVBAT_REG5_bit at RFVBAT_REG5.B10;
    sbit  LH3_RFVBAT_REG5_bit at RFVBAT_REG5.B11;
    sbit  LH4_RFVBAT_REG5_bit at RFVBAT_REG5.B12;
    sbit  LH5_RFVBAT_REG5_bit at RFVBAT_REG5.B13;
    sbit  LH6_RFVBAT_REG5_bit at RFVBAT_REG5.B14;
    sbit  LH7_RFVBAT_REG5_bit at RFVBAT_REG5.B15;
    sbit  HL0_RFVBAT_REG5_bit at RFVBAT_REG5.B16;
    sbit  HL1_RFVBAT_REG5_bit at RFVBAT_REG5.B17;
    sbit  HL2_RFVBAT_REG5_bit at RFVBAT_REG5.B18;
    sbit  HL3_RFVBAT_REG5_bit at RFVBAT_REG5.B19;
    sbit  HL4_RFVBAT_REG5_bit at RFVBAT_REG5.B20;
    sbit  HL5_RFVBAT_REG5_bit at RFVBAT_REG5.B21;
    sbit  HL6_RFVBAT_REG5_bit at RFVBAT_REG5.B22;
    sbit  HL7_RFVBAT_REG5_bit at RFVBAT_REG5.B23;
    sbit  HH0_RFVBAT_REG5_bit at RFVBAT_REG5.B24;
    sbit  HH1_RFVBAT_REG5_bit at RFVBAT_REG5.B25;
    sbit  HH2_RFVBAT_REG5_bit at RFVBAT_REG5.B26;
    sbit  HH3_RFVBAT_REG5_bit at RFVBAT_REG5.B27;
    sbit  HH4_RFVBAT_REG5_bit at RFVBAT_REG5.B28;
    sbit  HH5_RFVBAT_REG5_bit at RFVBAT_REG5.B29;
    sbit  HH6_RFVBAT_REG5_bit at RFVBAT_REG5.B30;
    sbit  HH7_RFVBAT_REG5_bit at RFVBAT_REG5.B31;

sfr unsigned long   volatile RFVBAT_REG6          absolute 0x4003E018;
    sbit  LL0_RFVBAT_REG6_bit at RFVBAT_REG6.B0;
    sbit  LL1_RFVBAT_REG6_bit at RFVBAT_REG6.B1;
    sbit  LL2_RFVBAT_REG6_bit at RFVBAT_REG6.B2;
    sbit  LL3_RFVBAT_REG6_bit at RFVBAT_REG6.B3;
    sbit  LL4_RFVBAT_REG6_bit at RFVBAT_REG6.B4;
    sbit  LL5_RFVBAT_REG6_bit at RFVBAT_REG6.B5;
    sbit  LL6_RFVBAT_REG6_bit at RFVBAT_REG6.B6;
    sbit  LL7_RFVBAT_REG6_bit at RFVBAT_REG6.B7;
    sbit  LH0_RFVBAT_REG6_bit at RFVBAT_REG6.B8;
    sbit  LH1_RFVBAT_REG6_bit at RFVBAT_REG6.B9;
    sbit  LH2_RFVBAT_REG6_bit at RFVBAT_REG6.B10;
    sbit  LH3_RFVBAT_REG6_bit at RFVBAT_REG6.B11;
    sbit  LH4_RFVBAT_REG6_bit at RFVBAT_REG6.B12;
    sbit  LH5_RFVBAT_REG6_bit at RFVBAT_REG6.B13;
    sbit  LH6_RFVBAT_REG6_bit at RFVBAT_REG6.B14;
    sbit  LH7_RFVBAT_REG6_bit at RFVBAT_REG6.B15;
    sbit  HL0_RFVBAT_REG6_bit at RFVBAT_REG6.B16;
    sbit  HL1_RFVBAT_REG6_bit at RFVBAT_REG6.B17;
    sbit  HL2_RFVBAT_REG6_bit at RFVBAT_REG6.B18;
    sbit  HL3_RFVBAT_REG6_bit at RFVBAT_REG6.B19;
    sbit  HL4_RFVBAT_REG6_bit at RFVBAT_REG6.B20;
    sbit  HL5_RFVBAT_REG6_bit at RFVBAT_REG6.B21;
    sbit  HL6_RFVBAT_REG6_bit at RFVBAT_REG6.B22;
    sbit  HL7_RFVBAT_REG6_bit at RFVBAT_REG6.B23;
    sbit  HH0_RFVBAT_REG6_bit at RFVBAT_REG6.B24;
    sbit  HH1_RFVBAT_REG6_bit at RFVBAT_REG6.B25;
    sbit  HH2_RFVBAT_REG6_bit at RFVBAT_REG6.B26;
    sbit  HH3_RFVBAT_REG6_bit at RFVBAT_REG6.B27;
    sbit  HH4_RFVBAT_REG6_bit at RFVBAT_REG6.B28;
    sbit  HH5_RFVBAT_REG6_bit at RFVBAT_REG6.B29;
    sbit  HH6_RFVBAT_REG6_bit at RFVBAT_REG6.B30;
    sbit  HH7_RFVBAT_REG6_bit at RFVBAT_REG6.B31;

sfr unsigned long   volatile RFVBAT_REG7          absolute 0x4003E01C;
    sbit  LL0_RFVBAT_REG7_bit at RFVBAT_REG7.B0;
    sbit  LL1_RFVBAT_REG7_bit at RFVBAT_REG7.B1;
    sbit  LL2_RFVBAT_REG7_bit at RFVBAT_REG7.B2;
    sbit  LL3_RFVBAT_REG7_bit at RFVBAT_REG7.B3;
    sbit  LL4_RFVBAT_REG7_bit at RFVBAT_REG7.B4;
    sbit  LL5_RFVBAT_REG7_bit at RFVBAT_REG7.B5;
    sbit  LL6_RFVBAT_REG7_bit at RFVBAT_REG7.B6;
    sbit  LL7_RFVBAT_REG7_bit at RFVBAT_REG7.B7;
    sbit  LH0_RFVBAT_REG7_bit at RFVBAT_REG7.B8;
    sbit  LH1_RFVBAT_REG7_bit at RFVBAT_REG7.B9;
    sbit  LH2_RFVBAT_REG7_bit at RFVBAT_REG7.B10;
    sbit  LH3_RFVBAT_REG7_bit at RFVBAT_REG7.B11;
    sbit  LH4_RFVBAT_REG7_bit at RFVBAT_REG7.B12;
    sbit  LH5_RFVBAT_REG7_bit at RFVBAT_REG7.B13;
    sbit  LH6_RFVBAT_REG7_bit at RFVBAT_REG7.B14;
    sbit  LH7_RFVBAT_REG7_bit at RFVBAT_REG7.B15;
    sbit  HL0_RFVBAT_REG7_bit at RFVBAT_REG7.B16;
    sbit  HL1_RFVBAT_REG7_bit at RFVBAT_REG7.B17;
    sbit  HL2_RFVBAT_REG7_bit at RFVBAT_REG7.B18;
    sbit  HL3_RFVBAT_REG7_bit at RFVBAT_REG7.B19;
    sbit  HL4_RFVBAT_REG7_bit at RFVBAT_REG7.B20;
    sbit  HL5_RFVBAT_REG7_bit at RFVBAT_REG7.B21;
    sbit  HL6_RFVBAT_REG7_bit at RFVBAT_REG7.B22;
    sbit  HL7_RFVBAT_REG7_bit at RFVBAT_REG7.B23;
    sbit  HH0_RFVBAT_REG7_bit at RFVBAT_REG7.B24;
    sbit  HH1_RFVBAT_REG7_bit at RFVBAT_REG7.B25;
    sbit  HH2_RFVBAT_REG7_bit at RFVBAT_REG7.B26;
    sbit  HH3_RFVBAT_REG7_bit at RFVBAT_REG7.B27;
    sbit  HH4_RFVBAT_REG7_bit at RFVBAT_REG7.B28;
    sbit  HH5_RFVBAT_REG7_bit at RFVBAT_REG7.B29;
    sbit  HH6_RFVBAT_REG7_bit at RFVBAT_REG7.B30;
    sbit  HH7_RFVBAT_REG7_bit at RFVBAT_REG7.B31;

sfr unsigned short   volatile DAC0_DAT0L           absolute 0x4003F000;
    const register unsigned short int DATA00 = 0;
    sbit  DATA00_bit at DAC0_DAT0L.B0;
    const register unsigned short int DATA01 = 1;
    sbit  DATA01_bit at DAC0_DAT0L.B1;
    const register unsigned short int DATA02 = 2;
    sbit  DATA02_bit at DAC0_DAT0L.B2;
    const register unsigned short int DATA03 = 3;
    sbit  DATA03_bit at DAC0_DAT0L.B3;
    const register unsigned short int DATA04 = 4;
    sbit  DATA04_bit at DAC0_DAT0L.B4;
    const register unsigned short int DATA05 = 5;
    sbit  DATA05_bit at DAC0_DAT0L.B5;
    const register unsigned short int DATA06 = 6;
    sbit  DATA06_bit at DAC0_DAT0L.B6;
    const register unsigned short int DATA07 = 7;
    sbit  DATA07_bit at DAC0_DAT0L.B7;

sfr unsigned short   volatile DAC0_DAT1L           absolute 0x4003F002;
    sbit  DATA00_DAC0_DAT1L_bit at DAC0_DAT1L.B0;
    sbit  DATA01_DAC0_DAT1L_bit at DAC0_DAT1L.B1;
    sbit  DATA02_DAC0_DAT1L_bit at DAC0_DAT1L.B2;
    sbit  DATA03_DAC0_DAT1L_bit at DAC0_DAT1L.B3;
    sbit  DATA04_DAC0_DAT1L_bit at DAC0_DAT1L.B4;
    sbit  DATA05_DAC0_DAT1L_bit at DAC0_DAT1L.B5;
    sbit  DATA06_DAC0_DAT1L_bit at DAC0_DAT1L.B6;
    sbit  DATA07_DAC0_DAT1L_bit at DAC0_DAT1L.B7;

sfr unsigned short   volatile DAC0_DAT2L           absolute 0x4003F004;
    sbit  DATA00_DAC0_DAT2L_bit at DAC0_DAT2L.B0;
    sbit  DATA01_DAC0_DAT2L_bit at DAC0_DAT2L.B1;
    sbit  DATA02_DAC0_DAT2L_bit at DAC0_DAT2L.B2;
    sbit  DATA03_DAC0_DAT2L_bit at DAC0_DAT2L.B3;
    sbit  DATA04_DAC0_DAT2L_bit at DAC0_DAT2L.B4;
    sbit  DATA05_DAC0_DAT2L_bit at DAC0_DAT2L.B5;
    sbit  DATA06_DAC0_DAT2L_bit at DAC0_DAT2L.B6;
    sbit  DATA07_DAC0_DAT2L_bit at DAC0_DAT2L.B7;

sfr unsigned short   volatile DAC0_DAT3L           absolute 0x4003F006;
    sbit  DATA00_DAC0_DAT3L_bit at DAC0_DAT3L.B0;
    sbit  DATA01_DAC0_DAT3L_bit at DAC0_DAT3L.B1;
    sbit  DATA02_DAC0_DAT3L_bit at DAC0_DAT3L.B2;
    sbit  DATA03_DAC0_DAT3L_bit at DAC0_DAT3L.B3;
    sbit  DATA04_DAC0_DAT3L_bit at DAC0_DAT3L.B4;
    sbit  DATA05_DAC0_DAT3L_bit at DAC0_DAT3L.B5;
    sbit  DATA06_DAC0_DAT3L_bit at DAC0_DAT3L.B6;
    sbit  DATA07_DAC0_DAT3L_bit at DAC0_DAT3L.B7;

sfr unsigned short   volatile DAC0_DAT4L           absolute 0x4003F008;
    sbit  DATA00_DAC0_DAT4L_bit at DAC0_DAT4L.B0;
    sbit  DATA01_DAC0_DAT4L_bit at DAC0_DAT4L.B1;
    sbit  DATA02_DAC0_DAT4L_bit at DAC0_DAT4L.B2;
    sbit  DATA03_DAC0_DAT4L_bit at DAC0_DAT4L.B3;
    sbit  DATA04_DAC0_DAT4L_bit at DAC0_DAT4L.B4;
    sbit  DATA05_DAC0_DAT4L_bit at DAC0_DAT4L.B5;
    sbit  DATA06_DAC0_DAT4L_bit at DAC0_DAT4L.B6;
    sbit  DATA07_DAC0_DAT4L_bit at DAC0_DAT4L.B7;

sfr unsigned short   volatile DAC0_DAT5L           absolute 0x4003F00A;
    sbit  DATA00_DAC0_DAT5L_bit at DAC0_DAT5L.B0;
    sbit  DATA01_DAC0_DAT5L_bit at DAC0_DAT5L.B1;
    sbit  DATA02_DAC0_DAT5L_bit at DAC0_DAT5L.B2;
    sbit  DATA03_DAC0_DAT5L_bit at DAC0_DAT5L.B3;
    sbit  DATA04_DAC0_DAT5L_bit at DAC0_DAT5L.B4;
    sbit  DATA05_DAC0_DAT5L_bit at DAC0_DAT5L.B5;
    sbit  DATA06_DAC0_DAT5L_bit at DAC0_DAT5L.B6;
    sbit  DATA07_DAC0_DAT5L_bit at DAC0_DAT5L.B7;

sfr unsigned short   volatile DAC0_DAT6L           absolute 0x4003F00C;
    sbit  DATA00_DAC0_DAT6L_bit at DAC0_DAT6L.B0;
    sbit  DATA01_DAC0_DAT6L_bit at DAC0_DAT6L.B1;
    sbit  DATA02_DAC0_DAT6L_bit at DAC0_DAT6L.B2;
    sbit  DATA03_DAC0_DAT6L_bit at DAC0_DAT6L.B3;
    sbit  DATA04_DAC0_DAT6L_bit at DAC0_DAT6L.B4;
    sbit  DATA05_DAC0_DAT6L_bit at DAC0_DAT6L.B5;
    sbit  DATA06_DAC0_DAT6L_bit at DAC0_DAT6L.B6;
    sbit  DATA07_DAC0_DAT6L_bit at DAC0_DAT6L.B7;

sfr unsigned short   volatile DAC0_DAT7L           absolute 0x4003F00E;
    sbit  DATA00_DAC0_DAT7L_bit at DAC0_DAT7L.B0;
    sbit  DATA01_DAC0_DAT7L_bit at DAC0_DAT7L.B1;
    sbit  DATA02_DAC0_DAT7L_bit at DAC0_DAT7L.B2;
    sbit  DATA03_DAC0_DAT7L_bit at DAC0_DAT7L.B3;
    sbit  DATA04_DAC0_DAT7L_bit at DAC0_DAT7L.B4;
    sbit  DATA05_DAC0_DAT7L_bit at DAC0_DAT7L.B5;
    sbit  DATA06_DAC0_DAT7L_bit at DAC0_DAT7L.B6;
    sbit  DATA07_DAC0_DAT7L_bit at DAC0_DAT7L.B7;

sfr unsigned short   volatile DAC0_DAT8L           absolute 0x4003F010;
    sbit  DATA00_DAC0_DAT8L_bit at DAC0_DAT8L.B0;
    sbit  DATA01_DAC0_DAT8L_bit at DAC0_DAT8L.B1;
    sbit  DATA02_DAC0_DAT8L_bit at DAC0_DAT8L.B2;
    sbit  DATA03_DAC0_DAT8L_bit at DAC0_DAT8L.B3;
    sbit  DATA04_DAC0_DAT8L_bit at DAC0_DAT8L.B4;
    sbit  DATA05_DAC0_DAT8L_bit at DAC0_DAT8L.B5;
    sbit  DATA06_DAC0_DAT8L_bit at DAC0_DAT8L.B6;
    sbit  DATA07_DAC0_DAT8L_bit at DAC0_DAT8L.B7;

sfr unsigned short   volatile DAC0_DAT9L           absolute 0x4003F012;
    sbit  DATA00_DAC0_DAT9L_bit at DAC0_DAT9L.B0;
    sbit  DATA01_DAC0_DAT9L_bit at DAC0_DAT9L.B1;
    sbit  DATA02_DAC0_DAT9L_bit at DAC0_DAT9L.B2;
    sbit  DATA03_DAC0_DAT9L_bit at DAC0_DAT9L.B3;
    sbit  DATA04_DAC0_DAT9L_bit at DAC0_DAT9L.B4;
    sbit  DATA05_DAC0_DAT9L_bit at DAC0_DAT9L.B5;
    sbit  DATA06_DAC0_DAT9L_bit at DAC0_DAT9L.B6;
    sbit  DATA07_DAC0_DAT9L_bit at DAC0_DAT9L.B7;

sfr unsigned short   volatile DAC0_DAT10L          absolute 0x4003F014;
    sbit  DATA00_DAC0_DAT10L_bit at DAC0_DAT10L.B0;
    sbit  DATA01_DAC0_DAT10L_bit at DAC0_DAT10L.B1;
    sbit  DATA02_DAC0_DAT10L_bit at DAC0_DAT10L.B2;
    sbit  DATA03_DAC0_DAT10L_bit at DAC0_DAT10L.B3;
    sbit  DATA04_DAC0_DAT10L_bit at DAC0_DAT10L.B4;
    sbit  DATA05_DAC0_DAT10L_bit at DAC0_DAT10L.B5;
    sbit  DATA06_DAC0_DAT10L_bit at DAC0_DAT10L.B6;
    sbit  DATA07_DAC0_DAT10L_bit at DAC0_DAT10L.B7;

sfr unsigned short   volatile DAC0_DAT11L          absolute 0x4003F016;
    sbit  DATA00_DAC0_DAT11L_bit at DAC0_DAT11L.B0;
    sbit  DATA01_DAC0_DAT11L_bit at DAC0_DAT11L.B1;
    sbit  DATA02_DAC0_DAT11L_bit at DAC0_DAT11L.B2;
    sbit  DATA03_DAC0_DAT11L_bit at DAC0_DAT11L.B3;
    sbit  DATA04_DAC0_DAT11L_bit at DAC0_DAT11L.B4;
    sbit  DATA05_DAC0_DAT11L_bit at DAC0_DAT11L.B5;
    sbit  DATA06_DAC0_DAT11L_bit at DAC0_DAT11L.B6;
    sbit  DATA07_DAC0_DAT11L_bit at DAC0_DAT11L.B7;

sfr unsigned short   volatile DAC0_DAT12L          absolute 0x4003F018;
    sbit  DATA00_DAC0_DAT12L_bit at DAC0_DAT12L.B0;
    sbit  DATA01_DAC0_DAT12L_bit at DAC0_DAT12L.B1;
    sbit  DATA02_DAC0_DAT12L_bit at DAC0_DAT12L.B2;
    sbit  DATA03_DAC0_DAT12L_bit at DAC0_DAT12L.B3;
    sbit  DATA04_DAC0_DAT12L_bit at DAC0_DAT12L.B4;
    sbit  DATA05_DAC0_DAT12L_bit at DAC0_DAT12L.B5;
    sbit  DATA06_DAC0_DAT12L_bit at DAC0_DAT12L.B6;
    sbit  DATA07_DAC0_DAT12L_bit at DAC0_DAT12L.B7;

sfr unsigned short   volatile DAC0_DAT13L          absolute 0x4003F01A;
    sbit  DATA00_DAC0_DAT13L_bit at DAC0_DAT13L.B0;
    sbit  DATA01_DAC0_DAT13L_bit at DAC0_DAT13L.B1;
    sbit  DATA02_DAC0_DAT13L_bit at DAC0_DAT13L.B2;
    sbit  DATA03_DAC0_DAT13L_bit at DAC0_DAT13L.B3;
    sbit  DATA04_DAC0_DAT13L_bit at DAC0_DAT13L.B4;
    sbit  DATA05_DAC0_DAT13L_bit at DAC0_DAT13L.B5;
    sbit  DATA06_DAC0_DAT13L_bit at DAC0_DAT13L.B6;
    sbit  DATA07_DAC0_DAT13L_bit at DAC0_DAT13L.B7;

sfr unsigned short   volatile DAC0_DAT14L          absolute 0x4003F01C;
    sbit  DATA00_DAC0_DAT14L_bit at DAC0_DAT14L.B0;
    sbit  DATA01_DAC0_DAT14L_bit at DAC0_DAT14L.B1;
    sbit  DATA02_DAC0_DAT14L_bit at DAC0_DAT14L.B2;
    sbit  DATA03_DAC0_DAT14L_bit at DAC0_DAT14L.B3;
    sbit  DATA04_DAC0_DAT14L_bit at DAC0_DAT14L.B4;
    sbit  DATA05_DAC0_DAT14L_bit at DAC0_DAT14L.B5;
    sbit  DATA06_DAC0_DAT14L_bit at DAC0_DAT14L.B6;
    sbit  DATA07_DAC0_DAT14L_bit at DAC0_DAT14L.B7;

sfr unsigned short   volatile DAC0_DAT15L          absolute 0x4003F01E;
    sbit  DATA00_DAC0_DAT15L_bit at DAC0_DAT15L.B0;
    sbit  DATA01_DAC0_DAT15L_bit at DAC0_DAT15L.B1;
    sbit  DATA02_DAC0_DAT15L_bit at DAC0_DAT15L.B2;
    sbit  DATA03_DAC0_DAT15L_bit at DAC0_DAT15L.B3;
    sbit  DATA04_DAC0_DAT15L_bit at DAC0_DAT15L.B4;
    sbit  DATA05_DAC0_DAT15L_bit at DAC0_DAT15L.B5;
    sbit  DATA06_DAC0_DAT15L_bit at DAC0_DAT15L.B6;
    sbit  DATA07_DAC0_DAT15L_bit at DAC0_DAT15L.B7;

sfr unsigned short   volatile DAC0_DAT0H           absolute 0x4003F001;
    const register unsigned short int DATA10 = 0;
    sbit  DATA10_bit at DAC0_DAT0H.B0;
    const register unsigned short int DATA11 = 1;
    sbit  DATA11_bit at DAC0_DAT0H.B1;
    const register unsigned short int DATA12 = 2;
    sbit  DATA12_bit at DAC0_DAT0H.B2;
    const register unsigned short int DATA13 = 3;
    sbit  DATA13_bit at DAC0_DAT0H.B3;

sfr unsigned short   volatile DAC0_DAT1H           absolute 0x4003F003;
    sbit  DATA10_DAC0_DAT1H_bit at DAC0_DAT1H.B0;
    sbit  DATA11_DAC0_DAT1H_bit at DAC0_DAT1H.B1;
    sbit  DATA12_DAC0_DAT1H_bit at DAC0_DAT1H.B2;
    sbit  DATA13_DAC0_DAT1H_bit at DAC0_DAT1H.B3;

sfr unsigned short   volatile DAC0_DAT2H           absolute 0x4003F005;
    sbit  DATA10_DAC0_DAT2H_bit at DAC0_DAT2H.B0;
    sbit  DATA11_DAC0_DAT2H_bit at DAC0_DAT2H.B1;
    sbit  DATA12_DAC0_DAT2H_bit at DAC0_DAT2H.B2;
    sbit  DATA13_DAC0_DAT2H_bit at DAC0_DAT2H.B3;

sfr unsigned short   volatile DAC0_DAT3H           absolute 0x4003F007;
    sbit  DATA10_DAC0_DAT3H_bit at DAC0_DAT3H.B0;
    sbit  DATA11_DAC0_DAT3H_bit at DAC0_DAT3H.B1;
    sbit  DATA12_DAC0_DAT3H_bit at DAC0_DAT3H.B2;
    sbit  DATA13_DAC0_DAT3H_bit at DAC0_DAT3H.B3;

sfr unsigned short   volatile DAC0_DAT4H           absolute 0x4003F009;
    sbit  DATA10_DAC0_DAT4H_bit at DAC0_DAT4H.B0;
    sbit  DATA11_DAC0_DAT4H_bit at DAC0_DAT4H.B1;
    sbit  DATA12_DAC0_DAT4H_bit at DAC0_DAT4H.B2;
    sbit  DATA13_DAC0_DAT4H_bit at DAC0_DAT4H.B3;

sfr unsigned short   volatile DAC0_DAT5H           absolute 0x4003F00B;
    sbit  DATA10_DAC0_DAT5H_bit at DAC0_DAT5H.B0;
    sbit  DATA11_DAC0_DAT5H_bit at DAC0_DAT5H.B1;
    sbit  DATA12_DAC0_DAT5H_bit at DAC0_DAT5H.B2;
    sbit  DATA13_DAC0_DAT5H_bit at DAC0_DAT5H.B3;

sfr unsigned short   volatile DAC0_DAT6H           absolute 0x4003F00D;
    sbit  DATA10_DAC0_DAT6H_bit at DAC0_DAT6H.B0;
    sbit  DATA11_DAC0_DAT6H_bit at DAC0_DAT6H.B1;
    sbit  DATA12_DAC0_DAT6H_bit at DAC0_DAT6H.B2;
    sbit  DATA13_DAC0_DAT6H_bit at DAC0_DAT6H.B3;

sfr unsigned short   volatile DAC0_DAT7H           absolute 0x4003F00F;
    sbit  DATA10_DAC0_DAT7H_bit at DAC0_DAT7H.B0;
    sbit  DATA11_DAC0_DAT7H_bit at DAC0_DAT7H.B1;
    sbit  DATA12_DAC0_DAT7H_bit at DAC0_DAT7H.B2;
    sbit  DATA13_DAC0_DAT7H_bit at DAC0_DAT7H.B3;

sfr unsigned short   volatile DAC0_DAT8H           absolute 0x4003F011;
    sbit  DATA10_DAC0_DAT8H_bit at DAC0_DAT8H.B0;
    sbit  DATA11_DAC0_DAT8H_bit at DAC0_DAT8H.B1;
    sbit  DATA12_DAC0_DAT8H_bit at DAC0_DAT8H.B2;
    sbit  DATA13_DAC0_DAT8H_bit at DAC0_DAT8H.B3;

sfr unsigned short   volatile DAC0_DAT9H           absolute 0x4003F013;
    sbit  DATA10_DAC0_DAT9H_bit at DAC0_DAT9H.B0;
    sbit  DATA11_DAC0_DAT9H_bit at DAC0_DAT9H.B1;
    sbit  DATA12_DAC0_DAT9H_bit at DAC0_DAT9H.B2;
    sbit  DATA13_DAC0_DAT9H_bit at DAC0_DAT9H.B3;

sfr unsigned short   volatile DAC0_DAT10H          absolute 0x4003F015;
    sbit  DATA10_DAC0_DAT10H_bit at DAC0_DAT10H.B0;
    sbit  DATA11_DAC0_DAT10H_bit at DAC0_DAT10H.B1;
    sbit  DATA12_DAC0_DAT10H_bit at DAC0_DAT10H.B2;
    sbit  DATA13_DAC0_DAT10H_bit at DAC0_DAT10H.B3;

sfr unsigned short   volatile DAC0_DAT11H          absolute 0x4003F017;
    sbit  DATA10_DAC0_DAT11H_bit at DAC0_DAT11H.B0;
    sbit  DATA11_DAC0_DAT11H_bit at DAC0_DAT11H.B1;
    sbit  DATA12_DAC0_DAT11H_bit at DAC0_DAT11H.B2;
    sbit  DATA13_DAC0_DAT11H_bit at DAC0_DAT11H.B3;

sfr unsigned short   volatile DAC0_DAT12H          absolute 0x4003F019;
    sbit  DATA10_DAC0_DAT12H_bit at DAC0_DAT12H.B0;
    sbit  DATA11_DAC0_DAT12H_bit at DAC0_DAT12H.B1;
    sbit  DATA12_DAC0_DAT12H_bit at DAC0_DAT12H.B2;
    sbit  DATA13_DAC0_DAT12H_bit at DAC0_DAT12H.B3;

sfr unsigned short   volatile DAC0_DAT13H          absolute 0x4003F01B;
    sbit  DATA10_DAC0_DAT13H_bit at DAC0_DAT13H.B0;
    sbit  DATA11_DAC0_DAT13H_bit at DAC0_DAT13H.B1;
    sbit  DATA12_DAC0_DAT13H_bit at DAC0_DAT13H.B2;
    sbit  DATA13_DAC0_DAT13H_bit at DAC0_DAT13H.B3;

sfr unsigned short   volatile DAC0_DAT14H          absolute 0x4003F01D;
    sbit  DATA10_DAC0_DAT14H_bit at DAC0_DAT14H.B0;
    sbit  DATA11_DAC0_DAT14H_bit at DAC0_DAT14H.B1;
    sbit  DATA12_DAC0_DAT14H_bit at DAC0_DAT14H.B2;
    sbit  DATA13_DAC0_DAT14H_bit at DAC0_DAT14H.B3;

sfr unsigned short   volatile DAC0_DAT15H          absolute 0x4003F01F;
    sbit  DATA10_DAC0_DAT15H_bit at DAC0_DAT15H.B0;
    sbit  DATA11_DAC0_DAT15H_bit at DAC0_DAT15H.B1;
    sbit  DATA12_DAC0_DAT15H_bit at DAC0_DAT15H.B2;
    sbit  DATA13_DAC0_DAT15H_bit at DAC0_DAT15H.B3;

sfr unsigned short   volatile DAC0_SR              absolute 0x4003F020;
    const register unsigned short int DACBFRPBF = 0;
    sbit  DACBFRPBF_bit at DAC0_SR.B0;
    const register unsigned short int DACBFRPTF = 1;
    sbit  DACBFRPTF_bit at DAC0_SR.B1;
    const register unsigned short int DACBFWMF = 2;
    sbit  DACBFWMF_bit at DAC0_SR.B2;

sfr unsigned short   volatile DAC0_C0              absolute 0x4003F021;
    const register unsigned short int DACBBIEN = 0;
    sbit  DACBBIEN_bit at DAC0_C0.B0;
    const register unsigned short int DACBTIEN = 1;
    sbit  DACBTIEN_bit at DAC0_C0.B1;
    const register unsigned short int DACBWIEN = 2;
    sbit  DACBWIEN_bit at DAC0_C0.B2;
    const register unsigned short int LPEN = 3;
    sbit  LPEN_bit at DAC0_C0.B3;
    const register unsigned short int DACSWTRG = 4;
    sbit  DACSWTRG_bit at DAC0_C0.B4;
    const register unsigned short int DACTRGSEL = 5;
    sbit  DACTRGSEL_bit at DAC0_C0.B5;
    const register unsigned short int DACRFS = 6;
    sbit  DACRFS_bit at DAC0_C0.B6;
    const register unsigned short int DACEN = 7;
    sbit  DACEN_bit at DAC0_C0.B7;

sfr unsigned short   volatile DAC0_C1              absolute 0x4003F022;
    const register unsigned short int DACBFEN = 0;
    sbit  DACBFEN_bit at DAC0_C1.B0;
    const register unsigned short int DACBFMD0 = 1;
    sbit  DACBFMD0_bit at DAC0_C1.B1;
    const register unsigned short int DACBFMD1 = 2;
    sbit  DACBFMD1_bit at DAC0_C1.B2;
    const register unsigned short int DACBFWM0 = 3;
    sbit  DACBFWM0_bit at DAC0_C1.B3;
    const register unsigned short int DACBFWM1 = 4;
    sbit  DACBFWM1_bit at DAC0_C1.B4;
    sbit  DMAEN_DAC0_C1_bit at DAC0_C1.B7;

sfr unsigned short   volatile DAC0_C2              absolute 0x4003F023;
    const register unsigned short int DACBFUP0 = 0;
    sbit  DACBFUP0_bit at DAC0_C2.B0;
    const register unsigned short int DACBFUP1 = 1;
    sbit  DACBFUP1_bit at DAC0_C2.B1;
    const register unsigned short int DACBFUP2 = 2;
    sbit  DACBFUP2_bit at DAC0_C2.B2;
    const register unsigned short int DACBFUP3 = 3;
    sbit  DACBFUP3_bit at DAC0_C2.B3;
    const register unsigned short int DACBFRP0 = 4;
    sbit  DACBFRP0_bit at DAC0_C2.B4;
    const register unsigned short int DACBFRP1 = 5;
    sbit  DACBFRP1_bit at DAC0_C2.B5;
    const register unsigned short int DACBFRP2 = 6;
    sbit  DACBFRP2_bit at DAC0_C2.B6;
    const register unsigned short int DACBFRP3 = 7;
    sbit  DACBFRP3_bit at DAC0_C2.B7;

sfr unsigned long   volatile LPTMR0_CSR           absolute 0x40040000;
    sbit  TEN_LPTMR0_CSR_bit at LPTMR0_CSR.B0;
    const register unsigned short int TMS = 1;
    sbit  TMS_bit at LPTMR0_CSR.B1;
    const register unsigned short int TFC = 2;
    sbit  TFC_bit at LPTMR0_CSR.B2;
    const register unsigned short int TPP = 3;
    sbit  TPP_bit at LPTMR0_CSR.B3;
    const register unsigned short int TPS0 = 4;
    sbit  TPS0_bit at LPTMR0_CSR.B4;
    const register unsigned short int TPS1 = 5;
    sbit  TPS1_bit at LPTMR0_CSR.B5;
    sbit  TIE_LPTMR0_CSR_bit at LPTMR0_CSR.B6;
    sbit  TCF_LPTMR0_CSR_bit at LPTMR0_CSR.B7;

sfr unsigned long   volatile LPTMR0_PSR           absolute 0x40040004;
    sbit  PCS0_LPTMR0_PSR_bit at LPTMR0_PSR.B0;
    sbit  PCS1_LPTMR0_PSR_bit at LPTMR0_PSR.B1;
    const register unsigned short int PBYP = 2;
    sbit  PBYP_bit at LPTMR0_PSR.B2;
    const register unsigned short int PRESCALE0 = 3;
    sbit  PRESCALE0_bit at LPTMR0_PSR.B3;
    const register unsigned short int PRESCALE1 = 4;
    sbit  PRESCALE1_bit at LPTMR0_PSR.B4;
    const register unsigned short int PRESCALE2 = 5;
    sbit  PRESCALE2_bit at LPTMR0_PSR.B5;
    const register unsigned short int PRESCALE3 = 6;
    sbit  PRESCALE3_bit at LPTMR0_PSR.B6;

sfr unsigned long   volatile LPTMR0_CMR           absolute 0x40040008;
    const register unsigned short int COMPARE0 = 0;
    sbit  COMPARE0_bit at LPTMR0_CMR.B0;
    const register unsigned short int COMPARE1 = 1;
    sbit  COMPARE1_bit at LPTMR0_CMR.B1;
    const register unsigned short int COMPARE2 = 2;
    sbit  COMPARE2_bit at LPTMR0_CMR.B2;
    const register unsigned short int COMPARE3 = 3;
    sbit  COMPARE3_bit at LPTMR0_CMR.B3;
    const register unsigned short int COMPARE4 = 4;
    sbit  COMPARE4_bit at LPTMR0_CMR.B4;
    const register unsigned short int COMPARE5 = 5;
    sbit  COMPARE5_bit at LPTMR0_CMR.B5;
    const register unsigned short int COMPARE6 = 6;
    sbit  COMPARE6_bit at LPTMR0_CMR.B6;
    const register unsigned short int COMPARE7 = 7;
    sbit  COMPARE7_bit at LPTMR0_CMR.B7;
    const register unsigned short int COMPARE8 = 8;
    sbit  COMPARE8_bit at LPTMR0_CMR.B8;
    const register unsigned short int COMPARE9 = 9;
    sbit  COMPARE9_bit at LPTMR0_CMR.B9;
    const register unsigned short int COMPARE10 = 10;
    sbit  COMPARE10_bit at LPTMR0_CMR.B10;
    const register unsigned short int COMPARE11 = 11;
    sbit  COMPARE11_bit at LPTMR0_CMR.B11;
    const register unsigned short int COMPARE12 = 12;
    sbit  COMPARE12_bit at LPTMR0_CMR.B12;
    const register unsigned short int COMPARE13 = 13;
    sbit  COMPARE13_bit at LPTMR0_CMR.B13;
    const register unsigned short int COMPARE14 = 14;
    sbit  COMPARE14_bit at LPTMR0_CMR.B14;
    const register unsigned short int COMPARE15 = 15;
    sbit  COMPARE15_bit at LPTMR0_CMR.B15;

sfr unsigned long   volatile LPTMR0_CNR           absolute 0x4004000C;
    const register unsigned short int COUNTER0 = 0;
    sbit  COUNTER0_bit at LPTMR0_CNR.B0;
    const register unsigned short int COUNTER1 = 1;
    sbit  COUNTER1_bit at LPTMR0_CNR.B1;
    const register unsigned short int COUNTER2 = 2;
    sbit  COUNTER2_bit at LPTMR0_CNR.B2;
    const register unsigned short int COUNTER3 = 3;
    sbit  COUNTER3_bit at LPTMR0_CNR.B3;
    const register unsigned short int COUNTER4 = 4;
    sbit  COUNTER4_bit at LPTMR0_CNR.B4;
    const register unsigned short int COUNTER5 = 5;
    sbit  COUNTER5_bit at LPTMR0_CNR.B5;
    const register unsigned short int COUNTER6 = 6;
    sbit  COUNTER6_bit at LPTMR0_CNR.B6;
    const register unsigned short int COUNTER7 = 7;
    sbit  COUNTER7_bit at LPTMR0_CNR.B7;
    const register unsigned short int COUNTER8 = 8;
    sbit  COUNTER8_bit at LPTMR0_CNR.B8;
    const register unsigned short int COUNTER9 = 9;
    sbit  COUNTER9_bit at LPTMR0_CNR.B9;
    const register unsigned short int COUNTER10 = 10;
    sbit  COUNTER10_bit at LPTMR0_CNR.B10;
    const register unsigned short int COUNTER11 = 11;
    sbit  COUNTER11_bit at LPTMR0_CNR.B11;
    const register unsigned short int COUNTER12 = 12;
    sbit  COUNTER12_bit at LPTMR0_CNR.B12;
    const register unsigned short int COUNTER13 = 13;
    sbit  COUNTER13_bit at LPTMR0_CNR.B13;
    const register unsigned short int COUNTER14 = 14;
    sbit  COUNTER14_bit at LPTMR0_CNR.B14;
    const register unsigned short int COUNTER15 = 15;
    sbit  COUNTER15_bit at LPTMR0_CNR.B15;

sfr unsigned long   volatile RFSYS_REG0           absolute 0x40041000;
    sbit  LL0_RFSYS_REG0_bit at RFSYS_REG0.B0;
    sbit  LL1_RFSYS_REG0_bit at RFSYS_REG0.B1;
    sbit  LL2_RFSYS_REG0_bit at RFSYS_REG0.B2;
    sbit  LL3_RFSYS_REG0_bit at RFSYS_REG0.B3;
    sbit  LL4_RFSYS_REG0_bit at RFSYS_REG0.B4;
    sbit  LL5_RFSYS_REG0_bit at RFSYS_REG0.B5;
    sbit  LL6_RFSYS_REG0_bit at RFSYS_REG0.B6;
    sbit  LL7_RFSYS_REG0_bit at RFSYS_REG0.B7;
    sbit  LH0_RFSYS_REG0_bit at RFSYS_REG0.B8;
    sbit  LH1_RFSYS_REG0_bit at RFSYS_REG0.B9;
    sbit  LH2_RFSYS_REG0_bit at RFSYS_REG0.B10;
    sbit  LH3_RFSYS_REG0_bit at RFSYS_REG0.B11;
    sbit  LH4_RFSYS_REG0_bit at RFSYS_REG0.B12;
    sbit  LH5_RFSYS_REG0_bit at RFSYS_REG0.B13;
    sbit  LH6_RFSYS_REG0_bit at RFSYS_REG0.B14;
    sbit  LH7_RFSYS_REG0_bit at RFSYS_REG0.B15;
    sbit  HL0_RFSYS_REG0_bit at RFSYS_REG0.B16;
    sbit  HL1_RFSYS_REG0_bit at RFSYS_REG0.B17;
    sbit  HL2_RFSYS_REG0_bit at RFSYS_REG0.B18;
    sbit  HL3_RFSYS_REG0_bit at RFSYS_REG0.B19;
    sbit  HL4_RFSYS_REG0_bit at RFSYS_REG0.B20;
    sbit  HL5_RFSYS_REG0_bit at RFSYS_REG0.B21;
    sbit  HL6_RFSYS_REG0_bit at RFSYS_REG0.B22;
    sbit  HL7_RFSYS_REG0_bit at RFSYS_REG0.B23;
    sbit  HH0_RFSYS_REG0_bit at RFSYS_REG0.B24;
    sbit  HH1_RFSYS_REG0_bit at RFSYS_REG0.B25;
    sbit  HH2_RFSYS_REG0_bit at RFSYS_REG0.B26;
    sbit  HH3_RFSYS_REG0_bit at RFSYS_REG0.B27;
    sbit  HH4_RFSYS_REG0_bit at RFSYS_REG0.B28;
    sbit  HH5_RFSYS_REG0_bit at RFSYS_REG0.B29;
    sbit  HH6_RFSYS_REG0_bit at RFSYS_REG0.B30;
    sbit  HH7_RFSYS_REG0_bit at RFSYS_REG0.B31;

sfr unsigned long   volatile RFSYS_REG1           absolute 0x40041004;
    sbit  LL0_RFSYS_REG1_bit at RFSYS_REG1.B0;
    sbit  LL1_RFSYS_REG1_bit at RFSYS_REG1.B1;
    sbit  LL2_RFSYS_REG1_bit at RFSYS_REG1.B2;
    sbit  LL3_RFSYS_REG1_bit at RFSYS_REG1.B3;
    sbit  LL4_RFSYS_REG1_bit at RFSYS_REG1.B4;
    sbit  LL5_RFSYS_REG1_bit at RFSYS_REG1.B5;
    sbit  LL6_RFSYS_REG1_bit at RFSYS_REG1.B6;
    sbit  LL7_RFSYS_REG1_bit at RFSYS_REG1.B7;
    sbit  LH0_RFSYS_REG1_bit at RFSYS_REG1.B8;
    sbit  LH1_RFSYS_REG1_bit at RFSYS_REG1.B9;
    sbit  LH2_RFSYS_REG1_bit at RFSYS_REG1.B10;
    sbit  LH3_RFSYS_REG1_bit at RFSYS_REG1.B11;
    sbit  LH4_RFSYS_REG1_bit at RFSYS_REG1.B12;
    sbit  LH5_RFSYS_REG1_bit at RFSYS_REG1.B13;
    sbit  LH6_RFSYS_REG1_bit at RFSYS_REG1.B14;
    sbit  LH7_RFSYS_REG1_bit at RFSYS_REG1.B15;
    sbit  HL0_RFSYS_REG1_bit at RFSYS_REG1.B16;
    sbit  HL1_RFSYS_REG1_bit at RFSYS_REG1.B17;
    sbit  HL2_RFSYS_REG1_bit at RFSYS_REG1.B18;
    sbit  HL3_RFSYS_REG1_bit at RFSYS_REG1.B19;
    sbit  HL4_RFSYS_REG1_bit at RFSYS_REG1.B20;
    sbit  HL5_RFSYS_REG1_bit at RFSYS_REG1.B21;
    sbit  HL6_RFSYS_REG1_bit at RFSYS_REG1.B22;
    sbit  HL7_RFSYS_REG1_bit at RFSYS_REG1.B23;
    sbit  HH0_RFSYS_REG1_bit at RFSYS_REG1.B24;
    sbit  HH1_RFSYS_REG1_bit at RFSYS_REG1.B25;
    sbit  HH2_RFSYS_REG1_bit at RFSYS_REG1.B26;
    sbit  HH3_RFSYS_REG1_bit at RFSYS_REG1.B27;
    sbit  HH4_RFSYS_REG1_bit at RFSYS_REG1.B28;
    sbit  HH5_RFSYS_REG1_bit at RFSYS_REG1.B29;
    sbit  HH6_RFSYS_REG1_bit at RFSYS_REG1.B30;
    sbit  HH7_RFSYS_REG1_bit at RFSYS_REG1.B31;

sfr unsigned long   volatile RFSYS_REG2           absolute 0x40041008;
    sbit  LL0_RFSYS_REG2_bit at RFSYS_REG2.B0;
    sbit  LL1_RFSYS_REG2_bit at RFSYS_REG2.B1;
    sbit  LL2_RFSYS_REG2_bit at RFSYS_REG2.B2;
    sbit  LL3_RFSYS_REG2_bit at RFSYS_REG2.B3;
    sbit  LL4_RFSYS_REG2_bit at RFSYS_REG2.B4;
    sbit  LL5_RFSYS_REG2_bit at RFSYS_REG2.B5;
    sbit  LL6_RFSYS_REG2_bit at RFSYS_REG2.B6;
    sbit  LL7_RFSYS_REG2_bit at RFSYS_REG2.B7;
    sbit  LH0_RFSYS_REG2_bit at RFSYS_REG2.B8;
    sbit  LH1_RFSYS_REG2_bit at RFSYS_REG2.B9;
    sbit  LH2_RFSYS_REG2_bit at RFSYS_REG2.B10;
    sbit  LH3_RFSYS_REG2_bit at RFSYS_REG2.B11;
    sbit  LH4_RFSYS_REG2_bit at RFSYS_REG2.B12;
    sbit  LH5_RFSYS_REG2_bit at RFSYS_REG2.B13;
    sbit  LH6_RFSYS_REG2_bit at RFSYS_REG2.B14;
    sbit  LH7_RFSYS_REG2_bit at RFSYS_REG2.B15;
    sbit  HL0_RFSYS_REG2_bit at RFSYS_REG2.B16;
    sbit  HL1_RFSYS_REG2_bit at RFSYS_REG2.B17;
    sbit  HL2_RFSYS_REG2_bit at RFSYS_REG2.B18;
    sbit  HL3_RFSYS_REG2_bit at RFSYS_REG2.B19;
    sbit  HL4_RFSYS_REG2_bit at RFSYS_REG2.B20;
    sbit  HL5_RFSYS_REG2_bit at RFSYS_REG2.B21;
    sbit  HL6_RFSYS_REG2_bit at RFSYS_REG2.B22;
    sbit  HL7_RFSYS_REG2_bit at RFSYS_REG2.B23;
    sbit  HH0_RFSYS_REG2_bit at RFSYS_REG2.B24;
    sbit  HH1_RFSYS_REG2_bit at RFSYS_REG2.B25;
    sbit  HH2_RFSYS_REG2_bit at RFSYS_REG2.B26;
    sbit  HH3_RFSYS_REG2_bit at RFSYS_REG2.B27;
    sbit  HH4_RFSYS_REG2_bit at RFSYS_REG2.B28;
    sbit  HH5_RFSYS_REG2_bit at RFSYS_REG2.B29;
    sbit  HH6_RFSYS_REG2_bit at RFSYS_REG2.B30;
    sbit  HH7_RFSYS_REG2_bit at RFSYS_REG2.B31;

sfr unsigned long   volatile RFSYS_REG3           absolute 0x4004100C;
    sbit  LL0_RFSYS_REG3_bit at RFSYS_REG3.B0;
    sbit  LL1_RFSYS_REG3_bit at RFSYS_REG3.B1;
    sbit  LL2_RFSYS_REG3_bit at RFSYS_REG3.B2;
    sbit  LL3_RFSYS_REG3_bit at RFSYS_REG3.B3;
    sbit  LL4_RFSYS_REG3_bit at RFSYS_REG3.B4;
    sbit  LL5_RFSYS_REG3_bit at RFSYS_REG3.B5;
    sbit  LL6_RFSYS_REG3_bit at RFSYS_REG3.B6;
    sbit  LL7_RFSYS_REG3_bit at RFSYS_REG3.B7;
    sbit  LH0_RFSYS_REG3_bit at RFSYS_REG3.B8;
    sbit  LH1_RFSYS_REG3_bit at RFSYS_REG3.B9;
    sbit  LH2_RFSYS_REG3_bit at RFSYS_REG3.B10;
    sbit  LH3_RFSYS_REG3_bit at RFSYS_REG3.B11;
    sbit  LH4_RFSYS_REG3_bit at RFSYS_REG3.B12;
    sbit  LH5_RFSYS_REG3_bit at RFSYS_REG3.B13;
    sbit  LH6_RFSYS_REG3_bit at RFSYS_REG3.B14;
    sbit  LH7_RFSYS_REG3_bit at RFSYS_REG3.B15;
    sbit  HL0_RFSYS_REG3_bit at RFSYS_REG3.B16;
    sbit  HL1_RFSYS_REG3_bit at RFSYS_REG3.B17;
    sbit  HL2_RFSYS_REG3_bit at RFSYS_REG3.B18;
    sbit  HL3_RFSYS_REG3_bit at RFSYS_REG3.B19;
    sbit  HL4_RFSYS_REG3_bit at RFSYS_REG3.B20;
    sbit  HL5_RFSYS_REG3_bit at RFSYS_REG3.B21;
    sbit  HL6_RFSYS_REG3_bit at RFSYS_REG3.B22;
    sbit  HL7_RFSYS_REG3_bit at RFSYS_REG3.B23;
    sbit  HH0_RFSYS_REG3_bit at RFSYS_REG3.B24;
    sbit  HH1_RFSYS_REG3_bit at RFSYS_REG3.B25;
    sbit  HH2_RFSYS_REG3_bit at RFSYS_REG3.B26;
    sbit  HH3_RFSYS_REG3_bit at RFSYS_REG3.B27;
    sbit  HH4_RFSYS_REG3_bit at RFSYS_REG3.B28;
    sbit  HH5_RFSYS_REG3_bit at RFSYS_REG3.B29;
    sbit  HH6_RFSYS_REG3_bit at RFSYS_REG3.B30;
    sbit  HH7_RFSYS_REG3_bit at RFSYS_REG3.B31;

sfr unsigned long   volatile RFSYS_REG4           absolute 0x40041010;
    sbit  LL0_RFSYS_REG4_bit at RFSYS_REG4.B0;
    sbit  LL1_RFSYS_REG4_bit at RFSYS_REG4.B1;
    sbit  LL2_RFSYS_REG4_bit at RFSYS_REG4.B2;
    sbit  LL3_RFSYS_REG4_bit at RFSYS_REG4.B3;
    sbit  LL4_RFSYS_REG4_bit at RFSYS_REG4.B4;
    sbit  LL5_RFSYS_REG4_bit at RFSYS_REG4.B5;
    sbit  LL6_RFSYS_REG4_bit at RFSYS_REG4.B6;
    sbit  LL7_RFSYS_REG4_bit at RFSYS_REG4.B7;
    sbit  LH0_RFSYS_REG4_bit at RFSYS_REG4.B8;
    sbit  LH1_RFSYS_REG4_bit at RFSYS_REG4.B9;
    sbit  LH2_RFSYS_REG4_bit at RFSYS_REG4.B10;
    sbit  LH3_RFSYS_REG4_bit at RFSYS_REG4.B11;
    sbit  LH4_RFSYS_REG4_bit at RFSYS_REG4.B12;
    sbit  LH5_RFSYS_REG4_bit at RFSYS_REG4.B13;
    sbit  LH6_RFSYS_REG4_bit at RFSYS_REG4.B14;
    sbit  LH7_RFSYS_REG4_bit at RFSYS_REG4.B15;
    sbit  HL0_RFSYS_REG4_bit at RFSYS_REG4.B16;
    sbit  HL1_RFSYS_REG4_bit at RFSYS_REG4.B17;
    sbit  HL2_RFSYS_REG4_bit at RFSYS_REG4.B18;
    sbit  HL3_RFSYS_REG4_bit at RFSYS_REG4.B19;
    sbit  HL4_RFSYS_REG4_bit at RFSYS_REG4.B20;
    sbit  HL5_RFSYS_REG4_bit at RFSYS_REG4.B21;
    sbit  HL6_RFSYS_REG4_bit at RFSYS_REG4.B22;
    sbit  HL7_RFSYS_REG4_bit at RFSYS_REG4.B23;
    sbit  HH0_RFSYS_REG4_bit at RFSYS_REG4.B24;
    sbit  HH1_RFSYS_REG4_bit at RFSYS_REG4.B25;
    sbit  HH2_RFSYS_REG4_bit at RFSYS_REG4.B26;
    sbit  HH3_RFSYS_REG4_bit at RFSYS_REG4.B27;
    sbit  HH4_RFSYS_REG4_bit at RFSYS_REG4.B28;
    sbit  HH5_RFSYS_REG4_bit at RFSYS_REG4.B29;
    sbit  HH6_RFSYS_REG4_bit at RFSYS_REG4.B30;
    sbit  HH7_RFSYS_REG4_bit at RFSYS_REG4.B31;

sfr unsigned long   volatile RFSYS_REG5           absolute 0x40041014;
    sbit  LL0_RFSYS_REG5_bit at RFSYS_REG5.B0;
    sbit  LL1_RFSYS_REG5_bit at RFSYS_REG5.B1;
    sbit  LL2_RFSYS_REG5_bit at RFSYS_REG5.B2;
    sbit  LL3_RFSYS_REG5_bit at RFSYS_REG5.B3;
    sbit  LL4_RFSYS_REG5_bit at RFSYS_REG5.B4;
    sbit  LL5_RFSYS_REG5_bit at RFSYS_REG5.B5;
    sbit  LL6_RFSYS_REG5_bit at RFSYS_REG5.B6;
    sbit  LL7_RFSYS_REG5_bit at RFSYS_REG5.B7;
    sbit  LH0_RFSYS_REG5_bit at RFSYS_REG5.B8;
    sbit  LH1_RFSYS_REG5_bit at RFSYS_REG5.B9;
    sbit  LH2_RFSYS_REG5_bit at RFSYS_REG5.B10;
    sbit  LH3_RFSYS_REG5_bit at RFSYS_REG5.B11;
    sbit  LH4_RFSYS_REG5_bit at RFSYS_REG5.B12;
    sbit  LH5_RFSYS_REG5_bit at RFSYS_REG5.B13;
    sbit  LH6_RFSYS_REG5_bit at RFSYS_REG5.B14;
    sbit  LH7_RFSYS_REG5_bit at RFSYS_REG5.B15;
    sbit  HL0_RFSYS_REG5_bit at RFSYS_REG5.B16;
    sbit  HL1_RFSYS_REG5_bit at RFSYS_REG5.B17;
    sbit  HL2_RFSYS_REG5_bit at RFSYS_REG5.B18;
    sbit  HL3_RFSYS_REG5_bit at RFSYS_REG5.B19;
    sbit  HL4_RFSYS_REG5_bit at RFSYS_REG5.B20;
    sbit  HL5_RFSYS_REG5_bit at RFSYS_REG5.B21;
    sbit  HL6_RFSYS_REG5_bit at RFSYS_REG5.B22;
    sbit  HL7_RFSYS_REG5_bit at RFSYS_REG5.B23;
    sbit  HH0_RFSYS_REG5_bit at RFSYS_REG5.B24;
    sbit  HH1_RFSYS_REG5_bit at RFSYS_REG5.B25;
    sbit  HH2_RFSYS_REG5_bit at RFSYS_REG5.B26;
    sbit  HH3_RFSYS_REG5_bit at RFSYS_REG5.B27;
    sbit  HH4_RFSYS_REG5_bit at RFSYS_REG5.B28;
    sbit  HH5_RFSYS_REG5_bit at RFSYS_REG5.B29;
    sbit  HH6_RFSYS_REG5_bit at RFSYS_REG5.B30;
    sbit  HH7_RFSYS_REG5_bit at RFSYS_REG5.B31;

sfr unsigned long   volatile RFSYS_REG6           absolute 0x40041018;
    sbit  LL0_RFSYS_REG6_bit at RFSYS_REG6.B0;
    sbit  LL1_RFSYS_REG6_bit at RFSYS_REG6.B1;
    sbit  LL2_RFSYS_REG6_bit at RFSYS_REG6.B2;
    sbit  LL3_RFSYS_REG6_bit at RFSYS_REG6.B3;
    sbit  LL4_RFSYS_REG6_bit at RFSYS_REG6.B4;
    sbit  LL5_RFSYS_REG6_bit at RFSYS_REG6.B5;
    sbit  LL6_RFSYS_REG6_bit at RFSYS_REG6.B6;
    sbit  LL7_RFSYS_REG6_bit at RFSYS_REG6.B7;
    sbit  LH0_RFSYS_REG6_bit at RFSYS_REG6.B8;
    sbit  LH1_RFSYS_REG6_bit at RFSYS_REG6.B9;
    sbit  LH2_RFSYS_REG6_bit at RFSYS_REG6.B10;
    sbit  LH3_RFSYS_REG6_bit at RFSYS_REG6.B11;
    sbit  LH4_RFSYS_REG6_bit at RFSYS_REG6.B12;
    sbit  LH5_RFSYS_REG6_bit at RFSYS_REG6.B13;
    sbit  LH6_RFSYS_REG6_bit at RFSYS_REG6.B14;
    sbit  LH7_RFSYS_REG6_bit at RFSYS_REG6.B15;
    sbit  HL0_RFSYS_REG6_bit at RFSYS_REG6.B16;
    sbit  HL1_RFSYS_REG6_bit at RFSYS_REG6.B17;
    sbit  HL2_RFSYS_REG6_bit at RFSYS_REG6.B18;
    sbit  HL3_RFSYS_REG6_bit at RFSYS_REG6.B19;
    sbit  HL4_RFSYS_REG6_bit at RFSYS_REG6.B20;
    sbit  HL5_RFSYS_REG6_bit at RFSYS_REG6.B21;
    sbit  HL6_RFSYS_REG6_bit at RFSYS_REG6.B22;
    sbit  HL7_RFSYS_REG6_bit at RFSYS_REG6.B23;
    sbit  HH0_RFSYS_REG6_bit at RFSYS_REG6.B24;
    sbit  HH1_RFSYS_REG6_bit at RFSYS_REG6.B25;
    sbit  HH2_RFSYS_REG6_bit at RFSYS_REG6.B26;
    sbit  HH3_RFSYS_REG6_bit at RFSYS_REG6.B27;
    sbit  HH4_RFSYS_REG6_bit at RFSYS_REG6.B28;
    sbit  HH5_RFSYS_REG6_bit at RFSYS_REG6.B29;
    sbit  HH6_RFSYS_REG6_bit at RFSYS_REG6.B30;
    sbit  HH7_RFSYS_REG6_bit at RFSYS_REG6.B31;

sfr unsigned long   volatile RFSYS_REG7           absolute 0x4004101C;
    sbit  LL0_RFSYS_REG7_bit at RFSYS_REG7.B0;
    sbit  LL1_RFSYS_REG7_bit at RFSYS_REG7.B1;
    sbit  LL2_RFSYS_REG7_bit at RFSYS_REG7.B2;
    sbit  LL3_RFSYS_REG7_bit at RFSYS_REG7.B3;
    sbit  LL4_RFSYS_REG7_bit at RFSYS_REG7.B4;
    sbit  LL5_RFSYS_REG7_bit at RFSYS_REG7.B5;
    sbit  LL6_RFSYS_REG7_bit at RFSYS_REG7.B6;
    sbit  LL7_RFSYS_REG7_bit at RFSYS_REG7.B7;
    sbit  LH0_RFSYS_REG7_bit at RFSYS_REG7.B8;
    sbit  LH1_RFSYS_REG7_bit at RFSYS_REG7.B9;
    sbit  LH2_RFSYS_REG7_bit at RFSYS_REG7.B10;
    sbit  LH3_RFSYS_REG7_bit at RFSYS_REG7.B11;
    sbit  LH4_RFSYS_REG7_bit at RFSYS_REG7.B12;
    sbit  LH5_RFSYS_REG7_bit at RFSYS_REG7.B13;
    sbit  LH6_RFSYS_REG7_bit at RFSYS_REG7.B14;
    sbit  LH7_RFSYS_REG7_bit at RFSYS_REG7.B15;
    sbit  HL0_RFSYS_REG7_bit at RFSYS_REG7.B16;
    sbit  HL1_RFSYS_REG7_bit at RFSYS_REG7.B17;
    sbit  HL2_RFSYS_REG7_bit at RFSYS_REG7.B18;
    sbit  HL3_RFSYS_REG7_bit at RFSYS_REG7.B19;
    sbit  HL4_RFSYS_REG7_bit at RFSYS_REG7.B20;
    sbit  HL5_RFSYS_REG7_bit at RFSYS_REG7.B21;
    sbit  HL6_RFSYS_REG7_bit at RFSYS_REG7.B22;
    sbit  HL7_RFSYS_REG7_bit at RFSYS_REG7.B23;
    sbit  HH0_RFSYS_REG7_bit at RFSYS_REG7.B24;
    sbit  HH1_RFSYS_REG7_bit at RFSYS_REG7.B25;
    sbit  HH2_RFSYS_REG7_bit at RFSYS_REG7.B26;
    sbit  HH3_RFSYS_REG7_bit at RFSYS_REG7.B27;
    sbit  HH4_RFSYS_REG7_bit at RFSYS_REG7.B28;
    sbit  HH5_RFSYS_REG7_bit at RFSYS_REG7.B29;
    sbit  HH6_RFSYS_REG7_bit at RFSYS_REG7.B30;
    sbit  HH7_RFSYS_REG7_bit at RFSYS_REG7.B31;

sfr unsigned long   volatile SIM_SOPT1            absolute 0x40047000;
    const register unsigned short int RAMSIZE0 = 12;
    sbit  RAMSIZE0_bit at SIM_SOPT1.B12;
    const register unsigned short int RAMSIZE1 = 13;
    sbit  RAMSIZE1_bit at SIM_SOPT1.B13;
    const register unsigned short int RAMSIZE2 = 14;
    sbit  RAMSIZE2_bit at SIM_SOPT1.B14;
    const register unsigned short int RAMSIZE3 = 15;
    sbit  RAMSIZE3_bit at SIM_SOPT1.B15;
    const register unsigned short int OSC32KSEL0 = 18;
    sbit  OSC32KSEL0_bit at SIM_SOPT1.B18;
    const register unsigned short int OSC32KSEL1 = 19;
    sbit  OSC32KSEL1_bit at SIM_SOPT1.B19;

sfr unsigned long   volatile SIM_SOPT2            absolute 0x40048004;
    const register unsigned short int CLKOUTSEL0 = 5;
    sbit  CLKOUTSEL0_bit at SIM_SOPT2.B5;
    const register unsigned short int CLKOUTSEL1 = 6;
    sbit  CLKOUTSEL1_bit at SIM_SOPT2.B6;
    const register unsigned short int CLKOUTSEL2 = 7;
    sbit  CLKOUTSEL2_bit at SIM_SOPT2.B7;
    const register unsigned short int FBSL0 = 8;
    sbit  FBSL0_bit at SIM_SOPT2.B8;
    const register unsigned short int FBSL1 = 9;
    sbit  FBSL1_bit at SIM_SOPT2.B9;
    const register unsigned short int TRACECLKSEL = 12;
    sbit  TRACECLKSEL_bit at SIM_SOPT2.B12;
    const register unsigned short int PLLFLLSEL0 = 16;
    sbit  PLLFLLSEL0_bit at SIM_SOPT2.B16;
    const register unsigned short int PLLFLLSEL1 = 17;
    sbit  PLLFLLSEL1_bit at SIM_SOPT2.B17;
    const register unsigned short int RMIISRC = 19;
    sbit  RMIISRC_bit at SIM_SOPT2.B19;
    const register unsigned short int TIMESRC0 = 20;
    sbit  TIMESRC0_bit at SIM_SOPT2.B20;
    const register unsigned short int TIMESRC1 = 21;
    sbit  TIMESRC1_bit at SIM_SOPT2.B21;

sfr unsigned long   volatile SIM_SOPT4            absolute 0x4004800C;
    const register unsigned short int FTM0FLT0 = 0;
    sbit  FTM0FLT0_bit at SIM_SOPT4.B0;
    const register unsigned short int FTM0FLT1 = 1;
    sbit  FTM0FLT1_bit at SIM_SOPT4.B1;
    const register unsigned short int FTM0FLT2 = 2;
    sbit  FTM0FLT2_bit at SIM_SOPT4.B2;
    const register unsigned short int FTM0FLT3 = 3;
    sbit  FTM0FLT3_bit at SIM_SOPT4.B3;
    const register unsigned short int FTM1FLT0 = 4;
    sbit  FTM1FLT0_bit at SIM_SOPT4.B4;
    const register unsigned short int FTM2FLT0 = 8;
    sbit  FTM2FLT0_bit at SIM_SOPT4.B8;
    const register unsigned short int FTM3FLT0 = 12;
    sbit  FTM3FLT0_bit at SIM_SOPT4.B12;
    const register unsigned short int FTM0TRG0SRC = 16;
    sbit  FTM0TRG0SRC_bit at SIM_SOPT4.B16;
    const register unsigned short int FTM0TRG1SRC = 17;
    sbit  FTM0TRG1SRC_bit at SIM_SOPT4.B17;
    const register unsigned short int FTM0TRG2SRC = 18;
    sbit  FTM0TRG2SRC_bit at SIM_SOPT4.B18;
    const register unsigned short int FTM1TRG0SRC = 20;
    sbit  FTM1TRG0SRC_bit at SIM_SOPT4.B20;
    const register unsigned short int FTM1TRG2SRC = 22;
    sbit  FTM1TRG2SRC_bit at SIM_SOPT4.B22;
    const register unsigned short int FTM2TRG0SRC = 24;
    sbit  FTM2TRG0SRC_bit at SIM_SOPT4.B24;
    const register unsigned short int FTM2TRG2SRC = 26;
    sbit  FTM2TRG2SRC_bit at SIM_SOPT4.B26;
    const register unsigned short int FTM3TRG0SRC = 28;
    sbit  FTM3TRG0SRC_bit at SIM_SOPT4.B28;
    const register unsigned short int FTM3TRG1SRC = 29;
    sbit  FTM3TRG1SRC_bit at SIM_SOPT4.B29;
    const register unsigned short int FTM3TRG2SRC = 30;
    sbit  FTM3TRG2SRC_bit at SIM_SOPT4.B30;

sfr unsigned long   volatile SIM_SOPT5            absolute 0x40048010;
    const register unsigned short int UART0TXSRC0 = 0;
    sbit  UART0TXSRC0_bit at SIM_SOPT5.B0;
    const register unsigned short int UART0TXSRC1 = 1;
    sbit  UART0TXSRC1_bit at SIM_SOPT5.B1;
    const register unsigned short int UART0RXSRC0 = 2;
    sbit  UART0RXSRC0_bit at SIM_SOPT5.B2;
    const register unsigned short int UART0RXSRC1 = 3;
    sbit  UART0RXSRC1_bit at SIM_SOPT5.B3;
    const register unsigned short int UART1TXSRC0 = 4;
    sbit  UART1TXSRC0_bit at SIM_SOPT5.B4;
    const register unsigned short int UART1TXSRC1 = 5;
    sbit  UART1TXSRC1_bit at SIM_SOPT5.B5;
    const register unsigned short int UART1RXSRC0 = 6;
    sbit  UART1RXSRC0_bit at SIM_SOPT5.B6;
    const register unsigned short int UART1RXSRC1 = 7;
    sbit  UART1RXSRC1_bit at SIM_SOPT5.B7;

sfr unsigned long   volatile SIM_SOPT7            absolute 0x40048018;
    const register unsigned short int HSADC0ATRGSEL0 = 0;
    sbit  HSADC0ATRGSEL0_bit at SIM_SOPT7.B0;
    const register unsigned short int HSADC0ATRGSEL1 = 1;
    sbit  HSADC0ATRGSEL1_bit at SIM_SOPT7.B1;
    const register unsigned short int HSADC0ATRGSEL2 = 2;
    sbit  HSADC0ATRGSEL2_bit at SIM_SOPT7.B2;
    const register unsigned short int HSADC0ATRGSEL3 = 3;
    sbit  HSADC0ATRGSEL3_bit at SIM_SOPT7.B3;
    const register unsigned short int HSADC0AALTTRGEN0 = 6;
    sbit  HSADC0AALTTRGEN0_bit at SIM_SOPT7.B6;
    const register unsigned short int HSADC0AALTTRGEN1 = 7;
    sbit  HSADC0AALTTRGEN1_bit at SIM_SOPT7.B7;
    const register unsigned short int HSADC0BTRGSEL0 = 8;
    sbit  HSADC0BTRGSEL0_bit at SIM_SOPT7.B8;
    const register unsigned short int HSADC0BTRGSEL1 = 9;
    sbit  HSADC0BTRGSEL1_bit at SIM_SOPT7.B9;
    const register unsigned short int HSADC0BTRGSEL2 = 10;
    sbit  HSADC0BTRGSEL2_bit at SIM_SOPT7.B10;
    const register unsigned short int HSADC0BTRGSEL3 = 11;
    sbit  HSADC0BTRGSEL3_bit at SIM_SOPT7.B11;
    const register unsigned short int HSADC0BALTTRGEN0 = 14;
    sbit  HSADC0BALTTRGEN0_bit at SIM_SOPT7.B14;
    const register unsigned short int HSADC0BALTTRGEN1 = 15;
    sbit  HSADC0BALTTRGEN1_bit at SIM_SOPT7.B15;
    const register unsigned short int HSADC1ATRGSEL0 = 16;
    sbit  HSADC1ATRGSEL0_bit at SIM_SOPT7.B16;
    const register unsigned short int HSADC1ATRGSEL1 = 17;
    sbit  HSADC1ATRGSEL1_bit at SIM_SOPT7.B17;
    const register unsigned short int HSADC1ATRGSEL2 = 18;
    sbit  HSADC1ATRGSEL2_bit at SIM_SOPT7.B18;
    const register unsigned short int HSADC1ATRGSEL3 = 19;
    sbit  HSADC1ATRGSEL3_bit at SIM_SOPT7.B19;
    const register unsigned short int HSADC1AALTTRGEN0 = 22;
    sbit  HSADC1AALTTRGEN0_bit at SIM_SOPT7.B22;
    const register unsigned short int HSADC1AALTTRGEN1 = 23;
    sbit  HSADC1AALTTRGEN1_bit at SIM_SOPT7.B23;
    const register unsigned short int HSADC1BTRGSEL0 = 24;
    sbit  HSADC1BTRGSEL0_bit at SIM_SOPT7.B24;
    const register unsigned short int HSADC1BTRGSEL1 = 25;
    sbit  HSADC1BTRGSEL1_bit at SIM_SOPT7.B25;
    const register unsigned short int HSADC1BTRGSEL2 = 26;
    sbit  HSADC1BTRGSEL2_bit at SIM_SOPT7.B26;
    const register unsigned short int HSADC1BTRGSEL3 = 27;
    sbit  HSADC1BTRGSEL3_bit at SIM_SOPT7.B27;
    const register unsigned short int HSADC1BALTTRGEN0 = 30;
    sbit  HSADC1BALTTRGEN0_bit at SIM_SOPT7.B30;
    const register unsigned short int HSADC1BALTTRGEN1 = 31;
    sbit  HSADC1BALTTRGEN1_bit at SIM_SOPT7.B31;

sfr unsigned long   volatile SIM_SOPT8            absolute 0x4004801C;
    const register unsigned short int FTM0SYNCBIT = 0;
    sbit  FTM0SYNCBIT_bit at SIM_SOPT8.B0;
    const register unsigned short int FTM1SYNCBIT = 1;
    sbit  FTM1SYNCBIT_bit at SIM_SOPT8.B1;
    const register unsigned short int FTM2SYNCBIT = 2;
    sbit  FTM2SYNCBIT_bit at SIM_SOPT8.B2;
    const register unsigned short int FTM3SYNCBIT = 3;
    sbit  FTM3SYNCBIT_bit at SIM_SOPT8.B3;
    const register unsigned short int FTM0CFSEL = 8;
    sbit  FTM0CFSEL_bit at SIM_SOPT8.B8;
    const register unsigned short int FTM3CFSEL = 9;
    sbit  FTM3CFSEL_bit at SIM_SOPT8.B9;
    const register unsigned short int FTM0OCH0SRC = 16;
    sbit  FTM0OCH0SRC_bit at SIM_SOPT8.B16;
    const register unsigned short int FTM0OCH1SRC = 17;
    sbit  FTM0OCH1SRC_bit at SIM_SOPT8.B17;
    const register unsigned short int FTM0OCH2SRC = 18;
    sbit  FTM0OCH2SRC_bit at SIM_SOPT8.B18;
    const register unsigned short int FTM0OCH3SRC = 19;
    sbit  FTM0OCH3SRC_bit at SIM_SOPT8.B19;
    const register unsigned short int FTM0OCH4SRC = 20;
    sbit  FTM0OCH4SRC_bit at SIM_SOPT8.B20;
    const register unsigned short int FTM0OCH5SRC = 21;
    sbit  FTM0OCH5SRC_bit at SIM_SOPT8.B21;
    const register unsigned short int FTM0OCH6SRC = 22;
    sbit  FTM0OCH6SRC_bit at SIM_SOPT8.B22;
    const register unsigned short int FTM0OCH7SRC = 23;
    sbit  FTM0OCH7SRC_bit at SIM_SOPT8.B23;
    const register unsigned short int FTM3OCH0SRC = 24;
    sbit  FTM3OCH0SRC_bit at SIM_SOPT8.B24;
    const register unsigned short int FTM3OCH1SRC = 25;
    sbit  FTM3OCH1SRC_bit at SIM_SOPT8.B25;
    const register unsigned short int FTM3OCH2SRC = 26;
    sbit  FTM3OCH2SRC_bit at SIM_SOPT8.B26;
    const register unsigned short int FTM3OCH3SRC = 27;
    sbit  FTM3OCH3SRC_bit at SIM_SOPT8.B27;
    const register unsigned short int FTM3OCH4SRC = 28;
    sbit  FTM3OCH4SRC_bit at SIM_SOPT8.B28;
    const register unsigned short int FTM3OCH5SRC = 29;
    sbit  FTM3OCH5SRC_bit at SIM_SOPT8.B29;
    const register unsigned short int FTM3OCH6SRC = 30;
    sbit  FTM3OCH6SRC_bit at SIM_SOPT8.B30;
    const register unsigned short int FTM3OCH7SRC = 31;
    sbit  FTM3OCH7SRC_bit at SIM_SOPT8.B31;

sfr unsigned long   volatile SIM_SOPT9            absolute 0x40048020;
    const register unsigned short int FTM1ICH0SRC0 = 4;
    sbit  FTM1ICH0SRC0_bit at SIM_SOPT9.B4;
    const register unsigned short int FTM1ICH0SRC1 = 5;
    sbit  FTM1ICH0SRC1_bit at SIM_SOPT9.B5;
    const register unsigned short int FTM1ICH1SRC = 6;
    sbit  FTM1ICH1SRC_bit at SIM_SOPT9.B6;
    const register unsigned short int FTM2ICH0SRC0 = 8;
    sbit  FTM2ICH0SRC0_bit at SIM_SOPT9.B8;
    const register unsigned short int FTM2ICH0SRC1 = 9;
    sbit  FTM2ICH0SRC1_bit at SIM_SOPT9.B9;
    const register unsigned short int FTM2ICH1SRC = 10;
    sbit  FTM2ICH1SRC_bit at SIM_SOPT9.B10;
    const register unsigned short int FTM0CLKSEL0 = 24;
    sbit  FTM0CLKSEL0_bit at SIM_SOPT9.B24;
    const register unsigned short int FTM0CLKSEL1 = 25;
    sbit  FTM0CLKSEL1_bit at SIM_SOPT9.B25;
    const register unsigned short int FTM1CLKSEL0 = 26;
    sbit  FTM1CLKSEL0_bit at SIM_SOPT9.B26;
    const register unsigned short int FTM1CLKSEL1 = 27;
    sbit  FTM1CLKSEL1_bit at SIM_SOPT9.B27;
    const register unsigned short int FTM2CLKSEL0 = 28;
    sbit  FTM2CLKSEL0_bit at SIM_SOPT9.B28;
    const register unsigned short int FTM2CLKSEL1 = 29;
    sbit  FTM2CLKSEL1_bit at SIM_SOPT9.B29;
    const register unsigned short int FTM3CLKSEL0 = 30;
    sbit  FTM3CLKSEL0_bit at SIM_SOPT9.B30;
    const register unsigned short int FTM3CLKSEL1 = 31;
    sbit  FTM3CLKSEL1_bit at SIM_SOPT9.B31;

sfr unsigned long   volatile SIM_SDID             absolute 0x40048024;
    const register unsigned short int PINID0 = 0;
    sbit  PINID0_bit at SIM_SDID.B0;
    const register unsigned short int PINID1 = 1;
    sbit  PINID1_bit at SIM_SDID.B1;
    const register unsigned short int PINID2 = 2;
    sbit  PINID2_bit at SIM_SDID.B2;
    const register unsigned short int PINID3 = 3;
    sbit  PINID3_bit at SIM_SDID.B3;
    const register unsigned short int DIEID0 = 7;
    sbit  DIEID0_bit at SIM_SDID.B7;
    const register unsigned short int DIEID1 = 8;
    sbit  DIEID1_bit at SIM_SDID.B8;
    const register unsigned short int DIEID2 = 9;
    sbit  DIEID2_bit at SIM_SDID.B9;
    const register unsigned short int DIEID3 = 10;
    sbit  DIEID3_bit at SIM_SDID.B10;
    const register unsigned short int DIEID4 = 11;
    sbit  DIEID4_bit at SIM_SDID.B11;
    const register unsigned short int REVID0 = 12;
    sbit  REVID0_bit at SIM_SDID.B12;
    const register unsigned short int REVID1 = 13;
    sbit  REVID1_bit at SIM_SDID.B13;
    const register unsigned short int REVID2 = 14;
    sbit  REVID2_bit at SIM_SDID.B14;
    const register unsigned short int REVID3 = 15;
    sbit  REVID3_bit at SIM_SDID.B15;
    const register unsigned short int SERIESID0 = 20;
    sbit  SERIESID0_bit at SIM_SDID.B20;
    const register unsigned short int SERIESID1 = 21;
    sbit  SERIESID1_bit at SIM_SDID.B21;
    const register unsigned short int SERIESID2 = 22;
    sbit  SERIESID2_bit at SIM_SDID.B22;
    const register unsigned short int SERIESID3 = 23;
    sbit  SERIESID3_bit at SIM_SDID.B23;
    const register unsigned short int SUBFAMID0 = 24;
    sbit  SUBFAMID0_bit at SIM_SDID.B24;
    const register unsigned short int SUBFAMID1 = 25;
    sbit  SUBFAMID1_bit at SIM_SDID.B25;
    const register unsigned short int SUBFAMID2 = 26;
    sbit  SUBFAMID2_bit at SIM_SDID.B26;
    const register unsigned short int SUBFAMID3 = 27;
    sbit  SUBFAMID3_bit at SIM_SDID.B27;
    const register unsigned short int FAMILYID0 = 28;
    sbit  FAMILYID0_bit at SIM_SDID.B28;
    const register unsigned short int FAMILYID1 = 29;
    sbit  FAMILYID1_bit at SIM_SDID.B29;
    const register unsigned short int FAMILYID2 = 30;
    sbit  FAMILYID2_bit at SIM_SDID.B30;
    const register unsigned short int FAMILYID3 = 31;
    sbit  FAMILYID3_bit at SIM_SDID.B31;

sfr unsigned long   volatile SIM_SCGC1            absolute 0x40048028;
    const register unsigned short int UART4 = 10;
    sbit  UART4_bit at SIM_SCGC1.B10;
    const register unsigned short int UART5 = 11;
    sbit  UART5_bit at SIM_SCGC1.B11;
    const register unsigned short int PWM1_SM0 = 24;
    sbit  PWM1_SM0_bit at SIM_SCGC1.B24;
    const register unsigned short int PWM1_SM1 = 25;
    sbit  PWM1_SM1_bit at SIM_SCGC1.B25;
    const register unsigned short int PWM1_SM2 = 26;
    sbit  PWM1_SM2_bit at SIM_SCGC1.B26;
    const register unsigned short int PWM1_SM3 = 27;
    sbit  PWM1_SM3_bit at SIM_SCGC1.B27;

sfr unsigned long   volatile SIM_SCGC2            absolute 0x4004802C;
    const register unsigned short int ENET = 0;
    sbit  ENET_bit at SIM_SCGC2.B0;
    const register unsigned short int HSADC1 = 28;
    sbit  HSADC1_bit at SIM_SCGC2.B28;

sfr unsigned long   volatile SIM_SCGC3            absolute 0x40048030;
    const register unsigned short int TRNG = 0;
    sbit  TRNG_bit at SIM_SCGC3.B0;
    const register unsigned short int FLEXCAN2 = 4;
    sbit  FLEXCAN2_bit at SIM_SCGC3.B4;
    const register unsigned short int SPI2 = 12;
    sbit  SPI2_bit at SIM_SCGC3.B12;

sfr unsigned long   volatile SIM_SCGC4            absolute 0x40048034;
    const register unsigned short int EWM = 1;
    sbit  EWM_bit at SIM_SCGC4.B1;
    const register unsigned short int I2C0 = 6;
    sbit  I2C0_bit at SIM_SCGC4.B6;
    const register unsigned short int I2C1 = 7;
    sbit  I2C1_bit at SIM_SCGC4.B7;
    const register unsigned short int UART0 = 10;
    sbit  UART0_bit at SIM_SCGC4.B10;
    const register unsigned short int UART1 = 11;
    sbit  UART1_bit at SIM_SCGC4.B11;
    const register unsigned short int UART2 = 12;
    sbit  UART2_bit at SIM_SCGC4.B12;
    const register unsigned short int UART3 = 13;
    sbit  UART3_bit at SIM_SCGC4.B13;
    sbit  CMP_SIM_SCGC4_bit at SIM_SCGC4.B19;
    const register unsigned short int PWM0_SM0 = 24;
    sbit  PWM0_SM0_bit at SIM_SCGC4.B24;
    const register unsigned short int PWM0_SM1 = 25;
    sbit  PWM0_SM1_bit at SIM_SCGC4.B25;
    const register unsigned short int PWM0_SM2 = 26;
    sbit  PWM0_SM2_bit at SIM_SCGC4.B26;
    const register unsigned short int PWM0_SM3 = 27;
    sbit  PWM0_SM3_bit at SIM_SCGC4.B27;

sfr unsigned long   volatile SIM_SCGC5            absolute 0x40048038;
    const register unsigned short int LPTMR = 0;
    sbit  LPTMR_bit at SIM_SCGC5.B0;
    const register unsigned short int PORTA = 9;
    sbit  PORTA_bit at SIM_SCGC5.B9;
    const register unsigned short int PORTB = 10;
    sbit  PORTB_bit at SIM_SCGC5.B10;
    const register unsigned short int PORTC = 11;
    sbit  PORTC_bit at SIM_SCGC5.B11;
    const register unsigned short int PORTD = 12;
    sbit  PORTD_bit at SIM_SCGC5.B12;
    const register unsigned short int PORTE = 13;
    sbit  PORTE_bit at SIM_SCGC5.B13;
    const register unsigned short int ENC = 21;
    sbit  ENC_bit at SIM_SCGC5.B21;
    const register unsigned short int XBARA = 25;
    sbit  XBARA_bit at SIM_SCGC5.B25;
    const register unsigned short int XBARB = 26;
    sbit  XBARB_bit at SIM_SCGC5.B26;
    const register unsigned short int AOI = 27;
    sbit  AOI_bit at SIM_SCGC5.B27;
    const register unsigned short int HSADC0 = 28;
    sbit  HSADC0_bit at SIM_SCGC5.B28;

sfr unsigned long   volatile SIM_SCGC6            absolute 0x4004803C;
    const register unsigned short int FTF = 0;
    sbit  FTF_bit at SIM_SCGC6.B0;
    const register unsigned short int DMAMUX = 1;
    sbit  DMAMUX_bit at SIM_SCGC6.B1;
    const register unsigned short int FLEXCAN0 = 4;
    sbit  FLEXCAN0_bit at SIM_SCGC6.B4;
    const register unsigned short int FLEXCAN1 = 5;
    sbit  FLEXCAN1_bit at SIM_SCGC6.B5;
    const register unsigned short int FTM3 = 6;
    sbit  FTM3_bit at SIM_SCGC6.B6;
    const register unsigned short int SPI0 = 12;
    sbit  SPI0_bit at SIM_SCGC6.B12;
    const register unsigned short int SPI1 = 13;
    sbit  SPI1_bit at SIM_SCGC6.B13;
    const register unsigned short int PDB1 = 17;
    sbit  PDB1_bit at SIM_SCGC6.B17;
    const register unsigned short int CRC = 18;
    sbit  CRC_bit at SIM_SCGC6.B18;
    const register unsigned short int PDB0 = 22;
    sbit  PDB0_bit at SIM_SCGC6.B22;
    const register unsigned short int PIT = 23;
    sbit  PIT_bit at SIM_SCGC6.B23;
    const register unsigned short int FTM0 = 24;
    sbit  FTM0_bit at SIM_SCGC6.B24;
    const register unsigned short int FTM1 = 25;
    sbit  FTM1_bit at SIM_SCGC6.B25;
    const register unsigned short int FTM2 = 26;
    sbit  FTM2_bit at SIM_SCGC6.B26;
    const register unsigned short int ADC0 = 27;
    sbit  ADC0_bit at SIM_SCGC6.B27;
    const register unsigned short int DAC0 = 31;
    sbit  DAC0_bit at SIM_SCGC6.B31;

sfr unsigned long   volatile SIM_SCGC7            absolute 0x40048040;
    const register unsigned short int FLEXBUS = 0;
    sbit  FLEXBUS_bit at SIM_SCGC7.B0;
    const register unsigned short int SMPU = 2;
    sbit  SMPU_bit at SIM_SCGC7.B2;
    sbit  DMA_SIM_SCGC7_bit at SIM_SCGC7.B8;

sfr unsigned long   volatile SIM_CLKDIV1          absolute 0x40048044;
    const register unsigned short int OUTDIV40 = 16;
    sbit  OUTDIV40_bit at SIM_CLKDIV1.B16;
    const register unsigned short int OUTDIV41 = 17;
    sbit  OUTDIV41_bit at SIM_CLKDIV1.B17;
    const register unsigned short int OUTDIV42 = 18;
    sbit  OUTDIV42_bit at SIM_CLKDIV1.B18;
    const register unsigned short int OUTDIV43 = 19;
    sbit  OUTDIV43_bit at SIM_CLKDIV1.B19;
    const register unsigned short int OUTDIV30 = 20;
    sbit  OUTDIV30_bit at SIM_CLKDIV1.B20;
    const register unsigned short int OUTDIV31 = 21;
    sbit  OUTDIV31_bit at SIM_CLKDIV1.B21;
    const register unsigned short int OUTDIV32 = 22;
    sbit  OUTDIV32_bit at SIM_CLKDIV1.B22;
    const register unsigned short int OUTDIV33 = 23;
    sbit  OUTDIV33_bit at SIM_CLKDIV1.B23;
    const register unsigned short int OUTDIV20 = 24;
    sbit  OUTDIV20_bit at SIM_CLKDIV1.B24;
    const register unsigned short int OUTDIV21 = 25;
    sbit  OUTDIV21_bit at SIM_CLKDIV1.B25;
    const register unsigned short int OUTDIV22 = 26;
    sbit  OUTDIV22_bit at SIM_CLKDIV1.B26;
    const register unsigned short int OUTDIV23 = 27;
    sbit  OUTDIV23_bit at SIM_CLKDIV1.B27;
    const register unsigned short int OUTDIV10 = 28;
    sbit  OUTDIV10_bit at SIM_CLKDIV1.B28;
    const register unsigned short int OUTDIV11 = 29;
    sbit  OUTDIV11_bit at SIM_CLKDIV1.B29;
    const register unsigned short int OUTDIV12 = 30;
    sbit  OUTDIV12_bit at SIM_CLKDIV1.B30;
    const register unsigned short int OUTDIV13 = 31;
    sbit  OUTDIV13_bit at SIM_CLKDIV1.B31;

sfr unsigned long   volatile SIM_FCFG1            absolute 0x4004804C;
    const register unsigned short int FLASHDIS = 0;
    sbit  FLASHDIS_bit at SIM_FCFG1.B0;
    const register unsigned short int FLASHDOZE = 1;
    sbit  FLASHDOZE_bit at SIM_FCFG1.B1;
    const register unsigned short int PFSIZE0 = 24;
    sbit  PFSIZE0_bit at SIM_FCFG1.B24;
    const register unsigned short int PFSIZE1 = 25;
    sbit  PFSIZE1_bit at SIM_FCFG1.B25;
    const register unsigned short int PFSIZE2 = 26;
    sbit  PFSIZE2_bit at SIM_FCFG1.B26;
    const register unsigned short int PFSIZE3 = 27;
    sbit  PFSIZE3_bit at SIM_FCFG1.B27;

sfr unsigned long   volatile SIM_FCFG2            absolute 0x40048050;
    const register unsigned short int MAXADDR00 = 24;
    sbit  MAXADDR00_bit at SIM_FCFG2.B24;
    const register unsigned short int MAXADDR01 = 25;
    sbit  MAXADDR01_bit at SIM_FCFG2.B25;
    const register unsigned short int MAXADDR02 = 26;
    sbit  MAXADDR02_bit at SIM_FCFG2.B26;
    const register unsigned short int MAXADDR03 = 27;
    sbit  MAXADDR03_bit at SIM_FCFG2.B27;
    const register unsigned short int MAXADDR04 = 28;
    sbit  MAXADDR04_bit at SIM_FCFG2.B28;
    const register unsigned short int MAXADDR05 = 29;
    sbit  MAXADDR05_bit at SIM_FCFG2.B29;
    const register unsigned short int MAXADDR06 = 30;
    sbit  MAXADDR06_bit at SIM_FCFG2.B30;

sfr unsigned long   volatile SIM_UIDH             absolute 0x40048054;
    const register unsigned short int UID0 = 0;
    sbit  UID0_bit at SIM_UIDH.B0;
    const register unsigned short int UID1 = 1;
    sbit  UID1_bit at SIM_UIDH.B1;
    const register unsigned short int UID2 = 2;
    sbit  UID2_bit at SIM_UIDH.B2;
    const register unsigned short int UID3 = 3;
    sbit  UID3_bit at SIM_UIDH.B3;
    const register unsigned short int UID4 = 4;
    sbit  UID4_bit at SIM_UIDH.B4;
    const register unsigned short int UID5 = 5;
    sbit  UID5_bit at SIM_UIDH.B5;
    const register unsigned short int UID6 = 6;
    sbit  UID6_bit at SIM_UIDH.B6;
    const register unsigned short int UID7 = 7;
    sbit  UID7_bit at SIM_UIDH.B7;
    const register unsigned short int UID8 = 8;
    sbit  UID8_bit at SIM_UIDH.B8;
    const register unsigned short int UID9 = 9;
    sbit  UID9_bit at SIM_UIDH.B9;
    const register unsigned short int UID10 = 10;
    sbit  UID10_bit at SIM_UIDH.B10;
    const register unsigned short int UID11 = 11;
    sbit  UID11_bit at SIM_UIDH.B11;
    const register unsigned short int UID12 = 12;
    sbit  UID12_bit at SIM_UIDH.B12;
    const register unsigned short int UID13 = 13;
    sbit  UID13_bit at SIM_UIDH.B13;
    const register unsigned short int UID14 = 14;
    sbit  UID14_bit at SIM_UIDH.B14;
    const register unsigned short int UID15 = 15;
    sbit  UID15_bit at SIM_UIDH.B15;
    const register unsigned short int UID16 = 16;
    sbit  UID16_bit at SIM_UIDH.B16;
    const register unsigned short int UID17 = 17;
    sbit  UID17_bit at SIM_UIDH.B17;
    const register unsigned short int UID18 = 18;
    sbit  UID18_bit at SIM_UIDH.B18;
    const register unsigned short int UID19 = 19;
    sbit  UID19_bit at SIM_UIDH.B19;
    const register unsigned short int UID20 = 20;
    sbit  UID20_bit at SIM_UIDH.B20;
    const register unsigned short int UID21 = 21;
    sbit  UID21_bit at SIM_UIDH.B21;
    const register unsigned short int UID22 = 22;
    sbit  UID22_bit at SIM_UIDH.B22;
    const register unsigned short int UID23 = 23;
    sbit  UID23_bit at SIM_UIDH.B23;
    const register unsigned short int UID24 = 24;
    sbit  UID24_bit at SIM_UIDH.B24;
    const register unsigned short int UID25 = 25;
    sbit  UID25_bit at SIM_UIDH.B25;
    const register unsigned short int UID26 = 26;
    sbit  UID26_bit at SIM_UIDH.B26;
    const register unsigned short int UID27 = 27;
    sbit  UID27_bit at SIM_UIDH.B27;
    const register unsigned short int UID28 = 28;
    sbit  UID28_bit at SIM_UIDH.B28;
    const register unsigned short int UID29 = 29;
    sbit  UID29_bit at SIM_UIDH.B29;
    const register unsigned short int UID30 = 30;
    sbit  UID30_bit at SIM_UIDH.B30;
    const register unsigned short int UID31 = 31;
    sbit  UID31_bit at SIM_UIDH.B31;

sfr unsigned long   volatile SIM_UIDMH            absolute 0x40048058;
    sbit  UID0_SIM_UIDMH_bit at SIM_UIDMH.B0;
    sbit  UID1_SIM_UIDMH_bit at SIM_UIDMH.B1;
    sbit  UID2_SIM_UIDMH_bit at SIM_UIDMH.B2;
    sbit  UID3_SIM_UIDMH_bit at SIM_UIDMH.B3;
    sbit  UID4_SIM_UIDMH_bit at SIM_UIDMH.B4;
    sbit  UID5_SIM_UIDMH_bit at SIM_UIDMH.B5;
    sbit  UID6_SIM_UIDMH_bit at SIM_UIDMH.B6;
    sbit  UID7_SIM_UIDMH_bit at SIM_UIDMH.B7;
    sbit  UID8_SIM_UIDMH_bit at SIM_UIDMH.B8;
    sbit  UID9_SIM_UIDMH_bit at SIM_UIDMH.B9;
    sbit  UID10_SIM_UIDMH_bit at SIM_UIDMH.B10;
    sbit  UID11_SIM_UIDMH_bit at SIM_UIDMH.B11;
    sbit  UID12_SIM_UIDMH_bit at SIM_UIDMH.B12;
    sbit  UID13_SIM_UIDMH_bit at SIM_UIDMH.B13;
    sbit  UID14_SIM_UIDMH_bit at SIM_UIDMH.B14;
    sbit  UID15_SIM_UIDMH_bit at SIM_UIDMH.B15;
    sbit  UID16_SIM_UIDMH_bit at SIM_UIDMH.B16;
    sbit  UID17_SIM_UIDMH_bit at SIM_UIDMH.B17;
    sbit  UID18_SIM_UIDMH_bit at SIM_UIDMH.B18;
    sbit  UID19_SIM_UIDMH_bit at SIM_UIDMH.B19;
    sbit  UID20_SIM_UIDMH_bit at SIM_UIDMH.B20;
    sbit  UID21_SIM_UIDMH_bit at SIM_UIDMH.B21;
    sbit  UID22_SIM_UIDMH_bit at SIM_UIDMH.B22;
    sbit  UID23_SIM_UIDMH_bit at SIM_UIDMH.B23;
    sbit  UID24_SIM_UIDMH_bit at SIM_UIDMH.B24;
    sbit  UID25_SIM_UIDMH_bit at SIM_UIDMH.B25;
    sbit  UID26_SIM_UIDMH_bit at SIM_UIDMH.B26;
    sbit  UID27_SIM_UIDMH_bit at SIM_UIDMH.B27;
    sbit  UID28_SIM_UIDMH_bit at SIM_UIDMH.B28;
    sbit  UID29_SIM_UIDMH_bit at SIM_UIDMH.B29;
    sbit  UID30_SIM_UIDMH_bit at SIM_UIDMH.B30;
    sbit  UID31_SIM_UIDMH_bit at SIM_UIDMH.B31;

sfr unsigned long   volatile SIM_UIDML            absolute 0x4004805C;
    sbit  UID0_SIM_UIDML_bit at SIM_UIDML.B0;
    sbit  UID1_SIM_UIDML_bit at SIM_UIDML.B1;
    sbit  UID2_SIM_UIDML_bit at SIM_UIDML.B2;
    sbit  UID3_SIM_UIDML_bit at SIM_UIDML.B3;
    sbit  UID4_SIM_UIDML_bit at SIM_UIDML.B4;
    sbit  UID5_SIM_UIDML_bit at SIM_UIDML.B5;
    sbit  UID6_SIM_UIDML_bit at SIM_UIDML.B6;
    sbit  UID7_SIM_UIDML_bit at SIM_UIDML.B7;
    sbit  UID8_SIM_UIDML_bit at SIM_UIDML.B8;
    sbit  UID9_SIM_UIDML_bit at SIM_UIDML.B9;
    sbit  UID10_SIM_UIDML_bit at SIM_UIDML.B10;
    sbit  UID11_SIM_UIDML_bit at SIM_UIDML.B11;
    sbit  UID12_SIM_UIDML_bit at SIM_UIDML.B12;
    sbit  UID13_SIM_UIDML_bit at SIM_UIDML.B13;
    sbit  UID14_SIM_UIDML_bit at SIM_UIDML.B14;
    sbit  UID15_SIM_UIDML_bit at SIM_UIDML.B15;
    sbit  UID16_SIM_UIDML_bit at SIM_UIDML.B16;
    sbit  UID17_SIM_UIDML_bit at SIM_UIDML.B17;
    sbit  UID18_SIM_UIDML_bit at SIM_UIDML.B18;
    sbit  UID19_SIM_UIDML_bit at SIM_UIDML.B19;
    sbit  UID20_SIM_UIDML_bit at SIM_UIDML.B20;
    sbit  UID21_SIM_UIDML_bit at SIM_UIDML.B21;
    sbit  UID22_SIM_UIDML_bit at SIM_UIDML.B22;
    sbit  UID23_SIM_UIDML_bit at SIM_UIDML.B23;
    sbit  UID24_SIM_UIDML_bit at SIM_UIDML.B24;
    sbit  UID25_SIM_UIDML_bit at SIM_UIDML.B25;
    sbit  UID26_SIM_UIDML_bit at SIM_UIDML.B26;
    sbit  UID27_SIM_UIDML_bit at SIM_UIDML.B27;
    sbit  UID28_SIM_UIDML_bit at SIM_UIDML.B28;
    sbit  UID29_SIM_UIDML_bit at SIM_UIDML.B29;
    sbit  UID30_SIM_UIDML_bit at SIM_UIDML.B30;
    sbit  UID31_SIM_UIDML_bit at SIM_UIDML.B31;

sfr unsigned long   volatile SIM_UIDL             absolute 0x40048060;
    sbit  UID0_SIM_UIDL_bit at SIM_UIDL.B0;
    sbit  UID1_SIM_UIDL_bit at SIM_UIDL.B1;
    sbit  UID2_SIM_UIDL_bit at SIM_UIDL.B2;
    sbit  UID3_SIM_UIDL_bit at SIM_UIDL.B3;
    sbit  UID4_SIM_UIDL_bit at SIM_UIDL.B4;
    sbit  UID5_SIM_UIDL_bit at SIM_UIDL.B5;
    sbit  UID6_SIM_UIDL_bit at SIM_UIDL.B6;
    sbit  UID7_SIM_UIDL_bit at SIM_UIDL.B7;
    sbit  UID8_SIM_UIDL_bit at SIM_UIDL.B8;
    sbit  UID9_SIM_UIDL_bit at SIM_UIDL.B9;
    sbit  UID10_SIM_UIDL_bit at SIM_UIDL.B10;
    sbit  UID11_SIM_UIDL_bit at SIM_UIDL.B11;
    sbit  UID12_SIM_UIDL_bit at SIM_UIDL.B12;
    sbit  UID13_SIM_UIDL_bit at SIM_UIDL.B13;
    sbit  UID14_SIM_UIDL_bit at SIM_UIDL.B14;
    sbit  UID15_SIM_UIDL_bit at SIM_UIDL.B15;
    sbit  UID16_SIM_UIDL_bit at SIM_UIDL.B16;
    sbit  UID17_SIM_UIDL_bit at SIM_UIDL.B17;
    sbit  UID18_SIM_UIDL_bit at SIM_UIDL.B18;
    sbit  UID19_SIM_UIDL_bit at SIM_UIDL.B19;
    sbit  UID20_SIM_UIDL_bit at SIM_UIDL.B20;
    sbit  UID21_SIM_UIDL_bit at SIM_UIDL.B21;
    sbit  UID22_SIM_UIDL_bit at SIM_UIDL.B22;
    sbit  UID23_SIM_UIDL_bit at SIM_UIDL.B23;
    sbit  UID24_SIM_UIDL_bit at SIM_UIDL.B24;
    sbit  UID25_SIM_UIDL_bit at SIM_UIDL.B25;
    sbit  UID26_SIM_UIDL_bit at SIM_UIDL.B26;
    sbit  UID27_SIM_UIDL_bit at SIM_UIDL.B27;
    sbit  UID28_SIM_UIDL_bit at SIM_UIDL.B28;
    sbit  UID29_SIM_UIDL_bit at SIM_UIDL.B29;
    sbit  UID30_SIM_UIDL_bit at SIM_UIDL.B30;
    sbit  UID31_SIM_UIDL_bit at SIM_UIDL.B31;

sfr unsigned long   volatile SIM_CLKDIV4          absolute 0x40048068;
    const register unsigned short int TRACEFRAC = 0;
    sbit  TRACEFRAC_bit at SIM_CLKDIV4.B0;
    const register unsigned short int TRACEDIV0 = 1;
    sbit  TRACEDIV0_bit at SIM_CLKDIV4.B1;
    const register unsigned short int TRACEDIV1 = 2;
    sbit  TRACEDIV1_bit at SIM_CLKDIV4.B2;
    const register unsigned short int TRACEDIV2 = 3;
    sbit  TRACEDIV2_bit at SIM_CLKDIV4.B3;
    const register unsigned short int TRACEDIVEN = 28;
    sbit  TRACEDIVEN_bit at SIM_CLKDIV4.B28;

sfr unsigned long   volatile SIM_MISCTRL0         absolute 0x4004806C;
    const register unsigned short int CMPWIN0SRC0 = 8;
    sbit  CMPWIN0SRC0_bit at SIM_MISCTRL0.B8;
    const register unsigned short int CMPWIN0SRC1 = 9;
    sbit  CMPWIN0SRC1_bit at SIM_MISCTRL0.B9;
    const register unsigned short int CMPWIN1SRC0 = 10;
    sbit  CMPWIN1SRC0_bit at SIM_MISCTRL0.B10;
    const register unsigned short int CMPWIN1SRC1 = 11;
    sbit  CMPWIN1SRC1_bit at SIM_MISCTRL0.B11;
    const register unsigned short int CMPWIN2SRC0 = 12;
    sbit  CMPWIN2SRC0_bit at SIM_MISCTRL0.B12;
    const register unsigned short int CMPWIN2SRC1 = 13;
    sbit  CMPWIN2SRC1_bit at SIM_MISCTRL0.B13;
    const register unsigned short int CMPWIN3SRC0 = 14;
    sbit  CMPWIN3SRC0_bit at SIM_MISCTRL0.B14;
    const register unsigned short int CMPWIN3SRC1 = 15;
    sbit  CMPWIN3SRC1_bit at SIM_MISCTRL0.B15;
    const register unsigned short int EWMINSRC = 16;
    sbit  EWMINSRC_bit at SIM_MISCTRL0.B16;
    const register unsigned short int DACTRIGSRC0 = 18;
    sbit  DACTRIGSRC0_bit at SIM_MISCTRL0.B18;
    const register unsigned short int DACTRIGSRC1 = 19;
    sbit  DACTRIGSRC1_bit at SIM_MISCTRL0.B19;

sfr unsigned long   volatile SIM_MISCTRL1         absolute 0x40048070;
    const register unsigned short int SYNCXBARAPITTRIG0 = 8;
    sbit  SYNCXBARAPITTRIG0_bit at SIM_MISCTRL1.B8;
    const register unsigned short int SYNCXBARAPITTRIG1 = 9;
    sbit  SYNCXBARAPITTRIG1_bit at SIM_MISCTRL1.B9;
    const register unsigned short int SYNCXBARAPITTRIG2 = 10;
    sbit  SYNCXBARAPITTRIG2_bit at SIM_MISCTRL1.B10;
    const register unsigned short int SYNCXBARAPITTRIG3 = 11;
    sbit  SYNCXBARAPITTRIG3_bit at SIM_MISCTRL1.B11;
    const register unsigned short int SYNCXBARBPITTRIG0 = 12;
    sbit  SYNCXBARBPITTRIG0_bit at SIM_MISCTRL1.B12;
    const register unsigned short int SYNCXBARBPITTRIG1 = 13;
    sbit  SYNCXBARBPITTRIG1_bit at SIM_MISCTRL1.B13;
    const register unsigned short int SYNCDACHWTRIG = 16;
    sbit  SYNCDACHWTRIG_bit at SIM_MISCTRL1.B16;
    const register unsigned short int SYNCEWMIN = 17;
    sbit  SYNCEWMIN_bit at SIM_MISCTRL1.B17;
    const register unsigned short int SYNCCMP0SAMPLEWIN = 20;
    sbit  SYNCCMP0SAMPLEWIN_bit at SIM_MISCTRL1.B20;
    const register unsigned short int SYNCCMP1SAMPLEWIN = 21;
    sbit  SYNCCMP1SAMPLEWIN_bit at SIM_MISCTRL1.B21;
    const register unsigned short int SYNCCMP2SAMPLEWIN = 22;
    sbit  SYNCCMP2SAMPLEWIN_bit at SIM_MISCTRL1.B22;
    const register unsigned short int SYNCCMP3SAMPLEWIN = 23;
    sbit  SYNCCMP3SAMPLEWIN_bit at SIM_MISCTRL1.B23;

sfr unsigned long   volatile SIM_WDOGC            absolute 0x40048100;
    const register unsigned short int WDOGCLKS = 1;
    sbit  WDOGCLKS_bit at SIM_WDOGC.B1;

sfr unsigned long   volatile SIM_PWRC             absolute 0x40048104;
    const register unsigned short int SRPDN0 = 0;
    sbit  SRPDN0_bit at SIM_PWRC.B0;
    const register unsigned short int SRPDN1 = 1;
    sbit  SRPDN1_bit at SIM_PWRC.B1;
    const register unsigned short int SR27STDBY0 = 2;
    sbit  SR27STDBY0_bit at SIM_PWRC.B2;
    const register unsigned short int SR27STDBY1 = 3;
    sbit  SR27STDBY1_bit at SIM_PWRC.B3;
    const register unsigned short int SR12STDBY0 = 6;
    sbit  SR12STDBY0_bit at SIM_PWRC.B6;
    const register unsigned short int SR12STDBY1 = 7;
    sbit  SR12STDBY1_bit at SIM_PWRC.B7;
    const register unsigned short int SRPWRDETEN = 8;
    sbit  SRPWRDETEN_bit at SIM_PWRC.B8;
    const register unsigned short int SRPWRRDY = 9;
    sbit  SRPWRRDY_bit at SIM_PWRC.B9;
    const register unsigned short int SRPWROK = 16;
    sbit  SRPWROK_bit at SIM_PWRC.B16;

sfr unsigned long   volatile SIM_ADCOPT           absolute 0x40048108;
    const register unsigned short int ADC0TRGSEL0 = 16;
    sbit  ADC0TRGSEL0_bit at SIM_ADCOPT.B16;
    const register unsigned short int ADC0TRGSEL1 = 17;
    sbit  ADC0TRGSEL1_bit at SIM_ADCOPT.B17;
    const register unsigned short int ADC0TRGSEL2 = 18;
    sbit  ADC0TRGSEL2_bit at SIM_ADCOPT.B18;
    const register unsigned short int ADC0TRGSEL3 = 19;
    sbit  ADC0TRGSEL3_bit at SIM_ADCOPT.B19;
    const register unsigned short int ADC0PRETRGSEL = 20;
    sbit  ADC0PRETRGSEL_bit at SIM_ADCOPT.B20;
    const register unsigned short int ADC0ALTTRGEN0 = 22;
    sbit  ADC0ALTTRGEN0_bit at SIM_ADCOPT.B22;
    const register unsigned short int ADC0ALTTRGEN1 = 23;
    sbit  ADC0ALTTRGEN1_bit at SIM_ADCOPT.B23;
    const register unsigned short int HSADCIRCLK = 25;
    sbit  HSADCIRCLK_bit at SIM_ADCOPT.B25;
    const register unsigned short int HSADCSTOPEN = 26;
    sbit  HSADCSTOPEN_bit at SIM_ADCOPT.B26;

sfr unsigned long   volatile PORTA_PCR0           absolute 0x40049000;
    const register unsigned short int PS = 0;
    sbit  PS_bit at PORTA_PCR0.B0;
    const register unsigned short int PE = 1;
    sbit  PE_bit at PORTA_PCR0.B1;
    const register unsigned short int SRE = 2;
    sbit  SRE_bit at PORTA_PCR0.B2;
    const register unsigned short int PFE = 4;
    sbit  PFE_bit at PORTA_PCR0.B4;
    const register unsigned short int ODE = 5;
    sbit  ODE_bit at PORTA_PCR0.B5;
    const register unsigned short int DSE = 6;
    sbit  DSE_bit at PORTA_PCR0.B6;
    const register unsigned short int MUX0 = 8;
    sbit  MUX0_bit at PORTA_PCR0.B8;
    const register unsigned short int MUX1 = 9;
    sbit  MUX1_bit at PORTA_PCR0.B9;
    const register unsigned short int MUX2 = 10;
    sbit  MUX2_bit at PORTA_PCR0.B10;
    const register unsigned short int MUX3 = 11;
    sbit  MUX3_bit at PORTA_PCR0.B11;
    const register unsigned short int LK = 15;
    sbit  LK_bit at PORTA_PCR0.B15;
    const register unsigned short int IRQC0 = 16;
    sbit  IRQC0_bit at PORTA_PCR0.B16;
    const register unsigned short int IRQC1 = 17;
    sbit  IRQC1_bit at PORTA_PCR0.B17;
    const register unsigned short int IRQC2 = 18;
    sbit  IRQC2_bit at PORTA_PCR0.B18;
    const register unsigned short int IRQC3 = 19;
    sbit  IRQC3_bit at PORTA_PCR0.B19;
    const register unsigned short int ISF = 24;
    sbit  ISF_bit at PORTA_PCR0.B24;

sfr unsigned long   volatile PORTA_PCR1           absolute 0x40049004;
    sbit  PS_PORTA_PCR1_bit at PORTA_PCR1.B0;
    sbit  PE_PORTA_PCR1_bit at PORTA_PCR1.B1;
    sbit  SRE_PORTA_PCR1_bit at PORTA_PCR1.B2;
    sbit  PFE_PORTA_PCR1_bit at PORTA_PCR1.B4;
    sbit  ODE_PORTA_PCR1_bit at PORTA_PCR1.B5;
    sbit  DSE_PORTA_PCR1_bit at PORTA_PCR1.B6;
    sbit  MUX0_PORTA_PCR1_bit at PORTA_PCR1.B8;
    sbit  MUX1_PORTA_PCR1_bit at PORTA_PCR1.B9;
    sbit  MUX2_PORTA_PCR1_bit at PORTA_PCR1.B10;
    sbit  MUX3_PORTA_PCR1_bit at PORTA_PCR1.B11;
    sbit  LK_PORTA_PCR1_bit at PORTA_PCR1.B15;
    sbit  IRQC0_PORTA_PCR1_bit at PORTA_PCR1.B16;
    sbit  IRQC1_PORTA_PCR1_bit at PORTA_PCR1.B17;
    sbit  IRQC2_PORTA_PCR1_bit at PORTA_PCR1.B18;
    sbit  IRQC3_PORTA_PCR1_bit at PORTA_PCR1.B19;
    sbit  ISF_PORTA_PCR1_bit at PORTA_PCR1.B24;

sfr unsigned long   volatile PORTA_PCR2           absolute 0x40049008;
    sbit  PS_PORTA_PCR2_bit at PORTA_PCR2.B0;
    sbit  PE_PORTA_PCR2_bit at PORTA_PCR2.B1;
    sbit  SRE_PORTA_PCR2_bit at PORTA_PCR2.B2;
    sbit  PFE_PORTA_PCR2_bit at PORTA_PCR2.B4;
    sbit  ODE_PORTA_PCR2_bit at PORTA_PCR2.B5;
    sbit  DSE_PORTA_PCR2_bit at PORTA_PCR2.B6;
    sbit  MUX0_PORTA_PCR2_bit at PORTA_PCR2.B8;
    sbit  MUX1_PORTA_PCR2_bit at PORTA_PCR2.B9;
    sbit  MUX2_PORTA_PCR2_bit at PORTA_PCR2.B10;
    sbit  MUX3_PORTA_PCR2_bit at PORTA_PCR2.B11;
    sbit  LK_PORTA_PCR2_bit at PORTA_PCR2.B15;
    sbit  IRQC0_PORTA_PCR2_bit at PORTA_PCR2.B16;
    sbit  IRQC1_PORTA_PCR2_bit at PORTA_PCR2.B17;
    sbit  IRQC2_PORTA_PCR2_bit at PORTA_PCR2.B18;
    sbit  IRQC3_PORTA_PCR2_bit at PORTA_PCR2.B19;
    sbit  ISF_PORTA_PCR2_bit at PORTA_PCR2.B24;

sfr unsigned long   volatile PORTA_PCR3           absolute 0x4004900C;
    sbit  PS_PORTA_PCR3_bit at PORTA_PCR3.B0;
    sbit  PE_PORTA_PCR3_bit at PORTA_PCR3.B1;
    sbit  SRE_PORTA_PCR3_bit at PORTA_PCR3.B2;
    sbit  PFE_PORTA_PCR3_bit at PORTA_PCR3.B4;
    sbit  ODE_PORTA_PCR3_bit at PORTA_PCR3.B5;
    sbit  DSE_PORTA_PCR3_bit at PORTA_PCR3.B6;
    sbit  MUX0_PORTA_PCR3_bit at PORTA_PCR3.B8;
    sbit  MUX1_PORTA_PCR3_bit at PORTA_PCR3.B9;
    sbit  MUX2_PORTA_PCR3_bit at PORTA_PCR3.B10;
    sbit  MUX3_PORTA_PCR3_bit at PORTA_PCR3.B11;
    sbit  LK_PORTA_PCR3_bit at PORTA_PCR3.B15;
    sbit  IRQC0_PORTA_PCR3_bit at PORTA_PCR3.B16;
    sbit  IRQC1_PORTA_PCR3_bit at PORTA_PCR3.B17;
    sbit  IRQC2_PORTA_PCR3_bit at PORTA_PCR3.B18;
    sbit  IRQC3_PORTA_PCR3_bit at PORTA_PCR3.B19;
    sbit  ISF_PORTA_PCR3_bit at PORTA_PCR3.B24;

sfr unsigned long   volatile PORTA_PCR4           absolute 0x40049010;
    sbit  PS_PORTA_PCR4_bit at PORTA_PCR4.B0;
    sbit  PE_PORTA_PCR4_bit at PORTA_PCR4.B1;
    sbit  SRE_PORTA_PCR4_bit at PORTA_PCR4.B2;
    sbit  PFE_PORTA_PCR4_bit at PORTA_PCR4.B4;
    sbit  ODE_PORTA_PCR4_bit at PORTA_PCR4.B5;
    sbit  DSE_PORTA_PCR4_bit at PORTA_PCR4.B6;
    sbit  MUX0_PORTA_PCR4_bit at PORTA_PCR4.B8;
    sbit  MUX1_PORTA_PCR4_bit at PORTA_PCR4.B9;
    sbit  MUX2_PORTA_PCR4_bit at PORTA_PCR4.B10;
    sbit  MUX3_PORTA_PCR4_bit at PORTA_PCR4.B11;
    sbit  LK_PORTA_PCR4_bit at PORTA_PCR4.B15;
    sbit  IRQC0_PORTA_PCR4_bit at PORTA_PCR4.B16;
    sbit  IRQC1_PORTA_PCR4_bit at PORTA_PCR4.B17;
    sbit  IRQC2_PORTA_PCR4_bit at PORTA_PCR4.B18;
    sbit  IRQC3_PORTA_PCR4_bit at PORTA_PCR4.B19;
    sbit  ISF_PORTA_PCR4_bit at PORTA_PCR4.B24;

sfr unsigned long   volatile PORTA_PCR5           absolute 0x40049014;
    sbit  PS_PORTA_PCR5_bit at PORTA_PCR5.B0;
    sbit  PE_PORTA_PCR5_bit at PORTA_PCR5.B1;
    sbit  SRE_PORTA_PCR5_bit at PORTA_PCR5.B2;
    sbit  PFE_PORTA_PCR5_bit at PORTA_PCR5.B4;
    sbit  ODE_PORTA_PCR5_bit at PORTA_PCR5.B5;
    sbit  DSE_PORTA_PCR5_bit at PORTA_PCR5.B6;
    sbit  MUX0_PORTA_PCR5_bit at PORTA_PCR5.B8;
    sbit  MUX1_PORTA_PCR5_bit at PORTA_PCR5.B9;
    sbit  MUX2_PORTA_PCR5_bit at PORTA_PCR5.B10;
    sbit  MUX3_PORTA_PCR5_bit at PORTA_PCR5.B11;
    sbit  LK_PORTA_PCR5_bit at PORTA_PCR5.B15;
    sbit  IRQC0_PORTA_PCR5_bit at PORTA_PCR5.B16;
    sbit  IRQC1_PORTA_PCR5_bit at PORTA_PCR5.B17;
    sbit  IRQC2_PORTA_PCR5_bit at PORTA_PCR5.B18;
    sbit  IRQC3_PORTA_PCR5_bit at PORTA_PCR5.B19;
    sbit  ISF_PORTA_PCR5_bit at PORTA_PCR5.B24;

sfr unsigned long   volatile PORTA_PCR6           absolute 0x40049018;
    sbit  PS_PORTA_PCR6_bit at PORTA_PCR6.B0;
    sbit  PE_PORTA_PCR6_bit at PORTA_PCR6.B1;
    sbit  SRE_PORTA_PCR6_bit at PORTA_PCR6.B2;
    sbit  PFE_PORTA_PCR6_bit at PORTA_PCR6.B4;
    sbit  ODE_PORTA_PCR6_bit at PORTA_PCR6.B5;
    sbit  DSE_PORTA_PCR6_bit at PORTA_PCR6.B6;
    sbit  MUX0_PORTA_PCR6_bit at PORTA_PCR6.B8;
    sbit  MUX1_PORTA_PCR6_bit at PORTA_PCR6.B9;
    sbit  MUX2_PORTA_PCR6_bit at PORTA_PCR6.B10;
    sbit  MUX3_PORTA_PCR6_bit at PORTA_PCR6.B11;
    sbit  LK_PORTA_PCR6_bit at PORTA_PCR6.B15;
    sbit  IRQC0_PORTA_PCR6_bit at PORTA_PCR6.B16;
    sbit  IRQC1_PORTA_PCR6_bit at PORTA_PCR6.B17;
    sbit  IRQC2_PORTA_PCR6_bit at PORTA_PCR6.B18;
    sbit  IRQC3_PORTA_PCR6_bit at PORTA_PCR6.B19;
    sbit  ISF_PORTA_PCR6_bit at PORTA_PCR6.B24;

sfr unsigned long   volatile PORTA_PCR7           absolute 0x4004901C;
    sbit  PS_PORTA_PCR7_bit at PORTA_PCR7.B0;
    sbit  PE_PORTA_PCR7_bit at PORTA_PCR7.B1;
    sbit  SRE_PORTA_PCR7_bit at PORTA_PCR7.B2;
    sbit  PFE_PORTA_PCR7_bit at PORTA_PCR7.B4;
    sbit  ODE_PORTA_PCR7_bit at PORTA_PCR7.B5;
    sbit  DSE_PORTA_PCR7_bit at PORTA_PCR7.B6;
    sbit  MUX0_PORTA_PCR7_bit at PORTA_PCR7.B8;
    sbit  MUX1_PORTA_PCR7_bit at PORTA_PCR7.B9;
    sbit  MUX2_PORTA_PCR7_bit at PORTA_PCR7.B10;
    sbit  MUX3_PORTA_PCR7_bit at PORTA_PCR7.B11;
    sbit  LK_PORTA_PCR7_bit at PORTA_PCR7.B15;
    sbit  IRQC0_PORTA_PCR7_bit at PORTA_PCR7.B16;
    sbit  IRQC1_PORTA_PCR7_bit at PORTA_PCR7.B17;
    sbit  IRQC2_PORTA_PCR7_bit at PORTA_PCR7.B18;
    sbit  IRQC3_PORTA_PCR7_bit at PORTA_PCR7.B19;
    sbit  ISF_PORTA_PCR7_bit at PORTA_PCR7.B24;

sfr unsigned long   volatile PORTA_PCR8           absolute 0x40049020;
    sbit  PS_PORTA_PCR8_bit at PORTA_PCR8.B0;
    sbit  PE_PORTA_PCR8_bit at PORTA_PCR8.B1;
    sbit  SRE_PORTA_PCR8_bit at PORTA_PCR8.B2;
    sbit  PFE_PORTA_PCR8_bit at PORTA_PCR8.B4;
    sbit  ODE_PORTA_PCR8_bit at PORTA_PCR8.B5;
    sbit  DSE_PORTA_PCR8_bit at PORTA_PCR8.B6;
    sbit  MUX0_PORTA_PCR8_bit at PORTA_PCR8.B8;
    sbit  MUX1_PORTA_PCR8_bit at PORTA_PCR8.B9;
    sbit  MUX2_PORTA_PCR8_bit at PORTA_PCR8.B10;
    sbit  MUX3_PORTA_PCR8_bit at PORTA_PCR8.B11;
    sbit  LK_PORTA_PCR8_bit at PORTA_PCR8.B15;
    sbit  IRQC0_PORTA_PCR8_bit at PORTA_PCR8.B16;
    sbit  IRQC1_PORTA_PCR8_bit at PORTA_PCR8.B17;
    sbit  IRQC2_PORTA_PCR8_bit at PORTA_PCR8.B18;
    sbit  IRQC3_PORTA_PCR8_bit at PORTA_PCR8.B19;
    sbit  ISF_PORTA_PCR8_bit at PORTA_PCR8.B24;

sfr unsigned long   volatile PORTA_PCR9           absolute 0x40049024;
    sbit  PS_PORTA_PCR9_bit at PORTA_PCR9.B0;
    sbit  PE_PORTA_PCR9_bit at PORTA_PCR9.B1;
    sbit  SRE_PORTA_PCR9_bit at PORTA_PCR9.B2;
    sbit  PFE_PORTA_PCR9_bit at PORTA_PCR9.B4;
    sbit  ODE_PORTA_PCR9_bit at PORTA_PCR9.B5;
    sbit  DSE_PORTA_PCR9_bit at PORTA_PCR9.B6;
    sbit  MUX0_PORTA_PCR9_bit at PORTA_PCR9.B8;
    sbit  MUX1_PORTA_PCR9_bit at PORTA_PCR9.B9;
    sbit  MUX2_PORTA_PCR9_bit at PORTA_PCR9.B10;
    sbit  MUX3_PORTA_PCR9_bit at PORTA_PCR9.B11;
    sbit  LK_PORTA_PCR9_bit at PORTA_PCR9.B15;
    sbit  IRQC0_PORTA_PCR9_bit at PORTA_PCR9.B16;
    sbit  IRQC1_PORTA_PCR9_bit at PORTA_PCR9.B17;
    sbit  IRQC2_PORTA_PCR9_bit at PORTA_PCR9.B18;
    sbit  IRQC3_PORTA_PCR9_bit at PORTA_PCR9.B19;
    sbit  ISF_PORTA_PCR9_bit at PORTA_PCR9.B24;

sfr unsigned long   volatile PORTA_PCR10          absolute 0x40049028;
    sbit  PS_PORTA_PCR10_bit at PORTA_PCR10.B0;
    sbit  PE_PORTA_PCR10_bit at PORTA_PCR10.B1;
    sbit  SRE_PORTA_PCR10_bit at PORTA_PCR10.B2;
    sbit  PFE_PORTA_PCR10_bit at PORTA_PCR10.B4;
    sbit  ODE_PORTA_PCR10_bit at PORTA_PCR10.B5;
    sbit  DSE_PORTA_PCR10_bit at PORTA_PCR10.B6;
    sbit  MUX0_PORTA_PCR10_bit at PORTA_PCR10.B8;
    sbit  MUX1_PORTA_PCR10_bit at PORTA_PCR10.B9;
    sbit  MUX2_PORTA_PCR10_bit at PORTA_PCR10.B10;
    sbit  MUX3_PORTA_PCR10_bit at PORTA_PCR10.B11;
    sbit  LK_PORTA_PCR10_bit at PORTA_PCR10.B15;
    sbit  IRQC0_PORTA_PCR10_bit at PORTA_PCR10.B16;
    sbit  IRQC1_PORTA_PCR10_bit at PORTA_PCR10.B17;
    sbit  IRQC2_PORTA_PCR10_bit at PORTA_PCR10.B18;
    sbit  IRQC3_PORTA_PCR10_bit at PORTA_PCR10.B19;
    sbit  ISF_PORTA_PCR10_bit at PORTA_PCR10.B24;

sfr unsigned long   volatile PORTA_PCR11          absolute 0x4004902C;
    sbit  PS_PORTA_PCR11_bit at PORTA_PCR11.B0;
    sbit  PE_PORTA_PCR11_bit at PORTA_PCR11.B1;
    sbit  SRE_PORTA_PCR11_bit at PORTA_PCR11.B2;
    sbit  PFE_PORTA_PCR11_bit at PORTA_PCR11.B4;
    sbit  ODE_PORTA_PCR11_bit at PORTA_PCR11.B5;
    sbit  DSE_PORTA_PCR11_bit at PORTA_PCR11.B6;
    sbit  MUX0_PORTA_PCR11_bit at PORTA_PCR11.B8;
    sbit  MUX1_PORTA_PCR11_bit at PORTA_PCR11.B9;
    sbit  MUX2_PORTA_PCR11_bit at PORTA_PCR11.B10;
    sbit  MUX3_PORTA_PCR11_bit at PORTA_PCR11.B11;
    sbit  LK_PORTA_PCR11_bit at PORTA_PCR11.B15;
    sbit  IRQC0_PORTA_PCR11_bit at PORTA_PCR11.B16;
    sbit  IRQC1_PORTA_PCR11_bit at PORTA_PCR11.B17;
    sbit  IRQC2_PORTA_PCR11_bit at PORTA_PCR11.B18;
    sbit  IRQC3_PORTA_PCR11_bit at PORTA_PCR11.B19;
    sbit  ISF_PORTA_PCR11_bit at PORTA_PCR11.B24;

sfr unsigned long   volatile PORTA_PCR12          absolute 0x40049030;
    sbit  PS_PORTA_PCR12_bit at PORTA_PCR12.B0;
    sbit  PE_PORTA_PCR12_bit at PORTA_PCR12.B1;
    sbit  SRE_PORTA_PCR12_bit at PORTA_PCR12.B2;
    sbit  PFE_PORTA_PCR12_bit at PORTA_PCR12.B4;
    sbit  ODE_PORTA_PCR12_bit at PORTA_PCR12.B5;
    sbit  DSE_PORTA_PCR12_bit at PORTA_PCR12.B6;
    sbit  MUX0_PORTA_PCR12_bit at PORTA_PCR12.B8;
    sbit  MUX1_PORTA_PCR12_bit at PORTA_PCR12.B9;
    sbit  MUX2_PORTA_PCR12_bit at PORTA_PCR12.B10;
    sbit  MUX3_PORTA_PCR12_bit at PORTA_PCR12.B11;
    sbit  LK_PORTA_PCR12_bit at PORTA_PCR12.B15;
    sbit  IRQC0_PORTA_PCR12_bit at PORTA_PCR12.B16;
    sbit  IRQC1_PORTA_PCR12_bit at PORTA_PCR12.B17;
    sbit  IRQC2_PORTA_PCR12_bit at PORTA_PCR12.B18;
    sbit  IRQC3_PORTA_PCR12_bit at PORTA_PCR12.B19;
    sbit  ISF_PORTA_PCR12_bit at PORTA_PCR12.B24;

sfr unsigned long   volatile PORTA_PCR13          absolute 0x40049034;
    sbit  PS_PORTA_PCR13_bit at PORTA_PCR13.B0;
    sbit  PE_PORTA_PCR13_bit at PORTA_PCR13.B1;
    sbit  SRE_PORTA_PCR13_bit at PORTA_PCR13.B2;
    sbit  PFE_PORTA_PCR13_bit at PORTA_PCR13.B4;
    sbit  ODE_PORTA_PCR13_bit at PORTA_PCR13.B5;
    sbit  DSE_PORTA_PCR13_bit at PORTA_PCR13.B6;
    sbit  MUX0_PORTA_PCR13_bit at PORTA_PCR13.B8;
    sbit  MUX1_PORTA_PCR13_bit at PORTA_PCR13.B9;
    sbit  MUX2_PORTA_PCR13_bit at PORTA_PCR13.B10;
    sbit  MUX3_PORTA_PCR13_bit at PORTA_PCR13.B11;
    sbit  LK_PORTA_PCR13_bit at PORTA_PCR13.B15;
    sbit  IRQC0_PORTA_PCR13_bit at PORTA_PCR13.B16;
    sbit  IRQC1_PORTA_PCR13_bit at PORTA_PCR13.B17;
    sbit  IRQC2_PORTA_PCR13_bit at PORTA_PCR13.B18;
    sbit  IRQC3_PORTA_PCR13_bit at PORTA_PCR13.B19;
    sbit  ISF_PORTA_PCR13_bit at PORTA_PCR13.B24;

sfr unsigned long   volatile PORTA_PCR14          absolute 0x40049038;
    sbit  PS_PORTA_PCR14_bit at PORTA_PCR14.B0;
    sbit  PE_PORTA_PCR14_bit at PORTA_PCR14.B1;
    sbit  SRE_PORTA_PCR14_bit at PORTA_PCR14.B2;
    sbit  PFE_PORTA_PCR14_bit at PORTA_PCR14.B4;
    sbit  ODE_PORTA_PCR14_bit at PORTA_PCR14.B5;
    sbit  DSE_PORTA_PCR14_bit at PORTA_PCR14.B6;
    sbit  MUX0_PORTA_PCR14_bit at PORTA_PCR14.B8;
    sbit  MUX1_PORTA_PCR14_bit at PORTA_PCR14.B9;
    sbit  MUX2_PORTA_PCR14_bit at PORTA_PCR14.B10;
    sbit  MUX3_PORTA_PCR14_bit at PORTA_PCR14.B11;
    sbit  LK_PORTA_PCR14_bit at PORTA_PCR14.B15;
    sbit  IRQC0_PORTA_PCR14_bit at PORTA_PCR14.B16;
    sbit  IRQC1_PORTA_PCR14_bit at PORTA_PCR14.B17;
    sbit  IRQC2_PORTA_PCR14_bit at PORTA_PCR14.B18;
    sbit  IRQC3_PORTA_PCR14_bit at PORTA_PCR14.B19;
    sbit  ISF_PORTA_PCR14_bit at PORTA_PCR14.B24;

sfr unsigned long   volatile PORTA_PCR15          absolute 0x4004903C;
    sbit  PS_PORTA_PCR15_bit at PORTA_PCR15.B0;
    sbit  PE_PORTA_PCR15_bit at PORTA_PCR15.B1;
    sbit  SRE_PORTA_PCR15_bit at PORTA_PCR15.B2;
    sbit  PFE_PORTA_PCR15_bit at PORTA_PCR15.B4;
    sbit  ODE_PORTA_PCR15_bit at PORTA_PCR15.B5;
    sbit  DSE_PORTA_PCR15_bit at PORTA_PCR15.B6;
    sbit  MUX0_PORTA_PCR15_bit at PORTA_PCR15.B8;
    sbit  MUX1_PORTA_PCR15_bit at PORTA_PCR15.B9;
    sbit  MUX2_PORTA_PCR15_bit at PORTA_PCR15.B10;
    sbit  MUX3_PORTA_PCR15_bit at PORTA_PCR15.B11;
    sbit  LK_PORTA_PCR15_bit at PORTA_PCR15.B15;
    sbit  IRQC0_PORTA_PCR15_bit at PORTA_PCR15.B16;
    sbit  IRQC1_PORTA_PCR15_bit at PORTA_PCR15.B17;
    sbit  IRQC2_PORTA_PCR15_bit at PORTA_PCR15.B18;
    sbit  IRQC3_PORTA_PCR15_bit at PORTA_PCR15.B19;
    sbit  ISF_PORTA_PCR15_bit at PORTA_PCR15.B24;

sfr unsigned long   volatile PORTA_PCR16          absolute 0x40049040;
    sbit  PS_PORTA_PCR16_bit at PORTA_PCR16.B0;
    sbit  PE_PORTA_PCR16_bit at PORTA_PCR16.B1;
    sbit  SRE_PORTA_PCR16_bit at PORTA_PCR16.B2;
    sbit  PFE_PORTA_PCR16_bit at PORTA_PCR16.B4;
    sbit  ODE_PORTA_PCR16_bit at PORTA_PCR16.B5;
    sbit  DSE_PORTA_PCR16_bit at PORTA_PCR16.B6;
    sbit  MUX0_PORTA_PCR16_bit at PORTA_PCR16.B8;
    sbit  MUX1_PORTA_PCR16_bit at PORTA_PCR16.B9;
    sbit  MUX2_PORTA_PCR16_bit at PORTA_PCR16.B10;
    sbit  MUX3_PORTA_PCR16_bit at PORTA_PCR16.B11;
    sbit  LK_PORTA_PCR16_bit at PORTA_PCR16.B15;
    sbit  IRQC0_PORTA_PCR16_bit at PORTA_PCR16.B16;
    sbit  IRQC1_PORTA_PCR16_bit at PORTA_PCR16.B17;
    sbit  IRQC2_PORTA_PCR16_bit at PORTA_PCR16.B18;
    sbit  IRQC3_PORTA_PCR16_bit at PORTA_PCR16.B19;
    sbit  ISF_PORTA_PCR16_bit at PORTA_PCR16.B24;

sfr unsigned long   volatile PORTA_PCR17          absolute 0x40049044;
    sbit  PS_PORTA_PCR17_bit at PORTA_PCR17.B0;
    sbit  PE_PORTA_PCR17_bit at PORTA_PCR17.B1;
    sbit  SRE_PORTA_PCR17_bit at PORTA_PCR17.B2;
    sbit  PFE_PORTA_PCR17_bit at PORTA_PCR17.B4;
    sbit  ODE_PORTA_PCR17_bit at PORTA_PCR17.B5;
    sbit  DSE_PORTA_PCR17_bit at PORTA_PCR17.B6;
    sbit  MUX0_PORTA_PCR17_bit at PORTA_PCR17.B8;
    sbit  MUX1_PORTA_PCR17_bit at PORTA_PCR17.B9;
    sbit  MUX2_PORTA_PCR17_bit at PORTA_PCR17.B10;
    sbit  MUX3_PORTA_PCR17_bit at PORTA_PCR17.B11;
    sbit  LK_PORTA_PCR17_bit at PORTA_PCR17.B15;
    sbit  IRQC0_PORTA_PCR17_bit at PORTA_PCR17.B16;
    sbit  IRQC1_PORTA_PCR17_bit at PORTA_PCR17.B17;
    sbit  IRQC2_PORTA_PCR17_bit at PORTA_PCR17.B18;
    sbit  IRQC3_PORTA_PCR17_bit at PORTA_PCR17.B19;
    sbit  ISF_PORTA_PCR17_bit at PORTA_PCR17.B24;

sfr unsigned long   volatile PORTA_PCR18          absolute 0x40049048;
    sbit  PS_PORTA_PCR18_bit at PORTA_PCR18.B0;
    sbit  PE_PORTA_PCR18_bit at PORTA_PCR18.B1;
    sbit  SRE_PORTA_PCR18_bit at PORTA_PCR18.B2;
    sbit  PFE_PORTA_PCR18_bit at PORTA_PCR18.B4;
    sbit  ODE_PORTA_PCR18_bit at PORTA_PCR18.B5;
    sbit  DSE_PORTA_PCR18_bit at PORTA_PCR18.B6;
    sbit  MUX0_PORTA_PCR18_bit at PORTA_PCR18.B8;
    sbit  MUX1_PORTA_PCR18_bit at PORTA_PCR18.B9;
    sbit  MUX2_PORTA_PCR18_bit at PORTA_PCR18.B10;
    sbit  MUX3_PORTA_PCR18_bit at PORTA_PCR18.B11;
    sbit  LK_PORTA_PCR18_bit at PORTA_PCR18.B15;
    sbit  IRQC0_PORTA_PCR18_bit at PORTA_PCR18.B16;
    sbit  IRQC1_PORTA_PCR18_bit at PORTA_PCR18.B17;
    sbit  IRQC2_PORTA_PCR18_bit at PORTA_PCR18.B18;
    sbit  IRQC3_PORTA_PCR18_bit at PORTA_PCR18.B19;
    sbit  ISF_PORTA_PCR18_bit at PORTA_PCR18.B24;

sfr unsigned long   volatile PORTA_PCR19          absolute 0x4004904C;
    sbit  PS_PORTA_PCR19_bit at PORTA_PCR19.B0;
    sbit  PE_PORTA_PCR19_bit at PORTA_PCR19.B1;
    sbit  SRE_PORTA_PCR19_bit at PORTA_PCR19.B2;
    sbit  PFE_PORTA_PCR19_bit at PORTA_PCR19.B4;
    sbit  ODE_PORTA_PCR19_bit at PORTA_PCR19.B5;
    sbit  DSE_PORTA_PCR19_bit at PORTA_PCR19.B6;
    sbit  MUX0_PORTA_PCR19_bit at PORTA_PCR19.B8;
    sbit  MUX1_PORTA_PCR19_bit at PORTA_PCR19.B9;
    sbit  MUX2_PORTA_PCR19_bit at PORTA_PCR19.B10;
    sbit  MUX3_PORTA_PCR19_bit at PORTA_PCR19.B11;
    sbit  LK_PORTA_PCR19_bit at PORTA_PCR19.B15;
    sbit  IRQC0_PORTA_PCR19_bit at PORTA_PCR19.B16;
    sbit  IRQC1_PORTA_PCR19_bit at PORTA_PCR19.B17;
    sbit  IRQC2_PORTA_PCR19_bit at PORTA_PCR19.B18;
    sbit  IRQC3_PORTA_PCR19_bit at PORTA_PCR19.B19;
    sbit  ISF_PORTA_PCR19_bit at PORTA_PCR19.B24;

sfr unsigned long   volatile PORTA_PCR20          absolute 0x40049050;
    sbit  PS_PORTA_PCR20_bit at PORTA_PCR20.B0;
    sbit  PE_PORTA_PCR20_bit at PORTA_PCR20.B1;
    sbit  SRE_PORTA_PCR20_bit at PORTA_PCR20.B2;
    sbit  PFE_PORTA_PCR20_bit at PORTA_PCR20.B4;
    sbit  ODE_PORTA_PCR20_bit at PORTA_PCR20.B5;
    sbit  DSE_PORTA_PCR20_bit at PORTA_PCR20.B6;
    sbit  MUX0_PORTA_PCR20_bit at PORTA_PCR20.B8;
    sbit  MUX1_PORTA_PCR20_bit at PORTA_PCR20.B9;
    sbit  MUX2_PORTA_PCR20_bit at PORTA_PCR20.B10;
    sbit  MUX3_PORTA_PCR20_bit at PORTA_PCR20.B11;
    sbit  LK_PORTA_PCR20_bit at PORTA_PCR20.B15;
    sbit  IRQC0_PORTA_PCR20_bit at PORTA_PCR20.B16;
    sbit  IRQC1_PORTA_PCR20_bit at PORTA_PCR20.B17;
    sbit  IRQC2_PORTA_PCR20_bit at PORTA_PCR20.B18;
    sbit  IRQC3_PORTA_PCR20_bit at PORTA_PCR20.B19;
    sbit  ISF_PORTA_PCR20_bit at PORTA_PCR20.B24;

sfr unsigned long   volatile PORTA_PCR21          absolute 0x40049054;
    sbit  PS_PORTA_PCR21_bit at PORTA_PCR21.B0;
    sbit  PE_PORTA_PCR21_bit at PORTA_PCR21.B1;
    sbit  SRE_PORTA_PCR21_bit at PORTA_PCR21.B2;
    sbit  PFE_PORTA_PCR21_bit at PORTA_PCR21.B4;
    sbit  ODE_PORTA_PCR21_bit at PORTA_PCR21.B5;
    sbit  DSE_PORTA_PCR21_bit at PORTA_PCR21.B6;
    sbit  MUX0_PORTA_PCR21_bit at PORTA_PCR21.B8;
    sbit  MUX1_PORTA_PCR21_bit at PORTA_PCR21.B9;
    sbit  MUX2_PORTA_PCR21_bit at PORTA_PCR21.B10;
    sbit  MUX3_PORTA_PCR21_bit at PORTA_PCR21.B11;
    sbit  LK_PORTA_PCR21_bit at PORTA_PCR21.B15;
    sbit  IRQC0_PORTA_PCR21_bit at PORTA_PCR21.B16;
    sbit  IRQC1_PORTA_PCR21_bit at PORTA_PCR21.B17;
    sbit  IRQC2_PORTA_PCR21_bit at PORTA_PCR21.B18;
    sbit  IRQC3_PORTA_PCR21_bit at PORTA_PCR21.B19;
    sbit  ISF_PORTA_PCR21_bit at PORTA_PCR21.B24;

sfr unsigned long   volatile PORTA_PCR22          absolute 0x40049058;
    sbit  PS_PORTA_PCR22_bit at PORTA_PCR22.B0;
    sbit  PE_PORTA_PCR22_bit at PORTA_PCR22.B1;
    sbit  SRE_PORTA_PCR22_bit at PORTA_PCR22.B2;
    sbit  PFE_PORTA_PCR22_bit at PORTA_PCR22.B4;
    sbit  ODE_PORTA_PCR22_bit at PORTA_PCR22.B5;
    sbit  DSE_PORTA_PCR22_bit at PORTA_PCR22.B6;
    sbit  MUX0_PORTA_PCR22_bit at PORTA_PCR22.B8;
    sbit  MUX1_PORTA_PCR22_bit at PORTA_PCR22.B9;
    sbit  MUX2_PORTA_PCR22_bit at PORTA_PCR22.B10;
    sbit  MUX3_PORTA_PCR22_bit at PORTA_PCR22.B11;
    sbit  LK_PORTA_PCR22_bit at PORTA_PCR22.B15;
    sbit  IRQC0_PORTA_PCR22_bit at PORTA_PCR22.B16;
    sbit  IRQC1_PORTA_PCR22_bit at PORTA_PCR22.B17;
    sbit  IRQC2_PORTA_PCR22_bit at PORTA_PCR22.B18;
    sbit  IRQC3_PORTA_PCR22_bit at PORTA_PCR22.B19;
    sbit  ISF_PORTA_PCR22_bit at PORTA_PCR22.B24;

sfr unsigned long   volatile PORTA_PCR23          absolute 0x4004905C;
    sbit  PS_PORTA_PCR23_bit at PORTA_PCR23.B0;
    sbit  PE_PORTA_PCR23_bit at PORTA_PCR23.B1;
    sbit  SRE_PORTA_PCR23_bit at PORTA_PCR23.B2;
    sbit  PFE_PORTA_PCR23_bit at PORTA_PCR23.B4;
    sbit  ODE_PORTA_PCR23_bit at PORTA_PCR23.B5;
    sbit  DSE_PORTA_PCR23_bit at PORTA_PCR23.B6;
    sbit  MUX0_PORTA_PCR23_bit at PORTA_PCR23.B8;
    sbit  MUX1_PORTA_PCR23_bit at PORTA_PCR23.B9;
    sbit  MUX2_PORTA_PCR23_bit at PORTA_PCR23.B10;
    sbit  MUX3_PORTA_PCR23_bit at PORTA_PCR23.B11;
    sbit  LK_PORTA_PCR23_bit at PORTA_PCR23.B15;
    sbit  IRQC0_PORTA_PCR23_bit at PORTA_PCR23.B16;
    sbit  IRQC1_PORTA_PCR23_bit at PORTA_PCR23.B17;
    sbit  IRQC2_PORTA_PCR23_bit at PORTA_PCR23.B18;
    sbit  IRQC3_PORTA_PCR23_bit at PORTA_PCR23.B19;
    sbit  ISF_PORTA_PCR23_bit at PORTA_PCR23.B24;

sfr unsigned long   volatile PORTA_PCR24          absolute 0x40049060;
    sbit  PS_PORTA_PCR24_bit at PORTA_PCR24.B0;
    sbit  PE_PORTA_PCR24_bit at PORTA_PCR24.B1;
    sbit  SRE_PORTA_PCR24_bit at PORTA_PCR24.B2;
    sbit  PFE_PORTA_PCR24_bit at PORTA_PCR24.B4;
    sbit  ODE_PORTA_PCR24_bit at PORTA_PCR24.B5;
    sbit  DSE_PORTA_PCR24_bit at PORTA_PCR24.B6;
    sbit  MUX0_PORTA_PCR24_bit at PORTA_PCR24.B8;
    sbit  MUX1_PORTA_PCR24_bit at PORTA_PCR24.B9;
    sbit  MUX2_PORTA_PCR24_bit at PORTA_PCR24.B10;
    sbit  MUX3_PORTA_PCR24_bit at PORTA_PCR24.B11;
    sbit  LK_PORTA_PCR24_bit at PORTA_PCR24.B15;
    sbit  IRQC0_PORTA_PCR24_bit at PORTA_PCR24.B16;
    sbit  IRQC1_PORTA_PCR24_bit at PORTA_PCR24.B17;
    sbit  IRQC2_PORTA_PCR24_bit at PORTA_PCR24.B18;
    sbit  IRQC3_PORTA_PCR24_bit at PORTA_PCR24.B19;
    sbit  ISF_PORTA_PCR24_bit at PORTA_PCR24.B24;

sfr unsigned long   volatile PORTA_PCR25          absolute 0x40049064;
    sbit  PS_PORTA_PCR25_bit at PORTA_PCR25.B0;
    sbit  PE_PORTA_PCR25_bit at PORTA_PCR25.B1;
    sbit  SRE_PORTA_PCR25_bit at PORTA_PCR25.B2;
    sbit  PFE_PORTA_PCR25_bit at PORTA_PCR25.B4;
    sbit  ODE_PORTA_PCR25_bit at PORTA_PCR25.B5;
    sbit  DSE_PORTA_PCR25_bit at PORTA_PCR25.B6;
    sbit  MUX0_PORTA_PCR25_bit at PORTA_PCR25.B8;
    sbit  MUX1_PORTA_PCR25_bit at PORTA_PCR25.B9;
    sbit  MUX2_PORTA_PCR25_bit at PORTA_PCR25.B10;
    sbit  MUX3_PORTA_PCR25_bit at PORTA_PCR25.B11;
    sbit  LK_PORTA_PCR25_bit at PORTA_PCR25.B15;
    sbit  IRQC0_PORTA_PCR25_bit at PORTA_PCR25.B16;
    sbit  IRQC1_PORTA_PCR25_bit at PORTA_PCR25.B17;
    sbit  IRQC2_PORTA_PCR25_bit at PORTA_PCR25.B18;
    sbit  IRQC3_PORTA_PCR25_bit at PORTA_PCR25.B19;
    sbit  ISF_PORTA_PCR25_bit at PORTA_PCR25.B24;

sfr unsigned long   volatile PORTA_PCR26          absolute 0x40049068;
    sbit  PS_PORTA_PCR26_bit at PORTA_PCR26.B0;
    sbit  PE_PORTA_PCR26_bit at PORTA_PCR26.B1;
    sbit  SRE_PORTA_PCR26_bit at PORTA_PCR26.B2;
    sbit  PFE_PORTA_PCR26_bit at PORTA_PCR26.B4;
    sbit  ODE_PORTA_PCR26_bit at PORTA_PCR26.B5;
    sbit  DSE_PORTA_PCR26_bit at PORTA_PCR26.B6;
    sbit  MUX0_PORTA_PCR26_bit at PORTA_PCR26.B8;
    sbit  MUX1_PORTA_PCR26_bit at PORTA_PCR26.B9;
    sbit  MUX2_PORTA_PCR26_bit at PORTA_PCR26.B10;
    sbit  MUX3_PORTA_PCR26_bit at PORTA_PCR26.B11;
    sbit  LK_PORTA_PCR26_bit at PORTA_PCR26.B15;
    sbit  IRQC0_PORTA_PCR26_bit at PORTA_PCR26.B16;
    sbit  IRQC1_PORTA_PCR26_bit at PORTA_PCR26.B17;
    sbit  IRQC2_PORTA_PCR26_bit at PORTA_PCR26.B18;
    sbit  IRQC3_PORTA_PCR26_bit at PORTA_PCR26.B19;
    sbit  ISF_PORTA_PCR26_bit at PORTA_PCR26.B24;

sfr unsigned long   volatile PORTA_PCR27          absolute 0x4004906C;
    sbit  PS_PORTA_PCR27_bit at PORTA_PCR27.B0;
    sbit  PE_PORTA_PCR27_bit at PORTA_PCR27.B1;
    sbit  SRE_PORTA_PCR27_bit at PORTA_PCR27.B2;
    sbit  PFE_PORTA_PCR27_bit at PORTA_PCR27.B4;
    sbit  ODE_PORTA_PCR27_bit at PORTA_PCR27.B5;
    sbit  DSE_PORTA_PCR27_bit at PORTA_PCR27.B6;
    sbit  MUX0_PORTA_PCR27_bit at PORTA_PCR27.B8;
    sbit  MUX1_PORTA_PCR27_bit at PORTA_PCR27.B9;
    sbit  MUX2_PORTA_PCR27_bit at PORTA_PCR27.B10;
    sbit  MUX3_PORTA_PCR27_bit at PORTA_PCR27.B11;
    sbit  LK_PORTA_PCR27_bit at PORTA_PCR27.B15;
    sbit  IRQC0_PORTA_PCR27_bit at PORTA_PCR27.B16;
    sbit  IRQC1_PORTA_PCR27_bit at PORTA_PCR27.B17;
    sbit  IRQC2_PORTA_PCR27_bit at PORTA_PCR27.B18;
    sbit  IRQC3_PORTA_PCR27_bit at PORTA_PCR27.B19;
    sbit  ISF_PORTA_PCR27_bit at PORTA_PCR27.B24;

sfr unsigned long   volatile PORTA_PCR28          absolute 0x40049070;
    sbit  PS_PORTA_PCR28_bit at PORTA_PCR28.B0;
    sbit  PE_PORTA_PCR28_bit at PORTA_PCR28.B1;
    sbit  SRE_PORTA_PCR28_bit at PORTA_PCR28.B2;
    sbit  PFE_PORTA_PCR28_bit at PORTA_PCR28.B4;
    sbit  ODE_PORTA_PCR28_bit at PORTA_PCR28.B5;
    sbit  DSE_PORTA_PCR28_bit at PORTA_PCR28.B6;
    sbit  MUX0_PORTA_PCR28_bit at PORTA_PCR28.B8;
    sbit  MUX1_PORTA_PCR28_bit at PORTA_PCR28.B9;
    sbit  MUX2_PORTA_PCR28_bit at PORTA_PCR28.B10;
    sbit  MUX3_PORTA_PCR28_bit at PORTA_PCR28.B11;
    sbit  LK_PORTA_PCR28_bit at PORTA_PCR28.B15;
    sbit  IRQC0_PORTA_PCR28_bit at PORTA_PCR28.B16;
    sbit  IRQC1_PORTA_PCR28_bit at PORTA_PCR28.B17;
    sbit  IRQC2_PORTA_PCR28_bit at PORTA_PCR28.B18;
    sbit  IRQC3_PORTA_PCR28_bit at PORTA_PCR28.B19;
    sbit  ISF_PORTA_PCR28_bit at PORTA_PCR28.B24;

sfr unsigned long   volatile PORTA_PCR29          absolute 0x40049074;
    sbit  PS_PORTA_PCR29_bit at PORTA_PCR29.B0;
    sbit  PE_PORTA_PCR29_bit at PORTA_PCR29.B1;
    sbit  SRE_PORTA_PCR29_bit at PORTA_PCR29.B2;
    sbit  PFE_PORTA_PCR29_bit at PORTA_PCR29.B4;
    sbit  ODE_PORTA_PCR29_bit at PORTA_PCR29.B5;
    sbit  DSE_PORTA_PCR29_bit at PORTA_PCR29.B6;
    sbit  MUX0_PORTA_PCR29_bit at PORTA_PCR29.B8;
    sbit  MUX1_PORTA_PCR29_bit at PORTA_PCR29.B9;
    sbit  MUX2_PORTA_PCR29_bit at PORTA_PCR29.B10;
    sbit  MUX3_PORTA_PCR29_bit at PORTA_PCR29.B11;
    sbit  LK_PORTA_PCR29_bit at PORTA_PCR29.B15;
    sbit  IRQC0_PORTA_PCR29_bit at PORTA_PCR29.B16;
    sbit  IRQC1_PORTA_PCR29_bit at PORTA_PCR29.B17;
    sbit  IRQC2_PORTA_PCR29_bit at PORTA_PCR29.B18;
    sbit  IRQC3_PORTA_PCR29_bit at PORTA_PCR29.B19;
    sbit  ISF_PORTA_PCR29_bit at PORTA_PCR29.B24;

sfr unsigned long   volatile PORTA_PCR30          absolute 0x40049078;
    sbit  PS_PORTA_PCR30_bit at PORTA_PCR30.B0;
    sbit  PE_PORTA_PCR30_bit at PORTA_PCR30.B1;
    sbit  SRE_PORTA_PCR30_bit at PORTA_PCR30.B2;
    sbit  PFE_PORTA_PCR30_bit at PORTA_PCR30.B4;
    sbit  ODE_PORTA_PCR30_bit at PORTA_PCR30.B5;
    sbit  DSE_PORTA_PCR30_bit at PORTA_PCR30.B6;
    sbit  MUX0_PORTA_PCR30_bit at PORTA_PCR30.B8;
    sbit  MUX1_PORTA_PCR30_bit at PORTA_PCR30.B9;
    sbit  MUX2_PORTA_PCR30_bit at PORTA_PCR30.B10;
    sbit  MUX3_PORTA_PCR30_bit at PORTA_PCR30.B11;
    sbit  LK_PORTA_PCR30_bit at PORTA_PCR30.B15;
    sbit  IRQC0_PORTA_PCR30_bit at PORTA_PCR30.B16;
    sbit  IRQC1_PORTA_PCR30_bit at PORTA_PCR30.B17;
    sbit  IRQC2_PORTA_PCR30_bit at PORTA_PCR30.B18;
    sbit  IRQC3_PORTA_PCR30_bit at PORTA_PCR30.B19;
    sbit  ISF_PORTA_PCR30_bit at PORTA_PCR30.B24;

sfr unsigned long   volatile PORTA_PCR31          absolute 0x4004907C;
    sbit  PS_PORTA_PCR31_bit at PORTA_PCR31.B0;
    sbit  PE_PORTA_PCR31_bit at PORTA_PCR31.B1;
    sbit  SRE_PORTA_PCR31_bit at PORTA_PCR31.B2;
    sbit  PFE_PORTA_PCR31_bit at PORTA_PCR31.B4;
    sbit  ODE_PORTA_PCR31_bit at PORTA_PCR31.B5;
    sbit  DSE_PORTA_PCR31_bit at PORTA_PCR31.B6;
    sbit  MUX0_PORTA_PCR31_bit at PORTA_PCR31.B8;
    sbit  MUX1_PORTA_PCR31_bit at PORTA_PCR31.B9;
    sbit  MUX2_PORTA_PCR31_bit at PORTA_PCR31.B10;
    sbit  MUX3_PORTA_PCR31_bit at PORTA_PCR31.B11;
    sbit  LK_PORTA_PCR31_bit at PORTA_PCR31.B15;
    sbit  IRQC0_PORTA_PCR31_bit at PORTA_PCR31.B16;
    sbit  IRQC1_PORTA_PCR31_bit at PORTA_PCR31.B17;
    sbit  IRQC2_PORTA_PCR31_bit at PORTA_PCR31.B18;
    sbit  IRQC3_PORTA_PCR31_bit at PORTA_PCR31.B19;
    sbit  ISF_PORTA_PCR31_bit at PORTA_PCR31.B24;

sfr unsigned long   volatile PORTA_GPCLR          absolute 0x40049080;
    const register unsigned short int GPWD0 = 0;
    sbit  GPWD0_bit at PORTA_GPCLR.B0;
    const register unsigned short int GPWD1 = 1;
    sbit  GPWD1_bit at PORTA_GPCLR.B1;
    const register unsigned short int GPWD2 = 2;
    sbit  GPWD2_bit at PORTA_GPCLR.B2;
    const register unsigned short int GPWD3 = 3;
    sbit  GPWD3_bit at PORTA_GPCLR.B3;
    const register unsigned short int GPWD4 = 4;
    sbit  GPWD4_bit at PORTA_GPCLR.B4;
    const register unsigned short int GPWD5 = 5;
    sbit  GPWD5_bit at PORTA_GPCLR.B5;
    const register unsigned short int GPWD6 = 6;
    sbit  GPWD6_bit at PORTA_GPCLR.B6;
    const register unsigned short int GPWD7 = 7;
    sbit  GPWD7_bit at PORTA_GPCLR.B7;
    const register unsigned short int GPWD8 = 8;
    sbit  GPWD8_bit at PORTA_GPCLR.B8;
    const register unsigned short int GPWD9 = 9;
    sbit  GPWD9_bit at PORTA_GPCLR.B9;
    const register unsigned short int GPWD10 = 10;
    sbit  GPWD10_bit at PORTA_GPCLR.B10;
    const register unsigned short int GPWD11 = 11;
    sbit  GPWD11_bit at PORTA_GPCLR.B11;
    const register unsigned short int GPWD12 = 12;
    sbit  GPWD12_bit at PORTA_GPCLR.B12;
    const register unsigned short int GPWD13 = 13;
    sbit  GPWD13_bit at PORTA_GPCLR.B13;
    const register unsigned short int GPWD14 = 14;
    sbit  GPWD14_bit at PORTA_GPCLR.B14;
    const register unsigned short int GPWD15 = 15;
    sbit  GPWD15_bit at PORTA_GPCLR.B15;
    const register unsigned short int GPWE0 = 16;
    sbit  GPWE0_bit at PORTA_GPCLR.B16;
    const register unsigned short int GPWE1 = 17;
    sbit  GPWE1_bit at PORTA_GPCLR.B17;
    const register unsigned short int GPWE2 = 18;
    sbit  GPWE2_bit at PORTA_GPCLR.B18;
    const register unsigned short int GPWE3 = 19;
    sbit  GPWE3_bit at PORTA_GPCLR.B19;
    const register unsigned short int GPWE4 = 20;
    sbit  GPWE4_bit at PORTA_GPCLR.B20;
    const register unsigned short int GPWE5 = 21;
    sbit  GPWE5_bit at PORTA_GPCLR.B21;
    const register unsigned short int GPWE6 = 22;
    sbit  GPWE6_bit at PORTA_GPCLR.B22;
    const register unsigned short int GPWE7 = 23;
    sbit  GPWE7_bit at PORTA_GPCLR.B23;
    const register unsigned short int GPWE8 = 24;
    sbit  GPWE8_bit at PORTA_GPCLR.B24;
    const register unsigned short int GPWE9 = 25;
    sbit  GPWE9_bit at PORTA_GPCLR.B25;
    const register unsigned short int GPWE10 = 26;
    sbit  GPWE10_bit at PORTA_GPCLR.B26;
    const register unsigned short int GPWE11 = 27;
    sbit  GPWE11_bit at PORTA_GPCLR.B27;
    const register unsigned short int GPWE12 = 28;
    sbit  GPWE12_bit at PORTA_GPCLR.B28;
    const register unsigned short int GPWE13 = 29;
    sbit  GPWE13_bit at PORTA_GPCLR.B29;
    const register unsigned short int GPWE14 = 30;
    sbit  GPWE14_bit at PORTA_GPCLR.B30;
    const register unsigned short int GPWE15 = 31;
    sbit  GPWE15_bit at PORTA_GPCLR.B31;

sfr unsigned long   volatile PORTA_GPCHR          absolute 0x40049084;
    sbit  GPWD0_PORTA_GPCHR_bit at PORTA_GPCHR.B0;
    sbit  GPWD1_PORTA_GPCHR_bit at PORTA_GPCHR.B1;
    sbit  GPWD2_PORTA_GPCHR_bit at PORTA_GPCHR.B2;
    sbit  GPWD3_PORTA_GPCHR_bit at PORTA_GPCHR.B3;
    sbit  GPWD4_PORTA_GPCHR_bit at PORTA_GPCHR.B4;
    sbit  GPWD5_PORTA_GPCHR_bit at PORTA_GPCHR.B5;
    sbit  GPWD6_PORTA_GPCHR_bit at PORTA_GPCHR.B6;
    sbit  GPWD7_PORTA_GPCHR_bit at PORTA_GPCHR.B7;
    sbit  GPWD8_PORTA_GPCHR_bit at PORTA_GPCHR.B8;
    sbit  GPWD9_PORTA_GPCHR_bit at PORTA_GPCHR.B9;
    sbit  GPWD10_PORTA_GPCHR_bit at PORTA_GPCHR.B10;
    sbit  GPWD11_PORTA_GPCHR_bit at PORTA_GPCHR.B11;
    sbit  GPWD12_PORTA_GPCHR_bit at PORTA_GPCHR.B12;
    sbit  GPWD13_PORTA_GPCHR_bit at PORTA_GPCHR.B13;
    sbit  GPWD14_PORTA_GPCHR_bit at PORTA_GPCHR.B14;
    sbit  GPWD15_PORTA_GPCHR_bit at PORTA_GPCHR.B15;
    sbit  GPWE0_PORTA_GPCHR_bit at PORTA_GPCHR.B16;
    sbit  GPWE1_PORTA_GPCHR_bit at PORTA_GPCHR.B17;
    sbit  GPWE2_PORTA_GPCHR_bit at PORTA_GPCHR.B18;
    sbit  GPWE3_PORTA_GPCHR_bit at PORTA_GPCHR.B19;
    sbit  GPWE4_PORTA_GPCHR_bit at PORTA_GPCHR.B20;
    sbit  GPWE5_PORTA_GPCHR_bit at PORTA_GPCHR.B21;
    sbit  GPWE6_PORTA_GPCHR_bit at PORTA_GPCHR.B22;
    sbit  GPWE7_PORTA_GPCHR_bit at PORTA_GPCHR.B23;
    sbit  GPWE8_PORTA_GPCHR_bit at PORTA_GPCHR.B24;
    sbit  GPWE9_PORTA_GPCHR_bit at PORTA_GPCHR.B25;
    sbit  GPWE10_PORTA_GPCHR_bit at PORTA_GPCHR.B26;
    sbit  GPWE11_PORTA_GPCHR_bit at PORTA_GPCHR.B27;
    sbit  GPWE12_PORTA_GPCHR_bit at PORTA_GPCHR.B28;
    sbit  GPWE13_PORTA_GPCHR_bit at PORTA_GPCHR.B29;
    sbit  GPWE14_PORTA_GPCHR_bit at PORTA_GPCHR.B30;
    sbit  GPWE15_PORTA_GPCHR_bit at PORTA_GPCHR.B31;

sfr unsigned long   volatile PORTA_ISFR           absolute 0x400490A0;
    const register unsigned short int ISF0 = 0;
    sbit  ISF0_bit at PORTA_ISFR.B0;
    const register unsigned short int ISF1 = 1;
    sbit  ISF1_bit at PORTA_ISFR.B1;
    const register unsigned short int ISF2 = 2;
    sbit  ISF2_bit at PORTA_ISFR.B2;
    const register unsigned short int ISF3 = 3;
    sbit  ISF3_bit at PORTA_ISFR.B3;
    const register unsigned short int ISF4 = 4;
    sbit  ISF4_bit at PORTA_ISFR.B4;
    const register unsigned short int ISF5 = 5;
    sbit  ISF5_bit at PORTA_ISFR.B5;
    const register unsigned short int ISF6 = 6;
    sbit  ISF6_bit at PORTA_ISFR.B6;
    const register unsigned short int ISF7 = 7;
    sbit  ISF7_bit at PORTA_ISFR.B7;
    const register unsigned short int ISF8 = 8;
    sbit  ISF8_bit at PORTA_ISFR.B8;
    const register unsigned short int ISF9 = 9;
    sbit  ISF9_bit at PORTA_ISFR.B9;
    const register unsigned short int ISF10 = 10;
    sbit  ISF10_bit at PORTA_ISFR.B10;
    const register unsigned short int ISF11 = 11;
    sbit  ISF11_bit at PORTA_ISFR.B11;
    const register unsigned short int ISF12 = 12;
    sbit  ISF12_bit at PORTA_ISFR.B12;
    const register unsigned short int ISF13 = 13;
    sbit  ISF13_bit at PORTA_ISFR.B13;
    const register unsigned short int ISF14 = 14;
    sbit  ISF14_bit at PORTA_ISFR.B14;
    const register unsigned short int ISF15 = 15;
    sbit  ISF15_bit at PORTA_ISFR.B15;
    const register unsigned short int ISF16 = 16;
    sbit  ISF16_bit at PORTA_ISFR.B16;
    const register unsigned short int ISF17 = 17;
    sbit  ISF17_bit at PORTA_ISFR.B17;
    const register unsigned short int ISF18 = 18;
    sbit  ISF18_bit at PORTA_ISFR.B18;
    const register unsigned short int ISF19 = 19;
    sbit  ISF19_bit at PORTA_ISFR.B19;
    const register unsigned short int ISF20 = 20;
    sbit  ISF20_bit at PORTA_ISFR.B20;
    const register unsigned short int ISF21 = 21;
    sbit  ISF21_bit at PORTA_ISFR.B21;
    const register unsigned short int ISF22 = 22;
    sbit  ISF22_bit at PORTA_ISFR.B22;
    const register unsigned short int ISF23 = 23;
    sbit  ISF23_bit at PORTA_ISFR.B23;
    const register unsigned short int ISF24 = 24;
    sbit  ISF24_bit at PORTA_ISFR.B24;
    const register unsigned short int ISF25 = 25;
    sbit  ISF25_bit at PORTA_ISFR.B25;
    const register unsigned short int ISF26 = 26;
    sbit  ISF26_bit at PORTA_ISFR.B26;
    const register unsigned short int ISF27 = 27;
    sbit  ISF27_bit at PORTA_ISFR.B27;
    const register unsigned short int ISF28 = 28;
    sbit  ISF28_bit at PORTA_ISFR.B28;
    const register unsigned short int ISF29 = 29;
    sbit  ISF29_bit at PORTA_ISFR.B29;
    const register unsigned short int ISF30 = 30;
    sbit  ISF30_bit at PORTA_ISFR.B30;
    const register unsigned short int ISF31 = 31;
    sbit  ISF31_bit at PORTA_ISFR.B31;

sfr unsigned long   volatile PORTB_PCR0           absolute 0x4004A000;
    sbit  PS_PORTB_PCR0_bit at PORTB_PCR0.B0;
    sbit  PE_PORTB_PCR0_bit at PORTB_PCR0.B1;
    sbit  SRE_PORTB_PCR0_bit at PORTB_PCR0.B2;
    sbit  PFE_PORTB_PCR0_bit at PORTB_PCR0.B4;
    sbit  ODE_PORTB_PCR0_bit at PORTB_PCR0.B5;
    sbit  DSE_PORTB_PCR0_bit at PORTB_PCR0.B6;
    sbit  MUX0_PORTB_PCR0_bit at PORTB_PCR0.B8;
    sbit  MUX1_PORTB_PCR0_bit at PORTB_PCR0.B9;
    sbit  MUX2_PORTB_PCR0_bit at PORTB_PCR0.B10;
    sbit  MUX3_PORTB_PCR0_bit at PORTB_PCR0.B11;
    sbit  LK_PORTB_PCR0_bit at PORTB_PCR0.B15;
    sbit  IRQC0_PORTB_PCR0_bit at PORTB_PCR0.B16;
    sbit  IRQC1_PORTB_PCR0_bit at PORTB_PCR0.B17;
    sbit  IRQC2_PORTB_PCR0_bit at PORTB_PCR0.B18;
    sbit  IRQC3_PORTB_PCR0_bit at PORTB_PCR0.B19;
    sbit  ISF_PORTB_PCR0_bit at PORTB_PCR0.B24;

sfr unsigned long   volatile PORTB_PCR1           absolute 0x4004A004;
    sbit  PS_PORTB_PCR1_bit at PORTB_PCR1.B0;
    sbit  PE_PORTB_PCR1_bit at PORTB_PCR1.B1;
    sbit  SRE_PORTB_PCR1_bit at PORTB_PCR1.B2;
    sbit  PFE_PORTB_PCR1_bit at PORTB_PCR1.B4;
    sbit  ODE_PORTB_PCR1_bit at PORTB_PCR1.B5;
    sbit  DSE_PORTB_PCR1_bit at PORTB_PCR1.B6;
    sbit  MUX0_PORTB_PCR1_bit at PORTB_PCR1.B8;
    sbit  MUX1_PORTB_PCR1_bit at PORTB_PCR1.B9;
    sbit  MUX2_PORTB_PCR1_bit at PORTB_PCR1.B10;
    sbit  MUX3_PORTB_PCR1_bit at PORTB_PCR1.B11;
    sbit  LK_PORTB_PCR1_bit at PORTB_PCR1.B15;
    sbit  IRQC0_PORTB_PCR1_bit at PORTB_PCR1.B16;
    sbit  IRQC1_PORTB_PCR1_bit at PORTB_PCR1.B17;
    sbit  IRQC2_PORTB_PCR1_bit at PORTB_PCR1.B18;
    sbit  IRQC3_PORTB_PCR1_bit at PORTB_PCR1.B19;
    sbit  ISF_PORTB_PCR1_bit at PORTB_PCR1.B24;

sfr unsigned long   volatile PORTB_PCR2           absolute 0x4004A008;
    sbit  PS_PORTB_PCR2_bit at PORTB_PCR2.B0;
    sbit  PE_PORTB_PCR2_bit at PORTB_PCR2.B1;
    sbit  SRE_PORTB_PCR2_bit at PORTB_PCR2.B2;
    sbit  PFE_PORTB_PCR2_bit at PORTB_PCR2.B4;
    sbit  ODE_PORTB_PCR2_bit at PORTB_PCR2.B5;
    sbit  DSE_PORTB_PCR2_bit at PORTB_PCR2.B6;
    sbit  MUX0_PORTB_PCR2_bit at PORTB_PCR2.B8;
    sbit  MUX1_PORTB_PCR2_bit at PORTB_PCR2.B9;
    sbit  MUX2_PORTB_PCR2_bit at PORTB_PCR2.B10;
    sbit  MUX3_PORTB_PCR2_bit at PORTB_PCR2.B11;
    sbit  LK_PORTB_PCR2_bit at PORTB_PCR2.B15;
    sbit  IRQC0_PORTB_PCR2_bit at PORTB_PCR2.B16;
    sbit  IRQC1_PORTB_PCR2_bit at PORTB_PCR2.B17;
    sbit  IRQC2_PORTB_PCR2_bit at PORTB_PCR2.B18;
    sbit  IRQC3_PORTB_PCR2_bit at PORTB_PCR2.B19;
    sbit  ISF_PORTB_PCR2_bit at PORTB_PCR2.B24;

sfr unsigned long   volatile PORTB_PCR3           absolute 0x4004A00C;
    sbit  PS_PORTB_PCR3_bit at PORTB_PCR3.B0;
    sbit  PE_PORTB_PCR3_bit at PORTB_PCR3.B1;
    sbit  SRE_PORTB_PCR3_bit at PORTB_PCR3.B2;
    sbit  PFE_PORTB_PCR3_bit at PORTB_PCR3.B4;
    sbit  ODE_PORTB_PCR3_bit at PORTB_PCR3.B5;
    sbit  DSE_PORTB_PCR3_bit at PORTB_PCR3.B6;
    sbit  MUX0_PORTB_PCR3_bit at PORTB_PCR3.B8;
    sbit  MUX1_PORTB_PCR3_bit at PORTB_PCR3.B9;
    sbit  MUX2_PORTB_PCR3_bit at PORTB_PCR3.B10;
    sbit  MUX3_PORTB_PCR3_bit at PORTB_PCR3.B11;
    sbit  LK_PORTB_PCR3_bit at PORTB_PCR3.B15;
    sbit  IRQC0_PORTB_PCR3_bit at PORTB_PCR3.B16;
    sbit  IRQC1_PORTB_PCR3_bit at PORTB_PCR3.B17;
    sbit  IRQC2_PORTB_PCR3_bit at PORTB_PCR3.B18;
    sbit  IRQC3_PORTB_PCR3_bit at PORTB_PCR3.B19;
    sbit  ISF_PORTB_PCR3_bit at PORTB_PCR3.B24;

sfr unsigned long   volatile PORTB_PCR4           absolute 0x4004A010;
    sbit  PS_PORTB_PCR4_bit at PORTB_PCR4.B0;
    sbit  PE_PORTB_PCR4_bit at PORTB_PCR4.B1;
    sbit  SRE_PORTB_PCR4_bit at PORTB_PCR4.B2;
    sbit  PFE_PORTB_PCR4_bit at PORTB_PCR4.B4;
    sbit  ODE_PORTB_PCR4_bit at PORTB_PCR4.B5;
    sbit  DSE_PORTB_PCR4_bit at PORTB_PCR4.B6;
    sbit  MUX0_PORTB_PCR4_bit at PORTB_PCR4.B8;
    sbit  MUX1_PORTB_PCR4_bit at PORTB_PCR4.B9;
    sbit  MUX2_PORTB_PCR4_bit at PORTB_PCR4.B10;
    sbit  MUX3_PORTB_PCR4_bit at PORTB_PCR4.B11;
    sbit  LK_PORTB_PCR4_bit at PORTB_PCR4.B15;
    sbit  IRQC0_PORTB_PCR4_bit at PORTB_PCR4.B16;
    sbit  IRQC1_PORTB_PCR4_bit at PORTB_PCR4.B17;
    sbit  IRQC2_PORTB_PCR4_bit at PORTB_PCR4.B18;
    sbit  IRQC3_PORTB_PCR4_bit at PORTB_PCR4.B19;
    sbit  ISF_PORTB_PCR4_bit at PORTB_PCR4.B24;

sfr unsigned long   volatile PORTB_PCR5           absolute 0x4004A014;
    sbit  PS_PORTB_PCR5_bit at PORTB_PCR5.B0;
    sbit  PE_PORTB_PCR5_bit at PORTB_PCR5.B1;
    sbit  SRE_PORTB_PCR5_bit at PORTB_PCR5.B2;
    sbit  PFE_PORTB_PCR5_bit at PORTB_PCR5.B4;
    sbit  ODE_PORTB_PCR5_bit at PORTB_PCR5.B5;
    sbit  DSE_PORTB_PCR5_bit at PORTB_PCR5.B6;
    sbit  MUX0_PORTB_PCR5_bit at PORTB_PCR5.B8;
    sbit  MUX1_PORTB_PCR5_bit at PORTB_PCR5.B9;
    sbit  MUX2_PORTB_PCR5_bit at PORTB_PCR5.B10;
    sbit  MUX3_PORTB_PCR5_bit at PORTB_PCR5.B11;
    sbit  LK_PORTB_PCR5_bit at PORTB_PCR5.B15;
    sbit  IRQC0_PORTB_PCR5_bit at PORTB_PCR5.B16;
    sbit  IRQC1_PORTB_PCR5_bit at PORTB_PCR5.B17;
    sbit  IRQC2_PORTB_PCR5_bit at PORTB_PCR5.B18;
    sbit  IRQC3_PORTB_PCR5_bit at PORTB_PCR5.B19;
    sbit  ISF_PORTB_PCR5_bit at PORTB_PCR5.B24;

sfr unsigned long   volatile PORTB_PCR6           absolute 0x4004A018;
    sbit  PS_PORTB_PCR6_bit at PORTB_PCR6.B0;
    sbit  PE_PORTB_PCR6_bit at PORTB_PCR6.B1;
    sbit  SRE_PORTB_PCR6_bit at PORTB_PCR6.B2;
    sbit  PFE_PORTB_PCR6_bit at PORTB_PCR6.B4;
    sbit  ODE_PORTB_PCR6_bit at PORTB_PCR6.B5;
    sbit  DSE_PORTB_PCR6_bit at PORTB_PCR6.B6;
    sbit  MUX0_PORTB_PCR6_bit at PORTB_PCR6.B8;
    sbit  MUX1_PORTB_PCR6_bit at PORTB_PCR6.B9;
    sbit  MUX2_PORTB_PCR6_bit at PORTB_PCR6.B10;
    sbit  MUX3_PORTB_PCR6_bit at PORTB_PCR6.B11;
    sbit  LK_PORTB_PCR6_bit at PORTB_PCR6.B15;
    sbit  IRQC0_PORTB_PCR6_bit at PORTB_PCR6.B16;
    sbit  IRQC1_PORTB_PCR6_bit at PORTB_PCR6.B17;
    sbit  IRQC2_PORTB_PCR6_bit at PORTB_PCR6.B18;
    sbit  IRQC3_PORTB_PCR6_bit at PORTB_PCR6.B19;
    sbit  ISF_PORTB_PCR6_bit at PORTB_PCR6.B24;

sfr unsigned long   volatile PORTB_PCR7           absolute 0x4004A01C;
    sbit  PS_PORTB_PCR7_bit at PORTB_PCR7.B0;
    sbit  PE_PORTB_PCR7_bit at PORTB_PCR7.B1;
    sbit  SRE_PORTB_PCR7_bit at PORTB_PCR7.B2;
    sbit  PFE_PORTB_PCR7_bit at PORTB_PCR7.B4;
    sbit  ODE_PORTB_PCR7_bit at PORTB_PCR7.B5;
    sbit  DSE_PORTB_PCR7_bit at PORTB_PCR7.B6;
    sbit  MUX0_PORTB_PCR7_bit at PORTB_PCR7.B8;
    sbit  MUX1_PORTB_PCR7_bit at PORTB_PCR7.B9;
    sbit  MUX2_PORTB_PCR7_bit at PORTB_PCR7.B10;
    sbit  MUX3_PORTB_PCR7_bit at PORTB_PCR7.B11;
    sbit  LK_PORTB_PCR7_bit at PORTB_PCR7.B15;
    sbit  IRQC0_PORTB_PCR7_bit at PORTB_PCR7.B16;
    sbit  IRQC1_PORTB_PCR7_bit at PORTB_PCR7.B17;
    sbit  IRQC2_PORTB_PCR7_bit at PORTB_PCR7.B18;
    sbit  IRQC3_PORTB_PCR7_bit at PORTB_PCR7.B19;
    sbit  ISF_PORTB_PCR7_bit at PORTB_PCR7.B24;

sfr unsigned long   volatile PORTB_PCR8           absolute 0x4004A020;
    sbit  PS_PORTB_PCR8_bit at PORTB_PCR8.B0;
    sbit  PE_PORTB_PCR8_bit at PORTB_PCR8.B1;
    sbit  SRE_PORTB_PCR8_bit at PORTB_PCR8.B2;
    sbit  PFE_PORTB_PCR8_bit at PORTB_PCR8.B4;
    sbit  ODE_PORTB_PCR8_bit at PORTB_PCR8.B5;
    sbit  DSE_PORTB_PCR8_bit at PORTB_PCR8.B6;
    sbit  MUX0_PORTB_PCR8_bit at PORTB_PCR8.B8;
    sbit  MUX1_PORTB_PCR8_bit at PORTB_PCR8.B9;
    sbit  MUX2_PORTB_PCR8_bit at PORTB_PCR8.B10;
    sbit  MUX3_PORTB_PCR8_bit at PORTB_PCR8.B11;
    sbit  LK_PORTB_PCR8_bit at PORTB_PCR8.B15;
    sbit  IRQC0_PORTB_PCR8_bit at PORTB_PCR8.B16;
    sbit  IRQC1_PORTB_PCR8_bit at PORTB_PCR8.B17;
    sbit  IRQC2_PORTB_PCR8_bit at PORTB_PCR8.B18;
    sbit  IRQC3_PORTB_PCR8_bit at PORTB_PCR8.B19;
    sbit  ISF_PORTB_PCR8_bit at PORTB_PCR8.B24;

sfr unsigned long   volatile PORTB_PCR9           absolute 0x4004A024;
    sbit  PS_PORTB_PCR9_bit at PORTB_PCR9.B0;
    sbit  PE_PORTB_PCR9_bit at PORTB_PCR9.B1;
    sbit  SRE_PORTB_PCR9_bit at PORTB_PCR9.B2;
    sbit  PFE_PORTB_PCR9_bit at PORTB_PCR9.B4;
    sbit  ODE_PORTB_PCR9_bit at PORTB_PCR9.B5;
    sbit  DSE_PORTB_PCR9_bit at PORTB_PCR9.B6;
    sbit  MUX0_PORTB_PCR9_bit at PORTB_PCR9.B8;
    sbit  MUX1_PORTB_PCR9_bit at PORTB_PCR9.B9;
    sbit  MUX2_PORTB_PCR9_bit at PORTB_PCR9.B10;
    sbit  MUX3_PORTB_PCR9_bit at PORTB_PCR9.B11;
    sbit  LK_PORTB_PCR9_bit at PORTB_PCR9.B15;
    sbit  IRQC0_PORTB_PCR9_bit at PORTB_PCR9.B16;
    sbit  IRQC1_PORTB_PCR9_bit at PORTB_PCR9.B17;
    sbit  IRQC2_PORTB_PCR9_bit at PORTB_PCR9.B18;
    sbit  IRQC3_PORTB_PCR9_bit at PORTB_PCR9.B19;
    sbit  ISF_PORTB_PCR9_bit at PORTB_PCR9.B24;

sfr unsigned long   volatile PORTB_PCR10          absolute 0x4004A028;
    sbit  PS_PORTB_PCR10_bit at PORTB_PCR10.B0;
    sbit  PE_PORTB_PCR10_bit at PORTB_PCR10.B1;
    sbit  SRE_PORTB_PCR10_bit at PORTB_PCR10.B2;
    sbit  PFE_PORTB_PCR10_bit at PORTB_PCR10.B4;
    sbit  ODE_PORTB_PCR10_bit at PORTB_PCR10.B5;
    sbit  DSE_PORTB_PCR10_bit at PORTB_PCR10.B6;
    sbit  MUX0_PORTB_PCR10_bit at PORTB_PCR10.B8;
    sbit  MUX1_PORTB_PCR10_bit at PORTB_PCR10.B9;
    sbit  MUX2_PORTB_PCR10_bit at PORTB_PCR10.B10;
    sbit  MUX3_PORTB_PCR10_bit at PORTB_PCR10.B11;
    sbit  LK_PORTB_PCR10_bit at PORTB_PCR10.B15;
    sbit  IRQC0_PORTB_PCR10_bit at PORTB_PCR10.B16;
    sbit  IRQC1_PORTB_PCR10_bit at PORTB_PCR10.B17;
    sbit  IRQC2_PORTB_PCR10_bit at PORTB_PCR10.B18;
    sbit  IRQC3_PORTB_PCR10_bit at PORTB_PCR10.B19;
    sbit  ISF_PORTB_PCR10_bit at PORTB_PCR10.B24;

sfr unsigned long   volatile PORTB_PCR11          absolute 0x4004A02C;
    sbit  PS_PORTB_PCR11_bit at PORTB_PCR11.B0;
    sbit  PE_PORTB_PCR11_bit at PORTB_PCR11.B1;
    sbit  SRE_PORTB_PCR11_bit at PORTB_PCR11.B2;
    sbit  PFE_PORTB_PCR11_bit at PORTB_PCR11.B4;
    sbit  ODE_PORTB_PCR11_bit at PORTB_PCR11.B5;
    sbit  DSE_PORTB_PCR11_bit at PORTB_PCR11.B6;
    sbit  MUX0_PORTB_PCR11_bit at PORTB_PCR11.B8;
    sbit  MUX1_PORTB_PCR11_bit at PORTB_PCR11.B9;
    sbit  MUX2_PORTB_PCR11_bit at PORTB_PCR11.B10;
    sbit  MUX3_PORTB_PCR11_bit at PORTB_PCR11.B11;
    sbit  LK_PORTB_PCR11_bit at PORTB_PCR11.B15;
    sbit  IRQC0_PORTB_PCR11_bit at PORTB_PCR11.B16;
    sbit  IRQC1_PORTB_PCR11_bit at PORTB_PCR11.B17;
    sbit  IRQC2_PORTB_PCR11_bit at PORTB_PCR11.B18;
    sbit  IRQC3_PORTB_PCR11_bit at PORTB_PCR11.B19;
    sbit  ISF_PORTB_PCR11_bit at PORTB_PCR11.B24;

sfr unsigned long   volatile PORTB_PCR12          absolute 0x4004A030;
    sbit  PS_PORTB_PCR12_bit at PORTB_PCR12.B0;
    sbit  PE_PORTB_PCR12_bit at PORTB_PCR12.B1;
    sbit  SRE_PORTB_PCR12_bit at PORTB_PCR12.B2;
    sbit  PFE_PORTB_PCR12_bit at PORTB_PCR12.B4;
    sbit  ODE_PORTB_PCR12_bit at PORTB_PCR12.B5;
    sbit  DSE_PORTB_PCR12_bit at PORTB_PCR12.B6;
    sbit  MUX0_PORTB_PCR12_bit at PORTB_PCR12.B8;
    sbit  MUX1_PORTB_PCR12_bit at PORTB_PCR12.B9;
    sbit  MUX2_PORTB_PCR12_bit at PORTB_PCR12.B10;
    sbit  MUX3_PORTB_PCR12_bit at PORTB_PCR12.B11;
    sbit  LK_PORTB_PCR12_bit at PORTB_PCR12.B15;
    sbit  IRQC0_PORTB_PCR12_bit at PORTB_PCR12.B16;
    sbit  IRQC1_PORTB_PCR12_bit at PORTB_PCR12.B17;
    sbit  IRQC2_PORTB_PCR12_bit at PORTB_PCR12.B18;
    sbit  IRQC3_PORTB_PCR12_bit at PORTB_PCR12.B19;
    sbit  ISF_PORTB_PCR12_bit at PORTB_PCR12.B24;

sfr unsigned long   volatile PORTB_PCR13          absolute 0x4004A034;
    sbit  PS_PORTB_PCR13_bit at PORTB_PCR13.B0;
    sbit  PE_PORTB_PCR13_bit at PORTB_PCR13.B1;
    sbit  SRE_PORTB_PCR13_bit at PORTB_PCR13.B2;
    sbit  PFE_PORTB_PCR13_bit at PORTB_PCR13.B4;
    sbit  ODE_PORTB_PCR13_bit at PORTB_PCR13.B5;
    sbit  DSE_PORTB_PCR13_bit at PORTB_PCR13.B6;
    sbit  MUX0_PORTB_PCR13_bit at PORTB_PCR13.B8;
    sbit  MUX1_PORTB_PCR13_bit at PORTB_PCR13.B9;
    sbit  MUX2_PORTB_PCR13_bit at PORTB_PCR13.B10;
    sbit  MUX3_PORTB_PCR13_bit at PORTB_PCR13.B11;
    sbit  LK_PORTB_PCR13_bit at PORTB_PCR13.B15;
    sbit  IRQC0_PORTB_PCR13_bit at PORTB_PCR13.B16;
    sbit  IRQC1_PORTB_PCR13_bit at PORTB_PCR13.B17;
    sbit  IRQC2_PORTB_PCR13_bit at PORTB_PCR13.B18;
    sbit  IRQC3_PORTB_PCR13_bit at PORTB_PCR13.B19;
    sbit  ISF_PORTB_PCR13_bit at PORTB_PCR13.B24;

sfr unsigned long   volatile PORTB_PCR14          absolute 0x4004A038;
    sbit  PS_PORTB_PCR14_bit at PORTB_PCR14.B0;
    sbit  PE_PORTB_PCR14_bit at PORTB_PCR14.B1;
    sbit  SRE_PORTB_PCR14_bit at PORTB_PCR14.B2;
    sbit  PFE_PORTB_PCR14_bit at PORTB_PCR14.B4;
    sbit  ODE_PORTB_PCR14_bit at PORTB_PCR14.B5;
    sbit  DSE_PORTB_PCR14_bit at PORTB_PCR14.B6;
    sbit  MUX0_PORTB_PCR14_bit at PORTB_PCR14.B8;
    sbit  MUX1_PORTB_PCR14_bit at PORTB_PCR14.B9;
    sbit  MUX2_PORTB_PCR14_bit at PORTB_PCR14.B10;
    sbit  MUX3_PORTB_PCR14_bit at PORTB_PCR14.B11;
    sbit  LK_PORTB_PCR14_bit at PORTB_PCR14.B15;
    sbit  IRQC0_PORTB_PCR14_bit at PORTB_PCR14.B16;
    sbit  IRQC1_PORTB_PCR14_bit at PORTB_PCR14.B17;
    sbit  IRQC2_PORTB_PCR14_bit at PORTB_PCR14.B18;
    sbit  IRQC3_PORTB_PCR14_bit at PORTB_PCR14.B19;
    sbit  ISF_PORTB_PCR14_bit at PORTB_PCR14.B24;

sfr unsigned long   volatile PORTB_PCR15          absolute 0x4004A03C;
    sbit  PS_PORTB_PCR15_bit at PORTB_PCR15.B0;
    sbit  PE_PORTB_PCR15_bit at PORTB_PCR15.B1;
    sbit  SRE_PORTB_PCR15_bit at PORTB_PCR15.B2;
    sbit  PFE_PORTB_PCR15_bit at PORTB_PCR15.B4;
    sbit  ODE_PORTB_PCR15_bit at PORTB_PCR15.B5;
    sbit  DSE_PORTB_PCR15_bit at PORTB_PCR15.B6;
    sbit  MUX0_PORTB_PCR15_bit at PORTB_PCR15.B8;
    sbit  MUX1_PORTB_PCR15_bit at PORTB_PCR15.B9;
    sbit  MUX2_PORTB_PCR15_bit at PORTB_PCR15.B10;
    sbit  MUX3_PORTB_PCR15_bit at PORTB_PCR15.B11;
    sbit  LK_PORTB_PCR15_bit at PORTB_PCR15.B15;
    sbit  IRQC0_PORTB_PCR15_bit at PORTB_PCR15.B16;
    sbit  IRQC1_PORTB_PCR15_bit at PORTB_PCR15.B17;
    sbit  IRQC2_PORTB_PCR15_bit at PORTB_PCR15.B18;
    sbit  IRQC3_PORTB_PCR15_bit at PORTB_PCR15.B19;
    sbit  ISF_PORTB_PCR15_bit at PORTB_PCR15.B24;

sfr unsigned long   volatile PORTB_PCR16          absolute 0x4004A040;
    sbit  PS_PORTB_PCR16_bit at PORTB_PCR16.B0;
    sbit  PE_PORTB_PCR16_bit at PORTB_PCR16.B1;
    sbit  SRE_PORTB_PCR16_bit at PORTB_PCR16.B2;
    sbit  PFE_PORTB_PCR16_bit at PORTB_PCR16.B4;
    sbit  ODE_PORTB_PCR16_bit at PORTB_PCR16.B5;
    sbit  DSE_PORTB_PCR16_bit at PORTB_PCR16.B6;
    sbit  MUX0_PORTB_PCR16_bit at PORTB_PCR16.B8;
    sbit  MUX1_PORTB_PCR16_bit at PORTB_PCR16.B9;
    sbit  MUX2_PORTB_PCR16_bit at PORTB_PCR16.B10;
    sbit  MUX3_PORTB_PCR16_bit at PORTB_PCR16.B11;
    sbit  LK_PORTB_PCR16_bit at PORTB_PCR16.B15;
    sbit  IRQC0_PORTB_PCR16_bit at PORTB_PCR16.B16;
    sbit  IRQC1_PORTB_PCR16_bit at PORTB_PCR16.B17;
    sbit  IRQC2_PORTB_PCR16_bit at PORTB_PCR16.B18;
    sbit  IRQC3_PORTB_PCR16_bit at PORTB_PCR16.B19;
    sbit  ISF_PORTB_PCR16_bit at PORTB_PCR16.B24;

sfr unsigned long   volatile PORTB_PCR17          absolute 0x4004A044;
    sbit  PS_PORTB_PCR17_bit at PORTB_PCR17.B0;
    sbit  PE_PORTB_PCR17_bit at PORTB_PCR17.B1;
    sbit  SRE_PORTB_PCR17_bit at PORTB_PCR17.B2;
    sbit  PFE_PORTB_PCR17_bit at PORTB_PCR17.B4;
    sbit  ODE_PORTB_PCR17_bit at PORTB_PCR17.B5;
    sbit  DSE_PORTB_PCR17_bit at PORTB_PCR17.B6;
    sbit  MUX0_PORTB_PCR17_bit at PORTB_PCR17.B8;
    sbit  MUX1_PORTB_PCR17_bit at PORTB_PCR17.B9;
    sbit  MUX2_PORTB_PCR17_bit at PORTB_PCR17.B10;
    sbit  MUX3_PORTB_PCR17_bit at PORTB_PCR17.B11;
    sbit  LK_PORTB_PCR17_bit at PORTB_PCR17.B15;
    sbit  IRQC0_PORTB_PCR17_bit at PORTB_PCR17.B16;
    sbit  IRQC1_PORTB_PCR17_bit at PORTB_PCR17.B17;
    sbit  IRQC2_PORTB_PCR17_bit at PORTB_PCR17.B18;
    sbit  IRQC3_PORTB_PCR17_bit at PORTB_PCR17.B19;
    sbit  ISF_PORTB_PCR17_bit at PORTB_PCR17.B24;

sfr unsigned long   volatile PORTB_PCR18          absolute 0x4004A048;
    sbit  PS_PORTB_PCR18_bit at PORTB_PCR18.B0;
    sbit  PE_PORTB_PCR18_bit at PORTB_PCR18.B1;
    sbit  SRE_PORTB_PCR18_bit at PORTB_PCR18.B2;
    sbit  PFE_PORTB_PCR18_bit at PORTB_PCR18.B4;
    sbit  ODE_PORTB_PCR18_bit at PORTB_PCR18.B5;
    sbit  DSE_PORTB_PCR18_bit at PORTB_PCR18.B6;
    sbit  MUX0_PORTB_PCR18_bit at PORTB_PCR18.B8;
    sbit  MUX1_PORTB_PCR18_bit at PORTB_PCR18.B9;
    sbit  MUX2_PORTB_PCR18_bit at PORTB_PCR18.B10;
    sbit  MUX3_PORTB_PCR18_bit at PORTB_PCR18.B11;
    sbit  LK_PORTB_PCR18_bit at PORTB_PCR18.B15;
    sbit  IRQC0_PORTB_PCR18_bit at PORTB_PCR18.B16;
    sbit  IRQC1_PORTB_PCR18_bit at PORTB_PCR18.B17;
    sbit  IRQC2_PORTB_PCR18_bit at PORTB_PCR18.B18;
    sbit  IRQC3_PORTB_PCR18_bit at PORTB_PCR18.B19;
    sbit  ISF_PORTB_PCR18_bit at PORTB_PCR18.B24;

sfr unsigned long   volatile PORTB_PCR19          absolute 0x4004A04C;
    sbit  PS_PORTB_PCR19_bit at PORTB_PCR19.B0;
    sbit  PE_PORTB_PCR19_bit at PORTB_PCR19.B1;
    sbit  SRE_PORTB_PCR19_bit at PORTB_PCR19.B2;
    sbit  PFE_PORTB_PCR19_bit at PORTB_PCR19.B4;
    sbit  ODE_PORTB_PCR19_bit at PORTB_PCR19.B5;
    sbit  DSE_PORTB_PCR19_bit at PORTB_PCR19.B6;
    sbit  MUX0_PORTB_PCR19_bit at PORTB_PCR19.B8;
    sbit  MUX1_PORTB_PCR19_bit at PORTB_PCR19.B9;
    sbit  MUX2_PORTB_PCR19_bit at PORTB_PCR19.B10;
    sbit  MUX3_PORTB_PCR19_bit at PORTB_PCR19.B11;
    sbit  LK_PORTB_PCR19_bit at PORTB_PCR19.B15;
    sbit  IRQC0_PORTB_PCR19_bit at PORTB_PCR19.B16;
    sbit  IRQC1_PORTB_PCR19_bit at PORTB_PCR19.B17;
    sbit  IRQC2_PORTB_PCR19_bit at PORTB_PCR19.B18;
    sbit  IRQC3_PORTB_PCR19_bit at PORTB_PCR19.B19;
    sbit  ISF_PORTB_PCR19_bit at PORTB_PCR19.B24;

sfr unsigned long   volatile PORTB_PCR20          absolute 0x4004A050;
    sbit  PS_PORTB_PCR20_bit at PORTB_PCR20.B0;
    sbit  PE_PORTB_PCR20_bit at PORTB_PCR20.B1;
    sbit  SRE_PORTB_PCR20_bit at PORTB_PCR20.B2;
    sbit  PFE_PORTB_PCR20_bit at PORTB_PCR20.B4;
    sbit  ODE_PORTB_PCR20_bit at PORTB_PCR20.B5;
    sbit  DSE_PORTB_PCR20_bit at PORTB_PCR20.B6;
    sbit  MUX0_PORTB_PCR20_bit at PORTB_PCR20.B8;
    sbit  MUX1_PORTB_PCR20_bit at PORTB_PCR20.B9;
    sbit  MUX2_PORTB_PCR20_bit at PORTB_PCR20.B10;
    sbit  MUX3_PORTB_PCR20_bit at PORTB_PCR20.B11;
    sbit  LK_PORTB_PCR20_bit at PORTB_PCR20.B15;
    sbit  IRQC0_PORTB_PCR20_bit at PORTB_PCR20.B16;
    sbit  IRQC1_PORTB_PCR20_bit at PORTB_PCR20.B17;
    sbit  IRQC2_PORTB_PCR20_bit at PORTB_PCR20.B18;
    sbit  IRQC3_PORTB_PCR20_bit at PORTB_PCR20.B19;
    sbit  ISF_PORTB_PCR20_bit at PORTB_PCR20.B24;

sfr unsigned long   volatile PORTB_PCR21          absolute 0x4004A054;
    sbit  PS_PORTB_PCR21_bit at PORTB_PCR21.B0;
    sbit  PE_PORTB_PCR21_bit at PORTB_PCR21.B1;
    sbit  SRE_PORTB_PCR21_bit at PORTB_PCR21.B2;
    sbit  PFE_PORTB_PCR21_bit at PORTB_PCR21.B4;
    sbit  ODE_PORTB_PCR21_bit at PORTB_PCR21.B5;
    sbit  DSE_PORTB_PCR21_bit at PORTB_PCR21.B6;
    sbit  MUX0_PORTB_PCR21_bit at PORTB_PCR21.B8;
    sbit  MUX1_PORTB_PCR21_bit at PORTB_PCR21.B9;
    sbit  MUX2_PORTB_PCR21_bit at PORTB_PCR21.B10;
    sbit  MUX3_PORTB_PCR21_bit at PORTB_PCR21.B11;
    sbit  LK_PORTB_PCR21_bit at PORTB_PCR21.B15;
    sbit  IRQC0_PORTB_PCR21_bit at PORTB_PCR21.B16;
    sbit  IRQC1_PORTB_PCR21_bit at PORTB_PCR21.B17;
    sbit  IRQC2_PORTB_PCR21_bit at PORTB_PCR21.B18;
    sbit  IRQC3_PORTB_PCR21_bit at PORTB_PCR21.B19;
    sbit  ISF_PORTB_PCR21_bit at PORTB_PCR21.B24;

sfr unsigned long   volatile PORTB_PCR22          absolute 0x4004A058;
    sbit  PS_PORTB_PCR22_bit at PORTB_PCR22.B0;
    sbit  PE_PORTB_PCR22_bit at PORTB_PCR22.B1;
    sbit  SRE_PORTB_PCR22_bit at PORTB_PCR22.B2;
    sbit  PFE_PORTB_PCR22_bit at PORTB_PCR22.B4;
    sbit  ODE_PORTB_PCR22_bit at PORTB_PCR22.B5;
    sbit  DSE_PORTB_PCR22_bit at PORTB_PCR22.B6;
    sbit  MUX0_PORTB_PCR22_bit at PORTB_PCR22.B8;
    sbit  MUX1_PORTB_PCR22_bit at PORTB_PCR22.B9;
    sbit  MUX2_PORTB_PCR22_bit at PORTB_PCR22.B10;
    sbit  MUX3_PORTB_PCR22_bit at PORTB_PCR22.B11;
    sbit  LK_PORTB_PCR22_bit at PORTB_PCR22.B15;
    sbit  IRQC0_PORTB_PCR22_bit at PORTB_PCR22.B16;
    sbit  IRQC1_PORTB_PCR22_bit at PORTB_PCR22.B17;
    sbit  IRQC2_PORTB_PCR22_bit at PORTB_PCR22.B18;
    sbit  IRQC3_PORTB_PCR22_bit at PORTB_PCR22.B19;
    sbit  ISF_PORTB_PCR22_bit at PORTB_PCR22.B24;

sfr unsigned long   volatile PORTB_PCR23          absolute 0x4004A05C;
    sbit  PS_PORTB_PCR23_bit at PORTB_PCR23.B0;
    sbit  PE_PORTB_PCR23_bit at PORTB_PCR23.B1;
    sbit  SRE_PORTB_PCR23_bit at PORTB_PCR23.B2;
    sbit  PFE_PORTB_PCR23_bit at PORTB_PCR23.B4;
    sbit  ODE_PORTB_PCR23_bit at PORTB_PCR23.B5;
    sbit  DSE_PORTB_PCR23_bit at PORTB_PCR23.B6;
    sbit  MUX0_PORTB_PCR23_bit at PORTB_PCR23.B8;
    sbit  MUX1_PORTB_PCR23_bit at PORTB_PCR23.B9;
    sbit  MUX2_PORTB_PCR23_bit at PORTB_PCR23.B10;
    sbit  MUX3_PORTB_PCR23_bit at PORTB_PCR23.B11;
    sbit  LK_PORTB_PCR23_bit at PORTB_PCR23.B15;
    sbit  IRQC0_PORTB_PCR23_bit at PORTB_PCR23.B16;
    sbit  IRQC1_PORTB_PCR23_bit at PORTB_PCR23.B17;
    sbit  IRQC2_PORTB_PCR23_bit at PORTB_PCR23.B18;
    sbit  IRQC3_PORTB_PCR23_bit at PORTB_PCR23.B19;
    sbit  ISF_PORTB_PCR23_bit at PORTB_PCR23.B24;

sfr unsigned long   volatile PORTB_PCR24          absolute 0x4004A060;
    sbit  PS_PORTB_PCR24_bit at PORTB_PCR24.B0;
    sbit  PE_PORTB_PCR24_bit at PORTB_PCR24.B1;
    sbit  SRE_PORTB_PCR24_bit at PORTB_PCR24.B2;
    sbit  PFE_PORTB_PCR24_bit at PORTB_PCR24.B4;
    sbit  ODE_PORTB_PCR24_bit at PORTB_PCR24.B5;
    sbit  DSE_PORTB_PCR24_bit at PORTB_PCR24.B6;
    sbit  MUX0_PORTB_PCR24_bit at PORTB_PCR24.B8;
    sbit  MUX1_PORTB_PCR24_bit at PORTB_PCR24.B9;
    sbit  MUX2_PORTB_PCR24_bit at PORTB_PCR24.B10;
    sbit  MUX3_PORTB_PCR24_bit at PORTB_PCR24.B11;
    sbit  LK_PORTB_PCR24_bit at PORTB_PCR24.B15;
    sbit  IRQC0_PORTB_PCR24_bit at PORTB_PCR24.B16;
    sbit  IRQC1_PORTB_PCR24_bit at PORTB_PCR24.B17;
    sbit  IRQC2_PORTB_PCR24_bit at PORTB_PCR24.B18;
    sbit  IRQC3_PORTB_PCR24_bit at PORTB_PCR24.B19;
    sbit  ISF_PORTB_PCR24_bit at PORTB_PCR24.B24;

sfr unsigned long   volatile PORTB_PCR25          absolute 0x4004A064;
    sbit  PS_PORTB_PCR25_bit at PORTB_PCR25.B0;
    sbit  PE_PORTB_PCR25_bit at PORTB_PCR25.B1;
    sbit  SRE_PORTB_PCR25_bit at PORTB_PCR25.B2;
    sbit  PFE_PORTB_PCR25_bit at PORTB_PCR25.B4;
    sbit  ODE_PORTB_PCR25_bit at PORTB_PCR25.B5;
    sbit  DSE_PORTB_PCR25_bit at PORTB_PCR25.B6;
    sbit  MUX0_PORTB_PCR25_bit at PORTB_PCR25.B8;
    sbit  MUX1_PORTB_PCR25_bit at PORTB_PCR25.B9;
    sbit  MUX2_PORTB_PCR25_bit at PORTB_PCR25.B10;
    sbit  MUX3_PORTB_PCR25_bit at PORTB_PCR25.B11;
    sbit  LK_PORTB_PCR25_bit at PORTB_PCR25.B15;
    sbit  IRQC0_PORTB_PCR25_bit at PORTB_PCR25.B16;
    sbit  IRQC1_PORTB_PCR25_bit at PORTB_PCR25.B17;
    sbit  IRQC2_PORTB_PCR25_bit at PORTB_PCR25.B18;
    sbit  IRQC3_PORTB_PCR25_bit at PORTB_PCR25.B19;
    sbit  ISF_PORTB_PCR25_bit at PORTB_PCR25.B24;

sfr unsigned long   volatile PORTB_PCR26          absolute 0x4004A068;
    sbit  PS_PORTB_PCR26_bit at PORTB_PCR26.B0;
    sbit  PE_PORTB_PCR26_bit at PORTB_PCR26.B1;
    sbit  SRE_PORTB_PCR26_bit at PORTB_PCR26.B2;
    sbit  PFE_PORTB_PCR26_bit at PORTB_PCR26.B4;
    sbit  ODE_PORTB_PCR26_bit at PORTB_PCR26.B5;
    sbit  DSE_PORTB_PCR26_bit at PORTB_PCR26.B6;
    sbit  MUX0_PORTB_PCR26_bit at PORTB_PCR26.B8;
    sbit  MUX1_PORTB_PCR26_bit at PORTB_PCR26.B9;
    sbit  MUX2_PORTB_PCR26_bit at PORTB_PCR26.B10;
    sbit  MUX3_PORTB_PCR26_bit at PORTB_PCR26.B11;
    sbit  LK_PORTB_PCR26_bit at PORTB_PCR26.B15;
    sbit  IRQC0_PORTB_PCR26_bit at PORTB_PCR26.B16;
    sbit  IRQC1_PORTB_PCR26_bit at PORTB_PCR26.B17;
    sbit  IRQC2_PORTB_PCR26_bit at PORTB_PCR26.B18;
    sbit  IRQC3_PORTB_PCR26_bit at PORTB_PCR26.B19;
    sbit  ISF_PORTB_PCR26_bit at PORTB_PCR26.B24;

sfr unsigned long   volatile PORTB_PCR27          absolute 0x4004A06C;
    sbit  PS_PORTB_PCR27_bit at PORTB_PCR27.B0;
    sbit  PE_PORTB_PCR27_bit at PORTB_PCR27.B1;
    sbit  SRE_PORTB_PCR27_bit at PORTB_PCR27.B2;
    sbit  PFE_PORTB_PCR27_bit at PORTB_PCR27.B4;
    sbit  ODE_PORTB_PCR27_bit at PORTB_PCR27.B5;
    sbit  DSE_PORTB_PCR27_bit at PORTB_PCR27.B6;
    sbit  MUX0_PORTB_PCR27_bit at PORTB_PCR27.B8;
    sbit  MUX1_PORTB_PCR27_bit at PORTB_PCR27.B9;
    sbit  MUX2_PORTB_PCR27_bit at PORTB_PCR27.B10;
    sbit  MUX3_PORTB_PCR27_bit at PORTB_PCR27.B11;
    sbit  LK_PORTB_PCR27_bit at PORTB_PCR27.B15;
    sbit  IRQC0_PORTB_PCR27_bit at PORTB_PCR27.B16;
    sbit  IRQC1_PORTB_PCR27_bit at PORTB_PCR27.B17;
    sbit  IRQC2_PORTB_PCR27_bit at PORTB_PCR27.B18;
    sbit  IRQC3_PORTB_PCR27_bit at PORTB_PCR27.B19;
    sbit  ISF_PORTB_PCR27_bit at PORTB_PCR27.B24;

sfr unsigned long   volatile PORTB_PCR28          absolute 0x4004A070;
    sbit  PS_PORTB_PCR28_bit at PORTB_PCR28.B0;
    sbit  PE_PORTB_PCR28_bit at PORTB_PCR28.B1;
    sbit  SRE_PORTB_PCR28_bit at PORTB_PCR28.B2;
    sbit  PFE_PORTB_PCR28_bit at PORTB_PCR28.B4;
    sbit  ODE_PORTB_PCR28_bit at PORTB_PCR28.B5;
    sbit  DSE_PORTB_PCR28_bit at PORTB_PCR28.B6;
    sbit  MUX0_PORTB_PCR28_bit at PORTB_PCR28.B8;
    sbit  MUX1_PORTB_PCR28_bit at PORTB_PCR28.B9;
    sbit  MUX2_PORTB_PCR28_bit at PORTB_PCR28.B10;
    sbit  MUX3_PORTB_PCR28_bit at PORTB_PCR28.B11;
    sbit  LK_PORTB_PCR28_bit at PORTB_PCR28.B15;
    sbit  IRQC0_PORTB_PCR28_bit at PORTB_PCR28.B16;
    sbit  IRQC1_PORTB_PCR28_bit at PORTB_PCR28.B17;
    sbit  IRQC2_PORTB_PCR28_bit at PORTB_PCR28.B18;
    sbit  IRQC3_PORTB_PCR28_bit at PORTB_PCR28.B19;
    sbit  ISF_PORTB_PCR28_bit at PORTB_PCR28.B24;

sfr unsigned long   volatile PORTB_PCR29          absolute 0x4004A074;
    sbit  PS_PORTB_PCR29_bit at PORTB_PCR29.B0;
    sbit  PE_PORTB_PCR29_bit at PORTB_PCR29.B1;
    sbit  SRE_PORTB_PCR29_bit at PORTB_PCR29.B2;
    sbit  PFE_PORTB_PCR29_bit at PORTB_PCR29.B4;
    sbit  ODE_PORTB_PCR29_bit at PORTB_PCR29.B5;
    sbit  DSE_PORTB_PCR29_bit at PORTB_PCR29.B6;
    sbit  MUX0_PORTB_PCR29_bit at PORTB_PCR29.B8;
    sbit  MUX1_PORTB_PCR29_bit at PORTB_PCR29.B9;
    sbit  MUX2_PORTB_PCR29_bit at PORTB_PCR29.B10;
    sbit  MUX3_PORTB_PCR29_bit at PORTB_PCR29.B11;
    sbit  LK_PORTB_PCR29_bit at PORTB_PCR29.B15;
    sbit  IRQC0_PORTB_PCR29_bit at PORTB_PCR29.B16;
    sbit  IRQC1_PORTB_PCR29_bit at PORTB_PCR29.B17;
    sbit  IRQC2_PORTB_PCR29_bit at PORTB_PCR29.B18;
    sbit  IRQC3_PORTB_PCR29_bit at PORTB_PCR29.B19;
    sbit  ISF_PORTB_PCR29_bit at PORTB_PCR29.B24;

sfr unsigned long   volatile PORTB_PCR30          absolute 0x4004A078;
    sbit  PS_PORTB_PCR30_bit at PORTB_PCR30.B0;
    sbit  PE_PORTB_PCR30_bit at PORTB_PCR30.B1;
    sbit  SRE_PORTB_PCR30_bit at PORTB_PCR30.B2;
    sbit  PFE_PORTB_PCR30_bit at PORTB_PCR30.B4;
    sbit  ODE_PORTB_PCR30_bit at PORTB_PCR30.B5;
    sbit  DSE_PORTB_PCR30_bit at PORTB_PCR30.B6;
    sbit  MUX0_PORTB_PCR30_bit at PORTB_PCR30.B8;
    sbit  MUX1_PORTB_PCR30_bit at PORTB_PCR30.B9;
    sbit  MUX2_PORTB_PCR30_bit at PORTB_PCR30.B10;
    sbit  MUX3_PORTB_PCR30_bit at PORTB_PCR30.B11;
    sbit  LK_PORTB_PCR30_bit at PORTB_PCR30.B15;
    sbit  IRQC0_PORTB_PCR30_bit at PORTB_PCR30.B16;
    sbit  IRQC1_PORTB_PCR30_bit at PORTB_PCR30.B17;
    sbit  IRQC2_PORTB_PCR30_bit at PORTB_PCR30.B18;
    sbit  IRQC3_PORTB_PCR30_bit at PORTB_PCR30.B19;
    sbit  ISF_PORTB_PCR30_bit at PORTB_PCR30.B24;

sfr unsigned long   volatile PORTB_PCR31          absolute 0x4004A07C;
    sbit  PS_PORTB_PCR31_bit at PORTB_PCR31.B0;
    sbit  PE_PORTB_PCR31_bit at PORTB_PCR31.B1;
    sbit  SRE_PORTB_PCR31_bit at PORTB_PCR31.B2;
    sbit  PFE_PORTB_PCR31_bit at PORTB_PCR31.B4;
    sbit  ODE_PORTB_PCR31_bit at PORTB_PCR31.B5;
    sbit  DSE_PORTB_PCR31_bit at PORTB_PCR31.B6;
    sbit  MUX0_PORTB_PCR31_bit at PORTB_PCR31.B8;
    sbit  MUX1_PORTB_PCR31_bit at PORTB_PCR31.B9;
    sbit  MUX2_PORTB_PCR31_bit at PORTB_PCR31.B10;
    sbit  MUX3_PORTB_PCR31_bit at PORTB_PCR31.B11;
    sbit  LK_PORTB_PCR31_bit at PORTB_PCR31.B15;
    sbit  IRQC0_PORTB_PCR31_bit at PORTB_PCR31.B16;
    sbit  IRQC1_PORTB_PCR31_bit at PORTB_PCR31.B17;
    sbit  IRQC2_PORTB_PCR31_bit at PORTB_PCR31.B18;
    sbit  IRQC3_PORTB_PCR31_bit at PORTB_PCR31.B19;
    sbit  ISF_PORTB_PCR31_bit at PORTB_PCR31.B24;

sfr unsigned long   volatile PORTB_GPCLR          absolute 0x4004A080;
    sbit  GPWD0_PORTB_GPCLR_bit at PORTB_GPCLR.B0;
    sbit  GPWD1_PORTB_GPCLR_bit at PORTB_GPCLR.B1;
    sbit  GPWD2_PORTB_GPCLR_bit at PORTB_GPCLR.B2;
    sbit  GPWD3_PORTB_GPCLR_bit at PORTB_GPCLR.B3;
    sbit  GPWD4_PORTB_GPCLR_bit at PORTB_GPCLR.B4;
    sbit  GPWD5_PORTB_GPCLR_bit at PORTB_GPCLR.B5;
    sbit  GPWD6_PORTB_GPCLR_bit at PORTB_GPCLR.B6;
    sbit  GPWD7_PORTB_GPCLR_bit at PORTB_GPCLR.B7;
    sbit  GPWD8_PORTB_GPCLR_bit at PORTB_GPCLR.B8;
    sbit  GPWD9_PORTB_GPCLR_bit at PORTB_GPCLR.B9;
    sbit  GPWD10_PORTB_GPCLR_bit at PORTB_GPCLR.B10;
    sbit  GPWD11_PORTB_GPCLR_bit at PORTB_GPCLR.B11;
    sbit  GPWD12_PORTB_GPCLR_bit at PORTB_GPCLR.B12;
    sbit  GPWD13_PORTB_GPCLR_bit at PORTB_GPCLR.B13;
    sbit  GPWD14_PORTB_GPCLR_bit at PORTB_GPCLR.B14;
    sbit  GPWD15_PORTB_GPCLR_bit at PORTB_GPCLR.B15;
    sbit  GPWE0_PORTB_GPCLR_bit at PORTB_GPCLR.B16;
    sbit  GPWE1_PORTB_GPCLR_bit at PORTB_GPCLR.B17;
    sbit  GPWE2_PORTB_GPCLR_bit at PORTB_GPCLR.B18;
    sbit  GPWE3_PORTB_GPCLR_bit at PORTB_GPCLR.B19;
    sbit  GPWE4_PORTB_GPCLR_bit at PORTB_GPCLR.B20;
    sbit  GPWE5_PORTB_GPCLR_bit at PORTB_GPCLR.B21;
    sbit  GPWE6_PORTB_GPCLR_bit at PORTB_GPCLR.B22;
    sbit  GPWE7_PORTB_GPCLR_bit at PORTB_GPCLR.B23;
    sbit  GPWE8_PORTB_GPCLR_bit at PORTB_GPCLR.B24;
    sbit  GPWE9_PORTB_GPCLR_bit at PORTB_GPCLR.B25;
    sbit  GPWE10_PORTB_GPCLR_bit at PORTB_GPCLR.B26;
    sbit  GPWE11_PORTB_GPCLR_bit at PORTB_GPCLR.B27;
    sbit  GPWE12_PORTB_GPCLR_bit at PORTB_GPCLR.B28;
    sbit  GPWE13_PORTB_GPCLR_bit at PORTB_GPCLR.B29;
    sbit  GPWE14_PORTB_GPCLR_bit at PORTB_GPCLR.B30;
    sbit  GPWE15_PORTB_GPCLR_bit at PORTB_GPCLR.B31;

sfr unsigned long   volatile PORTB_GPCHR          absolute 0x4004A084;
    sbit  GPWD0_PORTB_GPCHR_bit at PORTB_GPCHR.B0;
    sbit  GPWD1_PORTB_GPCHR_bit at PORTB_GPCHR.B1;
    sbit  GPWD2_PORTB_GPCHR_bit at PORTB_GPCHR.B2;
    sbit  GPWD3_PORTB_GPCHR_bit at PORTB_GPCHR.B3;
    sbit  GPWD4_PORTB_GPCHR_bit at PORTB_GPCHR.B4;
    sbit  GPWD5_PORTB_GPCHR_bit at PORTB_GPCHR.B5;
    sbit  GPWD6_PORTB_GPCHR_bit at PORTB_GPCHR.B6;
    sbit  GPWD7_PORTB_GPCHR_bit at PORTB_GPCHR.B7;
    sbit  GPWD8_PORTB_GPCHR_bit at PORTB_GPCHR.B8;
    sbit  GPWD9_PORTB_GPCHR_bit at PORTB_GPCHR.B9;
    sbit  GPWD10_PORTB_GPCHR_bit at PORTB_GPCHR.B10;
    sbit  GPWD11_PORTB_GPCHR_bit at PORTB_GPCHR.B11;
    sbit  GPWD12_PORTB_GPCHR_bit at PORTB_GPCHR.B12;
    sbit  GPWD13_PORTB_GPCHR_bit at PORTB_GPCHR.B13;
    sbit  GPWD14_PORTB_GPCHR_bit at PORTB_GPCHR.B14;
    sbit  GPWD15_PORTB_GPCHR_bit at PORTB_GPCHR.B15;
    sbit  GPWE0_PORTB_GPCHR_bit at PORTB_GPCHR.B16;
    sbit  GPWE1_PORTB_GPCHR_bit at PORTB_GPCHR.B17;
    sbit  GPWE2_PORTB_GPCHR_bit at PORTB_GPCHR.B18;
    sbit  GPWE3_PORTB_GPCHR_bit at PORTB_GPCHR.B19;
    sbit  GPWE4_PORTB_GPCHR_bit at PORTB_GPCHR.B20;
    sbit  GPWE5_PORTB_GPCHR_bit at PORTB_GPCHR.B21;
    sbit  GPWE6_PORTB_GPCHR_bit at PORTB_GPCHR.B22;
    sbit  GPWE7_PORTB_GPCHR_bit at PORTB_GPCHR.B23;
    sbit  GPWE8_PORTB_GPCHR_bit at PORTB_GPCHR.B24;
    sbit  GPWE9_PORTB_GPCHR_bit at PORTB_GPCHR.B25;
    sbit  GPWE10_PORTB_GPCHR_bit at PORTB_GPCHR.B26;
    sbit  GPWE11_PORTB_GPCHR_bit at PORTB_GPCHR.B27;
    sbit  GPWE12_PORTB_GPCHR_bit at PORTB_GPCHR.B28;
    sbit  GPWE13_PORTB_GPCHR_bit at PORTB_GPCHR.B29;
    sbit  GPWE14_PORTB_GPCHR_bit at PORTB_GPCHR.B30;
    sbit  GPWE15_PORTB_GPCHR_bit at PORTB_GPCHR.B31;

sfr unsigned long   volatile PORTB_ISFR           absolute 0x4004A0A0;
    sbit  ISF0_PORTB_ISFR_bit at PORTB_ISFR.B0;
    sbit  ISF1_PORTB_ISFR_bit at PORTB_ISFR.B1;
    sbit  ISF2_PORTB_ISFR_bit at PORTB_ISFR.B2;
    sbit  ISF3_PORTB_ISFR_bit at PORTB_ISFR.B3;
    sbit  ISF4_PORTB_ISFR_bit at PORTB_ISFR.B4;
    sbit  ISF5_PORTB_ISFR_bit at PORTB_ISFR.B5;
    sbit  ISF6_PORTB_ISFR_bit at PORTB_ISFR.B6;
    sbit  ISF7_PORTB_ISFR_bit at PORTB_ISFR.B7;
    sbit  ISF8_PORTB_ISFR_bit at PORTB_ISFR.B8;
    sbit  ISF9_PORTB_ISFR_bit at PORTB_ISFR.B9;
    sbit  ISF10_PORTB_ISFR_bit at PORTB_ISFR.B10;
    sbit  ISF11_PORTB_ISFR_bit at PORTB_ISFR.B11;
    sbit  ISF12_PORTB_ISFR_bit at PORTB_ISFR.B12;
    sbit  ISF13_PORTB_ISFR_bit at PORTB_ISFR.B13;
    sbit  ISF14_PORTB_ISFR_bit at PORTB_ISFR.B14;
    sbit  ISF15_PORTB_ISFR_bit at PORTB_ISFR.B15;
    sbit  ISF16_PORTB_ISFR_bit at PORTB_ISFR.B16;
    sbit  ISF17_PORTB_ISFR_bit at PORTB_ISFR.B17;
    sbit  ISF18_PORTB_ISFR_bit at PORTB_ISFR.B18;
    sbit  ISF19_PORTB_ISFR_bit at PORTB_ISFR.B19;
    sbit  ISF20_PORTB_ISFR_bit at PORTB_ISFR.B20;
    sbit  ISF21_PORTB_ISFR_bit at PORTB_ISFR.B21;
    sbit  ISF22_PORTB_ISFR_bit at PORTB_ISFR.B22;
    sbit  ISF23_PORTB_ISFR_bit at PORTB_ISFR.B23;
    sbit  ISF24_PORTB_ISFR_bit at PORTB_ISFR.B24;
    sbit  ISF25_PORTB_ISFR_bit at PORTB_ISFR.B25;
    sbit  ISF26_PORTB_ISFR_bit at PORTB_ISFR.B26;
    sbit  ISF27_PORTB_ISFR_bit at PORTB_ISFR.B27;
    sbit  ISF28_PORTB_ISFR_bit at PORTB_ISFR.B28;
    sbit  ISF29_PORTB_ISFR_bit at PORTB_ISFR.B29;
    sbit  ISF30_PORTB_ISFR_bit at PORTB_ISFR.B30;
    sbit  ISF31_PORTB_ISFR_bit at PORTB_ISFR.B31;

sfr unsigned long   volatile PORTC_PCR0           absolute 0x4004B000;
    sbit  PS_PORTC_PCR0_bit at PORTC_PCR0.B0;
    sbit  PE_PORTC_PCR0_bit at PORTC_PCR0.B1;
    sbit  SRE_PORTC_PCR0_bit at PORTC_PCR0.B2;
    sbit  PFE_PORTC_PCR0_bit at PORTC_PCR0.B4;
    sbit  ODE_PORTC_PCR0_bit at PORTC_PCR0.B5;
    sbit  DSE_PORTC_PCR0_bit at PORTC_PCR0.B6;
    sbit  MUX0_PORTC_PCR0_bit at PORTC_PCR0.B8;
    sbit  MUX1_PORTC_PCR0_bit at PORTC_PCR0.B9;
    sbit  MUX2_PORTC_PCR0_bit at PORTC_PCR0.B10;
    sbit  MUX3_PORTC_PCR0_bit at PORTC_PCR0.B11;
    sbit  LK_PORTC_PCR0_bit at PORTC_PCR0.B15;
    sbit  IRQC0_PORTC_PCR0_bit at PORTC_PCR0.B16;
    sbit  IRQC1_PORTC_PCR0_bit at PORTC_PCR0.B17;
    sbit  IRQC2_PORTC_PCR0_bit at PORTC_PCR0.B18;
    sbit  IRQC3_PORTC_PCR0_bit at PORTC_PCR0.B19;
    sbit  ISF_PORTC_PCR0_bit at PORTC_PCR0.B24;

sfr unsigned long   volatile PORTC_PCR1           absolute 0x4004B004;
    sbit  PS_PORTC_PCR1_bit at PORTC_PCR1.B0;
    sbit  PE_PORTC_PCR1_bit at PORTC_PCR1.B1;
    sbit  SRE_PORTC_PCR1_bit at PORTC_PCR1.B2;
    sbit  PFE_PORTC_PCR1_bit at PORTC_PCR1.B4;
    sbit  ODE_PORTC_PCR1_bit at PORTC_PCR1.B5;
    sbit  DSE_PORTC_PCR1_bit at PORTC_PCR1.B6;
    sbit  MUX0_PORTC_PCR1_bit at PORTC_PCR1.B8;
    sbit  MUX1_PORTC_PCR1_bit at PORTC_PCR1.B9;
    sbit  MUX2_PORTC_PCR1_bit at PORTC_PCR1.B10;
    sbit  MUX3_PORTC_PCR1_bit at PORTC_PCR1.B11;
    sbit  LK_PORTC_PCR1_bit at PORTC_PCR1.B15;
    sbit  IRQC0_PORTC_PCR1_bit at PORTC_PCR1.B16;
    sbit  IRQC1_PORTC_PCR1_bit at PORTC_PCR1.B17;
    sbit  IRQC2_PORTC_PCR1_bit at PORTC_PCR1.B18;
    sbit  IRQC3_PORTC_PCR1_bit at PORTC_PCR1.B19;
    sbit  ISF_PORTC_PCR1_bit at PORTC_PCR1.B24;

sfr unsigned long   volatile PORTC_PCR2           absolute 0x4004B008;
    sbit  PS_PORTC_PCR2_bit at PORTC_PCR2.B0;
    sbit  PE_PORTC_PCR2_bit at PORTC_PCR2.B1;
    sbit  SRE_PORTC_PCR2_bit at PORTC_PCR2.B2;
    sbit  PFE_PORTC_PCR2_bit at PORTC_PCR2.B4;
    sbit  ODE_PORTC_PCR2_bit at PORTC_PCR2.B5;
    sbit  DSE_PORTC_PCR2_bit at PORTC_PCR2.B6;
    sbit  MUX0_PORTC_PCR2_bit at PORTC_PCR2.B8;
    sbit  MUX1_PORTC_PCR2_bit at PORTC_PCR2.B9;
    sbit  MUX2_PORTC_PCR2_bit at PORTC_PCR2.B10;
    sbit  MUX3_PORTC_PCR2_bit at PORTC_PCR2.B11;
    sbit  LK_PORTC_PCR2_bit at PORTC_PCR2.B15;
    sbit  IRQC0_PORTC_PCR2_bit at PORTC_PCR2.B16;
    sbit  IRQC1_PORTC_PCR2_bit at PORTC_PCR2.B17;
    sbit  IRQC2_PORTC_PCR2_bit at PORTC_PCR2.B18;
    sbit  IRQC3_PORTC_PCR2_bit at PORTC_PCR2.B19;
    sbit  ISF_PORTC_PCR2_bit at PORTC_PCR2.B24;

sfr unsigned long   volatile PORTC_PCR3           absolute 0x4004B00C;
    sbit  PS_PORTC_PCR3_bit at PORTC_PCR3.B0;
    sbit  PE_PORTC_PCR3_bit at PORTC_PCR3.B1;
    sbit  SRE_PORTC_PCR3_bit at PORTC_PCR3.B2;
    sbit  PFE_PORTC_PCR3_bit at PORTC_PCR3.B4;
    sbit  ODE_PORTC_PCR3_bit at PORTC_PCR3.B5;
    sbit  DSE_PORTC_PCR3_bit at PORTC_PCR3.B6;
    sbit  MUX0_PORTC_PCR3_bit at PORTC_PCR3.B8;
    sbit  MUX1_PORTC_PCR3_bit at PORTC_PCR3.B9;
    sbit  MUX2_PORTC_PCR3_bit at PORTC_PCR3.B10;
    sbit  MUX3_PORTC_PCR3_bit at PORTC_PCR3.B11;
    sbit  LK_PORTC_PCR3_bit at PORTC_PCR3.B15;
    sbit  IRQC0_PORTC_PCR3_bit at PORTC_PCR3.B16;
    sbit  IRQC1_PORTC_PCR3_bit at PORTC_PCR3.B17;
    sbit  IRQC2_PORTC_PCR3_bit at PORTC_PCR3.B18;
    sbit  IRQC3_PORTC_PCR3_bit at PORTC_PCR3.B19;
    sbit  ISF_PORTC_PCR3_bit at PORTC_PCR3.B24;

sfr unsigned long   volatile PORTC_PCR4           absolute 0x4004B010;
    sbit  PS_PORTC_PCR4_bit at PORTC_PCR4.B0;
    sbit  PE_PORTC_PCR4_bit at PORTC_PCR4.B1;
    sbit  SRE_PORTC_PCR4_bit at PORTC_PCR4.B2;
    sbit  PFE_PORTC_PCR4_bit at PORTC_PCR4.B4;
    sbit  ODE_PORTC_PCR4_bit at PORTC_PCR4.B5;
    sbit  DSE_PORTC_PCR4_bit at PORTC_PCR4.B6;
    sbit  MUX0_PORTC_PCR4_bit at PORTC_PCR4.B8;
    sbit  MUX1_PORTC_PCR4_bit at PORTC_PCR4.B9;
    sbit  MUX2_PORTC_PCR4_bit at PORTC_PCR4.B10;
    sbit  MUX3_PORTC_PCR4_bit at PORTC_PCR4.B11;
    sbit  LK_PORTC_PCR4_bit at PORTC_PCR4.B15;
    sbit  IRQC0_PORTC_PCR4_bit at PORTC_PCR4.B16;
    sbit  IRQC1_PORTC_PCR4_bit at PORTC_PCR4.B17;
    sbit  IRQC2_PORTC_PCR4_bit at PORTC_PCR4.B18;
    sbit  IRQC3_PORTC_PCR4_bit at PORTC_PCR4.B19;
    sbit  ISF_PORTC_PCR4_bit at PORTC_PCR4.B24;

sfr unsigned long   volatile PORTC_PCR5           absolute 0x4004B014;
    sbit  PS_PORTC_PCR5_bit at PORTC_PCR5.B0;
    sbit  PE_PORTC_PCR5_bit at PORTC_PCR5.B1;
    sbit  SRE_PORTC_PCR5_bit at PORTC_PCR5.B2;
    sbit  PFE_PORTC_PCR5_bit at PORTC_PCR5.B4;
    sbit  ODE_PORTC_PCR5_bit at PORTC_PCR5.B5;
    sbit  DSE_PORTC_PCR5_bit at PORTC_PCR5.B6;
    sbit  MUX0_PORTC_PCR5_bit at PORTC_PCR5.B8;
    sbit  MUX1_PORTC_PCR5_bit at PORTC_PCR5.B9;
    sbit  MUX2_PORTC_PCR5_bit at PORTC_PCR5.B10;
    sbit  MUX3_PORTC_PCR5_bit at PORTC_PCR5.B11;
    sbit  LK_PORTC_PCR5_bit at PORTC_PCR5.B15;
    sbit  IRQC0_PORTC_PCR5_bit at PORTC_PCR5.B16;
    sbit  IRQC1_PORTC_PCR5_bit at PORTC_PCR5.B17;
    sbit  IRQC2_PORTC_PCR5_bit at PORTC_PCR5.B18;
    sbit  IRQC3_PORTC_PCR5_bit at PORTC_PCR5.B19;
    sbit  ISF_PORTC_PCR5_bit at PORTC_PCR5.B24;

sfr unsigned long   volatile PORTC_PCR6           absolute 0x4004B018;
    sbit  PS_PORTC_PCR6_bit at PORTC_PCR6.B0;
    sbit  PE_PORTC_PCR6_bit at PORTC_PCR6.B1;
    sbit  SRE_PORTC_PCR6_bit at PORTC_PCR6.B2;
    sbit  PFE_PORTC_PCR6_bit at PORTC_PCR6.B4;
    sbit  ODE_PORTC_PCR6_bit at PORTC_PCR6.B5;
    sbit  DSE_PORTC_PCR6_bit at PORTC_PCR6.B6;
    sbit  MUX0_PORTC_PCR6_bit at PORTC_PCR6.B8;
    sbit  MUX1_PORTC_PCR6_bit at PORTC_PCR6.B9;
    sbit  MUX2_PORTC_PCR6_bit at PORTC_PCR6.B10;
    sbit  MUX3_PORTC_PCR6_bit at PORTC_PCR6.B11;
    sbit  LK_PORTC_PCR6_bit at PORTC_PCR6.B15;
    sbit  IRQC0_PORTC_PCR6_bit at PORTC_PCR6.B16;
    sbit  IRQC1_PORTC_PCR6_bit at PORTC_PCR6.B17;
    sbit  IRQC2_PORTC_PCR6_bit at PORTC_PCR6.B18;
    sbit  IRQC3_PORTC_PCR6_bit at PORTC_PCR6.B19;
    sbit  ISF_PORTC_PCR6_bit at PORTC_PCR6.B24;

sfr unsigned long   volatile PORTC_PCR7           absolute 0x4004B01C;
    sbit  PS_PORTC_PCR7_bit at PORTC_PCR7.B0;
    sbit  PE_PORTC_PCR7_bit at PORTC_PCR7.B1;
    sbit  SRE_PORTC_PCR7_bit at PORTC_PCR7.B2;
    sbit  PFE_PORTC_PCR7_bit at PORTC_PCR7.B4;
    sbit  ODE_PORTC_PCR7_bit at PORTC_PCR7.B5;
    sbit  DSE_PORTC_PCR7_bit at PORTC_PCR7.B6;
    sbit  MUX0_PORTC_PCR7_bit at PORTC_PCR7.B8;
    sbit  MUX1_PORTC_PCR7_bit at PORTC_PCR7.B9;
    sbit  MUX2_PORTC_PCR7_bit at PORTC_PCR7.B10;
    sbit  MUX3_PORTC_PCR7_bit at PORTC_PCR7.B11;
    sbit  LK_PORTC_PCR7_bit at PORTC_PCR7.B15;
    sbit  IRQC0_PORTC_PCR7_bit at PORTC_PCR7.B16;
    sbit  IRQC1_PORTC_PCR7_bit at PORTC_PCR7.B17;
    sbit  IRQC2_PORTC_PCR7_bit at PORTC_PCR7.B18;
    sbit  IRQC3_PORTC_PCR7_bit at PORTC_PCR7.B19;
    sbit  ISF_PORTC_PCR7_bit at PORTC_PCR7.B24;

sfr unsigned long   volatile PORTC_PCR8           absolute 0x4004B020;
    sbit  PS_PORTC_PCR8_bit at PORTC_PCR8.B0;
    sbit  PE_PORTC_PCR8_bit at PORTC_PCR8.B1;
    sbit  SRE_PORTC_PCR8_bit at PORTC_PCR8.B2;
    sbit  PFE_PORTC_PCR8_bit at PORTC_PCR8.B4;
    sbit  ODE_PORTC_PCR8_bit at PORTC_PCR8.B5;
    sbit  DSE_PORTC_PCR8_bit at PORTC_PCR8.B6;
    sbit  MUX0_PORTC_PCR8_bit at PORTC_PCR8.B8;
    sbit  MUX1_PORTC_PCR8_bit at PORTC_PCR8.B9;
    sbit  MUX2_PORTC_PCR8_bit at PORTC_PCR8.B10;
    sbit  MUX3_PORTC_PCR8_bit at PORTC_PCR8.B11;
    sbit  LK_PORTC_PCR8_bit at PORTC_PCR8.B15;
    sbit  IRQC0_PORTC_PCR8_bit at PORTC_PCR8.B16;
    sbit  IRQC1_PORTC_PCR8_bit at PORTC_PCR8.B17;
    sbit  IRQC2_PORTC_PCR8_bit at PORTC_PCR8.B18;
    sbit  IRQC3_PORTC_PCR8_bit at PORTC_PCR8.B19;
    sbit  ISF_PORTC_PCR8_bit at PORTC_PCR8.B24;

sfr unsigned long   volatile PORTC_PCR9           absolute 0x4004B024;
    sbit  PS_PORTC_PCR9_bit at PORTC_PCR9.B0;
    sbit  PE_PORTC_PCR9_bit at PORTC_PCR9.B1;
    sbit  SRE_PORTC_PCR9_bit at PORTC_PCR9.B2;
    sbit  PFE_PORTC_PCR9_bit at PORTC_PCR9.B4;
    sbit  ODE_PORTC_PCR9_bit at PORTC_PCR9.B5;
    sbit  DSE_PORTC_PCR9_bit at PORTC_PCR9.B6;
    sbit  MUX0_PORTC_PCR9_bit at PORTC_PCR9.B8;
    sbit  MUX1_PORTC_PCR9_bit at PORTC_PCR9.B9;
    sbit  MUX2_PORTC_PCR9_bit at PORTC_PCR9.B10;
    sbit  MUX3_PORTC_PCR9_bit at PORTC_PCR9.B11;
    sbit  LK_PORTC_PCR9_bit at PORTC_PCR9.B15;
    sbit  IRQC0_PORTC_PCR9_bit at PORTC_PCR9.B16;
    sbit  IRQC1_PORTC_PCR9_bit at PORTC_PCR9.B17;
    sbit  IRQC2_PORTC_PCR9_bit at PORTC_PCR9.B18;
    sbit  IRQC3_PORTC_PCR9_bit at PORTC_PCR9.B19;
    sbit  ISF_PORTC_PCR9_bit at PORTC_PCR9.B24;

sfr unsigned long   volatile PORTC_PCR10          absolute 0x4004B028;
    sbit  PS_PORTC_PCR10_bit at PORTC_PCR10.B0;
    sbit  PE_PORTC_PCR10_bit at PORTC_PCR10.B1;
    sbit  SRE_PORTC_PCR10_bit at PORTC_PCR10.B2;
    sbit  PFE_PORTC_PCR10_bit at PORTC_PCR10.B4;
    sbit  ODE_PORTC_PCR10_bit at PORTC_PCR10.B5;
    sbit  DSE_PORTC_PCR10_bit at PORTC_PCR10.B6;
    sbit  MUX0_PORTC_PCR10_bit at PORTC_PCR10.B8;
    sbit  MUX1_PORTC_PCR10_bit at PORTC_PCR10.B9;
    sbit  MUX2_PORTC_PCR10_bit at PORTC_PCR10.B10;
    sbit  MUX3_PORTC_PCR10_bit at PORTC_PCR10.B11;
    sbit  LK_PORTC_PCR10_bit at PORTC_PCR10.B15;
    sbit  IRQC0_PORTC_PCR10_bit at PORTC_PCR10.B16;
    sbit  IRQC1_PORTC_PCR10_bit at PORTC_PCR10.B17;
    sbit  IRQC2_PORTC_PCR10_bit at PORTC_PCR10.B18;
    sbit  IRQC3_PORTC_PCR10_bit at PORTC_PCR10.B19;
    sbit  ISF_PORTC_PCR10_bit at PORTC_PCR10.B24;

sfr unsigned long   volatile PORTC_PCR11          absolute 0x4004B02C;
    sbit  PS_PORTC_PCR11_bit at PORTC_PCR11.B0;
    sbit  PE_PORTC_PCR11_bit at PORTC_PCR11.B1;
    sbit  SRE_PORTC_PCR11_bit at PORTC_PCR11.B2;
    sbit  PFE_PORTC_PCR11_bit at PORTC_PCR11.B4;
    sbit  ODE_PORTC_PCR11_bit at PORTC_PCR11.B5;
    sbit  DSE_PORTC_PCR11_bit at PORTC_PCR11.B6;
    sbit  MUX0_PORTC_PCR11_bit at PORTC_PCR11.B8;
    sbit  MUX1_PORTC_PCR11_bit at PORTC_PCR11.B9;
    sbit  MUX2_PORTC_PCR11_bit at PORTC_PCR11.B10;
    sbit  MUX3_PORTC_PCR11_bit at PORTC_PCR11.B11;
    sbit  LK_PORTC_PCR11_bit at PORTC_PCR11.B15;
    sbit  IRQC0_PORTC_PCR11_bit at PORTC_PCR11.B16;
    sbit  IRQC1_PORTC_PCR11_bit at PORTC_PCR11.B17;
    sbit  IRQC2_PORTC_PCR11_bit at PORTC_PCR11.B18;
    sbit  IRQC3_PORTC_PCR11_bit at PORTC_PCR11.B19;
    sbit  ISF_PORTC_PCR11_bit at PORTC_PCR11.B24;

sfr unsigned long   volatile PORTC_PCR12          absolute 0x4004B030;
    sbit  PS_PORTC_PCR12_bit at PORTC_PCR12.B0;
    sbit  PE_PORTC_PCR12_bit at PORTC_PCR12.B1;
    sbit  SRE_PORTC_PCR12_bit at PORTC_PCR12.B2;
    sbit  PFE_PORTC_PCR12_bit at PORTC_PCR12.B4;
    sbit  ODE_PORTC_PCR12_bit at PORTC_PCR12.B5;
    sbit  DSE_PORTC_PCR12_bit at PORTC_PCR12.B6;
    sbit  MUX0_PORTC_PCR12_bit at PORTC_PCR12.B8;
    sbit  MUX1_PORTC_PCR12_bit at PORTC_PCR12.B9;
    sbit  MUX2_PORTC_PCR12_bit at PORTC_PCR12.B10;
    sbit  MUX3_PORTC_PCR12_bit at PORTC_PCR12.B11;
    sbit  LK_PORTC_PCR12_bit at PORTC_PCR12.B15;
    sbit  IRQC0_PORTC_PCR12_bit at PORTC_PCR12.B16;
    sbit  IRQC1_PORTC_PCR12_bit at PORTC_PCR12.B17;
    sbit  IRQC2_PORTC_PCR12_bit at PORTC_PCR12.B18;
    sbit  IRQC3_PORTC_PCR12_bit at PORTC_PCR12.B19;
    sbit  ISF_PORTC_PCR12_bit at PORTC_PCR12.B24;

sfr unsigned long   volatile PORTC_PCR13          absolute 0x4004B034;
    sbit  PS_PORTC_PCR13_bit at PORTC_PCR13.B0;
    sbit  PE_PORTC_PCR13_bit at PORTC_PCR13.B1;
    sbit  SRE_PORTC_PCR13_bit at PORTC_PCR13.B2;
    sbit  PFE_PORTC_PCR13_bit at PORTC_PCR13.B4;
    sbit  ODE_PORTC_PCR13_bit at PORTC_PCR13.B5;
    sbit  DSE_PORTC_PCR13_bit at PORTC_PCR13.B6;
    sbit  MUX0_PORTC_PCR13_bit at PORTC_PCR13.B8;
    sbit  MUX1_PORTC_PCR13_bit at PORTC_PCR13.B9;
    sbit  MUX2_PORTC_PCR13_bit at PORTC_PCR13.B10;
    sbit  MUX3_PORTC_PCR13_bit at PORTC_PCR13.B11;
    sbit  LK_PORTC_PCR13_bit at PORTC_PCR13.B15;
    sbit  IRQC0_PORTC_PCR13_bit at PORTC_PCR13.B16;
    sbit  IRQC1_PORTC_PCR13_bit at PORTC_PCR13.B17;
    sbit  IRQC2_PORTC_PCR13_bit at PORTC_PCR13.B18;
    sbit  IRQC3_PORTC_PCR13_bit at PORTC_PCR13.B19;
    sbit  ISF_PORTC_PCR13_bit at PORTC_PCR13.B24;

sfr unsigned long   volatile PORTC_PCR14          absolute 0x4004B038;
    sbit  PS_PORTC_PCR14_bit at PORTC_PCR14.B0;
    sbit  PE_PORTC_PCR14_bit at PORTC_PCR14.B1;
    sbit  SRE_PORTC_PCR14_bit at PORTC_PCR14.B2;
    sbit  PFE_PORTC_PCR14_bit at PORTC_PCR14.B4;
    sbit  ODE_PORTC_PCR14_bit at PORTC_PCR14.B5;
    sbit  DSE_PORTC_PCR14_bit at PORTC_PCR14.B6;
    sbit  MUX0_PORTC_PCR14_bit at PORTC_PCR14.B8;
    sbit  MUX1_PORTC_PCR14_bit at PORTC_PCR14.B9;
    sbit  MUX2_PORTC_PCR14_bit at PORTC_PCR14.B10;
    sbit  MUX3_PORTC_PCR14_bit at PORTC_PCR14.B11;
    sbit  LK_PORTC_PCR14_bit at PORTC_PCR14.B15;
    sbit  IRQC0_PORTC_PCR14_bit at PORTC_PCR14.B16;
    sbit  IRQC1_PORTC_PCR14_bit at PORTC_PCR14.B17;
    sbit  IRQC2_PORTC_PCR14_bit at PORTC_PCR14.B18;
    sbit  IRQC3_PORTC_PCR14_bit at PORTC_PCR14.B19;
    sbit  ISF_PORTC_PCR14_bit at PORTC_PCR14.B24;

sfr unsigned long   volatile PORTC_PCR15          absolute 0x4004B03C;
    sbit  PS_PORTC_PCR15_bit at PORTC_PCR15.B0;
    sbit  PE_PORTC_PCR15_bit at PORTC_PCR15.B1;
    sbit  SRE_PORTC_PCR15_bit at PORTC_PCR15.B2;
    sbit  PFE_PORTC_PCR15_bit at PORTC_PCR15.B4;
    sbit  ODE_PORTC_PCR15_bit at PORTC_PCR15.B5;
    sbit  DSE_PORTC_PCR15_bit at PORTC_PCR15.B6;
    sbit  MUX0_PORTC_PCR15_bit at PORTC_PCR15.B8;
    sbit  MUX1_PORTC_PCR15_bit at PORTC_PCR15.B9;
    sbit  MUX2_PORTC_PCR15_bit at PORTC_PCR15.B10;
    sbit  MUX3_PORTC_PCR15_bit at PORTC_PCR15.B11;
    sbit  LK_PORTC_PCR15_bit at PORTC_PCR15.B15;
    sbit  IRQC0_PORTC_PCR15_bit at PORTC_PCR15.B16;
    sbit  IRQC1_PORTC_PCR15_bit at PORTC_PCR15.B17;
    sbit  IRQC2_PORTC_PCR15_bit at PORTC_PCR15.B18;
    sbit  IRQC3_PORTC_PCR15_bit at PORTC_PCR15.B19;
    sbit  ISF_PORTC_PCR15_bit at PORTC_PCR15.B24;

sfr unsigned long   volatile PORTC_PCR16          absolute 0x4004B040;
    sbit  PS_PORTC_PCR16_bit at PORTC_PCR16.B0;
    sbit  PE_PORTC_PCR16_bit at PORTC_PCR16.B1;
    sbit  SRE_PORTC_PCR16_bit at PORTC_PCR16.B2;
    sbit  PFE_PORTC_PCR16_bit at PORTC_PCR16.B4;
    sbit  ODE_PORTC_PCR16_bit at PORTC_PCR16.B5;
    sbit  DSE_PORTC_PCR16_bit at PORTC_PCR16.B6;
    sbit  MUX0_PORTC_PCR16_bit at PORTC_PCR16.B8;
    sbit  MUX1_PORTC_PCR16_bit at PORTC_PCR16.B9;
    sbit  MUX2_PORTC_PCR16_bit at PORTC_PCR16.B10;
    sbit  MUX3_PORTC_PCR16_bit at PORTC_PCR16.B11;
    sbit  LK_PORTC_PCR16_bit at PORTC_PCR16.B15;
    sbit  IRQC0_PORTC_PCR16_bit at PORTC_PCR16.B16;
    sbit  IRQC1_PORTC_PCR16_bit at PORTC_PCR16.B17;
    sbit  IRQC2_PORTC_PCR16_bit at PORTC_PCR16.B18;
    sbit  IRQC3_PORTC_PCR16_bit at PORTC_PCR16.B19;
    sbit  ISF_PORTC_PCR16_bit at PORTC_PCR16.B24;

sfr unsigned long   volatile PORTC_PCR17          absolute 0x4004B044;
    sbit  PS_PORTC_PCR17_bit at PORTC_PCR17.B0;
    sbit  PE_PORTC_PCR17_bit at PORTC_PCR17.B1;
    sbit  SRE_PORTC_PCR17_bit at PORTC_PCR17.B2;
    sbit  PFE_PORTC_PCR17_bit at PORTC_PCR17.B4;
    sbit  ODE_PORTC_PCR17_bit at PORTC_PCR17.B5;
    sbit  DSE_PORTC_PCR17_bit at PORTC_PCR17.B6;
    sbit  MUX0_PORTC_PCR17_bit at PORTC_PCR17.B8;
    sbit  MUX1_PORTC_PCR17_bit at PORTC_PCR17.B9;
    sbit  MUX2_PORTC_PCR17_bit at PORTC_PCR17.B10;
    sbit  MUX3_PORTC_PCR17_bit at PORTC_PCR17.B11;
    sbit  LK_PORTC_PCR17_bit at PORTC_PCR17.B15;
    sbit  IRQC0_PORTC_PCR17_bit at PORTC_PCR17.B16;
    sbit  IRQC1_PORTC_PCR17_bit at PORTC_PCR17.B17;
    sbit  IRQC2_PORTC_PCR17_bit at PORTC_PCR17.B18;
    sbit  IRQC3_PORTC_PCR17_bit at PORTC_PCR17.B19;
    sbit  ISF_PORTC_PCR17_bit at PORTC_PCR17.B24;

sfr unsigned long   volatile PORTC_PCR18          absolute 0x4004B048;
    sbit  PS_PORTC_PCR18_bit at PORTC_PCR18.B0;
    sbit  PE_PORTC_PCR18_bit at PORTC_PCR18.B1;
    sbit  SRE_PORTC_PCR18_bit at PORTC_PCR18.B2;
    sbit  PFE_PORTC_PCR18_bit at PORTC_PCR18.B4;
    sbit  ODE_PORTC_PCR18_bit at PORTC_PCR18.B5;
    sbit  DSE_PORTC_PCR18_bit at PORTC_PCR18.B6;
    sbit  MUX0_PORTC_PCR18_bit at PORTC_PCR18.B8;
    sbit  MUX1_PORTC_PCR18_bit at PORTC_PCR18.B9;
    sbit  MUX2_PORTC_PCR18_bit at PORTC_PCR18.B10;
    sbit  MUX3_PORTC_PCR18_bit at PORTC_PCR18.B11;
    sbit  LK_PORTC_PCR18_bit at PORTC_PCR18.B15;
    sbit  IRQC0_PORTC_PCR18_bit at PORTC_PCR18.B16;
    sbit  IRQC1_PORTC_PCR18_bit at PORTC_PCR18.B17;
    sbit  IRQC2_PORTC_PCR18_bit at PORTC_PCR18.B18;
    sbit  IRQC3_PORTC_PCR18_bit at PORTC_PCR18.B19;
    sbit  ISF_PORTC_PCR18_bit at PORTC_PCR18.B24;

sfr unsigned long   volatile PORTC_PCR19          absolute 0x4004B04C;
    sbit  PS_PORTC_PCR19_bit at PORTC_PCR19.B0;
    sbit  PE_PORTC_PCR19_bit at PORTC_PCR19.B1;
    sbit  SRE_PORTC_PCR19_bit at PORTC_PCR19.B2;
    sbit  PFE_PORTC_PCR19_bit at PORTC_PCR19.B4;
    sbit  ODE_PORTC_PCR19_bit at PORTC_PCR19.B5;
    sbit  DSE_PORTC_PCR19_bit at PORTC_PCR19.B6;
    sbit  MUX0_PORTC_PCR19_bit at PORTC_PCR19.B8;
    sbit  MUX1_PORTC_PCR19_bit at PORTC_PCR19.B9;
    sbit  MUX2_PORTC_PCR19_bit at PORTC_PCR19.B10;
    sbit  MUX3_PORTC_PCR19_bit at PORTC_PCR19.B11;
    sbit  LK_PORTC_PCR19_bit at PORTC_PCR19.B15;
    sbit  IRQC0_PORTC_PCR19_bit at PORTC_PCR19.B16;
    sbit  IRQC1_PORTC_PCR19_bit at PORTC_PCR19.B17;
    sbit  IRQC2_PORTC_PCR19_bit at PORTC_PCR19.B18;
    sbit  IRQC3_PORTC_PCR19_bit at PORTC_PCR19.B19;
    sbit  ISF_PORTC_PCR19_bit at PORTC_PCR19.B24;

sfr unsigned long   volatile PORTC_PCR20          absolute 0x4004B050;
    sbit  PS_PORTC_PCR20_bit at PORTC_PCR20.B0;
    sbit  PE_PORTC_PCR20_bit at PORTC_PCR20.B1;
    sbit  SRE_PORTC_PCR20_bit at PORTC_PCR20.B2;
    sbit  PFE_PORTC_PCR20_bit at PORTC_PCR20.B4;
    sbit  ODE_PORTC_PCR20_bit at PORTC_PCR20.B5;
    sbit  DSE_PORTC_PCR20_bit at PORTC_PCR20.B6;
    sbit  MUX0_PORTC_PCR20_bit at PORTC_PCR20.B8;
    sbit  MUX1_PORTC_PCR20_bit at PORTC_PCR20.B9;
    sbit  MUX2_PORTC_PCR20_bit at PORTC_PCR20.B10;
    sbit  MUX3_PORTC_PCR20_bit at PORTC_PCR20.B11;
    sbit  LK_PORTC_PCR20_bit at PORTC_PCR20.B15;
    sbit  IRQC0_PORTC_PCR20_bit at PORTC_PCR20.B16;
    sbit  IRQC1_PORTC_PCR20_bit at PORTC_PCR20.B17;
    sbit  IRQC2_PORTC_PCR20_bit at PORTC_PCR20.B18;
    sbit  IRQC3_PORTC_PCR20_bit at PORTC_PCR20.B19;
    sbit  ISF_PORTC_PCR20_bit at PORTC_PCR20.B24;

sfr unsigned long   volatile PORTC_PCR21          absolute 0x4004B054;
    sbit  PS_PORTC_PCR21_bit at PORTC_PCR21.B0;
    sbit  PE_PORTC_PCR21_bit at PORTC_PCR21.B1;
    sbit  SRE_PORTC_PCR21_bit at PORTC_PCR21.B2;
    sbit  PFE_PORTC_PCR21_bit at PORTC_PCR21.B4;
    sbit  ODE_PORTC_PCR21_bit at PORTC_PCR21.B5;
    sbit  DSE_PORTC_PCR21_bit at PORTC_PCR21.B6;
    sbit  MUX0_PORTC_PCR21_bit at PORTC_PCR21.B8;
    sbit  MUX1_PORTC_PCR21_bit at PORTC_PCR21.B9;
    sbit  MUX2_PORTC_PCR21_bit at PORTC_PCR21.B10;
    sbit  MUX3_PORTC_PCR21_bit at PORTC_PCR21.B11;
    sbit  LK_PORTC_PCR21_bit at PORTC_PCR21.B15;
    sbit  IRQC0_PORTC_PCR21_bit at PORTC_PCR21.B16;
    sbit  IRQC1_PORTC_PCR21_bit at PORTC_PCR21.B17;
    sbit  IRQC2_PORTC_PCR21_bit at PORTC_PCR21.B18;
    sbit  IRQC3_PORTC_PCR21_bit at PORTC_PCR21.B19;
    sbit  ISF_PORTC_PCR21_bit at PORTC_PCR21.B24;

sfr unsigned long   volatile PORTC_PCR22          absolute 0x4004B058;
    sbit  PS_PORTC_PCR22_bit at PORTC_PCR22.B0;
    sbit  PE_PORTC_PCR22_bit at PORTC_PCR22.B1;
    sbit  SRE_PORTC_PCR22_bit at PORTC_PCR22.B2;
    sbit  PFE_PORTC_PCR22_bit at PORTC_PCR22.B4;
    sbit  ODE_PORTC_PCR22_bit at PORTC_PCR22.B5;
    sbit  DSE_PORTC_PCR22_bit at PORTC_PCR22.B6;
    sbit  MUX0_PORTC_PCR22_bit at PORTC_PCR22.B8;
    sbit  MUX1_PORTC_PCR22_bit at PORTC_PCR22.B9;
    sbit  MUX2_PORTC_PCR22_bit at PORTC_PCR22.B10;
    sbit  MUX3_PORTC_PCR22_bit at PORTC_PCR22.B11;
    sbit  LK_PORTC_PCR22_bit at PORTC_PCR22.B15;
    sbit  IRQC0_PORTC_PCR22_bit at PORTC_PCR22.B16;
    sbit  IRQC1_PORTC_PCR22_bit at PORTC_PCR22.B17;
    sbit  IRQC2_PORTC_PCR22_bit at PORTC_PCR22.B18;
    sbit  IRQC3_PORTC_PCR22_bit at PORTC_PCR22.B19;
    sbit  ISF_PORTC_PCR22_bit at PORTC_PCR22.B24;

sfr unsigned long   volatile PORTC_PCR23          absolute 0x4004B05C;
    sbit  PS_PORTC_PCR23_bit at PORTC_PCR23.B0;
    sbit  PE_PORTC_PCR23_bit at PORTC_PCR23.B1;
    sbit  SRE_PORTC_PCR23_bit at PORTC_PCR23.B2;
    sbit  PFE_PORTC_PCR23_bit at PORTC_PCR23.B4;
    sbit  ODE_PORTC_PCR23_bit at PORTC_PCR23.B5;
    sbit  DSE_PORTC_PCR23_bit at PORTC_PCR23.B6;
    sbit  MUX0_PORTC_PCR23_bit at PORTC_PCR23.B8;
    sbit  MUX1_PORTC_PCR23_bit at PORTC_PCR23.B9;
    sbit  MUX2_PORTC_PCR23_bit at PORTC_PCR23.B10;
    sbit  MUX3_PORTC_PCR23_bit at PORTC_PCR23.B11;
    sbit  LK_PORTC_PCR23_bit at PORTC_PCR23.B15;
    sbit  IRQC0_PORTC_PCR23_bit at PORTC_PCR23.B16;
    sbit  IRQC1_PORTC_PCR23_bit at PORTC_PCR23.B17;
    sbit  IRQC2_PORTC_PCR23_bit at PORTC_PCR23.B18;
    sbit  IRQC3_PORTC_PCR23_bit at PORTC_PCR23.B19;
    sbit  ISF_PORTC_PCR23_bit at PORTC_PCR23.B24;

sfr unsigned long   volatile PORTC_PCR24          absolute 0x4004B060;
    sbit  PS_PORTC_PCR24_bit at PORTC_PCR24.B0;
    sbit  PE_PORTC_PCR24_bit at PORTC_PCR24.B1;
    sbit  SRE_PORTC_PCR24_bit at PORTC_PCR24.B2;
    sbit  PFE_PORTC_PCR24_bit at PORTC_PCR24.B4;
    sbit  ODE_PORTC_PCR24_bit at PORTC_PCR24.B5;
    sbit  DSE_PORTC_PCR24_bit at PORTC_PCR24.B6;
    sbit  MUX0_PORTC_PCR24_bit at PORTC_PCR24.B8;
    sbit  MUX1_PORTC_PCR24_bit at PORTC_PCR24.B9;
    sbit  MUX2_PORTC_PCR24_bit at PORTC_PCR24.B10;
    sbit  MUX3_PORTC_PCR24_bit at PORTC_PCR24.B11;
    sbit  LK_PORTC_PCR24_bit at PORTC_PCR24.B15;
    sbit  IRQC0_PORTC_PCR24_bit at PORTC_PCR24.B16;
    sbit  IRQC1_PORTC_PCR24_bit at PORTC_PCR24.B17;
    sbit  IRQC2_PORTC_PCR24_bit at PORTC_PCR24.B18;
    sbit  IRQC3_PORTC_PCR24_bit at PORTC_PCR24.B19;
    sbit  ISF_PORTC_PCR24_bit at PORTC_PCR24.B24;

sfr unsigned long   volatile PORTC_PCR25          absolute 0x4004B064;
    sbit  PS_PORTC_PCR25_bit at PORTC_PCR25.B0;
    sbit  PE_PORTC_PCR25_bit at PORTC_PCR25.B1;
    sbit  SRE_PORTC_PCR25_bit at PORTC_PCR25.B2;
    sbit  PFE_PORTC_PCR25_bit at PORTC_PCR25.B4;
    sbit  ODE_PORTC_PCR25_bit at PORTC_PCR25.B5;
    sbit  DSE_PORTC_PCR25_bit at PORTC_PCR25.B6;
    sbit  MUX0_PORTC_PCR25_bit at PORTC_PCR25.B8;
    sbit  MUX1_PORTC_PCR25_bit at PORTC_PCR25.B9;
    sbit  MUX2_PORTC_PCR25_bit at PORTC_PCR25.B10;
    sbit  MUX3_PORTC_PCR25_bit at PORTC_PCR25.B11;
    sbit  LK_PORTC_PCR25_bit at PORTC_PCR25.B15;
    sbit  IRQC0_PORTC_PCR25_bit at PORTC_PCR25.B16;
    sbit  IRQC1_PORTC_PCR25_bit at PORTC_PCR25.B17;
    sbit  IRQC2_PORTC_PCR25_bit at PORTC_PCR25.B18;
    sbit  IRQC3_PORTC_PCR25_bit at PORTC_PCR25.B19;
    sbit  ISF_PORTC_PCR25_bit at PORTC_PCR25.B24;

sfr unsigned long   volatile PORTC_PCR26          absolute 0x4004B068;
    sbit  PS_PORTC_PCR26_bit at PORTC_PCR26.B0;
    sbit  PE_PORTC_PCR26_bit at PORTC_PCR26.B1;
    sbit  SRE_PORTC_PCR26_bit at PORTC_PCR26.B2;
    sbit  PFE_PORTC_PCR26_bit at PORTC_PCR26.B4;
    sbit  ODE_PORTC_PCR26_bit at PORTC_PCR26.B5;
    sbit  DSE_PORTC_PCR26_bit at PORTC_PCR26.B6;
    sbit  MUX0_PORTC_PCR26_bit at PORTC_PCR26.B8;
    sbit  MUX1_PORTC_PCR26_bit at PORTC_PCR26.B9;
    sbit  MUX2_PORTC_PCR26_bit at PORTC_PCR26.B10;
    sbit  MUX3_PORTC_PCR26_bit at PORTC_PCR26.B11;
    sbit  LK_PORTC_PCR26_bit at PORTC_PCR26.B15;
    sbit  IRQC0_PORTC_PCR26_bit at PORTC_PCR26.B16;
    sbit  IRQC1_PORTC_PCR26_bit at PORTC_PCR26.B17;
    sbit  IRQC2_PORTC_PCR26_bit at PORTC_PCR26.B18;
    sbit  IRQC3_PORTC_PCR26_bit at PORTC_PCR26.B19;
    sbit  ISF_PORTC_PCR26_bit at PORTC_PCR26.B24;

sfr unsigned long   volatile PORTC_PCR27          absolute 0x4004B06C;
    sbit  PS_PORTC_PCR27_bit at PORTC_PCR27.B0;
    sbit  PE_PORTC_PCR27_bit at PORTC_PCR27.B1;
    sbit  SRE_PORTC_PCR27_bit at PORTC_PCR27.B2;
    sbit  PFE_PORTC_PCR27_bit at PORTC_PCR27.B4;
    sbit  ODE_PORTC_PCR27_bit at PORTC_PCR27.B5;
    sbit  DSE_PORTC_PCR27_bit at PORTC_PCR27.B6;
    sbit  MUX0_PORTC_PCR27_bit at PORTC_PCR27.B8;
    sbit  MUX1_PORTC_PCR27_bit at PORTC_PCR27.B9;
    sbit  MUX2_PORTC_PCR27_bit at PORTC_PCR27.B10;
    sbit  MUX3_PORTC_PCR27_bit at PORTC_PCR27.B11;
    sbit  LK_PORTC_PCR27_bit at PORTC_PCR27.B15;
    sbit  IRQC0_PORTC_PCR27_bit at PORTC_PCR27.B16;
    sbit  IRQC1_PORTC_PCR27_bit at PORTC_PCR27.B17;
    sbit  IRQC2_PORTC_PCR27_bit at PORTC_PCR27.B18;
    sbit  IRQC3_PORTC_PCR27_bit at PORTC_PCR27.B19;
    sbit  ISF_PORTC_PCR27_bit at PORTC_PCR27.B24;

sfr unsigned long   volatile PORTC_PCR28          absolute 0x4004B070;
    sbit  PS_PORTC_PCR28_bit at PORTC_PCR28.B0;
    sbit  PE_PORTC_PCR28_bit at PORTC_PCR28.B1;
    sbit  SRE_PORTC_PCR28_bit at PORTC_PCR28.B2;
    sbit  PFE_PORTC_PCR28_bit at PORTC_PCR28.B4;
    sbit  ODE_PORTC_PCR28_bit at PORTC_PCR28.B5;
    sbit  DSE_PORTC_PCR28_bit at PORTC_PCR28.B6;
    sbit  MUX0_PORTC_PCR28_bit at PORTC_PCR28.B8;
    sbit  MUX1_PORTC_PCR28_bit at PORTC_PCR28.B9;
    sbit  MUX2_PORTC_PCR28_bit at PORTC_PCR28.B10;
    sbit  MUX3_PORTC_PCR28_bit at PORTC_PCR28.B11;
    sbit  LK_PORTC_PCR28_bit at PORTC_PCR28.B15;
    sbit  IRQC0_PORTC_PCR28_bit at PORTC_PCR28.B16;
    sbit  IRQC1_PORTC_PCR28_bit at PORTC_PCR28.B17;
    sbit  IRQC2_PORTC_PCR28_bit at PORTC_PCR28.B18;
    sbit  IRQC3_PORTC_PCR28_bit at PORTC_PCR28.B19;
    sbit  ISF_PORTC_PCR28_bit at PORTC_PCR28.B24;

sfr unsigned long   volatile PORTC_PCR29          absolute 0x4004B074;
    sbit  PS_PORTC_PCR29_bit at PORTC_PCR29.B0;
    sbit  PE_PORTC_PCR29_bit at PORTC_PCR29.B1;
    sbit  SRE_PORTC_PCR29_bit at PORTC_PCR29.B2;
    sbit  PFE_PORTC_PCR29_bit at PORTC_PCR29.B4;
    sbit  ODE_PORTC_PCR29_bit at PORTC_PCR29.B5;
    sbit  DSE_PORTC_PCR29_bit at PORTC_PCR29.B6;
    sbit  MUX0_PORTC_PCR29_bit at PORTC_PCR29.B8;
    sbit  MUX1_PORTC_PCR29_bit at PORTC_PCR29.B9;
    sbit  MUX2_PORTC_PCR29_bit at PORTC_PCR29.B10;
    sbit  MUX3_PORTC_PCR29_bit at PORTC_PCR29.B11;
    sbit  LK_PORTC_PCR29_bit at PORTC_PCR29.B15;
    sbit  IRQC0_PORTC_PCR29_bit at PORTC_PCR29.B16;
    sbit  IRQC1_PORTC_PCR29_bit at PORTC_PCR29.B17;
    sbit  IRQC2_PORTC_PCR29_bit at PORTC_PCR29.B18;
    sbit  IRQC3_PORTC_PCR29_bit at PORTC_PCR29.B19;
    sbit  ISF_PORTC_PCR29_bit at PORTC_PCR29.B24;

sfr unsigned long   volatile PORTC_PCR30          absolute 0x4004B078;
    sbit  PS_PORTC_PCR30_bit at PORTC_PCR30.B0;
    sbit  PE_PORTC_PCR30_bit at PORTC_PCR30.B1;
    sbit  SRE_PORTC_PCR30_bit at PORTC_PCR30.B2;
    sbit  PFE_PORTC_PCR30_bit at PORTC_PCR30.B4;
    sbit  ODE_PORTC_PCR30_bit at PORTC_PCR30.B5;
    sbit  DSE_PORTC_PCR30_bit at PORTC_PCR30.B6;
    sbit  MUX0_PORTC_PCR30_bit at PORTC_PCR30.B8;
    sbit  MUX1_PORTC_PCR30_bit at PORTC_PCR30.B9;
    sbit  MUX2_PORTC_PCR30_bit at PORTC_PCR30.B10;
    sbit  MUX3_PORTC_PCR30_bit at PORTC_PCR30.B11;
    sbit  LK_PORTC_PCR30_bit at PORTC_PCR30.B15;
    sbit  IRQC0_PORTC_PCR30_bit at PORTC_PCR30.B16;
    sbit  IRQC1_PORTC_PCR30_bit at PORTC_PCR30.B17;
    sbit  IRQC2_PORTC_PCR30_bit at PORTC_PCR30.B18;
    sbit  IRQC3_PORTC_PCR30_bit at PORTC_PCR30.B19;
    sbit  ISF_PORTC_PCR30_bit at PORTC_PCR30.B24;

sfr unsigned long   volatile PORTC_PCR31          absolute 0x4004B07C;
    sbit  PS_PORTC_PCR31_bit at PORTC_PCR31.B0;
    sbit  PE_PORTC_PCR31_bit at PORTC_PCR31.B1;
    sbit  SRE_PORTC_PCR31_bit at PORTC_PCR31.B2;
    sbit  PFE_PORTC_PCR31_bit at PORTC_PCR31.B4;
    sbit  ODE_PORTC_PCR31_bit at PORTC_PCR31.B5;
    sbit  DSE_PORTC_PCR31_bit at PORTC_PCR31.B6;
    sbit  MUX0_PORTC_PCR31_bit at PORTC_PCR31.B8;
    sbit  MUX1_PORTC_PCR31_bit at PORTC_PCR31.B9;
    sbit  MUX2_PORTC_PCR31_bit at PORTC_PCR31.B10;
    sbit  MUX3_PORTC_PCR31_bit at PORTC_PCR31.B11;
    sbit  LK_PORTC_PCR31_bit at PORTC_PCR31.B15;
    sbit  IRQC0_PORTC_PCR31_bit at PORTC_PCR31.B16;
    sbit  IRQC1_PORTC_PCR31_bit at PORTC_PCR31.B17;
    sbit  IRQC2_PORTC_PCR31_bit at PORTC_PCR31.B18;
    sbit  IRQC3_PORTC_PCR31_bit at PORTC_PCR31.B19;
    sbit  ISF_PORTC_PCR31_bit at PORTC_PCR31.B24;

sfr unsigned long   volatile PORTC_GPCLR          absolute 0x4004B080;
    sbit  GPWD0_PORTC_GPCLR_bit at PORTC_GPCLR.B0;
    sbit  GPWD1_PORTC_GPCLR_bit at PORTC_GPCLR.B1;
    sbit  GPWD2_PORTC_GPCLR_bit at PORTC_GPCLR.B2;
    sbit  GPWD3_PORTC_GPCLR_bit at PORTC_GPCLR.B3;
    sbit  GPWD4_PORTC_GPCLR_bit at PORTC_GPCLR.B4;
    sbit  GPWD5_PORTC_GPCLR_bit at PORTC_GPCLR.B5;
    sbit  GPWD6_PORTC_GPCLR_bit at PORTC_GPCLR.B6;
    sbit  GPWD7_PORTC_GPCLR_bit at PORTC_GPCLR.B7;
    sbit  GPWD8_PORTC_GPCLR_bit at PORTC_GPCLR.B8;
    sbit  GPWD9_PORTC_GPCLR_bit at PORTC_GPCLR.B9;
    sbit  GPWD10_PORTC_GPCLR_bit at PORTC_GPCLR.B10;
    sbit  GPWD11_PORTC_GPCLR_bit at PORTC_GPCLR.B11;
    sbit  GPWD12_PORTC_GPCLR_bit at PORTC_GPCLR.B12;
    sbit  GPWD13_PORTC_GPCLR_bit at PORTC_GPCLR.B13;
    sbit  GPWD14_PORTC_GPCLR_bit at PORTC_GPCLR.B14;
    sbit  GPWD15_PORTC_GPCLR_bit at PORTC_GPCLR.B15;
    sbit  GPWE0_PORTC_GPCLR_bit at PORTC_GPCLR.B16;
    sbit  GPWE1_PORTC_GPCLR_bit at PORTC_GPCLR.B17;
    sbit  GPWE2_PORTC_GPCLR_bit at PORTC_GPCLR.B18;
    sbit  GPWE3_PORTC_GPCLR_bit at PORTC_GPCLR.B19;
    sbit  GPWE4_PORTC_GPCLR_bit at PORTC_GPCLR.B20;
    sbit  GPWE5_PORTC_GPCLR_bit at PORTC_GPCLR.B21;
    sbit  GPWE6_PORTC_GPCLR_bit at PORTC_GPCLR.B22;
    sbit  GPWE7_PORTC_GPCLR_bit at PORTC_GPCLR.B23;
    sbit  GPWE8_PORTC_GPCLR_bit at PORTC_GPCLR.B24;
    sbit  GPWE9_PORTC_GPCLR_bit at PORTC_GPCLR.B25;
    sbit  GPWE10_PORTC_GPCLR_bit at PORTC_GPCLR.B26;
    sbit  GPWE11_PORTC_GPCLR_bit at PORTC_GPCLR.B27;
    sbit  GPWE12_PORTC_GPCLR_bit at PORTC_GPCLR.B28;
    sbit  GPWE13_PORTC_GPCLR_bit at PORTC_GPCLR.B29;
    sbit  GPWE14_PORTC_GPCLR_bit at PORTC_GPCLR.B30;
    sbit  GPWE15_PORTC_GPCLR_bit at PORTC_GPCLR.B31;

sfr unsigned long   volatile PORTC_GPCHR          absolute 0x4004B084;
    sbit  GPWD0_PORTC_GPCHR_bit at PORTC_GPCHR.B0;
    sbit  GPWD1_PORTC_GPCHR_bit at PORTC_GPCHR.B1;
    sbit  GPWD2_PORTC_GPCHR_bit at PORTC_GPCHR.B2;
    sbit  GPWD3_PORTC_GPCHR_bit at PORTC_GPCHR.B3;
    sbit  GPWD4_PORTC_GPCHR_bit at PORTC_GPCHR.B4;
    sbit  GPWD5_PORTC_GPCHR_bit at PORTC_GPCHR.B5;
    sbit  GPWD6_PORTC_GPCHR_bit at PORTC_GPCHR.B6;
    sbit  GPWD7_PORTC_GPCHR_bit at PORTC_GPCHR.B7;
    sbit  GPWD8_PORTC_GPCHR_bit at PORTC_GPCHR.B8;
    sbit  GPWD9_PORTC_GPCHR_bit at PORTC_GPCHR.B9;
    sbit  GPWD10_PORTC_GPCHR_bit at PORTC_GPCHR.B10;
    sbit  GPWD11_PORTC_GPCHR_bit at PORTC_GPCHR.B11;
    sbit  GPWD12_PORTC_GPCHR_bit at PORTC_GPCHR.B12;
    sbit  GPWD13_PORTC_GPCHR_bit at PORTC_GPCHR.B13;
    sbit  GPWD14_PORTC_GPCHR_bit at PORTC_GPCHR.B14;
    sbit  GPWD15_PORTC_GPCHR_bit at PORTC_GPCHR.B15;
    sbit  GPWE0_PORTC_GPCHR_bit at PORTC_GPCHR.B16;
    sbit  GPWE1_PORTC_GPCHR_bit at PORTC_GPCHR.B17;
    sbit  GPWE2_PORTC_GPCHR_bit at PORTC_GPCHR.B18;
    sbit  GPWE3_PORTC_GPCHR_bit at PORTC_GPCHR.B19;
    sbit  GPWE4_PORTC_GPCHR_bit at PORTC_GPCHR.B20;
    sbit  GPWE5_PORTC_GPCHR_bit at PORTC_GPCHR.B21;
    sbit  GPWE6_PORTC_GPCHR_bit at PORTC_GPCHR.B22;
    sbit  GPWE7_PORTC_GPCHR_bit at PORTC_GPCHR.B23;
    sbit  GPWE8_PORTC_GPCHR_bit at PORTC_GPCHR.B24;
    sbit  GPWE9_PORTC_GPCHR_bit at PORTC_GPCHR.B25;
    sbit  GPWE10_PORTC_GPCHR_bit at PORTC_GPCHR.B26;
    sbit  GPWE11_PORTC_GPCHR_bit at PORTC_GPCHR.B27;
    sbit  GPWE12_PORTC_GPCHR_bit at PORTC_GPCHR.B28;
    sbit  GPWE13_PORTC_GPCHR_bit at PORTC_GPCHR.B29;
    sbit  GPWE14_PORTC_GPCHR_bit at PORTC_GPCHR.B30;
    sbit  GPWE15_PORTC_GPCHR_bit at PORTC_GPCHR.B31;

sfr unsigned long   volatile PORTC_ISFR           absolute 0x4004B0A0;
    sbit  ISF0_PORTC_ISFR_bit at PORTC_ISFR.B0;
    sbit  ISF1_PORTC_ISFR_bit at PORTC_ISFR.B1;
    sbit  ISF2_PORTC_ISFR_bit at PORTC_ISFR.B2;
    sbit  ISF3_PORTC_ISFR_bit at PORTC_ISFR.B3;
    sbit  ISF4_PORTC_ISFR_bit at PORTC_ISFR.B4;
    sbit  ISF5_PORTC_ISFR_bit at PORTC_ISFR.B5;
    sbit  ISF6_PORTC_ISFR_bit at PORTC_ISFR.B6;
    sbit  ISF7_PORTC_ISFR_bit at PORTC_ISFR.B7;
    sbit  ISF8_PORTC_ISFR_bit at PORTC_ISFR.B8;
    sbit  ISF9_PORTC_ISFR_bit at PORTC_ISFR.B9;
    sbit  ISF10_PORTC_ISFR_bit at PORTC_ISFR.B10;
    sbit  ISF11_PORTC_ISFR_bit at PORTC_ISFR.B11;
    sbit  ISF12_PORTC_ISFR_bit at PORTC_ISFR.B12;
    sbit  ISF13_PORTC_ISFR_bit at PORTC_ISFR.B13;
    sbit  ISF14_PORTC_ISFR_bit at PORTC_ISFR.B14;
    sbit  ISF15_PORTC_ISFR_bit at PORTC_ISFR.B15;
    sbit  ISF16_PORTC_ISFR_bit at PORTC_ISFR.B16;
    sbit  ISF17_PORTC_ISFR_bit at PORTC_ISFR.B17;
    sbit  ISF18_PORTC_ISFR_bit at PORTC_ISFR.B18;
    sbit  ISF19_PORTC_ISFR_bit at PORTC_ISFR.B19;
    sbit  ISF20_PORTC_ISFR_bit at PORTC_ISFR.B20;
    sbit  ISF21_PORTC_ISFR_bit at PORTC_ISFR.B21;
    sbit  ISF22_PORTC_ISFR_bit at PORTC_ISFR.B22;
    sbit  ISF23_PORTC_ISFR_bit at PORTC_ISFR.B23;
    sbit  ISF24_PORTC_ISFR_bit at PORTC_ISFR.B24;
    sbit  ISF25_PORTC_ISFR_bit at PORTC_ISFR.B25;
    sbit  ISF26_PORTC_ISFR_bit at PORTC_ISFR.B26;
    sbit  ISF27_PORTC_ISFR_bit at PORTC_ISFR.B27;
    sbit  ISF28_PORTC_ISFR_bit at PORTC_ISFR.B28;
    sbit  ISF29_PORTC_ISFR_bit at PORTC_ISFR.B29;
    sbit  ISF30_PORTC_ISFR_bit at PORTC_ISFR.B30;
    sbit  ISF31_PORTC_ISFR_bit at PORTC_ISFR.B31;

sfr unsigned long   volatile PORTD_PCR0           absolute 0x4004C000;
    sbit  PS_PORTD_PCR0_bit at PORTD_PCR0.B0;
    sbit  PE_PORTD_PCR0_bit at PORTD_PCR0.B1;
    sbit  SRE_PORTD_PCR0_bit at PORTD_PCR0.B2;
    sbit  PFE_PORTD_PCR0_bit at PORTD_PCR0.B4;
    sbit  ODE_PORTD_PCR0_bit at PORTD_PCR0.B5;
    sbit  DSE_PORTD_PCR0_bit at PORTD_PCR0.B6;
    sbit  MUX0_PORTD_PCR0_bit at PORTD_PCR0.B8;
    sbit  MUX1_PORTD_PCR0_bit at PORTD_PCR0.B9;
    sbit  MUX2_PORTD_PCR0_bit at PORTD_PCR0.B10;
    sbit  MUX3_PORTD_PCR0_bit at PORTD_PCR0.B11;
    sbit  LK_PORTD_PCR0_bit at PORTD_PCR0.B15;
    sbit  IRQC0_PORTD_PCR0_bit at PORTD_PCR0.B16;
    sbit  IRQC1_PORTD_PCR0_bit at PORTD_PCR0.B17;
    sbit  IRQC2_PORTD_PCR0_bit at PORTD_PCR0.B18;
    sbit  IRQC3_PORTD_PCR0_bit at PORTD_PCR0.B19;
    sbit  ISF_PORTD_PCR0_bit at PORTD_PCR0.B24;

sfr unsigned long   volatile PORTD_PCR1           absolute 0x4004C004;
    sbit  PS_PORTD_PCR1_bit at PORTD_PCR1.B0;
    sbit  PE_PORTD_PCR1_bit at PORTD_PCR1.B1;
    sbit  SRE_PORTD_PCR1_bit at PORTD_PCR1.B2;
    sbit  PFE_PORTD_PCR1_bit at PORTD_PCR1.B4;
    sbit  ODE_PORTD_PCR1_bit at PORTD_PCR1.B5;
    sbit  DSE_PORTD_PCR1_bit at PORTD_PCR1.B6;
    sbit  MUX0_PORTD_PCR1_bit at PORTD_PCR1.B8;
    sbit  MUX1_PORTD_PCR1_bit at PORTD_PCR1.B9;
    sbit  MUX2_PORTD_PCR1_bit at PORTD_PCR1.B10;
    sbit  MUX3_PORTD_PCR1_bit at PORTD_PCR1.B11;
    sbit  LK_PORTD_PCR1_bit at PORTD_PCR1.B15;
    sbit  IRQC0_PORTD_PCR1_bit at PORTD_PCR1.B16;
    sbit  IRQC1_PORTD_PCR1_bit at PORTD_PCR1.B17;
    sbit  IRQC2_PORTD_PCR1_bit at PORTD_PCR1.B18;
    sbit  IRQC3_PORTD_PCR1_bit at PORTD_PCR1.B19;
    sbit  ISF_PORTD_PCR1_bit at PORTD_PCR1.B24;

sfr unsigned long   volatile PORTD_PCR2           absolute 0x4004C008;
    sbit  PS_PORTD_PCR2_bit at PORTD_PCR2.B0;
    sbit  PE_PORTD_PCR2_bit at PORTD_PCR2.B1;
    sbit  SRE_PORTD_PCR2_bit at PORTD_PCR2.B2;
    sbit  PFE_PORTD_PCR2_bit at PORTD_PCR2.B4;
    sbit  ODE_PORTD_PCR2_bit at PORTD_PCR2.B5;
    sbit  DSE_PORTD_PCR2_bit at PORTD_PCR2.B6;
    sbit  MUX0_PORTD_PCR2_bit at PORTD_PCR2.B8;
    sbit  MUX1_PORTD_PCR2_bit at PORTD_PCR2.B9;
    sbit  MUX2_PORTD_PCR2_bit at PORTD_PCR2.B10;
    sbit  MUX3_PORTD_PCR2_bit at PORTD_PCR2.B11;
    sbit  LK_PORTD_PCR2_bit at PORTD_PCR2.B15;
    sbit  IRQC0_PORTD_PCR2_bit at PORTD_PCR2.B16;
    sbit  IRQC1_PORTD_PCR2_bit at PORTD_PCR2.B17;
    sbit  IRQC2_PORTD_PCR2_bit at PORTD_PCR2.B18;
    sbit  IRQC3_PORTD_PCR2_bit at PORTD_PCR2.B19;
    sbit  ISF_PORTD_PCR2_bit at PORTD_PCR2.B24;

sfr unsigned long   volatile PORTD_PCR3           absolute 0x4004C00C;
    sbit  PS_PORTD_PCR3_bit at PORTD_PCR3.B0;
    sbit  PE_PORTD_PCR3_bit at PORTD_PCR3.B1;
    sbit  SRE_PORTD_PCR3_bit at PORTD_PCR3.B2;
    sbit  PFE_PORTD_PCR3_bit at PORTD_PCR3.B4;
    sbit  ODE_PORTD_PCR3_bit at PORTD_PCR3.B5;
    sbit  DSE_PORTD_PCR3_bit at PORTD_PCR3.B6;
    sbit  MUX0_PORTD_PCR3_bit at PORTD_PCR3.B8;
    sbit  MUX1_PORTD_PCR3_bit at PORTD_PCR3.B9;
    sbit  MUX2_PORTD_PCR3_bit at PORTD_PCR3.B10;
    sbit  MUX3_PORTD_PCR3_bit at PORTD_PCR3.B11;
    sbit  LK_PORTD_PCR3_bit at PORTD_PCR3.B15;
    sbit  IRQC0_PORTD_PCR3_bit at PORTD_PCR3.B16;
    sbit  IRQC1_PORTD_PCR3_bit at PORTD_PCR3.B17;
    sbit  IRQC2_PORTD_PCR3_bit at PORTD_PCR3.B18;
    sbit  IRQC3_PORTD_PCR3_bit at PORTD_PCR3.B19;
    sbit  ISF_PORTD_PCR3_bit at PORTD_PCR3.B24;

sfr unsigned long   volatile PORTD_PCR4           absolute 0x4004C010;
    sbit  PS_PORTD_PCR4_bit at PORTD_PCR4.B0;
    sbit  PE_PORTD_PCR4_bit at PORTD_PCR4.B1;
    sbit  SRE_PORTD_PCR4_bit at PORTD_PCR4.B2;
    sbit  PFE_PORTD_PCR4_bit at PORTD_PCR4.B4;
    sbit  ODE_PORTD_PCR4_bit at PORTD_PCR4.B5;
    sbit  DSE_PORTD_PCR4_bit at PORTD_PCR4.B6;
    sbit  MUX0_PORTD_PCR4_bit at PORTD_PCR4.B8;
    sbit  MUX1_PORTD_PCR4_bit at PORTD_PCR4.B9;
    sbit  MUX2_PORTD_PCR4_bit at PORTD_PCR4.B10;
    sbit  MUX3_PORTD_PCR4_bit at PORTD_PCR4.B11;
    sbit  LK_PORTD_PCR4_bit at PORTD_PCR4.B15;
    sbit  IRQC0_PORTD_PCR4_bit at PORTD_PCR4.B16;
    sbit  IRQC1_PORTD_PCR4_bit at PORTD_PCR4.B17;
    sbit  IRQC2_PORTD_PCR4_bit at PORTD_PCR4.B18;
    sbit  IRQC3_PORTD_PCR4_bit at PORTD_PCR4.B19;
    sbit  ISF_PORTD_PCR4_bit at PORTD_PCR4.B24;

sfr unsigned long   volatile PORTD_PCR5           absolute 0x4004C014;
    sbit  PS_PORTD_PCR5_bit at PORTD_PCR5.B0;
    sbit  PE_PORTD_PCR5_bit at PORTD_PCR5.B1;
    sbit  SRE_PORTD_PCR5_bit at PORTD_PCR5.B2;
    sbit  PFE_PORTD_PCR5_bit at PORTD_PCR5.B4;
    sbit  ODE_PORTD_PCR5_bit at PORTD_PCR5.B5;
    sbit  DSE_PORTD_PCR5_bit at PORTD_PCR5.B6;
    sbit  MUX0_PORTD_PCR5_bit at PORTD_PCR5.B8;
    sbit  MUX1_PORTD_PCR5_bit at PORTD_PCR5.B9;
    sbit  MUX2_PORTD_PCR5_bit at PORTD_PCR5.B10;
    sbit  MUX3_PORTD_PCR5_bit at PORTD_PCR5.B11;
    sbit  LK_PORTD_PCR5_bit at PORTD_PCR5.B15;
    sbit  IRQC0_PORTD_PCR5_bit at PORTD_PCR5.B16;
    sbit  IRQC1_PORTD_PCR5_bit at PORTD_PCR5.B17;
    sbit  IRQC2_PORTD_PCR5_bit at PORTD_PCR5.B18;
    sbit  IRQC3_PORTD_PCR5_bit at PORTD_PCR5.B19;
    sbit  ISF_PORTD_PCR5_bit at PORTD_PCR5.B24;

sfr unsigned long   volatile PORTD_PCR6           absolute 0x4004C018;
    sbit  PS_PORTD_PCR6_bit at PORTD_PCR6.B0;
    sbit  PE_PORTD_PCR6_bit at PORTD_PCR6.B1;
    sbit  SRE_PORTD_PCR6_bit at PORTD_PCR6.B2;
    sbit  PFE_PORTD_PCR6_bit at PORTD_PCR6.B4;
    sbit  ODE_PORTD_PCR6_bit at PORTD_PCR6.B5;
    sbit  DSE_PORTD_PCR6_bit at PORTD_PCR6.B6;
    sbit  MUX0_PORTD_PCR6_bit at PORTD_PCR6.B8;
    sbit  MUX1_PORTD_PCR6_bit at PORTD_PCR6.B9;
    sbit  MUX2_PORTD_PCR6_bit at PORTD_PCR6.B10;
    sbit  MUX3_PORTD_PCR6_bit at PORTD_PCR6.B11;
    sbit  LK_PORTD_PCR6_bit at PORTD_PCR6.B15;
    sbit  IRQC0_PORTD_PCR6_bit at PORTD_PCR6.B16;
    sbit  IRQC1_PORTD_PCR6_bit at PORTD_PCR6.B17;
    sbit  IRQC2_PORTD_PCR6_bit at PORTD_PCR6.B18;
    sbit  IRQC3_PORTD_PCR6_bit at PORTD_PCR6.B19;
    sbit  ISF_PORTD_PCR6_bit at PORTD_PCR6.B24;

sfr unsigned long   volatile PORTD_PCR7           absolute 0x4004C01C;
    sbit  PS_PORTD_PCR7_bit at PORTD_PCR7.B0;
    sbit  PE_PORTD_PCR7_bit at PORTD_PCR7.B1;
    sbit  SRE_PORTD_PCR7_bit at PORTD_PCR7.B2;
    sbit  PFE_PORTD_PCR7_bit at PORTD_PCR7.B4;
    sbit  ODE_PORTD_PCR7_bit at PORTD_PCR7.B5;
    sbit  DSE_PORTD_PCR7_bit at PORTD_PCR7.B6;
    sbit  MUX0_PORTD_PCR7_bit at PORTD_PCR7.B8;
    sbit  MUX1_PORTD_PCR7_bit at PORTD_PCR7.B9;
    sbit  MUX2_PORTD_PCR7_bit at PORTD_PCR7.B10;
    sbit  MUX3_PORTD_PCR7_bit at PORTD_PCR7.B11;
    sbit  LK_PORTD_PCR7_bit at PORTD_PCR7.B15;
    sbit  IRQC0_PORTD_PCR7_bit at PORTD_PCR7.B16;
    sbit  IRQC1_PORTD_PCR7_bit at PORTD_PCR7.B17;
    sbit  IRQC2_PORTD_PCR7_bit at PORTD_PCR7.B18;
    sbit  IRQC3_PORTD_PCR7_bit at PORTD_PCR7.B19;
    sbit  ISF_PORTD_PCR7_bit at PORTD_PCR7.B24;

sfr unsigned long   volatile PORTD_PCR8           absolute 0x4004C020;
    sbit  PS_PORTD_PCR8_bit at PORTD_PCR8.B0;
    sbit  PE_PORTD_PCR8_bit at PORTD_PCR8.B1;
    sbit  SRE_PORTD_PCR8_bit at PORTD_PCR8.B2;
    sbit  PFE_PORTD_PCR8_bit at PORTD_PCR8.B4;
    sbit  ODE_PORTD_PCR8_bit at PORTD_PCR8.B5;
    sbit  DSE_PORTD_PCR8_bit at PORTD_PCR8.B6;
    sbit  MUX0_PORTD_PCR8_bit at PORTD_PCR8.B8;
    sbit  MUX1_PORTD_PCR8_bit at PORTD_PCR8.B9;
    sbit  MUX2_PORTD_PCR8_bit at PORTD_PCR8.B10;
    sbit  MUX3_PORTD_PCR8_bit at PORTD_PCR8.B11;
    sbit  LK_PORTD_PCR8_bit at PORTD_PCR8.B15;
    sbit  IRQC0_PORTD_PCR8_bit at PORTD_PCR8.B16;
    sbit  IRQC1_PORTD_PCR8_bit at PORTD_PCR8.B17;
    sbit  IRQC2_PORTD_PCR8_bit at PORTD_PCR8.B18;
    sbit  IRQC3_PORTD_PCR8_bit at PORTD_PCR8.B19;
    sbit  ISF_PORTD_PCR8_bit at PORTD_PCR8.B24;

sfr unsigned long   volatile PORTD_PCR9           absolute 0x4004C024;
    sbit  PS_PORTD_PCR9_bit at PORTD_PCR9.B0;
    sbit  PE_PORTD_PCR9_bit at PORTD_PCR9.B1;
    sbit  SRE_PORTD_PCR9_bit at PORTD_PCR9.B2;
    sbit  PFE_PORTD_PCR9_bit at PORTD_PCR9.B4;
    sbit  ODE_PORTD_PCR9_bit at PORTD_PCR9.B5;
    sbit  DSE_PORTD_PCR9_bit at PORTD_PCR9.B6;
    sbit  MUX0_PORTD_PCR9_bit at PORTD_PCR9.B8;
    sbit  MUX1_PORTD_PCR9_bit at PORTD_PCR9.B9;
    sbit  MUX2_PORTD_PCR9_bit at PORTD_PCR9.B10;
    sbit  MUX3_PORTD_PCR9_bit at PORTD_PCR9.B11;
    sbit  LK_PORTD_PCR9_bit at PORTD_PCR9.B15;
    sbit  IRQC0_PORTD_PCR9_bit at PORTD_PCR9.B16;
    sbit  IRQC1_PORTD_PCR9_bit at PORTD_PCR9.B17;
    sbit  IRQC2_PORTD_PCR9_bit at PORTD_PCR9.B18;
    sbit  IRQC3_PORTD_PCR9_bit at PORTD_PCR9.B19;
    sbit  ISF_PORTD_PCR9_bit at PORTD_PCR9.B24;

sfr unsigned long   volatile PORTD_PCR10          absolute 0x4004C028;
    sbit  PS_PORTD_PCR10_bit at PORTD_PCR10.B0;
    sbit  PE_PORTD_PCR10_bit at PORTD_PCR10.B1;
    sbit  SRE_PORTD_PCR10_bit at PORTD_PCR10.B2;
    sbit  PFE_PORTD_PCR10_bit at PORTD_PCR10.B4;
    sbit  ODE_PORTD_PCR10_bit at PORTD_PCR10.B5;
    sbit  DSE_PORTD_PCR10_bit at PORTD_PCR10.B6;
    sbit  MUX0_PORTD_PCR10_bit at PORTD_PCR10.B8;
    sbit  MUX1_PORTD_PCR10_bit at PORTD_PCR10.B9;
    sbit  MUX2_PORTD_PCR10_bit at PORTD_PCR10.B10;
    sbit  MUX3_PORTD_PCR10_bit at PORTD_PCR10.B11;
    sbit  LK_PORTD_PCR10_bit at PORTD_PCR10.B15;
    sbit  IRQC0_PORTD_PCR10_bit at PORTD_PCR10.B16;
    sbit  IRQC1_PORTD_PCR10_bit at PORTD_PCR10.B17;
    sbit  IRQC2_PORTD_PCR10_bit at PORTD_PCR10.B18;
    sbit  IRQC3_PORTD_PCR10_bit at PORTD_PCR10.B19;
    sbit  ISF_PORTD_PCR10_bit at PORTD_PCR10.B24;

sfr unsigned long   volatile PORTD_PCR11          absolute 0x4004C02C;
    sbit  PS_PORTD_PCR11_bit at PORTD_PCR11.B0;
    sbit  PE_PORTD_PCR11_bit at PORTD_PCR11.B1;
    sbit  SRE_PORTD_PCR11_bit at PORTD_PCR11.B2;
    sbit  PFE_PORTD_PCR11_bit at PORTD_PCR11.B4;
    sbit  ODE_PORTD_PCR11_bit at PORTD_PCR11.B5;
    sbit  DSE_PORTD_PCR11_bit at PORTD_PCR11.B6;
    sbit  MUX0_PORTD_PCR11_bit at PORTD_PCR11.B8;
    sbit  MUX1_PORTD_PCR11_bit at PORTD_PCR11.B9;
    sbit  MUX2_PORTD_PCR11_bit at PORTD_PCR11.B10;
    sbit  MUX3_PORTD_PCR11_bit at PORTD_PCR11.B11;
    sbit  LK_PORTD_PCR11_bit at PORTD_PCR11.B15;
    sbit  IRQC0_PORTD_PCR11_bit at PORTD_PCR11.B16;
    sbit  IRQC1_PORTD_PCR11_bit at PORTD_PCR11.B17;
    sbit  IRQC2_PORTD_PCR11_bit at PORTD_PCR11.B18;
    sbit  IRQC3_PORTD_PCR11_bit at PORTD_PCR11.B19;
    sbit  ISF_PORTD_PCR11_bit at PORTD_PCR11.B24;

sfr unsigned long   volatile PORTD_PCR12          absolute 0x4004C030;
    sbit  PS_PORTD_PCR12_bit at PORTD_PCR12.B0;
    sbit  PE_PORTD_PCR12_bit at PORTD_PCR12.B1;
    sbit  SRE_PORTD_PCR12_bit at PORTD_PCR12.B2;
    sbit  PFE_PORTD_PCR12_bit at PORTD_PCR12.B4;
    sbit  ODE_PORTD_PCR12_bit at PORTD_PCR12.B5;
    sbit  DSE_PORTD_PCR12_bit at PORTD_PCR12.B6;
    sbit  MUX0_PORTD_PCR12_bit at PORTD_PCR12.B8;
    sbit  MUX1_PORTD_PCR12_bit at PORTD_PCR12.B9;
    sbit  MUX2_PORTD_PCR12_bit at PORTD_PCR12.B10;
    sbit  MUX3_PORTD_PCR12_bit at PORTD_PCR12.B11;
    sbit  LK_PORTD_PCR12_bit at PORTD_PCR12.B15;
    sbit  IRQC0_PORTD_PCR12_bit at PORTD_PCR12.B16;
    sbit  IRQC1_PORTD_PCR12_bit at PORTD_PCR12.B17;
    sbit  IRQC2_PORTD_PCR12_bit at PORTD_PCR12.B18;
    sbit  IRQC3_PORTD_PCR12_bit at PORTD_PCR12.B19;
    sbit  ISF_PORTD_PCR12_bit at PORTD_PCR12.B24;

sfr unsigned long   volatile PORTD_PCR13          absolute 0x4004C034;
    sbit  PS_PORTD_PCR13_bit at PORTD_PCR13.B0;
    sbit  PE_PORTD_PCR13_bit at PORTD_PCR13.B1;
    sbit  SRE_PORTD_PCR13_bit at PORTD_PCR13.B2;
    sbit  PFE_PORTD_PCR13_bit at PORTD_PCR13.B4;
    sbit  ODE_PORTD_PCR13_bit at PORTD_PCR13.B5;
    sbit  DSE_PORTD_PCR13_bit at PORTD_PCR13.B6;
    sbit  MUX0_PORTD_PCR13_bit at PORTD_PCR13.B8;
    sbit  MUX1_PORTD_PCR13_bit at PORTD_PCR13.B9;
    sbit  MUX2_PORTD_PCR13_bit at PORTD_PCR13.B10;
    sbit  MUX3_PORTD_PCR13_bit at PORTD_PCR13.B11;
    sbit  LK_PORTD_PCR13_bit at PORTD_PCR13.B15;
    sbit  IRQC0_PORTD_PCR13_bit at PORTD_PCR13.B16;
    sbit  IRQC1_PORTD_PCR13_bit at PORTD_PCR13.B17;
    sbit  IRQC2_PORTD_PCR13_bit at PORTD_PCR13.B18;
    sbit  IRQC3_PORTD_PCR13_bit at PORTD_PCR13.B19;
    sbit  ISF_PORTD_PCR13_bit at PORTD_PCR13.B24;

sfr unsigned long   volatile PORTD_PCR14          absolute 0x4004C038;
    sbit  PS_PORTD_PCR14_bit at PORTD_PCR14.B0;
    sbit  PE_PORTD_PCR14_bit at PORTD_PCR14.B1;
    sbit  SRE_PORTD_PCR14_bit at PORTD_PCR14.B2;
    sbit  PFE_PORTD_PCR14_bit at PORTD_PCR14.B4;
    sbit  ODE_PORTD_PCR14_bit at PORTD_PCR14.B5;
    sbit  DSE_PORTD_PCR14_bit at PORTD_PCR14.B6;
    sbit  MUX0_PORTD_PCR14_bit at PORTD_PCR14.B8;
    sbit  MUX1_PORTD_PCR14_bit at PORTD_PCR14.B9;
    sbit  MUX2_PORTD_PCR14_bit at PORTD_PCR14.B10;
    sbit  MUX3_PORTD_PCR14_bit at PORTD_PCR14.B11;
    sbit  LK_PORTD_PCR14_bit at PORTD_PCR14.B15;
    sbit  IRQC0_PORTD_PCR14_bit at PORTD_PCR14.B16;
    sbit  IRQC1_PORTD_PCR14_bit at PORTD_PCR14.B17;
    sbit  IRQC2_PORTD_PCR14_bit at PORTD_PCR14.B18;
    sbit  IRQC3_PORTD_PCR14_bit at PORTD_PCR14.B19;
    sbit  ISF_PORTD_PCR14_bit at PORTD_PCR14.B24;

sfr unsigned long   volatile PORTD_PCR15          absolute 0x4004C03C;
    sbit  PS_PORTD_PCR15_bit at PORTD_PCR15.B0;
    sbit  PE_PORTD_PCR15_bit at PORTD_PCR15.B1;
    sbit  SRE_PORTD_PCR15_bit at PORTD_PCR15.B2;
    sbit  PFE_PORTD_PCR15_bit at PORTD_PCR15.B4;
    sbit  ODE_PORTD_PCR15_bit at PORTD_PCR15.B5;
    sbit  DSE_PORTD_PCR15_bit at PORTD_PCR15.B6;
    sbit  MUX0_PORTD_PCR15_bit at PORTD_PCR15.B8;
    sbit  MUX1_PORTD_PCR15_bit at PORTD_PCR15.B9;
    sbit  MUX2_PORTD_PCR15_bit at PORTD_PCR15.B10;
    sbit  MUX3_PORTD_PCR15_bit at PORTD_PCR15.B11;
    sbit  LK_PORTD_PCR15_bit at PORTD_PCR15.B15;
    sbit  IRQC0_PORTD_PCR15_bit at PORTD_PCR15.B16;
    sbit  IRQC1_PORTD_PCR15_bit at PORTD_PCR15.B17;
    sbit  IRQC2_PORTD_PCR15_bit at PORTD_PCR15.B18;
    sbit  IRQC3_PORTD_PCR15_bit at PORTD_PCR15.B19;
    sbit  ISF_PORTD_PCR15_bit at PORTD_PCR15.B24;

sfr unsigned long   volatile PORTD_PCR16          absolute 0x4004C040;
    sbit  PS_PORTD_PCR16_bit at PORTD_PCR16.B0;
    sbit  PE_PORTD_PCR16_bit at PORTD_PCR16.B1;
    sbit  SRE_PORTD_PCR16_bit at PORTD_PCR16.B2;
    sbit  PFE_PORTD_PCR16_bit at PORTD_PCR16.B4;
    sbit  ODE_PORTD_PCR16_bit at PORTD_PCR16.B5;
    sbit  DSE_PORTD_PCR16_bit at PORTD_PCR16.B6;
    sbit  MUX0_PORTD_PCR16_bit at PORTD_PCR16.B8;
    sbit  MUX1_PORTD_PCR16_bit at PORTD_PCR16.B9;
    sbit  MUX2_PORTD_PCR16_bit at PORTD_PCR16.B10;
    sbit  MUX3_PORTD_PCR16_bit at PORTD_PCR16.B11;
    sbit  LK_PORTD_PCR16_bit at PORTD_PCR16.B15;
    sbit  IRQC0_PORTD_PCR16_bit at PORTD_PCR16.B16;
    sbit  IRQC1_PORTD_PCR16_bit at PORTD_PCR16.B17;
    sbit  IRQC2_PORTD_PCR16_bit at PORTD_PCR16.B18;
    sbit  IRQC3_PORTD_PCR16_bit at PORTD_PCR16.B19;
    sbit  ISF_PORTD_PCR16_bit at PORTD_PCR16.B24;

sfr unsigned long   volatile PORTD_PCR17          absolute 0x4004C044;
    sbit  PS_PORTD_PCR17_bit at PORTD_PCR17.B0;
    sbit  PE_PORTD_PCR17_bit at PORTD_PCR17.B1;
    sbit  SRE_PORTD_PCR17_bit at PORTD_PCR17.B2;
    sbit  PFE_PORTD_PCR17_bit at PORTD_PCR17.B4;
    sbit  ODE_PORTD_PCR17_bit at PORTD_PCR17.B5;
    sbit  DSE_PORTD_PCR17_bit at PORTD_PCR17.B6;
    sbit  MUX0_PORTD_PCR17_bit at PORTD_PCR17.B8;
    sbit  MUX1_PORTD_PCR17_bit at PORTD_PCR17.B9;
    sbit  MUX2_PORTD_PCR17_bit at PORTD_PCR17.B10;
    sbit  MUX3_PORTD_PCR17_bit at PORTD_PCR17.B11;
    sbit  LK_PORTD_PCR17_bit at PORTD_PCR17.B15;
    sbit  IRQC0_PORTD_PCR17_bit at PORTD_PCR17.B16;
    sbit  IRQC1_PORTD_PCR17_bit at PORTD_PCR17.B17;
    sbit  IRQC2_PORTD_PCR17_bit at PORTD_PCR17.B18;
    sbit  IRQC3_PORTD_PCR17_bit at PORTD_PCR17.B19;
    sbit  ISF_PORTD_PCR17_bit at PORTD_PCR17.B24;

sfr unsigned long   volatile PORTD_PCR18          absolute 0x4004C048;
    sbit  PS_PORTD_PCR18_bit at PORTD_PCR18.B0;
    sbit  PE_PORTD_PCR18_bit at PORTD_PCR18.B1;
    sbit  SRE_PORTD_PCR18_bit at PORTD_PCR18.B2;
    sbit  PFE_PORTD_PCR18_bit at PORTD_PCR18.B4;
    sbit  ODE_PORTD_PCR18_bit at PORTD_PCR18.B5;
    sbit  DSE_PORTD_PCR18_bit at PORTD_PCR18.B6;
    sbit  MUX0_PORTD_PCR18_bit at PORTD_PCR18.B8;
    sbit  MUX1_PORTD_PCR18_bit at PORTD_PCR18.B9;
    sbit  MUX2_PORTD_PCR18_bit at PORTD_PCR18.B10;
    sbit  MUX3_PORTD_PCR18_bit at PORTD_PCR18.B11;
    sbit  LK_PORTD_PCR18_bit at PORTD_PCR18.B15;
    sbit  IRQC0_PORTD_PCR18_bit at PORTD_PCR18.B16;
    sbit  IRQC1_PORTD_PCR18_bit at PORTD_PCR18.B17;
    sbit  IRQC2_PORTD_PCR18_bit at PORTD_PCR18.B18;
    sbit  IRQC3_PORTD_PCR18_bit at PORTD_PCR18.B19;
    sbit  ISF_PORTD_PCR18_bit at PORTD_PCR18.B24;

sfr unsigned long   volatile PORTD_PCR19          absolute 0x4004C04C;
    sbit  PS_PORTD_PCR19_bit at PORTD_PCR19.B0;
    sbit  PE_PORTD_PCR19_bit at PORTD_PCR19.B1;
    sbit  SRE_PORTD_PCR19_bit at PORTD_PCR19.B2;
    sbit  PFE_PORTD_PCR19_bit at PORTD_PCR19.B4;
    sbit  ODE_PORTD_PCR19_bit at PORTD_PCR19.B5;
    sbit  DSE_PORTD_PCR19_bit at PORTD_PCR19.B6;
    sbit  MUX0_PORTD_PCR19_bit at PORTD_PCR19.B8;
    sbit  MUX1_PORTD_PCR19_bit at PORTD_PCR19.B9;
    sbit  MUX2_PORTD_PCR19_bit at PORTD_PCR19.B10;
    sbit  MUX3_PORTD_PCR19_bit at PORTD_PCR19.B11;
    sbit  LK_PORTD_PCR19_bit at PORTD_PCR19.B15;
    sbit  IRQC0_PORTD_PCR19_bit at PORTD_PCR19.B16;
    sbit  IRQC1_PORTD_PCR19_bit at PORTD_PCR19.B17;
    sbit  IRQC2_PORTD_PCR19_bit at PORTD_PCR19.B18;
    sbit  IRQC3_PORTD_PCR19_bit at PORTD_PCR19.B19;
    sbit  ISF_PORTD_PCR19_bit at PORTD_PCR19.B24;

sfr unsigned long   volatile PORTD_PCR20          absolute 0x4004C050;
    sbit  PS_PORTD_PCR20_bit at PORTD_PCR20.B0;
    sbit  PE_PORTD_PCR20_bit at PORTD_PCR20.B1;
    sbit  SRE_PORTD_PCR20_bit at PORTD_PCR20.B2;
    sbit  PFE_PORTD_PCR20_bit at PORTD_PCR20.B4;
    sbit  ODE_PORTD_PCR20_bit at PORTD_PCR20.B5;
    sbit  DSE_PORTD_PCR20_bit at PORTD_PCR20.B6;
    sbit  MUX0_PORTD_PCR20_bit at PORTD_PCR20.B8;
    sbit  MUX1_PORTD_PCR20_bit at PORTD_PCR20.B9;
    sbit  MUX2_PORTD_PCR20_bit at PORTD_PCR20.B10;
    sbit  MUX3_PORTD_PCR20_bit at PORTD_PCR20.B11;
    sbit  LK_PORTD_PCR20_bit at PORTD_PCR20.B15;
    sbit  IRQC0_PORTD_PCR20_bit at PORTD_PCR20.B16;
    sbit  IRQC1_PORTD_PCR20_bit at PORTD_PCR20.B17;
    sbit  IRQC2_PORTD_PCR20_bit at PORTD_PCR20.B18;
    sbit  IRQC3_PORTD_PCR20_bit at PORTD_PCR20.B19;
    sbit  ISF_PORTD_PCR20_bit at PORTD_PCR20.B24;

sfr unsigned long   volatile PORTD_PCR21          absolute 0x4004C054;
    sbit  PS_PORTD_PCR21_bit at PORTD_PCR21.B0;
    sbit  PE_PORTD_PCR21_bit at PORTD_PCR21.B1;
    sbit  SRE_PORTD_PCR21_bit at PORTD_PCR21.B2;
    sbit  PFE_PORTD_PCR21_bit at PORTD_PCR21.B4;
    sbit  ODE_PORTD_PCR21_bit at PORTD_PCR21.B5;
    sbit  DSE_PORTD_PCR21_bit at PORTD_PCR21.B6;
    sbit  MUX0_PORTD_PCR21_bit at PORTD_PCR21.B8;
    sbit  MUX1_PORTD_PCR21_bit at PORTD_PCR21.B9;
    sbit  MUX2_PORTD_PCR21_bit at PORTD_PCR21.B10;
    sbit  MUX3_PORTD_PCR21_bit at PORTD_PCR21.B11;
    sbit  LK_PORTD_PCR21_bit at PORTD_PCR21.B15;
    sbit  IRQC0_PORTD_PCR21_bit at PORTD_PCR21.B16;
    sbit  IRQC1_PORTD_PCR21_bit at PORTD_PCR21.B17;
    sbit  IRQC2_PORTD_PCR21_bit at PORTD_PCR21.B18;
    sbit  IRQC3_PORTD_PCR21_bit at PORTD_PCR21.B19;
    sbit  ISF_PORTD_PCR21_bit at PORTD_PCR21.B24;

sfr unsigned long   volatile PORTD_PCR22          absolute 0x4004C058;
    sbit  PS_PORTD_PCR22_bit at PORTD_PCR22.B0;
    sbit  PE_PORTD_PCR22_bit at PORTD_PCR22.B1;
    sbit  SRE_PORTD_PCR22_bit at PORTD_PCR22.B2;
    sbit  PFE_PORTD_PCR22_bit at PORTD_PCR22.B4;
    sbit  ODE_PORTD_PCR22_bit at PORTD_PCR22.B5;
    sbit  DSE_PORTD_PCR22_bit at PORTD_PCR22.B6;
    sbit  MUX0_PORTD_PCR22_bit at PORTD_PCR22.B8;
    sbit  MUX1_PORTD_PCR22_bit at PORTD_PCR22.B9;
    sbit  MUX2_PORTD_PCR22_bit at PORTD_PCR22.B10;
    sbit  MUX3_PORTD_PCR22_bit at PORTD_PCR22.B11;
    sbit  LK_PORTD_PCR22_bit at PORTD_PCR22.B15;
    sbit  IRQC0_PORTD_PCR22_bit at PORTD_PCR22.B16;
    sbit  IRQC1_PORTD_PCR22_bit at PORTD_PCR22.B17;
    sbit  IRQC2_PORTD_PCR22_bit at PORTD_PCR22.B18;
    sbit  IRQC3_PORTD_PCR22_bit at PORTD_PCR22.B19;
    sbit  ISF_PORTD_PCR22_bit at PORTD_PCR22.B24;

sfr unsigned long   volatile PORTD_PCR23          absolute 0x4004C05C;
    sbit  PS_PORTD_PCR23_bit at PORTD_PCR23.B0;
    sbit  PE_PORTD_PCR23_bit at PORTD_PCR23.B1;
    sbit  SRE_PORTD_PCR23_bit at PORTD_PCR23.B2;
    sbit  PFE_PORTD_PCR23_bit at PORTD_PCR23.B4;
    sbit  ODE_PORTD_PCR23_bit at PORTD_PCR23.B5;
    sbit  DSE_PORTD_PCR23_bit at PORTD_PCR23.B6;
    sbit  MUX0_PORTD_PCR23_bit at PORTD_PCR23.B8;
    sbit  MUX1_PORTD_PCR23_bit at PORTD_PCR23.B9;
    sbit  MUX2_PORTD_PCR23_bit at PORTD_PCR23.B10;
    sbit  MUX3_PORTD_PCR23_bit at PORTD_PCR23.B11;
    sbit  LK_PORTD_PCR23_bit at PORTD_PCR23.B15;
    sbit  IRQC0_PORTD_PCR23_bit at PORTD_PCR23.B16;
    sbit  IRQC1_PORTD_PCR23_bit at PORTD_PCR23.B17;
    sbit  IRQC2_PORTD_PCR23_bit at PORTD_PCR23.B18;
    sbit  IRQC3_PORTD_PCR23_bit at PORTD_PCR23.B19;
    sbit  ISF_PORTD_PCR23_bit at PORTD_PCR23.B24;

sfr unsigned long   volatile PORTD_PCR24          absolute 0x4004C060;
    sbit  PS_PORTD_PCR24_bit at PORTD_PCR24.B0;
    sbit  PE_PORTD_PCR24_bit at PORTD_PCR24.B1;
    sbit  SRE_PORTD_PCR24_bit at PORTD_PCR24.B2;
    sbit  PFE_PORTD_PCR24_bit at PORTD_PCR24.B4;
    sbit  ODE_PORTD_PCR24_bit at PORTD_PCR24.B5;
    sbit  DSE_PORTD_PCR24_bit at PORTD_PCR24.B6;
    sbit  MUX0_PORTD_PCR24_bit at PORTD_PCR24.B8;
    sbit  MUX1_PORTD_PCR24_bit at PORTD_PCR24.B9;
    sbit  MUX2_PORTD_PCR24_bit at PORTD_PCR24.B10;
    sbit  MUX3_PORTD_PCR24_bit at PORTD_PCR24.B11;
    sbit  LK_PORTD_PCR24_bit at PORTD_PCR24.B15;
    sbit  IRQC0_PORTD_PCR24_bit at PORTD_PCR24.B16;
    sbit  IRQC1_PORTD_PCR24_bit at PORTD_PCR24.B17;
    sbit  IRQC2_PORTD_PCR24_bit at PORTD_PCR24.B18;
    sbit  IRQC3_PORTD_PCR24_bit at PORTD_PCR24.B19;
    sbit  ISF_PORTD_PCR24_bit at PORTD_PCR24.B24;

sfr unsigned long   volatile PORTD_PCR25          absolute 0x4004C064;
    sbit  PS_PORTD_PCR25_bit at PORTD_PCR25.B0;
    sbit  PE_PORTD_PCR25_bit at PORTD_PCR25.B1;
    sbit  SRE_PORTD_PCR25_bit at PORTD_PCR25.B2;
    sbit  PFE_PORTD_PCR25_bit at PORTD_PCR25.B4;
    sbit  ODE_PORTD_PCR25_bit at PORTD_PCR25.B5;
    sbit  DSE_PORTD_PCR25_bit at PORTD_PCR25.B6;
    sbit  MUX0_PORTD_PCR25_bit at PORTD_PCR25.B8;
    sbit  MUX1_PORTD_PCR25_bit at PORTD_PCR25.B9;
    sbit  MUX2_PORTD_PCR25_bit at PORTD_PCR25.B10;
    sbit  MUX3_PORTD_PCR25_bit at PORTD_PCR25.B11;
    sbit  LK_PORTD_PCR25_bit at PORTD_PCR25.B15;
    sbit  IRQC0_PORTD_PCR25_bit at PORTD_PCR25.B16;
    sbit  IRQC1_PORTD_PCR25_bit at PORTD_PCR25.B17;
    sbit  IRQC2_PORTD_PCR25_bit at PORTD_PCR25.B18;
    sbit  IRQC3_PORTD_PCR25_bit at PORTD_PCR25.B19;
    sbit  ISF_PORTD_PCR25_bit at PORTD_PCR25.B24;

sfr unsigned long   volatile PORTD_PCR26          absolute 0x4004C068;
    sbit  PS_PORTD_PCR26_bit at PORTD_PCR26.B0;
    sbit  PE_PORTD_PCR26_bit at PORTD_PCR26.B1;
    sbit  SRE_PORTD_PCR26_bit at PORTD_PCR26.B2;
    sbit  PFE_PORTD_PCR26_bit at PORTD_PCR26.B4;
    sbit  ODE_PORTD_PCR26_bit at PORTD_PCR26.B5;
    sbit  DSE_PORTD_PCR26_bit at PORTD_PCR26.B6;
    sbit  MUX0_PORTD_PCR26_bit at PORTD_PCR26.B8;
    sbit  MUX1_PORTD_PCR26_bit at PORTD_PCR26.B9;
    sbit  MUX2_PORTD_PCR26_bit at PORTD_PCR26.B10;
    sbit  MUX3_PORTD_PCR26_bit at PORTD_PCR26.B11;
    sbit  LK_PORTD_PCR26_bit at PORTD_PCR26.B15;
    sbit  IRQC0_PORTD_PCR26_bit at PORTD_PCR26.B16;
    sbit  IRQC1_PORTD_PCR26_bit at PORTD_PCR26.B17;
    sbit  IRQC2_PORTD_PCR26_bit at PORTD_PCR26.B18;
    sbit  IRQC3_PORTD_PCR26_bit at PORTD_PCR26.B19;
    sbit  ISF_PORTD_PCR26_bit at PORTD_PCR26.B24;

sfr unsigned long   volatile PORTD_PCR27          absolute 0x4004C06C;
    sbit  PS_PORTD_PCR27_bit at PORTD_PCR27.B0;
    sbit  PE_PORTD_PCR27_bit at PORTD_PCR27.B1;
    sbit  SRE_PORTD_PCR27_bit at PORTD_PCR27.B2;
    sbit  PFE_PORTD_PCR27_bit at PORTD_PCR27.B4;
    sbit  ODE_PORTD_PCR27_bit at PORTD_PCR27.B5;
    sbit  DSE_PORTD_PCR27_bit at PORTD_PCR27.B6;
    sbit  MUX0_PORTD_PCR27_bit at PORTD_PCR27.B8;
    sbit  MUX1_PORTD_PCR27_bit at PORTD_PCR27.B9;
    sbit  MUX2_PORTD_PCR27_bit at PORTD_PCR27.B10;
    sbit  MUX3_PORTD_PCR27_bit at PORTD_PCR27.B11;
    sbit  LK_PORTD_PCR27_bit at PORTD_PCR27.B15;
    sbit  IRQC0_PORTD_PCR27_bit at PORTD_PCR27.B16;
    sbit  IRQC1_PORTD_PCR27_bit at PORTD_PCR27.B17;
    sbit  IRQC2_PORTD_PCR27_bit at PORTD_PCR27.B18;
    sbit  IRQC3_PORTD_PCR27_bit at PORTD_PCR27.B19;
    sbit  ISF_PORTD_PCR27_bit at PORTD_PCR27.B24;

sfr unsigned long   volatile PORTD_PCR28          absolute 0x4004C070;
    sbit  PS_PORTD_PCR28_bit at PORTD_PCR28.B0;
    sbit  PE_PORTD_PCR28_bit at PORTD_PCR28.B1;
    sbit  SRE_PORTD_PCR28_bit at PORTD_PCR28.B2;
    sbit  PFE_PORTD_PCR28_bit at PORTD_PCR28.B4;
    sbit  ODE_PORTD_PCR28_bit at PORTD_PCR28.B5;
    sbit  DSE_PORTD_PCR28_bit at PORTD_PCR28.B6;
    sbit  MUX0_PORTD_PCR28_bit at PORTD_PCR28.B8;
    sbit  MUX1_PORTD_PCR28_bit at PORTD_PCR28.B9;
    sbit  MUX2_PORTD_PCR28_bit at PORTD_PCR28.B10;
    sbit  MUX3_PORTD_PCR28_bit at PORTD_PCR28.B11;
    sbit  LK_PORTD_PCR28_bit at PORTD_PCR28.B15;
    sbit  IRQC0_PORTD_PCR28_bit at PORTD_PCR28.B16;
    sbit  IRQC1_PORTD_PCR28_bit at PORTD_PCR28.B17;
    sbit  IRQC2_PORTD_PCR28_bit at PORTD_PCR28.B18;
    sbit  IRQC3_PORTD_PCR28_bit at PORTD_PCR28.B19;
    sbit  ISF_PORTD_PCR28_bit at PORTD_PCR28.B24;

sfr unsigned long   volatile PORTD_PCR29          absolute 0x4004C074;
    sbit  PS_PORTD_PCR29_bit at PORTD_PCR29.B0;
    sbit  PE_PORTD_PCR29_bit at PORTD_PCR29.B1;
    sbit  SRE_PORTD_PCR29_bit at PORTD_PCR29.B2;
    sbit  PFE_PORTD_PCR29_bit at PORTD_PCR29.B4;
    sbit  ODE_PORTD_PCR29_bit at PORTD_PCR29.B5;
    sbit  DSE_PORTD_PCR29_bit at PORTD_PCR29.B6;
    sbit  MUX0_PORTD_PCR29_bit at PORTD_PCR29.B8;
    sbit  MUX1_PORTD_PCR29_bit at PORTD_PCR29.B9;
    sbit  MUX2_PORTD_PCR29_bit at PORTD_PCR29.B10;
    sbit  MUX3_PORTD_PCR29_bit at PORTD_PCR29.B11;
    sbit  LK_PORTD_PCR29_bit at PORTD_PCR29.B15;
    sbit  IRQC0_PORTD_PCR29_bit at PORTD_PCR29.B16;
    sbit  IRQC1_PORTD_PCR29_bit at PORTD_PCR29.B17;
    sbit  IRQC2_PORTD_PCR29_bit at PORTD_PCR29.B18;
    sbit  IRQC3_PORTD_PCR29_bit at PORTD_PCR29.B19;
    sbit  ISF_PORTD_PCR29_bit at PORTD_PCR29.B24;

sfr unsigned long   volatile PORTD_PCR30          absolute 0x4004C078;
    sbit  PS_PORTD_PCR30_bit at PORTD_PCR30.B0;
    sbit  PE_PORTD_PCR30_bit at PORTD_PCR30.B1;
    sbit  SRE_PORTD_PCR30_bit at PORTD_PCR30.B2;
    sbit  PFE_PORTD_PCR30_bit at PORTD_PCR30.B4;
    sbit  ODE_PORTD_PCR30_bit at PORTD_PCR30.B5;
    sbit  DSE_PORTD_PCR30_bit at PORTD_PCR30.B6;
    sbit  MUX0_PORTD_PCR30_bit at PORTD_PCR30.B8;
    sbit  MUX1_PORTD_PCR30_bit at PORTD_PCR30.B9;
    sbit  MUX2_PORTD_PCR30_bit at PORTD_PCR30.B10;
    sbit  MUX3_PORTD_PCR30_bit at PORTD_PCR30.B11;
    sbit  LK_PORTD_PCR30_bit at PORTD_PCR30.B15;
    sbit  IRQC0_PORTD_PCR30_bit at PORTD_PCR30.B16;
    sbit  IRQC1_PORTD_PCR30_bit at PORTD_PCR30.B17;
    sbit  IRQC2_PORTD_PCR30_bit at PORTD_PCR30.B18;
    sbit  IRQC3_PORTD_PCR30_bit at PORTD_PCR30.B19;
    sbit  ISF_PORTD_PCR30_bit at PORTD_PCR30.B24;

sfr unsigned long   volatile PORTD_PCR31          absolute 0x4004C07C;
    sbit  PS_PORTD_PCR31_bit at PORTD_PCR31.B0;
    sbit  PE_PORTD_PCR31_bit at PORTD_PCR31.B1;
    sbit  SRE_PORTD_PCR31_bit at PORTD_PCR31.B2;
    sbit  PFE_PORTD_PCR31_bit at PORTD_PCR31.B4;
    sbit  ODE_PORTD_PCR31_bit at PORTD_PCR31.B5;
    sbit  DSE_PORTD_PCR31_bit at PORTD_PCR31.B6;
    sbit  MUX0_PORTD_PCR31_bit at PORTD_PCR31.B8;
    sbit  MUX1_PORTD_PCR31_bit at PORTD_PCR31.B9;
    sbit  MUX2_PORTD_PCR31_bit at PORTD_PCR31.B10;
    sbit  MUX3_PORTD_PCR31_bit at PORTD_PCR31.B11;
    sbit  LK_PORTD_PCR31_bit at PORTD_PCR31.B15;
    sbit  IRQC0_PORTD_PCR31_bit at PORTD_PCR31.B16;
    sbit  IRQC1_PORTD_PCR31_bit at PORTD_PCR31.B17;
    sbit  IRQC2_PORTD_PCR31_bit at PORTD_PCR31.B18;
    sbit  IRQC3_PORTD_PCR31_bit at PORTD_PCR31.B19;
    sbit  ISF_PORTD_PCR31_bit at PORTD_PCR31.B24;

sfr unsigned long   volatile PORTD_GPCLR          absolute 0x4004C080;
    sbit  GPWD0_PORTD_GPCLR_bit at PORTD_GPCLR.B0;
    sbit  GPWD1_PORTD_GPCLR_bit at PORTD_GPCLR.B1;
    sbit  GPWD2_PORTD_GPCLR_bit at PORTD_GPCLR.B2;
    sbit  GPWD3_PORTD_GPCLR_bit at PORTD_GPCLR.B3;
    sbit  GPWD4_PORTD_GPCLR_bit at PORTD_GPCLR.B4;
    sbit  GPWD5_PORTD_GPCLR_bit at PORTD_GPCLR.B5;
    sbit  GPWD6_PORTD_GPCLR_bit at PORTD_GPCLR.B6;
    sbit  GPWD7_PORTD_GPCLR_bit at PORTD_GPCLR.B7;
    sbit  GPWD8_PORTD_GPCLR_bit at PORTD_GPCLR.B8;
    sbit  GPWD9_PORTD_GPCLR_bit at PORTD_GPCLR.B9;
    sbit  GPWD10_PORTD_GPCLR_bit at PORTD_GPCLR.B10;
    sbit  GPWD11_PORTD_GPCLR_bit at PORTD_GPCLR.B11;
    sbit  GPWD12_PORTD_GPCLR_bit at PORTD_GPCLR.B12;
    sbit  GPWD13_PORTD_GPCLR_bit at PORTD_GPCLR.B13;
    sbit  GPWD14_PORTD_GPCLR_bit at PORTD_GPCLR.B14;
    sbit  GPWD15_PORTD_GPCLR_bit at PORTD_GPCLR.B15;
    sbit  GPWE0_PORTD_GPCLR_bit at PORTD_GPCLR.B16;
    sbit  GPWE1_PORTD_GPCLR_bit at PORTD_GPCLR.B17;
    sbit  GPWE2_PORTD_GPCLR_bit at PORTD_GPCLR.B18;
    sbit  GPWE3_PORTD_GPCLR_bit at PORTD_GPCLR.B19;
    sbit  GPWE4_PORTD_GPCLR_bit at PORTD_GPCLR.B20;
    sbit  GPWE5_PORTD_GPCLR_bit at PORTD_GPCLR.B21;
    sbit  GPWE6_PORTD_GPCLR_bit at PORTD_GPCLR.B22;
    sbit  GPWE7_PORTD_GPCLR_bit at PORTD_GPCLR.B23;
    sbit  GPWE8_PORTD_GPCLR_bit at PORTD_GPCLR.B24;
    sbit  GPWE9_PORTD_GPCLR_bit at PORTD_GPCLR.B25;
    sbit  GPWE10_PORTD_GPCLR_bit at PORTD_GPCLR.B26;
    sbit  GPWE11_PORTD_GPCLR_bit at PORTD_GPCLR.B27;
    sbit  GPWE12_PORTD_GPCLR_bit at PORTD_GPCLR.B28;
    sbit  GPWE13_PORTD_GPCLR_bit at PORTD_GPCLR.B29;
    sbit  GPWE14_PORTD_GPCLR_bit at PORTD_GPCLR.B30;
    sbit  GPWE15_PORTD_GPCLR_bit at PORTD_GPCLR.B31;

sfr unsigned long   volatile PORTD_GPCHR          absolute 0x4004C084;
    sbit  GPWD0_PORTD_GPCHR_bit at PORTD_GPCHR.B0;
    sbit  GPWD1_PORTD_GPCHR_bit at PORTD_GPCHR.B1;
    sbit  GPWD2_PORTD_GPCHR_bit at PORTD_GPCHR.B2;
    sbit  GPWD3_PORTD_GPCHR_bit at PORTD_GPCHR.B3;
    sbit  GPWD4_PORTD_GPCHR_bit at PORTD_GPCHR.B4;
    sbit  GPWD5_PORTD_GPCHR_bit at PORTD_GPCHR.B5;
    sbit  GPWD6_PORTD_GPCHR_bit at PORTD_GPCHR.B6;
    sbit  GPWD7_PORTD_GPCHR_bit at PORTD_GPCHR.B7;
    sbit  GPWD8_PORTD_GPCHR_bit at PORTD_GPCHR.B8;
    sbit  GPWD9_PORTD_GPCHR_bit at PORTD_GPCHR.B9;
    sbit  GPWD10_PORTD_GPCHR_bit at PORTD_GPCHR.B10;
    sbit  GPWD11_PORTD_GPCHR_bit at PORTD_GPCHR.B11;
    sbit  GPWD12_PORTD_GPCHR_bit at PORTD_GPCHR.B12;
    sbit  GPWD13_PORTD_GPCHR_bit at PORTD_GPCHR.B13;
    sbit  GPWD14_PORTD_GPCHR_bit at PORTD_GPCHR.B14;
    sbit  GPWD15_PORTD_GPCHR_bit at PORTD_GPCHR.B15;
    sbit  GPWE0_PORTD_GPCHR_bit at PORTD_GPCHR.B16;
    sbit  GPWE1_PORTD_GPCHR_bit at PORTD_GPCHR.B17;
    sbit  GPWE2_PORTD_GPCHR_bit at PORTD_GPCHR.B18;
    sbit  GPWE3_PORTD_GPCHR_bit at PORTD_GPCHR.B19;
    sbit  GPWE4_PORTD_GPCHR_bit at PORTD_GPCHR.B20;
    sbit  GPWE5_PORTD_GPCHR_bit at PORTD_GPCHR.B21;
    sbit  GPWE6_PORTD_GPCHR_bit at PORTD_GPCHR.B22;
    sbit  GPWE7_PORTD_GPCHR_bit at PORTD_GPCHR.B23;
    sbit  GPWE8_PORTD_GPCHR_bit at PORTD_GPCHR.B24;
    sbit  GPWE9_PORTD_GPCHR_bit at PORTD_GPCHR.B25;
    sbit  GPWE10_PORTD_GPCHR_bit at PORTD_GPCHR.B26;
    sbit  GPWE11_PORTD_GPCHR_bit at PORTD_GPCHR.B27;
    sbit  GPWE12_PORTD_GPCHR_bit at PORTD_GPCHR.B28;
    sbit  GPWE13_PORTD_GPCHR_bit at PORTD_GPCHR.B29;
    sbit  GPWE14_PORTD_GPCHR_bit at PORTD_GPCHR.B30;
    sbit  GPWE15_PORTD_GPCHR_bit at PORTD_GPCHR.B31;

sfr unsigned long   volatile PORTD_ISFR           absolute 0x4004C0A0;
    sbit  ISF0_PORTD_ISFR_bit at PORTD_ISFR.B0;
    sbit  ISF1_PORTD_ISFR_bit at PORTD_ISFR.B1;
    sbit  ISF2_PORTD_ISFR_bit at PORTD_ISFR.B2;
    sbit  ISF3_PORTD_ISFR_bit at PORTD_ISFR.B3;
    sbit  ISF4_PORTD_ISFR_bit at PORTD_ISFR.B4;
    sbit  ISF5_PORTD_ISFR_bit at PORTD_ISFR.B5;
    sbit  ISF6_PORTD_ISFR_bit at PORTD_ISFR.B6;
    sbit  ISF7_PORTD_ISFR_bit at PORTD_ISFR.B7;
    sbit  ISF8_PORTD_ISFR_bit at PORTD_ISFR.B8;
    sbit  ISF9_PORTD_ISFR_bit at PORTD_ISFR.B9;
    sbit  ISF10_PORTD_ISFR_bit at PORTD_ISFR.B10;
    sbit  ISF11_PORTD_ISFR_bit at PORTD_ISFR.B11;
    sbit  ISF12_PORTD_ISFR_bit at PORTD_ISFR.B12;
    sbit  ISF13_PORTD_ISFR_bit at PORTD_ISFR.B13;
    sbit  ISF14_PORTD_ISFR_bit at PORTD_ISFR.B14;
    sbit  ISF15_PORTD_ISFR_bit at PORTD_ISFR.B15;
    sbit  ISF16_PORTD_ISFR_bit at PORTD_ISFR.B16;
    sbit  ISF17_PORTD_ISFR_bit at PORTD_ISFR.B17;
    sbit  ISF18_PORTD_ISFR_bit at PORTD_ISFR.B18;
    sbit  ISF19_PORTD_ISFR_bit at PORTD_ISFR.B19;
    sbit  ISF20_PORTD_ISFR_bit at PORTD_ISFR.B20;
    sbit  ISF21_PORTD_ISFR_bit at PORTD_ISFR.B21;
    sbit  ISF22_PORTD_ISFR_bit at PORTD_ISFR.B22;
    sbit  ISF23_PORTD_ISFR_bit at PORTD_ISFR.B23;
    sbit  ISF24_PORTD_ISFR_bit at PORTD_ISFR.B24;
    sbit  ISF25_PORTD_ISFR_bit at PORTD_ISFR.B25;
    sbit  ISF26_PORTD_ISFR_bit at PORTD_ISFR.B26;
    sbit  ISF27_PORTD_ISFR_bit at PORTD_ISFR.B27;
    sbit  ISF28_PORTD_ISFR_bit at PORTD_ISFR.B28;
    sbit  ISF29_PORTD_ISFR_bit at PORTD_ISFR.B29;
    sbit  ISF30_PORTD_ISFR_bit at PORTD_ISFR.B30;
    sbit  ISF31_PORTD_ISFR_bit at PORTD_ISFR.B31;

sfr unsigned long   volatile PORTD_DFER           absolute 0x4004C0C0;
    const register unsigned short int DFE0 = 0;
    sbit  DFE0_bit at PORTD_DFER.B0;
    const register unsigned short int DFE1 = 1;
    sbit  DFE1_bit at PORTD_DFER.B1;
    const register unsigned short int DFE2 = 2;
    sbit  DFE2_bit at PORTD_DFER.B2;
    const register unsigned short int DFE3 = 3;
    sbit  DFE3_bit at PORTD_DFER.B3;
    const register unsigned short int DFE4 = 4;
    sbit  DFE4_bit at PORTD_DFER.B4;
    const register unsigned short int DFE5 = 5;
    sbit  DFE5_bit at PORTD_DFER.B5;
    const register unsigned short int DFE6 = 6;
    sbit  DFE6_bit at PORTD_DFER.B6;
    const register unsigned short int DFE7 = 7;
    sbit  DFE7_bit at PORTD_DFER.B7;
    const register unsigned short int DFE8 = 8;
    sbit  DFE8_bit at PORTD_DFER.B8;
    const register unsigned short int DFE9 = 9;
    sbit  DFE9_bit at PORTD_DFER.B9;
    const register unsigned short int DFE10 = 10;
    sbit  DFE10_bit at PORTD_DFER.B10;
    const register unsigned short int DFE11 = 11;
    sbit  DFE11_bit at PORTD_DFER.B11;
    const register unsigned short int DFE12 = 12;
    sbit  DFE12_bit at PORTD_DFER.B12;
    const register unsigned short int DFE13 = 13;
    sbit  DFE13_bit at PORTD_DFER.B13;
    const register unsigned short int DFE14 = 14;
    sbit  DFE14_bit at PORTD_DFER.B14;
    const register unsigned short int DFE15 = 15;
    sbit  DFE15_bit at PORTD_DFER.B15;
    const register unsigned short int DFE16 = 16;
    sbit  DFE16_bit at PORTD_DFER.B16;
    const register unsigned short int DFE17 = 17;
    sbit  DFE17_bit at PORTD_DFER.B17;
    const register unsigned short int DFE18 = 18;
    sbit  DFE18_bit at PORTD_DFER.B18;
    const register unsigned short int DFE19 = 19;
    sbit  DFE19_bit at PORTD_DFER.B19;
    const register unsigned short int DFE20 = 20;
    sbit  DFE20_bit at PORTD_DFER.B20;
    const register unsigned short int DFE21 = 21;
    sbit  DFE21_bit at PORTD_DFER.B21;
    const register unsigned short int DFE22 = 22;
    sbit  DFE22_bit at PORTD_DFER.B22;
    const register unsigned short int DFE23 = 23;
    sbit  DFE23_bit at PORTD_DFER.B23;
    const register unsigned short int DFE24 = 24;
    sbit  DFE24_bit at PORTD_DFER.B24;
    const register unsigned short int DFE25 = 25;
    sbit  DFE25_bit at PORTD_DFER.B25;
    const register unsigned short int DFE26 = 26;
    sbit  DFE26_bit at PORTD_DFER.B26;
    const register unsigned short int DFE27 = 27;
    sbit  DFE27_bit at PORTD_DFER.B27;
    const register unsigned short int DFE28 = 28;
    sbit  DFE28_bit at PORTD_DFER.B28;
    const register unsigned short int DFE29 = 29;
    sbit  DFE29_bit at PORTD_DFER.B29;
    const register unsigned short int DFE30 = 30;
    sbit  DFE30_bit at PORTD_DFER.B30;
    const register unsigned short int DFE31 = 31;
    sbit  DFE31_bit at PORTD_DFER.B31;

sfr unsigned long   volatile PORTD_DFCR           absolute 0x4004C0C4;
    const register unsigned short int CS = 0;
    sbit  CS_bit at PORTD_DFCR.B0;

sfr unsigned long   volatile PORTD_DFWR           absolute 0x4004C0C8;
    const register unsigned short int FILT0 = 0;
    sbit  FILT0_bit at PORTD_DFWR.B0;
    const register unsigned short int FILT1 = 1;
    sbit  FILT1_bit at PORTD_DFWR.B1;
    const register unsigned short int FILT2 = 2;
    sbit  FILT2_bit at PORTD_DFWR.B2;
    const register unsigned short int FILT3 = 3;
    sbit  FILT3_bit at PORTD_DFWR.B3;
    const register unsigned short int FILT4 = 4;
    sbit  FILT4_bit at PORTD_DFWR.B4;

sfr unsigned long   volatile PORTE_PCR0           absolute 0x4004D000;
    sbit  PS_PORTE_PCR0_bit at PORTE_PCR0.B0;
    sbit  PE_PORTE_PCR0_bit at PORTE_PCR0.B1;
    sbit  SRE_PORTE_PCR0_bit at PORTE_PCR0.B2;
    sbit  PFE_PORTE_PCR0_bit at PORTE_PCR0.B4;
    sbit  ODE_PORTE_PCR0_bit at PORTE_PCR0.B5;
    sbit  DSE_PORTE_PCR0_bit at PORTE_PCR0.B6;
    sbit  MUX0_PORTE_PCR0_bit at PORTE_PCR0.B8;
    sbit  MUX1_PORTE_PCR0_bit at PORTE_PCR0.B9;
    sbit  MUX2_PORTE_PCR0_bit at PORTE_PCR0.B10;
    sbit  MUX3_PORTE_PCR0_bit at PORTE_PCR0.B11;
    sbit  LK_PORTE_PCR0_bit at PORTE_PCR0.B15;
    sbit  IRQC0_PORTE_PCR0_bit at PORTE_PCR0.B16;
    sbit  IRQC1_PORTE_PCR0_bit at PORTE_PCR0.B17;
    sbit  IRQC2_PORTE_PCR0_bit at PORTE_PCR0.B18;
    sbit  IRQC3_PORTE_PCR0_bit at PORTE_PCR0.B19;
    sbit  ISF_PORTE_PCR0_bit at PORTE_PCR0.B24;

sfr unsigned long   volatile PORTE_PCR1           absolute 0x4004D004;
    sbit  PS_PORTE_PCR1_bit at PORTE_PCR1.B0;
    sbit  PE_PORTE_PCR1_bit at PORTE_PCR1.B1;
    sbit  SRE_PORTE_PCR1_bit at PORTE_PCR1.B2;
    sbit  PFE_PORTE_PCR1_bit at PORTE_PCR1.B4;
    sbit  ODE_PORTE_PCR1_bit at PORTE_PCR1.B5;
    sbit  DSE_PORTE_PCR1_bit at PORTE_PCR1.B6;
    sbit  MUX0_PORTE_PCR1_bit at PORTE_PCR1.B8;
    sbit  MUX1_PORTE_PCR1_bit at PORTE_PCR1.B9;
    sbit  MUX2_PORTE_PCR1_bit at PORTE_PCR1.B10;
    sbit  MUX3_PORTE_PCR1_bit at PORTE_PCR1.B11;
    sbit  LK_PORTE_PCR1_bit at PORTE_PCR1.B15;
    sbit  IRQC0_PORTE_PCR1_bit at PORTE_PCR1.B16;
    sbit  IRQC1_PORTE_PCR1_bit at PORTE_PCR1.B17;
    sbit  IRQC2_PORTE_PCR1_bit at PORTE_PCR1.B18;
    sbit  IRQC3_PORTE_PCR1_bit at PORTE_PCR1.B19;
    sbit  ISF_PORTE_PCR1_bit at PORTE_PCR1.B24;

sfr unsigned long   volatile PORTE_PCR2           absolute 0x4004D008;
    sbit  PS_PORTE_PCR2_bit at PORTE_PCR2.B0;
    sbit  PE_PORTE_PCR2_bit at PORTE_PCR2.B1;
    sbit  SRE_PORTE_PCR2_bit at PORTE_PCR2.B2;
    sbit  PFE_PORTE_PCR2_bit at PORTE_PCR2.B4;
    sbit  ODE_PORTE_PCR2_bit at PORTE_PCR2.B5;
    sbit  DSE_PORTE_PCR2_bit at PORTE_PCR2.B6;
    sbit  MUX0_PORTE_PCR2_bit at PORTE_PCR2.B8;
    sbit  MUX1_PORTE_PCR2_bit at PORTE_PCR2.B9;
    sbit  MUX2_PORTE_PCR2_bit at PORTE_PCR2.B10;
    sbit  MUX3_PORTE_PCR2_bit at PORTE_PCR2.B11;
    sbit  LK_PORTE_PCR2_bit at PORTE_PCR2.B15;
    sbit  IRQC0_PORTE_PCR2_bit at PORTE_PCR2.B16;
    sbit  IRQC1_PORTE_PCR2_bit at PORTE_PCR2.B17;
    sbit  IRQC2_PORTE_PCR2_bit at PORTE_PCR2.B18;
    sbit  IRQC3_PORTE_PCR2_bit at PORTE_PCR2.B19;
    sbit  ISF_PORTE_PCR2_bit at PORTE_PCR2.B24;

sfr unsigned long   volatile PORTE_PCR3           absolute 0x4004D00C;
    sbit  PS_PORTE_PCR3_bit at PORTE_PCR3.B0;
    sbit  PE_PORTE_PCR3_bit at PORTE_PCR3.B1;
    sbit  SRE_PORTE_PCR3_bit at PORTE_PCR3.B2;
    sbit  PFE_PORTE_PCR3_bit at PORTE_PCR3.B4;
    sbit  ODE_PORTE_PCR3_bit at PORTE_PCR3.B5;
    sbit  DSE_PORTE_PCR3_bit at PORTE_PCR3.B6;
    sbit  MUX0_PORTE_PCR3_bit at PORTE_PCR3.B8;
    sbit  MUX1_PORTE_PCR3_bit at PORTE_PCR3.B9;
    sbit  MUX2_PORTE_PCR3_bit at PORTE_PCR3.B10;
    sbit  MUX3_PORTE_PCR3_bit at PORTE_PCR3.B11;
    sbit  LK_PORTE_PCR3_bit at PORTE_PCR3.B15;
    sbit  IRQC0_PORTE_PCR3_bit at PORTE_PCR3.B16;
    sbit  IRQC1_PORTE_PCR3_bit at PORTE_PCR3.B17;
    sbit  IRQC2_PORTE_PCR3_bit at PORTE_PCR3.B18;
    sbit  IRQC3_PORTE_PCR3_bit at PORTE_PCR3.B19;
    sbit  ISF_PORTE_PCR3_bit at PORTE_PCR3.B24;

sfr unsigned long   volatile PORTE_PCR4           absolute 0x4004D010;
    sbit  PS_PORTE_PCR4_bit at PORTE_PCR4.B0;
    sbit  PE_PORTE_PCR4_bit at PORTE_PCR4.B1;
    sbit  SRE_PORTE_PCR4_bit at PORTE_PCR4.B2;
    sbit  PFE_PORTE_PCR4_bit at PORTE_PCR4.B4;
    sbit  ODE_PORTE_PCR4_bit at PORTE_PCR4.B5;
    sbit  DSE_PORTE_PCR4_bit at PORTE_PCR4.B6;
    sbit  MUX0_PORTE_PCR4_bit at PORTE_PCR4.B8;
    sbit  MUX1_PORTE_PCR4_bit at PORTE_PCR4.B9;
    sbit  MUX2_PORTE_PCR4_bit at PORTE_PCR4.B10;
    sbit  MUX3_PORTE_PCR4_bit at PORTE_PCR4.B11;
    sbit  LK_PORTE_PCR4_bit at PORTE_PCR4.B15;
    sbit  IRQC0_PORTE_PCR4_bit at PORTE_PCR4.B16;
    sbit  IRQC1_PORTE_PCR4_bit at PORTE_PCR4.B17;
    sbit  IRQC2_PORTE_PCR4_bit at PORTE_PCR4.B18;
    sbit  IRQC3_PORTE_PCR4_bit at PORTE_PCR4.B19;
    sbit  ISF_PORTE_PCR4_bit at PORTE_PCR4.B24;

sfr unsigned long   volatile PORTE_PCR5           absolute 0x4004D014;
    sbit  PS_PORTE_PCR5_bit at PORTE_PCR5.B0;
    sbit  PE_PORTE_PCR5_bit at PORTE_PCR5.B1;
    sbit  SRE_PORTE_PCR5_bit at PORTE_PCR5.B2;
    sbit  PFE_PORTE_PCR5_bit at PORTE_PCR5.B4;
    sbit  ODE_PORTE_PCR5_bit at PORTE_PCR5.B5;
    sbit  DSE_PORTE_PCR5_bit at PORTE_PCR5.B6;
    sbit  MUX0_PORTE_PCR5_bit at PORTE_PCR5.B8;
    sbit  MUX1_PORTE_PCR5_bit at PORTE_PCR5.B9;
    sbit  MUX2_PORTE_PCR5_bit at PORTE_PCR5.B10;
    sbit  MUX3_PORTE_PCR5_bit at PORTE_PCR5.B11;
    sbit  LK_PORTE_PCR5_bit at PORTE_PCR5.B15;
    sbit  IRQC0_PORTE_PCR5_bit at PORTE_PCR5.B16;
    sbit  IRQC1_PORTE_PCR5_bit at PORTE_PCR5.B17;
    sbit  IRQC2_PORTE_PCR5_bit at PORTE_PCR5.B18;
    sbit  IRQC3_PORTE_PCR5_bit at PORTE_PCR5.B19;
    sbit  ISF_PORTE_PCR5_bit at PORTE_PCR5.B24;

sfr unsigned long   volatile PORTE_PCR6           absolute 0x4004D018;
    sbit  PS_PORTE_PCR6_bit at PORTE_PCR6.B0;
    sbit  PE_PORTE_PCR6_bit at PORTE_PCR6.B1;
    sbit  SRE_PORTE_PCR6_bit at PORTE_PCR6.B2;
    sbit  PFE_PORTE_PCR6_bit at PORTE_PCR6.B4;
    sbit  ODE_PORTE_PCR6_bit at PORTE_PCR6.B5;
    sbit  DSE_PORTE_PCR6_bit at PORTE_PCR6.B6;
    sbit  MUX0_PORTE_PCR6_bit at PORTE_PCR6.B8;
    sbit  MUX1_PORTE_PCR6_bit at PORTE_PCR6.B9;
    sbit  MUX2_PORTE_PCR6_bit at PORTE_PCR6.B10;
    sbit  MUX3_PORTE_PCR6_bit at PORTE_PCR6.B11;
    sbit  LK_PORTE_PCR6_bit at PORTE_PCR6.B15;
    sbit  IRQC0_PORTE_PCR6_bit at PORTE_PCR6.B16;
    sbit  IRQC1_PORTE_PCR6_bit at PORTE_PCR6.B17;
    sbit  IRQC2_PORTE_PCR6_bit at PORTE_PCR6.B18;
    sbit  IRQC3_PORTE_PCR6_bit at PORTE_PCR6.B19;
    sbit  ISF_PORTE_PCR6_bit at PORTE_PCR6.B24;

sfr unsigned long   volatile PORTE_PCR7           absolute 0x4004D01C;
    sbit  PS_PORTE_PCR7_bit at PORTE_PCR7.B0;
    sbit  PE_PORTE_PCR7_bit at PORTE_PCR7.B1;
    sbit  SRE_PORTE_PCR7_bit at PORTE_PCR7.B2;
    sbit  PFE_PORTE_PCR7_bit at PORTE_PCR7.B4;
    sbit  ODE_PORTE_PCR7_bit at PORTE_PCR7.B5;
    sbit  DSE_PORTE_PCR7_bit at PORTE_PCR7.B6;
    sbit  MUX0_PORTE_PCR7_bit at PORTE_PCR7.B8;
    sbit  MUX1_PORTE_PCR7_bit at PORTE_PCR7.B9;
    sbit  MUX2_PORTE_PCR7_bit at PORTE_PCR7.B10;
    sbit  MUX3_PORTE_PCR7_bit at PORTE_PCR7.B11;
    sbit  LK_PORTE_PCR7_bit at PORTE_PCR7.B15;
    sbit  IRQC0_PORTE_PCR7_bit at PORTE_PCR7.B16;
    sbit  IRQC1_PORTE_PCR7_bit at PORTE_PCR7.B17;
    sbit  IRQC2_PORTE_PCR7_bit at PORTE_PCR7.B18;
    sbit  IRQC3_PORTE_PCR7_bit at PORTE_PCR7.B19;
    sbit  ISF_PORTE_PCR7_bit at PORTE_PCR7.B24;

sfr unsigned long   volatile PORTE_PCR8           absolute 0x4004D020;
    sbit  PS_PORTE_PCR8_bit at PORTE_PCR8.B0;
    sbit  PE_PORTE_PCR8_bit at PORTE_PCR8.B1;
    sbit  SRE_PORTE_PCR8_bit at PORTE_PCR8.B2;
    sbit  PFE_PORTE_PCR8_bit at PORTE_PCR8.B4;
    sbit  ODE_PORTE_PCR8_bit at PORTE_PCR8.B5;
    sbit  DSE_PORTE_PCR8_bit at PORTE_PCR8.B6;
    sbit  MUX0_PORTE_PCR8_bit at PORTE_PCR8.B8;
    sbit  MUX1_PORTE_PCR8_bit at PORTE_PCR8.B9;
    sbit  MUX2_PORTE_PCR8_bit at PORTE_PCR8.B10;
    sbit  MUX3_PORTE_PCR8_bit at PORTE_PCR8.B11;
    sbit  LK_PORTE_PCR8_bit at PORTE_PCR8.B15;
    sbit  IRQC0_PORTE_PCR8_bit at PORTE_PCR8.B16;
    sbit  IRQC1_PORTE_PCR8_bit at PORTE_PCR8.B17;
    sbit  IRQC2_PORTE_PCR8_bit at PORTE_PCR8.B18;
    sbit  IRQC3_PORTE_PCR8_bit at PORTE_PCR8.B19;
    sbit  ISF_PORTE_PCR8_bit at PORTE_PCR8.B24;

sfr unsigned long   volatile PORTE_PCR9           absolute 0x4004D024;
    sbit  PS_PORTE_PCR9_bit at PORTE_PCR9.B0;
    sbit  PE_PORTE_PCR9_bit at PORTE_PCR9.B1;
    sbit  SRE_PORTE_PCR9_bit at PORTE_PCR9.B2;
    sbit  PFE_PORTE_PCR9_bit at PORTE_PCR9.B4;
    sbit  ODE_PORTE_PCR9_bit at PORTE_PCR9.B5;
    sbit  DSE_PORTE_PCR9_bit at PORTE_PCR9.B6;
    sbit  MUX0_PORTE_PCR9_bit at PORTE_PCR9.B8;
    sbit  MUX1_PORTE_PCR9_bit at PORTE_PCR9.B9;
    sbit  MUX2_PORTE_PCR9_bit at PORTE_PCR9.B10;
    sbit  MUX3_PORTE_PCR9_bit at PORTE_PCR9.B11;
    sbit  LK_PORTE_PCR9_bit at PORTE_PCR9.B15;
    sbit  IRQC0_PORTE_PCR9_bit at PORTE_PCR9.B16;
    sbit  IRQC1_PORTE_PCR9_bit at PORTE_PCR9.B17;
    sbit  IRQC2_PORTE_PCR9_bit at PORTE_PCR9.B18;
    sbit  IRQC3_PORTE_PCR9_bit at PORTE_PCR9.B19;
    sbit  ISF_PORTE_PCR9_bit at PORTE_PCR9.B24;

sfr unsigned long   volatile PORTE_PCR10          absolute 0x4004D028;
    sbit  PS_PORTE_PCR10_bit at PORTE_PCR10.B0;
    sbit  PE_PORTE_PCR10_bit at PORTE_PCR10.B1;
    sbit  SRE_PORTE_PCR10_bit at PORTE_PCR10.B2;
    sbit  PFE_PORTE_PCR10_bit at PORTE_PCR10.B4;
    sbit  ODE_PORTE_PCR10_bit at PORTE_PCR10.B5;
    sbit  DSE_PORTE_PCR10_bit at PORTE_PCR10.B6;
    sbit  MUX0_PORTE_PCR10_bit at PORTE_PCR10.B8;
    sbit  MUX1_PORTE_PCR10_bit at PORTE_PCR10.B9;
    sbit  MUX2_PORTE_PCR10_bit at PORTE_PCR10.B10;
    sbit  MUX3_PORTE_PCR10_bit at PORTE_PCR10.B11;
    sbit  LK_PORTE_PCR10_bit at PORTE_PCR10.B15;
    sbit  IRQC0_PORTE_PCR10_bit at PORTE_PCR10.B16;
    sbit  IRQC1_PORTE_PCR10_bit at PORTE_PCR10.B17;
    sbit  IRQC2_PORTE_PCR10_bit at PORTE_PCR10.B18;
    sbit  IRQC3_PORTE_PCR10_bit at PORTE_PCR10.B19;
    sbit  ISF_PORTE_PCR10_bit at PORTE_PCR10.B24;

sfr unsigned long   volatile PORTE_PCR11          absolute 0x4004D02C;
    sbit  PS_PORTE_PCR11_bit at PORTE_PCR11.B0;
    sbit  PE_PORTE_PCR11_bit at PORTE_PCR11.B1;
    sbit  SRE_PORTE_PCR11_bit at PORTE_PCR11.B2;
    sbit  PFE_PORTE_PCR11_bit at PORTE_PCR11.B4;
    sbit  ODE_PORTE_PCR11_bit at PORTE_PCR11.B5;
    sbit  DSE_PORTE_PCR11_bit at PORTE_PCR11.B6;
    sbit  MUX0_PORTE_PCR11_bit at PORTE_PCR11.B8;
    sbit  MUX1_PORTE_PCR11_bit at PORTE_PCR11.B9;
    sbit  MUX2_PORTE_PCR11_bit at PORTE_PCR11.B10;
    sbit  MUX3_PORTE_PCR11_bit at PORTE_PCR11.B11;
    sbit  LK_PORTE_PCR11_bit at PORTE_PCR11.B15;
    sbit  IRQC0_PORTE_PCR11_bit at PORTE_PCR11.B16;
    sbit  IRQC1_PORTE_PCR11_bit at PORTE_PCR11.B17;
    sbit  IRQC2_PORTE_PCR11_bit at PORTE_PCR11.B18;
    sbit  IRQC3_PORTE_PCR11_bit at PORTE_PCR11.B19;
    sbit  ISF_PORTE_PCR11_bit at PORTE_PCR11.B24;

sfr unsigned long   volatile PORTE_PCR12          absolute 0x4004D030;
    sbit  PS_PORTE_PCR12_bit at PORTE_PCR12.B0;
    sbit  PE_PORTE_PCR12_bit at PORTE_PCR12.B1;
    sbit  SRE_PORTE_PCR12_bit at PORTE_PCR12.B2;
    sbit  PFE_PORTE_PCR12_bit at PORTE_PCR12.B4;
    sbit  ODE_PORTE_PCR12_bit at PORTE_PCR12.B5;
    sbit  DSE_PORTE_PCR12_bit at PORTE_PCR12.B6;
    sbit  MUX0_PORTE_PCR12_bit at PORTE_PCR12.B8;
    sbit  MUX1_PORTE_PCR12_bit at PORTE_PCR12.B9;
    sbit  MUX2_PORTE_PCR12_bit at PORTE_PCR12.B10;
    sbit  MUX3_PORTE_PCR12_bit at PORTE_PCR12.B11;
    sbit  LK_PORTE_PCR12_bit at PORTE_PCR12.B15;
    sbit  IRQC0_PORTE_PCR12_bit at PORTE_PCR12.B16;
    sbit  IRQC1_PORTE_PCR12_bit at PORTE_PCR12.B17;
    sbit  IRQC2_PORTE_PCR12_bit at PORTE_PCR12.B18;
    sbit  IRQC3_PORTE_PCR12_bit at PORTE_PCR12.B19;
    sbit  ISF_PORTE_PCR12_bit at PORTE_PCR12.B24;

sfr unsigned long   volatile PORTE_PCR13          absolute 0x4004D034;
    sbit  PS_PORTE_PCR13_bit at PORTE_PCR13.B0;
    sbit  PE_PORTE_PCR13_bit at PORTE_PCR13.B1;
    sbit  SRE_PORTE_PCR13_bit at PORTE_PCR13.B2;
    sbit  PFE_PORTE_PCR13_bit at PORTE_PCR13.B4;
    sbit  ODE_PORTE_PCR13_bit at PORTE_PCR13.B5;
    sbit  DSE_PORTE_PCR13_bit at PORTE_PCR13.B6;
    sbit  MUX0_PORTE_PCR13_bit at PORTE_PCR13.B8;
    sbit  MUX1_PORTE_PCR13_bit at PORTE_PCR13.B9;
    sbit  MUX2_PORTE_PCR13_bit at PORTE_PCR13.B10;
    sbit  MUX3_PORTE_PCR13_bit at PORTE_PCR13.B11;
    sbit  LK_PORTE_PCR13_bit at PORTE_PCR13.B15;
    sbit  IRQC0_PORTE_PCR13_bit at PORTE_PCR13.B16;
    sbit  IRQC1_PORTE_PCR13_bit at PORTE_PCR13.B17;
    sbit  IRQC2_PORTE_PCR13_bit at PORTE_PCR13.B18;
    sbit  IRQC3_PORTE_PCR13_bit at PORTE_PCR13.B19;
    sbit  ISF_PORTE_PCR13_bit at PORTE_PCR13.B24;

sfr unsigned long   volatile PORTE_PCR14          absolute 0x4004D038;
    sbit  PS_PORTE_PCR14_bit at PORTE_PCR14.B0;
    sbit  PE_PORTE_PCR14_bit at PORTE_PCR14.B1;
    sbit  SRE_PORTE_PCR14_bit at PORTE_PCR14.B2;
    sbit  PFE_PORTE_PCR14_bit at PORTE_PCR14.B4;
    sbit  ODE_PORTE_PCR14_bit at PORTE_PCR14.B5;
    sbit  DSE_PORTE_PCR14_bit at PORTE_PCR14.B6;
    sbit  MUX0_PORTE_PCR14_bit at PORTE_PCR14.B8;
    sbit  MUX1_PORTE_PCR14_bit at PORTE_PCR14.B9;
    sbit  MUX2_PORTE_PCR14_bit at PORTE_PCR14.B10;
    sbit  MUX3_PORTE_PCR14_bit at PORTE_PCR14.B11;
    sbit  LK_PORTE_PCR14_bit at PORTE_PCR14.B15;
    sbit  IRQC0_PORTE_PCR14_bit at PORTE_PCR14.B16;
    sbit  IRQC1_PORTE_PCR14_bit at PORTE_PCR14.B17;
    sbit  IRQC2_PORTE_PCR14_bit at PORTE_PCR14.B18;
    sbit  IRQC3_PORTE_PCR14_bit at PORTE_PCR14.B19;
    sbit  ISF_PORTE_PCR14_bit at PORTE_PCR14.B24;

sfr unsigned long   volatile PORTE_PCR15          absolute 0x4004D03C;
    sbit  PS_PORTE_PCR15_bit at PORTE_PCR15.B0;
    sbit  PE_PORTE_PCR15_bit at PORTE_PCR15.B1;
    sbit  SRE_PORTE_PCR15_bit at PORTE_PCR15.B2;
    sbit  PFE_PORTE_PCR15_bit at PORTE_PCR15.B4;
    sbit  ODE_PORTE_PCR15_bit at PORTE_PCR15.B5;
    sbit  DSE_PORTE_PCR15_bit at PORTE_PCR15.B6;
    sbit  MUX0_PORTE_PCR15_bit at PORTE_PCR15.B8;
    sbit  MUX1_PORTE_PCR15_bit at PORTE_PCR15.B9;
    sbit  MUX2_PORTE_PCR15_bit at PORTE_PCR15.B10;
    sbit  MUX3_PORTE_PCR15_bit at PORTE_PCR15.B11;
    sbit  LK_PORTE_PCR15_bit at PORTE_PCR15.B15;
    sbit  IRQC0_PORTE_PCR15_bit at PORTE_PCR15.B16;
    sbit  IRQC1_PORTE_PCR15_bit at PORTE_PCR15.B17;
    sbit  IRQC2_PORTE_PCR15_bit at PORTE_PCR15.B18;
    sbit  IRQC3_PORTE_PCR15_bit at PORTE_PCR15.B19;
    sbit  ISF_PORTE_PCR15_bit at PORTE_PCR15.B24;

sfr unsigned long   volatile PORTE_PCR16          absolute 0x4004D040;
    sbit  PS_PORTE_PCR16_bit at PORTE_PCR16.B0;
    sbit  PE_PORTE_PCR16_bit at PORTE_PCR16.B1;
    sbit  SRE_PORTE_PCR16_bit at PORTE_PCR16.B2;
    sbit  PFE_PORTE_PCR16_bit at PORTE_PCR16.B4;
    sbit  ODE_PORTE_PCR16_bit at PORTE_PCR16.B5;
    sbit  DSE_PORTE_PCR16_bit at PORTE_PCR16.B6;
    sbit  MUX0_PORTE_PCR16_bit at PORTE_PCR16.B8;
    sbit  MUX1_PORTE_PCR16_bit at PORTE_PCR16.B9;
    sbit  MUX2_PORTE_PCR16_bit at PORTE_PCR16.B10;
    sbit  MUX3_PORTE_PCR16_bit at PORTE_PCR16.B11;
    sbit  LK_PORTE_PCR16_bit at PORTE_PCR16.B15;
    sbit  IRQC0_PORTE_PCR16_bit at PORTE_PCR16.B16;
    sbit  IRQC1_PORTE_PCR16_bit at PORTE_PCR16.B17;
    sbit  IRQC2_PORTE_PCR16_bit at PORTE_PCR16.B18;
    sbit  IRQC3_PORTE_PCR16_bit at PORTE_PCR16.B19;
    sbit  ISF_PORTE_PCR16_bit at PORTE_PCR16.B24;

sfr unsigned long   volatile PORTE_PCR17          absolute 0x4004D044;
    sbit  PS_PORTE_PCR17_bit at PORTE_PCR17.B0;
    sbit  PE_PORTE_PCR17_bit at PORTE_PCR17.B1;
    sbit  SRE_PORTE_PCR17_bit at PORTE_PCR17.B2;
    sbit  PFE_PORTE_PCR17_bit at PORTE_PCR17.B4;
    sbit  ODE_PORTE_PCR17_bit at PORTE_PCR17.B5;
    sbit  DSE_PORTE_PCR17_bit at PORTE_PCR17.B6;
    sbit  MUX0_PORTE_PCR17_bit at PORTE_PCR17.B8;
    sbit  MUX1_PORTE_PCR17_bit at PORTE_PCR17.B9;
    sbit  MUX2_PORTE_PCR17_bit at PORTE_PCR17.B10;
    sbit  MUX3_PORTE_PCR17_bit at PORTE_PCR17.B11;
    sbit  LK_PORTE_PCR17_bit at PORTE_PCR17.B15;
    sbit  IRQC0_PORTE_PCR17_bit at PORTE_PCR17.B16;
    sbit  IRQC1_PORTE_PCR17_bit at PORTE_PCR17.B17;
    sbit  IRQC2_PORTE_PCR17_bit at PORTE_PCR17.B18;
    sbit  IRQC3_PORTE_PCR17_bit at PORTE_PCR17.B19;
    sbit  ISF_PORTE_PCR17_bit at PORTE_PCR17.B24;

sfr unsigned long   volatile PORTE_PCR18          absolute 0x4004D048;
    sbit  PS_PORTE_PCR18_bit at PORTE_PCR18.B0;
    sbit  PE_PORTE_PCR18_bit at PORTE_PCR18.B1;
    sbit  SRE_PORTE_PCR18_bit at PORTE_PCR18.B2;
    sbit  PFE_PORTE_PCR18_bit at PORTE_PCR18.B4;
    sbit  ODE_PORTE_PCR18_bit at PORTE_PCR18.B5;
    sbit  DSE_PORTE_PCR18_bit at PORTE_PCR18.B6;
    sbit  MUX0_PORTE_PCR18_bit at PORTE_PCR18.B8;
    sbit  MUX1_PORTE_PCR18_bit at PORTE_PCR18.B9;
    sbit  MUX2_PORTE_PCR18_bit at PORTE_PCR18.B10;
    sbit  MUX3_PORTE_PCR18_bit at PORTE_PCR18.B11;
    sbit  LK_PORTE_PCR18_bit at PORTE_PCR18.B15;
    sbit  IRQC0_PORTE_PCR18_bit at PORTE_PCR18.B16;
    sbit  IRQC1_PORTE_PCR18_bit at PORTE_PCR18.B17;
    sbit  IRQC2_PORTE_PCR18_bit at PORTE_PCR18.B18;
    sbit  IRQC3_PORTE_PCR18_bit at PORTE_PCR18.B19;
    sbit  ISF_PORTE_PCR18_bit at PORTE_PCR18.B24;

sfr unsigned long   volatile PORTE_PCR19          absolute 0x4004D04C;
    sbit  PS_PORTE_PCR19_bit at PORTE_PCR19.B0;
    sbit  PE_PORTE_PCR19_bit at PORTE_PCR19.B1;
    sbit  SRE_PORTE_PCR19_bit at PORTE_PCR19.B2;
    sbit  PFE_PORTE_PCR19_bit at PORTE_PCR19.B4;
    sbit  ODE_PORTE_PCR19_bit at PORTE_PCR19.B5;
    sbit  DSE_PORTE_PCR19_bit at PORTE_PCR19.B6;
    sbit  MUX0_PORTE_PCR19_bit at PORTE_PCR19.B8;
    sbit  MUX1_PORTE_PCR19_bit at PORTE_PCR19.B9;
    sbit  MUX2_PORTE_PCR19_bit at PORTE_PCR19.B10;
    sbit  MUX3_PORTE_PCR19_bit at PORTE_PCR19.B11;
    sbit  LK_PORTE_PCR19_bit at PORTE_PCR19.B15;
    sbit  IRQC0_PORTE_PCR19_bit at PORTE_PCR19.B16;
    sbit  IRQC1_PORTE_PCR19_bit at PORTE_PCR19.B17;
    sbit  IRQC2_PORTE_PCR19_bit at PORTE_PCR19.B18;
    sbit  IRQC3_PORTE_PCR19_bit at PORTE_PCR19.B19;
    sbit  ISF_PORTE_PCR19_bit at PORTE_PCR19.B24;

sfr unsigned long   volatile PORTE_PCR20          absolute 0x4004D050;
    sbit  PS_PORTE_PCR20_bit at PORTE_PCR20.B0;
    sbit  PE_PORTE_PCR20_bit at PORTE_PCR20.B1;
    sbit  SRE_PORTE_PCR20_bit at PORTE_PCR20.B2;
    sbit  PFE_PORTE_PCR20_bit at PORTE_PCR20.B4;
    sbit  ODE_PORTE_PCR20_bit at PORTE_PCR20.B5;
    sbit  DSE_PORTE_PCR20_bit at PORTE_PCR20.B6;
    sbit  MUX0_PORTE_PCR20_bit at PORTE_PCR20.B8;
    sbit  MUX1_PORTE_PCR20_bit at PORTE_PCR20.B9;
    sbit  MUX2_PORTE_PCR20_bit at PORTE_PCR20.B10;
    sbit  MUX3_PORTE_PCR20_bit at PORTE_PCR20.B11;
    sbit  LK_PORTE_PCR20_bit at PORTE_PCR20.B15;
    sbit  IRQC0_PORTE_PCR20_bit at PORTE_PCR20.B16;
    sbit  IRQC1_PORTE_PCR20_bit at PORTE_PCR20.B17;
    sbit  IRQC2_PORTE_PCR20_bit at PORTE_PCR20.B18;
    sbit  IRQC3_PORTE_PCR20_bit at PORTE_PCR20.B19;
    sbit  ISF_PORTE_PCR20_bit at PORTE_PCR20.B24;

sfr unsigned long   volatile PORTE_PCR21          absolute 0x4004D054;
    sbit  PS_PORTE_PCR21_bit at PORTE_PCR21.B0;
    sbit  PE_PORTE_PCR21_bit at PORTE_PCR21.B1;
    sbit  SRE_PORTE_PCR21_bit at PORTE_PCR21.B2;
    sbit  PFE_PORTE_PCR21_bit at PORTE_PCR21.B4;
    sbit  ODE_PORTE_PCR21_bit at PORTE_PCR21.B5;
    sbit  DSE_PORTE_PCR21_bit at PORTE_PCR21.B6;
    sbit  MUX0_PORTE_PCR21_bit at PORTE_PCR21.B8;
    sbit  MUX1_PORTE_PCR21_bit at PORTE_PCR21.B9;
    sbit  MUX2_PORTE_PCR21_bit at PORTE_PCR21.B10;
    sbit  MUX3_PORTE_PCR21_bit at PORTE_PCR21.B11;
    sbit  LK_PORTE_PCR21_bit at PORTE_PCR21.B15;
    sbit  IRQC0_PORTE_PCR21_bit at PORTE_PCR21.B16;
    sbit  IRQC1_PORTE_PCR21_bit at PORTE_PCR21.B17;
    sbit  IRQC2_PORTE_PCR21_bit at PORTE_PCR21.B18;
    sbit  IRQC3_PORTE_PCR21_bit at PORTE_PCR21.B19;
    sbit  ISF_PORTE_PCR21_bit at PORTE_PCR21.B24;

sfr unsigned long   volatile PORTE_PCR22          absolute 0x4004D058;
    sbit  PS_PORTE_PCR22_bit at PORTE_PCR22.B0;
    sbit  PE_PORTE_PCR22_bit at PORTE_PCR22.B1;
    sbit  SRE_PORTE_PCR22_bit at PORTE_PCR22.B2;
    sbit  PFE_PORTE_PCR22_bit at PORTE_PCR22.B4;
    sbit  ODE_PORTE_PCR22_bit at PORTE_PCR22.B5;
    sbit  DSE_PORTE_PCR22_bit at PORTE_PCR22.B6;
    sbit  MUX0_PORTE_PCR22_bit at PORTE_PCR22.B8;
    sbit  MUX1_PORTE_PCR22_bit at PORTE_PCR22.B9;
    sbit  MUX2_PORTE_PCR22_bit at PORTE_PCR22.B10;
    sbit  MUX3_PORTE_PCR22_bit at PORTE_PCR22.B11;
    sbit  LK_PORTE_PCR22_bit at PORTE_PCR22.B15;
    sbit  IRQC0_PORTE_PCR22_bit at PORTE_PCR22.B16;
    sbit  IRQC1_PORTE_PCR22_bit at PORTE_PCR22.B17;
    sbit  IRQC2_PORTE_PCR22_bit at PORTE_PCR22.B18;
    sbit  IRQC3_PORTE_PCR22_bit at PORTE_PCR22.B19;
    sbit  ISF_PORTE_PCR22_bit at PORTE_PCR22.B24;

sfr unsigned long   volatile PORTE_PCR23          absolute 0x4004D05C;
    sbit  PS_PORTE_PCR23_bit at PORTE_PCR23.B0;
    sbit  PE_PORTE_PCR23_bit at PORTE_PCR23.B1;
    sbit  SRE_PORTE_PCR23_bit at PORTE_PCR23.B2;
    sbit  PFE_PORTE_PCR23_bit at PORTE_PCR23.B4;
    sbit  ODE_PORTE_PCR23_bit at PORTE_PCR23.B5;
    sbit  DSE_PORTE_PCR23_bit at PORTE_PCR23.B6;
    sbit  MUX0_PORTE_PCR23_bit at PORTE_PCR23.B8;
    sbit  MUX1_PORTE_PCR23_bit at PORTE_PCR23.B9;
    sbit  MUX2_PORTE_PCR23_bit at PORTE_PCR23.B10;
    sbit  MUX3_PORTE_PCR23_bit at PORTE_PCR23.B11;
    sbit  LK_PORTE_PCR23_bit at PORTE_PCR23.B15;
    sbit  IRQC0_PORTE_PCR23_bit at PORTE_PCR23.B16;
    sbit  IRQC1_PORTE_PCR23_bit at PORTE_PCR23.B17;
    sbit  IRQC2_PORTE_PCR23_bit at PORTE_PCR23.B18;
    sbit  IRQC3_PORTE_PCR23_bit at PORTE_PCR23.B19;
    sbit  ISF_PORTE_PCR23_bit at PORTE_PCR23.B24;

sfr unsigned long   volatile PORTE_PCR24          absolute 0x4004D060;
    sbit  PS_PORTE_PCR24_bit at PORTE_PCR24.B0;
    sbit  PE_PORTE_PCR24_bit at PORTE_PCR24.B1;
    sbit  SRE_PORTE_PCR24_bit at PORTE_PCR24.B2;
    sbit  PFE_PORTE_PCR24_bit at PORTE_PCR24.B4;
    sbit  ODE_PORTE_PCR24_bit at PORTE_PCR24.B5;
    sbit  DSE_PORTE_PCR24_bit at PORTE_PCR24.B6;
    sbit  MUX0_PORTE_PCR24_bit at PORTE_PCR24.B8;
    sbit  MUX1_PORTE_PCR24_bit at PORTE_PCR24.B9;
    sbit  MUX2_PORTE_PCR24_bit at PORTE_PCR24.B10;
    sbit  MUX3_PORTE_PCR24_bit at PORTE_PCR24.B11;
    sbit  LK_PORTE_PCR24_bit at PORTE_PCR24.B15;
    sbit  IRQC0_PORTE_PCR24_bit at PORTE_PCR24.B16;
    sbit  IRQC1_PORTE_PCR24_bit at PORTE_PCR24.B17;
    sbit  IRQC2_PORTE_PCR24_bit at PORTE_PCR24.B18;
    sbit  IRQC3_PORTE_PCR24_bit at PORTE_PCR24.B19;
    sbit  ISF_PORTE_PCR24_bit at PORTE_PCR24.B24;

sfr unsigned long   volatile PORTE_PCR25          absolute 0x4004D064;
    sbit  PS_PORTE_PCR25_bit at PORTE_PCR25.B0;
    sbit  PE_PORTE_PCR25_bit at PORTE_PCR25.B1;
    sbit  SRE_PORTE_PCR25_bit at PORTE_PCR25.B2;
    sbit  PFE_PORTE_PCR25_bit at PORTE_PCR25.B4;
    sbit  ODE_PORTE_PCR25_bit at PORTE_PCR25.B5;
    sbit  DSE_PORTE_PCR25_bit at PORTE_PCR25.B6;
    sbit  MUX0_PORTE_PCR25_bit at PORTE_PCR25.B8;
    sbit  MUX1_PORTE_PCR25_bit at PORTE_PCR25.B9;
    sbit  MUX2_PORTE_PCR25_bit at PORTE_PCR25.B10;
    sbit  MUX3_PORTE_PCR25_bit at PORTE_PCR25.B11;
    sbit  LK_PORTE_PCR25_bit at PORTE_PCR25.B15;
    sbit  IRQC0_PORTE_PCR25_bit at PORTE_PCR25.B16;
    sbit  IRQC1_PORTE_PCR25_bit at PORTE_PCR25.B17;
    sbit  IRQC2_PORTE_PCR25_bit at PORTE_PCR25.B18;
    sbit  IRQC3_PORTE_PCR25_bit at PORTE_PCR25.B19;
    sbit  ISF_PORTE_PCR25_bit at PORTE_PCR25.B24;

sfr unsigned long   volatile PORTE_PCR26          absolute 0x4004D068;
    sbit  PS_PORTE_PCR26_bit at PORTE_PCR26.B0;
    sbit  PE_PORTE_PCR26_bit at PORTE_PCR26.B1;
    sbit  SRE_PORTE_PCR26_bit at PORTE_PCR26.B2;
    sbit  PFE_PORTE_PCR26_bit at PORTE_PCR26.B4;
    sbit  ODE_PORTE_PCR26_bit at PORTE_PCR26.B5;
    sbit  DSE_PORTE_PCR26_bit at PORTE_PCR26.B6;
    sbit  MUX0_PORTE_PCR26_bit at PORTE_PCR26.B8;
    sbit  MUX1_PORTE_PCR26_bit at PORTE_PCR26.B9;
    sbit  MUX2_PORTE_PCR26_bit at PORTE_PCR26.B10;
    sbit  MUX3_PORTE_PCR26_bit at PORTE_PCR26.B11;
    sbit  LK_PORTE_PCR26_bit at PORTE_PCR26.B15;
    sbit  IRQC0_PORTE_PCR26_bit at PORTE_PCR26.B16;
    sbit  IRQC1_PORTE_PCR26_bit at PORTE_PCR26.B17;
    sbit  IRQC2_PORTE_PCR26_bit at PORTE_PCR26.B18;
    sbit  IRQC3_PORTE_PCR26_bit at PORTE_PCR26.B19;
    sbit  ISF_PORTE_PCR26_bit at PORTE_PCR26.B24;

sfr unsigned long   volatile PORTE_PCR27          absolute 0x4004D06C;
    sbit  PS_PORTE_PCR27_bit at PORTE_PCR27.B0;
    sbit  PE_PORTE_PCR27_bit at PORTE_PCR27.B1;
    sbit  SRE_PORTE_PCR27_bit at PORTE_PCR27.B2;
    sbit  PFE_PORTE_PCR27_bit at PORTE_PCR27.B4;
    sbit  ODE_PORTE_PCR27_bit at PORTE_PCR27.B5;
    sbit  DSE_PORTE_PCR27_bit at PORTE_PCR27.B6;
    sbit  MUX0_PORTE_PCR27_bit at PORTE_PCR27.B8;
    sbit  MUX1_PORTE_PCR27_bit at PORTE_PCR27.B9;
    sbit  MUX2_PORTE_PCR27_bit at PORTE_PCR27.B10;
    sbit  MUX3_PORTE_PCR27_bit at PORTE_PCR27.B11;
    sbit  LK_PORTE_PCR27_bit at PORTE_PCR27.B15;
    sbit  IRQC0_PORTE_PCR27_bit at PORTE_PCR27.B16;
    sbit  IRQC1_PORTE_PCR27_bit at PORTE_PCR27.B17;
    sbit  IRQC2_PORTE_PCR27_bit at PORTE_PCR27.B18;
    sbit  IRQC3_PORTE_PCR27_bit at PORTE_PCR27.B19;
    sbit  ISF_PORTE_PCR27_bit at PORTE_PCR27.B24;

sfr unsigned long   volatile PORTE_PCR28          absolute 0x4004D070;
    sbit  PS_PORTE_PCR28_bit at PORTE_PCR28.B0;
    sbit  PE_PORTE_PCR28_bit at PORTE_PCR28.B1;
    sbit  SRE_PORTE_PCR28_bit at PORTE_PCR28.B2;
    sbit  PFE_PORTE_PCR28_bit at PORTE_PCR28.B4;
    sbit  ODE_PORTE_PCR28_bit at PORTE_PCR28.B5;
    sbit  DSE_PORTE_PCR28_bit at PORTE_PCR28.B6;
    sbit  MUX0_PORTE_PCR28_bit at PORTE_PCR28.B8;
    sbit  MUX1_PORTE_PCR28_bit at PORTE_PCR28.B9;
    sbit  MUX2_PORTE_PCR28_bit at PORTE_PCR28.B10;
    sbit  MUX3_PORTE_PCR28_bit at PORTE_PCR28.B11;
    sbit  LK_PORTE_PCR28_bit at PORTE_PCR28.B15;
    sbit  IRQC0_PORTE_PCR28_bit at PORTE_PCR28.B16;
    sbit  IRQC1_PORTE_PCR28_bit at PORTE_PCR28.B17;
    sbit  IRQC2_PORTE_PCR28_bit at PORTE_PCR28.B18;
    sbit  IRQC3_PORTE_PCR28_bit at PORTE_PCR28.B19;
    sbit  ISF_PORTE_PCR28_bit at PORTE_PCR28.B24;

sfr unsigned long   volatile PORTE_PCR29          absolute 0x4004D074;
    sbit  PS_PORTE_PCR29_bit at PORTE_PCR29.B0;
    sbit  PE_PORTE_PCR29_bit at PORTE_PCR29.B1;
    sbit  SRE_PORTE_PCR29_bit at PORTE_PCR29.B2;
    sbit  PFE_PORTE_PCR29_bit at PORTE_PCR29.B4;
    sbit  ODE_PORTE_PCR29_bit at PORTE_PCR29.B5;
    sbit  DSE_PORTE_PCR29_bit at PORTE_PCR29.B6;
    sbit  MUX0_PORTE_PCR29_bit at PORTE_PCR29.B8;
    sbit  MUX1_PORTE_PCR29_bit at PORTE_PCR29.B9;
    sbit  MUX2_PORTE_PCR29_bit at PORTE_PCR29.B10;
    sbit  MUX3_PORTE_PCR29_bit at PORTE_PCR29.B11;
    sbit  LK_PORTE_PCR29_bit at PORTE_PCR29.B15;
    sbit  IRQC0_PORTE_PCR29_bit at PORTE_PCR29.B16;
    sbit  IRQC1_PORTE_PCR29_bit at PORTE_PCR29.B17;
    sbit  IRQC2_PORTE_PCR29_bit at PORTE_PCR29.B18;
    sbit  IRQC3_PORTE_PCR29_bit at PORTE_PCR29.B19;
    sbit  ISF_PORTE_PCR29_bit at PORTE_PCR29.B24;

sfr unsigned long   volatile PORTE_PCR30          absolute 0x4004D078;
    sbit  PS_PORTE_PCR30_bit at PORTE_PCR30.B0;
    sbit  PE_PORTE_PCR30_bit at PORTE_PCR30.B1;
    sbit  SRE_PORTE_PCR30_bit at PORTE_PCR30.B2;
    sbit  PFE_PORTE_PCR30_bit at PORTE_PCR30.B4;
    sbit  ODE_PORTE_PCR30_bit at PORTE_PCR30.B5;
    sbit  DSE_PORTE_PCR30_bit at PORTE_PCR30.B6;
    sbit  MUX0_PORTE_PCR30_bit at PORTE_PCR30.B8;
    sbit  MUX1_PORTE_PCR30_bit at PORTE_PCR30.B9;
    sbit  MUX2_PORTE_PCR30_bit at PORTE_PCR30.B10;
    sbit  MUX3_PORTE_PCR30_bit at PORTE_PCR30.B11;
    sbit  LK_PORTE_PCR30_bit at PORTE_PCR30.B15;
    sbit  IRQC0_PORTE_PCR30_bit at PORTE_PCR30.B16;
    sbit  IRQC1_PORTE_PCR30_bit at PORTE_PCR30.B17;
    sbit  IRQC2_PORTE_PCR30_bit at PORTE_PCR30.B18;
    sbit  IRQC3_PORTE_PCR30_bit at PORTE_PCR30.B19;
    sbit  ISF_PORTE_PCR30_bit at PORTE_PCR30.B24;

sfr unsigned long   volatile PORTE_PCR31          absolute 0x4004D07C;
    sbit  PS_PORTE_PCR31_bit at PORTE_PCR31.B0;
    sbit  PE_PORTE_PCR31_bit at PORTE_PCR31.B1;
    sbit  SRE_PORTE_PCR31_bit at PORTE_PCR31.B2;
    sbit  PFE_PORTE_PCR31_bit at PORTE_PCR31.B4;
    sbit  ODE_PORTE_PCR31_bit at PORTE_PCR31.B5;
    sbit  DSE_PORTE_PCR31_bit at PORTE_PCR31.B6;
    sbit  MUX0_PORTE_PCR31_bit at PORTE_PCR31.B8;
    sbit  MUX1_PORTE_PCR31_bit at PORTE_PCR31.B9;
    sbit  MUX2_PORTE_PCR31_bit at PORTE_PCR31.B10;
    sbit  MUX3_PORTE_PCR31_bit at PORTE_PCR31.B11;
    sbit  LK_PORTE_PCR31_bit at PORTE_PCR31.B15;
    sbit  IRQC0_PORTE_PCR31_bit at PORTE_PCR31.B16;
    sbit  IRQC1_PORTE_PCR31_bit at PORTE_PCR31.B17;
    sbit  IRQC2_PORTE_PCR31_bit at PORTE_PCR31.B18;
    sbit  IRQC3_PORTE_PCR31_bit at PORTE_PCR31.B19;
    sbit  ISF_PORTE_PCR31_bit at PORTE_PCR31.B24;

sfr unsigned long   volatile PORTE_GPCLR          absolute 0x4004D080;
    sbit  GPWD0_PORTE_GPCLR_bit at PORTE_GPCLR.B0;
    sbit  GPWD1_PORTE_GPCLR_bit at PORTE_GPCLR.B1;
    sbit  GPWD2_PORTE_GPCLR_bit at PORTE_GPCLR.B2;
    sbit  GPWD3_PORTE_GPCLR_bit at PORTE_GPCLR.B3;
    sbit  GPWD4_PORTE_GPCLR_bit at PORTE_GPCLR.B4;
    sbit  GPWD5_PORTE_GPCLR_bit at PORTE_GPCLR.B5;
    sbit  GPWD6_PORTE_GPCLR_bit at PORTE_GPCLR.B6;
    sbit  GPWD7_PORTE_GPCLR_bit at PORTE_GPCLR.B7;
    sbit  GPWD8_PORTE_GPCLR_bit at PORTE_GPCLR.B8;
    sbit  GPWD9_PORTE_GPCLR_bit at PORTE_GPCLR.B9;
    sbit  GPWD10_PORTE_GPCLR_bit at PORTE_GPCLR.B10;
    sbit  GPWD11_PORTE_GPCLR_bit at PORTE_GPCLR.B11;
    sbit  GPWD12_PORTE_GPCLR_bit at PORTE_GPCLR.B12;
    sbit  GPWD13_PORTE_GPCLR_bit at PORTE_GPCLR.B13;
    sbit  GPWD14_PORTE_GPCLR_bit at PORTE_GPCLR.B14;
    sbit  GPWD15_PORTE_GPCLR_bit at PORTE_GPCLR.B15;
    sbit  GPWE0_PORTE_GPCLR_bit at PORTE_GPCLR.B16;
    sbit  GPWE1_PORTE_GPCLR_bit at PORTE_GPCLR.B17;
    sbit  GPWE2_PORTE_GPCLR_bit at PORTE_GPCLR.B18;
    sbit  GPWE3_PORTE_GPCLR_bit at PORTE_GPCLR.B19;
    sbit  GPWE4_PORTE_GPCLR_bit at PORTE_GPCLR.B20;
    sbit  GPWE5_PORTE_GPCLR_bit at PORTE_GPCLR.B21;
    sbit  GPWE6_PORTE_GPCLR_bit at PORTE_GPCLR.B22;
    sbit  GPWE7_PORTE_GPCLR_bit at PORTE_GPCLR.B23;
    sbit  GPWE8_PORTE_GPCLR_bit at PORTE_GPCLR.B24;
    sbit  GPWE9_PORTE_GPCLR_bit at PORTE_GPCLR.B25;
    sbit  GPWE10_PORTE_GPCLR_bit at PORTE_GPCLR.B26;
    sbit  GPWE11_PORTE_GPCLR_bit at PORTE_GPCLR.B27;
    sbit  GPWE12_PORTE_GPCLR_bit at PORTE_GPCLR.B28;
    sbit  GPWE13_PORTE_GPCLR_bit at PORTE_GPCLR.B29;
    sbit  GPWE14_PORTE_GPCLR_bit at PORTE_GPCLR.B30;
    sbit  GPWE15_PORTE_GPCLR_bit at PORTE_GPCLR.B31;

sfr unsigned long   volatile PORTE_GPCHR          absolute 0x4004D084;
    sbit  GPWD0_PORTE_GPCHR_bit at PORTE_GPCHR.B0;
    sbit  GPWD1_PORTE_GPCHR_bit at PORTE_GPCHR.B1;
    sbit  GPWD2_PORTE_GPCHR_bit at PORTE_GPCHR.B2;
    sbit  GPWD3_PORTE_GPCHR_bit at PORTE_GPCHR.B3;
    sbit  GPWD4_PORTE_GPCHR_bit at PORTE_GPCHR.B4;
    sbit  GPWD5_PORTE_GPCHR_bit at PORTE_GPCHR.B5;
    sbit  GPWD6_PORTE_GPCHR_bit at PORTE_GPCHR.B6;
    sbit  GPWD7_PORTE_GPCHR_bit at PORTE_GPCHR.B7;
    sbit  GPWD8_PORTE_GPCHR_bit at PORTE_GPCHR.B8;
    sbit  GPWD9_PORTE_GPCHR_bit at PORTE_GPCHR.B9;
    sbit  GPWD10_PORTE_GPCHR_bit at PORTE_GPCHR.B10;
    sbit  GPWD11_PORTE_GPCHR_bit at PORTE_GPCHR.B11;
    sbit  GPWD12_PORTE_GPCHR_bit at PORTE_GPCHR.B12;
    sbit  GPWD13_PORTE_GPCHR_bit at PORTE_GPCHR.B13;
    sbit  GPWD14_PORTE_GPCHR_bit at PORTE_GPCHR.B14;
    sbit  GPWD15_PORTE_GPCHR_bit at PORTE_GPCHR.B15;
    sbit  GPWE0_PORTE_GPCHR_bit at PORTE_GPCHR.B16;
    sbit  GPWE1_PORTE_GPCHR_bit at PORTE_GPCHR.B17;
    sbit  GPWE2_PORTE_GPCHR_bit at PORTE_GPCHR.B18;
    sbit  GPWE3_PORTE_GPCHR_bit at PORTE_GPCHR.B19;
    sbit  GPWE4_PORTE_GPCHR_bit at PORTE_GPCHR.B20;
    sbit  GPWE5_PORTE_GPCHR_bit at PORTE_GPCHR.B21;
    sbit  GPWE6_PORTE_GPCHR_bit at PORTE_GPCHR.B22;
    sbit  GPWE7_PORTE_GPCHR_bit at PORTE_GPCHR.B23;
    sbit  GPWE8_PORTE_GPCHR_bit at PORTE_GPCHR.B24;
    sbit  GPWE9_PORTE_GPCHR_bit at PORTE_GPCHR.B25;
    sbit  GPWE10_PORTE_GPCHR_bit at PORTE_GPCHR.B26;
    sbit  GPWE11_PORTE_GPCHR_bit at PORTE_GPCHR.B27;
    sbit  GPWE12_PORTE_GPCHR_bit at PORTE_GPCHR.B28;
    sbit  GPWE13_PORTE_GPCHR_bit at PORTE_GPCHR.B29;
    sbit  GPWE14_PORTE_GPCHR_bit at PORTE_GPCHR.B30;
    sbit  GPWE15_PORTE_GPCHR_bit at PORTE_GPCHR.B31;

sfr unsigned long   volatile PORTE_ISFR           absolute 0x4004D0A0;
    sbit  ISF0_PORTE_ISFR_bit at PORTE_ISFR.B0;
    sbit  ISF1_PORTE_ISFR_bit at PORTE_ISFR.B1;
    sbit  ISF2_PORTE_ISFR_bit at PORTE_ISFR.B2;
    sbit  ISF3_PORTE_ISFR_bit at PORTE_ISFR.B3;
    sbit  ISF4_PORTE_ISFR_bit at PORTE_ISFR.B4;
    sbit  ISF5_PORTE_ISFR_bit at PORTE_ISFR.B5;
    sbit  ISF6_PORTE_ISFR_bit at PORTE_ISFR.B6;
    sbit  ISF7_PORTE_ISFR_bit at PORTE_ISFR.B7;
    sbit  ISF8_PORTE_ISFR_bit at PORTE_ISFR.B8;
    sbit  ISF9_PORTE_ISFR_bit at PORTE_ISFR.B9;
    sbit  ISF10_PORTE_ISFR_bit at PORTE_ISFR.B10;
    sbit  ISF11_PORTE_ISFR_bit at PORTE_ISFR.B11;
    sbit  ISF12_PORTE_ISFR_bit at PORTE_ISFR.B12;
    sbit  ISF13_PORTE_ISFR_bit at PORTE_ISFR.B13;
    sbit  ISF14_PORTE_ISFR_bit at PORTE_ISFR.B14;
    sbit  ISF15_PORTE_ISFR_bit at PORTE_ISFR.B15;
    sbit  ISF16_PORTE_ISFR_bit at PORTE_ISFR.B16;
    sbit  ISF17_PORTE_ISFR_bit at PORTE_ISFR.B17;
    sbit  ISF18_PORTE_ISFR_bit at PORTE_ISFR.B18;
    sbit  ISF19_PORTE_ISFR_bit at PORTE_ISFR.B19;
    sbit  ISF20_PORTE_ISFR_bit at PORTE_ISFR.B20;
    sbit  ISF21_PORTE_ISFR_bit at PORTE_ISFR.B21;
    sbit  ISF22_PORTE_ISFR_bit at PORTE_ISFR.B22;
    sbit  ISF23_PORTE_ISFR_bit at PORTE_ISFR.B23;
    sbit  ISF24_PORTE_ISFR_bit at PORTE_ISFR.B24;
    sbit  ISF25_PORTE_ISFR_bit at PORTE_ISFR.B25;
    sbit  ISF26_PORTE_ISFR_bit at PORTE_ISFR.B26;
    sbit  ISF27_PORTE_ISFR_bit at PORTE_ISFR.B27;
    sbit  ISF28_PORTE_ISFR_bit at PORTE_ISFR.B28;
    sbit  ISF29_PORTE_ISFR_bit at PORTE_ISFR.B29;
    sbit  ISF30_PORTE_ISFR_bit at PORTE_ISFR.B30;
    sbit  ISF31_PORTE_ISFR_bit at PORTE_ISFR.B31;

sfr unsigned int   volatile WDOG_STCTRLH         absolute 0x40052000;
    const register unsigned short int WDOGEN = 0;
    sbit  WDOGEN_bit at WDOG_STCTRLH.B0;
    sbit  CLKSRC_WDOG_STCTRLH_bit at WDOG_STCTRLH.B1;
    const register unsigned short int IRQRSTEN = 2;
    sbit  IRQRSTEN_bit at WDOG_STCTRLH.B2;
    const register unsigned short int WINEN = 3;
    sbit  WINEN_bit at WDOG_STCTRLH.B3;
    const register unsigned short int ALLOWUPDATE = 4;
    sbit  ALLOWUPDATE_bit at WDOG_STCTRLH.B4;
    sbit  DBGEN_WDOG_STCTRLH_bit at WDOG_STCTRLH.B5;
    const register unsigned short int STOPEN = 6;
    sbit  STOPEN_bit at WDOG_STCTRLH.B6;
    sbit  WAITEN_WDOG_STCTRLH_bit at WDOG_STCTRLH.B7;
    const register unsigned short int TESTWDOG = 10;
    sbit  TESTWDOG_bit at WDOG_STCTRLH.B10;
    const register unsigned short int TESTSEL = 11;
    sbit  TESTSEL_bit at WDOG_STCTRLH.B11;
    const register unsigned short int BYTESEL0 = 12;
    sbit  BYTESEL0_bit at WDOG_STCTRLH.B12;
    const register unsigned short int BYTESEL1 = 13;
    sbit  BYTESEL1_bit at WDOG_STCTRLH.B13;
    const register unsigned short int DISTESTWDOG = 14;
    sbit  DISTESTWDOG_bit at WDOG_STCTRLH.B14;

sfr unsigned int   volatile WDOG_STCTRLL         absolute 0x40052002;
    const register unsigned short int INTFLG = 15;
    sbit  INTFLG_bit at WDOG_STCTRLL.B15;

sfr unsigned int   volatile WDOG_TOVALH          absolute 0x40052004;
    const register unsigned short int TOVALHIGH0 = 0;
    sbit  TOVALHIGH0_bit at WDOG_TOVALH.B0;
    const register unsigned short int TOVALHIGH1 = 1;
    sbit  TOVALHIGH1_bit at WDOG_TOVALH.B1;
    const register unsigned short int TOVALHIGH2 = 2;
    sbit  TOVALHIGH2_bit at WDOG_TOVALH.B2;
    const register unsigned short int TOVALHIGH3 = 3;
    sbit  TOVALHIGH3_bit at WDOG_TOVALH.B3;
    const register unsigned short int TOVALHIGH4 = 4;
    sbit  TOVALHIGH4_bit at WDOG_TOVALH.B4;
    const register unsigned short int TOVALHIGH5 = 5;
    sbit  TOVALHIGH5_bit at WDOG_TOVALH.B5;
    const register unsigned short int TOVALHIGH6 = 6;
    sbit  TOVALHIGH6_bit at WDOG_TOVALH.B6;
    const register unsigned short int TOVALHIGH7 = 7;
    sbit  TOVALHIGH7_bit at WDOG_TOVALH.B7;
    const register unsigned short int TOVALHIGH8 = 8;
    sbit  TOVALHIGH8_bit at WDOG_TOVALH.B8;
    const register unsigned short int TOVALHIGH9 = 9;
    sbit  TOVALHIGH9_bit at WDOG_TOVALH.B9;
    const register unsigned short int TOVALHIGH10 = 10;
    sbit  TOVALHIGH10_bit at WDOG_TOVALH.B10;
    const register unsigned short int TOVALHIGH11 = 11;
    sbit  TOVALHIGH11_bit at WDOG_TOVALH.B11;
    const register unsigned short int TOVALHIGH12 = 12;
    sbit  TOVALHIGH12_bit at WDOG_TOVALH.B12;
    const register unsigned short int TOVALHIGH13 = 13;
    sbit  TOVALHIGH13_bit at WDOG_TOVALH.B13;
    const register unsigned short int TOVALHIGH14 = 14;
    sbit  TOVALHIGH14_bit at WDOG_TOVALH.B14;
    const register unsigned short int TOVALHIGH15 = 15;
    sbit  TOVALHIGH15_bit at WDOG_TOVALH.B15;

sfr unsigned int   volatile WDOG_TOVALL          absolute 0x40052006;
    const register unsigned short int TOVALLOW0 = 0;
    sbit  TOVALLOW0_bit at WDOG_TOVALL.B0;
    const register unsigned short int TOVALLOW1 = 1;
    sbit  TOVALLOW1_bit at WDOG_TOVALL.B1;
    const register unsigned short int TOVALLOW2 = 2;
    sbit  TOVALLOW2_bit at WDOG_TOVALL.B2;
    const register unsigned short int TOVALLOW3 = 3;
    sbit  TOVALLOW3_bit at WDOG_TOVALL.B3;
    const register unsigned short int TOVALLOW4 = 4;
    sbit  TOVALLOW4_bit at WDOG_TOVALL.B4;
    const register unsigned short int TOVALLOW5 = 5;
    sbit  TOVALLOW5_bit at WDOG_TOVALL.B5;
    const register unsigned short int TOVALLOW6 = 6;
    sbit  TOVALLOW6_bit at WDOG_TOVALL.B6;
    const register unsigned short int TOVALLOW7 = 7;
    sbit  TOVALLOW7_bit at WDOG_TOVALL.B7;
    const register unsigned short int TOVALLOW8 = 8;
    sbit  TOVALLOW8_bit at WDOG_TOVALL.B8;
    const register unsigned short int TOVALLOW9 = 9;
    sbit  TOVALLOW9_bit at WDOG_TOVALL.B9;
    const register unsigned short int TOVALLOW10 = 10;
    sbit  TOVALLOW10_bit at WDOG_TOVALL.B10;
    const register unsigned short int TOVALLOW11 = 11;
    sbit  TOVALLOW11_bit at WDOG_TOVALL.B11;
    const register unsigned short int TOVALLOW12 = 12;
    sbit  TOVALLOW12_bit at WDOG_TOVALL.B12;
    const register unsigned short int TOVALLOW13 = 13;
    sbit  TOVALLOW13_bit at WDOG_TOVALL.B13;
    const register unsigned short int TOVALLOW14 = 14;
    sbit  TOVALLOW14_bit at WDOG_TOVALL.B14;
    const register unsigned short int TOVALLOW15 = 15;
    sbit  TOVALLOW15_bit at WDOG_TOVALL.B15;

sfr unsigned int   volatile WDOG_WINH            absolute 0x40052008;
    const register unsigned short int WINHIGH0 = 0;
    sbit  WINHIGH0_bit at WDOG_WINH.B0;
    const register unsigned short int WINHIGH1 = 1;
    sbit  WINHIGH1_bit at WDOG_WINH.B1;
    const register unsigned short int WINHIGH2 = 2;
    sbit  WINHIGH2_bit at WDOG_WINH.B2;
    const register unsigned short int WINHIGH3 = 3;
    sbit  WINHIGH3_bit at WDOG_WINH.B3;
    const register unsigned short int WINHIGH4 = 4;
    sbit  WINHIGH4_bit at WDOG_WINH.B4;
    const register unsigned short int WINHIGH5 = 5;
    sbit  WINHIGH5_bit at WDOG_WINH.B5;
    const register unsigned short int WINHIGH6 = 6;
    sbit  WINHIGH6_bit at WDOG_WINH.B6;
    const register unsigned short int WINHIGH7 = 7;
    sbit  WINHIGH7_bit at WDOG_WINH.B7;
    const register unsigned short int WINHIGH8 = 8;
    sbit  WINHIGH8_bit at WDOG_WINH.B8;
    const register unsigned short int WINHIGH9 = 9;
    sbit  WINHIGH9_bit at WDOG_WINH.B9;
    const register unsigned short int WINHIGH10 = 10;
    sbit  WINHIGH10_bit at WDOG_WINH.B10;
    const register unsigned short int WINHIGH11 = 11;
    sbit  WINHIGH11_bit at WDOG_WINH.B11;
    const register unsigned short int WINHIGH12 = 12;
    sbit  WINHIGH12_bit at WDOG_WINH.B12;
    const register unsigned short int WINHIGH13 = 13;
    sbit  WINHIGH13_bit at WDOG_WINH.B13;
    const register unsigned short int WINHIGH14 = 14;
    sbit  WINHIGH14_bit at WDOG_WINH.B14;
    const register unsigned short int WINHIGH15 = 15;
    sbit  WINHIGH15_bit at WDOG_WINH.B15;

sfr unsigned int   volatile WDOG_WINL            absolute 0x4005200A;
    const register unsigned short int WINLOW0 = 0;
    sbit  WINLOW0_bit at WDOG_WINL.B0;
    const register unsigned short int WINLOW1 = 1;
    sbit  WINLOW1_bit at WDOG_WINL.B1;
    const register unsigned short int WINLOW2 = 2;
    sbit  WINLOW2_bit at WDOG_WINL.B2;
    const register unsigned short int WINLOW3 = 3;
    sbit  WINLOW3_bit at WDOG_WINL.B3;
    const register unsigned short int WINLOW4 = 4;
    sbit  WINLOW4_bit at WDOG_WINL.B4;
    const register unsigned short int WINLOW5 = 5;
    sbit  WINLOW5_bit at WDOG_WINL.B5;
    const register unsigned short int WINLOW6 = 6;
    sbit  WINLOW6_bit at WDOG_WINL.B6;
    const register unsigned short int WINLOW7 = 7;
    sbit  WINLOW7_bit at WDOG_WINL.B7;
    const register unsigned short int WINLOW8 = 8;
    sbit  WINLOW8_bit at WDOG_WINL.B8;
    const register unsigned short int WINLOW9 = 9;
    sbit  WINLOW9_bit at WDOG_WINL.B9;
    const register unsigned short int WINLOW10 = 10;
    sbit  WINLOW10_bit at WDOG_WINL.B10;
    const register unsigned short int WINLOW11 = 11;
    sbit  WINLOW11_bit at WDOG_WINL.B11;
    const register unsigned short int WINLOW12 = 12;
    sbit  WINLOW12_bit at WDOG_WINL.B12;
    const register unsigned short int WINLOW13 = 13;
    sbit  WINLOW13_bit at WDOG_WINL.B13;
    const register unsigned short int WINLOW14 = 14;
    sbit  WINLOW14_bit at WDOG_WINL.B14;
    const register unsigned short int WINLOW15 = 15;
    sbit  WINLOW15_bit at WDOG_WINL.B15;

sfr unsigned int   volatile WDOG_REFRESH         absolute 0x4005200C;
    const register unsigned short int WDOGREFRESH0 = 0;
    sbit  WDOGREFRESH0_bit at WDOG_REFRESH.B0;
    const register unsigned short int WDOGREFRESH1 = 1;
    sbit  WDOGREFRESH1_bit at WDOG_REFRESH.B1;
    const register unsigned short int WDOGREFRESH2 = 2;
    sbit  WDOGREFRESH2_bit at WDOG_REFRESH.B2;
    const register unsigned short int WDOGREFRESH3 = 3;
    sbit  WDOGREFRESH3_bit at WDOG_REFRESH.B3;
    const register unsigned short int WDOGREFRESH4 = 4;
    sbit  WDOGREFRESH4_bit at WDOG_REFRESH.B4;
    const register unsigned short int WDOGREFRESH5 = 5;
    sbit  WDOGREFRESH5_bit at WDOG_REFRESH.B5;
    const register unsigned short int WDOGREFRESH6 = 6;
    sbit  WDOGREFRESH6_bit at WDOG_REFRESH.B6;
    const register unsigned short int WDOGREFRESH7 = 7;
    sbit  WDOGREFRESH7_bit at WDOG_REFRESH.B7;
    const register unsigned short int WDOGREFRESH8 = 8;
    sbit  WDOGREFRESH8_bit at WDOG_REFRESH.B8;
    const register unsigned short int WDOGREFRESH9 = 9;
    sbit  WDOGREFRESH9_bit at WDOG_REFRESH.B9;
    const register unsigned short int WDOGREFRESH10 = 10;
    sbit  WDOGREFRESH10_bit at WDOG_REFRESH.B10;
    const register unsigned short int WDOGREFRESH11 = 11;
    sbit  WDOGREFRESH11_bit at WDOG_REFRESH.B11;
    const register unsigned short int WDOGREFRESH12 = 12;
    sbit  WDOGREFRESH12_bit at WDOG_REFRESH.B12;
    const register unsigned short int WDOGREFRESH13 = 13;
    sbit  WDOGREFRESH13_bit at WDOG_REFRESH.B13;
    const register unsigned short int WDOGREFRESH14 = 14;
    sbit  WDOGREFRESH14_bit at WDOG_REFRESH.B14;
    const register unsigned short int WDOGREFRESH15 = 15;
    sbit  WDOGREFRESH15_bit at WDOG_REFRESH.B15;

sfr unsigned int   volatile WDOG_UNLOCK          absolute 0x4005200E;
    const register unsigned short int WDOGUNLOCK0 = 0;
    sbit  WDOGUNLOCK0_bit at WDOG_UNLOCK.B0;
    const register unsigned short int WDOGUNLOCK1 = 1;
    sbit  WDOGUNLOCK1_bit at WDOG_UNLOCK.B1;
    const register unsigned short int WDOGUNLOCK2 = 2;
    sbit  WDOGUNLOCK2_bit at WDOG_UNLOCK.B2;
    const register unsigned short int WDOGUNLOCK3 = 3;
    sbit  WDOGUNLOCK3_bit at WDOG_UNLOCK.B3;
    const register unsigned short int WDOGUNLOCK4 = 4;
    sbit  WDOGUNLOCK4_bit at WDOG_UNLOCK.B4;
    const register unsigned short int WDOGUNLOCK5 = 5;
    sbit  WDOGUNLOCK5_bit at WDOG_UNLOCK.B5;
    const register unsigned short int WDOGUNLOCK6 = 6;
    sbit  WDOGUNLOCK6_bit at WDOG_UNLOCK.B6;
    const register unsigned short int WDOGUNLOCK7 = 7;
    sbit  WDOGUNLOCK7_bit at WDOG_UNLOCK.B7;
    const register unsigned short int WDOGUNLOCK8 = 8;
    sbit  WDOGUNLOCK8_bit at WDOG_UNLOCK.B8;
    const register unsigned short int WDOGUNLOCK9 = 9;
    sbit  WDOGUNLOCK9_bit at WDOG_UNLOCK.B9;
    const register unsigned short int WDOGUNLOCK10 = 10;
    sbit  WDOGUNLOCK10_bit at WDOG_UNLOCK.B10;
    const register unsigned short int WDOGUNLOCK11 = 11;
    sbit  WDOGUNLOCK11_bit at WDOG_UNLOCK.B11;
    const register unsigned short int WDOGUNLOCK12 = 12;
    sbit  WDOGUNLOCK12_bit at WDOG_UNLOCK.B12;
    const register unsigned short int WDOGUNLOCK13 = 13;
    sbit  WDOGUNLOCK13_bit at WDOG_UNLOCK.B13;
    const register unsigned short int WDOGUNLOCK14 = 14;
    sbit  WDOGUNLOCK14_bit at WDOG_UNLOCK.B14;
    const register unsigned short int WDOGUNLOCK15 = 15;
    sbit  WDOGUNLOCK15_bit at WDOG_UNLOCK.B15;

sfr unsigned int   volatile WDOG_TMROUTH         absolute 0x40052010;
    const register unsigned short int TIMEROUTHIGH0 = 0;
    sbit  TIMEROUTHIGH0_bit at WDOG_TMROUTH.B0;
    const register unsigned short int TIMEROUTHIGH1 = 1;
    sbit  TIMEROUTHIGH1_bit at WDOG_TMROUTH.B1;
    const register unsigned short int TIMEROUTHIGH2 = 2;
    sbit  TIMEROUTHIGH2_bit at WDOG_TMROUTH.B2;
    const register unsigned short int TIMEROUTHIGH3 = 3;
    sbit  TIMEROUTHIGH3_bit at WDOG_TMROUTH.B3;
    const register unsigned short int TIMEROUTHIGH4 = 4;
    sbit  TIMEROUTHIGH4_bit at WDOG_TMROUTH.B4;
    const register unsigned short int TIMEROUTHIGH5 = 5;
    sbit  TIMEROUTHIGH5_bit at WDOG_TMROUTH.B5;
    const register unsigned short int TIMEROUTHIGH6 = 6;
    sbit  TIMEROUTHIGH6_bit at WDOG_TMROUTH.B6;
    const register unsigned short int TIMEROUTHIGH7 = 7;
    sbit  TIMEROUTHIGH7_bit at WDOG_TMROUTH.B7;
    const register unsigned short int TIMEROUTHIGH8 = 8;
    sbit  TIMEROUTHIGH8_bit at WDOG_TMROUTH.B8;
    const register unsigned short int TIMEROUTHIGH9 = 9;
    sbit  TIMEROUTHIGH9_bit at WDOG_TMROUTH.B9;
    const register unsigned short int TIMEROUTHIGH10 = 10;
    sbit  TIMEROUTHIGH10_bit at WDOG_TMROUTH.B10;
    const register unsigned short int TIMEROUTHIGH11 = 11;
    sbit  TIMEROUTHIGH11_bit at WDOG_TMROUTH.B11;
    const register unsigned short int TIMEROUTHIGH12 = 12;
    sbit  TIMEROUTHIGH12_bit at WDOG_TMROUTH.B12;
    const register unsigned short int TIMEROUTHIGH13 = 13;
    sbit  TIMEROUTHIGH13_bit at WDOG_TMROUTH.B13;
    const register unsigned short int TIMEROUTHIGH14 = 14;
    sbit  TIMEROUTHIGH14_bit at WDOG_TMROUTH.B14;
    const register unsigned short int TIMEROUTHIGH15 = 15;
    sbit  TIMEROUTHIGH15_bit at WDOG_TMROUTH.B15;

sfr unsigned int   volatile WDOG_TMROUTL         absolute 0x40052012;
    const register unsigned short int TIMEROUTLOW0 = 0;
    sbit  TIMEROUTLOW0_bit at WDOG_TMROUTL.B0;
    const register unsigned short int TIMEROUTLOW1 = 1;
    sbit  TIMEROUTLOW1_bit at WDOG_TMROUTL.B1;
    const register unsigned short int TIMEROUTLOW2 = 2;
    sbit  TIMEROUTLOW2_bit at WDOG_TMROUTL.B2;
    const register unsigned short int TIMEROUTLOW3 = 3;
    sbit  TIMEROUTLOW3_bit at WDOG_TMROUTL.B3;
    const register unsigned short int TIMEROUTLOW4 = 4;
    sbit  TIMEROUTLOW4_bit at WDOG_TMROUTL.B4;
    const register unsigned short int TIMEROUTLOW5 = 5;
    sbit  TIMEROUTLOW5_bit at WDOG_TMROUTL.B5;
    const register unsigned short int TIMEROUTLOW6 = 6;
    sbit  TIMEROUTLOW6_bit at WDOG_TMROUTL.B6;
    const register unsigned short int TIMEROUTLOW7 = 7;
    sbit  TIMEROUTLOW7_bit at WDOG_TMROUTL.B7;
    const register unsigned short int TIMEROUTLOW8 = 8;
    sbit  TIMEROUTLOW8_bit at WDOG_TMROUTL.B8;
    const register unsigned short int TIMEROUTLOW9 = 9;
    sbit  TIMEROUTLOW9_bit at WDOG_TMROUTL.B9;
    const register unsigned short int TIMEROUTLOW10 = 10;
    sbit  TIMEROUTLOW10_bit at WDOG_TMROUTL.B10;
    const register unsigned short int TIMEROUTLOW11 = 11;
    sbit  TIMEROUTLOW11_bit at WDOG_TMROUTL.B11;
    const register unsigned short int TIMEROUTLOW12 = 12;
    sbit  TIMEROUTLOW12_bit at WDOG_TMROUTL.B12;
    const register unsigned short int TIMEROUTLOW13 = 13;
    sbit  TIMEROUTLOW13_bit at WDOG_TMROUTL.B13;
    const register unsigned short int TIMEROUTLOW14 = 14;
    sbit  TIMEROUTLOW14_bit at WDOG_TMROUTL.B14;
    const register unsigned short int TIMEROUTLOW15 = 15;
    sbit  TIMEROUTLOW15_bit at WDOG_TMROUTL.B15;

sfr unsigned int   volatile WDOG_RSTCNT          absolute 0x40052014;
    const register unsigned short int RSTCNT0 = 0;
    sbit  RSTCNT0_bit at WDOG_RSTCNT.B0;
    const register unsigned short int RSTCNT1 = 1;
    sbit  RSTCNT1_bit at WDOG_RSTCNT.B1;
    const register unsigned short int RSTCNT2 = 2;
    sbit  RSTCNT2_bit at WDOG_RSTCNT.B2;
    const register unsigned short int RSTCNT3 = 3;
    sbit  RSTCNT3_bit at WDOG_RSTCNT.B3;
    const register unsigned short int RSTCNT4 = 4;
    sbit  RSTCNT4_bit at WDOG_RSTCNT.B4;
    const register unsigned short int RSTCNT5 = 5;
    sbit  RSTCNT5_bit at WDOG_RSTCNT.B5;
    const register unsigned short int RSTCNT6 = 6;
    sbit  RSTCNT6_bit at WDOG_RSTCNT.B6;
    const register unsigned short int RSTCNT7 = 7;
    sbit  RSTCNT7_bit at WDOG_RSTCNT.B7;
    const register unsigned short int RSTCNT8 = 8;
    sbit  RSTCNT8_bit at WDOG_RSTCNT.B8;
    const register unsigned short int RSTCNT9 = 9;
    sbit  RSTCNT9_bit at WDOG_RSTCNT.B9;
    const register unsigned short int RSTCNT10 = 10;
    sbit  RSTCNT10_bit at WDOG_RSTCNT.B10;
    const register unsigned short int RSTCNT11 = 11;
    sbit  RSTCNT11_bit at WDOG_RSTCNT.B11;
    const register unsigned short int RSTCNT12 = 12;
    sbit  RSTCNT12_bit at WDOG_RSTCNT.B12;
    const register unsigned short int RSTCNT13 = 13;
    sbit  RSTCNT13_bit at WDOG_RSTCNT.B13;
    const register unsigned short int RSTCNT14 = 14;
    sbit  RSTCNT14_bit at WDOG_RSTCNT.B14;
    const register unsigned short int RSTCNT15 = 15;
    sbit  RSTCNT15_bit at WDOG_RSTCNT.B15;

sfr unsigned int   volatile WDOG_PRESC           absolute 0x40052016;
    const register unsigned short int PRESCVAL0 = 8;
    sbit  PRESCVAL0_bit at WDOG_PRESC.B8;
    const register unsigned short int PRESCVAL1 = 9;
    sbit  PRESCVAL1_bit at WDOG_PRESC.B9;
    const register unsigned short int PRESCVAL2 = 10;
    sbit  PRESCVAL2_bit at WDOG_PRESC.B10;

sfr unsigned int   volatile ENC_CTRL             absolute 0x40055000;
    const register unsigned short int CMPIE = 0;
    sbit  CMPIE_bit at ENC_CTRL.B0;
    const register unsigned short int CMPIRQ = 1;
    sbit  CMPIRQ_bit at ENC_CTRL.B1;
    const register unsigned short int WDE = 2;
    sbit  WDE_bit at ENC_CTRL.B2;
    const register unsigned short int DIE = 3;
    sbit  DIE_bit at ENC_CTRL.B3;
    const register unsigned short int DIRQ = 4;
    sbit  DIRQ_bit at ENC_CTRL.B4;
    const register unsigned short int XNE = 5;
    sbit  XNE_bit at ENC_CTRL.B5;
    const register unsigned short int XIP = 6;
    sbit  XIP_bit at ENC_CTRL.B6;
    const register unsigned short int XIE = 7;
    sbit  XIE_bit at ENC_CTRL.B7;
    const register unsigned short int XIRQ = 8;
    sbit  XIRQ_bit at ENC_CTRL.B8;
    const register unsigned short int PH1 = 9;
    sbit  PH1_bit at ENC_CTRL.B9;
    const register unsigned short int REV = 10;
    sbit  REV_bit at ENC_CTRL.B10;
    const register unsigned short int SWIP = 11;
    sbit  SWIP_bit at ENC_CTRL.B11;
    const register unsigned short int HNE = 12;
    sbit  HNE_bit at ENC_CTRL.B12;
    const register unsigned short int HIP = 13;
    sbit  HIP_bit at ENC_CTRL.B13;
    const register unsigned short int HIE = 14;
    sbit  HIE_bit at ENC_CTRL.B14;
    const register unsigned short int HIRQ = 15;
    sbit  HIRQ_bit at ENC_CTRL.B15;

sfr unsigned int   volatile ENC_FILT             absolute 0x40055002;
    sbit  FILT_PER0_ENC_FILT_bit at ENC_FILT.B0;
    sbit  FILT_PER1_ENC_FILT_bit at ENC_FILT.B1;
    sbit  FILT_PER2_ENC_FILT_bit at ENC_FILT.B2;
    sbit  FILT_PER3_ENC_FILT_bit at ENC_FILT.B3;
    sbit  FILT_PER4_ENC_FILT_bit at ENC_FILT.B4;
    sbit  FILT_PER5_ENC_FILT_bit at ENC_FILT.B5;
    sbit  FILT_PER6_ENC_FILT_bit at ENC_FILT.B6;
    sbit  FILT_PER7_ENC_FILT_bit at ENC_FILT.B7;
    sbit  FILT_CNT0_ENC_FILT_bit at ENC_FILT.B8;
    sbit  FILT_CNT1_ENC_FILT_bit at ENC_FILT.B9;
    sbit  FILT_CNT2_ENC_FILT_bit at ENC_FILT.B10;

sfr unsigned int   volatile ENC_WTR              absolute 0x40055004;
    const register unsigned short int WDOG0 = 0;
    sbit  WDOG0_bit at ENC_WTR.B0;
    const register unsigned short int WDOG1 = 1;
    sbit  WDOG1_bit at ENC_WTR.B1;
    const register unsigned short int WDOG2 = 2;
    sbit  WDOG2_bit at ENC_WTR.B2;
    const register unsigned short int WDOG3 = 3;
    sbit  WDOG3_bit at ENC_WTR.B3;
    const register unsigned short int WDOG4 = 4;
    sbit  WDOG4_bit at ENC_WTR.B4;
    const register unsigned short int WDOG5 = 5;
    sbit  WDOG5_bit at ENC_WTR.B5;
    const register unsigned short int WDOG6 = 6;
    sbit  WDOG6_bit at ENC_WTR.B6;
    const register unsigned short int WDOG7 = 7;
    sbit  WDOG7_bit at ENC_WTR.B7;
    const register unsigned short int WDOG8 = 8;
    sbit  WDOG8_bit at ENC_WTR.B8;
    const register unsigned short int WDOG9 = 9;
    sbit  WDOG9_bit at ENC_WTR.B9;
    const register unsigned short int WDOG10 = 10;
    sbit  WDOG10_bit at ENC_WTR.B10;
    const register unsigned short int WDOG11 = 11;
    sbit  WDOG11_bit at ENC_WTR.B11;
    const register unsigned short int WDOG12 = 12;
    sbit  WDOG12_bit at ENC_WTR.B12;
    const register unsigned short int WDOG13 = 13;
    sbit  WDOG13_bit at ENC_WTR.B13;
    const register unsigned short int WDOG14 = 14;
    sbit  WDOG14_bit at ENC_WTR.B14;
    const register unsigned short int WDOG15 = 15;
    sbit  WDOG15_bit at ENC_WTR.B15;

sfr unsigned int   volatile ENC_POSD             absolute 0x40055006;
    const register unsigned short int POSD0 = 0;
    sbit  POSD0_bit at ENC_POSD.B0;
    const register unsigned short int POSD1 = 1;
    sbit  POSD1_bit at ENC_POSD.B1;
    const register unsigned short int POSD2 = 2;
    sbit  POSD2_bit at ENC_POSD.B2;
    const register unsigned short int POSD3 = 3;
    sbit  POSD3_bit at ENC_POSD.B3;
    const register unsigned short int POSD4 = 4;
    sbit  POSD4_bit at ENC_POSD.B4;
    const register unsigned short int POSD5 = 5;
    sbit  POSD5_bit at ENC_POSD.B5;
    const register unsigned short int POSD6 = 6;
    sbit  POSD6_bit at ENC_POSD.B6;
    const register unsigned short int POSD7 = 7;
    sbit  POSD7_bit at ENC_POSD.B7;
    const register unsigned short int POSD8 = 8;
    sbit  POSD8_bit at ENC_POSD.B8;
    const register unsigned short int POSD9 = 9;
    sbit  POSD9_bit at ENC_POSD.B9;
    const register unsigned short int POSD10 = 10;
    sbit  POSD10_bit at ENC_POSD.B10;
    const register unsigned short int POSD11 = 11;
    sbit  POSD11_bit at ENC_POSD.B11;
    const register unsigned short int POSD12 = 12;
    sbit  POSD12_bit at ENC_POSD.B12;
    const register unsigned short int POSD13 = 13;
    sbit  POSD13_bit at ENC_POSD.B13;
    const register unsigned short int POSD14 = 14;
    sbit  POSD14_bit at ENC_POSD.B14;
    const register unsigned short int POSD15 = 15;
    sbit  POSD15_bit at ENC_POSD.B15;

sfr unsigned int   volatile ENC_POSDH            absolute 0x40055008;
    const register unsigned short int POSDH0 = 0;
    sbit  POSDH0_bit at ENC_POSDH.B0;
    const register unsigned short int POSDH1 = 1;
    sbit  POSDH1_bit at ENC_POSDH.B1;
    const register unsigned short int POSDH2 = 2;
    sbit  POSDH2_bit at ENC_POSDH.B2;
    const register unsigned short int POSDH3 = 3;
    sbit  POSDH3_bit at ENC_POSDH.B3;
    const register unsigned short int POSDH4 = 4;
    sbit  POSDH4_bit at ENC_POSDH.B4;
    const register unsigned short int POSDH5 = 5;
    sbit  POSDH5_bit at ENC_POSDH.B5;
    const register unsigned short int POSDH6 = 6;
    sbit  POSDH6_bit at ENC_POSDH.B6;
    const register unsigned short int POSDH7 = 7;
    sbit  POSDH7_bit at ENC_POSDH.B7;
    const register unsigned short int POSDH8 = 8;
    sbit  POSDH8_bit at ENC_POSDH.B8;
    const register unsigned short int POSDH9 = 9;
    sbit  POSDH9_bit at ENC_POSDH.B9;
    const register unsigned short int POSDH10 = 10;
    sbit  POSDH10_bit at ENC_POSDH.B10;
    const register unsigned short int POSDH11 = 11;
    sbit  POSDH11_bit at ENC_POSDH.B11;
    const register unsigned short int POSDH12 = 12;
    sbit  POSDH12_bit at ENC_POSDH.B12;
    const register unsigned short int POSDH13 = 13;
    sbit  POSDH13_bit at ENC_POSDH.B13;
    const register unsigned short int POSDH14 = 14;
    sbit  POSDH14_bit at ENC_POSDH.B14;
    const register unsigned short int POSDH15 = 15;
    sbit  POSDH15_bit at ENC_POSDH.B15;

sfr unsigned int   volatile ENC_REV              absolute 0x4005500A;
    const register unsigned short int REV0 = 0;
    sbit  REV0_bit at ENC_REV.B0;
    const register unsigned short int REV1 = 1;
    sbit  REV1_bit at ENC_REV.B1;
    const register unsigned short int REV2 = 2;
    sbit  REV2_bit at ENC_REV.B2;
    const register unsigned short int REV3 = 3;
    sbit  REV3_bit at ENC_REV.B3;
    const register unsigned short int REV4 = 4;
    sbit  REV4_bit at ENC_REV.B4;
    const register unsigned short int REV5 = 5;
    sbit  REV5_bit at ENC_REV.B5;
    const register unsigned short int REV6 = 6;
    sbit  REV6_bit at ENC_REV.B6;
    const register unsigned short int REV7 = 7;
    sbit  REV7_bit at ENC_REV.B7;
    const register unsigned short int REV8 = 8;
    sbit  REV8_bit at ENC_REV.B8;
    const register unsigned short int REV9 = 9;
    sbit  REV9_bit at ENC_REV.B9;
    const register unsigned short int REV10 = 10;
    sbit  REV10_bit at ENC_REV.B10;
    const register unsigned short int REV11 = 11;
    sbit  REV11_bit at ENC_REV.B11;
    const register unsigned short int REV12 = 12;
    sbit  REV12_bit at ENC_REV.B12;
    const register unsigned short int REV13 = 13;
    sbit  REV13_bit at ENC_REV.B13;
    const register unsigned short int REV14 = 14;
    sbit  REV14_bit at ENC_REV.B14;
    const register unsigned short int REV15 = 15;
    sbit  REV15_bit at ENC_REV.B15;

sfr unsigned int   volatile ENC_REVH             absolute 0x4005500C;
    const register unsigned short int REVH0 = 0;
    sbit  REVH0_bit at ENC_REVH.B0;
    const register unsigned short int REVH1 = 1;
    sbit  REVH1_bit at ENC_REVH.B1;
    const register unsigned short int REVH2 = 2;
    sbit  REVH2_bit at ENC_REVH.B2;
    const register unsigned short int REVH3 = 3;
    sbit  REVH3_bit at ENC_REVH.B3;
    const register unsigned short int REVH4 = 4;
    sbit  REVH4_bit at ENC_REVH.B4;
    const register unsigned short int REVH5 = 5;
    sbit  REVH5_bit at ENC_REVH.B5;
    const register unsigned short int REVH6 = 6;
    sbit  REVH6_bit at ENC_REVH.B6;
    const register unsigned short int REVH7 = 7;
    sbit  REVH7_bit at ENC_REVH.B7;
    const register unsigned short int REVH8 = 8;
    sbit  REVH8_bit at ENC_REVH.B8;
    const register unsigned short int REVH9 = 9;
    sbit  REVH9_bit at ENC_REVH.B9;
    const register unsigned short int REVH10 = 10;
    sbit  REVH10_bit at ENC_REVH.B10;
    const register unsigned short int REVH11 = 11;
    sbit  REVH11_bit at ENC_REVH.B11;
    const register unsigned short int REVH12 = 12;
    sbit  REVH12_bit at ENC_REVH.B12;
    const register unsigned short int REVH13 = 13;
    sbit  REVH13_bit at ENC_REVH.B13;
    const register unsigned short int REVH14 = 14;
    sbit  REVH14_bit at ENC_REVH.B14;
    const register unsigned short int REVH15 = 15;
    sbit  REVH15_bit at ENC_REVH.B15;

sfr unsigned int   volatile ENC_UPOS             absolute 0x4005500E;
    const register unsigned short int POS0 = 0;
    sbit  POS0_bit at ENC_UPOS.B0;
    const register unsigned short int POS1 = 1;
    sbit  POS1_bit at ENC_UPOS.B1;
    const register unsigned short int POS2 = 2;
    sbit  POS2_bit at ENC_UPOS.B2;
    const register unsigned short int POS3 = 3;
    sbit  POS3_bit at ENC_UPOS.B3;
    const register unsigned short int POS4 = 4;
    sbit  POS4_bit at ENC_UPOS.B4;
    const register unsigned short int POS5 = 5;
    sbit  POS5_bit at ENC_UPOS.B5;
    const register unsigned short int POS6 = 6;
    sbit  POS6_bit at ENC_UPOS.B6;
    const register unsigned short int POS7 = 7;
    sbit  POS7_bit at ENC_UPOS.B7;
    const register unsigned short int POS8 = 8;
    sbit  POS8_bit at ENC_UPOS.B8;
    const register unsigned short int POS9 = 9;
    sbit  POS9_bit at ENC_UPOS.B9;
    const register unsigned short int POS10 = 10;
    sbit  POS10_bit at ENC_UPOS.B10;
    const register unsigned short int POS11 = 11;
    sbit  POS11_bit at ENC_UPOS.B11;
    const register unsigned short int POS12 = 12;
    sbit  POS12_bit at ENC_UPOS.B12;
    const register unsigned short int POS13 = 13;
    sbit  POS13_bit at ENC_UPOS.B13;
    const register unsigned short int POS14 = 14;
    sbit  POS14_bit at ENC_UPOS.B14;
    const register unsigned short int POS15 = 15;
    sbit  POS15_bit at ENC_UPOS.B15;

sfr unsigned int   volatile ENC_LPOS             absolute 0x40055010;
    sbit  POS0_ENC_LPOS_bit at ENC_LPOS.B0;
    sbit  POS1_ENC_LPOS_bit at ENC_LPOS.B1;
    sbit  POS2_ENC_LPOS_bit at ENC_LPOS.B2;
    sbit  POS3_ENC_LPOS_bit at ENC_LPOS.B3;
    sbit  POS4_ENC_LPOS_bit at ENC_LPOS.B4;
    sbit  POS5_ENC_LPOS_bit at ENC_LPOS.B5;
    sbit  POS6_ENC_LPOS_bit at ENC_LPOS.B6;
    sbit  POS7_ENC_LPOS_bit at ENC_LPOS.B7;
    sbit  POS8_ENC_LPOS_bit at ENC_LPOS.B8;
    sbit  POS9_ENC_LPOS_bit at ENC_LPOS.B9;
    sbit  POS10_ENC_LPOS_bit at ENC_LPOS.B10;
    sbit  POS11_ENC_LPOS_bit at ENC_LPOS.B11;
    sbit  POS12_ENC_LPOS_bit at ENC_LPOS.B12;
    sbit  POS13_ENC_LPOS_bit at ENC_LPOS.B13;
    sbit  POS14_ENC_LPOS_bit at ENC_LPOS.B14;
    sbit  POS15_ENC_LPOS_bit at ENC_LPOS.B15;

sfr unsigned int   volatile ENC_UPOSH            absolute 0x40055012;
    const register unsigned short int POSH0 = 0;
    sbit  POSH0_bit at ENC_UPOSH.B0;
    const register unsigned short int POSH1 = 1;
    sbit  POSH1_bit at ENC_UPOSH.B1;
    const register unsigned short int POSH2 = 2;
    sbit  POSH2_bit at ENC_UPOSH.B2;
    const register unsigned short int POSH3 = 3;
    sbit  POSH3_bit at ENC_UPOSH.B3;
    const register unsigned short int POSH4 = 4;
    sbit  POSH4_bit at ENC_UPOSH.B4;
    const register unsigned short int POSH5 = 5;
    sbit  POSH5_bit at ENC_UPOSH.B5;
    const register unsigned short int POSH6 = 6;
    sbit  POSH6_bit at ENC_UPOSH.B6;
    const register unsigned short int POSH7 = 7;
    sbit  POSH7_bit at ENC_UPOSH.B7;
    const register unsigned short int POSH8 = 8;
    sbit  POSH8_bit at ENC_UPOSH.B8;
    const register unsigned short int POSH9 = 9;
    sbit  POSH9_bit at ENC_UPOSH.B9;
    const register unsigned short int POSH10 = 10;
    sbit  POSH10_bit at ENC_UPOSH.B10;
    const register unsigned short int POSH11 = 11;
    sbit  POSH11_bit at ENC_UPOSH.B11;
    const register unsigned short int POSH12 = 12;
    sbit  POSH12_bit at ENC_UPOSH.B12;
    const register unsigned short int POSH13 = 13;
    sbit  POSH13_bit at ENC_UPOSH.B13;
    const register unsigned short int POSH14 = 14;
    sbit  POSH14_bit at ENC_UPOSH.B14;
    const register unsigned short int POSH15 = 15;
    sbit  POSH15_bit at ENC_UPOSH.B15;

sfr unsigned int   volatile ENC_LPOSH            absolute 0x40055014;
    sbit  POSH0_ENC_LPOSH_bit at ENC_LPOSH.B0;
    sbit  POSH1_ENC_LPOSH_bit at ENC_LPOSH.B1;
    sbit  POSH2_ENC_LPOSH_bit at ENC_LPOSH.B2;
    sbit  POSH3_ENC_LPOSH_bit at ENC_LPOSH.B3;
    sbit  POSH4_ENC_LPOSH_bit at ENC_LPOSH.B4;
    sbit  POSH5_ENC_LPOSH_bit at ENC_LPOSH.B5;
    sbit  POSH6_ENC_LPOSH_bit at ENC_LPOSH.B6;
    sbit  POSH7_ENC_LPOSH_bit at ENC_LPOSH.B7;
    sbit  POSH8_ENC_LPOSH_bit at ENC_LPOSH.B8;
    sbit  POSH9_ENC_LPOSH_bit at ENC_LPOSH.B9;
    sbit  POSH10_ENC_LPOSH_bit at ENC_LPOSH.B10;
    sbit  POSH11_ENC_LPOSH_bit at ENC_LPOSH.B11;
    sbit  POSH12_ENC_LPOSH_bit at ENC_LPOSH.B12;
    sbit  POSH13_ENC_LPOSH_bit at ENC_LPOSH.B13;
    sbit  POSH14_ENC_LPOSH_bit at ENC_LPOSH.B14;
    sbit  POSH15_ENC_LPOSH_bit at ENC_LPOSH.B15;

sfr unsigned int   volatile ENC_UINIT            absolute 0x40055016;
    sbit  INIT0_ENC_UINIT_bit at ENC_UINIT.B0;
    sbit  INIT1_ENC_UINIT_bit at ENC_UINIT.B1;
    sbit  INIT2_ENC_UINIT_bit at ENC_UINIT.B2;
    sbit  INIT3_ENC_UINIT_bit at ENC_UINIT.B3;
    sbit  INIT4_ENC_UINIT_bit at ENC_UINIT.B4;
    sbit  INIT5_ENC_UINIT_bit at ENC_UINIT.B5;
    sbit  INIT6_ENC_UINIT_bit at ENC_UINIT.B6;
    sbit  INIT7_ENC_UINIT_bit at ENC_UINIT.B7;
    sbit  INIT8_ENC_UINIT_bit at ENC_UINIT.B8;
    sbit  INIT9_ENC_UINIT_bit at ENC_UINIT.B9;
    sbit  INIT10_ENC_UINIT_bit at ENC_UINIT.B10;
    sbit  INIT11_ENC_UINIT_bit at ENC_UINIT.B11;
    sbit  INIT12_ENC_UINIT_bit at ENC_UINIT.B12;
    sbit  INIT13_ENC_UINIT_bit at ENC_UINIT.B13;
    sbit  INIT14_ENC_UINIT_bit at ENC_UINIT.B14;
    sbit  INIT15_ENC_UINIT_bit at ENC_UINIT.B15;

sfr unsigned int   volatile ENC_LINIT            absolute 0x40055018;
    sbit  INIT0_ENC_LINIT_bit at ENC_LINIT.B0;
    sbit  INIT1_ENC_LINIT_bit at ENC_LINIT.B1;
    sbit  INIT2_ENC_LINIT_bit at ENC_LINIT.B2;
    sbit  INIT3_ENC_LINIT_bit at ENC_LINIT.B3;
    sbit  INIT4_ENC_LINIT_bit at ENC_LINIT.B4;
    sbit  INIT5_ENC_LINIT_bit at ENC_LINIT.B5;
    sbit  INIT6_ENC_LINIT_bit at ENC_LINIT.B6;
    sbit  INIT7_ENC_LINIT_bit at ENC_LINIT.B7;
    sbit  INIT8_ENC_LINIT_bit at ENC_LINIT.B8;
    sbit  INIT9_ENC_LINIT_bit at ENC_LINIT.B9;
    sbit  INIT10_ENC_LINIT_bit at ENC_LINIT.B10;
    sbit  INIT11_ENC_LINIT_bit at ENC_LINIT.B11;
    sbit  INIT12_ENC_LINIT_bit at ENC_LINIT.B12;
    sbit  INIT13_ENC_LINIT_bit at ENC_LINIT.B13;
    sbit  INIT14_ENC_LINIT_bit at ENC_LINIT.B14;
    sbit  INIT15_ENC_LINIT_bit at ENC_LINIT.B15;

sfr unsigned int   volatile ENC_IMR              absolute 0x4005501A;
    const register unsigned short int HOME = 0;
    sbit  HOME_bit at ENC_IMR.B0;
    const register unsigned short int INDEX_ = 1;
    sbit  INDEX_bit at ENC_IMR.B1;
    const register unsigned short int PHB = 2;
    sbit  PHB_bit at ENC_IMR.B2;
    const register unsigned short int PHA = 3;
    sbit  PHA_bit at ENC_IMR.B3;
    const register unsigned short int FHOM = 4;
    sbit  FHOM_bit at ENC_IMR.B4;
    const register unsigned short int FIND = 5;
    sbit  FIND_bit at ENC_IMR.B5;
    const register unsigned short int FPHB = 6;
    sbit  FPHB_bit at ENC_IMR.B6;
    const register unsigned short int FPHA = 7;
    sbit  FPHA_bit at ENC_IMR.B7;

sfr unsigned int   volatile ENC_TST              absolute 0x4005501C;
    const register unsigned short int TEST_COUNT0 = 0;
    sbit  TEST_COUNT0_bit at ENC_TST.B0;
    const register unsigned short int TEST_COUNT1 = 1;
    sbit  TEST_COUNT1_bit at ENC_TST.B1;
    const register unsigned short int TEST_COUNT2 = 2;
    sbit  TEST_COUNT2_bit at ENC_TST.B2;
    const register unsigned short int TEST_COUNT3 = 3;
    sbit  TEST_COUNT3_bit at ENC_TST.B3;
    const register unsigned short int TEST_COUNT4 = 4;
    sbit  TEST_COUNT4_bit at ENC_TST.B4;
    const register unsigned short int TEST_COUNT5 = 5;
    sbit  TEST_COUNT5_bit at ENC_TST.B5;
    const register unsigned short int TEST_COUNT6 = 6;
    sbit  TEST_COUNT6_bit at ENC_TST.B6;
    const register unsigned short int TEST_COUNT7 = 7;
    sbit  TEST_COUNT7_bit at ENC_TST.B7;
    const register unsigned short int TEST_PERIOD0 = 8;
    sbit  TEST_PERIOD0_bit at ENC_TST.B8;
    const register unsigned short int TEST_PERIOD1 = 9;
    sbit  TEST_PERIOD1_bit at ENC_TST.B9;
    const register unsigned short int TEST_PERIOD2 = 10;
    sbit  TEST_PERIOD2_bit at ENC_TST.B10;
    const register unsigned short int TEST_PERIOD3 = 11;
    sbit  TEST_PERIOD3_bit at ENC_TST.B11;
    const register unsigned short int TEST_PERIOD4 = 12;
    sbit  TEST_PERIOD4_bit at ENC_TST.B12;
    const register unsigned short int QDN = 13;
    sbit  QDN_bit at ENC_TST.B13;
    const register unsigned short int TCE = 14;
    sbit  TCE_bit at ENC_TST.B14;
    sbit  TEN_ENC_TST_bit at ENC_TST.B15;

sfr unsigned int   volatile ENC_CTRL2            absolute 0x4005501E;
    const register unsigned short int UPDHLD = 0;
    sbit  UPDHLD_bit at ENC_CTRL2.B0;
    const register unsigned short int UPDPOS = 1;
    sbit  UPDPOS_bit at ENC_CTRL2.B1;
    const register unsigned short int MOD_ = 2;
    sbit  MOD_bit at ENC_CTRL2.B2;
    const register unsigned short int DIR_ = 3;
    sbit  DIR_bit at ENC_CTRL2.B3;
    const register unsigned short int RUIE = 4;
    sbit  RUIE_bit at ENC_CTRL2.B4;
    const register unsigned short int RUIRQ = 5;
    sbit  RUIRQ_bit at ENC_CTRL2.B5;
    const register unsigned short int ROIE = 6;
    sbit  ROIE_bit at ENC_CTRL2.B6;
    const register unsigned short int ROIRQ = 7;
    sbit  ROIRQ_bit at ENC_CTRL2.B7;
    const register unsigned short int REVMOD = 8;
    sbit  REVMOD_bit at ENC_CTRL2.B8;
    const register unsigned short int OUTCTL = 9;
    sbit  OUTCTL_bit at ENC_CTRL2.B9;
    const register unsigned short int SABIE = 10;
    sbit  SABIE_bit at ENC_CTRL2.B10;
    const register unsigned short int SABIRQ = 11;
    sbit  SABIRQ_bit at ENC_CTRL2.B11;

sfr unsigned int   volatile ENC_UMOD             absolute 0x40055020;
    sbit  MOD0_ENC_UMOD_bit at ENC_UMOD.B0;
    sbit  MOD1_ENC_UMOD_bit at ENC_UMOD.B1;
    sbit  MOD2_ENC_UMOD_bit at ENC_UMOD.B2;
    sbit  MOD3_ENC_UMOD_bit at ENC_UMOD.B3;
    sbit  MOD4_ENC_UMOD_bit at ENC_UMOD.B4;
    sbit  MOD5_ENC_UMOD_bit at ENC_UMOD.B5;
    sbit  MOD6_ENC_UMOD_bit at ENC_UMOD.B6;
    sbit  MOD7_ENC_UMOD_bit at ENC_UMOD.B7;
    sbit  MOD8_ENC_UMOD_bit at ENC_UMOD.B8;
    sbit  MOD9_ENC_UMOD_bit at ENC_UMOD.B9;
    sbit  MOD10_ENC_UMOD_bit at ENC_UMOD.B10;
    sbit  MOD11_ENC_UMOD_bit at ENC_UMOD.B11;
    sbit  MOD12_ENC_UMOD_bit at ENC_UMOD.B12;
    sbit  MOD13_ENC_UMOD_bit at ENC_UMOD.B13;
    sbit  MOD14_ENC_UMOD_bit at ENC_UMOD.B14;
    sbit  MOD15_ENC_UMOD_bit at ENC_UMOD.B15;

sfr unsigned int   volatile ENC_LMOD             absolute 0x40055022;
    sbit  MOD0_ENC_LMOD_bit at ENC_LMOD.B0;
    sbit  MOD1_ENC_LMOD_bit at ENC_LMOD.B1;
    sbit  MOD2_ENC_LMOD_bit at ENC_LMOD.B2;
    sbit  MOD3_ENC_LMOD_bit at ENC_LMOD.B3;
    sbit  MOD4_ENC_LMOD_bit at ENC_LMOD.B4;
    sbit  MOD5_ENC_LMOD_bit at ENC_LMOD.B5;
    sbit  MOD6_ENC_LMOD_bit at ENC_LMOD.B6;
    sbit  MOD7_ENC_LMOD_bit at ENC_LMOD.B7;
    sbit  MOD8_ENC_LMOD_bit at ENC_LMOD.B8;
    sbit  MOD9_ENC_LMOD_bit at ENC_LMOD.B9;
    sbit  MOD10_ENC_LMOD_bit at ENC_LMOD.B10;
    sbit  MOD11_ENC_LMOD_bit at ENC_LMOD.B11;
    sbit  MOD12_ENC_LMOD_bit at ENC_LMOD.B12;
    sbit  MOD13_ENC_LMOD_bit at ENC_LMOD.B13;
    sbit  MOD14_ENC_LMOD_bit at ENC_LMOD.B14;
    sbit  MOD15_ENC_LMOD_bit at ENC_LMOD.B15;

sfr unsigned int   volatile ENC_UCOMP            absolute 0x40055024;
    sbit  COMP0_ENC_UCOMP_bit at ENC_UCOMP.B0;
    sbit  COMP1_ENC_UCOMP_bit at ENC_UCOMP.B1;
    sbit  COMP2_ENC_UCOMP_bit at ENC_UCOMP.B2;
    sbit  COMP3_ENC_UCOMP_bit at ENC_UCOMP.B3;
    const register unsigned short int COMP4 = 4;
    sbit  COMP4_bit at ENC_UCOMP.B4;
    const register unsigned short int COMP5 = 5;
    sbit  COMP5_bit at ENC_UCOMP.B5;
    const register unsigned short int COMP6 = 6;
    sbit  COMP6_bit at ENC_UCOMP.B6;
    const register unsigned short int COMP7 = 7;
    sbit  COMP7_bit at ENC_UCOMP.B7;
    const register unsigned short int COMP8 = 8;
    sbit  COMP8_bit at ENC_UCOMP.B8;
    const register unsigned short int COMP9 = 9;
    sbit  COMP9_bit at ENC_UCOMP.B9;
    const register unsigned short int COMP10 = 10;
    sbit  COMP10_bit at ENC_UCOMP.B10;
    const register unsigned short int COMP11 = 11;
    sbit  COMP11_bit at ENC_UCOMP.B11;
    const register unsigned short int COMP12 = 12;
    sbit  COMP12_bit at ENC_UCOMP.B12;
    const register unsigned short int COMP13 = 13;
    sbit  COMP13_bit at ENC_UCOMP.B13;
    const register unsigned short int COMP14 = 14;
    sbit  COMP14_bit at ENC_UCOMP.B14;
    const register unsigned short int COMP15 = 15;
    sbit  COMP15_bit at ENC_UCOMP.B15;

sfr unsigned int   volatile ENC_LCOMP            absolute 0x40055026;
    sbit  COMP0_ENC_LCOMP_bit at ENC_LCOMP.B0;
    sbit  COMP1_ENC_LCOMP_bit at ENC_LCOMP.B1;
    sbit  COMP2_ENC_LCOMP_bit at ENC_LCOMP.B2;
    sbit  COMP3_ENC_LCOMP_bit at ENC_LCOMP.B3;
    sbit  COMP4_ENC_LCOMP_bit at ENC_LCOMP.B4;
    sbit  COMP5_ENC_LCOMP_bit at ENC_LCOMP.B5;
    sbit  COMP6_ENC_LCOMP_bit at ENC_LCOMP.B6;
    sbit  COMP7_ENC_LCOMP_bit at ENC_LCOMP.B7;
    sbit  COMP8_ENC_LCOMP_bit at ENC_LCOMP.B8;
    sbit  COMP9_ENC_LCOMP_bit at ENC_LCOMP.B9;
    sbit  COMP10_ENC_LCOMP_bit at ENC_LCOMP.B10;
    sbit  COMP11_ENC_LCOMP_bit at ENC_LCOMP.B11;
    sbit  COMP12_ENC_LCOMP_bit at ENC_LCOMP.B12;
    sbit  COMP13_ENC_LCOMP_bit at ENC_LCOMP.B13;
    sbit  COMP14_ENC_LCOMP_bit at ENC_LCOMP.B14;
    sbit  COMP15_ENC_LCOMP_bit at ENC_LCOMP.B15;

sfr unsigned int   volatile XBARA_SEL0           absolute 0x40059000;
    const register unsigned short int SEL00 = 0;
    sbit  SEL00_bit at XBARA_SEL0.B0;
    const register unsigned short int SEL01 = 1;
    sbit  SEL01_bit at XBARA_SEL0.B1;
    const register unsigned short int SEL02 = 2;
    sbit  SEL02_bit at XBARA_SEL0.B2;
    const register unsigned short int SEL03 = 3;
    sbit  SEL03_bit at XBARA_SEL0.B3;
    const register unsigned short int SEL04 = 4;
    sbit  SEL04_bit at XBARA_SEL0.B4;
    const register unsigned short int SEL05 = 5;
    sbit  SEL05_bit at XBARA_SEL0.B5;
    const register unsigned short int SEL10 = 8;
    sbit  SEL10_bit at XBARA_SEL0.B8;
    const register unsigned short int SEL11 = 9;
    sbit  SEL11_bit at XBARA_SEL0.B9;
    const register unsigned short int SEL12 = 10;
    sbit  SEL12_bit at XBARA_SEL0.B10;
    const register unsigned short int SEL13 = 11;
    sbit  SEL13_bit at XBARA_SEL0.B11;
    const register unsigned short int SEL14 = 12;
    sbit  SEL14_bit at XBARA_SEL0.B12;
    const register unsigned short int SEL15 = 13;
    sbit  SEL15_bit at XBARA_SEL0.B13;

sfr unsigned int   volatile XBARA_SEL1           absolute 0x40059002;
    const register unsigned short int SEL20 = 0;
    sbit  SEL20_bit at XBARA_SEL1.B0;
    const register unsigned short int SEL21 = 1;
    sbit  SEL21_bit at XBARA_SEL1.B1;
    const register unsigned short int SEL22 = 2;
    sbit  SEL22_bit at XBARA_SEL1.B2;
    const register unsigned short int SEL23 = 3;
    sbit  SEL23_bit at XBARA_SEL1.B3;
    const register unsigned short int SEL24 = 4;
    sbit  SEL24_bit at XBARA_SEL1.B4;
    const register unsigned short int SEL25 = 5;
    sbit  SEL25_bit at XBARA_SEL1.B5;
    const register unsigned short int SEL30 = 8;
    sbit  SEL30_bit at XBARA_SEL1.B8;
    const register unsigned short int SEL31 = 9;
    sbit  SEL31_bit at XBARA_SEL1.B9;
    const register unsigned short int SEL32 = 10;
    sbit  SEL32_bit at XBARA_SEL1.B10;
    const register unsigned short int SEL33 = 11;
    sbit  SEL33_bit at XBARA_SEL1.B11;
    const register unsigned short int SEL34 = 12;
    sbit  SEL34_bit at XBARA_SEL1.B12;
    const register unsigned short int SEL35 = 13;
    sbit  SEL35_bit at XBARA_SEL1.B13;

sfr unsigned int   volatile XBARA_SEL2           absolute 0x40059004;
    const register unsigned short int SEL40 = 0;
    sbit  SEL40_bit at XBARA_SEL2.B0;
    const register unsigned short int SEL41 = 1;
    sbit  SEL41_bit at XBARA_SEL2.B1;
    const register unsigned short int SEL42 = 2;
    sbit  SEL42_bit at XBARA_SEL2.B2;
    const register unsigned short int SEL43 = 3;
    sbit  SEL43_bit at XBARA_SEL2.B3;
    const register unsigned short int SEL44 = 4;
    sbit  SEL44_bit at XBARA_SEL2.B4;
    const register unsigned short int SEL45 = 5;
    sbit  SEL45_bit at XBARA_SEL2.B5;
    const register unsigned short int SEL50 = 8;
    sbit  SEL50_bit at XBARA_SEL2.B8;
    const register unsigned short int SEL51 = 9;
    sbit  SEL51_bit at XBARA_SEL2.B9;
    const register unsigned short int SEL52 = 10;
    sbit  SEL52_bit at XBARA_SEL2.B10;
    const register unsigned short int SEL53 = 11;
    sbit  SEL53_bit at XBARA_SEL2.B11;
    const register unsigned short int SEL54 = 12;
    sbit  SEL54_bit at XBARA_SEL2.B12;
    const register unsigned short int SEL55 = 13;
    sbit  SEL55_bit at XBARA_SEL2.B13;

sfr unsigned int   volatile XBARA_SEL3           absolute 0x40059006;
    const register unsigned short int SEL60 = 0;
    sbit  SEL60_bit at XBARA_SEL3.B0;
    const register unsigned short int SEL61 = 1;
    sbit  SEL61_bit at XBARA_SEL3.B1;
    const register unsigned short int SEL62 = 2;
    sbit  SEL62_bit at XBARA_SEL3.B2;
    const register unsigned short int SEL63 = 3;
    sbit  SEL63_bit at XBARA_SEL3.B3;
    const register unsigned short int SEL64 = 4;
    sbit  SEL64_bit at XBARA_SEL3.B4;
    const register unsigned short int SEL65 = 5;
    sbit  SEL65_bit at XBARA_SEL3.B5;
    const register unsigned short int SEL70 = 8;
    sbit  SEL70_bit at XBARA_SEL3.B8;
    const register unsigned short int SEL71 = 9;
    sbit  SEL71_bit at XBARA_SEL3.B9;
    const register unsigned short int SEL72 = 10;
    sbit  SEL72_bit at XBARA_SEL3.B10;
    const register unsigned short int SEL73 = 11;
    sbit  SEL73_bit at XBARA_SEL3.B11;
    const register unsigned short int SEL74 = 12;
    sbit  SEL74_bit at XBARA_SEL3.B12;
    const register unsigned short int SEL75 = 13;
    sbit  SEL75_bit at XBARA_SEL3.B13;

sfr unsigned int   volatile XBARA_SEL4           absolute 0x40059008;
    const register unsigned short int SEL80 = 0;
    sbit  SEL80_bit at XBARA_SEL4.B0;
    const register unsigned short int SEL81 = 1;
    sbit  SEL81_bit at XBARA_SEL4.B1;
    const register unsigned short int SEL82 = 2;
    sbit  SEL82_bit at XBARA_SEL4.B2;
    const register unsigned short int SEL83 = 3;
    sbit  SEL83_bit at XBARA_SEL4.B3;
    const register unsigned short int SEL84 = 4;
    sbit  SEL84_bit at XBARA_SEL4.B4;
    const register unsigned short int SEL85 = 5;
    sbit  SEL85_bit at XBARA_SEL4.B5;
    const register unsigned short int SEL90 = 8;
    sbit  SEL90_bit at XBARA_SEL4.B8;
    const register unsigned short int SEL91 = 9;
    sbit  SEL91_bit at XBARA_SEL4.B9;
    const register unsigned short int SEL92 = 10;
    sbit  SEL92_bit at XBARA_SEL4.B10;
    const register unsigned short int SEL93 = 11;
    sbit  SEL93_bit at XBARA_SEL4.B11;
    const register unsigned short int SEL94 = 12;
    sbit  SEL94_bit at XBARA_SEL4.B12;
    const register unsigned short int SEL95 = 13;
    sbit  SEL95_bit at XBARA_SEL4.B13;

sfr unsigned int   volatile XBARA_SEL5           absolute 0x4005900A;
    const register unsigned short int SEL100 = 0;
    sbit  SEL100_bit at XBARA_SEL5.B0;
    const register unsigned short int SEL101 = 1;
    sbit  SEL101_bit at XBARA_SEL5.B1;
    const register unsigned short int SEL102 = 2;
    sbit  SEL102_bit at XBARA_SEL5.B2;
    const register unsigned short int SEL103 = 3;
    sbit  SEL103_bit at XBARA_SEL5.B3;
    const register unsigned short int SEL104 = 4;
    sbit  SEL104_bit at XBARA_SEL5.B4;
    const register unsigned short int SEL105 = 5;
    sbit  SEL105_bit at XBARA_SEL5.B5;
    const register unsigned short int SEL110 = 8;
    sbit  SEL110_bit at XBARA_SEL5.B8;
    const register unsigned short int SEL111 = 9;
    sbit  SEL111_bit at XBARA_SEL5.B9;
    const register unsigned short int SEL112 = 10;
    sbit  SEL112_bit at XBARA_SEL5.B10;
    const register unsigned short int SEL113 = 11;
    sbit  SEL113_bit at XBARA_SEL5.B11;
    const register unsigned short int SEL114 = 12;
    sbit  SEL114_bit at XBARA_SEL5.B12;
    const register unsigned short int SEL115 = 13;
    sbit  SEL115_bit at XBARA_SEL5.B13;

sfr unsigned int   volatile XBARA_SEL6           absolute 0x4005900C;
    const register unsigned short int SEL120 = 0;
    sbit  SEL120_bit at XBARA_SEL6.B0;
    const register unsigned short int SEL121 = 1;
    sbit  SEL121_bit at XBARA_SEL6.B1;
    const register unsigned short int SEL122 = 2;
    sbit  SEL122_bit at XBARA_SEL6.B2;
    const register unsigned short int SEL123 = 3;
    sbit  SEL123_bit at XBARA_SEL6.B3;
    const register unsigned short int SEL124 = 4;
    sbit  SEL124_bit at XBARA_SEL6.B4;
    const register unsigned short int SEL125 = 5;
    sbit  SEL125_bit at XBARA_SEL6.B5;
    const register unsigned short int SEL130 = 8;
    sbit  SEL130_bit at XBARA_SEL6.B8;
    const register unsigned short int SEL131 = 9;
    sbit  SEL131_bit at XBARA_SEL6.B9;
    const register unsigned short int SEL132 = 10;
    sbit  SEL132_bit at XBARA_SEL6.B10;
    const register unsigned short int SEL133 = 11;
    sbit  SEL133_bit at XBARA_SEL6.B11;
    const register unsigned short int SEL134 = 12;
    sbit  SEL134_bit at XBARA_SEL6.B12;
    const register unsigned short int SEL135 = 13;
    sbit  SEL135_bit at XBARA_SEL6.B13;

sfr unsigned int   volatile XBARA_SEL7           absolute 0x4005900E;
    const register unsigned short int SEL140 = 0;
    sbit  SEL140_bit at XBARA_SEL7.B0;
    const register unsigned short int SEL141 = 1;
    sbit  SEL141_bit at XBARA_SEL7.B1;
    const register unsigned short int SEL142 = 2;
    sbit  SEL142_bit at XBARA_SEL7.B2;
    const register unsigned short int SEL143 = 3;
    sbit  SEL143_bit at XBARA_SEL7.B3;
    const register unsigned short int SEL144 = 4;
    sbit  SEL144_bit at XBARA_SEL7.B4;
    const register unsigned short int SEL145 = 5;
    sbit  SEL145_bit at XBARA_SEL7.B5;
    const register unsigned short int SEL150 = 8;
    sbit  SEL150_bit at XBARA_SEL7.B8;
    const register unsigned short int SEL151 = 9;
    sbit  SEL151_bit at XBARA_SEL7.B9;
    const register unsigned short int SEL152 = 10;
    sbit  SEL152_bit at XBARA_SEL7.B10;
    const register unsigned short int SEL153 = 11;
    sbit  SEL153_bit at XBARA_SEL7.B11;
    const register unsigned short int SEL154 = 12;
    sbit  SEL154_bit at XBARA_SEL7.B12;
    const register unsigned short int SEL155 = 13;
    sbit  SEL155_bit at XBARA_SEL7.B13;

sfr unsigned int   volatile XBARA_SEL8           absolute 0x40059010;
    const register unsigned short int SEL160 = 0;
    sbit  SEL160_bit at XBARA_SEL8.B0;
    const register unsigned short int SEL161 = 1;
    sbit  SEL161_bit at XBARA_SEL8.B1;
    const register unsigned short int SEL162 = 2;
    sbit  SEL162_bit at XBARA_SEL8.B2;
    const register unsigned short int SEL163 = 3;
    sbit  SEL163_bit at XBARA_SEL8.B3;
    const register unsigned short int SEL164 = 4;
    sbit  SEL164_bit at XBARA_SEL8.B4;
    const register unsigned short int SEL165 = 5;
    sbit  SEL165_bit at XBARA_SEL8.B5;
    const register unsigned short int SEL170 = 8;
    sbit  SEL170_bit at XBARA_SEL8.B8;
    const register unsigned short int SEL171 = 9;
    sbit  SEL171_bit at XBARA_SEL8.B9;
    const register unsigned short int SEL172 = 10;
    sbit  SEL172_bit at XBARA_SEL8.B10;
    const register unsigned short int SEL173 = 11;
    sbit  SEL173_bit at XBARA_SEL8.B11;
    const register unsigned short int SEL174 = 12;
    sbit  SEL174_bit at XBARA_SEL8.B12;
    const register unsigned short int SEL175 = 13;
    sbit  SEL175_bit at XBARA_SEL8.B13;

sfr unsigned int   volatile XBARA_SEL9           absolute 0x40059012;
    const register unsigned short int SEL180 = 0;
    sbit  SEL180_bit at XBARA_SEL9.B0;
    const register unsigned short int SEL181 = 1;
    sbit  SEL181_bit at XBARA_SEL9.B1;
    const register unsigned short int SEL182 = 2;
    sbit  SEL182_bit at XBARA_SEL9.B2;
    const register unsigned short int SEL183 = 3;
    sbit  SEL183_bit at XBARA_SEL9.B3;
    const register unsigned short int SEL184 = 4;
    sbit  SEL184_bit at XBARA_SEL9.B4;
    const register unsigned short int SEL185 = 5;
    sbit  SEL185_bit at XBARA_SEL9.B5;
    const register unsigned short int SEL190 = 8;
    sbit  SEL190_bit at XBARA_SEL9.B8;
    const register unsigned short int SEL191 = 9;
    sbit  SEL191_bit at XBARA_SEL9.B9;
    const register unsigned short int SEL192 = 10;
    sbit  SEL192_bit at XBARA_SEL9.B10;
    const register unsigned short int SEL193 = 11;
    sbit  SEL193_bit at XBARA_SEL9.B11;
    const register unsigned short int SEL194 = 12;
    sbit  SEL194_bit at XBARA_SEL9.B12;
    const register unsigned short int SEL195 = 13;
    sbit  SEL195_bit at XBARA_SEL9.B13;

sfr unsigned int   volatile XBARA_SEL10          absolute 0x40059014;
    const register unsigned short int SEL200 = 0;
    sbit  SEL200_bit at XBARA_SEL10.B0;
    const register unsigned short int SEL201 = 1;
    sbit  SEL201_bit at XBARA_SEL10.B1;
    const register unsigned short int SEL202 = 2;
    sbit  SEL202_bit at XBARA_SEL10.B2;
    const register unsigned short int SEL203 = 3;
    sbit  SEL203_bit at XBARA_SEL10.B3;
    const register unsigned short int SEL204 = 4;
    sbit  SEL204_bit at XBARA_SEL10.B4;
    const register unsigned short int SEL205 = 5;
    sbit  SEL205_bit at XBARA_SEL10.B5;
    const register unsigned short int SEL210 = 8;
    sbit  SEL210_bit at XBARA_SEL10.B8;
    const register unsigned short int SEL211 = 9;
    sbit  SEL211_bit at XBARA_SEL10.B9;
    const register unsigned short int SEL212 = 10;
    sbit  SEL212_bit at XBARA_SEL10.B10;
    const register unsigned short int SEL213 = 11;
    sbit  SEL213_bit at XBARA_SEL10.B11;
    const register unsigned short int SEL214 = 12;
    sbit  SEL214_bit at XBARA_SEL10.B12;
    const register unsigned short int SEL215 = 13;
    sbit  SEL215_bit at XBARA_SEL10.B13;

sfr unsigned int   volatile XBARA_SEL11          absolute 0x40059016;
    const register unsigned short int SEL220 = 0;
    sbit  SEL220_bit at XBARA_SEL11.B0;
    const register unsigned short int SEL221 = 1;
    sbit  SEL221_bit at XBARA_SEL11.B1;
    const register unsigned short int SEL222 = 2;
    sbit  SEL222_bit at XBARA_SEL11.B2;
    const register unsigned short int SEL223 = 3;
    sbit  SEL223_bit at XBARA_SEL11.B3;
    const register unsigned short int SEL224 = 4;
    sbit  SEL224_bit at XBARA_SEL11.B4;
    const register unsigned short int SEL225 = 5;
    sbit  SEL225_bit at XBARA_SEL11.B5;
    const register unsigned short int SEL230 = 8;
    sbit  SEL230_bit at XBARA_SEL11.B8;
    const register unsigned short int SEL231 = 9;
    sbit  SEL231_bit at XBARA_SEL11.B9;
    const register unsigned short int SEL232 = 10;
    sbit  SEL232_bit at XBARA_SEL11.B10;
    const register unsigned short int SEL233 = 11;
    sbit  SEL233_bit at XBARA_SEL11.B11;
    const register unsigned short int SEL234 = 12;
    sbit  SEL234_bit at XBARA_SEL11.B12;
    const register unsigned short int SEL235 = 13;
    sbit  SEL235_bit at XBARA_SEL11.B13;

sfr unsigned int   volatile XBARA_SEL12          absolute 0x40059018;
    const register unsigned short int SEL240 = 0;
    sbit  SEL240_bit at XBARA_SEL12.B0;
    const register unsigned short int SEL241 = 1;
    sbit  SEL241_bit at XBARA_SEL12.B1;
    const register unsigned short int SEL242 = 2;
    sbit  SEL242_bit at XBARA_SEL12.B2;
    const register unsigned short int SEL243 = 3;
    sbit  SEL243_bit at XBARA_SEL12.B3;
    const register unsigned short int SEL244 = 4;
    sbit  SEL244_bit at XBARA_SEL12.B4;
    const register unsigned short int SEL245 = 5;
    sbit  SEL245_bit at XBARA_SEL12.B5;
    const register unsigned short int SEL250 = 8;
    sbit  SEL250_bit at XBARA_SEL12.B8;
    const register unsigned short int SEL251 = 9;
    sbit  SEL251_bit at XBARA_SEL12.B9;
    const register unsigned short int SEL252 = 10;
    sbit  SEL252_bit at XBARA_SEL12.B10;
    const register unsigned short int SEL253 = 11;
    sbit  SEL253_bit at XBARA_SEL12.B11;
    const register unsigned short int SEL254 = 12;
    sbit  SEL254_bit at XBARA_SEL12.B12;
    const register unsigned short int SEL255 = 13;
    sbit  SEL255_bit at XBARA_SEL12.B13;

sfr unsigned int   volatile XBARA_SEL13          absolute 0x4005901A;
    const register unsigned short int SEL260 = 0;
    sbit  SEL260_bit at XBARA_SEL13.B0;
    const register unsigned short int SEL261 = 1;
    sbit  SEL261_bit at XBARA_SEL13.B1;
    const register unsigned short int SEL262 = 2;
    sbit  SEL262_bit at XBARA_SEL13.B2;
    const register unsigned short int SEL263 = 3;
    sbit  SEL263_bit at XBARA_SEL13.B3;
    const register unsigned short int SEL264 = 4;
    sbit  SEL264_bit at XBARA_SEL13.B4;
    const register unsigned short int SEL265 = 5;
    sbit  SEL265_bit at XBARA_SEL13.B5;
    const register unsigned short int SEL270 = 8;
    sbit  SEL270_bit at XBARA_SEL13.B8;
    const register unsigned short int SEL271 = 9;
    sbit  SEL271_bit at XBARA_SEL13.B9;
    const register unsigned short int SEL272 = 10;
    sbit  SEL272_bit at XBARA_SEL13.B10;
    const register unsigned short int SEL273 = 11;
    sbit  SEL273_bit at XBARA_SEL13.B11;
    const register unsigned short int SEL274 = 12;
    sbit  SEL274_bit at XBARA_SEL13.B12;
    const register unsigned short int SEL275 = 13;
    sbit  SEL275_bit at XBARA_SEL13.B13;

sfr unsigned int   volatile XBARA_SEL14          absolute 0x4005901C;
    const register unsigned short int SEL280 = 0;
    sbit  SEL280_bit at XBARA_SEL14.B0;
    const register unsigned short int SEL281 = 1;
    sbit  SEL281_bit at XBARA_SEL14.B1;
    const register unsigned short int SEL282 = 2;
    sbit  SEL282_bit at XBARA_SEL14.B2;
    const register unsigned short int SEL283 = 3;
    sbit  SEL283_bit at XBARA_SEL14.B3;
    const register unsigned short int SEL284 = 4;
    sbit  SEL284_bit at XBARA_SEL14.B4;
    const register unsigned short int SEL285 = 5;
    sbit  SEL285_bit at XBARA_SEL14.B5;
    const register unsigned short int SEL290 = 8;
    sbit  SEL290_bit at XBARA_SEL14.B8;
    const register unsigned short int SEL291 = 9;
    sbit  SEL291_bit at XBARA_SEL14.B9;
    const register unsigned short int SEL292 = 10;
    sbit  SEL292_bit at XBARA_SEL14.B10;
    const register unsigned short int SEL293 = 11;
    sbit  SEL293_bit at XBARA_SEL14.B11;
    const register unsigned short int SEL294 = 12;
    sbit  SEL294_bit at XBARA_SEL14.B12;
    const register unsigned short int SEL295 = 13;
    sbit  SEL295_bit at XBARA_SEL14.B13;

sfr unsigned int   volatile XBARA_SEL15          absolute 0x4005901E;
    const register unsigned short int SEL300 = 0;
    sbit  SEL300_bit at XBARA_SEL15.B0;
    const register unsigned short int SEL301 = 1;
    sbit  SEL301_bit at XBARA_SEL15.B1;
    const register unsigned short int SEL302 = 2;
    sbit  SEL302_bit at XBARA_SEL15.B2;
    const register unsigned short int SEL303 = 3;
    sbit  SEL303_bit at XBARA_SEL15.B3;
    const register unsigned short int SEL304 = 4;
    sbit  SEL304_bit at XBARA_SEL15.B4;
    const register unsigned short int SEL305 = 5;
    sbit  SEL305_bit at XBARA_SEL15.B5;
    const register unsigned short int SEL310 = 8;
    sbit  SEL310_bit at XBARA_SEL15.B8;
    const register unsigned short int SEL311 = 9;
    sbit  SEL311_bit at XBARA_SEL15.B9;
    const register unsigned short int SEL312 = 10;
    sbit  SEL312_bit at XBARA_SEL15.B10;
    const register unsigned short int SEL313 = 11;
    sbit  SEL313_bit at XBARA_SEL15.B11;
    const register unsigned short int SEL314 = 12;
    sbit  SEL314_bit at XBARA_SEL15.B12;
    const register unsigned short int SEL315 = 13;
    sbit  SEL315_bit at XBARA_SEL15.B13;

sfr unsigned int   volatile XBARA_SEL16          absolute 0x40059020;
    const register unsigned short int SEL320 = 0;
    sbit  SEL320_bit at XBARA_SEL16.B0;
    const register unsigned short int SEL321 = 1;
    sbit  SEL321_bit at XBARA_SEL16.B1;
    const register unsigned short int SEL322 = 2;
    sbit  SEL322_bit at XBARA_SEL16.B2;
    const register unsigned short int SEL323 = 3;
    sbit  SEL323_bit at XBARA_SEL16.B3;
    const register unsigned short int SEL324 = 4;
    sbit  SEL324_bit at XBARA_SEL16.B4;
    const register unsigned short int SEL325 = 5;
    sbit  SEL325_bit at XBARA_SEL16.B5;
    const register unsigned short int SEL330 = 8;
    sbit  SEL330_bit at XBARA_SEL16.B8;
    const register unsigned short int SEL331 = 9;
    sbit  SEL331_bit at XBARA_SEL16.B9;
    const register unsigned short int SEL332 = 10;
    sbit  SEL332_bit at XBARA_SEL16.B10;
    const register unsigned short int SEL333 = 11;
    sbit  SEL333_bit at XBARA_SEL16.B11;
    const register unsigned short int SEL334 = 12;
    sbit  SEL334_bit at XBARA_SEL16.B12;
    const register unsigned short int SEL335 = 13;
    sbit  SEL335_bit at XBARA_SEL16.B13;

sfr unsigned int   volatile XBARA_SEL17          absolute 0x40059022;
    const register unsigned short int SEL340 = 0;
    sbit  SEL340_bit at XBARA_SEL17.B0;
    const register unsigned short int SEL341 = 1;
    sbit  SEL341_bit at XBARA_SEL17.B1;
    const register unsigned short int SEL342 = 2;
    sbit  SEL342_bit at XBARA_SEL17.B2;
    const register unsigned short int SEL343 = 3;
    sbit  SEL343_bit at XBARA_SEL17.B3;
    const register unsigned short int SEL344 = 4;
    sbit  SEL344_bit at XBARA_SEL17.B4;
    const register unsigned short int SEL345 = 5;
    sbit  SEL345_bit at XBARA_SEL17.B5;
    const register unsigned short int SEL350 = 8;
    sbit  SEL350_bit at XBARA_SEL17.B8;
    const register unsigned short int SEL351 = 9;
    sbit  SEL351_bit at XBARA_SEL17.B9;
    const register unsigned short int SEL352 = 10;
    sbit  SEL352_bit at XBARA_SEL17.B10;
    const register unsigned short int SEL353 = 11;
    sbit  SEL353_bit at XBARA_SEL17.B11;
    const register unsigned short int SEL354 = 12;
    sbit  SEL354_bit at XBARA_SEL17.B12;
    const register unsigned short int SEL355 = 13;
    sbit  SEL355_bit at XBARA_SEL17.B13;

sfr unsigned int   volatile XBARA_SEL18          absolute 0x40059024;
    const register unsigned short int SEL360 = 0;
    sbit  SEL360_bit at XBARA_SEL18.B0;
    const register unsigned short int SEL361 = 1;
    sbit  SEL361_bit at XBARA_SEL18.B1;
    const register unsigned short int SEL362 = 2;
    sbit  SEL362_bit at XBARA_SEL18.B2;
    const register unsigned short int SEL363 = 3;
    sbit  SEL363_bit at XBARA_SEL18.B3;
    const register unsigned short int SEL364 = 4;
    sbit  SEL364_bit at XBARA_SEL18.B4;
    const register unsigned short int SEL365 = 5;
    sbit  SEL365_bit at XBARA_SEL18.B5;
    const register unsigned short int SEL370 = 8;
    sbit  SEL370_bit at XBARA_SEL18.B8;
    const register unsigned short int SEL371 = 9;
    sbit  SEL371_bit at XBARA_SEL18.B9;
    const register unsigned short int SEL372 = 10;
    sbit  SEL372_bit at XBARA_SEL18.B10;
    const register unsigned short int SEL373 = 11;
    sbit  SEL373_bit at XBARA_SEL18.B11;
    const register unsigned short int SEL374 = 12;
    sbit  SEL374_bit at XBARA_SEL18.B12;
    const register unsigned short int SEL375 = 13;
    sbit  SEL375_bit at XBARA_SEL18.B13;

sfr unsigned int   volatile XBARA_SEL19          absolute 0x40059026;
    const register unsigned short int SEL380 = 0;
    sbit  SEL380_bit at XBARA_SEL19.B0;
    const register unsigned short int SEL381 = 1;
    sbit  SEL381_bit at XBARA_SEL19.B1;
    const register unsigned short int SEL382 = 2;
    sbit  SEL382_bit at XBARA_SEL19.B2;
    const register unsigned short int SEL383 = 3;
    sbit  SEL383_bit at XBARA_SEL19.B3;
    const register unsigned short int SEL384 = 4;
    sbit  SEL384_bit at XBARA_SEL19.B4;
    const register unsigned short int SEL385 = 5;
    sbit  SEL385_bit at XBARA_SEL19.B5;
    const register unsigned short int SEL390 = 8;
    sbit  SEL390_bit at XBARA_SEL19.B8;
    const register unsigned short int SEL391 = 9;
    sbit  SEL391_bit at XBARA_SEL19.B9;
    const register unsigned short int SEL392 = 10;
    sbit  SEL392_bit at XBARA_SEL19.B10;
    const register unsigned short int SEL393 = 11;
    sbit  SEL393_bit at XBARA_SEL19.B11;
    const register unsigned short int SEL394 = 12;
    sbit  SEL394_bit at XBARA_SEL19.B12;
    const register unsigned short int SEL395 = 13;
    sbit  SEL395_bit at XBARA_SEL19.B13;

sfr unsigned int   volatile XBARA_SEL20          absolute 0x40059028;
    const register unsigned short int SEL400 = 0;
    sbit  SEL400_bit at XBARA_SEL20.B0;
    const register unsigned short int SEL401 = 1;
    sbit  SEL401_bit at XBARA_SEL20.B1;
    const register unsigned short int SEL402 = 2;
    sbit  SEL402_bit at XBARA_SEL20.B2;
    const register unsigned short int SEL403 = 3;
    sbit  SEL403_bit at XBARA_SEL20.B3;
    const register unsigned short int SEL404 = 4;
    sbit  SEL404_bit at XBARA_SEL20.B4;
    const register unsigned short int SEL405 = 5;
    sbit  SEL405_bit at XBARA_SEL20.B5;
    const register unsigned short int SEL410 = 8;
    sbit  SEL410_bit at XBARA_SEL20.B8;
    const register unsigned short int SEL411 = 9;
    sbit  SEL411_bit at XBARA_SEL20.B9;
    const register unsigned short int SEL412 = 10;
    sbit  SEL412_bit at XBARA_SEL20.B10;
    const register unsigned short int SEL413 = 11;
    sbit  SEL413_bit at XBARA_SEL20.B11;
    const register unsigned short int SEL414 = 12;
    sbit  SEL414_bit at XBARA_SEL20.B12;
    const register unsigned short int SEL415 = 13;
    sbit  SEL415_bit at XBARA_SEL20.B13;

sfr unsigned int   volatile XBARA_SEL21          absolute 0x4005902A;
    const register unsigned short int SEL420 = 0;
    sbit  SEL420_bit at XBARA_SEL21.B0;
    const register unsigned short int SEL421 = 1;
    sbit  SEL421_bit at XBARA_SEL21.B1;
    const register unsigned short int SEL422 = 2;
    sbit  SEL422_bit at XBARA_SEL21.B2;
    const register unsigned short int SEL423 = 3;
    sbit  SEL423_bit at XBARA_SEL21.B3;
    const register unsigned short int SEL424 = 4;
    sbit  SEL424_bit at XBARA_SEL21.B4;
    const register unsigned short int SEL425 = 5;
    sbit  SEL425_bit at XBARA_SEL21.B5;
    const register unsigned short int SEL430 = 8;
    sbit  SEL430_bit at XBARA_SEL21.B8;
    const register unsigned short int SEL431 = 9;
    sbit  SEL431_bit at XBARA_SEL21.B9;
    const register unsigned short int SEL432 = 10;
    sbit  SEL432_bit at XBARA_SEL21.B10;
    const register unsigned short int SEL433 = 11;
    sbit  SEL433_bit at XBARA_SEL21.B11;
    const register unsigned short int SEL434 = 12;
    sbit  SEL434_bit at XBARA_SEL21.B12;
    const register unsigned short int SEL435 = 13;
    sbit  SEL435_bit at XBARA_SEL21.B13;

sfr unsigned int   volatile XBARA_SEL22          absolute 0x4005902C;
    const register unsigned short int SEL440 = 0;
    sbit  SEL440_bit at XBARA_SEL22.B0;
    const register unsigned short int SEL441 = 1;
    sbit  SEL441_bit at XBARA_SEL22.B1;
    const register unsigned short int SEL442 = 2;
    sbit  SEL442_bit at XBARA_SEL22.B2;
    const register unsigned short int SEL443 = 3;
    sbit  SEL443_bit at XBARA_SEL22.B3;
    const register unsigned short int SEL444 = 4;
    sbit  SEL444_bit at XBARA_SEL22.B4;
    const register unsigned short int SEL445 = 5;
    sbit  SEL445_bit at XBARA_SEL22.B5;
    const register unsigned short int SEL450 = 8;
    sbit  SEL450_bit at XBARA_SEL22.B8;
    const register unsigned short int SEL451 = 9;
    sbit  SEL451_bit at XBARA_SEL22.B9;
    const register unsigned short int SEL452 = 10;
    sbit  SEL452_bit at XBARA_SEL22.B10;
    const register unsigned short int SEL453 = 11;
    sbit  SEL453_bit at XBARA_SEL22.B11;
    const register unsigned short int SEL454 = 12;
    sbit  SEL454_bit at XBARA_SEL22.B12;
    const register unsigned short int SEL455 = 13;
    sbit  SEL455_bit at XBARA_SEL22.B13;

sfr unsigned int   volatile XBARA_SEL23          absolute 0x4005902E;
    const register unsigned short int SEL460 = 0;
    sbit  SEL460_bit at XBARA_SEL23.B0;
    const register unsigned short int SEL461 = 1;
    sbit  SEL461_bit at XBARA_SEL23.B1;
    const register unsigned short int SEL462 = 2;
    sbit  SEL462_bit at XBARA_SEL23.B2;
    const register unsigned short int SEL463 = 3;
    sbit  SEL463_bit at XBARA_SEL23.B3;
    const register unsigned short int SEL464 = 4;
    sbit  SEL464_bit at XBARA_SEL23.B4;
    const register unsigned short int SEL465 = 5;
    sbit  SEL465_bit at XBARA_SEL23.B5;
    const register unsigned short int SEL470 = 8;
    sbit  SEL470_bit at XBARA_SEL23.B8;
    const register unsigned short int SEL471 = 9;
    sbit  SEL471_bit at XBARA_SEL23.B9;
    const register unsigned short int SEL472 = 10;
    sbit  SEL472_bit at XBARA_SEL23.B10;
    const register unsigned short int SEL473 = 11;
    sbit  SEL473_bit at XBARA_SEL23.B11;
    const register unsigned short int SEL474 = 12;
    sbit  SEL474_bit at XBARA_SEL23.B12;
    const register unsigned short int SEL475 = 13;
    sbit  SEL475_bit at XBARA_SEL23.B13;

sfr unsigned int   volatile XBARA_SEL24          absolute 0x40059030;
    const register unsigned short int SEL480 = 0;
    sbit  SEL480_bit at XBARA_SEL24.B0;
    const register unsigned short int SEL481 = 1;
    sbit  SEL481_bit at XBARA_SEL24.B1;
    const register unsigned short int SEL482 = 2;
    sbit  SEL482_bit at XBARA_SEL24.B2;
    const register unsigned short int SEL483 = 3;
    sbit  SEL483_bit at XBARA_SEL24.B3;
    const register unsigned short int SEL484 = 4;
    sbit  SEL484_bit at XBARA_SEL24.B4;
    const register unsigned short int SEL485 = 5;
    sbit  SEL485_bit at XBARA_SEL24.B5;
    const register unsigned short int SEL490 = 8;
    sbit  SEL490_bit at XBARA_SEL24.B8;
    const register unsigned short int SEL491 = 9;
    sbit  SEL491_bit at XBARA_SEL24.B9;
    const register unsigned short int SEL492 = 10;
    sbit  SEL492_bit at XBARA_SEL24.B10;
    const register unsigned short int SEL493 = 11;
    sbit  SEL493_bit at XBARA_SEL24.B11;
    const register unsigned short int SEL494 = 12;
    sbit  SEL494_bit at XBARA_SEL24.B12;
    const register unsigned short int SEL495 = 13;
    sbit  SEL495_bit at XBARA_SEL24.B13;

sfr unsigned int   volatile XBARA_SEL25          absolute 0x40059032;
    const register unsigned short int SEL500 = 0;
    sbit  SEL500_bit at XBARA_SEL25.B0;
    const register unsigned short int SEL501 = 1;
    sbit  SEL501_bit at XBARA_SEL25.B1;
    const register unsigned short int SEL502 = 2;
    sbit  SEL502_bit at XBARA_SEL25.B2;
    const register unsigned short int SEL503 = 3;
    sbit  SEL503_bit at XBARA_SEL25.B3;
    const register unsigned short int SEL504 = 4;
    sbit  SEL504_bit at XBARA_SEL25.B4;
    const register unsigned short int SEL505 = 5;
    sbit  SEL505_bit at XBARA_SEL25.B5;
    const register unsigned short int SEL510 = 8;
    sbit  SEL510_bit at XBARA_SEL25.B8;
    const register unsigned short int SEL511 = 9;
    sbit  SEL511_bit at XBARA_SEL25.B9;
    const register unsigned short int SEL512 = 10;
    sbit  SEL512_bit at XBARA_SEL25.B10;
    const register unsigned short int SEL513 = 11;
    sbit  SEL513_bit at XBARA_SEL25.B11;
    const register unsigned short int SEL514 = 12;
    sbit  SEL514_bit at XBARA_SEL25.B12;
    const register unsigned short int SEL515 = 13;
    sbit  SEL515_bit at XBARA_SEL25.B13;

sfr unsigned int   volatile XBARA_SEL26          absolute 0x40059034;
    const register unsigned short int SEL520 = 0;
    sbit  SEL520_bit at XBARA_SEL26.B0;
    const register unsigned short int SEL521 = 1;
    sbit  SEL521_bit at XBARA_SEL26.B1;
    const register unsigned short int SEL522 = 2;
    sbit  SEL522_bit at XBARA_SEL26.B2;
    const register unsigned short int SEL523 = 3;
    sbit  SEL523_bit at XBARA_SEL26.B3;
    const register unsigned short int SEL524 = 4;
    sbit  SEL524_bit at XBARA_SEL26.B4;
    const register unsigned short int SEL525 = 5;
    sbit  SEL525_bit at XBARA_SEL26.B5;
    const register unsigned short int SEL530 = 8;
    sbit  SEL530_bit at XBARA_SEL26.B8;
    const register unsigned short int SEL531 = 9;
    sbit  SEL531_bit at XBARA_SEL26.B9;
    const register unsigned short int SEL532 = 10;
    sbit  SEL532_bit at XBARA_SEL26.B10;
    const register unsigned short int SEL533 = 11;
    sbit  SEL533_bit at XBARA_SEL26.B11;
    const register unsigned short int SEL534 = 12;
    sbit  SEL534_bit at XBARA_SEL26.B12;
    const register unsigned short int SEL535 = 13;
    sbit  SEL535_bit at XBARA_SEL26.B13;

sfr unsigned int   volatile XBARA_SEL27          absolute 0x40059036;
    const register unsigned short int SEL540 = 0;
    sbit  SEL540_bit at XBARA_SEL27.B0;
    const register unsigned short int SEL541 = 1;
    sbit  SEL541_bit at XBARA_SEL27.B1;
    const register unsigned short int SEL542 = 2;
    sbit  SEL542_bit at XBARA_SEL27.B2;
    const register unsigned short int SEL543 = 3;
    sbit  SEL543_bit at XBARA_SEL27.B3;
    const register unsigned short int SEL544 = 4;
    sbit  SEL544_bit at XBARA_SEL27.B4;
    const register unsigned short int SEL545 = 5;
    sbit  SEL545_bit at XBARA_SEL27.B5;
    const register unsigned short int SEL550 = 8;
    sbit  SEL550_bit at XBARA_SEL27.B8;
    const register unsigned short int SEL551 = 9;
    sbit  SEL551_bit at XBARA_SEL27.B9;
    const register unsigned short int SEL552 = 10;
    sbit  SEL552_bit at XBARA_SEL27.B10;
    const register unsigned short int SEL553 = 11;
    sbit  SEL553_bit at XBARA_SEL27.B11;
    const register unsigned short int SEL554 = 12;
    sbit  SEL554_bit at XBARA_SEL27.B12;
    const register unsigned short int SEL555 = 13;
    sbit  SEL555_bit at XBARA_SEL27.B13;

sfr unsigned int   volatile XBARA_SEL28          absolute 0x40059038;
    const register unsigned short int SEL560 = 0;
    sbit  SEL560_bit at XBARA_SEL28.B0;
    const register unsigned short int SEL561 = 1;
    sbit  SEL561_bit at XBARA_SEL28.B1;
    const register unsigned short int SEL562 = 2;
    sbit  SEL562_bit at XBARA_SEL28.B2;
    const register unsigned short int SEL563 = 3;
    sbit  SEL563_bit at XBARA_SEL28.B3;
    const register unsigned short int SEL564 = 4;
    sbit  SEL564_bit at XBARA_SEL28.B4;
    const register unsigned short int SEL565 = 5;
    sbit  SEL565_bit at XBARA_SEL28.B5;
    const register unsigned short int SEL570 = 8;
    sbit  SEL570_bit at XBARA_SEL28.B8;
    const register unsigned short int SEL571 = 9;
    sbit  SEL571_bit at XBARA_SEL28.B9;
    const register unsigned short int SEL572 = 10;
    sbit  SEL572_bit at XBARA_SEL28.B10;
    const register unsigned short int SEL573 = 11;
    sbit  SEL573_bit at XBARA_SEL28.B11;
    const register unsigned short int SEL574 = 12;
    sbit  SEL574_bit at XBARA_SEL28.B12;
    const register unsigned short int SEL575 = 13;
    sbit  SEL575_bit at XBARA_SEL28.B13;

sfr unsigned int   volatile XBARA_SEL29          absolute 0x4005903A;
    const register unsigned short int SEL580 = 0;
    sbit  SEL580_bit at XBARA_SEL29.B0;
    const register unsigned short int SEL581 = 1;
    sbit  SEL581_bit at XBARA_SEL29.B1;
    const register unsigned short int SEL582 = 2;
    sbit  SEL582_bit at XBARA_SEL29.B2;
    const register unsigned short int SEL583 = 3;
    sbit  SEL583_bit at XBARA_SEL29.B3;
    const register unsigned short int SEL584 = 4;
    sbit  SEL584_bit at XBARA_SEL29.B4;
    const register unsigned short int SEL585 = 5;
    sbit  SEL585_bit at XBARA_SEL29.B5;

sfr unsigned int   volatile XBARA_CTRL0          absolute 0x4005903C;
    const register unsigned short int DEN0 = 0;
    sbit  DEN0_bit at XBARA_CTRL0.B0;
    const register unsigned short int IEN0 = 1;
    sbit  IEN0_bit at XBARA_CTRL0.B1;
    const register unsigned short int EDGE00 = 2;
    sbit  EDGE00_bit at XBARA_CTRL0.B2;
    const register unsigned short int EDGE01 = 3;
    sbit  EDGE01_bit at XBARA_CTRL0.B3;
    const register unsigned short int STS0 = 4;
    sbit  STS0_bit at XBARA_CTRL0.B4;
    const register unsigned short int DEN1 = 8;
    sbit  DEN1_bit at XBARA_CTRL0.B8;
    const register unsigned short int IEN1 = 9;
    sbit  IEN1_bit at XBARA_CTRL0.B9;
    const register unsigned short int EDGE10 = 10;
    sbit  EDGE10_bit at XBARA_CTRL0.B10;
    const register unsigned short int EDGE11 = 11;
    sbit  EDGE11_bit at XBARA_CTRL0.B11;
    const register unsigned short int STS1 = 12;
    sbit  STS1_bit at XBARA_CTRL0.B12;

sfr unsigned int   volatile XBARA_CTRL1          absolute 0x4005903E;
    const register unsigned short int DEN2 = 0;
    sbit  DEN2_bit at XBARA_CTRL1.B0;
    const register unsigned short int IEN2 = 1;
    sbit  IEN2_bit at XBARA_CTRL1.B1;
    const register unsigned short int EDGE20 = 2;
    sbit  EDGE20_bit at XBARA_CTRL1.B2;
    const register unsigned short int EDGE21 = 3;
    sbit  EDGE21_bit at XBARA_CTRL1.B3;
    const register unsigned short int STS2 = 4;
    sbit  STS2_bit at XBARA_CTRL1.B4;
    const register unsigned short int DEN3 = 8;
    sbit  DEN3_bit at XBARA_CTRL1.B8;
    const register unsigned short int IEN3 = 9;
    sbit  IEN3_bit at XBARA_CTRL1.B9;
    const register unsigned short int EDGE30 = 10;
    sbit  EDGE30_bit at XBARA_CTRL1.B10;
    const register unsigned short int EDGE31 = 11;
    sbit  EDGE31_bit at XBARA_CTRL1.B11;
    const register unsigned short int STS3 = 12;
    sbit  STS3_bit at XBARA_CTRL1.B12;

sfr unsigned int   volatile XBARB_SEL0           absolute 0x4005A000;
    sbit  SEL00_XBARB_SEL0_bit at XBARB_SEL0.B0;
    sbit  SEL01_XBARB_SEL0_bit at XBARB_SEL0.B1;
    sbit  SEL02_XBARB_SEL0_bit at XBARB_SEL0.B2;
    sbit  SEL03_XBARB_SEL0_bit at XBARB_SEL0.B3;
    sbit  SEL04_XBARB_SEL0_bit at XBARB_SEL0.B4;
    sbit  SEL05_XBARB_SEL0_bit at XBARB_SEL0.B5;
    sbit  SEL10_XBARB_SEL0_bit at XBARB_SEL0.B8;
    sbit  SEL11_XBARB_SEL0_bit at XBARB_SEL0.B9;
    sbit  SEL12_XBARB_SEL0_bit at XBARB_SEL0.B10;
    sbit  SEL13_XBARB_SEL0_bit at XBARB_SEL0.B11;
    sbit  SEL14_XBARB_SEL0_bit at XBARB_SEL0.B12;
    sbit  SEL15_XBARB_SEL0_bit at XBARB_SEL0.B13;

sfr unsigned int   volatile XBARB_SEL1           absolute 0x4005A002;
    sbit  SEL20_XBARB_SEL1_bit at XBARB_SEL1.B0;
    sbit  SEL21_XBARB_SEL1_bit at XBARB_SEL1.B1;
    sbit  SEL22_XBARB_SEL1_bit at XBARB_SEL1.B2;
    sbit  SEL23_XBARB_SEL1_bit at XBARB_SEL1.B3;
    sbit  SEL24_XBARB_SEL1_bit at XBARB_SEL1.B4;
    sbit  SEL25_XBARB_SEL1_bit at XBARB_SEL1.B5;
    sbit  SEL30_XBARB_SEL1_bit at XBARB_SEL1.B8;
    sbit  SEL31_XBARB_SEL1_bit at XBARB_SEL1.B9;
    sbit  SEL32_XBARB_SEL1_bit at XBARB_SEL1.B10;
    sbit  SEL33_XBARB_SEL1_bit at XBARB_SEL1.B11;
    sbit  SEL34_XBARB_SEL1_bit at XBARB_SEL1.B12;
    sbit  SEL35_XBARB_SEL1_bit at XBARB_SEL1.B13;

sfr unsigned int   volatile XBARB_SEL2           absolute 0x4005A004;
    sbit  SEL40_XBARB_SEL2_bit at XBARB_SEL2.B0;
    sbit  SEL41_XBARB_SEL2_bit at XBARB_SEL2.B1;
    sbit  SEL42_XBARB_SEL2_bit at XBARB_SEL2.B2;
    sbit  SEL43_XBARB_SEL2_bit at XBARB_SEL2.B3;
    sbit  SEL44_XBARB_SEL2_bit at XBARB_SEL2.B4;
    sbit  SEL45_XBARB_SEL2_bit at XBARB_SEL2.B5;
    sbit  SEL50_XBARB_SEL2_bit at XBARB_SEL2.B8;
    sbit  SEL51_XBARB_SEL2_bit at XBARB_SEL2.B9;
    sbit  SEL52_XBARB_SEL2_bit at XBARB_SEL2.B10;
    sbit  SEL53_XBARB_SEL2_bit at XBARB_SEL2.B11;
    sbit  SEL54_XBARB_SEL2_bit at XBARB_SEL2.B12;
    sbit  SEL55_XBARB_SEL2_bit at XBARB_SEL2.B13;

sfr unsigned int   volatile XBARB_SEL3           absolute 0x4005A006;
    sbit  SEL60_XBARB_SEL3_bit at XBARB_SEL3.B0;
    sbit  SEL61_XBARB_SEL3_bit at XBARB_SEL3.B1;
    sbit  SEL62_XBARB_SEL3_bit at XBARB_SEL3.B2;
    sbit  SEL63_XBARB_SEL3_bit at XBARB_SEL3.B3;
    sbit  SEL64_XBARB_SEL3_bit at XBARB_SEL3.B4;
    sbit  SEL65_XBARB_SEL3_bit at XBARB_SEL3.B5;
    sbit  SEL70_XBARB_SEL3_bit at XBARB_SEL3.B8;
    sbit  SEL71_XBARB_SEL3_bit at XBARB_SEL3.B9;
    sbit  SEL72_XBARB_SEL3_bit at XBARB_SEL3.B10;
    sbit  SEL73_XBARB_SEL3_bit at XBARB_SEL3.B11;
    sbit  SEL74_XBARB_SEL3_bit at XBARB_SEL3.B12;
    sbit  SEL75_XBARB_SEL3_bit at XBARB_SEL3.B13;

sfr unsigned int   volatile XBARB_SEL4           absolute 0x4005A008;
    sbit  SEL80_XBARB_SEL4_bit at XBARB_SEL4.B0;
    sbit  SEL81_XBARB_SEL4_bit at XBARB_SEL4.B1;
    sbit  SEL82_XBARB_SEL4_bit at XBARB_SEL4.B2;
    sbit  SEL83_XBARB_SEL4_bit at XBARB_SEL4.B3;
    sbit  SEL84_XBARB_SEL4_bit at XBARB_SEL4.B4;
    sbit  SEL85_XBARB_SEL4_bit at XBARB_SEL4.B5;
    sbit  SEL90_XBARB_SEL4_bit at XBARB_SEL4.B8;
    sbit  SEL91_XBARB_SEL4_bit at XBARB_SEL4.B9;
    sbit  SEL92_XBARB_SEL4_bit at XBARB_SEL4.B10;
    sbit  SEL93_XBARB_SEL4_bit at XBARB_SEL4.B11;
    sbit  SEL94_XBARB_SEL4_bit at XBARB_SEL4.B12;
    sbit  SEL95_XBARB_SEL4_bit at XBARB_SEL4.B13;

sfr unsigned int   volatile XBARB_SEL5           absolute 0x4005A00A;
    sbit  SEL100_XBARB_SEL5_bit at XBARB_SEL5.B0;
    sbit  SEL101_XBARB_SEL5_bit at XBARB_SEL5.B1;
    sbit  SEL102_XBARB_SEL5_bit at XBARB_SEL5.B2;
    sbit  SEL103_XBARB_SEL5_bit at XBARB_SEL5.B3;
    sbit  SEL104_XBARB_SEL5_bit at XBARB_SEL5.B4;
    sbit  SEL105_XBARB_SEL5_bit at XBARB_SEL5.B5;
    sbit  SEL110_XBARB_SEL5_bit at XBARB_SEL5.B8;
    sbit  SEL111_XBARB_SEL5_bit at XBARB_SEL5.B9;
    sbit  SEL112_XBARB_SEL5_bit at XBARB_SEL5.B10;
    sbit  SEL113_XBARB_SEL5_bit at XBARB_SEL5.B11;
    sbit  SEL114_XBARB_SEL5_bit at XBARB_SEL5.B12;
    sbit  SEL115_XBARB_SEL5_bit at XBARB_SEL5.B13;

sfr unsigned int   volatile XBARB_SEL6           absolute 0x4005A00C;
    sbit  SEL120_XBARB_SEL6_bit at XBARB_SEL6.B0;
    sbit  SEL121_XBARB_SEL6_bit at XBARB_SEL6.B1;
    sbit  SEL122_XBARB_SEL6_bit at XBARB_SEL6.B2;
    sbit  SEL123_XBARB_SEL6_bit at XBARB_SEL6.B3;
    sbit  SEL124_XBARB_SEL6_bit at XBARB_SEL6.B4;
    sbit  SEL125_XBARB_SEL6_bit at XBARB_SEL6.B5;
    sbit  SEL130_XBARB_SEL6_bit at XBARB_SEL6.B8;
    sbit  SEL131_XBARB_SEL6_bit at XBARB_SEL6.B9;
    sbit  SEL132_XBARB_SEL6_bit at XBARB_SEL6.B10;
    sbit  SEL133_XBARB_SEL6_bit at XBARB_SEL6.B11;
    sbit  SEL134_XBARB_SEL6_bit at XBARB_SEL6.B12;
    sbit  SEL135_XBARB_SEL6_bit at XBARB_SEL6.B13;

sfr unsigned int   volatile XBARB_SEL7           absolute 0x4005A00E;
    sbit  SEL140_XBARB_SEL7_bit at XBARB_SEL7.B0;
    sbit  SEL141_XBARB_SEL7_bit at XBARB_SEL7.B1;
    sbit  SEL142_XBARB_SEL7_bit at XBARB_SEL7.B2;
    sbit  SEL143_XBARB_SEL7_bit at XBARB_SEL7.B3;
    sbit  SEL144_XBARB_SEL7_bit at XBARB_SEL7.B4;
    sbit  SEL145_XBARB_SEL7_bit at XBARB_SEL7.B5;
    sbit  SEL150_XBARB_SEL7_bit at XBARB_SEL7.B8;
    sbit  SEL151_XBARB_SEL7_bit at XBARB_SEL7.B9;
    sbit  SEL152_XBARB_SEL7_bit at XBARB_SEL7.B10;
    sbit  SEL153_XBARB_SEL7_bit at XBARB_SEL7.B11;
    sbit  SEL154_XBARB_SEL7_bit at XBARB_SEL7.B12;
    sbit  SEL155_XBARB_SEL7_bit at XBARB_SEL7.B13;

sfr unsigned int   volatile AOI0_BFCRT010        absolute 0x4005B000;
    const register unsigned short int PT1_DC0 = 0;
    sbit  PT1_DC0_bit at AOI0_BFCRT010.B0;
    const register unsigned short int PT1_DC1 = 1;
    sbit  PT1_DC1_bit at AOI0_BFCRT010.B1;
    const register unsigned short int PT1_CC0 = 2;
    sbit  PT1_CC0_bit at AOI0_BFCRT010.B2;
    const register unsigned short int PT1_CC1 = 3;
    sbit  PT1_CC1_bit at AOI0_BFCRT010.B3;
    const register unsigned short int PT1_BC0 = 4;
    sbit  PT1_BC0_bit at AOI0_BFCRT010.B4;
    const register unsigned short int PT1_BC1 = 5;
    sbit  PT1_BC1_bit at AOI0_BFCRT010.B5;
    const register unsigned short int PT1_AC0 = 6;
    sbit  PT1_AC0_bit at AOI0_BFCRT010.B6;
    const register unsigned short int PT1_AC1 = 7;
    sbit  PT1_AC1_bit at AOI0_BFCRT010.B7;
    const register unsigned short int PT0_DC0 = 8;
    sbit  PT0_DC0_bit at AOI0_BFCRT010.B8;
    const register unsigned short int PT0_DC1 = 9;
    sbit  PT0_DC1_bit at AOI0_BFCRT010.B9;
    const register unsigned short int PT0_CC0 = 10;
    sbit  PT0_CC0_bit at AOI0_BFCRT010.B10;
    const register unsigned short int PT0_CC1 = 11;
    sbit  PT0_CC1_bit at AOI0_BFCRT010.B11;
    const register unsigned short int PT0_BC0 = 12;
    sbit  PT0_BC0_bit at AOI0_BFCRT010.B12;
    const register unsigned short int PT0_BC1 = 13;
    sbit  PT0_BC1_bit at AOI0_BFCRT010.B13;
    const register unsigned short int PT0_AC0 = 14;
    sbit  PT0_AC0_bit at AOI0_BFCRT010.B14;
    const register unsigned short int PT0_AC1 = 15;
    sbit  PT0_AC1_bit at AOI0_BFCRT010.B15;

sfr unsigned int   volatile AOI0_BFCRT011        absolute 0x4005B004;
    sbit  PT1_DC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B0;
    sbit  PT1_DC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B1;
    sbit  PT1_CC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B2;
    sbit  PT1_CC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B3;
    sbit  PT1_BC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B4;
    sbit  PT1_BC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B5;
    sbit  PT1_AC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B6;
    sbit  PT1_AC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B7;
    sbit  PT0_DC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B8;
    sbit  PT0_DC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B9;
    sbit  PT0_CC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B10;
    sbit  PT0_CC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B11;
    sbit  PT0_BC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B12;
    sbit  PT0_BC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B13;
    sbit  PT0_AC0_AOI0_BFCRT011_bit at AOI0_BFCRT011.B14;
    sbit  PT0_AC1_AOI0_BFCRT011_bit at AOI0_BFCRT011.B15;

sfr unsigned int   volatile AOI0_BFCRT012        absolute 0x4005B008;
    sbit  PT1_DC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B0;
    sbit  PT1_DC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B1;
    sbit  PT1_CC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B2;
    sbit  PT1_CC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B3;
    sbit  PT1_BC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B4;
    sbit  PT1_BC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B5;
    sbit  PT1_AC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B6;
    sbit  PT1_AC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B7;
    sbit  PT0_DC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B8;
    sbit  PT0_DC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B9;
    sbit  PT0_CC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B10;
    sbit  PT0_CC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B11;
    sbit  PT0_BC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B12;
    sbit  PT0_BC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B13;
    sbit  PT0_AC0_AOI0_BFCRT012_bit at AOI0_BFCRT012.B14;
    sbit  PT0_AC1_AOI0_BFCRT012_bit at AOI0_BFCRT012.B15;

sfr unsigned int   volatile AOI0_BFCRT013        absolute 0x4005B00C;
    sbit  PT1_DC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B0;
    sbit  PT1_DC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B1;
    sbit  PT1_CC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B2;
    sbit  PT1_CC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B3;
    sbit  PT1_BC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B4;
    sbit  PT1_BC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B5;
    sbit  PT1_AC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B6;
    sbit  PT1_AC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B7;
    sbit  PT0_DC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B8;
    sbit  PT0_DC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B9;
    sbit  PT0_CC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B10;
    sbit  PT0_CC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B11;
    sbit  PT0_BC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B12;
    sbit  PT0_BC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B13;
    sbit  PT0_AC0_AOI0_BFCRT013_bit at AOI0_BFCRT013.B14;
    sbit  PT0_AC1_AOI0_BFCRT013_bit at AOI0_BFCRT013.B15;

sfr unsigned int   volatile AOI0_BFCRT230        absolute 0x4005B002;
    const register unsigned short int PT3_DC0 = 0;
    sbit  PT3_DC0_bit at AOI0_BFCRT230.B0;
    const register unsigned short int PT3_DC1 = 1;
    sbit  PT3_DC1_bit at AOI0_BFCRT230.B1;
    const register unsigned short int PT3_CC0 = 2;
    sbit  PT3_CC0_bit at AOI0_BFCRT230.B2;
    const register unsigned short int PT3_CC1 = 3;
    sbit  PT3_CC1_bit at AOI0_BFCRT230.B3;
    const register unsigned short int PT3_BC0 = 4;
    sbit  PT3_BC0_bit at AOI0_BFCRT230.B4;
    const register unsigned short int PT3_BC1 = 5;
    sbit  PT3_BC1_bit at AOI0_BFCRT230.B5;
    const register unsigned short int PT3_AC0 = 6;
    sbit  PT3_AC0_bit at AOI0_BFCRT230.B6;
    const register unsigned short int PT3_AC1 = 7;
    sbit  PT3_AC1_bit at AOI0_BFCRT230.B7;
    const register unsigned short int PT2_DC0 = 8;
    sbit  PT2_DC0_bit at AOI0_BFCRT230.B8;
    const register unsigned short int PT2_DC1 = 9;
    sbit  PT2_DC1_bit at AOI0_BFCRT230.B9;
    const register unsigned short int PT2_CC0 = 10;
    sbit  PT2_CC0_bit at AOI0_BFCRT230.B10;
    const register unsigned short int PT2_CC1 = 11;
    sbit  PT2_CC1_bit at AOI0_BFCRT230.B11;
    const register unsigned short int PT2_BC0 = 12;
    sbit  PT2_BC0_bit at AOI0_BFCRT230.B12;
    const register unsigned short int PT2_BC1 = 13;
    sbit  PT2_BC1_bit at AOI0_BFCRT230.B13;
    const register unsigned short int PT2_AC0 = 14;
    sbit  PT2_AC0_bit at AOI0_BFCRT230.B14;
    const register unsigned short int PT2_AC1 = 15;
    sbit  PT2_AC1_bit at AOI0_BFCRT230.B15;

sfr unsigned int   volatile AOI0_BFCRT231        absolute 0x4005B006;
    sbit  PT3_DC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B0;
    sbit  PT3_DC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B1;
    sbit  PT3_CC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B2;
    sbit  PT3_CC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B3;
    sbit  PT3_BC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B4;
    sbit  PT3_BC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B5;
    sbit  PT3_AC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B6;
    sbit  PT3_AC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B7;
    sbit  PT2_DC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B8;
    sbit  PT2_DC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B9;
    sbit  PT2_CC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B10;
    sbit  PT2_CC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B11;
    sbit  PT2_BC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B12;
    sbit  PT2_BC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B13;
    sbit  PT2_AC0_AOI0_BFCRT231_bit at AOI0_BFCRT231.B14;
    sbit  PT2_AC1_AOI0_BFCRT231_bit at AOI0_BFCRT231.B15;

sfr unsigned int   volatile AOI0_BFCRT232        absolute 0x4005B00A;
    sbit  PT3_DC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B0;
    sbit  PT3_DC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B1;
    sbit  PT3_CC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B2;
    sbit  PT3_CC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B3;
    sbit  PT3_BC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B4;
    sbit  PT3_BC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B5;
    sbit  PT3_AC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B6;
    sbit  PT3_AC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B7;
    sbit  PT2_DC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B8;
    sbit  PT2_DC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B9;
    sbit  PT2_CC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B10;
    sbit  PT2_CC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B11;
    sbit  PT2_BC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B12;
    sbit  PT2_BC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B13;
    sbit  PT2_AC0_AOI0_BFCRT232_bit at AOI0_BFCRT232.B14;
    sbit  PT2_AC1_AOI0_BFCRT232_bit at AOI0_BFCRT232.B15;

sfr unsigned int   volatile AOI0_BFCRT233        absolute 0x4005B00E;
    sbit  PT3_DC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B0;
    sbit  PT3_DC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B1;
    sbit  PT3_CC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B2;
    sbit  PT3_CC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B3;
    sbit  PT3_BC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B4;
    sbit  PT3_BC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B5;
    sbit  PT3_AC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B6;
    sbit  PT3_AC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B7;
    sbit  PT2_DC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B8;
    sbit  PT2_DC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B9;
    sbit  PT2_CC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B10;
    sbit  PT2_CC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B11;
    sbit  PT2_BC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B12;
    sbit  PT2_BC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B13;
    sbit  PT2_AC0_AOI0_BFCRT233_bit at AOI0_BFCRT233.B14;
    sbit  PT2_AC1_AOI0_BFCRT233_bit at AOI0_BFCRT233.B15;

sfr unsigned int   volatile HSADC0_CTRL1         absolute 0x4005C000;
    const register unsigned short int SMODE0 = 0;
    sbit  SMODE0_bit at HSADC0_CTRL1.B0;
    const register unsigned short int SMODE1 = 1;
    sbit  SMODE1_bit at HSADC0_CTRL1.B1;
    const register unsigned short int SMODE2 = 2;
    sbit  SMODE2_bit at HSADC0_CTRL1.B2;
    const register unsigned short int CHNCFG_L0 = 4;
    sbit  CHNCFG_L0_bit at HSADC0_CTRL1.B4;
    const register unsigned short int CHNCFG_L1 = 5;
    sbit  CHNCFG_L1_bit at HSADC0_CTRL1.B5;
    const register unsigned short int CHNCFG_L2 = 6;
    sbit  CHNCFG_L2_bit at HSADC0_CTRL1.B6;
    const register unsigned short int CHNCFG_L3 = 7;
    sbit  CHNCFG_L3_bit at HSADC0_CTRL1.B7;
    const register unsigned short int HLMTIE = 8;
    sbit  HLMTIE_bit at HSADC0_CTRL1.B8;
    const register unsigned short int LLMTIE = 9;
    sbit  LLMTIE_bit at HSADC0_CTRL1.B9;
    const register unsigned short int ZCIE = 10;
    sbit  ZCIE_bit at HSADC0_CTRL1.B10;
    const register unsigned short int EOSIEA = 11;
    sbit  EOSIEA_bit at HSADC0_CTRL1.B11;
    const register unsigned short int SYNCA = 12;
    sbit  SYNCA_bit at HSADC0_CTRL1.B12;
    const register unsigned short int STARTA = 13;
    sbit  STARTA_bit at HSADC0_CTRL1.B13;
    const register unsigned short int STOPA = 14;
    sbit  STOPA_bit at HSADC0_CTRL1.B14;
    const register unsigned short int DMAENA = 15;
    sbit  DMAENA_bit at HSADC0_CTRL1.B15;

sfr unsigned int   volatile HSADC0_CTRL2         absolute 0x4005C002;
    const register unsigned short int DIVA0 = 0;
    sbit  DIVA0_bit at HSADC0_CTRL2.B0;
    const register unsigned short int DIVA1 = 1;
    sbit  DIVA1_bit at HSADC0_CTRL2.B1;
    const register unsigned short int DIVA2 = 2;
    sbit  DIVA2_bit at HSADC0_CTRL2.B2;
    const register unsigned short int DIVA3 = 3;
    sbit  DIVA3_bit at HSADC0_CTRL2.B3;
    const register unsigned short int DIVA4 = 4;
    sbit  DIVA4_bit at HSADC0_CTRL2.B4;
    const register unsigned short int DIVA5 = 5;
    sbit  DIVA5_bit at HSADC0_CTRL2.B5;
    const register unsigned short int SIMULT = 6;
    sbit  SIMULT_bit at HSADC0_CTRL2.B6;
    const register unsigned short int CHNCFG_H0 = 7;
    sbit  CHNCFG_H0_bit at HSADC0_CTRL2.B7;
    const register unsigned short int CHNCFG_H1 = 8;
    sbit  CHNCFG_H1_bit at HSADC0_CTRL2.B8;
    const register unsigned short int CHNCFG_H2 = 9;
    sbit  CHNCFG_H2_bit at HSADC0_CTRL2.B9;
    const register unsigned short int CHNCFG_H3 = 10;
    sbit  CHNCFG_H3_bit at HSADC0_CTRL2.B10;
    const register unsigned short int EOSIEB = 11;
    sbit  EOSIEB_bit at HSADC0_CTRL2.B11;
    const register unsigned short int SYNCB = 12;
    sbit  SYNCB_bit at HSADC0_CTRL2.B12;
    const register unsigned short int STARTB = 13;
    sbit  STARTB_bit at HSADC0_CTRL2.B13;
    const register unsigned short int STOPB = 14;
    sbit  STOPB_bit at HSADC0_CTRL2.B14;
    const register unsigned short int DMAENB = 15;
    sbit  DMAENB_bit at HSADC0_CTRL2.B15;

sfr unsigned int   volatile HSADC0_ZXCTRL1       absolute 0x4005C004;
    const register unsigned short int ZCE00 = 0;
    sbit  ZCE00_bit at HSADC0_ZXCTRL1.B0;
    const register unsigned short int ZCE01 = 1;
    sbit  ZCE01_bit at HSADC0_ZXCTRL1.B1;
    const register unsigned short int ZCE10 = 2;
    sbit  ZCE10_bit at HSADC0_ZXCTRL1.B2;
    const register unsigned short int ZCE11 = 3;
    sbit  ZCE11_bit at HSADC0_ZXCTRL1.B3;
    const register unsigned short int ZCE20 = 4;
    sbit  ZCE20_bit at HSADC0_ZXCTRL1.B4;
    const register unsigned short int ZCE21 = 5;
    sbit  ZCE21_bit at HSADC0_ZXCTRL1.B5;
    const register unsigned short int ZCE30 = 6;
    sbit  ZCE30_bit at HSADC0_ZXCTRL1.B6;
    const register unsigned short int ZCE31 = 7;
    sbit  ZCE31_bit at HSADC0_ZXCTRL1.B7;
    const register unsigned short int ZCE40 = 8;
    sbit  ZCE40_bit at HSADC0_ZXCTRL1.B8;
    const register unsigned short int ZCE41 = 9;
    sbit  ZCE41_bit at HSADC0_ZXCTRL1.B9;
    const register unsigned short int ZCE50 = 10;
    sbit  ZCE50_bit at HSADC0_ZXCTRL1.B10;
    const register unsigned short int ZCE51 = 11;
    sbit  ZCE51_bit at HSADC0_ZXCTRL1.B11;
    const register unsigned short int ZCE60 = 12;
    sbit  ZCE60_bit at HSADC0_ZXCTRL1.B12;
    const register unsigned short int ZCE61 = 13;
    sbit  ZCE61_bit at HSADC0_ZXCTRL1.B13;
    const register unsigned short int ZCE70 = 14;
    sbit  ZCE70_bit at HSADC0_ZXCTRL1.B14;
    const register unsigned short int ZCE71 = 15;
    sbit  ZCE71_bit at HSADC0_ZXCTRL1.B15;

sfr unsigned int   volatile HSADC0_ZXCTRL2       absolute 0x4005C006;
    const register unsigned short int ZCE80 = 0;
    sbit  ZCE80_bit at HSADC0_ZXCTRL2.B0;
    const register unsigned short int ZCE81 = 1;
    sbit  ZCE81_bit at HSADC0_ZXCTRL2.B1;
    const register unsigned short int ZCE90 = 2;
    sbit  ZCE90_bit at HSADC0_ZXCTRL2.B2;
    const register unsigned short int ZCE91 = 3;
    sbit  ZCE91_bit at HSADC0_ZXCTRL2.B3;
    const register unsigned short int ZCE100 = 4;
    sbit  ZCE100_bit at HSADC0_ZXCTRL2.B4;
    const register unsigned short int ZCE101 = 5;
    sbit  ZCE101_bit at HSADC0_ZXCTRL2.B5;
    const register unsigned short int ZCE110 = 6;
    sbit  ZCE110_bit at HSADC0_ZXCTRL2.B6;
    const register unsigned short int ZCE111 = 7;
    sbit  ZCE111_bit at HSADC0_ZXCTRL2.B7;
    const register unsigned short int ZCE120 = 8;
    sbit  ZCE120_bit at HSADC0_ZXCTRL2.B8;
    const register unsigned short int ZCE121 = 9;
    sbit  ZCE121_bit at HSADC0_ZXCTRL2.B9;
    const register unsigned short int ZCE130 = 10;
    sbit  ZCE130_bit at HSADC0_ZXCTRL2.B10;
    const register unsigned short int ZCE131 = 11;
    sbit  ZCE131_bit at HSADC0_ZXCTRL2.B11;
    const register unsigned short int ZCE140 = 12;
    sbit  ZCE140_bit at HSADC0_ZXCTRL2.B12;
    const register unsigned short int ZCE141 = 13;
    sbit  ZCE141_bit at HSADC0_ZXCTRL2.B13;
    const register unsigned short int ZCE150 = 14;
    sbit  ZCE150_bit at HSADC0_ZXCTRL2.B14;
    const register unsigned short int ZCE151 = 15;
    sbit  ZCE151_bit at HSADC0_ZXCTRL2.B15;

sfr unsigned int   volatile HSADC0_CLIST1        absolute 0x4005C008;
    const register unsigned short int SAMPLE00 = 0;
    sbit  SAMPLE00_bit at HSADC0_CLIST1.B0;
    const register unsigned short int SAMPLE01 = 1;
    sbit  SAMPLE01_bit at HSADC0_CLIST1.B1;
    const register unsigned short int SAMPLE02 = 2;
    sbit  SAMPLE02_bit at HSADC0_CLIST1.B2;
    const register unsigned short int SAMPLE03 = 3;
    sbit  SAMPLE03_bit at HSADC0_CLIST1.B3;
    const register unsigned short int SAMPLE10 = 4;
    sbit  SAMPLE10_bit at HSADC0_CLIST1.B4;
    const register unsigned short int SAMPLE11 = 5;
    sbit  SAMPLE11_bit at HSADC0_CLIST1.B5;
    const register unsigned short int SAMPLE12 = 6;
    sbit  SAMPLE12_bit at HSADC0_CLIST1.B6;
    const register unsigned short int SAMPLE13 = 7;
    sbit  SAMPLE13_bit at HSADC0_CLIST1.B7;
    const register unsigned short int SAMPLE20 = 8;
    sbit  SAMPLE20_bit at HSADC0_CLIST1.B8;
    const register unsigned short int SAMPLE21 = 9;
    sbit  SAMPLE21_bit at HSADC0_CLIST1.B9;
    const register unsigned short int SAMPLE22 = 10;
    sbit  SAMPLE22_bit at HSADC0_CLIST1.B10;
    const register unsigned short int SAMPLE23 = 11;
    sbit  SAMPLE23_bit at HSADC0_CLIST1.B11;
    const register unsigned short int SAMPLE30 = 12;
    sbit  SAMPLE30_bit at HSADC0_CLIST1.B12;
    const register unsigned short int SAMPLE31 = 13;
    sbit  SAMPLE31_bit at HSADC0_CLIST1.B13;
    const register unsigned short int SAMPLE32 = 14;
    sbit  SAMPLE32_bit at HSADC0_CLIST1.B14;
    const register unsigned short int SAMPLE33 = 15;
    sbit  SAMPLE33_bit at HSADC0_CLIST1.B15;

sfr unsigned int   volatile HSADC0_CLIST2        absolute 0x4005C00A;
    const register unsigned short int SAMPLE40 = 0;
    sbit  SAMPLE40_bit at HSADC0_CLIST2.B0;
    const register unsigned short int SAMPLE41 = 1;
    sbit  SAMPLE41_bit at HSADC0_CLIST2.B1;
    const register unsigned short int SAMPLE42 = 2;
    sbit  SAMPLE42_bit at HSADC0_CLIST2.B2;
    const register unsigned short int SAMPLE43 = 3;
    sbit  SAMPLE43_bit at HSADC0_CLIST2.B3;
    const register unsigned short int SAMPLE50 = 4;
    sbit  SAMPLE50_bit at HSADC0_CLIST2.B4;
    const register unsigned short int SAMPLE51 = 5;
    sbit  SAMPLE51_bit at HSADC0_CLIST2.B5;
    const register unsigned short int SAMPLE52 = 6;
    sbit  SAMPLE52_bit at HSADC0_CLIST2.B6;
    const register unsigned short int SAMPLE53 = 7;
    sbit  SAMPLE53_bit at HSADC0_CLIST2.B7;
    const register unsigned short int SAMPLE60 = 8;
    sbit  SAMPLE60_bit at HSADC0_CLIST2.B8;
    const register unsigned short int SAMPLE61 = 9;
    sbit  SAMPLE61_bit at HSADC0_CLIST2.B9;
    const register unsigned short int SAMPLE62 = 10;
    sbit  SAMPLE62_bit at HSADC0_CLIST2.B10;
    const register unsigned short int SAMPLE63 = 11;
    sbit  SAMPLE63_bit at HSADC0_CLIST2.B11;
    const register unsigned short int SAMPLE70 = 12;
    sbit  SAMPLE70_bit at HSADC0_CLIST2.B12;
    const register unsigned short int SAMPLE71 = 13;
    sbit  SAMPLE71_bit at HSADC0_CLIST2.B13;
    const register unsigned short int SAMPLE72 = 14;
    sbit  SAMPLE72_bit at HSADC0_CLIST2.B14;
    const register unsigned short int SAMPLE73 = 15;
    sbit  SAMPLE73_bit at HSADC0_CLIST2.B15;

sfr unsigned int   volatile HSADC0_CLIST3        absolute 0x4005C00C;
    const register unsigned short int SAMPLE80 = 0;
    sbit  SAMPLE80_bit at HSADC0_CLIST3.B0;
    const register unsigned short int SAMPLE81 = 1;
    sbit  SAMPLE81_bit at HSADC0_CLIST3.B1;
    const register unsigned short int SAMPLE82 = 2;
    sbit  SAMPLE82_bit at HSADC0_CLIST3.B2;
    const register unsigned short int SAMPLE83 = 3;
    sbit  SAMPLE83_bit at HSADC0_CLIST3.B3;
    const register unsigned short int SAMPLE90 = 4;
    sbit  SAMPLE90_bit at HSADC0_CLIST3.B4;
    const register unsigned short int SAMPLE91 = 5;
    sbit  SAMPLE91_bit at HSADC0_CLIST3.B5;
    const register unsigned short int SAMPLE92 = 6;
    sbit  SAMPLE92_bit at HSADC0_CLIST3.B6;
    const register unsigned short int SAMPLE93 = 7;
    sbit  SAMPLE93_bit at HSADC0_CLIST3.B7;
    const register unsigned short int SAMPLE100 = 8;
    sbit  SAMPLE100_bit at HSADC0_CLIST3.B8;
    const register unsigned short int SAMPLE101 = 9;
    sbit  SAMPLE101_bit at HSADC0_CLIST3.B9;
    const register unsigned short int SAMPLE102 = 10;
    sbit  SAMPLE102_bit at HSADC0_CLIST3.B10;
    const register unsigned short int SAMPLE103 = 11;
    sbit  SAMPLE103_bit at HSADC0_CLIST3.B11;
    const register unsigned short int SAMPLE110 = 12;
    sbit  SAMPLE110_bit at HSADC0_CLIST3.B12;
    const register unsigned short int SAMPLE111 = 13;
    sbit  SAMPLE111_bit at HSADC0_CLIST3.B13;
    const register unsigned short int SAMPLE112 = 14;
    sbit  SAMPLE112_bit at HSADC0_CLIST3.B14;
    const register unsigned short int SAMPLE113 = 15;
    sbit  SAMPLE113_bit at HSADC0_CLIST3.B15;

sfr unsigned int   volatile HSADC0_CLIST4        absolute 0x4005C00E;
    const register unsigned short int SAMPLE120 = 0;
    sbit  SAMPLE120_bit at HSADC0_CLIST4.B0;
    const register unsigned short int SAMPLE121 = 1;
    sbit  SAMPLE121_bit at HSADC0_CLIST4.B1;
    const register unsigned short int SAMPLE122 = 2;
    sbit  SAMPLE122_bit at HSADC0_CLIST4.B2;
    const register unsigned short int SAMPLE123 = 3;
    sbit  SAMPLE123_bit at HSADC0_CLIST4.B3;
    const register unsigned short int SAMPLE130 = 4;
    sbit  SAMPLE130_bit at HSADC0_CLIST4.B4;
    const register unsigned short int SAMPLE131 = 5;
    sbit  SAMPLE131_bit at HSADC0_CLIST4.B5;
    const register unsigned short int SAMPLE132 = 6;
    sbit  SAMPLE132_bit at HSADC0_CLIST4.B6;
    const register unsigned short int SAMPLE133 = 7;
    sbit  SAMPLE133_bit at HSADC0_CLIST4.B7;
    const register unsigned short int SAMPLE140 = 8;
    sbit  SAMPLE140_bit at HSADC0_CLIST4.B8;
    const register unsigned short int SAMPLE141 = 9;
    sbit  SAMPLE141_bit at HSADC0_CLIST4.B9;
    const register unsigned short int SAMPLE142 = 10;
    sbit  SAMPLE142_bit at HSADC0_CLIST4.B10;
    const register unsigned short int SAMPLE143 = 11;
    sbit  SAMPLE143_bit at HSADC0_CLIST4.B11;
    const register unsigned short int SAMPLE150 = 12;
    sbit  SAMPLE150_bit at HSADC0_CLIST4.B12;
    const register unsigned short int SAMPLE151 = 13;
    sbit  SAMPLE151_bit at HSADC0_CLIST4.B13;
    const register unsigned short int SAMPLE152 = 14;
    sbit  SAMPLE152_bit at HSADC0_CLIST4.B14;
    const register unsigned short int SAMPLE153 = 15;
    sbit  SAMPLE153_bit at HSADC0_CLIST4.B15;

sfr unsigned int   volatile HSADC0_SDIS          absolute 0x4005C010;
    const register unsigned short int DS0 = 0;
    sbit  DS0_bit at HSADC0_SDIS.B0;
    const register unsigned short int DS1 = 1;
    sbit  DS1_bit at HSADC0_SDIS.B1;
    const register unsigned short int DS2 = 2;
    sbit  DS2_bit at HSADC0_SDIS.B2;
    const register unsigned short int DS3 = 3;
    sbit  DS3_bit at HSADC0_SDIS.B3;
    const register unsigned short int DS4 = 4;
    sbit  DS4_bit at HSADC0_SDIS.B4;
    const register unsigned short int DS5 = 5;
    sbit  DS5_bit at HSADC0_SDIS.B5;
    const register unsigned short int DS6 = 6;
    sbit  DS6_bit at HSADC0_SDIS.B6;
    const register unsigned short int DS7 = 7;
    sbit  DS7_bit at HSADC0_SDIS.B7;
    const register unsigned short int DS8 = 8;
    sbit  DS8_bit at HSADC0_SDIS.B8;
    const register unsigned short int DS9 = 9;
    sbit  DS9_bit at HSADC0_SDIS.B9;
    const register unsigned short int DS10 = 10;
    sbit  DS10_bit at HSADC0_SDIS.B10;
    const register unsigned short int DS11 = 11;
    sbit  DS11_bit at HSADC0_SDIS.B11;
    const register unsigned short int DS12 = 12;
    sbit  DS12_bit at HSADC0_SDIS.B12;
    const register unsigned short int DS13 = 13;
    sbit  DS13_bit at HSADC0_SDIS.B13;
    const register unsigned short int DS14 = 14;
    sbit  DS14_bit at HSADC0_SDIS.B14;
    const register unsigned short int DS15 = 15;
    sbit  DS15_bit at HSADC0_SDIS.B15;

sfr unsigned int   volatile HSADC0_STAT          absolute 0x4005C012;
    const register unsigned short int CALONA = 0;
    sbit  CALONA_bit at HSADC0_STAT.B0;
    const register unsigned short int CALONB = 1;
    sbit  CALONB_bit at HSADC0_STAT.B1;
    const register unsigned short int DUMMYA = 2;
    sbit  DUMMYA_bit at HSADC0_STAT.B2;
    const register unsigned short int DUMMYB = 3;
    sbit  DUMMYB_bit at HSADC0_STAT.B3;
    const register unsigned short int EOCALIA = 4;
    sbit  EOCALIA_bit at HSADC0_STAT.B4;
    const register unsigned short int EOCALIB = 5;
    sbit  EOCALIB_bit at HSADC0_STAT.B5;
    const register unsigned short int HLMTI = 8;
    sbit  HLMTI_bit at HSADC0_STAT.B8;
    const register unsigned short int LLMTI = 9;
    sbit  LLMTI_bit at HSADC0_STAT.B9;
    const register unsigned short int ZCI = 10;
    sbit  ZCI_bit at HSADC0_STAT.B10;
    const register unsigned short int EOSIA = 11;
    sbit  EOSIA_bit at HSADC0_STAT.B11;
    const register unsigned short int EOSIB = 12;
    sbit  EOSIB_bit at HSADC0_STAT.B12;
    const register unsigned short int CIPB = 14;
    sbit  CIPB_bit at HSADC0_STAT.B14;
    const register unsigned short int CIPA = 15;
    sbit  CIPA_bit at HSADC0_STAT.B15;

sfr unsigned int   volatile HSADC0_RDY           absolute 0x4005C014;
    const register unsigned short int RDY0 = 0;
    sbit  RDY0_bit at HSADC0_RDY.B0;
    const register unsigned short int RDY1 = 1;
    sbit  RDY1_bit at HSADC0_RDY.B1;
    const register unsigned short int RDY2 = 2;
    sbit  RDY2_bit at HSADC0_RDY.B2;
    const register unsigned short int RDY3 = 3;
    sbit  RDY3_bit at HSADC0_RDY.B3;
    const register unsigned short int RDY4 = 4;
    sbit  RDY4_bit at HSADC0_RDY.B4;
    const register unsigned short int RDY5 = 5;
    sbit  RDY5_bit at HSADC0_RDY.B5;
    const register unsigned short int RDY6 = 6;
    sbit  RDY6_bit at HSADC0_RDY.B6;
    const register unsigned short int RDY7 = 7;
    sbit  RDY7_bit at HSADC0_RDY.B7;
    const register unsigned short int RDY8 = 8;
    sbit  RDY8_bit at HSADC0_RDY.B8;
    const register unsigned short int RDY9 = 9;
    sbit  RDY9_bit at HSADC0_RDY.B9;
    const register unsigned short int RDY10 = 10;
    sbit  RDY10_bit at HSADC0_RDY.B10;
    const register unsigned short int RDY11 = 11;
    sbit  RDY11_bit at HSADC0_RDY.B11;
    const register unsigned short int RDY12 = 12;
    sbit  RDY12_bit at HSADC0_RDY.B12;
    const register unsigned short int RDY13 = 13;
    sbit  RDY13_bit at HSADC0_RDY.B13;
    const register unsigned short int RDY14 = 14;
    sbit  RDY14_bit at HSADC0_RDY.B14;
    const register unsigned short int RDY15 = 15;
    sbit  RDY15_bit at HSADC0_RDY.B15;

sfr unsigned int   volatile HSADC0_LOLIMSTAT     absolute 0x4005C016;
    const register unsigned short int LLS0 = 0;
    sbit  LLS0_bit at HSADC0_LOLIMSTAT.B0;
    const register unsigned short int LLS1 = 1;
    sbit  LLS1_bit at HSADC0_LOLIMSTAT.B1;
    const register unsigned short int LLS2 = 2;
    sbit  LLS2_bit at HSADC0_LOLIMSTAT.B2;
    const register unsigned short int LLS3 = 3;
    sbit  LLS3_bit at HSADC0_LOLIMSTAT.B3;
    const register unsigned short int LLS4 = 4;
    sbit  LLS4_bit at HSADC0_LOLIMSTAT.B4;
    const register unsigned short int LLS5 = 5;
    sbit  LLS5_bit at HSADC0_LOLIMSTAT.B5;
    const register unsigned short int LLS6 = 6;
    sbit  LLS6_bit at HSADC0_LOLIMSTAT.B6;
    const register unsigned short int LLS7 = 7;
    sbit  LLS7_bit at HSADC0_LOLIMSTAT.B7;
    const register unsigned short int LLS8 = 8;
    sbit  LLS8_bit at HSADC0_LOLIMSTAT.B8;
    const register unsigned short int LLS9 = 9;
    sbit  LLS9_bit at HSADC0_LOLIMSTAT.B9;
    const register unsigned short int LLS10 = 10;
    sbit  LLS10_bit at HSADC0_LOLIMSTAT.B10;
    const register unsigned short int LLS11 = 11;
    sbit  LLS11_bit at HSADC0_LOLIMSTAT.B11;
    const register unsigned short int LLS12 = 12;
    sbit  LLS12_bit at HSADC0_LOLIMSTAT.B12;
    const register unsigned short int LLS13 = 13;
    sbit  LLS13_bit at HSADC0_LOLIMSTAT.B13;
    const register unsigned short int LLS14 = 14;
    sbit  LLS14_bit at HSADC0_LOLIMSTAT.B14;
    const register unsigned short int LLS15 = 15;
    sbit  LLS15_bit at HSADC0_LOLIMSTAT.B15;

sfr unsigned int   volatile HSADC0_HILIMSTAT     absolute 0x4005C018;
    const register unsigned short int HLS0 = 0;
    sbit  HLS0_bit at HSADC0_HILIMSTAT.B0;
    const register unsigned short int HLS1 = 1;
    sbit  HLS1_bit at HSADC0_HILIMSTAT.B1;
    const register unsigned short int HLS2 = 2;
    sbit  HLS2_bit at HSADC0_HILIMSTAT.B2;
    const register unsigned short int HLS3 = 3;
    sbit  HLS3_bit at HSADC0_HILIMSTAT.B3;
    const register unsigned short int HLS4 = 4;
    sbit  HLS4_bit at HSADC0_HILIMSTAT.B4;
    const register unsigned short int HLS5 = 5;
    sbit  HLS5_bit at HSADC0_HILIMSTAT.B5;
    const register unsigned short int HLS6 = 6;
    sbit  HLS6_bit at HSADC0_HILIMSTAT.B6;
    const register unsigned short int HLS7 = 7;
    sbit  HLS7_bit at HSADC0_HILIMSTAT.B7;
    const register unsigned short int HLS8 = 8;
    sbit  HLS8_bit at HSADC0_HILIMSTAT.B8;
    const register unsigned short int HLS9 = 9;
    sbit  HLS9_bit at HSADC0_HILIMSTAT.B9;
    const register unsigned short int HLS10 = 10;
    sbit  HLS10_bit at HSADC0_HILIMSTAT.B10;
    const register unsigned short int HLS11 = 11;
    sbit  HLS11_bit at HSADC0_HILIMSTAT.B11;
    const register unsigned short int HLS12 = 12;
    sbit  HLS12_bit at HSADC0_HILIMSTAT.B12;
    const register unsigned short int HLS13 = 13;
    sbit  HLS13_bit at HSADC0_HILIMSTAT.B13;
    const register unsigned short int HLS14 = 14;
    sbit  HLS14_bit at HSADC0_HILIMSTAT.B14;
    const register unsigned short int HLS15 = 15;
    sbit  HLS15_bit at HSADC0_HILIMSTAT.B15;

sfr unsigned int   volatile HSADC0_ZXSTAT        absolute 0x4005C01A;
    const register unsigned short int ZCS0 = 0;
    sbit  ZCS0_bit at HSADC0_ZXSTAT.B0;
    const register unsigned short int ZCS1 = 1;
    sbit  ZCS1_bit at HSADC0_ZXSTAT.B1;
    const register unsigned short int ZCS2 = 2;
    sbit  ZCS2_bit at HSADC0_ZXSTAT.B2;
    const register unsigned short int ZCS3 = 3;
    sbit  ZCS3_bit at HSADC0_ZXSTAT.B3;
    const register unsigned short int ZCS4 = 4;
    sbit  ZCS4_bit at HSADC0_ZXSTAT.B4;
    const register unsigned short int ZCS5 = 5;
    sbit  ZCS5_bit at HSADC0_ZXSTAT.B5;
    const register unsigned short int ZCS6 = 6;
    sbit  ZCS6_bit at HSADC0_ZXSTAT.B6;
    const register unsigned short int ZCS7 = 7;
    sbit  ZCS7_bit at HSADC0_ZXSTAT.B7;
    const register unsigned short int ZCS8 = 8;
    sbit  ZCS8_bit at HSADC0_ZXSTAT.B8;
    const register unsigned short int ZCS9 = 9;
    sbit  ZCS9_bit at HSADC0_ZXSTAT.B9;
    const register unsigned short int ZCS10 = 10;
    sbit  ZCS10_bit at HSADC0_ZXSTAT.B10;
    const register unsigned short int ZCS11 = 11;
    sbit  ZCS11_bit at HSADC0_ZXSTAT.B11;
    const register unsigned short int ZCS12 = 12;
    sbit  ZCS12_bit at HSADC0_ZXSTAT.B12;
    const register unsigned short int ZCS13 = 13;
    sbit  ZCS13_bit at HSADC0_ZXSTAT.B13;
    const register unsigned short int ZCS14 = 14;
    sbit  ZCS14_bit at HSADC0_ZXSTAT.B14;
    const register unsigned short int ZCS15 = 15;
    sbit  ZCS15_bit at HSADC0_ZXSTAT.B15;

sfr unsigned int   volatile HSADC0_RSLT0         absolute 0x4005C01C;
    const register unsigned short int RSLT0 = 3;
    sbit  RSLT0_bit at HSADC0_RSLT0.B3;
    const register unsigned short int RSLT1 = 4;
    sbit  RSLT1_bit at HSADC0_RSLT0.B4;
    const register unsigned short int RSLT2 = 5;
    sbit  RSLT2_bit at HSADC0_RSLT0.B5;
    const register unsigned short int RSLT3 = 6;
    sbit  RSLT3_bit at HSADC0_RSLT0.B6;
    const register unsigned short int RSLT4 = 7;
    sbit  RSLT4_bit at HSADC0_RSLT0.B7;
    const register unsigned short int RSLT5 = 8;
    sbit  RSLT5_bit at HSADC0_RSLT0.B8;
    const register unsigned short int RSLT6 = 9;
    sbit  RSLT6_bit at HSADC0_RSLT0.B9;
    const register unsigned short int RSLT7 = 10;
    sbit  RSLT7_bit at HSADC0_RSLT0.B10;
    const register unsigned short int RSLT8 = 11;
    sbit  RSLT8_bit at HSADC0_RSLT0.B11;
    const register unsigned short int RSLT9 = 12;
    sbit  RSLT9_bit at HSADC0_RSLT0.B12;
    const register unsigned short int RSLT10 = 13;
    sbit  RSLT10_bit at HSADC0_RSLT0.B13;
    const register unsigned short int RSLT11 = 14;
    sbit  RSLT11_bit at HSADC0_RSLT0.B14;
    const register unsigned short int SEXT = 15;
    sbit  SEXT_bit at HSADC0_RSLT0.B15;

sfr unsigned int   volatile HSADC0_RSLT1         absolute 0x4005C01E;
    sbit  RSLT0_HSADC0_RSLT1_bit at HSADC0_RSLT1.B3;
    sbit  RSLT1_HSADC0_RSLT1_bit at HSADC0_RSLT1.B4;
    sbit  RSLT2_HSADC0_RSLT1_bit at HSADC0_RSLT1.B5;
    sbit  RSLT3_HSADC0_RSLT1_bit at HSADC0_RSLT1.B6;
    sbit  RSLT4_HSADC0_RSLT1_bit at HSADC0_RSLT1.B7;
    sbit  RSLT5_HSADC0_RSLT1_bit at HSADC0_RSLT1.B8;
    sbit  RSLT6_HSADC0_RSLT1_bit at HSADC0_RSLT1.B9;
    sbit  RSLT7_HSADC0_RSLT1_bit at HSADC0_RSLT1.B10;
    sbit  RSLT8_HSADC0_RSLT1_bit at HSADC0_RSLT1.B11;
    sbit  RSLT9_HSADC0_RSLT1_bit at HSADC0_RSLT1.B12;
    sbit  RSLT10_HSADC0_RSLT1_bit at HSADC0_RSLT1.B13;
    sbit  RSLT11_HSADC0_RSLT1_bit at HSADC0_RSLT1.B14;
    sbit  SEXT_HSADC0_RSLT1_bit at HSADC0_RSLT1.B15;

sfr unsigned int   volatile HSADC0_RSLT2         absolute 0x4005C020;
    sbit  RSLT0_HSADC0_RSLT2_bit at HSADC0_RSLT2.B3;
    sbit  RSLT1_HSADC0_RSLT2_bit at HSADC0_RSLT2.B4;
    sbit  RSLT2_HSADC0_RSLT2_bit at HSADC0_RSLT2.B5;
    sbit  RSLT3_HSADC0_RSLT2_bit at HSADC0_RSLT2.B6;
    sbit  RSLT4_HSADC0_RSLT2_bit at HSADC0_RSLT2.B7;
    sbit  RSLT5_HSADC0_RSLT2_bit at HSADC0_RSLT2.B8;
    sbit  RSLT6_HSADC0_RSLT2_bit at HSADC0_RSLT2.B9;
    sbit  RSLT7_HSADC0_RSLT2_bit at HSADC0_RSLT2.B10;
    sbit  RSLT8_HSADC0_RSLT2_bit at HSADC0_RSLT2.B11;
    sbit  RSLT9_HSADC0_RSLT2_bit at HSADC0_RSLT2.B12;
    sbit  RSLT10_HSADC0_RSLT2_bit at HSADC0_RSLT2.B13;
    sbit  RSLT11_HSADC0_RSLT2_bit at HSADC0_RSLT2.B14;
    sbit  SEXT_HSADC0_RSLT2_bit at HSADC0_RSLT2.B15;

sfr unsigned int   volatile HSADC0_RSLT3         absolute 0x4005C022;
    sbit  RSLT0_HSADC0_RSLT3_bit at HSADC0_RSLT3.B3;
    sbit  RSLT1_HSADC0_RSLT3_bit at HSADC0_RSLT3.B4;
    sbit  RSLT2_HSADC0_RSLT3_bit at HSADC0_RSLT3.B5;
    sbit  RSLT3_HSADC0_RSLT3_bit at HSADC0_RSLT3.B6;
    sbit  RSLT4_HSADC0_RSLT3_bit at HSADC0_RSLT3.B7;
    sbit  RSLT5_HSADC0_RSLT3_bit at HSADC0_RSLT3.B8;
    sbit  RSLT6_HSADC0_RSLT3_bit at HSADC0_RSLT3.B9;
    sbit  RSLT7_HSADC0_RSLT3_bit at HSADC0_RSLT3.B10;
    sbit  RSLT8_HSADC0_RSLT3_bit at HSADC0_RSLT3.B11;
    sbit  RSLT9_HSADC0_RSLT3_bit at HSADC0_RSLT3.B12;
    sbit  RSLT10_HSADC0_RSLT3_bit at HSADC0_RSLT3.B13;
    sbit  RSLT11_HSADC0_RSLT3_bit at HSADC0_RSLT3.B14;
    sbit  SEXT_HSADC0_RSLT3_bit at HSADC0_RSLT3.B15;

sfr unsigned int   volatile HSADC0_RSLT4         absolute 0x4005C024;
    sbit  RSLT0_HSADC0_RSLT4_bit at HSADC0_RSLT4.B3;
    sbit  RSLT1_HSADC0_RSLT4_bit at HSADC0_RSLT4.B4;
    sbit  RSLT2_HSADC0_RSLT4_bit at HSADC0_RSLT4.B5;
    sbit  RSLT3_HSADC0_RSLT4_bit at HSADC0_RSLT4.B6;
    sbit  RSLT4_HSADC0_RSLT4_bit at HSADC0_RSLT4.B7;
    sbit  RSLT5_HSADC0_RSLT4_bit at HSADC0_RSLT4.B8;
    sbit  RSLT6_HSADC0_RSLT4_bit at HSADC0_RSLT4.B9;
    sbit  RSLT7_HSADC0_RSLT4_bit at HSADC0_RSLT4.B10;
    sbit  RSLT8_HSADC0_RSLT4_bit at HSADC0_RSLT4.B11;
    sbit  RSLT9_HSADC0_RSLT4_bit at HSADC0_RSLT4.B12;
    sbit  RSLT10_HSADC0_RSLT4_bit at HSADC0_RSLT4.B13;
    sbit  RSLT11_HSADC0_RSLT4_bit at HSADC0_RSLT4.B14;
    sbit  SEXT_HSADC0_RSLT4_bit at HSADC0_RSLT4.B15;

sfr unsigned int   volatile HSADC0_RSLT5         absolute 0x4005C026;
    sbit  RSLT0_HSADC0_RSLT5_bit at HSADC0_RSLT5.B3;
    sbit  RSLT1_HSADC0_RSLT5_bit at HSADC0_RSLT5.B4;
    sbit  RSLT2_HSADC0_RSLT5_bit at HSADC0_RSLT5.B5;
    sbit  RSLT3_HSADC0_RSLT5_bit at HSADC0_RSLT5.B6;
    sbit  RSLT4_HSADC0_RSLT5_bit at HSADC0_RSLT5.B7;
    sbit  RSLT5_HSADC0_RSLT5_bit at HSADC0_RSLT5.B8;
    sbit  RSLT6_HSADC0_RSLT5_bit at HSADC0_RSLT5.B9;
    sbit  RSLT7_HSADC0_RSLT5_bit at HSADC0_RSLT5.B10;
    sbit  RSLT8_HSADC0_RSLT5_bit at HSADC0_RSLT5.B11;
    sbit  RSLT9_HSADC0_RSLT5_bit at HSADC0_RSLT5.B12;
    sbit  RSLT10_HSADC0_RSLT5_bit at HSADC0_RSLT5.B13;
    sbit  RSLT11_HSADC0_RSLT5_bit at HSADC0_RSLT5.B14;
    sbit  SEXT_HSADC0_RSLT5_bit at HSADC0_RSLT5.B15;

sfr unsigned int   volatile HSADC0_RSLT6         absolute 0x4005C028;
    sbit  RSLT0_HSADC0_RSLT6_bit at HSADC0_RSLT6.B3;
    sbit  RSLT1_HSADC0_RSLT6_bit at HSADC0_RSLT6.B4;
    sbit  RSLT2_HSADC0_RSLT6_bit at HSADC0_RSLT6.B5;
    sbit  RSLT3_HSADC0_RSLT6_bit at HSADC0_RSLT6.B6;
    sbit  RSLT4_HSADC0_RSLT6_bit at HSADC0_RSLT6.B7;
    sbit  RSLT5_HSADC0_RSLT6_bit at HSADC0_RSLT6.B8;
    sbit  RSLT6_HSADC0_RSLT6_bit at HSADC0_RSLT6.B9;
    sbit  RSLT7_HSADC0_RSLT6_bit at HSADC0_RSLT6.B10;
    sbit  RSLT8_HSADC0_RSLT6_bit at HSADC0_RSLT6.B11;
    sbit  RSLT9_HSADC0_RSLT6_bit at HSADC0_RSLT6.B12;
    sbit  RSLT10_HSADC0_RSLT6_bit at HSADC0_RSLT6.B13;
    sbit  RSLT11_HSADC0_RSLT6_bit at HSADC0_RSLT6.B14;
    sbit  SEXT_HSADC0_RSLT6_bit at HSADC0_RSLT6.B15;

sfr unsigned int   volatile HSADC0_RSLT7         absolute 0x4005C02A;
    sbit  RSLT0_HSADC0_RSLT7_bit at HSADC0_RSLT7.B3;
    sbit  RSLT1_HSADC0_RSLT7_bit at HSADC0_RSLT7.B4;
    sbit  RSLT2_HSADC0_RSLT7_bit at HSADC0_RSLT7.B5;
    sbit  RSLT3_HSADC0_RSLT7_bit at HSADC0_RSLT7.B6;
    sbit  RSLT4_HSADC0_RSLT7_bit at HSADC0_RSLT7.B7;
    sbit  RSLT5_HSADC0_RSLT7_bit at HSADC0_RSLT7.B8;
    sbit  RSLT6_HSADC0_RSLT7_bit at HSADC0_RSLT7.B9;
    sbit  RSLT7_HSADC0_RSLT7_bit at HSADC0_RSLT7.B10;
    sbit  RSLT8_HSADC0_RSLT7_bit at HSADC0_RSLT7.B11;
    sbit  RSLT9_HSADC0_RSLT7_bit at HSADC0_RSLT7.B12;
    sbit  RSLT10_HSADC0_RSLT7_bit at HSADC0_RSLT7.B13;
    sbit  RSLT11_HSADC0_RSLT7_bit at HSADC0_RSLT7.B14;
    sbit  SEXT_HSADC0_RSLT7_bit at HSADC0_RSLT7.B15;

sfr unsigned int   volatile HSADC0_RSLT8         absolute 0x4005C02C;
    sbit  RSLT0_HSADC0_RSLT8_bit at HSADC0_RSLT8.B3;
    sbit  RSLT1_HSADC0_RSLT8_bit at HSADC0_RSLT8.B4;
    sbit  RSLT2_HSADC0_RSLT8_bit at HSADC0_RSLT8.B5;
    sbit  RSLT3_HSADC0_RSLT8_bit at HSADC0_RSLT8.B6;
    sbit  RSLT4_HSADC0_RSLT8_bit at HSADC0_RSLT8.B7;
    sbit  RSLT5_HSADC0_RSLT8_bit at HSADC0_RSLT8.B8;
    sbit  RSLT6_HSADC0_RSLT8_bit at HSADC0_RSLT8.B9;
    sbit  RSLT7_HSADC0_RSLT8_bit at HSADC0_RSLT8.B10;
    sbit  RSLT8_HSADC0_RSLT8_bit at HSADC0_RSLT8.B11;
    sbit  RSLT9_HSADC0_RSLT8_bit at HSADC0_RSLT8.B12;
    sbit  RSLT10_HSADC0_RSLT8_bit at HSADC0_RSLT8.B13;
    sbit  RSLT11_HSADC0_RSLT8_bit at HSADC0_RSLT8.B14;
    sbit  SEXT_HSADC0_RSLT8_bit at HSADC0_RSLT8.B15;

sfr unsigned int   volatile HSADC0_RSLT9         absolute 0x4005C02E;
    sbit  RSLT0_HSADC0_RSLT9_bit at HSADC0_RSLT9.B3;
    sbit  RSLT1_HSADC0_RSLT9_bit at HSADC0_RSLT9.B4;
    sbit  RSLT2_HSADC0_RSLT9_bit at HSADC0_RSLT9.B5;
    sbit  RSLT3_HSADC0_RSLT9_bit at HSADC0_RSLT9.B6;
    sbit  RSLT4_HSADC0_RSLT9_bit at HSADC0_RSLT9.B7;
    sbit  RSLT5_HSADC0_RSLT9_bit at HSADC0_RSLT9.B8;
    sbit  RSLT6_HSADC0_RSLT9_bit at HSADC0_RSLT9.B9;
    sbit  RSLT7_HSADC0_RSLT9_bit at HSADC0_RSLT9.B10;
    sbit  RSLT8_HSADC0_RSLT9_bit at HSADC0_RSLT9.B11;
    sbit  RSLT9_HSADC0_RSLT9_bit at HSADC0_RSLT9.B12;
    sbit  RSLT10_HSADC0_RSLT9_bit at HSADC0_RSLT9.B13;
    sbit  RSLT11_HSADC0_RSLT9_bit at HSADC0_RSLT9.B14;
    sbit  SEXT_HSADC0_RSLT9_bit at HSADC0_RSLT9.B15;

sfr unsigned int   volatile HSADC0_RSLT10        absolute 0x4005C030;
    sbit  RSLT0_HSADC0_RSLT10_bit at HSADC0_RSLT10.B3;
    sbit  RSLT1_HSADC0_RSLT10_bit at HSADC0_RSLT10.B4;
    sbit  RSLT2_HSADC0_RSLT10_bit at HSADC0_RSLT10.B5;
    sbit  RSLT3_HSADC0_RSLT10_bit at HSADC0_RSLT10.B6;
    sbit  RSLT4_HSADC0_RSLT10_bit at HSADC0_RSLT10.B7;
    sbit  RSLT5_HSADC0_RSLT10_bit at HSADC0_RSLT10.B8;
    sbit  RSLT6_HSADC0_RSLT10_bit at HSADC0_RSLT10.B9;
    sbit  RSLT7_HSADC0_RSLT10_bit at HSADC0_RSLT10.B10;
    sbit  RSLT8_HSADC0_RSLT10_bit at HSADC0_RSLT10.B11;
    sbit  RSLT9_HSADC0_RSLT10_bit at HSADC0_RSLT10.B12;
    sbit  RSLT10_HSADC0_RSLT10_bit at HSADC0_RSLT10.B13;
    sbit  RSLT11_HSADC0_RSLT10_bit at HSADC0_RSLT10.B14;
    sbit  SEXT_HSADC0_RSLT10_bit at HSADC0_RSLT10.B15;

sfr unsigned int   volatile HSADC0_RSLT11        absolute 0x4005C032;
    sbit  RSLT0_HSADC0_RSLT11_bit at HSADC0_RSLT11.B3;
    sbit  RSLT1_HSADC0_RSLT11_bit at HSADC0_RSLT11.B4;
    sbit  RSLT2_HSADC0_RSLT11_bit at HSADC0_RSLT11.B5;
    sbit  RSLT3_HSADC0_RSLT11_bit at HSADC0_RSLT11.B6;
    sbit  RSLT4_HSADC0_RSLT11_bit at HSADC0_RSLT11.B7;
    sbit  RSLT5_HSADC0_RSLT11_bit at HSADC0_RSLT11.B8;
    sbit  RSLT6_HSADC0_RSLT11_bit at HSADC0_RSLT11.B9;
    sbit  RSLT7_HSADC0_RSLT11_bit at HSADC0_RSLT11.B10;
    sbit  RSLT8_HSADC0_RSLT11_bit at HSADC0_RSLT11.B11;
    sbit  RSLT9_HSADC0_RSLT11_bit at HSADC0_RSLT11.B12;
    sbit  RSLT10_HSADC0_RSLT11_bit at HSADC0_RSLT11.B13;
    sbit  RSLT11_HSADC0_RSLT11_bit at HSADC0_RSLT11.B14;
    sbit  SEXT_HSADC0_RSLT11_bit at HSADC0_RSLT11.B15;

sfr unsigned int   volatile HSADC0_RSLT12        absolute 0x4005C034;
    sbit  RSLT0_HSADC0_RSLT12_bit at HSADC0_RSLT12.B3;
    sbit  RSLT1_HSADC0_RSLT12_bit at HSADC0_RSLT12.B4;
    sbit  RSLT2_HSADC0_RSLT12_bit at HSADC0_RSLT12.B5;
    sbit  RSLT3_HSADC0_RSLT12_bit at HSADC0_RSLT12.B6;
    sbit  RSLT4_HSADC0_RSLT12_bit at HSADC0_RSLT12.B7;
    sbit  RSLT5_HSADC0_RSLT12_bit at HSADC0_RSLT12.B8;
    sbit  RSLT6_HSADC0_RSLT12_bit at HSADC0_RSLT12.B9;
    sbit  RSLT7_HSADC0_RSLT12_bit at HSADC0_RSLT12.B10;
    sbit  RSLT8_HSADC0_RSLT12_bit at HSADC0_RSLT12.B11;
    sbit  RSLT9_HSADC0_RSLT12_bit at HSADC0_RSLT12.B12;
    sbit  RSLT10_HSADC0_RSLT12_bit at HSADC0_RSLT12.B13;
    sbit  RSLT11_HSADC0_RSLT12_bit at HSADC0_RSLT12.B14;
    sbit  SEXT_HSADC0_RSLT12_bit at HSADC0_RSLT12.B15;

sfr unsigned int   volatile HSADC0_RSLT13        absolute 0x4005C036;
    sbit  RSLT0_HSADC0_RSLT13_bit at HSADC0_RSLT13.B3;
    sbit  RSLT1_HSADC0_RSLT13_bit at HSADC0_RSLT13.B4;
    sbit  RSLT2_HSADC0_RSLT13_bit at HSADC0_RSLT13.B5;
    sbit  RSLT3_HSADC0_RSLT13_bit at HSADC0_RSLT13.B6;
    sbit  RSLT4_HSADC0_RSLT13_bit at HSADC0_RSLT13.B7;
    sbit  RSLT5_HSADC0_RSLT13_bit at HSADC0_RSLT13.B8;
    sbit  RSLT6_HSADC0_RSLT13_bit at HSADC0_RSLT13.B9;
    sbit  RSLT7_HSADC0_RSLT13_bit at HSADC0_RSLT13.B10;
    sbit  RSLT8_HSADC0_RSLT13_bit at HSADC0_RSLT13.B11;
    sbit  RSLT9_HSADC0_RSLT13_bit at HSADC0_RSLT13.B12;
    sbit  RSLT10_HSADC0_RSLT13_bit at HSADC0_RSLT13.B13;
    sbit  RSLT11_HSADC0_RSLT13_bit at HSADC0_RSLT13.B14;
    sbit  SEXT_HSADC0_RSLT13_bit at HSADC0_RSLT13.B15;

sfr unsigned int   volatile HSADC0_RSLT14        absolute 0x4005C038;
    sbit  RSLT0_HSADC0_RSLT14_bit at HSADC0_RSLT14.B3;
    sbit  RSLT1_HSADC0_RSLT14_bit at HSADC0_RSLT14.B4;
    sbit  RSLT2_HSADC0_RSLT14_bit at HSADC0_RSLT14.B5;
    sbit  RSLT3_HSADC0_RSLT14_bit at HSADC0_RSLT14.B6;
    sbit  RSLT4_HSADC0_RSLT14_bit at HSADC0_RSLT14.B7;
    sbit  RSLT5_HSADC0_RSLT14_bit at HSADC0_RSLT14.B8;
    sbit  RSLT6_HSADC0_RSLT14_bit at HSADC0_RSLT14.B9;
    sbit  RSLT7_HSADC0_RSLT14_bit at HSADC0_RSLT14.B10;
    sbit  RSLT8_HSADC0_RSLT14_bit at HSADC0_RSLT14.B11;
    sbit  RSLT9_HSADC0_RSLT14_bit at HSADC0_RSLT14.B12;
    sbit  RSLT10_HSADC0_RSLT14_bit at HSADC0_RSLT14.B13;
    sbit  RSLT11_HSADC0_RSLT14_bit at HSADC0_RSLT14.B14;
    sbit  SEXT_HSADC0_RSLT14_bit at HSADC0_RSLT14.B15;

sfr unsigned int   volatile HSADC0_RSLT15        absolute 0x4005C03A;
    sbit  RSLT0_HSADC0_RSLT15_bit at HSADC0_RSLT15.B3;
    sbit  RSLT1_HSADC0_RSLT15_bit at HSADC0_RSLT15.B4;
    sbit  RSLT2_HSADC0_RSLT15_bit at HSADC0_RSLT15.B5;
    sbit  RSLT3_HSADC0_RSLT15_bit at HSADC0_RSLT15.B6;
    sbit  RSLT4_HSADC0_RSLT15_bit at HSADC0_RSLT15.B7;
    sbit  RSLT5_HSADC0_RSLT15_bit at HSADC0_RSLT15.B8;
    sbit  RSLT6_HSADC0_RSLT15_bit at HSADC0_RSLT15.B9;
    sbit  RSLT7_HSADC0_RSLT15_bit at HSADC0_RSLT15.B10;
    sbit  RSLT8_HSADC0_RSLT15_bit at HSADC0_RSLT15.B11;
    sbit  RSLT9_HSADC0_RSLT15_bit at HSADC0_RSLT15.B12;
    sbit  RSLT10_HSADC0_RSLT15_bit at HSADC0_RSLT15.B13;
    sbit  RSLT11_HSADC0_RSLT15_bit at HSADC0_RSLT15.B14;
    sbit  SEXT_HSADC0_RSLT15_bit at HSADC0_RSLT15.B15;

sfr unsigned int   volatile HSADC0_LOLIM0        absolute 0x4005C03C;
    const register unsigned short int LLMT0 = 3;
    sbit  LLMT0_bit at HSADC0_LOLIM0.B3;
    const register unsigned short int LLMT1 = 4;
    sbit  LLMT1_bit at HSADC0_LOLIM0.B4;
    const register unsigned short int LLMT2 = 5;
    sbit  LLMT2_bit at HSADC0_LOLIM0.B5;
    const register unsigned short int LLMT3 = 6;
    sbit  LLMT3_bit at HSADC0_LOLIM0.B6;
    const register unsigned short int LLMT4 = 7;
    sbit  LLMT4_bit at HSADC0_LOLIM0.B7;
    const register unsigned short int LLMT5 = 8;
    sbit  LLMT5_bit at HSADC0_LOLIM0.B8;
    const register unsigned short int LLMT6 = 9;
    sbit  LLMT6_bit at HSADC0_LOLIM0.B9;
    const register unsigned short int LLMT7 = 10;
    sbit  LLMT7_bit at HSADC0_LOLIM0.B10;
    const register unsigned short int LLMT8 = 11;
    sbit  LLMT8_bit at HSADC0_LOLIM0.B11;
    const register unsigned short int LLMT9 = 12;
    sbit  LLMT9_bit at HSADC0_LOLIM0.B12;
    const register unsigned short int LLMT10 = 13;
    sbit  LLMT10_bit at HSADC0_LOLIM0.B13;
    const register unsigned short int LLMT11 = 14;
    sbit  LLMT11_bit at HSADC0_LOLIM0.B14;

sfr unsigned int   volatile HSADC0_LOLIM1        absolute 0x4005C03E;
    sbit  LLMT0_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B3;
    sbit  LLMT1_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B4;
    sbit  LLMT2_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B5;
    sbit  LLMT3_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B6;
    sbit  LLMT4_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B7;
    sbit  LLMT5_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B8;
    sbit  LLMT6_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B9;
    sbit  LLMT7_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B10;
    sbit  LLMT8_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B11;
    sbit  LLMT9_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B12;
    sbit  LLMT10_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B13;
    sbit  LLMT11_HSADC0_LOLIM1_bit at HSADC0_LOLIM1.B14;

sfr unsigned int   volatile HSADC0_LOLIM2        absolute 0x4005C040;
    sbit  LLMT0_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B3;
    sbit  LLMT1_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B4;
    sbit  LLMT2_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B5;
    sbit  LLMT3_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B6;
    sbit  LLMT4_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B7;
    sbit  LLMT5_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B8;
    sbit  LLMT6_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B9;
    sbit  LLMT7_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B10;
    sbit  LLMT8_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B11;
    sbit  LLMT9_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B12;
    sbit  LLMT10_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B13;
    sbit  LLMT11_HSADC0_LOLIM2_bit at HSADC0_LOLIM2.B14;

sfr unsigned int   volatile HSADC0_LOLIM3        absolute 0x4005C042;
    sbit  LLMT0_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B3;
    sbit  LLMT1_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B4;
    sbit  LLMT2_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B5;
    sbit  LLMT3_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B6;
    sbit  LLMT4_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B7;
    sbit  LLMT5_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B8;
    sbit  LLMT6_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B9;
    sbit  LLMT7_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B10;
    sbit  LLMT8_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B11;
    sbit  LLMT9_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B12;
    sbit  LLMT10_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B13;
    sbit  LLMT11_HSADC0_LOLIM3_bit at HSADC0_LOLIM3.B14;

sfr unsigned int   volatile HSADC0_LOLIM4        absolute 0x4005C044;
    sbit  LLMT0_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B3;
    sbit  LLMT1_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B4;
    sbit  LLMT2_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B5;
    sbit  LLMT3_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B6;
    sbit  LLMT4_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B7;
    sbit  LLMT5_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B8;
    sbit  LLMT6_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B9;
    sbit  LLMT7_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B10;
    sbit  LLMT8_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B11;
    sbit  LLMT9_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B12;
    sbit  LLMT10_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B13;
    sbit  LLMT11_HSADC0_LOLIM4_bit at HSADC0_LOLIM4.B14;

sfr unsigned int   volatile HSADC0_LOLIM5        absolute 0x4005C046;
    sbit  LLMT0_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B3;
    sbit  LLMT1_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B4;
    sbit  LLMT2_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B5;
    sbit  LLMT3_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B6;
    sbit  LLMT4_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B7;
    sbit  LLMT5_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B8;
    sbit  LLMT6_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B9;
    sbit  LLMT7_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B10;
    sbit  LLMT8_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B11;
    sbit  LLMT9_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B12;
    sbit  LLMT10_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B13;
    sbit  LLMT11_HSADC0_LOLIM5_bit at HSADC0_LOLIM5.B14;

sfr unsigned int   volatile HSADC0_LOLIM6        absolute 0x4005C048;
    sbit  LLMT0_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B3;
    sbit  LLMT1_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B4;
    sbit  LLMT2_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B5;
    sbit  LLMT3_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B6;
    sbit  LLMT4_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B7;
    sbit  LLMT5_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B8;
    sbit  LLMT6_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B9;
    sbit  LLMT7_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B10;
    sbit  LLMT8_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B11;
    sbit  LLMT9_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B12;
    sbit  LLMT10_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B13;
    sbit  LLMT11_HSADC0_LOLIM6_bit at HSADC0_LOLIM6.B14;

sfr unsigned int   volatile HSADC0_LOLIM7        absolute 0x4005C04A;
    sbit  LLMT0_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B3;
    sbit  LLMT1_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B4;
    sbit  LLMT2_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B5;
    sbit  LLMT3_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B6;
    sbit  LLMT4_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B7;
    sbit  LLMT5_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B8;
    sbit  LLMT6_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B9;
    sbit  LLMT7_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B10;
    sbit  LLMT8_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B11;
    sbit  LLMT9_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B12;
    sbit  LLMT10_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B13;
    sbit  LLMT11_HSADC0_LOLIM7_bit at HSADC0_LOLIM7.B14;

sfr unsigned int   volatile HSADC0_LOLIM8        absolute 0x4005C04C;
    sbit  LLMT0_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B3;
    sbit  LLMT1_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B4;
    sbit  LLMT2_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B5;
    sbit  LLMT3_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B6;
    sbit  LLMT4_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B7;
    sbit  LLMT5_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B8;
    sbit  LLMT6_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B9;
    sbit  LLMT7_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B10;
    sbit  LLMT8_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B11;
    sbit  LLMT9_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B12;
    sbit  LLMT10_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B13;
    sbit  LLMT11_HSADC0_LOLIM8_bit at HSADC0_LOLIM8.B14;

sfr unsigned int   volatile HSADC0_LOLIM9        absolute 0x4005C04E;
    sbit  LLMT0_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B3;
    sbit  LLMT1_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B4;
    sbit  LLMT2_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B5;
    sbit  LLMT3_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B6;
    sbit  LLMT4_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B7;
    sbit  LLMT5_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B8;
    sbit  LLMT6_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B9;
    sbit  LLMT7_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B10;
    sbit  LLMT8_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B11;
    sbit  LLMT9_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B12;
    sbit  LLMT10_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B13;
    sbit  LLMT11_HSADC0_LOLIM9_bit at HSADC0_LOLIM9.B14;

sfr unsigned int   volatile HSADC0_LOLIM10       absolute 0x4005C050;
    sbit  LLMT0_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B3;
    sbit  LLMT1_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B4;
    sbit  LLMT2_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B5;
    sbit  LLMT3_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B6;
    sbit  LLMT4_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B7;
    sbit  LLMT5_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B8;
    sbit  LLMT6_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B9;
    sbit  LLMT7_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B10;
    sbit  LLMT8_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B11;
    sbit  LLMT9_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B12;
    sbit  LLMT10_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B13;
    sbit  LLMT11_HSADC0_LOLIM10_bit at HSADC0_LOLIM10.B14;

sfr unsigned int   volatile HSADC0_LOLIM11       absolute 0x4005C052;
    sbit  LLMT0_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B3;
    sbit  LLMT1_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B4;
    sbit  LLMT2_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B5;
    sbit  LLMT3_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B6;
    sbit  LLMT4_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B7;
    sbit  LLMT5_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B8;
    sbit  LLMT6_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B9;
    sbit  LLMT7_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B10;
    sbit  LLMT8_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B11;
    sbit  LLMT9_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B12;
    sbit  LLMT10_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B13;
    sbit  LLMT11_HSADC0_LOLIM11_bit at HSADC0_LOLIM11.B14;

sfr unsigned int   volatile HSADC0_LOLIM12       absolute 0x4005C054;
    sbit  LLMT0_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B3;
    sbit  LLMT1_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B4;
    sbit  LLMT2_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B5;
    sbit  LLMT3_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B6;
    sbit  LLMT4_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B7;
    sbit  LLMT5_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B8;
    sbit  LLMT6_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B9;
    sbit  LLMT7_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B10;
    sbit  LLMT8_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B11;
    sbit  LLMT9_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B12;
    sbit  LLMT10_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B13;
    sbit  LLMT11_HSADC0_LOLIM12_bit at HSADC0_LOLIM12.B14;

sfr unsigned int   volatile HSADC0_LOLIM13       absolute 0x4005C056;
    sbit  LLMT0_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B3;
    sbit  LLMT1_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B4;
    sbit  LLMT2_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B5;
    sbit  LLMT3_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B6;
    sbit  LLMT4_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B7;
    sbit  LLMT5_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B8;
    sbit  LLMT6_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B9;
    sbit  LLMT7_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B10;
    sbit  LLMT8_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B11;
    sbit  LLMT9_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B12;
    sbit  LLMT10_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B13;
    sbit  LLMT11_HSADC0_LOLIM13_bit at HSADC0_LOLIM13.B14;

sfr unsigned int   volatile HSADC0_LOLIM14       absolute 0x4005C058;
    sbit  LLMT0_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B3;
    sbit  LLMT1_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B4;
    sbit  LLMT2_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B5;
    sbit  LLMT3_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B6;
    sbit  LLMT4_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B7;
    sbit  LLMT5_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B8;
    sbit  LLMT6_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B9;
    sbit  LLMT7_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B10;
    sbit  LLMT8_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B11;
    sbit  LLMT9_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B12;
    sbit  LLMT10_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B13;
    sbit  LLMT11_HSADC0_LOLIM14_bit at HSADC0_LOLIM14.B14;

sfr unsigned int   volatile HSADC0_LOLIM15       absolute 0x4005C05A;
    sbit  LLMT0_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B3;
    sbit  LLMT1_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B4;
    sbit  LLMT2_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B5;
    sbit  LLMT3_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B6;
    sbit  LLMT4_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B7;
    sbit  LLMT5_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B8;
    sbit  LLMT6_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B9;
    sbit  LLMT7_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B10;
    sbit  LLMT8_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B11;
    sbit  LLMT9_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B12;
    sbit  LLMT10_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B13;
    sbit  LLMT11_HSADC0_LOLIM15_bit at HSADC0_LOLIM15.B14;

sfr unsigned int   volatile HSADC0_HILIM0        absolute 0x4005C05C;
    const register unsigned short int HLMT0 = 3;
    sbit  HLMT0_bit at HSADC0_HILIM0.B3;
    const register unsigned short int HLMT1 = 4;
    sbit  HLMT1_bit at HSADC0_HILIM0.B4;
    const register unsigned short int HLMT2 = 5;
    sbit  HLMT2_bit at HSADC0_HILIM0.B5;
    const register unsigned short int HLMT3 = 6;
    sbit  HLMT3_bit at HSADC0_HILIM0.B6;
    const register unsigned short int HLMT4 = 7;
    sbit  HLMT4_bit at HSADC0_HILIM0.B7;
    const register unsigned short int HLMT5 = 8;
    sbit  HLMT5_bit at HSADC0_HILIM0.B8;
    const register unsigned short int HLMT6 = 9;
    sbit  HLMT6_bit at HSADC0_HILIM0.B9;
    const register unsigned short int HLMT7 = 10;
    sbit  HLMT7_bit at HSADC0_HILIM0.B10;
    const register unsigned short int HLMT8 = 11;
    sbit  HLMT8_bit at HSADC0_HILIM0.B11;
    const register unsigned short int HLMT9 = 12;
    sbit  HLMT9_bit at HSADC0_HILIM0.B12;
    const register unsigned short int HLMT10 = 13;
    sbit  HLMT10_bit at HSADC0_HILIM0.B13;
    const register unsigned short int HLMT11 = 14;
    sbit  HLMT11_bit at HSADC0_HILIM0.B14;

sfr unsigned int   volatile HSADC0_HILIM1        absolute 0x4005C05E;
    sbit  HLMT0_HSADC0_HILIM1_bit at HSADC0_HILIM1.B3;
    sbit  HLMT1_HSADC0_HILIM1_bit at HSADC0_HILIM1.B4;
    sbit  HLMT2_HSADC0_HILIM1_bit at HSADC0_HILIM1.B5;
    sbit  HLMT3_HSADC0_HILIM1_bit at HSADC0_HILIM1.B6;
    sbit  HLMT4_HSADC0_HILIM1_bit at HSADC0_HILIM1.B7;
    sbit  HLMT5_HSADC0_HILIM1_bit at HSADC0_HILIM1.B8;
    sbit  HLMT6_HSADC0_HILIM1_bit at HSADC0_HILIM1.B9;
    sbit  HLMT7_HSADC0_HILIM1_bit at HSADC0_HILIM1.B10;
    sbit  HLMT8_HSADC0_HILIM1_bit at HSADC0_HILIM1.B11;
    sbit  HLMT9_HSADC0_HILIM1_bit at HSADC0_HILIM1.B12;
    sbit  HLMT10_HSADC0_HILIM1_bit at HSADC0_HILIM1.B13;
    sbit  HLMT11_HSADC0_HILIM1_bit at HSADC0_HILIM1.B14;

sfr unsigned int   volatile HSADC0_HILIM2        absolute 0x4005C060;
    sbit  HLMT0_HSADC0_HILIM2_bit at HSADC0_HILIM2.B3;
    sbit  HLMT1_HSADC0_HILIM2_bit at HSADC0_HILIM2.B4;
    sbit  HLMT2_HSADC0_HILIM2_bit at HSADC0_HILIM2.B5;
    sbit  HLMT3_HSADC0_HILIM2_bit at HSADC0_HILIM2.B6;
    sbit  HLMT4_HSADC0_HILIM2_bit at HSADC0_HILIM2.B7;
    sbit  HLMT5_HSADC0_HILIM2_bit at HSADC0_HILIM2.B8;
    sbit  HLMT6_HSADC0_HILIM2_bit at HSADC0_HILIM2.B9;
    sbit  HLMT7_HSADC0_HILIM2_bit at HSADC0_HILIM2.B10;
    sbit  HLMT8_HSADC0_HILIM2_bit at HSADC0_HILIM2.B11;
    sbit  HLMT9_HSADC0_HILIM2_bit at HSADC0_HILIM2.B12;
    sbit  HLMT10_HSADC0_HILIM2_bit at HSADC0_HILIM2.B13;
    sbit  HLMT11_HSADC0_HILIM2_bit at HSADC0_HILIM2.B14;

sfr unsigned int   volatile HSADC0_HILIM3        absolute 0x4005C062;
    sbit  HLMT0_HSADC0_HILIM3_bit at HSADC0_HILIM3.B3;
    sbit  HLMT1_HSADC0_HILIM3_bit at HSADC0_HILIM3.B4;
    sbit  HLMT2_HSADC0_HILIM3_bit at HSADC0_HILIM3.B5;
    sbit  HLMT3_HSADC0_HILIM3_bit at HSADC0_HILIM3.B6;
    sbit  HLMT4_HSADC0_HILIM3_bit at HSADC0_HILIM3.B7;
    sbit  HLMT5_HSADC0_HILIM3_bit at HSADC0_HILIM3.B8;
    sbit  HLMT6_HSADC0_HILIM3_bit at HSADC0_HILIM3.B9;
    sbit  HLMT7_HSADC0_HILIM3_bit at HSADC0_HILIM3.B10;
    sbit  HLMT8_HSADC0_HILIM3_bit at HSADC0_HILIM3.B11;
    sbit  HLMT9_HSADC0_HILIM3_bit at HSADC0_HILIM3.B12;
    sbit  HLMT10_HSADC0_HILIM3_bit at HSADC0_HILIM3.B13;
    sbit  HLMT11_HSADC0_HILIM3_bit at HSADC0_HILIM3.B14;

sfr unsigned int   volatile HSADC0_HILIM4        absolute 0x4005C064;
    sbit  HLMT0_HSADC0_HILIM4_bit at HSADC0_HILIM4.B3;
    sbit  HLMT1_HSADC0_HILIM4_bit at HSADC0_HILIM4.B4;
    sbit  HLMT2_HSADC0_HILIM4_bit at HSADC0_HILIM4.B5;
    sbit  HLMT3_HSADC0_HILIM4_bit at HSADC0_HILIM4.B6;
    sbit  HLMT4_HSADC0_HILIM4_bit at HSADC0_HILIM4.B7;
    sbit  HLMT5_HSADC0_HILIM4_bit at HSADC0_HILIM4.B8;
    sbit  HLMT6_HSADC0_HILIM4_bit at HSADC0_HILIM4.B9;
    sbit  HLMT7_HSADC0_HILIM4_bit at HSADC0_HILIM4.B10;
    sbit  HLMT8_HSADC0_HILIM4_bit at HSADC0_HILIM4.B11;
    sbit  HLMT9_HSADC0_HILIM4_bit at HSADC0_HILIM4.B12;
    sbit  HLMT10_HSADC0_HILIM4_bit at HSADC0_HILIM4.B13;
    sbit  HLMT11_HSADC0_HILIM4_bit at HSADC0_HILIM4.B14;

sfr unsigned int   volatile HSADC0_HILIM5        absolute 0x4005C066;
    sbit  HLMT0_HSADC0_HILIM5_bit at HSADC0_HILIM5.B3;
    sbit  HLMT1_HSADC0_HILIM5_bit at HSADC0_HILIM5.B4;
    sbit  HLMT2_HSADC0_HILIM5_bit at HSADC0_HILIM5.B5;
    sbit  HLMT3_HSADC0_HILIM5_bit at HSADC0_HILIM5.B6;
    sbit  HLMT4_HSADC0_HILIM5_bit at HSADC0_HILIM5.B7;
    sbit  HLMT5_HSADC0_HILIM5_bit at HSADC0_HILIM5.B8;
    sbit  HLMT6_HSADC0_HILIM5_bit at HSADC0_HILIM5.B9;
    sbit  HLMT7_HSADC0_HILIM5_bit at HSADC0_HILIM5.B10;
    sbit  HLMT8_HSADC0_HILIM5_bit at HSADC0_HILIM5.B11;
    sbit  HLMT9_HSADC0_HILIM5_bit at HSADC0_HILIM5.B12;
    sbit  HLMT10_HSADC0_HILIM5_bit at HSADC0_HILIM5.B13;
    sbit  HLMT11_HSADC0_HILIM5_bit at HSADC0_HILIM5.B14;

sfr unsigned int   volatile HSADC0_HILIM6        absolute 0x4005C068;
    sbit  HLMT0_HSADC0_HILIM6_bit at HSADC0_HILIM6.B3;
    sbit  HLMT1_HSADC0_HILIM6_bit at HSADC0_HILIM6.B4;
    sbit  HLMT2_HSADC0_HILIM6_bit at HSADC0_HILIM6.B5;
    sbit  HLMT3_HSADC0_HILIM6_bit at HSADC0_HILIM6.B6;
    sbit  HLMT4_HSADC0_HILIM6_bit at HSADC0_HILIM6.B7;
    sbit  HLMT5_HSADC0_HILIM6_bit at HSADC0_HILIM6.B8;
    sbit  HLMT6_HSADC0_HILIM6_bit at HSADC0_HILIM6.B9;
    sbit  HLMT7_HSADC0_HILIM6_bit at HSADC0_HILIM6.B10;
    sbit  HLMT8_HSADC0_HILIM6_bit at HSADC0_HILIM6.B11;
    sbit  HLMT9_HSADC0_HILIM6_bit at HSADC0_HILIM6.B12;
    sbit  HLMT10_HSADC0_HILIM6_bit at HSADC0_HILIM6.B13;
    sbit  HLMT11_HSADC0_HILIM6_bit at HSADC0_HILIM6.B14;

sfr unsigned int   volatile HSADC0_HILIM7        absolute 0x4005C06A;
    sbit  HLMT0_HSADC0_HILIM7_bit at HSADC0_HILIM7.B3;
    sbit  HLMT1_HSADC0_HILIM7_bit at HSADC0_HILIM7.B4;
    sbit  HLMT2_HSADC0_HILIM7_bit at HSADC0_HILIM7.B5;
    sbit  HLMT3_HSADC0_HILIM7_bit at HSADC0_HILIM7.B6;
    sbit  HLMT4_HSADC0_HILIM7_bit at HSADC0_HILIM7.B7;
    sbit  HLMT5_HSADC0_HILIM7_bit at HSADC0_HILIM7.B8;
    sbit  HLMT6_HSADC0_HILIM7_bit at HSADC0_HILIM7.B9;
    sbit  HLMT7_HSADC0_HILIM7_bit at HSADC0_HILIM7.B10;
    sbit  HLMT8_HSADC0_HILIM7_bit at HSADC0_HILIM7.B11;
    sbit  HLMT9_HSADC0_HILIM7_bit at HSADC0_HILIM7.B12;
    sbit  HLMT10_HSADC0_HILIM7_bit at HSADC0_HILIM7.B13;
    sbit  HLMT11_HSADC0_HILIM7_bit at HSADC0_HILIM7.B14;

sfr unsigned int   volatile HSADC0_HILIM8        absolute 0x4005C06C;
    sbit  HLMT0_HSADC0_HILIM8_bit at HSADC0_HILIM8.B3;
    sbit  HLMT1_HSADC0_HILIM8_bit at HSADC0_HILIM8.B4;
    sbit  HLMT2_HSADC0_HILIM8_bit at HSADC0_HILIM8.B5;
    sbit  HLMT3_HSADC0_HILIM8_bit at HSADC0_HILIM8.B6;
    sbit  HLMT4_HSADC0_HILIM8_bit at HSADC0_HILIM8.B7;
    sbit  HLMT5_HSADC0_HILIM8_bit at HSADC0_HILIM8.B8;
    sbit  HLMT6_HSADC0_HILIM8_bit at HSADC0_HILIM8.B9;
    sbit  HLMT7_HSADC0_HILIM8_bit at HSADC0_HILIM8.B10;
    sbit  HLMT8_HSADC0_HILIM8_bit at HSADC0_HILIM8.B11;
    sbit  HLMT9_HSADC0_HILIM8_bit at HSADC0_HILIM8.B12;
    sbit  HLMT10_HSADC0_HILIM8_bit at HSADC0_HILIM8.B13;
    sbit  HLMT11_HSADC0_HILIM8_bit at HSADC0_HILIM8.B14;

sfr unsigned int   volatile HSADC0_HILIM9        absolute 0x4005C06E;
    sbit  HLMT0_HSADC0_HILIM9_bit at HSADC0_HILIM9.B3;
    sbit  HLMT1_HSADC0_HILIM9_bit at HSADC0_HILIM9.B4;
    sbit  HLMT2_HSADC0_HILIM9_bit at HSADC0_HILIM9.B5;
    sbit  HLMT3_HSADC0_HILIM9_bit at HSADC0_HILIM9.B6;
    sbit  HLMT4_HSADC0_HILIM9_bit at HSADC0_HILIM9.B7;
    sbit  HLMT5_HSADC0_HILIM9_bit at HSADC0_HILIM9.B8;
    sbit  HLMT6_HSADC0_HILIM9_bit at HSADC0_HILIM9.B9;
    sbit  HLMT7_HSADC0_HILIM9_bit at HSADC0_HILIM9.B10;
    sbit  HLMT8_HSADC0_HILIM9_bit at HSADC0_HILIM9.B11;
    sbit  HLMT9_HSADC0_HILIM9_bit at HSADC0_HILIM9.B12;
    sbit  HLMT10_HSADC0_HILIM9_bit at HSADC0_HILIM9.B13;
    sbit  HLMT11_HSADC0_HILIM9_bit at HSADC0_HILIM9.B14;

sfr unsigned int   volatile HSADC0_HILIM10       absolute 0x4005C070;
    sbit  HLMT0_HSADC0_HILIM10_bit at HSADC0_HILIM10.B3;
    sbit  HLMT1_HSADC0_HILIM10_bit at HSADC0_HILIM10.B4;
    sbit  HLMT2_HSADC0_HILIM10_bit at HSADC0_HILIM10.B5;
    sbit  HLMT3_HSADC0_HILIM10_bit at HSADC0_HILIM10.B6;
    sbit  HLMT4_HSADC0_HILIM10_bit at HSADC0_HILIM10.B7;
    sbit  HLMT5_HSADC0_HILIM10_bit at HSADC0_HILIM10.B8;
    sbit  HLMT6_HSADC0_HILIM10_bit at HSADC0_HILIM10.B9;
    sbit  HLMT7_HSADC0_HILIM10_bit at HSADC0_HILIM10.B10;
    sbit  HLMT8_HSADC0_HILIM10_bit at HSADC0_HILIM10.B11;
    sbit  HLMT9_HSADC0_HILIM10_bit at HSADC0_HILIM10.B12;
    sbit  HLMT10_HSADC0_HILIM10_bit at HSADC0_HILIM10.B13;
    sbit  HLMT11_HSADC0_HILIM10_bit at HSADC0_HILIM10.B14;

sfr unsigned int   volatile HSADC0_HILIM11       absolute 0x4005C072;
    sbit  HLMT0_HSADC0_HILIM11_bit at HSADC0_HILIM11.B3;
    sbit  HLMT1_HSADC0_HILIM11_bit at HSADC0_HILIM11.B4;
    sbit  HLMT2_HSADC0_HILIM11_bit at HSADC0_HILIM11.B5;
    sbit  HLMT3_HSADC0_HILIM11_bit at HSADC0_HILIM11.B6;
    sbit  HLMT4_HSADC0_HILIM11_bit at HSADC0_HILIM11.B7;
    sbit  HLMT5_HSADC0_HILIM11_bit at HSADC0_HILIM11.B8;
    sbit  HLMT6_HSADC0_HILIM11_bit at HSADC0_HILIM11.B9;
    sbit  HLMT7_HSADC0_HILIM11_bit at HSADC0_HILIM11.B10;
    sbit  HLMT8_HSADC0_HILIM11_bit at HSADC0_HILIM11.B11;
    sbit  HLMT9_HSADC0_HILIM11_bit at HSADC0_HILIM11.B12;
    sbit  HLMT10_HSADC0_HILIM11_bit at HSADC0_HILIM11.B13;
    sbit  HLMT11_HSADC0_HILIM11_bit at HSADC0_HILIM11.B14;

sfr unsigned int   volatile HSADC0_HILIM12       absolute 0x4005C074;
    sbit  HLMT0_HSADC0_HILIM12_bit at HSADC0_HILIM12.B3;
    sbit  HLMT1_HSADC0_HILIM12_bit at HSADC0_HILIM12.B4;
    sbit  HLMT2_HSADC0_HILIM12_bit at HSADC0_HILIM12.B5;
    sbit  HLMT3_HSADC0_HILIM12_bit at HSADC0_HILIM12.B6;
    sbit  HLMT4_HSADC0_HILIM12_bit at HSADC0_HILIM12.B7;
    sbit  HLMT5_HSADC0_HILIM12_bit at HSADC0_HILIM12.B8;
    sbit  HLMT6_HSADC0_HILIM12_bit at HSADC0_HILIM12.B9;
    sbit  HLMT7_HSADC0_HILIM12_bit at HSADC0_HILIM12.B10;
    sbit  HLMT8_HSADC0_HILIM12_bit at HSADC0_HILIM12.B11;
    sbit  HLMT9_HSADC0_HILIM12_bit at HSADC0_HILIM12.B12;
    sbit  HLMT10_HSADC0_HILIM12_bit at HSADC0_HILIM12.B13;
    sbit  HLMT11_HSADC0_HILIM12_bit at HSADC0_HILIM12.B14;

sfr unsigned int   volatile HSADC0_HILIM13       absolute 0x4005C076;
    sbit  HLMT0_HSADC0_HILIM13_bit at HSADC0_HILIM13.B3;
    sbit  HLMT1_HSADC0_HILIM13_bit at HSADC0_HILIM13.B4;
    sbit  HLMT2_HSADC0_HILIM13_bit at HSADC0_HILIM13.B5;
    sbit  HLMT3_HSADC0_HILIM13_bit at HSADC0_HILIM13.B6;
    sbit  HLMT4_HSADC0_HILIM13_bit at HSADC0_HILIM13.B7;
    sbit  HLMT5_HSADC0_HILIM13_bit at HSADC0_HILIM13.B8;
    sbit  HLMT6_HSADC0_HILIM13_bit at HSADC0_HILIM13.B9;
    sbit  HLMT7_HSADC0_HILIM13_bit at HSADC0_HILIM13.B10;
    sbit  HLMT8_HSADC0_HILIM13_bit at HSADC0_HILIM13.B11;
    sbit  HLMT9_HSADC0_HILIM13_bit at HSADC0_HILIM13.B12;
    sbit  HLMT10_HSADC0_HILIM13_bit at HSADC0_HILIM13.B13;
    sbit  HLMT11_HSADC0_HILIM13_bit at HSADC0_HILIM13.B14;

sfr unsigned int   volatile HSADC0_HILIM14       absolute 0x4005C078;
    sbit  HLMT0_HSADC0_HILIM14_bit at HSADC0_HILIM14.B3;
    sbit  HLMT1_HSADC0_HILIM14_bit at HSADC0_HILIM14.B4;
    sbit  HLMT2_HSADC0_HILIM14_bit at HSADC0_HILIM14.B5;
    sbit  HLMT3_HSADC0_HILIM14_bit at HSADC0_HILIM14.B6;
    sbit  HLMT4_HSADC0_HILIM14_bit at HSADC0_HILIM14.B7;
    sbit  HLMT5_HSADC0_HILIM14_bit at HSADC0_HILIM14.B8;
    sbit  HLMT6_HSADC0_HILIM14_bit at HSADC0_HILIM14.B9;
    sbit  HLMT7_HSADC0_HILIM14_bit at HSADC0_HILIM14.B10;
    sbit  HLMT8_HSADC0_HILIM14_bit at HSADC0_HILIM14.B11;
    sbit  HLMT9_HSADC0_HILIM14_bit at HSADC0_HILIM14.B12;
    sbit  HLMT10_HSADC0_HILIM14_bit at HSADC0_HILIM14.B13;
    sbit  HLMT11_HSADC0_HILIM14_bit at HSADC0_HILIM14.B14;

sfr unsigned int   volatile HSADC0_HILIM15       absolute 0x4005C07A;
    sbit  HLMT0_HSADC0_HILIM15_bit at HSADC0_HILIM15.B3;
    sbit  HLMT1_HSADC0_HILIM15_bit at HSADC0_HILIM15.B4;
    sbit  HLMT2_HSADC0_HILIM15_bit at HSADC0_HILIM15.B5;
    sbit  HLMT3_HSADC0_HILIM15_bit at HSADC0_HILIM15.B6;
    sbit  HLMT4_HSADC0_HILIM15_bit at HSADC0_HILIM15.B7;
    sbit  HLMT5_HSADC0_HILIM15_bit at HSADC0_HILIM15.B8;
    sbit  HLMT6_HSADC0_HILIM15_bit at HSADC0_HILIM15.B9;
    sbit  HLMT7_HSADC0_HILIM15_bit at HSADC0_HILIM15.B10;
    sbit  HLMT8_HSADC0_HILIM15_bit at HSADC0_HILIM15.B11;
    sbit  HLMT9_HSADC0_HILIM15_bit at HSADC0_HILIM15.B12;
    sbit  HLMT10_HSADC0_HILIM15_bit at HSADC0_HILIM15.B13;
    sbit  HLMT11_HSADC0_HILIM15_bit at HSADC0_HILIM15.B14;

sfr unsigned int   volatile HSADC0_OFFST0        absolute 0x4005C07C;
    const register unsigned short int OFFSET0 = 3;
    sbit  OFFSET0_bit at HSADC0_OFFST0.B3;
    const register unsigned short int OFFSET1 = 4;
    sbit  OFFSET1_bit at HSADC0_OFFST0.B4;
    const register unsigned short int OFFSET2 = 5;
    sbit  OFFSET2_bit at HSADC0_OFFST0.B5;
    const register unsigned short int OFFSET3 = 6;
    sbit  OFFSET3_bit at HSADC0_OFFST0.B6;
    const register unsigned short int OFFSET4 = 7;
    sbit  OFFSET4_bit at HSADC0_OFFST0.B7;
    const register unsigned short int OFFSET5 = 8;
    sbit  OFFSET5_bit at HSADC0_OFFST0.B8;
    const register unsigned short int OFFSET6 = 9;
    sbit  OFFSET6_bit at HSADC0_OFFST0.B9;
    const register unsigned short int OFFSET7 = 10;
    sbit  OFFSET7_bit at HSADC0_OFFST0.B10;
    const register unsigned short int OFFSET8 = 11;
    sbit  OFFSET8_bit at HSADC0_OFFST0.B11;
    const register unsigned short int OFFSET9 = 12;
    sbit  OFFSET9_bit at HSADC0_OFFST0.B12;
    const register unsigned short int OFFSET10 = 13;
    sbit  OFFSET10_bit at HSADC0_OFFST0.B13;
    const register unsigned short int OFFSET11 = 14;
    sbit  OFFSET11_bit at HSADC0_OFFST0.B14;

sfr unsigned int   volatile HSADC0_OFFST1        absolute 0x4005C07E;
    sbit  OFFSET0_HSADC0_OFFST1_bit at HSADC0_OFFST1.B3;
    sbit  OFFSET1_HSADC0_OFFST1_bit at HSADC0_OFFST1.B4;
    sbit  OFFSET2_HSADC0_OFFST1_bit at HSADC0_OFFST1.B5;
    sbit  OFFSET3_HSADC0_OFFST1_bit at HSADC0_OFFST1.B6;
    sbit  OFFSET4_HSADC0_OFFST1_bit at HSADC0_OFFST1.B7;
    sbit  OFFSET5_HSADC0_OFFST1_bit at HSADC0_OFFST1.B8;
    sbit  OFFSET6_HSADC0_OFFST1_bit at HSADC0_OFFST1.B9;
    sbit  OFFSET7_HSADC0_OFFST1_bit at HSADC0_OFFST1.B10;
    sbit  OFFSET8_HSADC0_OFFST1_bit at HSADC0_OFFST1.B11;
    sbit  OFFSET9_HSADC0_OFFST1_bit at HSADC0_OFFST1.B12;
    sbit  OFFSET10_HSADC0_OFFST1_bit at HSADC0_OFFST1.B13;
    sbit  OFFSET11_HSADC0_OFFST1_bit at HSADC0_OFFST1.B14;

sfr unsigned int   volatile HSADC0_OFFST2        absolute 0x4005C080;
    sbit  OFFSET0_HSADC0_OFFST2_bit at HSADC0_OFFST2.B3;
    sbit  OFFSET1_HSADC0_OFFST2_bit at HSADC0_OFFST2.B4;
    sbit  OFFSET2_HSADC0_OFFST2_bit at HSADC0_OFFST2.B5;
    sbit  OFFSET3_HSADC0_OFFST2_bit at HSADC0_OFFST2.B6;
    sbit  OFFSET4_HSADC0_OFFST2_bit at HSADC0_OFFST2.B7;
    sbit  OFFSET5_HSADC0_OFFST2_bit at HSADC0_OFFST2.B8;
    sbit  OFFSET6_HSADC0_OFFST2_bit at HSADC0_OFFST2.B9;
    sbit  OFFSET7_HSADC0_OFFST2_bit at HSADC0_OFFST2.B10;
    sbit  OFFSET8_HSADC0_OFFST2_bit at HSADC0_OFFST2.B11;
    sbit  OFFSET9_HSADC0_OFFST2_bit at HSADC0_OFFST2.B12;
    sbit  OFFSET10_HSADC0_OFFST2_bit at HSADC0_OFFST2.B13;
    sbit  OFFSET11_HSADC0_OFFST2_bit at HSADC0_OFFST2.B14;

sfr unsigned int   volatile HSADC0_OFFST3        absolute 0x4005C082;
    sbit  OFFSET0_HSADC0_OFFST3_bit at HSADC0_OFFST3.B3;
    sbit  OFFSET1_HSADC0_OFFST3_bit at HSADC0_OFFST3.B4;
    sbit  OFFSET2_HSADC0_OFFST3_bit at HSADC0_OFFST3.B5;
    sbit  OFFSET3_HSADC0_OFFST3_bit at HSADC0_OFFST3.B6;
    sbit  OFFSET4_HSADC0_OFFST3_bit at HSADC0_OFFST3.B7;
    sbit  OFFSET5_HSADC0_OFFST3_bit at HSADC0_OFFST3.B8;
    sbit  OFFSET6_HSADC0_OFFST3_bit at HSADC0_OFFST3.B9;
    sbit  OFFSET7_HSADC0_OFFST3_bit at HSADC0_OFFST3.B10;
    sbit  OFFSET8_HSADC0_OFFST3_bit at HSADC0_OFFST3.B11;
    sbit  OFFSET9_HSADC0_OFFST3_bit at HSADC0_OFFST3.B12;
    sbit  OFFSET10_HSADC0_OFFST3_bit at HSADC0_OFFST3.B13;
    sbit  OFFSET11_HSADC0_OFFST3_bit at HSADC0_OFFST3.B14;

sfr unsigned int   volatile HSADC0_OFFST4        absolute 0x4005C084;
    sbit  OFFSET0_HSADC0_OFFST4_bit at HSADC0_OFFST4.B3;
    sbit  OFFSET1_HSADC0_OFFST4_bit at HSADC0_OFFST4.B4;
    sbit  OFFSET2_HSADC0_OFFST4_bit at HSADC0_OFFST4.B5;
    sbit  OFFSET3_HSADC0_OFFST4_bit at HSADC0_OFFST4.B6;
    sbit  OFFSET4_HSADC0_OFFST4_bit at HSADC0_OFFST4.B7;
    sbit  OFFSET5_HSADC0_OFFST4_bit at HSADC0_OFFST4.B8;
    sbit  OFFSET6_HSADC0_OFFST4_bit at HSADC0_OFFST4.B9;
    sbit  OFFSET7_HSADC0_OFFST4_bit at HSADC0_OFFST4.B10;
    sbit  OFFSET8_HSADC0_OFFST4_bit at HSADC0_OFFST4.B11;
    sbit  OFFSET9_HSADC0_OFFST4_bit at HSADC0_OFFST4.B12;
    sbit  OFFSET10_HSADC0_OFFST4_bit at HSADC0_OFFST4.B13;
    sbit  OFFSET11_HSADC0_OFFST4_bit at HSADC0_OFFST4.B14;

sfr unsigned int   volatile HSADC0_OFFST5        absolute 0x4005C086;
    sbit  OFFSET0_HSADC0_OFFST5_bit at HSADC0_OFFST5.B3;
    sbit  OFFSET1_HSADC0_OFFST5_bit at HSADC0_OFFST5.B4;
    sbit  OFFSET2_HSADC0_OFFST5_bit at HSADC0_OFFST5.B5;
    sbit  OFFSET3_HSADC0_OFFST5_bit at HSADC0_OFFST5.B6;
    sbit  OFFSET4_HSADC0_OFFST5_bit at HSADC0_OFFST5.B7;
    sbit  OFFSET5_HSADC0_OFFST5_bit at HSADC0_OFFST5.B8;
    sbit  OFFSET6_HSADC0_OFFST5_bit at HSADC0_OFFST5.B9;
    sbit  OFFSET7_HSADC0_OFFST5_bit at HSADC0_OFFST5.B10;
    sbit  OFFSET8_HSADC0_OFFST5_bit at HSADC0_OFFST5.B11;
    sbit  OFFSET9_HSADC0_OFFST5_bit at HSADC0_OFFST5.B12;
    sbit  OFFSET10_HSADC0_OFFST5_bit at HSADC0_OFFST5.B13;
    sbit  OFFSET11_HSADC0_OFFST5_bit at HSADC0_OFFST5.B14;

sfr unsigned int   volatile HSADC0_OFFST6        absolute 0x4005C088;
    sbit  OFFSET0_HSADC0_OFFST6_bit at HSADC0_OFFST6.B3;
    sbit  OFFSET1_HSADC0_OFFST6_bit at HSADC0_OFFST6.B4;
    sbit  OFFSET2_HSADC0_OFFST6_bit at HSADC0_OFFST6.B5;
    sbit  OFFSET3_HSADC0_OFFST6_bit at HSADC0_OFFST6.B6;
    sbit  OFFSET4_HSADC0_OFFST6_bit at HSADC0_OFFST6.B7;
    sbit  OFFSET5_HSADC0_OFFST6_bit at HSADC0_OFFST6.B8;
    sbit  OFFSET6_HSADC0_OFFST6_bit at HSADC0_OFFST6.B9;
    sbit  OFFSET7_HSADC0_OFFST6_bit at HSADC0_OFFST6.B10;
    sbit  OFFSET8_HSADC0_OFFST6_bit at HSADC0_OFFST6.B11;
    sbit  OFFSET9_HSADC0_OFFST6_bit at HSADC0_OFFST6.B12;
    sbit  OFFSET10_HSADC0_OFFST6_bit at HSADC0_OFFST6.B13;
    sbit  OFFSET11_HSADC0_OFFST6_bit at HSADC0_OFFST6.B14;

sfr unsigned int   volatile HSADC0_OFFST7        absolute 0x4005C08A;
    sbit  OFFSET0_HSADC0_OFFST7_bit at HSADC0_OFFST7.B3;
    sbit  OFFSET1_HSADC0_OFFST7_bit at HSADC0_OFFST7.B4;
    sbit  OFFSET2_HSADC0_OFFST7_bit at HSADC0_OFFST7.B5;
    sbit  OFFSET3_HSADC0_OFFST7_bit at HSADC0_OFFST7.B6;
    sbit  OFFSET4_HSADC0_OFFST7_bit at HSADC0_OFFST7.B7;
    sbit  OFFSET5_HSADC0_OFFST7_bit at HSADC0_OFFST7.B8;
    sbit  OFFSET6_HSADC0_OFFST7_bit at HSADC0_OFFST7.B9;
    sbit  OFFSET7_HSADC0_OFFST7_bit at HSADC0_OFFST7.B10;
    sbit  OFFSET8_HSADC0_OFFST7_bit at HSADC0_OFFST7.B11;
    sbit  OFFSET9_HSADC0_OFFST7_bit at HSADC0_OFFST7.B12;
    sbit  OFFSET10_HSADC0_OFFST7_bit at HSADC0_OFFST7.B13;
    sbit  OFFSET11_HSADC0_OFFST7_bit at HSADC0_OFFST7.B14;

sfr unsigned int   volatile HSADC0_OFFST8        absolute 0x4005C08C;
    sbit  OFFSET0_HSADC0_OFFST8_bit at HSADC0_OFFST8.B3;
    sbit  OFFSET1_HSADC0_OFFST8_bit at HSADC0_OFFST8.B4;
    sbit  OFFSET2_HSADC0_OFFST8_bit at HSADC0_OFFST8.B5;
    sbit  OFFSET3_HSADC0_OFFST8_bit at HSADC0_OFFST8.B6;
    sbit  OFFSET4_HSADC0_OFFST8_bit at HSADC0_OFFST8.B7;
    sbit  OFFSET5_HSADC0_OFFST8_bit at HSADC0_OFFST8.B8;
    sbit  OFFSET6_HSADC0_OFFST8_bit at HSADC0_OFFST8.B9;
    sbit  OFFSET7_HSADC0_OFFST8_bit at HSADC0_OFFST8.B10;
    sbit  OFFSET8_HSADC0_OFFST8_bit at HSADC0_OFFST8.B11;
    sbit  OFFSET9_HSADC0_OFFST8_bit at HSADC0_OFFST8.B12;
    sbit  OFFSET10_HSADC0_OFFST8_bit at HSADC0_OFFST8.B13;
    sbit  OFFSET11_HSADC0_OFFST8_bit at HSADC0_OFFST8.B14;

sfr unsigned int   volatile HSADC0_OFFST9        absolute 0x4005C08E;
    sbit  OFFSET0_HSADC0_OFFST9_bit at HSADC0_OFFST9.B3;
    sbit  OFFSET1_HSADC0_OFFST9_bit at HSADC0_OFFST9.B4;
    sbit  OFFSET2_HSADC0_OFFST9_bit at HSADC0_OFFST9.B5;
    sbit  OFFSET3_HSADC0_OFFST9_bit at HSADC0_OFFST9.B6;
    sbit  OFFSET4_HSADC0_OFFST9_bit at HSADC0_OFFST9.B7;
    sbit  OFFSET5_HSADC0_OFFST9_bit at HSADC0_OFFST9.B8;
    sbit  OFFSET6_HSADC0_OFFST9_bit at HSADC0_OFFST9.B9;
    sbit  OFFSET7_HSADC0_OFFST9_bit at HSADC0_OFFST9.B10;
    sbit  OFFSET8_HSADC0_OFFST9_bit at HSADC0_OFFST9.B11;
    sbit  OFFSET9_HSADC0_OFFST9_bit at HSADC0_OFFST9.B12;
    sbit  OFFSET10_HSADC0_OFFST9_bit at HSADC0_OFFST9.B13;
    sbit  OFFSET11_HSADC0_OFFST9_bit at HSADC0_OFFST9.B14;

sfr unsigned int   volatile HSADC0_OFFST10       absolute 0x4005C090;
    sbit  OFFSET0_HSADC0_OFFST10_bit at HSADC0_OFFST10.B3;
    sbit  OFFSET1_HSADC0_OFFST10_bit at HSADC0_OFFST10.B4;
    sbit  OFFSET2_HSADC0_OFFST10_bit at HSADC0_OFFST10.B5;
    sbit  OFFSET3_HSADC0_OFFST10_bit at HSADC0_OFFST10.B6;
    sbit  OFFSET4_HSADC0_OFFST10_bit at HSADC0_OFFST10.B7;
    sbit  OFFSET5_HSADC0_OFFST10_bit at HSADC0_OFFST10.B8;
    sbit  OFFSET6_HSADC0_OFFST10_bit at HSADC0_OFFST10.B9;
    sbit  OFFSET7_HSADC0_OFFST10_bit at HSADC0_OFFST10.B10;
    sbit  OFFSET8_HSADC0_OFFST10_bit at HSADC0_OFFST10.B11;
    sbit  OFFSET9_HSADC0_OFFST10_bit at HSADC0_OFFST10.B12;
    sbit  OFFSET10_HSADC0_OFFST10_bit at HSADC0_OFFST10.B13;
    sbit  OFFSET11_HSADC0_OFFST10_bit at HSADC0_OFFST10.B14;

sfr unsigned int   volatile HSADC0_OFFST11       absolute 0x4005C092;
    sbit  OFFSET0_HSADC0_OFFST11_bit at HSADC0_OFFST11.B3;
    sbit  OFFSET1_HSADC0_OFFST11_bit at HSADC0_OFFST11.B4;
    sbit  OFFSET2_HSADC0_OFFST11_bit at HSADC0_OFFST11.B5;
    sbit  OFFSET3_HSADC0_OFFST11_bit at HSADC0_OFFST11.B6;
    sbit  OFFSET4_HSADC0_OFFST11_bit at HSADC0_OFFST11.B7;
    sbit  OFFSET5_HSADC0_OFFST11_bit at HSADC0_OFFST11.B8;
    sbit  OFFSET6_HSADC0_OFFST11_bit at HSADC0_OFFST11.B9;
    sbit  OFFSET7_HSADC0_OFFST11_bit at HSADC0_OFFST11.B10;
    sbit  OFFSET8_HSADC0_OFFST11_bit at HSADC0_OFFST11.B11;
    sbit  OFFSET9_HSADC0_OFFST11_bit at HSADC0_OFFST11.B12;
    sbit  OFFSET10_HSADC0_OFFST11_bit at HSADC0_OFFST11.B13;
    sbit  OFFSET11_HSADC0_OFFST11_bit at HSADC0_OFFST11.B14;

sfr unsigned int   volatile HSADC0_OFFST12       absolute 0x4005C094;
    sbit  OFFSET0_HSADC0_OFFST12_bit at HSADC0_OFFST12.B3;
    sbit  OFFSET1_HSADC0_OFFST12_bit at HSADC0_OFFST12.B4;
    sbit  OFFSET2_HSADC0_OFFST12_bit at HSADC0_OFFST12.B5;
    sbit  OFFSET3_HSADC0_OFFST12_bit at HSADC0_OFFST12.B6;
    sbit  OFFSET4_HSADC0_OFFST12_bit at HSADC0_OFFST12.B7;
    sbit  OFFSET5_HSADC0_OFFST12_bit at HSADC0_OFFST12.B8;
    sbit  OFFSET6_HSADC0_OFFST12_bit at HSADC0_OFFST12.B9;
    sbit  OFFSET7_HSADC0_OFFST12_bit at HSADC0_OFFST12.B10;
    sbit  OFFSET8_HSADC0_OFFST12_bit at HSADC0_OFFST12.B11;
    sbit  OFFSET9_HSADC0_OFFST12_bit at HSADC0_OFFST12.B12;
    sbit  OFFSET10_HSADC0_OFFST12_bit at HSADC0_OFFST12.B13;
    sbit  OFFSET11_HSADC0_OFFST12_bit at HSADC0_OFFST12.B14;

sfr unsigned int   volatile HSADC0_OFFST13       absolute 0x4005C096;
    sbit  OFFSET0_HSADC0_OFFST13_bit at HSADC0_OFFST13.B3;
    sbit  OFFSET1_HSADC0_OFFST13_bit at HSADC0_OFFST13.B4;
    sbit  OFFSET2_HSADC0_OFFST13_bit at HSADC0_OFFST13.B5;
    sbit  OFFSET3_HSADC0_OFFST13_bit at HSADC0_OFFST13.B6;
    sbit  OFFSET4_HSADC0_OFFST13_bit at HSADC0_OFFST13.B7;
    sbit  OFFSET5_HSADC0_OFFST13_bit at HSADC0_OFFST13.B8;
    sbit  OFFSET6_HSADC0_OFFST13_bit at HSADC0_OFFST13.B9;
    sbit  OFFSET7_HSADC0_OFFST13_bit at HSADC0_OFFST13.B10;
    sbit  OFFSET8_HSADC0_OFFST13_bit at HSADC0_OFFST13.B11;
    sbit  OFFSET9_HSADC0_OFFST13_bit at HSADC0_OFFST13.B12;
    sbit  OFFSET10_HSADC0_OFFST13_bit at HSADC0_OFFST13.B13;
    sbit  OFFSET11_HSADC0_OFFST13_bit at HSADC0_OFFST13.B14;

sfr unsigned int   volatile HSADC0_OFFST14       absolute 0x4005C098;
    sbit  OFFSET0_HSADC0_OFFST14_bit at HSADC0_OFFST14.B3;
    sbit  OFFSET1_HSADC0_OFFST14_bit at HSADC0_OFFST14.B4;
    sbit  OFFSET2_HSADC0_OFFST14_bit at HSADC0_OFFST14.B5;
    sbit  OFFSET3_HSADC0_OFFST14_bit at HSADC0_OFFST14.B6;
    sbit  OFFSET4_HSADC0_OFFST14_bit at HSADC0_OFFST14.B7;
    sbit  OFFSET5_HSADC0_OFFST14_bit at HSADC0_OFFST14.B8;
    sbit  OFFSET6_HSADC0_OFFST14_bit at HSADC0_OFFST14.B9;
    sbit  OFFSET7_HSADC0_OFFST14_bit at HSADC0_OFFST14.B10;
    sbit  OFFSET8_HSADC0_OFFST14_bit at HSADC0_OFFST14.B11;
    sbit  OFFSET9_HSADC0_OFFST14_bit at HSADC0_OFFST14.B12;
    sbit  OFFSET10_HSADC0_OFFST14_bit at HSADC0_OFFST14.B13;
    sbit  OFFSET11_HSADC0_OFFST14_bit at HSADC0_OFFST14.B14;

sfr unsigned int   volatile HSADC0_OFFST15       absolute 0x4005C09A;
    sbit  OFFSET0_HSADC0_OFFST15_bit at HSADC0_OFFST15.B3;
    sbit  OFFSET1_HSADC0_OFFST15_bit at HSADC0_OFFST15.B4;
    sbit  OFFSET2_HSADC0_OFFST15_bit at HSADC0_OFFST15.B5;
    sbit  OFFSET3_HSADC0_OFFST15_bit at HSADC0_OFFST15.B6;
    sbit  OFFSET4_HSADC0_OFFST15_bit at HSADC0_OFFST15.B7;
    sbit  OFFSET5_HSADC0_OFFST15_bit at HSADC0_OFFST15.B8;
    sbit  OFFSET6_HSADC0_OFFST15_bit at HSADC0_OFFST15.B9;
    sbit  OFFSET7_HSADC0_OFFST15_bit at HSADC0_OFFST15.B10;
    sbit  OFFSET8_HSADC0_OFFST15_bit at HSADC0_OFFST15.B11;
    sbit  OFFSET9_HSADC0_OFFST15_bit at HSADC0_OFFST15.B12;
    sbit  OFFSET10_HSADC0_OFFST15_bit at HSADC0_OFFST15.B13;
    sbit  OFFSET11_HSADC0_OFFST15_bit at HSADC0_OFFST15.B14;

sfr unsigned int   volatile HSADC0_PWR           absolute 0x4005C09C;
    const register unsigned short int PDA = 0;
    sbit  PDA_bit at HSADC0_PWR.B0;
    const register unsigned short int PDB = 1;
    sbit  PDB_bit at HSADC0_PWR.B1;
    const register unsigned short int APD = 3;
    sbit  APD_bit at HSADC0_PWR.B3;
    const register unsigned short int PUDELAY0 = 4;
    sbit  PUDELAY0_bit at HSADC0_PWR.B4;
    const register unsigned short int PUDELAY1 = 5;
    sbit  PUDELAY1_bit at HSADC0_PWR.B5;
    const register unsigned short int PUDELAY2 = 6;
    sbit  PUDELAY2_bit at HSADC0_PWR.B6;
    const register unsigned short int PUDELAY3 = 7;
    sbit  PUDELAY3_bit at HSADC0_PWR.B7;
    const register unsigned short int PUDELAY4 = 8;
    sbit  PUDELAY4_bit at HSADC0_PWR.B8;
    const register unsigned short int PUDELAY5 = 9;
    sbit  PUDELAY5_bit at HSADC0_PWR.B9;
    const register unsigned short int PSTSA = 10;
    sbit  PSTSA_bit at HSADC0_PWR.B10;
    const register unsigned short int PSTSB = 11;
    sbit  PSTSB_bit at HSADC0_PWR.B11;
    const register unsigned short int ASB = 15;
    sbit  ASB_bit at HSADC0_PWR.B15;

sfr unsigned int   volatile HSADC0_SCTRL         absolute 0x4005C0A4;
    const register unsigned short int SC0 = 0;
    sbit  SC0_bit at HSADC0_SCTRL.B0;
    const register unsigned short int SC1 = 1;
    sbit  SC1_bit at HSADC0_SCTRL.B1;
    const register unsigned short int SC2 = 2;
    sbit  SC2_bit at HSADC0_SCTRL.B2;
    const register unsigned short int SC3 = 3;
    sbit  SC3_bit at HSADC0_SCTRL.B3;
    const register unsigned short int SC4 = 4;
    sbit  SC4_bit at HSADC0_SCTRL.B4;
    const register unsigned short int SC5 = 5;
    sbit  SC5_bit at HSADC0_SCTRL.B5;
    const register unsigned short int SC6 = 6;
    sbit  SC6_bit at HSADC0_SCTRL.B6;
    const register unsigned short int SC7 = 7;
    sbit  SC7_bit at HSADC0_SCTRL.B7;
    const register unsigned short int SC8 = 8;
    sbit  SC8_bit at HSADC0_SCTRL.B8;
    const register unsigned short int SC9 = 9;
    sbit  SC9_bit at HSADC0_SCTRL.B9;
    const register unsigned short int SC10 = 10;
    sbit  SC10_bit at HSADC0_SCTRL.B10;
    const register unsigned short int SC11 = 11;
    sbit  SC11_bit at HSADC0_SCTRL.B11;
    const register unsigned short int SC12 = 12;
    sbit  SC12_bit at HSADC0_SCTRL.B12;
    const register unsigned short int SC13 = 13;
    sbit  SC13_bit at HSADC0_SCTRL.B13;
    const register unsigned short int SC14 = 14;
    sbit  SC14_bit at HSADC0_SCTRL.B14;
    const register unsigned short int SC15 = 15;
    sbit  SC15_bit at HSADC0_SCTRL.B15;

sfr unsigned int   volatile HSADC0_PWR2          absolute 0x4005C0A6;
    const register unsigned short int DIVB0 = 8;
    sbit  DIVB0_bit at HSADC0_PWR2.B8;
    const register unsigned short int DIVB1 = 9;
    sbit  DIVB1_bit at HSADC0_PWR2.B9;
    const register unsigned short int DIVB2 = 10;
    sbit  DIVB2_bit at HSADC0_PWR2.B10;
    const register unsigned short int DIVB3 = 11;
    sbit  DIVB3_bit at HSADC0_PWR2.B11;
    const register unsigned short int DIVB4 = 12;
    sbit  DIVB4_bit at HSADC0_PWR2.B12;
    const register unsigned short int DIVB5 = 13;
    sbit  DIVB5_bit at HSADC0_PWR2.B13;

sfr unsigned int   volatile HSADC0_CTRL3         absolute 0x4005C0A8;
    const register unsigned short int DMASRC = 6;
    sbit  DMASRC_bit at HSADC0_CTRL3.B6;
    const register unsigned short int ADCRES0 = 8;
    sbit  ADCRES0_bit at HSADC0_CTRL3.B8;
    const register unsigned short int ADCRES1 = 9;
    sbit  ADCRES1_bit at HSADC0_CTRL3.B9;

sfr unsigned int   volatile HSADC0_SCINTEN       absolute 0x4005C0AA;
    const register unsigned short int SCINTEN0 = 0;
    sbit  SCINTEN0_bit at HSADC0_SCINTEN.B0;
    const register unsigned short int SCINTEN1 = 1;
    sbit  SCINTEN1_bit at HSADC0_SCINTEN.B1;
    const register unsigned short int SCINTEN2 = 2;
    sbit  SCINTEN2_bit at HSADC0_SCINTEN.B2;
    const register unsigned short int SCINTEN3 = 3;
    sbit  SCINTEN3_bit at HSADC0_SCINTEN.B3;
    const register unsigned short int SCINTEN4 = 4;
    sbit  SCINTEN4_bit at HSADC0_SCINTEN.B4;
    const register unsigned short int SCINTEN5 = 5;
    sbit  SCINTEN5_bit at HSADC0_SCINTEN.B5;
    const register unsigned short int SCINTEN6 = 6;
    sbit  SCINTEN6_bit at HSADC0_SCINTEN.B6;
    const register unsigned short int SCINTEN7 = 7;
    sbit  SCINTEN7_bit at HSADC0_SCINTEN.B7;
    const register unsigned short int SCINTEN8 = 8;
    sbit  SCINTEN8_bit at HSADC0_SCINTEN.B8;
    const register unsigned short int SCINTEN9 = 9;
    sbit  SCINTEN9_bit at HSADC0_SCINTEN.B9;
    const register unsigned short int SCINTEN10 = 10;
    sbit  SCINTEN10_bit at HSADC0_SCINTEN.B10;
    const register unsigned short int SCINTEN11 = 11;
    sbit  SCINTEN11_bit at HSADC0_SCINTEN.B11;
    const register unsigned short int SCINTEN12 = 12;
    sbit  SCINTEN12_bit at HSADC0_SCINTEN.B12;
    const register unsigned short int SCINTEN13 = 13;
    sbit  SCINTEN13_bit at HSADC0_SCINTEN.B13;
    const register unsigned short int SCINTEN14 = 14;
    sbit  SCINTEN14_bit at HSADC0_SCINTEN.B14;
    const register unsigned short int SCINTEN15 = 15;
    sbit  SCINTEN15_bit at HSADC0_SCINTEN.B15;

sfr unsigned int   volatile HSADC0_SAMPTIM       absolute 0x4005C0AC;
    const register unsigned short int SAMPT_A0 = 0;
    sbit  SAMPT_A0_bit at HSADC0_SAMPTIM.B0;
    const register unsigned short int SAMPT_A1 = 1;
    sbit  SAMPT_A1_bit at HSADC0_SAMPTIM.B1;
    const register unsigned short int SAMPT_A2 = 2;
    sbit  SAMPT_A2_bit at HSADC0_SAMPTIM.B2;
    const register unsigned short int SAMPT_A3 = 3;
    sbit  SAMPT_A3_bit at HSADC0_SAMPTIM.B3;
    const register unsigned short int SAMPT_A4 = 4;
    sbit  SAMPT_A4_bit at HSADC0_SAMPTIM.B4;
    const register unsigned short int SAMPT_A5 = 5;
    sbit  SAMPT_A5_bit at HSADC0_SAMPTIM.B5;
    const register unsigned short int SAMPT_A6 = 6;
    sbit  SAMPT_A6_bit at HSADC0_SAMPTIM.B6;
    const register unsigned short int SAMPT_A7 = 7;
    sbit  SAMPT_A7_bit at HSADC0_SAMPTIM.B7;
    const register unsigned short int SAMPT_B0 = 8;
    sbit  SAMPT_B0_bit at HSADC0_SAMPTIM.B8;
    const register unsigned short int SAMPT_B1 = 9;
    sbit  SAMPT_B1_bit at HSADC0_SAMPTIM.B9;
    const register unsigned short int SAMPT_B2 = 10;
    sbit  SAMPT_B2_bit at HSADC0_SAMPTIM.B10;
    const register unsigned short int SAMPT_B3 = 11;
    sbit  SAMPT_B3_bit at HSADC0_SAMPTIM.B11;
    const register unsigned short int SAMPT_B4 = 12;
    sbit  SAMPT_B4_bit at HSADC0_SAMPTIM.B12;
    const register unsigned short int SAMPT_B5 = 13;
    sbit  SAMPT_B5_bit at HSADC0_SAMPTIM.B13;
    const register unsigned short int SAMPT_B6 = 14;
    sbit  SAMPT_B6_bit at HSADC0_SAMPTIM.B14;
    const register unsigned short int SAMPT_B7 = 15;
    sbit  SAMPT_B7_bit at HSADC0_SAMPTIM.B15;

sfr unsigned int   volatile HSADC0_CALIB         absolute 0x4005C0AE;
    const register unsigned short int REQSINGA = 0;
    sbit  REQSINGA_bit at HSADC0_CALIB.B0;
    const register unsigned short int REQDIFA = 1;
    sbit  REQDIFA_bit at HSADC0_CALIB.B1;
    const register unsigned short int BYPA = 2;
    sbit  BYPA_bit at HSADC0_CALIB.B2;
    const register unsigned short int CAL_REQA = 3;
    sbit  CAL_REQA_bit at HSADC0_CALIB.B3;
    const register unsigned short int REQSINGB = 4;
    sbit  REQSINGB_bit at HSADC0_CALIB.B4;
    const register unsigned short int REQDIFB = 5;
    sbit  REQDIFB_bit at HSADC0_CALIB.B5;
    const register unsigned short int BYPB = 6;
    sbit  BYPB_bit at HSADC0_CALIB.B6;
    const register unsigned short int CAL_REQB = 7;
    sbit  CAL_REQB_bit at HSADC0_CALIB.B7;
    const register unsigned short int EOCALIEA = 8;
    sbit  EOCALIEA_bit at HSADC0_CALIB.B8;
    const register unsigned short int EOCALIEB = 9;
    sbit  EOCALIEB_bit at HSADC0_CALIB.B9;

sfr unsigned int   volatile HSADC0_CALVAL_A      absolute 0x4005C0B0;
    const register unsigned short int CALVSING0 = 0;
    sbit  CALVSING0_bit at HSADC0_CALVAL_A.B0;
    const register unsigned short int CALVSING1 = 1;
    sbit  CALVSING1_bit at HSADC0_CALVAL_A.B1;
    const register unsigned short int CALVSING2 = 2;
    sbit  CALVSING2_bit at HSADC0_CALVAL_A.B2;
    const register unsigned short int CALVSING3 = 3;
    sbit  CALVSING3_bit at HSADC0_CALVAL_A.B3;
    const register unsigned short int CALVSING4 = 4;
    sbit  CALVSING4_bit at HSADC0_CALVAL_A.B4;
    const register unsigned short int CALVSING5 = 5;
    sbit  CALVSING5_bit at HSADC0_CALVAL_A.B5;
    const register unsigned short int CALVSING6 = 6;
    sbit  CALVSING6_bit at HSADC0_CALVAL_A.B6;
    const register unsigned short int CALVDIF0 = 8;
    sbit  CALVDIF0_bit at HSADC0_CALVAL_A.B8;
    const register unsigned short int CALVDIF1 = 9;
    sbit  CALVDIF1_bit at HSADC0_CALVAL_A.B9;
    const register unsigned short int CALVDIF2 = 10;
    sbit  CALVDIF2_bit at HSADC0_CALVAL_A.B10;
    const register unsigned short int CALVDIF3 = 11;
    sbit  CALVDIF3_bit at HSADC0_CALVAL_A.B11;
    const register unsigned short int CALVDIF4 = 12;
    sbit  CALVDIF4_bit at HSADC0_CALVAL_A.B12;
    const register unsigned short int CALVDIF5 = 13;
    sbit  CALVDIF5_bit at HSADC0_CALVAL_A.B13;
    const register unsigned short int CALVDIF6 = 14;
    sbit  CALVDIF6_bit at HSADC0_CALVAL_A.B14;

sfr unsigned int   volatile HSADC0_CALVAL_B      absolute 0x4005C0B2;
    sbit  CALVSING0_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B0;
    sbit  CALVSING1_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B1;
    sbit  CALVSING2_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B2;
    sbit  CALVSING3_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B3;
    sbit  CALVSING4_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B4;
    sbit  CALVSING5_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B5;
    sbit  CALVSING6_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B6;
    sbit  CALVDIF0_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B8;
    sbit  CALVDIF1_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B9;
    sbit  CALVDIF2_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B10;
    sbit  CALVDIF3_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B11;
    sbit  CALVDIF4_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B12;
    sbit  CALVDIF5_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B13;
    sbit  CALVDIF6_HSADC0_CALVAL_B_bit at HSADC0_CALVAL_B.B14;

sfr unsigned int   volatile HSADC0_MUX67_SEL     absolute 0x4005C0BA;
    const register unsigned short int CH6_SELA0 = 0;
    sbit  CH6_SELA0_bit at HSADC0_MUX67_SEL.B0;
    const register unsigned short int CH6_SELA1 = 1;
    sbit  CH6_SELA1_bit at HSADC0_MUX67_SEL.B1;
    const register unsigned short int CH6_SELA2 = 2;
    sbit  CH6_SELA2_bit at HSADC0_MUX67_SEL.B2;
    const register unsigned short int CH7_SELA0 = 4;
    sbit  CH7_SELA0_bit at HSADC0_MUX67_SEL.B4;
    const register unsigned short int CH7_SELA1 = 5;
    sbit  CH7_SELA1_bit at HSADC0_MUX67_SEL.B5;
    const register unsigned short int CH7_SELA2 = 6;
    sbit  CH7_SELA2_bit at HSADC0_MUX67_SEL.B6;
    const register unsigned short int CH6_SELB0 = 8;
    sbit  CH6_SELB0_bit at HSADC0_MUX67_SEL.B8;
    const register unsigned short int CH6_SELB1 = 9;
    sbit  CH6_SELB1_bit at HSADC0_MUX67_SEL.B9;
    const register unsigned short int CH6_SELB2 = 10;
    sbit  CH6_SELB2_bit at HSADC0_MUX67_SEL.B10;
    const register unsigned short int CH7_SELB0 = 12;
    sbit  CH7_SELB0_bit at HSADC0_MUX67_SEL.B12;
    const register unsigned short int CH7_SELB1 = 13;
    sbit  CH7_SELB1_bit at HSADC0_MUX67_SEL.B13;
    const register unsigned short int CH7_SELB2 = 14;
    sbit  CH7_SELB2_bit at HSADC0_MUX67_SEL.B14;

sfr unsigned int   volatile HSADC1_CTRL1         absolute 0x400DC000;
    sbit  SMODE0_HSADC1_CTRL1_bit at HSADC1_CTRL1.B0;
    sbit  SMODE1_HSADC1_CTRL1_bit at HSADC1_CTRL1.B1;
    sbit  SMODE2_HSADC1_CTRL1_bit at HSADC1_CTRL1.B2;
    sbit  CHNCFG_L0_HSADC1_CTRL1_bit at HSADC1_CTRL1.B4;
    sbit  CHNCFG_L1_HSADC1_CTRL1_bit at HSADC1_CTRL1.B5;
    sbit  CHNCFG_L2_HSADC1_CTRL1_bit at HSADC1_CTRL1.B6;
    sbit  CHNCFG_L3_HSADC1_CTRL1_bit at HSADC1_CTRL1.B7;
    sbit  HLMTIE_HSADC1_CTRL1_bit at HSADC1_CTRL1.B8;
    sbit  LLMTIE_HSADC1_CTRL1_bit at HSADC1_CTRL1.B9;
    sbit  ZCIE_HSADC1_CTRL1_bit at HSADC1_CTRL1.B10;
    sbit  EOSIEA_HSADC1_CTRL1_bit at HSADC1_CTRL1.B11;
    sbit  SYNCA_HSADC1_CTRL1_bit at HSADC1_CTRL1.B12;
    sbit  STARTA_HSADC1_CTRL1_bit at HSADC1_CTRL1.B13;
    sbit  STOPA_HSADC1_CTRL1_bit at HSADC1_CTRL1.B14;
    sbit  DMAENA_HSADC1_CTRL1_bit at HSADC1_CTRL1.B15;

sfr unsigned int   volatile HSADC1_CTRL2         absolute 0x400DC002;
    sbit  DIVA0_HSADC1_CTRL2_bit at HSADC1_CTRL2.B0;
    sbit  DIVA1_HSADC1_CTRL2_bit at HSADC1_CTRL2.B1;
    sbit  DIVA2_HSADC1_CTRL2_bit at HSADC1_CTRL2.B2;
    sbit  DIVA3_HSADC1_CTRL2_bit at HSADC1_CTRL2.B3;
    sbit  DIVA4_HSADC1_CTRL2_bit at HSADC1_CTRL2.B4;
    sbit  DIVA5_HSADC1_CTRL2_bit at HSADC1_CTRL2.B5;
    sbit  SIMULT_HSADC1_CTRL2_bit at HSADC1_CTRL2.B6;
    sbit  CHNCFG_H0_HSADC1_CTRL2_bit at HSADC1_CTRL2.B7;
    sbit  CHNCFG_H1_HSADC1_CTRL2_bit at HSADC1_CTRL2.B8;
    sbit  CHNCFG_H2_HSADC1_CTRL2_bit at HSADC1_CTRL2.B9;
    sbit  CHNCFG_H3_HSADC1_CTRL2_bit at HSADC1_CTRL2.B10;
    sbit  EOSIEB_HSADC1_CTRL2_bit at HSADC1_CTRL2.B11;
    sbit  SYNCB_HSADC1_CTRL2_bit at HSADC1_CTRL2.B12;
    sbit  STARTB_HSADC1_CTRL2_bit at HSADC1_CTRL2.B13;
    sbit  STOPB_HSADC1_CTRL2_bit at HSADC1_CTRL2.B14;
    sbit  DMAENB_HSADC1_CTRL2_bit at HSADC1_CTRL2.B15;

sfr unsigned int   volatile HSADC1_ZXCTRL1       absolute 0x400DC004;
    sbit  ZCE00_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B0;
    sbit  ZCE01_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B1;
    sbit  ZCE10_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B2;
    sbit  ZCE11_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B3;
    sbit  ZCE20_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B4;
    sbit  ZCE21_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B5;
    sbit  ZCE30_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B6;
    sbit  ZCE31_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B7;
    sbit  ZCE40_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B8;
    sbit  ZCE41_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B9;
    sbit  ZCE50_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B10;
    sbit  ZCE51_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B11;
    sbit  ZCE60_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B12;
    sbit  ZCE61_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B13;
    sbit  ZCE70_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B14;
    sbit  ZCE71_HSADC1_ZXCTRL1_bit at HSADC1_ZXCTRL1.B15;

sfr unsigned int   volatile HSADC1_ZXCTRL2       absolute 0x400DC006;
    sbit  ZCE80_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B0;
    sbit  ZCE81_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B1;
    sbit  ZCE90_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B2;
    sbit  ZCE91_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B3;
    sbit  ZCE100_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B4;
    sbit  ZCE101_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B5;
    sbit  ZCE110_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B6;
    sbit  ZCE111_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B7;
    sbit  ZCE120_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B8;
    sbit  ZCE121_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B9;
    sbit  ZCE130_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B10;
    sbit  ZCE131_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B11;
    sbit  ZCE140_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B12;
    sbit  ZCE141_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B13;
    sbit  ZCE150_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B14;
    sbit  ZCE151_HSADC1_ZXCTRL2_bit at HSADC1_ZXCTRL2.B15;

sfr unsigned int   volatile HSADC1_CLIST1        absolute 0x400DC008;
    sbit  SAMPLE00_HSADC1_CLIST1_bit at HSADC1_CLIST1.B0;
    sbit  SAMPLE01_HSADC1_CLIST1_bit at HSADC1_CLIST1.B1;
    sbit  SAMPLE02_HSADC1_CLIST1_bit at HSADC1_CLIST1.B2;
    sbit  SAMPLE03_HSADC1_CLIST1_bit at HSADC1_CLIST1.B3;
    sbit  SAMPLE10_HSADC1_CLIST1_bit at HSADC1_CLIST1.B4;
    sbit  SAMPLE11_HSADC1_CLIST1_bit at HSADC1_CLIST1.B5;
    sbit  SAMPLE12_HSADC1_CLIST1_bit at HSADC1_CLIST1.B6;
    sbit  SAMPLE13_HSADC1_CLIST1_bit at HSADC1_CLIST1.B7;
    sbit  SAMPLE20_HSADC1_CLIST1_bit at HSADC1_CLIST1.B8;
    sbit  SAMPLE21_HSADC1_CLIST1_bit at HSADC1_CLIST1.B9;
    sbit  SAMPLE22_HSADC1_CLIST1_bit at HSADC1_CLIST1.B10;
    sbit  SAMPLE23_HSADC1_CLIST1_bit at HSADC1_CLIST1.B11;
    sbit  SAMPLE30_HSADC1_CLIST1_bit at HSADC1_CLIST1.B12;
    sbit  SAMPLE31_HSADC1_CLIST1_bit at HSADC1_CLIST1.B13;
    sbit  SAMPLE32_HSADC1_CLIST1_bit at HSADC1_CLIST1.B14;
    sbit  SAMPLE33_HSADC1_CLIST1_bit at HSADC1_CLIST1.B15;

sfr unsigned int   volatile HSADC1_CLIST2        absolute 0x400DC00A;
    sbit  SAMPLE40_HSADC1_CLIST2_bit at HSADC1_CLIST2.B0;
    sbit  SAMPLE41_HSADC1_CLIST2_bit at HSADC1_CLIST2.B1;
    sbit  SAMPLE42_HSADC1_CLIST2_bit at HSADC1_CLIST2.B2;
    sbit  SAMPLE43_HSADC1_CLIST2_bit at HSADC1_CLIST2.B3;
    sbit  SAMPLE50_HSADC1_CLIST2_bit at HSADC1_CLIST2.B4;
    sbit  SAMPLE51_HSADC1_CLIST2_bit at HSADC1_CLIST2.B5;
    sbit  SAMPLE52_HSADC1_CLIST2_bit at HSADC1_CLIST2.B6;
    sbit  SAMPLE53_HSADC1_CLIST2_bit at HSADC1_CLIST2.B7;
    sbit  SAMPLE60_HSADC1_CLIST2_bit at HSADC1_CLIST2.B8;
    sbit  SAMPLE61_HSADC1_CLIST2_bit at HSADC1_CLIST2.B9;
    sbit  SAMPLE62_HSADC1_CLIST2_bit at HSADC1_CLIST2.B10;
    sbit  SAMPLE63_HSADC1_CLIST2_bit at HSADC1_CLIST2.B11;
    sbit  SAMPLE70_HSADC1_CLIST2_bit at HSADC1_CLIST2.B12;
    sbit  SAMPLE71_HSADC1_CLIST2_bit at HSADC1_CLIST2.B13;
    sbit  SAMPLE72_HSADC1_CLIST2_bit at HSADC1_CLIST2.B14;
    sbit  SAMPLE73_HSADC1_CLIST2_bit at HSADC1_CLIST2.B15;

sfr unsigned int   volatile HSADC1_CLIST3        absolute 0x400DC00C;
    sbit  SAMPLE80_HSADC1_CLIST3_bit at HSADC1_CLIST3.B0;
    sbit  SAMPLE81_HSADC1_CLIST3_bit at HSADC1_CLIST3.B1;
    sbit  SAMPLE82_HSADC1_CLIST3_bit at HSADC1_CLIST3.B2;
    sbit  SAMPLE83_HSADC1_CLIST3_bit at HSADC1_CLIST3.B3;
    sbit  SAMPLE90_HSADC1_CLIST3_bit at HSADC1_CLIST3.B4;
    sbit  SAMPLE91_HSADC1_CLIST3_bit at HSADC1_CLIST3.B5;
    sbit  SAMPLE92_HSADC1_CLIST3_bit at HSADC1_CLIST3.B6;
    sbit  SAMPLE93_HSADC1_CLIST3_bit at HSADC1_CLIST3.B7;
    sbit  SAMPLE100_HSADC1_CLIST3_bit at HSADC1_CLIST3.B8;
    sbit  SAMPLE101_HSADC1_CLIST3_bit at HSADC1_CLIST3.B9;
    sbit  SAMPLE102_HSADC1_CLIST3_bit at HSADC1_CLIST3.B10;
    sbit  SAMPLE103_HSADC1_CLIST3_bit at HSADC1_CLIST3.B11;
    sbit  SAMPLE110_HSADC1_CLIST3_bit at HSADC1_CLIST3.B12;
    sbit  SAMPLE111_HSADC1_CLIST3_bit at HSADC1_CLIST3.B13;
    sbit  SAMPLE112_HSADC1_CLIST3_bit at HSADC1_CLIST3.B14;
    sbit  SAMPLE113_HSADC1_CLIST3_bit at HSADC1_CLIST3.B15;

sfr unsigned int   volatile HSADC1_CLIST4        absolute 0x400DC00E;
    sbit  SAMPLE120_HSADC1_CLIST4_bit at HSADC1_CLIST4.B0;
    sbit  SAMPLE121_HSADC1_CLIST4_bit at HSADC1_CLIST4.B1;
    sbit  SAMPLE122_HSADC1_CLIST4_bit at HSADC1_CLIST4.B2;
    sbit  SAMPLE123_HSADC1_CLIST4_bit at HSADC1_CLIST4.B3;
    sbit  SAMPLE130_HSADC1_CLIST4_bit at HSADC1_CLIST4.B4;
    sbit  SAMPLE131_HSADC1_CLIST4_bit at HSADC1_CLIST4.B5;
    sbit  SAMPLE132_HSADC1_CLIST4_bit at HSADC1_CLIST4.B6;
    sbit  SAMPLE133_HSADC1_CLIST4_bit at HSADC1_CLIST4.B7;
    sbit  SAMPLE140_HSADC1_CLIST4_bit at HSADC1_CLIST4.B8;
    sbit  SAMPLE141_HSADC1_CLIST4_bit at HSADC1_CLIST4.B9;
    sbit  SAMPLE142_HSADC1_CLIST4_bit at HSADC1_CLIST4.B10;
    sbit  SAMPLE143_HSADC1_CLIST4_bit at HSADC1_CLIST4.B11;
    sbit  SAMPLE150_HSADC1_CLIST4_bit at HSADC1_CLIST4.B12;
    sbit  SAMPLE151_HSADC1_CLIST4_bit at HSADC1_CLIST4.B13;
    sbit  SAMPLE152_HSADC1_CLIST4_bit at HSADC1_CLIST4.B14;
    sbit  SAMPLE153_HSADC1_CLIST4_bit at HSADC1_CLIST4.B15;

sfr unsigned int   volatile HSADC1_SDIS          absolute 0x400DC010;
    sbit  DS0_HSADC1_SDIS_bit at HSADC1_SDIS.B0;
    sbit  DS1_HSADC1_SDIS_bit at HSADC1_SDIS.B1;
    sbit  DS2_HSADC1_SDIS_bit at HSADC1_SDIS.B2;
    sbit  DS3_HSADC1_SDIS_bit at HSADC1_SDIS.B3;
    sbit  DS4_HSADC1_SDIS_bit at HSADC1_SDIS.B4;
    sbit  DS5_HSADC1_SDIS_bit at HSADC1_SDIS.B5;
    sbit  DS6_HSADC1_SDIS_bit at HSADC1_SDIS.B6;
    sbit  DS7_HSADC1_SDIS_bit at HSADC1_SDIS.B7;
    sbit  DS8_HSADC1_SDIS_bit at HSADC1_SDIS.B8;
    sbit  DS9_HSADC1_SDIS_bit at HSADC1_SDIS.B9;
    sbit  DS10_HSADC1_SDIS_bit at HSADC1_SDIS.B10;
    sbit  DS11_HSADC1_SDIS_bit at HSADC1_SDIS.B11;
    sbit  DS12_HSADC1_SDIS_bit at HSADC1_SDIS.B12;
    sbit  DS13_HSADC1_SDIS_bit at HSADC1_SDIS.B13;
    sbit  DS14_HSADC1_SDIS_bit at HSADC1_SDIS.B14;
    sbit  DS15_HSADC1_SDIS_bit at HSADC1_SDIS.B15;

sfr unsigned int   volatile HSADC1_STAT          absolute 0x400DC012;
    sbit  CALONA_HSADC1_STAT_bit at HSADC1_STAT.B0;
    sbit  CALONB_HSADC1_STAT_bit at HSADC1_STAT.B1;
    sbit  DUMMYA_HSADC1_STAT_bit at HSADC1_STAT.B2;
    sbit  DUMMYB_HSADC1_STAT_bit at HSADC1_STAT.B3;
    sbit  EOCALIA_HSADC1_STAT_bit at HSADC1_STAT.B4;
    sbit  EOCALIB_HSADC1_STAT_bit at HSADC1_STAT.B5;
    sbit  HLMTI_HSADC1_STAT_bit at HSADC1_STAT.B8;
    sbit  LLMTI_HSADC1_STAT_bit at HSADC1_STAT.B9;
    sbit  ZCI_HSADC1_STAT_bit at HSADC1_STAT.B10;
    sbit  EOSIA_HSADC1_STAT_bit at HSADC1_STAT.B11;
    sbit  EOSIB_HSADC1_STAT_bit at HSADC1_STAT.B12;
    sbit  CIPB_HSADC1_STAT_bit at HSADC1_STAT.B14;
    sbit  CIPA_HSADC1_STAT_bit at HSADC1_STAT.B15;

sfr unsigned int   volatile HSADC1_RDY           absolute 0x400DC014;
    sbit  RDY0_HSADC1_RDY_bit at HSADC1_RDY.B0;
    sbit  RDY1_HSADC1_RDY_bit at HSADC1_RDY.B1;
    sbit  RDY2_HSADC1_RDY_bit at HSADC1_RDY.B2;
    sbit  RDY3_HSADC1_RDY_bit at HSADC1_RDY.B3;
    sbit  RDY4_HSADC1_RDY_bit at HSADC1_RDY.B4;
    sbit  RDY5_HSADC1_RDY_bit at HSADC1_RDY.B5;
    sbit  RDY6_HSADC1_RDY_bit at HSADC1_RDY.B6;
    sbit  RDY7_HSADC1_RDY_bit at HSADC1_RDY.B7;
    sbit  RDY8_HSADC1_RDY_bit at HSADC1_RDY.B8;
    sbit  RDY9_HSADC1_RDY_bit at HSADC1_RDY.B9;
    sbit  RDY10_HSADC1_RDY_bit at HSADC1_RDY.B10;
    sbit  RDY11_HSADC1_RDY_bit at HSADC1_RDY.B11;
    sbit  RDY12_HSADC1_RDY_bit at HSADC1_RDY.B12;
    sbit  RDY13_HSADC1_RDY_bit at HSADC1_RDY.B13;
    sbit  RDY14_HSADC1_RDY_bit at HSADC1_RDY.B14;
    sbit  RDY15_HSADC1_RDY_bit at HSADC1_RDY.B15;

sfr unsigned int   volatile HSADC1_LOLIMSTAT     absolute 0x400DC016;
    sbit  LLS0_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B0;
    sbit  LLS1_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B1;
    sbit  LLS2_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B2;
    sbit  LLS3_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B3;
    sbit  LLS4_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B4;
    sbit  LLS5_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B5;
    sbit  LLS6_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B6;
    sbit  LLS7_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B7;
    sbit  LLS8_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B8;
    sbit  LLS9_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B9;
    sbit  LLS10_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B10;
    sbit  LLS11_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B11;
    sbit  LLS12_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B12;
    sbit  LLS13_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B13;
    sbit  LLS14_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B14;
    sbit  LLS15_HSADC1_LOLIMSTAT_bit at HSADC1_LOLIMSTAT.B15;

sfr unsigned int   volatile HSADC1_HILIMSTAT     absolute 0x400DC018;
    sbit  HLS0_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B0;
    sbit  HLS1_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B1;
    sbit  HLS2_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B2;
    sbit  HLS3_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B3;
    sbit  HLS4_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B4;
    sbit  HLS5_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B5;
    sbit  HLS6_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B6;
    sbit  HLS7_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B7;
    sbit  HLS8_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B8;
    sbit  HLS9_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B9;
    sbit  HLS10_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B10;
    sbit  HLS11_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B11;
    sbit  HLS12_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B12;
    sbit  HLS13_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B13;
    sbit  HLS14_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B14;
    sbit  HLS15_HSADC1_HILIMSTAT_bit at HSADC1_HILIMSTAT.B15;

sfr unsigned int   volatile HSADC1_ZXSTAT        absolute 0x400DC01A;
    sbit  ZCS0_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B0;
    sbit  ZCS1_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B1;
    sbit  ZCS2_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B2;
    sbit  ZCS3_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B3;
    sbit  ZCS4_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B4;
    sbit  ZCS5_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B5;
    sbit  ZCS6_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B6;
    sbit  ZCS7_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B7;
    sbit  ZCS8_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B8;
    sbit  ZCS9_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B9;
    sbit  ZCS10_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B10;
    sbit  ZCS11_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B11;
    sbit  ZCS12_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B12;
    sbit  ZCS13_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B13;
    sbit  ZCS14_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B14;
    sbit  ZCS15_HSADC1_ZXSTAT_bit at HSADC1_ZXSTAT.B15;

sfr unsigned int   volatile HSADC1_RSLT0         absolute 0x400DC01C;
    sbit  RSLT0_HSADC1_RSLT0_bit at HSADC1_RSLT0.B3;
    sbit  RSLT1_HSADC1_RSLT0_bit at HSADC1_RSLT0.B4;
    sbit  RSLT2_HSADC1_RSLT0_bit at HSADC1_RSLT0.B5;
    sbit  RSLT3_HSADC1_RSLT0_bit at HSADC1_RSLT0.B6;
    sbit  RSLT4_HSADC1_RSLT0_bit at HSADC1_RSLT0.B7;
    sbit  RSLT5_HSADC1_RSLT0_bit at HSADC1_RSLT0.B8;
    sbit  RSLT6_HSADC1_RSLT0_bit at HSADC1_RSLT0.B9;
    sbit  RSLT7_HSADC1_RSLT0_bit at HSADC1_RSLT0.B10;
    sbit  RSLT8_HSADC1_RSLT0_bit at HSADC1_RSLT0.B11;
    sbit  RSLT9_HSADC1_RSLT0_bit at HSADC1_RSLT0.B12;
    sbit  RSLT10_HSADC1_RSLT0_bit at HSADC1_RSLT0.B13;
    sbit  RSLT11_HSADC1_RSLT0_bit at HSADC1_RSLT0.B14;
    sbit  SEXT_HSADC1_RSLT0_bit at HSADC1_RSLT0.B15;

sfr unsigned int   volatile HSADC1_RSLT1         absolute 0x400DC01E;
    sbit  RSLT0_HSADC1_RSLT1_bit at HSADC1_RSLT1.B3;
    sbit  RSLT1_HSADC1_RSLT1_bit at HSADC1_RSLT1.B4;
    sbit  RSLT2_HSADC1_RSLT1_bit at HSADC1_RSLT1.B5;
    sbit  RSLT3_HSADC1_RSLT1_bit at HSADC1_RSLT1.B6;
    sbit  RSLT4_HSADC1_RSLT1_bit at HSADC1_RSLT1.B7;
    sbit  RSLT5_HSADC1_RSLT1_bit at HSADC1_RSLT1.B8;
    sbit  RSLT6_HSADC1_RSLT1_bit at HSADC1_RSLT1.B9;
    sbit  RSLT7_HSADC1_RSLT1_bit at HSADC1_RSLT1.B10;
    sbit  RSLT8_HSADC1_RSLT1_bit at HSADC1_RSLT1.B11;
    sbit  RSLT9_HSADC1_RSLT1_bit at HSADC1_RSLT1.B12;
    sbit  RSLT10_HSADC1_RSLT1_bit at HSADC1_RSLT1.B13;
    sbit  RSLT11_HSADC1_RSLT1_bit at HSADC1_RSLT1.B14;
    sbit  SEXT_HSADC1_RSLT1_bit at HSADC1_RSLT1.B15;

sfr unsigned int   volatile HSADC1_RSLT2         absolute 0x400DC020;
    sbit  RSLT0_HSADC1_RSLT2_bit at HSADC1_RSLT2.B3;
    sbit  RSLT1_HSADC1_RSLT2_bit at HSADC1_RSLT2.B4;
    sbit  RSLT2_HSADC1_RSLT2_bit at HSADC1_RSLT2.B5;
    sbit  RSLT3_HSADC1_RSLT2_bit at HSADC1_RSLT2.B6;
    sbit  RSLT4_HSADC1_RSLT2_bit at HSADC1_RSLT2.B7;
    sbit  RSLT5_HSADC1_RSLT2_bit at HSADC1_RSLT2.B8;
    sbit  RSLT6_HSADC1_RSLT2_bit at HSADC1_RSLT2.B9;
    sbit  RSLT7_HSADC1_RSLT2_bit at HSADC1_RSLT2.B10;
    sbit  RSLT8_HSADC1_RSLT2_bit at HSADC1_RSLT2.B11;
    sbit  RSLT9_HSADC1_RSLT2_bit at HSADC1_RSLT2.B12;
    sbit  RSLT10_HSADC1_RSLT2_bit at HSADC1_RSLT2.B13;
    sbit  RSLT11_HSADC1_RSLT2_bit at HSADC1_RSLT2.B14;
    sbit  SEXT_HSADC1_RSLT2_bit at HSADC1_RSLT2.B15;

sfr unsigned int   volatile HSADC1_RSLT3         absolute 0x400DC022;
    sbit  RSLT0_HSADC1_RSLT3_bit at HSADC1_RSLT3.B3;
    sbit  RSLT1_HSADC1_RSLT3_bit at HSADC1_RSLT3.B4;
    sbit  RSLT2_HSADC1_RSLT3_bit at HSADC1_RSLT3.B5;
    sbit  RSLT3_HSADC1_RSLT3_bit at HSADC1_RSLT3.B6;
    sbit  RSLT4_HSADC1_RSLT3_bit at HSADC1_RSLT3.B7;
    sbit  RSLT5_HSADC1_RSLT3_bit at HSADC1_RSLT3.B8;
    sbit  RSLT6_HSADC1_RSLT3_bit at HSADC1_RSLT3.B9;
    sbit  RSLT7_HSADC1_RSLT3_bit at HSADC1_RSLT3.B10;
    sbit  RSLT8_HSADC1_RSLT3_bit at HSADC1_RSLT3.B11;
    sbit  RSLT9_HSADC1_RSLT3_bit at HSADC1_RSLT3.B12;
    sbit  RSLT10_HSADC1_RSLT3_bit at HSADC1_RSLT3.B13;
    sbit  RSLT11_HSADC1_RSLT3_bit at HSADC1_RSLT3.B14;
    sbit  SEXT_HSADC1_RSLT3_bit at HSADC1_RSLT3.B15;

sfr unsigned int   volatile HSADC1_RSLT4         absolute 0x400DC024;
    sbit  RSLT0_HSADC1_RSLT4_bit at HSADC1_RSLT4.B3;
    sbit  RSLT1_HSADC1_RSLT4_bit at HSADC1_RSLT4.B4;
    sbit  RSLT2_HSADC1_RSLT4_bit at HSADC1_RSLT4.B5;
    sbit  RSLT3_HSADC1_RSLT4_bit at HSADC1_RSLT4.B6;
    sbit  RSLT4_HSADC1_RSLT4_bit at HSADC1_RSLT4.B7;
    sbit  RSLT5_HSADC1_RSLT4_bit at HSADC1_RSLT4.B8;
    sbit  RSLT6_HSADC1_RSLT4_bit at HSADC1_RSLT4.B9;
    sbit  RSLT7_HSADC1_RSLT4_bit at HSADC1_RSLT4.B10;
    sbit  RSLT8_HSADC1_RSLT4_bit at HSADC1_RSLT4.B11;
    sbit  RSLT9_HSADC1_RSLT4_bit at HSADC1_RSLT4.B12;
    sbit  RSLT10_HSADC1_RSLT4_bit at HSADC1_RSLT4.B13;
    sbit  RSLT11_HSADC1_RSLT4_bit at HSADC1_RSLT4.B14;
    sbit  SEXT_HSADC1_RSLT4_bit at HSADC1_RSLT4.B15;

sfr unsigned int   volatile HSADC1_RSLT5         absolute 0x400DC026;
    sbit  RSLT0_HSADC1_RSLT5_bit at HSADC1_RSLT5.B3;
    sbit  RSLT1_HSADC1_RSLT5_bit at HSADC1_RSLT5.B4;
    sbit  RSLT2_HSADC1_RSLT5_bit at HSADC1_RSLT5.B5;
    sbit  RSLT3_HSADC1_RSLT5_bit at HSADC1_RSLT5.B6;
    sbit  RSLT4_HSADC1_RSLT5_bit at HSADC1_RSLT5.B7;
    sbit  RSLT5_HSADC1_RSLT5_bit at HSADC1_RSLT5.B8;
    sbit  RSLT6_HSADC1_RSLT5_bit at HSADC1_RSLT5.B9;
    sbit  RSLT7_HSADC1_RSLT5_bit at HSADC1_RSLT5.B10;
    sbit  RSLT8_HSADC1_RSLT5_bit at HSADC1_RSLT5.B11;
    sbit  RSLT9_HSADC1_RSLT5_bit at HSADC1_RSLT5.B12;
    sbit  RSLT10_HSADC1_RSLT5_bit at HSADC1_RSLT5.B13;
    sbit  RSLT11_HSADC1_RSLT5_bit at HSADC1_RSLT5.B14;
    sbit  SEXT_HSADC1_RSLT5_bit at HSADC1_RSLT5.B15;

sfr unsigned int   volatile HSADC1_RSLT6         absolute 0x400DC028;
    sbit  RSLT0_HSADC1_RSLT6_bit at HSADC1_RSLT6.B3;
    sbit  RSLT1_HSADC1_RSLT6_bit at HSADC1_RSLT6.B4;
    sbit  RSLT2_HSADC1_RSLT6_bit at HSADC1_RSLT6.B5;
    sbit  RSLT3_HSADC1_RSLT6_bit at HSADC1_RSLT6.B6;
    sbit  RSLT4_HSADC1_RSLT6_bit at HSADC1_RSLT6.B7;
    sbit  RSLT5_HSADC1_RSLT6_bit at HSADC1_RSLT6.B8;
    sbit  RSLT6_HSADC1_RSLT6_bit at HSADC1_RSLT6.B9;
    sbit  RSLT7_HSADC1_RSLT6_bit at HSADC1_RSLT6.B10;
    sbit  RSLT8_HSADC1_RSLT6_bit at HSADC1_RSLT6.B11;
    sbit  RSLT9_HSADC1_RSLT6_bit at HSADC1_RSLT6.B12;
    sbit  RSLT10_HSADC1_RSLT6_bit at HSADC1_RSLT6.B13;
    sbit  RSLT11_HSADC1_RSLT6_bit at HSADC1_RSLT6.B14;
    sbit  SEXT_HSADC1_RSLT6_bit at HSADC1_RSLT6.B15;

sfr unsigned int   volatile HSADC1_RSLT7         absolute 0x400DC02A;
    sbit  RSLT0_HSADC1_RSLT7_bit at HSADC1_RSLT7.B3;
    sbit  RSLT1_HSADC1_RSLT7_bit at HSADC1_RSLT7.B4;
    sbit  RSLT2_HSADC1_RSLT7_bit at HSADC1_RSLT7.B5;
    sbit  RSLT3_HSADC1_RSLT7_bit at HSADC1_RSLT7.B6;
    sbit  RSLT4_HSADC1_RSLT7_bit at HSADC1_RSLT7.B7;
    sbit  RSLT5_HSADC1_RSLT7_bit at HSADC1_RSLT7.B8;
    sbit  RSLT6_HSADC1_RSLT7_bit at HSADC1_RSLT7.B9;
    sbit  RSLT7_HSADC1_RSLT7_bit at HSADC1_RSLT7.B10;
    sbit  RSLT8_HSADC1_RSLT7_bit at HSADC1_RSLT7.B11;
    sbit  RSLT9_HSADC1_RSLT7_bit at HSADC1_RSLT7.B12;
    sbit  RSLT10_HSADC1_RSLT7_bit at HSADC1_RSLT7.B13;
    sbit  RSLT11_HSADC1_RSLT7_bit at HSADC1_RSLT7.B14;
    sbit  SEXT_HSADC1_RSLT7_bit at HSADC1_RSLT7.B15;

sfr unsigned int   volatile HSADC1_RSLT8         absolute 0x400DC02C;
    sbit  RSLT0_HSADC1_RSLT8_bit at HSADC1_RSLT8.B3;
    sbit  RSLT1_HSADC1_RSLT8_bit at HSADC1_RSLT8.B4;
    sbit  RSLT2_HSADC1_RSLT8_bit at HSADC1_RSLT8.B5;
    sbit  RSLT3_HSADC1_RSLT8_bit at HSADC1_RSLT8.B6;
    sbit  RSLT4_HSADC1_RSLT8_bit at HSADC1_RSLT8.B7;
    sbit  RSLT5_HSADC1_RSLT8_bit at HSADC1_RSLT8.B8;
    sbit  RSLT6_HSADC1_RSLT8_bit at HSADC1_RSLT8.B9;
    sbit  RSLT7_HSADC1_RSLT8_bit at HSADC1_RSLT8.B10;
    sbit  RSLT8_HSADC1_RSLT8_bit at HSADC1_RSLT8.B11;
    sbit  RSLT9_HSADC1_RSLT8_bit at HSADC1_RSLT8.B12;
    sbit  RSLT10_HSADC1_RSLT8_bit at HSADC1_RSLT8.B13;
    sbit  RSLT11_HSADC1_RSLT8_bit at HSADC1_RSLT8.B14;
    sbit  SEXT_HSADC1_RSLT8_bit at HSADC1_RSLT8.B15;

sfr unsigned int   volatile HSADC1_RSLT9         absolute 0x400DC02E;
    sbit  RSLT0_HSADC1_RSLT9_bit at HSADC1_RSLT9.B3;
    sbit  RSLT1_HSADC1_RSLT9_bit at HSADC1_RSLT9.B4;
    sbit  RSLT2_HSADC1_RSLT9_bit at HSADC1_RSLT9.B5;
    sbit  RSLT3_HSADC1_RSLT9_bit at HSADC1_RSLT9.B6;
    sbit  RSLT4_HSADC1_RSLT9_bit at HSADC1_RSLT9.B7;
    sbit  RSLT5_HSADC1_RSLT9_bit at HSADC1_RSLT9.B8;
    sbit  RSLT6_HSADC1_RSLT9_bit at HSADC1_RSLT9.B9;
    sbit  RSLT7_HSADC1_RSLT9_bit at HSADC1_RSLT9.B10;
    sbit  RSLT8_HSADC1_RSLT9_bit at HSADC1_RSLT9.B11;
    sbit  RSLT9_HSADC1_RSLT9_bit at HSADC1_RSLT9.B12;
    sbit  RSLT10_HSADC1_RSLT9_bit at HSADC1_RSLT9.B13;
    sbit  RSLT11_HSADC1_RSLT9_bit at HSADC1_RSLT9.B14;
    sbit  SEXT_HSADC1_RSLT9_bit at HSADC1_RSLT9.B15;

sfr unsigned int   volatile HSADC1_RSLT10        absolute 0x400DC030;
    sbit  RSLT0_HSADC1_RSLT10_bit at HSADC1_RSLT10.B3;
    sbit  RSLT1_HSADC1_RSLT10_bit at HSADC1_RSLT10.B4;
    sbit  RSLT2_HSADC1_RSLT10_bit at HSADC1_RSLT10.B5;
    sbit  RSLT3_HSADC1_RSLT10_bit at HSADC1_RSLT10.B6;
    sbit  RSLT4_HSADC1_RSLT10_bit at HSADC1_RSLT10.B7;
    sbit  RSLT5_HSADC1_RSLT10_bit at HSADC1_RSLT10.B8;
    sbit  RSLT6_HSADC1_RSLT10_bit at HSADC1_RSLT10.B9;
    sbit  RSLT7_HSADC1_RSLT10_bit at HSADC1_RSLT10.B10;
    sbit  RSLT8_HSADC1_RSLT10_bit at HSADC1_RSLT10.B11;
    sbit  RSLT9_HSADC1_RSLT10_bit at HSADC1_RSLT10.B12;
    sbit  RSLT10_HSADC1_RSLT10_bit at HSADC1_RSLT10.B13;
    sbit  RSLT11_HSADC1_RSLT10_bit at HSADC1_RSLT10.B14;
    sbit  SEXT_HSADC1_RSLT10_bit at HSADC1_RSLT10.B15;

sfr unsigned int   volatile HSADC1_RSLT11        absolute 0x400DC032;
    sbit  RSLT0_HSADC1_RSLT11_bit at HSADC1_RSLT11.B3;
    sbit  RSLT1_HSADC1_RSLT11_bit at HSADC1_RSLT11.B4;
    sbit  RSLT2_HSADC1_RSLT11_bit at HSADC1_RSLT11.B5;
    sbit  RSLT3_HSADC1_RSLT11_bit at HSADC1_RSLT11.B6;
    sbit  RSLT4_HSADC1_RSLT11_bit at HSADC1_RSLT11.B7;
    sbit  RSLT5_HSADC1_RSLT11_bit at HSADC1_RSLT11.B8;
    sbit  RSLT6_HSADC1_RSLT11_bit at HSADC1_RSLT11.B9;
    sbit  RSLT7_HSADC1_RSLT11_bit at HSADC1_RSLT11.B10;
    sbit  RSLT8_HSADC1_RSLT11_bit at HSADC1_RSLT11.B11;
    sbit  RSLT9_HSADC1_RSLT11_bit at HSADC1_RSLT11.B12;
    sbit  RSLT10_HSADC1_RSLT11_bit at HSADC1_RSLT11.B13;
    sbit  RSLT11_HSADC1_RSLT11_bit at HSADC1_RSLT11.B14;
    sbit  SEXT_HSADC1_RSLT11_bit at HSADC1_RSLT11.B15;

sfr unsigned int   volatile HSADC1_RSLT12        absolute 0x400DC034;
    sbit  RSLT0_HSADC1_RSLT12_bit at HSADC1_RSLT12.B3;
    sbit  RSLT1_HSADC1_RSLT12_bit at HSADC1_RSLT12.B4;
    sbit  RSLT2_HSADC1_RSLT12_bit at HSADC1_RSLT12.B5;
    sbit  RSLT3_HSADC1_RSLT12_bit at HSADC1_RSLT12.B6;
    sbit  RSLT4_HSADC1_RSLT12_bit at HSADC1_RSLT12.B7;
    sbit  RSLT5_HSADC1_RSLT12_bit at HSADC1_RSLT12.B8;
    sbit  RSLT6_HSADC1_RSLT12_bit at HSADC1_RSLT12.B9;
    sbit  RSLT7_HSADC1_RSLT12_bit at HSADC1_RSLT12.B10;
    sbit  RSLT8_HSADC1_RSLT12_bit at HSADC1_RSLT12.B11;
    sbit  RSLT9_HSADC1_RSLT12_bit at HSADC1_RSLT12.B12;
    sbit  RSLT10_HSADC1_RSLT12_bit at HSADC1_RSLT12.B13;
    sbit  RSLT11_HSADC1_RSLT12_bit at HSADC1_RSLT12.B14;
    sbit  SEXT_HSADC1_RSLT12_bit at HSADC1_RSLT12.B15;

sfr unsigned int   volatile HSADC1_RSLT13        absolute 0x400DC036;
    sbit  RSLT0_HSADC1_RSLT13_bit at HSADC1_RSLT13.B3;
    sbit  RSLT1_HSADC1_RSLT13_bit at HSADC1_RSLT13.B4;
    sbit  RSLT2_HSADC1_RSLT13_bit at HSADC1_RSLT13.B5;
    sbit  RSLT3_HSADC1_RSLT13_bit at HSADC1_RSLT13.B6;
    sbit  RSLT4_HSADC1_RSLT13_bit at HSADC1_RSLT13.B7;
    sbit  RSLT5_HSADC1_RSLT13_bit at HSADC1_RSLT13.B8;
    sbit  RSLT6_HSADC1_RSLT13_bit at HSADC1_RSLT13.B9;
    sbit  RSLT7_HSADC1_RSLT13_bit at HSADC1_RSLT13.B10;
    sbit  RSLT8_HSADC1_RSLT13_bit at HSADC1_RSLT13.B11;
    sbit  RSLT9_HSADC1_RSLT13_bit at HSADC1_RSLT13.B12;
    sbit  RSLT10_HSADC1_RSLT13_bit at HSADC1_RSLT13.B13;
    sbit  RSLT11_HSADC1_RSLT13_bit at HSADC1_RSLT13.B14;
    sbit  SEXT_HSADC1_RSLT13_bit at HSADC1_RSLT13.B15;

sfr unsigned int   volatile HSADC1_RSLT14        absolute 0x400DC038;
    sbit  RSLT0_HSADC1_RSLT14_bit at HSADC1_RSLT14.B3;
    sbit  RSLT1_HSADC1_RSLT14_bit at HSADC1_RSLT14.B4;
    sbit  RSLT2_HSADC1_RSLT14_bit at HSADC1_RSLT14.B5;
    sbit  RSLT3_HSADC1_RSLT14_bit at HSADC1_RSLT14.B6;
    sbit  RSLT4_HSADC1_RSLT14_bit at HSADC1_RSLT14.B7;
    sbit  RSLT5_HSADC1_RSLT14_bit at HSADC1_RSLT14.B8;
    sbit  RSLT6_HSADC1_RSLT14_bit at HSADC1_RSLT14.B9;
    sbit  RSLT7_HSADC1_RSLT14_bit at HSADC1_RSLT14.B10;
    sbit  RSLT8_HSADC1_RSLT14_bit at HSADC1_RSLT14.B11;
    sbit  RSLT9_HSADC1_RSLT14_bit at HSADC1_RSLT14.B12;
    sbit  RSLT10_HSADC1_RSLT14_bit at HSADC1_RSLT14.B13;
    sbit  RSLT11_HSADC1_RSLT14_bit at HSADC1_RSLT14.B14;
    sbit  SEXT_HSADC1_RSLT14_bit at HSADC1_RSLT14.B15;

sfr unsigned int   volatile HSADC1_RSLT15        absolute 0x400DC03A;
    sbit  RSLT0_HSADC1_RSLT15_bit at HSADC1_RSLT15.B3;
    sbit  RSLT1_HSADC1_RSLT15_bit at HSADC1_RSLT15.B4;
    sbit  RSLT2_HSADC1_RSLT15_bit at HSADC1_RSLT15.B5;
    sbit  RSLT3_HSADC1_RSLT15_bit at HSADC1_RSLT15.B6;
    sbit  RSLT4_HSADC1_RSLT15_bit at HSADC1_RSLT15.B7;
    sbit  RSLT5_HSADC1_RSLT15_bit at HSADC1_RSLT15.B8;
    sbit  RSLT6_HSADC1_RSLT15_bit at HSADC1_RSLT15.B9;
    sbit  RSLT7_HSADC1_RSLT15_bit at HSADC1_RSLT15.B10;
    sbit  RSLT8_HSADC1_RSLT15_bit at HSADC1_RSLT15.B11;
    sbit  RSLT9_HSADC1_RSLT15_bit at HSADC1_RSLT15.B12;
    sbit  RSLT10_HSADC1_RSLT15_bit at HSADC1_RSLT15.B13;
    sbit  RSLT11_HSADC1_RSLT15_bit at HSADC1_RSLT15.B14;
    sbit  SEXT_HSADC1_RSLT15_bit at HSADC1_RSLT15.B15;

sfr unsigned int   volatile HSADC1_LOLIM0        absolute 0x400DC03C;
    sbit  LLMT0_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B3;
    sbit  LLMT1_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B4;
    sbit  LLMT2_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B5;
    sbit  LLMT3_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B6;
    sbit  LLMT4_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B7;
    sbit  LLMT5_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B8;
    sbit  LLMT6_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B9;
    sbit  LLMT7_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B10;
    sbit  LLMT8_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B11;
    sbit  LLMT9_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B12;
    sbit  LLMT10_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B13;
    sbit  LLMT11_HSADC1_LOLIM0_bit at HSADC1_LOLIM0.B14;

sfr unsigned int   volatile HSADC1_LOLIM1        absolute 0x400DC03E;
    sbit  LLMT0_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B3;
    sbit  LLMT1_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B4;
    sbit  LLMT2_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B5;
    sbit  LLMT3_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B6;
    sbit  LLMT4_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B7;
    sbit  LLMT5_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B8;
    sbit  LLMT6_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B9;
    sbit  LLMT7_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B10;
    sbit  LLMT8_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B11;
    sbit  LLMT9_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B12;
    sbit  LLMT10_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B13;
    sbit  LLMT11_HSADC1_LOLIM1_bit at HSADC1_LOLIM1.B14;

sfr unsigned int   volatile HSADC1_LOLIM2        absolute 0x400DC040;
    sbit  LLMT0_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B3;
    sbit  LLMT1_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B4;
    sbit  LLMT2_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B5;
    sbit  LLMT3_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B6;
    sbit  LLMT4_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B7;
    sbit  LLMT5_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B8;
    sbit  LLMT6_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B9;
    sbit  LLMT7_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B10;
    sbit  LLMT8_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B11;
    sbit  LLMT9_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B12;
    sbit  LLMT10_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B13;
    sbit  LLMT11_HSADC1_LOLIM2_bit at HSADC1_LOLIM2.B14;

sfr unsigned int   volatile HSADC1_LOLIM3        absolute 0x400DC042;
    sbit  LLMT0_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B3;
    sbit  LLMT1_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B4;
    sbit  LLMT2_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B5;
    sbit  LLMT3_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B6;
    sbit  LLMT4_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B7;
    sbit  LLMT5_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B8;
    sbit  LLMT6_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B9;
    sbit  LLMT7_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B10;
    sbit  LLMT8_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B11;
    sbit  LLMT9_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B12;
    sbit  LLMT10_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B13;
    sbit  LLMT11_HSADC1_LOLIM3_bit at HSADC1_LOLIM3.B14;

sfr unsigned int   volatile HSADC1_LOLIM4        absolute 0x400DC044;
    sbit  LLMT0_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B3;
    sbit  LLMT1_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B4;
    sbit  LLMT2_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B5;
    sbit  LLMT3_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B6;
    sbit  LLMT4_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B7;
    sbit  LLMT5_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B8;
    sbit  LLMT6_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B9;
    sbit  LLMT7_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B10;
    sbit  LLMT8_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B11;
    sbit  LLMT9_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B12;
    sbit  LLMT10_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B13;
    sbit  LLMT11_HSADC1_LOLIM4_bit at HSADC1_LOLIM4.B14;

sfr unsigned int   volatile HSADC1_LOLIM5        absolute 0x400DC046;
    sbit  LLMT0_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B3;
    sbit  LLMT1_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B4;
    sbit  LLMT2_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B5;
    sbit  LLMT3_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B6;
    sbit  LLMT4_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B7;
    sbit  LLMT5_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B8;
    sbit  LLMT6_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B9;
    sbit  LLMT7_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B10;
    sbit  LLMT8_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B11;
    sbit  LLMT9_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B12;
    sbit  LLMT10_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B13;
    sbit  LLMT11_HSADC1_LOLIM5_bit at HSADC1_LOLIM5.B14;

sfr unsigned int   volatile HSADC1_LOLIM6        absolute 0x400DC048;
    sbit  LLMT0_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B3;
    sbit  LLMT1_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B4;
    sbit  LLMT2_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B5;
    sbit  LLMT3_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B6;
    sbit  LLMT4_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B7;
    sbit  LLMT5_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B8;
    sbit  LLMT6_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B9;
    sbit  LLMT7_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B10;
    sbit  LLMT8_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B11;
    sbit  LLMT9_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B12;
    sbit  LLMT10_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B13;
    sbit  LLMT11_HSADC1_LOLIM6_bit at HSADC1_LOLIM6.B14;

sfr unsigned int   volatile HSADC1_LOLIM7        absolute 0x400DC04A;
    sbit  LLMT0_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B3;
    sbit  LLMT1_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B4;
    sbit  LLMT2_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B5;
    sbit  LLMT3_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B6;
    sbit  LLMT4_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B7;
    sbit  LLMT5_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B8;
    sbit  LLMT6_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B9;
    sbit  LLMT7_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B10;
    sbit  LLMT8_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B11;
    sbit  LLMT9_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B12;
    sbit  LLMT10_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B13;
    sbit  LLMT11_HSADC1_LOLIM7_bit at HSADC1_LOLIM7.B14;

sfr unsigned int   volatile HSADC1_LOLIM8        absolute 0x400DC04C;
    sbit  LLMT0_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B3;
    sbit  LLMT1_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B4;
    sbit  LLMT2_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B5;
    sbit  LLMT3_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B6;
    sbit  LLMT4_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B7;
    sbit  LLMT5_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B8;
    sbit  LLMT6_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B9;
    sbit  LLMT7_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B10;
    sbit  LLMT8_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B11;
    sbit  LLMT9_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B12;
    sbit  LLMT10_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B13;
    sbit  LLMT11_HSADC1_LOLIM8_bit at HSADC1_LOLIM8.B14;

sfr unsigned int   volatile HSADC1_LOLIM9        absolute 0x400DC04E;
    sbit  LLMT0_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B3;
    sbit  LLMT1_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B4;
    sbit  LLMT2_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B5;
    sbit  LLMT3_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B6;
    sbit  LLMT4_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B7;
    sbit  LLMT5_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B8;
    sbit  LLMT6_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B9;
    sbit  LLMT7_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B10;
    sbit  LLMT8_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B11;
    sbit  LLMT9_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B12;
    sbit  LLMT10_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B13;
    sbit  LLMT11_HSADC1_LOLIM9_bit at HSADC1_LOLIM9.B14;

sfr unsigned int   volatile HSADC1_LOLIM10       absolute 0x400DC050;
    sbit  LLMT0_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B3;
    sbit  LLMT1_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B4;
    sbit  LLMT2_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B5;
    sbit  LLMT3_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B6;
    sbit  LLMT4_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B7;
    sbit  LLMT5_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B8;
    sbit  LLMT6_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B9;
    sbit  LLMT7_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B10;
    sbit  LLMT8_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B11;
    sbit  LLMT9_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B12;
    sbit  LLMT10_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B13;
    sbit  LLMT11_HSADC1_LOLIM10_bit at HSADC1_LOLIM10.B14;

sfr unsigned int   volatile HSADC1_LOLIM11       absolute 0x400DC052;
    sbit  LLMT0_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B3;
    sbit  LLMT1_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B4;
    sbit  LLMT2_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B5;
    sbit  LLMT3_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B6;
    sbit  LLMT4_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B7;
    sbit  LLMT5_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B8;
    sbit  LLMT6_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B9;
    sbit  LLMT7_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B10;
    sbit  LLMT8_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B11;
    sbit  LLMT9_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B12;
    sbit  LLMT10_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B13;
    sbit  LLMT11_HSADC1_LOLIM11_bit at HSADC1_LOLIM11.B14;

sfr unsigned int   volatile HSADC1_LOLIM12       absolute 0x400DC054;
    sbit  LLMT0_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B3;
    sbit  LLMT1_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B4;
    sbit  LLMT2_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B5;
    sbit  LLMT3_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B6;
    sbit  LLMT4_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B7;
    sbit  LLMT5_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B8;
    sbit  LLMT6_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B9;
    sbit  LLMT7_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B10;
    sbit  LLMT8_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B11;
    sbit  LLMT9_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B12;
    sbit  LLMT10_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B13;
    sbit  LLMT11_HSADC1_LOLIM12_bit at HSADC1_LOLIM12.B14;

sfr unsigned int   volatile HSADC1_LOLIM13       absolute 0x400DC056;
    sbit  LLMT0_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B3;
    sbit  LLMT1_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B4;
    sbit  LLMT2_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B5;
    sbit  LLMT3_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B6;
    sbit  LLMT4_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B7;
    sbit  LLMT5_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B8;
    sbit  LLMT6_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B9;
    sbit  LLMT7_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B10;
    sbit  LLMT8_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B11;
    sbit  LLMT9_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B12;
    sbit  LLMT10_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B13;
    sbit  LLMT11_HSADC1_LOLIM13_bit at HSADC1_LOLIM13.B14;

sfr unsigned int   volatile HSADC1_LOLIM14       absolute 0x400DC058;
    sbit  LLMT0_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B3;
    sbit  LLMT1_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B4;
    sbit  LLMT2_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B5;
    sbit  LLMT3_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B6;
    sbit  LLMT4_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B7;
    sbit  LLMT5_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B8;
    sbit  LLMT6_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B9;
    sbit  LLMT7_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B10;
    sbit  LLMT8_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B11;
    sbit  LLMT9_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B12;
    sbit  LLMT10_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B13;
    sbit  LLMT11_HSADC1_LOLIM14_bit at HSADC1_LOLIM14.B14;

sfr unsigned int   volatile HSADC1_LOLIM15       absolute 0x400DC05A;
    sbit  LLMT0_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B3;
    sbit  LLMT1_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B4;
    sbit  LLMT2_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B5;
    sbit  LLMT3_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B6;
    sbit  LLMT4_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B7;
    sbit  LLMT5_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B8;
    sbit  LLMT6_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B9;
    sbit  LLMT7_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B10;
    sbit  LLMT8_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B11;
    sbit  LLMT9_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B12;
    sbit  LLMT10_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B13;
    sbit  LLMT11_HSADC1_LOLIM15_bit at HSADC1_LOLIM15.B14;

sfr unsigned int   volatile HSADC1_HILIM0        absolute 0x400DC05C;
    sbit  HLMT0_HSADC1_HILIM0_bit at HSADC1_HILIM0.B3;
    sbit  HLMT1_HSADC1_HILIM0_bit at HSADC1_HILIM0.B4;
    sbit  HLMT2_HSADC1_HILIM0_bit at HSADC1_HILIM0.B5;
    sbit  HLMT3_HSADC1_HILIM0_bit at HSADC1_HILIM0.B6;
    sbit  HLMT4_HSADC1_HILIM0_bit at HSADC1_HILIM0.B7;
    sbit  HLMT5_HSADC1_HILIM0_bit at HSADC1_HILIM0.B8;
    sbit  HLMT6_HSADC1_HILIM0_bit at HSADC1_HILIM0.B9;
    sbit  HLMT7_HSADC1_HILIM0_bit at HSADC1_HILIM0.B10;
    sbit  HLMT8_HSADC1_HILIM0_bit at HSADC1_HILIM0.B11;
    sbit  HLMT9_HSADC1_HILIM0_bit at HSADC1_HILIM0.B12;
    sbit  HLMT10_HSADC1_HILIM0_bit at HSADC1_HILIM0.B13;
    sbit  HLMT11_HSADC1_HILIM0_bit at HSADC1_HILIM0.B14;

sfr unsigned int   volatile HSADC1_HILIM1        absolute 0x400DC05E;
    sbit  HLMT0_HSADC1_HILIM1_bit at HSADC1_HILIM1.B3;
    sbit  HLMT1_HSADC1_HILIM1_bit at HSADC1_HILIM1.B4;
    sbit  HLMT2_HSADC1_HILIM1_bit at HSADC1_HILIM1.B5;
    sbit  HLMT3_HSADC1_HILIM1_bit at HSADC1_HILIM1.B6;
    sbit  HLMT4_HSADC1_HILIM1_bit at HSADC1_HILIM1.B7;
    sbit  HLMT5_HSADC1_HILIM1_bit at HSADC1_HILIM1.B8;
    sbit  HLMT6_HSADC1_HILIM1_bit at HSADC1_HILIM1.B9;
    sbit  HLMT7_HSADC1_HILIM1_bit at HSADC1_HILIM1.B10;
    sbit  HLMT8_HSADC1_HILIM1_bit at HSADC1_HILIM1.B11;
    sbit  HLMT9_HSADC1_HILIM1_bit at HSADC1_HILIM1.B12;
    sbit  HLMT10_HSADC1_HILIM1_bit at HSADC1_HILIM1.B13;
    sbit  HLMT11_HSADC1_HILIM1_bit at HSADC1_HILIM1.B14;

sfr unsigned int   volatile HSADC1_HILIM2        absolute 0x400DC060;
    sbit  HLMT0_HSADC1_HILIM2_bit at HSADC1_HILIM2.B3;
    sbit  HLMT1_HSADC1_HILIM2_bit at HSADC1_HILIM2.B4;
    sbit  HLMT2_HSADC1_HILIM2_bit at HSADC1_HILIM2.B5;
    sbit  HLMT3_HSADC1_HILIM2_bit at HSADC1_HILIM2.B6;
    sbit  HLMT4_HSADC1_HILIM2_bit at HSADC1_HILIM2.B7;
    sbit  HLMT5_HSADC1_HILIM2_bit at HSADC1_HILIM2.B8;
    sbit  HLMT6_HSADC1_HILIM2_bit at HSADC1_HILIM2.B9;
    sbit  HLMT7_HSADC1_HILIM2_bit at HSADC1_HILIM2.B10;
    sbit  HLMT8_HSADC1_HILIM2_bit at HSADC1_HILIM2.B11;
    sbit  HLMT9_HSADC1_HILIM2_bit at HSADC1_HILIM2.B12;
    sbit  HLMT10_HSADC1_HILIM2_bit at HSADC1_HILIM2.B13;
    sbit  HLMT11_HSADC1_HILIM2_bit at HSADC1_HILIM2.B14;

sfr unsigned int   volatile HSADC1_HILIM3        absolute 0x400DC062;
    sbit  HLMT0_HSADC1_HILIM3_bit at HSADC1_HILIM3.B3;
    sbit  HLMT1_HSADC1_HILIM3_bit at HSADC1_HILIM3.B4;
    sbit  HLMT2_HSADC1_HILIM3_bit at HSADC1_HILIM3.B5;
    sbit  HLMT3_HSADC1_HILIM3_bit at HSADC1_HILIM3.B6;
    sbit  HLMT4_HSADC1_HILIM3_bit at HSADC1_HILIM3.B7;
    sbit  HLMT5_HSADC1_HILIM3_bit at HSADC1_HILIM3.B8;
    sbit  HLMT6_HSADC1_HILIM3_bit at HSADC1_HILIM3.B9;
    sbit  HLMT7_HSADC1_HILIM3_bit at HSADC1_HILIM3.B10;
    sbit  HLMT8_HSADC1_HILIM3_bit at HSADC1_HILIM3.B11;
    sbit  HLMT9_HSADC1_HILIM3_bit at HSADC1_HILIM3.B12;
    sbit  HLMT10_HSADC1_HILIM3_bit at HSADC1_HILIM3.B13;
    sbit  HLMT11_HSADC1_HILIM3_bit at HSADC1_HILIM3.B14;

sfr unsigned int   volatile HSADC1_HILIM4        absolute 0x400DC064;
    sbit  HLMT0_HSADC1_HILIM4_bit at HSADC1_HILIM4.B3;
    sbit  HLMT1_HSADC1_HILIM4_bit at HSADC1_HILIM4.B4;
    sbit  HLMT2_HSADC1_HILIM4_bit at HSADC1_HILIM4.B5;
    sbit  HLMT3_HSADC1_HILIM4_bit at HSADC1_HILIM4.B6;
    sbit  HLMT4_HSADC1_HILIM4_bit at HSADC1_HILIM4.B7;
    sbit  HLMT5_HSADC1_HILIM4_bit at HSADC1_HILIM4.B8;
    sbit  HLMT6_HSADC1_HILIM4_bit at HSADC1_HILIM4.B9;
    sbit  HLMT7_HSADC1_HILIM4_bit at HSADC1_HILIM4.B10;
    sbit  HLMT8_HSADC1_HILIM4_bit at HSADC1_HILIM4.B11;
    sbit  HLMT9_HSADC1_HILIM4_bit at HSADC1_HILIM4.B12;
    sbit  HLMT10_HSADC1_HILIM4_bit at HSADC1_HILIM4.B13;
    sbit  HLMT11_HSADC1_HILIM4_bit at HSADC1_HILIM4.B14;

sfr unsigned int   volatile HSADC1_HILIM5        absolute 0x400DC066;
    sbit  HLMT0_HSADC1_HILIM5_bit at HSADC1_HILIM5.B3;
    sbit  HLMT1_HSADC1_HILIM5_bit at HSADC1_HILIM5.B4;
    sbit  HLMT2_HSADC1_HILIM5_bit at HSADC1_HILIM5.B5;
    sbit  HLMT3_HSADC1_HILIM5_bit at HSADC1_HILIM5.B6;
    sbit  HLMT4_HSADC1_HILIM5_bit at HSADC1_HILIM5.B7;
    sbit  HLMT5_HSADC1_HILIM5_bit at HSADC1_HILIM5.B8;
    sbit  HLMT6_HSADC1_HILIM5_bit at HSADC1_HILIM5.B9;
    sbit  HLMT7_HSADC1_HILIM5_bit at HSADC1_HILIM5.B10;
    sbit  HLMT8_HSADC1_HILIM5_bit at HSADC1_HILIM5.B11;
    sbit  HLMT9_HSADC1_HILIM5_bit at HSADC1_HILIM5.B12;
    sbit  HLMT10_HSADC1_HILIM5_bit at HSADC1_HILIM5.B13;
    sbit  HLMT11_HSADC1_HILIM5_bit at HSADC1_HILIM5.B14;

sfr unsigned int   volatile HSADC1_HILIM6        absolute 0x400DC068;
    sbit  HLMT0_HSADC1_HILIM6_bit at HSADC1_HILIM6.B3;
    sbit  HLMT1_HSADC1_HILIM6_bit at HSADC1_HILIM6.B4;
    sbit  HLMT2_HSADC1_HILIM6_bit at HSADC1_HILIM6.B5;
    sbit  HLMT3_HSADC1_HILIM6_bit at HSADC1_HILIM6.B6;
    sbit  HLMT4_HSADC1_HILIM6_bit at HSADC1_HILIM6.B7;
    sbit  HLMT5_HSADC1_HILIM6_bit at HSADC1_HILIM6.B8;
    sbit  HLMT6_HSADC1_HILIM6_bit at HSADC1_HILIM6.B9;
    sbit  HLMT7_HSADC1_HILIM6_bit at HSADC1_HILIM6.B10;
    sbit  HLMT8_HSADC1_HILIM6_bit at HSADC1_HILIM6.B11;
    sbit  HLMT9_HSADC1_HILIM6_bit at HSADC1_HILIM6.B12;
    sbit  HLMT10_HSADC1_HILIM6_bit at HSADC1_HILIM6.B13;
    sbit  HLMT11_HSADC1_HILIM6_bit at HSADC1_HILIM6.B14;

sfr unsigned int   volatile HSADC1_HILIM7        absolute 0x400DC06A;
    sbit  HLMT0_HSADC1_HILIM7_bit at HSADC1_HILIM7.B3;
    sbit  HLMT1_HSADC1_HILIM7_bit at HSADC1_HILIM7.B4;
    sbit  HLMT2_HSADC1_HILIM7_bit at HSADC1_HILIM7.B5;
    sbit  HLMT3_HSADC1_HILIM7_bit at HSADC1_HILIM7.B6;
    sbit  HLMT4_HSADC1_HILIM7_bit at HSADC1_HILIM7.B7;
    sbit  HLMT5_HSADC1_HILIM7_bit at HSADC1_HILIM7.B8;
    sbit  HLMT6_HSADC1_HILIM7_bit at HSADC1_HILIM7.B9;
    sbit  HLMT7_HSADC1_HILIM7_bit at HSADC1_HILIM7.B10;
    sbit  HLMT8_HSADC1_HILIM7_bit at HSADC1_HILIM7.B11;
    sbit  HLMT9_HSADC1_HILIM7_bit at HSADC1_HILIM7.B12;
    sbit  HLMT10_HSADC1_HILIM7_bit at HSADC1_HILIM7.B13;
    sbit  HLMT11_HSADC1_HILIM7_bit at HSADC1_HILIM7.B14;

sfr unsigned int   volatile HSADC1_HILIM8        absolute 0x400DC06C;
    sbit  HLMT0_HSADC1_HILIM8_bit at HSADC1_HILIM8.B3;
    sbit  HLMT1_HSADC1_HILIM8_bit at HSADC1_HILIM8.B4;
    sbit  HLMT2_HSADC1_HILIM8_bit at HSADC1_HILIM8.B5;
    sbit  HLMT3_HSADC1_HILIM8_bit at HSADC1_HILIM8.B6;
    sbit  HLMT4_HSADC1_HILIM8_bit at HSADC1_HILIM8.B7;
    sbit  HLMT5_HSADC1_HILIM8_bit at HSADC1_HILIM8.B8;
    sbit  HLMT6_HSADC1_HILIM8_bit at HSADC1_HILIM8.B9;
    sbit  HLMT7_HSADC1_HILIM8_bit at HSADC1_HILIM8.B10;
    sbit  HLMT8_HSADC1_HILIM8_bit at HSADC1_HILIM8.B11;
    sbit  HLMT9_HSADC1_HILIM8_bit at HSADC1_HILIM8.B12;
    sbit  HLMT10_HSADC1_HILIM8_bit at HSADC1_HILIM8.B13;
    sbit  HLMT11_HSADC1_HILIM8_bit at HSADC1_HILIM8.B14;

sfr unsigned int   volatile HSADC1_HILIM9        absolute 0x400DC06E;
    sbit  HLMT0_HSADC1_HILIM9_bit at HSADC1_HILIM9.B3;
    sbit  HLMT1_HSADC1_HILIM9_bit at HSADC1_HILIM9.B4;
    sbit  HLMT2_HSADC1_HILIM9_bit at HSADC1_HILIM9.B5;
    sbit  HLMT3_HSADC1_HILIM9_bit at HSADC1_HILIM9.B6;
    sbit  HLMT4_HSADC1_HILIM9_bit at HSADC1_HILIM9.B7;
    sbit  HLMT5_HSADC1_HILIM9_bit at HSADC1_HILIM9.B8;
    sbit  HLMT6_HSADC1_HILIM9_bit at HSADC1_HILIM9.B9;
    sbit  HLMT7_HSADC1_HILIM9_bit at HSADC1_HILIM9.B10;
    sbit  HLMT8_HSADC1_HILIM9_bit at HSADC1_HILIM9.B11;
    sbit  HLMT9_HSADC1_HILIM9_bit at HSADC1_HILIM9.B12;
    sbit  HLMT10_HSADC1_HILIM9_bit at HSADC1_HILIM9.B13;
    sbit  HLMT11_HSADC1_HILIM9_bit at HSADC1_HILIM9.B14;

sfr unsigned int   volatile HSADC1_HILIM10       absolute 0x400DC070;
    sbit  HLMT0_HSADC1_HILIM10_bit at HSADC1_HILIM10.B3;
    sbit  HLMT1_HSADC1_HILIM10_bit at HSADC1_HILIM10.B4;
    sbit  HLMT2_HSADC1_HILIM10_bit at HSADC1_HILIM10.B5;
    sbit  HLMT3_HSADC1_HILIM10_bit at HSADC1_HILIM10.B6;
    sbit  HLMT4_HSADC1_HILIM10_bit at HSADC1_HILIM10.B7;
    sbit  HLMT5_HSADC1_HILIM10_bit at HSADC1_HILIM10.B8;
    sbit  HLMT6_HSADC1_HILIM10_bit at HSADC1_HILIM10.B9;
    sbit  HLMT7_HSADC1_HILIM10_bit at HSADC1_HILIM10.B10;
    sbit  HLMT8_HSADC1_HILIM10_bit at HSADC1_HILIM10.B11;
    sbit  HLMT9_HSADC1_HILIM10_bit at HSADC1_HILIM10.B12;
    sbit  HLMT10_HSADC1_HILIM10_bit at HSADC1_HILIM10.B13;
    sbit  HLMT11_HSADC1_HILIM10_bit at HSADC1_HILIM10.B14;

sfr unsigned int   volatile HSADC1_HILIM11       absolute 0x400DC072;
    sbit  HLMT0_HSADC1_HILIM11_bit at HSADC1_HILIM11.B3;
    sbit  HLMT1_HSADC1_HILIM11_bit at HSADC1_HILIM11.B4;
    sbit  HLMT2_HSADC1_HILIM11_bit at HSADC1_HILIM11.B5;
    sbit  HLMT3_HSADC1_HILIM11_bit at HSADC1_HILIM11.B6;
    sbit  HLMT4_HSADC1_HILIM11_bit at HSADC1_HILIM11.B7;
    sbit  HLMT5_HSADC1_HILIM11_bit at HSADC1_HILIM11.B8;
    sbit  HLMT6_HSADC1_HILIM11_bit at HSADC1_HILIM11.B9;
    sbit  HLMT7_HSADC1_HILIM11_bit at HSADC1_HILIM11.B10;
    sbit  HLMT8_HSADC1_HILIM11_bit at HSADC1_HILIM11.B11;
    sbit  HLMT9_HSADC1_HILIM11_bit at HSADC1_HILIM11.B12;
    sbit  HLMT10_HSADC1_HILIM11_bit at HSADC1_HILIM11.B13;
    sbit  HLMT11_HSADC1_HILIM11_bit at HSADC1_HILIM11.B14;

sfr unsigned int   volatile HSADC1_HILIM12       absolute 0x400DC074;
    sbit  HLMT0_HSADC1_HILIM12_bit at HSADC1_HILIM12.B3;
    sbit  HLMT1_HSADC1_HILIM12_bit at HSADC1_HILIM12.B4;
    sbit  HLMT2_HSADC1_HILIM12_bit at HSADC1_HILIM12.B5;
    sbit  HLMT3_HSADC1_HILIM12_bit at HSADC1_HILIM12.B6;
    sbit  HLMT4_HSADC1_HILIM12_bit at HSADC1_HILIM12.B7;
    sbit  HLMT5_HSADC1_HILIM12_bit at HSADC1_HILIM12.B8;
    sbit  HLMT6_HSADC1_HILIM12_bit at HSADC1_HILIM12.B9;
    sbit  HLMT7_HSADC1_HILIM12_bit at HSADC1_HILIM12.B10;
    sbit  HLMT8_HSADC1_HILIM12_bit at HSADC1_HILIM12.B11;
    sbit  HLMT9_HSADC1_HILIM12_bit at HSADC1_HILIM12.B12;
    sbit  HLMT10_HSADC1_HILIM12_bit at HSADC1_HILIM12.B13;
    sbit  HLMT11_HSADC1_HILIM12_bit at HSADC1_HILIM12.B14;

sfr unsigned int   volatile HSADC1_HILIM13       absolute 0x400DC076;
    sbit  HLMT0_HSADC1_HILIM13_bit at HSADC1_HILIM13.B3;
    sbit  HLMT1_HSADC1_HILIM13_bit at HSADC1_HILIM13.B4;
    sbit  HLMT2_HSADC1_HILIM13_bit at HSADC1_HILIM13.B5;
    sbit  HLMT3_HSADC1_HILIM13_bit at HSADC1_HILIM13.B6;
    sbit  HLMT4_HSADC1_HILIM13_bit at HSADC1_HILIM13.B7;
    sbit  HLMT5_HSADC1_HILIM13_bit at HSADC1_HILIM13.B8;
    sbit  HLMT6_HSADC1_HILIM13_bit at HSADC1_HILIM13.B9;
    sbit  HLMT7_HSADC1_HILIM13_bit at HSADC1_HILIM13.B10;
    sbit  HLMT8_HSADC1_HILIM13_bit at HSADC1_HILIM13.B11;
    sbit  HLMT9_HSADC1_HILIM13_bit at HSADC1_HILIM13.B12;
    sbit  HLMT10_HSADC1_HILIM13_bit at HSADC1_HILIM13.B13;
    sbit  HLMT11_HSADC1_HILIM13_bit at HSADC1_HILIM13.B14;

sfr unsigned int   volatile HSADC1_HILIM14       absolute 0x400DC078;
    sbit  HLMT0_HSADC1_HILIM14_bit at HSADC1_HILIM14.B3;
    sbit  HLMT1_HSADC1_HILIM14_bit at HSADC1_HILIM14.B4;
    sbit  HLMT2_HSADC1_HILIM14_bit at HSADC1_HILIM14.B5;
    sbit  HLMT3_HSADC1_HILIM14_bit at HSADC1_HILIM14.B6;
    sbit  HLMT4_HSADC1_HILIM14_bit at HSADC1_HILIM14.B7;
    sbit  HLMT5_HSADC1_HILIM14_bit at HSADC1_HILIM14.B8;
    sbit  HLMT6_HSADC1_HILIM14_bit at HSADC1_HILIM14.B9;
    sbit  HLMT7_HSADC1_HILIM14_bit at HSADC1_HILIM14.B10;
    sbit  HLMT8_HSADC1_HILIM14_bit at HSADC1_HILIM14.B11;
    sbit  HLMT9_HSADC1_HILIM14_bit at HSADC1_HILIM14.B12;
    sbit  HLMT10_HSADC1_HILIM14_bit at HSADC1_HILIM14.B13;
    sbit  HLMT11_HSADC1_HILIM14_bit at HSADC1_HILIM14.B14;

sfr unsigned int   volatile HSADC1_HILIM15       absolute 0x400DC07A;
    sbit  HLMT0_HSADC1_HILIM15_bit at HSADC1_HILIM15.B3;
    sbit  HLMT1_HSADC1_HILIM15_bit at HSADC1_HILIM15.B4;
    sbit  HLMT2_HSADC1_HILIM15_bit at HSADC1_HILIM15.B5;
    sbit  HLMT3_HSADC1_HILIM15_bit at HSADC1_HILIM15.B6;
    sbit  HLMT4_HSADC1_HILIM15_bit at HSADC1_HILIM15.B7;
    sbit  HLMT5_HSADC1_HILIM15_bit at HSADC1_HILIM15.B8;
    sbit  HLMT6_HSADC1_HILIM15_bit at HSADC1_HILIM15.B9;
    sbit  HLMT7_HSADC1_HILIM15_bit at HSADC1_HILIM15.B10;
    sbit  HLMT8_HSADC1_HILIM15_bit at HSADC1_HILIM15.B11;
    sbit  HLMT9_HSADC1_HILIM15_bit at HSADC1_HILIM15.B12;
    sbit  HLMT10_HSADC1_HILIM15_bit at HSADC1_HILIM15.B13;
    sbit  HLMT11_HSADC1_HILIM15_bit at HSADC1_HILIM15.B14;

sfr unsigned int   volatile HSADC1_OFFST0        absolute 0x400DC07C;
    sbit  OFFSET0_HSADC1_OFFST0_bit at HSADC1_OFFST0.B3;
    sbit  OFFSET1_HSADC1_OFFST0_bit at HSADC1_OFFST0.B4;
    sbit  OFFSET2_HSADC1_OFFST0_bit at HSADC1_OFFST0.B5;
    sbit  OFFSET3_HSADC1_OFFST0_bit at HSADC1_OFFST0.B6;
    sbit  OFFSET4_HSADC1_OFFST0_bit at HSADC1_OFFST0.B7;
    sbit  OFFSET5_HSADC1_OFFST0_bit at HSADC1_OFFST0.B8;
    sbit  OFFSET6_HSADC1_OFFST0_bit at HSADC1_OFFST0.B9;
    sbit  OFFSET7_HSADC1_OFFST0_bit at HSADC1_OFFST0.B10;
    sbit  OFFSET8_HSADC1_OFFST0_bit at HSADC1_OFFST0.B11;
    sbit  OFFSET9_HSADC1_OFFST0_bit at HSADC1_OFFST0.B12;
    sbit  OFFSET10_HSADC1_OFFST0_bit at HSADC1_OFFST0.B13;
    sbit  OFFSET11_HSADC1_OFFST0_bit at HSADC1_OFFST0.B14;

sfr unsigned int   volatile HSADC1_OFFST1        absolute 0x400DC07E;
    sbit  OFFSET0_HSADC1_OFFST1_bit at HSADC1_OFFST1.B3;
    sbit  OFFSET1_HSADC1_OFFST1_bit at HSADC1_OFFST1.B4;
    sbit  OFFSET2_HSADC1_OFFST1_bit at HSADC1_OFFST1.B5;
    sbit  OFFSET3_HSADC1_OFFST1_bit at HSADC1_OFFST1.B6;
    sbit  OFFSET4_HSADC1_OFFST1_bit at HSADC1_OFFST1.B7;
    sbit  OFFSET5_HSADC1_OFFST1_bit at HSADC1_OFFST1.B8;
    sbit  OFFSET6_HSADC1_OFFST1_bit at HSADC1_OFFST1.B9;
    sbit  OFFSET7_HSADC1_OFFST1_bit at HSADC1_OFFST1.B10;
    sbit  OFFSET8_HSADC1_OFFST1_bit at HSADC1_OFFST1.B11;
    sbit  OFFSET9_HSADC1_OFFST1_bit at HSADC1_OFFST1.B12;
    sbit  OFFSET10_HSADC1_OFFST1_bit at HSADC1_OFFST1.B13;
    sbit  OFFSET11_HSADC1_OFFST1_bit at HSADC1_OFFST1.B14;

sfr unsigned int   volatile HSADC1_OFFST2        absolute 0x400DC080;
    sbit  OFFSET0_HSADC1_OFFST2_bit at HSADC1_OFFST2.B3;
    sbit  OFFSET1_HSADC1_OFFST2_bit at HSADC1_OFFST2.B4;
    sbit  OFFSET2_HSADC1_OFFST2_bit at HSADC1_OFFST2.B5;
    sbit  OFFSET3_HSADC1_OFFST2_bit at HSADC1_OFFST2.B6;
    sbit  OFFSET4_HSADC1_OFFST2_bit at HSADC1_OFFST2.B7;
    sbit  OFFSET5_HSADC1_OFFST2_bit at HSADC1_OFFST2.B8;
    sbit  OFFSET6_HSADC1_OFFST2_bit at HSADC1_OFFST2.B9;
    sbit  OFFSET7_HSADC1_OFFST2_bit at HSADC1_OFFST2.B10;
    sbit  OFFSET8_HSADC1_OFFST2_bit at HSADC1_OFFST2.B11;
    sbit  OFFSET9_HSADC1_OFFST2_bit at HSADC1_OFFST2.B12;
    sbit  OFFSET10_HSADC1_OFFST2_bit at HSADC1_OFFST2.B13;
    sbit  OFFSET11_HSADC1_OFFST2_bit at HSADC1_OFFST2.B14;

sfr unsigned int   volatile HSADC1_OFFST3        absolute 0x400DC082;
    sbit  OFFSET0_HSADC1_OFFST3_bit at HSADC1_OFFST3.B3;
    sbit  OFFSET1_HSADC1_OFFST3_bit at HSADC1_OFFST3.B4;
    sbit  OFFSET2_HSADC1_OFFST3_bit at HSADC1_OFFST3.B5;
    sbit  OFFSET3_HSADC1_OFFST3_bit at HSADC1_OFFST3.B6;
    sbit  OFFSET4_HSADC1_OFFST3_bit at HSADC1_OFFST3.B7;
    sbit  OFFSET5_HSADC1_OFFST3_bit at HSADC1_OFFST3.B8;
    sbit  OFFSET6_HSADC1_OFFST3_bit at HSADC1_OFFST3.B9;
    sbit  OFFSET7_HSADC1_OFFST3_bit at HSADC1_OFFST3.B10;
    sbit  OFFSET8_HSADC1_OFFST3_bit at HSADC1_OFFST3.B11;
    sbit  OFFSET9_HSADC1_OFFST3_bit at HSADC1_OFFST3.B12;
    sbit  OFFSET10_HSADC1_OFFST3_bit at HSADC1_OFFST3.B13;
    sbit  OFFSET11_HSADC1_OFFST3_bit at HSADC1_OFFST3.B14;

sfr unsigned int   volatile HSADC1_OFFST4        absolute 0x400DC084;
    sbit  OFFSET0_HSADC1_OFFST4_bit at HSADC1_OFFST4.B3;
    sbit  OFFSET1_HSADC1_OFFST4_bit at HSADC1_OFFST4.B4;
    sbit  OFFSET2_HSADC1_OFFST4_bit at HSADC1_OFFST4.B5;
    sbit  OFFSET3_HSADC1_OFFST4_bit at HSADC1_OFFST4.B6;
    sbit  OFFSET4_HSADC1_OFFST4_bit at HSADC1_OFFST4.B7;
    sbit  OFFSET5_HSADC1_OFFST4_bit at HSADC1_OFFST4.B8;
    sbit  OFFSET6_HSADC1_OFFST4_bit at HSADC1_OFFST4.B9;
    sbit  OFFSET7_HSADC1_OFFST4_bit at HSADC1_OFFST4.B10;
    sbit  OFFSET8_HSADC1_OFFST4_bit at HSADC1_OFFST4.B11;
    sbit  OFFSET9_HSADC1_OFFST4_bit at HSADC1_OFFST4.B12;
    sbit  OFFSET10_HSADC1_OFFST4_bit at HSADC1_OFFST4.B13;
    sbit  OFFSET11_HSADC1_OFFST4_bit at HSADC1_OFFST4.B14;

sfr unsigned int   volatile HSADC1_OFFST5        absolute 0x400DC086;
    sbit  OFFSET0_HSADC1_OFFST5_bit at HSADC1_OFFST5.B3;
    sbit  OFFSET1_HSADC1_OFFST5_bit at HSADC1_OFFST5.B4;
    sbit  OFFSET2_HSADC1_OFFST5_bit at HSADC1_OFFST5.B5;
    sbit  OFFSET3_HSADC1_OFFST5_bit at HSADC1_OFFST5.B6;
    sbit  OFFSET4_HSADC1_OFFST5_bit at HSADC1_OFFST5.B7;
    sbit  OFFSET5_HSADC1_OFFST5_bit at HSADC1_OFFST5.B8;
    sbit  OFFSET6_HSADC1_OFFST5_bit at HSADC1_OFFST5.B9;
    sbit  OFFSET7_HSADC1_OFFST5_bit at HSADC1_OFFST5.B10;
    sbit  OFFSET8_HSADC1_OFFST5_bit at HSADC1_OFFST5.B11;
    sbit  OFFSET9_HSADC1_OFFST5_bit at HSADC1_OFFST5.B12;
    sbit  OFFSET10_HSADC1_OFFST5_bit at HSADC1_OFFST5.B13;
    sbit  OFFSET11_HSADC1_OFFST5_bit at HSADC1_OFFST5.B14;

sfr unsigned int   volatile HSADC1_OFFST6        absolute 0x400DC088;
    sbit  OFFSET0_HSADC1_OFFST6_bit at HSADC1_OFFST6.B3;
    sbit  OFFSET1_HSADC1_OFFST6_bit at HSADC1_OFFST6.B4;
    sbit  OFFSET2_HSADC1_OFFST6_bit at HSADC1_OFFST6.B5;
    sbit  OFFSET3_HSADC1_OFFST6_bit at HSADC1_OFFST6.B6;
    sbit  OFFSET4_HSADC1_OFFST6_bit at HSADC1_OFFST6.B7;
    sbit  OFFSET5_HSADC1_OFFST6_bit at HSADC1_OFFST6.B8;
    sbit  OFFSET6_HSADC1_OFFST6_bit at HSADC1_OFFST6.B9;
    sbit  OFFSET7_HSADC1_OFFST6_bit at HSADC1_OFFST6.B10;
    sbit  OFFSET8_HSADC1_OFFST6_bit at HSADC1_OFFST6.B11;
    sbit  OFFSET9_HSADC1_OFFST6_bit at HSADC1_OFFST6.B12;
    sbit  OFFSET10_HSADC1_OFFST6_bit at HSADC1_OFFST6.B13;
    sbit  OFFSET11_HSADC1_OFFST6_bit at HSADC1_OFFST6.B14;

sfr unsigned int   volatile HSADC1_OFFST7        absolute 0x400DC08A;
    sbit  OFFSET0_HSADC1_OFFST7_bit at HSADC1_OFFST7.B3;
    sbit  OFFSET1_HSADC1_OFFST7_bit at HSADC1_OFFST7.B4;
    sbit  OFFSET2_HSADC1_OFFST7_bit at HSADC1_OFFST7.B5;
    sbit  OFFSET3_HSADC1_OFFST7_bit at HSADC1_OFFST7.B6;
    sbit  OFFSET4_HSADC1_OFFST7_bit at HSADC1_OFFST7.B7;
    sbit  OFFSET5_HSADC1_OFFST7_bit at HSADC1_OFFST7.B8;
    sbit  OFFSET6_HSADC1_OFFST7_bit at HSADC1_OFFST7.B9;
    sbit  OFFSET7_HSADC1_OFFST7_bit at HSADC1_OFFST7.B10;
    sbit  OFFSET8_HSADC1_OFFST7_bit at HSADC1_OFFST7.B11;
    sbit  OFFSET9_HSADC1_OFFST7_bit at HSADC1_OFFST7.B12;
    sbit  OFFSET10_HSADC1_OFFST7_bit at HSADC1_OFFST7.B13;
    sbit  OFFSET11_HSADC1_OFFST7_bit at HSADC1_OFFST7.B14;

sfr unsigned int   volatile HSADC1_OFFST8        absolute 0x400DC08C;
    sbit  OFFSET0_HSADC1_OFFST8_bit at HSADC1_OFFST8.B3;
    sbit  OFFSET1_HSADC1_OFFST8_bit at HSADC1_OFFST8.B4;
    sbit  OFFSET2_HSADC1_OFFST8_bit at HSADC1_OFFST8.B5;
    sbit  OFFSET3_HSADC1_OFFST8_bit at HSADC1_OFFST8.B6;
    sbit  OFFSET4_HSADC1_OFFST8_bit at HSADC1_OFFST8.B7;
    sbit  OFFSET5_HSADC1_OFFST8_bit at HSADC1_OFFST8.B8;
    sbit  OFFSET6_HSADC1_OFFST8_bit at HSADC1_OFFST8.B9;
    sbit  OFFSET7_HSADC1_OFFST8_bit at HSADC1_OFFST8.B10;
    sbit  OFFSET8_HSADC1_OFFST8_bit at HSADC1_OFFST8.B11;
    sbit  OFFSET9_HSADC1_OFFST8_bit at HSADC1_OFFST8.B12;
    sbit  OFFSET10_HSADC1_OFFST8_bit at HSADC1_OFFST8.B13;
    sbit  OFFSET11_HSADC1_OFFST8_bit at HSADC1_OFFST8.B14;

sfr unsigned int   volatile HSADC1_OFFST9        absolute 0x400DC08E;
    sbit  OFFSET0_HSADC1_OFFST9_bit at HSADC1_OFFST9.B3;
    sbit  OFFSET1_HSADC1_OFFST9_bit at HSADC1_OFFST9.B4;
    sbit  OFFSET2_HSADC1_OFFST9_bit at HSADC1_OFFST9.B5;
    sbit  OFFSET3_HSADC1_OFFST9_bit at HSADC1_OFFST9.B6;
    sbit  OFFSET4_HSADC1_OFFST9_bit at HSADC1_OFFST9.B7;
    sbit  OFFSET5_HSADC1_OFFST9_bit at HSADC1_OFFST9.B8;
    sbit  OFFSET6_HSADC1_OFFST9_bit at HSADC1_OFFST9.B9;
    sbit  OFFSET7_HSADC1_OFFST9_bit at HSADC1_OFFST9.B10;
    sbit  OFFSET8_HSADC1_OFFST9_bit at HSADC1_OFFST9.B11;
    sbit  OFFSET9_HSADC1_OFFST9_bit at HSADC1_OFFST9.B12;
    sbit  OFFSET10_HSADC1_OFFST9_bit at HSADC1_OFFST9.B13;
    sbit  OFFSET11_HSADC1_OFFST9_bit at HSADC1_OFFST9.B14;

sfr unsigned int   volatile HSADC1_OFFST10       absolute 0x400DC090;
    sbit  OFFSET0_HSADC1_OFFST10_bit at HSADC1_OFFST10.B3;
    sbit  OFFSET1_HSADC1_OFFST10_bit at HSADC1_OFFST10.B4;
    sbit  OFFSET2_HSADC1_OFFST10_bit at HSADC1_OFFST10.B5;
    sbit  OFFSET3_HSADC1_OFFST10_bit at HSADC1_OFFST10.B6;
    sbit  OFFSET4_HSADC1_OFFST10_bit at HSADC1_OFFST10.B7;
    sbit  OFFSET5_HSADC1_OFFST10_bit at HSADC1_OFFST10.B8;
    sbit  OFFSET6_HSADC1_OFFST10_bit at HSADC1_OFFST10.B9;
    sbit  OFFSET7_HSADC1_OFFST10_bit at HSADC1_OFFST10.B10;
    sbit  OFFSET8_HSADC1_OFFST10_bit at HSADC1_OFFST10.B11;
    sbit  OFFSET9_HSADC1_OFFST10_bit at HSADC1_OFFST10.B12;
    sbit  OFFSET10_HSADC1_OFFST10_bit at HSADC1_OFFST10.B13;
    sbit  OFFSET11_HSADC1_OFFST10_bit at HSADC1_OFFST10.B14;

sfr unsigned int   volatile HSADC1_OFFST11       absolute 0x400DC092;
    sbit  OFFSET0_HSADC1_OFFST11_bit at HSADC1_OFFST11.B3;
    sbit  OFFSET1_HSADC1_OFFST11_bit at HSADC1_OFFST11.B4;
    sbit  OFFSET2_HSADC1_OFFST11_bit at HSADC1_OFFST11.B5;
    sbit  OFFSET3_HSADC1_OFFST11_bit at HSADC1_OFFST11.B6;
    sbit  OFFSET4_HSADC1_OFFST11_bit at HSADC1_OFFST11.B7;
    sbit  OFFSET5_HSADC1_OFFST11_bit at HSADC1_OFFST11.B8;
    sbit  OFFSET6_HSADC1_OFFST11_bit at HSADC1_OFFST11.B9;
    sbit  OFFSET7_HSADC1_OFFST11_bit at HSADC1_OFFST11.B10;
    sbit  OFFSET8_HSADC1_OFFST11_bit at HSADC1_OFFST11.B11;
    sbit  OFFSET9_HSADC1_OFFST11_bit at HSADC1_OFFST11.B12;
    sbit  OFFSET10_HSADC1_OFFST11_bit at HSADC1_OFFST11.B13;
    sbit  OFFSET11_HSADC1_OFFST11_bit at HSADC1_OFFST11.B14;

sfr unsigned int   volatile HSADC1_OFFST12       absolute 0x400DC094;
    sbit  OFFSET0_HSADC1_OFFST12_bit at HSADC1_OFFST12.B3;
    sbit  OFFSET1_HSADC1_OFFST12_bit at HSADC1_OFFST12.B4;
    sbit  OFFSET2_HSADC1_OFFST12_bit at HSADC1_OFFST12.B5;
    sbit  OFFSET3_HSADC1_OFFST12_bit at HSADC1_OFFST12.B6;
    sbit  OFFSET4_HSADC1_OFFST12_bit at HSADC1_OFFST12.B7;
    sbit  OFFSET5_HSADC1_OFFST12_bit at HSADC1_OFFST12.B8;
    sbit  OFFSET6_HSADC1_OFFST12_bit at HSADC1_OFFST12.B9;
    sbit  OFFSET7_HSADC1_OFFST12_bit at HSADC1_OFFST12.B10;
    sbit  OFFSET8_HSADC1_OFFST12_bit at HSADC1_OFFST12.B11;
    sbit  OFFSET9_HSADC1_OFFST12_bit at HSADC1_OFFST12.B12;
    sbit  OFFSET10_HSADC1_OFFST12_bit at HSADC1_OFFST12.B13;
    sbit  OFFSET11_HSADC1_OFFST12_bit at HSADC1_OFFST12.B14;

sfr unsigned int   volatile HSADC1_OFFST13       absolute 0x400DC096;
    sbit  OFFSET0_HSADC1_OFFST13_bit at HSADC1_OFFST13.B3;
    sbit  OFFSET1_HSADC1_OFFST13_bit at HSADC1_OFFST13.B4;
    sbit  OFFSET2_HSADC1_OFFST13_bit at HSADC1_OFFST13.B5;
    sbit  OFFSET3_HSADC1_OFFST13_bit at HSADC1_OFFST13.B6;
    sbit  OFFSET4_HSADC1_OFFST13_bit at HSADC1_OFFST13.B7;
    sbit  OFFSET5_HSADC1_OFFST13_bit at HSADC1_OFFST13.B8;
    sbit  OFFSET6_HSADC1_OFFST13_bit at HSADC1_OFFST13.B9;
    sbit  OFFSET7_HSADC1_OFFST13_bit at HSADC1_OFFST13.B10;
    sbit  OFFSET8_HSADC1_OFFST13_bit at HSADC1_OFFST13.B11;
    sbit  OFFSET9_HSADC1_OFFST13_bit at HSADC1_OFFST13.B12;
    sbit  OFFSET10_HSADC1_OFFST13_bit at HSADC1_OFFST13.B13;
    sbit  OFFSET11_HSADC1_OFFST13_bit at HSADC1_OFFST13.B14;

sfr unsigned int   volatile HSADC1_OFFST14       absolute 0x400DC098;
    sbit  OFFSET0_HSADC1_OFFST14_bit at HSADC1_OFFST14.B3;
    sbit  OFFSET1_HSADC1_OFFST14_bit at HSADC1_OFFST14.B4;
    sbit  OFFSET2_HSADC1_OFFST14_bit at HSADC1_OFFST14.B5;
    sbit  OFFSET3_HSADC1_OFFST14_bit at HSADC1_OFFST14.B6;
    sbit  OFFSET4_HSADC1_OFFST14_bit at HSADC1_OFFST14.B7;
    sbit  OFFSET5_HSADC1_OFFST14_bit at HSADC1_OFFST14.B8;
    sbit  OFFSET6_HSADC1_OFFST14_bit at HSADC1_OFFST14.B9;
    sbit  OFFSET7_HSADC1_OFFST14_bit at HSADC1_OFFST14.B10;
    sbit  OFFSET8_HSADC1_OFFST14_bit at HSADC1_OFFST14.B11;
    sbit  OFFSET9_HSADC1_OFFST14_bit at HSADC1_OFFST14.B12;
    sbit  OFFSET10_HSADC1_OFFST14_bit at HSADC1_OFFST14.B13;
    sbit  OFFSET11_HSADC1_OFFST14_bit at HSADC1_OFFST14.B14;

sfr unsigned int   volatile HSADC1_OFFST15       absolute 0x400DC09A;
    sbit  OFFSET0_HSADC1_OFFST15_bit at HSADC1_OFFST15.B3;
    sbit  OFFSET1_HSADC1_OFFST15_bit at HSADC1_OFFST15.B4;
    sbit  OFFSET2_HSADC1_OFFST15_bit at HSADC1_OFFST15.B5;
    sbit  OFFSET3_HSADC1_OFFST15_bit at HSADC1_OFFST15.B6;
    sbit  OFFSET4_HSADC1_OFFST15_bit at HSADC1_OFFST15.B7;
    sbit  OFFSET5_HSADC1_OFFST15_bit at HSADC1_OFFST15.B8;
    sbit  OFFSET6_HSADC1_OFFST15_bit at HSADC1_OFFST15.B9;
    sbit  OFFSET7_HSADC1_OFFST15_bit at HSADC1_OFFST15.B10;
    sbit  OFFSET8_HSADC1_OFFST15_bit at HSADC1_OFFST15.B11;
    sbit  OFFSET9_HSADC1_OFFST15_bit at HSADC1_OFFST15.B12;
    sbit  OFFSET10_HSADC1_OFFST15_bit at HSADC1_OFFST15.B13;
    sbit  OFFSET11_HSADC1_OFFST15_bit at HSADC1_OFFST15.B14;

sfr unsigned int   volatile HSADC1_PWR           absolute 0x400DC09C;
    sbit  PDA_HSADC1_PWR_bit at HSADC1_PWR.B0;
    sbit  PDB_HSADC1_PWR_bit at HSADC1_PWR.B1;
    sbit  APD_HSADC1_PWR_bit at HSADC1_PWR.B3;
    sbit  PUDELAY0_HSADC1_PWR_bit at HSADC1_PWR.B4;
    sbit  PUDELAY1_HSADC1_PWR_bit at HSADC1_PWR.B5;
    sbit  PUDELAY2_HSADC1_PWR_bit at HSADC1_PWR.B6;
    sbit  PUDELAY3_HSADC1_PWR_bit at HSADC1_PWR.B7;
    sbit  PUDELAY4_HSADC1_PWR_bit at HSADC1_PWR.B8;
    sbit  PUDELAY5_HSADC1_PWR_bit at HSADC1_PWR.B9;
    sbit  PSTSA_HSADC1_PWR_bit at HSADC1_PWR.B10;
    sbit  PSTSB_HSADC1_PWR_bit at HSADC1_PWR.B11;
    sbit  ASB_HSADC1_PWR_bit at HSADC1_PWR.B15;

sfr unsigned int   volatile HSADC1_SCTRL         absolute 0x400DC0A4;
    sbit  SC0_HSADC1_SCTRL_bit at HSADC1_SCTRL.B0;
    sbit  SC1_HSADC1_SCTRL_bit at HSADC1_SCTRL.B1;
    sbit  SC2_HSADC1_SCTRL_bit at HSADC1_SCTRL.B2;
    sbit  SC3_HSADC1_SCTRL_bit at HSADC1_SCTRL.B3;
    sbit  SC4_HSADC1_SCTRL_bit at HSADC1_SCTRL.B4;
    sbit  SC5_HSADC1_SCTRL_bit at HSADC1_SCTRL.B5;
    sbit  SC6_HSADC1_SCTRL_bit at HSADC1_SCTRL.B6;
    sbit  SC7_HSADC1_SCTRL_bit at HSADC1_SCTRL.B7;
    sbit  SC8_HSADC1_SCTRL_bit at HSADC1_SCTRL.B8;
    sbit  SC9_HSADC1_SCTRL_bit at HSADC1_SCTRL.B9;
    sbit  SC10_HSADC1_SCTRL_bit at HSADC1_SCTRL.B10;
    sbit  SC11_HSADC1_SCTRL_bit at HSADC1_SCTRL.B11;
    sbit  SC12_HSADC1_SCTRL_bit at HSADC1_SCTRL.B12;
    sbit  SC13_HSADC1_SCTRL_bit at HSADC1_SCTRL.B13;
    sbit  SC14_HSADC1_SCTRL_bit at HSADC1_SCTRL.B14;
    sbit  SC15_HSADC1_SCTRL_bit at HSADC1_SCTRL.B15;

sfr unsigned int   volatile HSADC1_PWR2          absolute 0x400DC0A6;
    sbit  DIVB0_HSADC1_PWR2_bit at HSADC1_PWR2.B8;
    sbit  DIVB1_HSADC1_PWR2_bit at HSADC1_PWR2.B9;
    sbit  DIVB2_HSADC1_PWR2_bit at HSADC1_PWR2.B10;
    sbit  DIVB3_HSADC1_PWR2_bit at HSADC1_PWR2.B11;
    sbit  DIVB4_HSADC1_PWR2_bit at HSADC1_PWR2.B12;
    sbit  DIVB5_HSADC1_PWR2_bit at HSADC1_PWR2.B13;

sfr unsigned int   volatile HSADC1_CTRL3         absolute 0x400DC0A8;
    sbit  DMASRC_HSADC1_CTRL3_bit at HSADC1_CTRL3.B6;
    sbit  ADCRES0_HSADC1_CTRL3_bit at HSADC1_CTRL3.B8;
    sbit  ADCRES1_HSADC1_CTRL3_bit at HSADC1_CTRL3.B9;

sfr unsigned int   volatile HSADC1_SCINTEN       absolute 0x400DC0AA;
    sbit  SCINTEN0_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B0;
    sbit  SCINTEN1_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B1;
    sbit  SCINTEN2_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B2;
    sbit  SCINTEN3_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B3;
    sbit  SCINTEN4_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B4;
    sbit  SCINTEN5_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B5;
    sbit  SCINTEN6_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B6;
    sbit  SCINTEN7_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B7;
    sbit  SCINTEN8_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B8;
    sbit  SCINTEN9_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B9;
    sbit  SCINTEN10_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B10;
    sbit  SCINTEN11_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B11;
    sbit  SCINTEN12_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B12;
    sbit  SCINTEN13_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B13;
    sbit  SCINTEN14_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B14;
    sbit  SCINTEN15_HSADC1_SCINTEN_bit at HSADC1_SCINTEN.B15;

sfr unsigned int   volatile HSADC1_SAMPTIM       absolute 0x400DC0AC;
    sbit  SAMPT_A0_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B0;
    sbit  SAMPT_A1_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B1;
    sbit  SAMPT_A2_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B2;
    sbit  SAMPT_A3_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B3;
    sbit  SAMPT_A4_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B4;
    sbit  SAMPT_A5_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B5;
    sbit  SAMPT_A6_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B6;
    sbit  SAMPT_A7_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B7;
    sbit  SAMPT_B0_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B8;
    sbit  SAMPT_B1_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B9;
    sbit  SAMPT_B2_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B10;
    sbit  SAMPT_B3_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B11;
    sbit  SAMPT_B4_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B12;
    sbit  SAMPT_B5_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B13;
    sbit  SAMPT_B6_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B14;
    sbit  SAMPT_B7_HSADC1_SAMPTIM_bit at HSADC1_SAMPTIM.B15;

sfr unsigned int   volatile HSADC1_CALIB         absolute 0x400DC0AE;
    sbit  REQSINGA_HSADC1_CALIB_bit at HSADC1_CALIB.B0;
    sbit  REQDIFA_HSADC1_CALIB_bit at HSADC1_CALIB.B1;
    sbit  BYPA_HSADC1_CALIB_bit at HSADC1_CALIB.B2;
    sbit  CAL_REQA_HSADC1_CALIB_bit at HSADC1_CALIB.B3;
    sbit  REQSINGB_HSADC1_CALIB_bit at HSADC1_CALIB.B4;
    sbit  REQDIFB_HSADC1_CALIB_bit at HSADC1_CALIB.B5;
    sbit  BYPB_HSADC1_CALIB_bit at HSADC1_CALIB.B6;
    sbit  CAL_REQB_HSADC1_CALIB_bit at HSADC1_CALIB.B7;
    sbit  EOCALIEA_HSADC1_CALIB_bit at HSADC1_CALIB.B8;
    sbit  EOCALIEB_HSADC1_CALIB_bit at HSADC1_CALIB.B9;

sfr unsigned int   volatile HSADC1_CALVAL_A      absolute 0x400DC0B0;
    sbit  CALVSING0_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B0;
    sbit  CALVSING1_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B1;
    sbit  CALVSING2_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B2;
    sbit  CALVSING3_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B3;
    sbit  CALVSING4_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B4;
    sbit  CALVSING5_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B5;
    sbit  CALVSING6_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B6;
    sbit  CALVDIF0_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B8;
    sbit  CALVDIF1_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B9;
    sbit  CALVDIF2_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B10;
    sbit  CALVDIF3_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B11;
    sbit  CALVDIF4_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B12;
    sbit  CALVDIF5_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B13;
    sbit  CALVDIF6_HSADC1_CALVAL_A_bit at HSADC1_CALVAL_A.B14;

sfr unsigned int   volatile HSADC1_CALVAL_B      absolute 0x400DC0B2;
    sbit  CALVSING0_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B0;
    sbit  CALVSING1_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B1;
    sbit  CALVSING2_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B2;
    sbit  CALVSING3_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B3;
    sbit  CALVSING4_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B4;
    sbit  CALVSING5_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B5;
    sbit  CALVSING6_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B6;
    sbit  CALVDIF0_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B8;
    sbit  CALVDIF1_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B9;
    sbit  CALVDIF2_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B10;
    sbit  CALVDIF3_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B11;
    sbit  CALVDIF4_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B12;
    sbit  CALVDIF5_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B13;
    sbit  CALVDIF6_HSADC1_CALVAL_B_bit at HSADC1_CALVAL_B.B14;

sfr unsigned int   volatile HSADC1_MUX67_SEL     absolute 0x400DC0BA;
    sbit  CH6_SELA0_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B0;
    sbit  CH6_SELA1_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B1;
    sbit  CH6_SELA2_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B2;
    sbit  CH7_SELA0_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B4;
    sbit  CH7_SELA1_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B5;
    sbit  CH7_SELA2_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B6;
    sbit  CH6_SELB0_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B8;
    sbit  CH6_SELB1_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B9;
    sbit  CH6_SELB2_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B10;
    sbit  CH7_SELB0_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B12;
    sbit  CH7_SELB1_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B13;
    sbit  CH7_SELB2_HSADC1_MUX67_SEL_bit at HSADC1_MUX67_SEL.B14;

sfr unsigned short   volatile EWM_CTRL             absolute 0x40061000;
    const register unsigned short int EWMEN = 0;
    sbit  EWMEN_bit at EWM_CTRL.B0;
    const register unsigned short int ASSIN = 1;
    sbit  ASSIN_bit at EWM_CTRL.B1;
    const register unsigned short int INEN = 2;
    sbit  INEN_bit at EWM_CTRL.B2;
    const register unsigned short int INTEN = 3;
    sbit  INTEN_bit at EWM_CTRL.B3;

sfr unsigned short   volatile EWM_SERV             absolute 0x40061001;
    const register unsigned short int SERVICE0 = 0;
    sbit  SERVICE0_bit at EWM_SERV.B0;
    const register unsigned short int SERVICE1 = 1;
    sbit  SERVICE1_bit at EWM_SERV.B1;
    const register unsigned short int SERVICE2 = 2;
    sbit  SERVICE2_bit at EWM_SERV.B2;
    const register unsigned short int SERVICE3 = 3;
    sbit  SERVICE3_bit at EWM_SERV.B3;
    const register unsigned short int SERVICE4 = 4;
    sbit  SERVICE4_bit at EWM_SERV.B4;
    const register unsigned short int SERVICE5 = 5;
    sbit  SERVICE5_bit at EWM_SERV.B5;
    const register unsigned short int SERVICE6 = 6;
    sbit  SERVICE6_bit at EWM_SERV.B6;
    const register unsigned short int SERVICE7 = 7;
    sbit  SERVICE7_bit at EWM_SERV.B7;

sfr unsigned short   volatile EWM_CMPL             absolute 0x40061002;
    const register unsigned short int COMPAREL0 = 0;
    sbit  COMPAREL0_bit at EWM_CMPL.B0;
    const register unsigned short int COMPAREL1 = 1;
    sbit  COMPAREL1_bit at EWM_CMPL.B1;
    const register unsigned short int COMPAREL2 = 2;
    sbit  COMPAREL2_bit at EWM_CMPL.B2;
    const register unsigned short int COMPAREL3 = 3;
    sbit  COMPAREL3_bit at EWM_CMPL.B3;
    const register unsigned short int COMPAREL4 = 4;
    sbit  COMPAREL4_bit at EWM_CMPL.B4;
    const register unsigned short int COMPAREL5 = 5;
    sbit  COMPAREL5_bit at EWM_CMPL.B5;
    const register unsigned short int COMPAREL6 = 6;
    sbit  COMPAREL6_bit at EWM_CMPL.B6;
    const register unsigned short int COMPAREL7 = 7;
    sbit  COMPAREL7_bit at EWM_CMPL.B7;

sfr unsigned short   volatile EWM_CMPH             absolute 0x40061003;
    const register unsigned short int COMPAREH0 = 0;
    sbit  COMPAREH0_bit at EWM_CMPH.B0;
    const register unsigned short int COMPAREH1 = 1;
    sbit  COMPAREH1_bit at EWM_CMPH.B1;
    const register unsigned short int COMPAREH2 = 2;
    sbit  COMPAREH2_bit at EWM_CMPH.B2;
    const register unsigned short int COMPAREH3 = 3;
    sbit  COMPAREH3_bit at EWM_CMPH.B3;
    const register unsigned short int COMPAREH4 = 4;
    sbit  COMPAREH4_bit at EWM_CMPH.B4;
    const register unsigned short int COMPAREH5 = 5;
    sbit  COMPAREH5_bit at EWM_CMPH.B5;
    const register unsigned short int COMPAREH6 = 6;
    sbit  COMPAREH6_bit at EWM_CMPH.B6;
    const register unsigned short int COMPAREH7 = 7;
    sbit  COMPAREH7_bit at EWM_CMPH.B7;

sfr unsigned short   volatile EWM_CLKCTRL          absolute 0x40061004;
    const register unsigned short int CLKSEL0 = 0;
    sbit  CLKSEL0_bit at EWM_CLKCTRL.B0;
    const register unsigned short int CLKSEL1 = 1;
    sbit  CLKSEL1_bit at EWM_CLKCTRL.B1;

sfr unsigned short   volatile EWM_CLKPRESCALER     absolute 0x40061005;
    const register unsigned short int CLK_DIV0 = 0;
    sbit  CLK_DIV0_bit at EWM_CLKPRESCALER.B0;
    const register unsigned short int CLK_DIV1 = 1;
    sbit  CLK_DIV1_bit at EWM_CLKPRESCALER.B1;
    const register unsigned short int CLK_DIV2 = 2;
    sbit  CLK_DIV2_bit at EWM_CLKPRESCALER.B2;
    const register unsigned short int CLK_DIV3 = 3;
    sbit  CLK_DIV3_bit at EWM_CLKPRESCALER.B3;
    const register unsigned short int CLK_DIV4 = 4;
    sbit  CLK_DIV4_bit at EWM_CLKPRESCALER.B4;
    const register unsigned short int CLK_DIV5 = 5;
    sbit  CLK_DIV5_bit at EWM_CLKPRESCALER.B5;
    const register unsigned short int CLK_DIV6 = 6;
    sbit  CLK_DIV6_bit at EWM_CLKPRESCALER.B6;
    const register unsigned short int CLK_DIV7 = 7;
    sbit  CLK_DIV7_bit at EWM_CLKPRESCALER.B7;

sfr unsigned short   volatile MCG_C1               absolute 0x40064000;
    const register unsigned short int IREFSTEN = 0;
    sbit  IREFSTEN_bit at MCG_C1.B0;
    const register unsigned short int IRCLKEN = 1;
    sbit  IRCLKEN_bit at MCG_C1.B1;
    const register unsigned short int IREFS = 2;
    sbit  IREFS_bit at MCG_C1.B2;
    const register unsigned short int FRDIV0 = 3;
    sbit  FRDIV0_bit at MCG_C1.B3;
    const register unsigned short int FRDIV1 = 4;
    sbit  FRDIV1_bit at MCG_C1.B4;
    const register unsigned short int FRDIV2 = 5;
    sbit  FRDIV2_bit at MCG_C1.B5;
    sbit  CLKS0_MCG_C1_bit at MCG_C1.B6;
    sbit  CLKS1_MCG_C1_bit at MCG_C1.B7;

sfr unsigned short   volatile MCG_C2               absolute 0x40064001;
    const register unsigned short int IRCS = 0;
    sbit  IRCS_bit at MCG_C2.B0;
    const register unsigned short int LP = 1;
    sbit  LP_bit at MCG_C2.B1;
    const register unsigned short int EREFS = 2;
    sbit  EREFS_bit at MCG_C2.B2;
    const register unsigned short int HGO = 3;
    sbit  HGO_bit at MCG_C2.B3;
    const register unsigned short int RANGE0 = 4;
    sbit  RANGE0_bit at MCG_C2.B4;
    const register unsigned short int RANGE1 = 5;
    sbit  RANGE1_bit at MCG_C2.B5;
    const register unsigned short int FCFTRIM = 6;
    sbit  FCFTRIM_bit at MCG_C2.B6;
    const register unsigned short int LOCRE0 = 7;
    sbit  LOCRE0_bit at MCG_C2.B7;

sfr unsigned short   volatile MCG_C3               absolute 0x40064002;
    const register unsigned short int SCTRIM0 = 0;
    sbit  SCTRIM0_bit at MCG_C3.B0;
    const register unsigned short int SCTRIM1 = 1;
    sbit  SCTRIM1_bit at MCG_C3.B1;
    const register unsigned short int SCTRIM2 = 2;
    sbit  SCTRIM2_bit at MCG_C3.B2;
    const register unsigned short int SCTRIM3 = 3;
    sbit  SCTRIM3_bit at MCG_C3.B3;
    const register unsigned short int SCTRIM4 = 4;
    sbit  SCTRIM4_bit at MCG_C3.B4;
    const register unsigned short int SCTRIM5 = 5;
    sbit  SCTRIM5_bit at MCG_C3.B5;
    const register unsigned short int SCTRIM6 = 6;
    sbit  SCTRIM6_bit at MCG_C3.B6;
    const register unsigned short int SCTRIM7 = 7;
    sbit  SCTRIM7_bit at MCG_C3.B7;

sfr unsigned short   volatile MCG_C4               absolute 0x40064003;
    const register unsigned short int SCFTRIM = 0;
    sbit  SCFTRIM_bit at MCG_C4.B0;
    const register unsigned short int FCTRIM0 = 1;
    sbit  FCTRIM0_bit at MCG_C4.B1;
    const register unsigned short int FCTRIM1 = 2;
    sbit  FCTRIM1_bit at MCG_C4.B2;
    const register unsigned short int FCTRIM2 = 3;
    sbit  FCTRIM2_bit at MCG_C4.B3;
    const register unsigned short int FCTRIM3 = 4;
    sbit  FCTRIM3_bit at MCG_C4.B4;
    const register unsigned short int DRST_DRS0 = 5;
    sbit  DRST_DRS0_bit at MCG_C4.B5;
    const register unsigned short int DRST_DRS1 = 6;
    sbit  DRST_DRS1_bit at MCG_C4.B6;
    const register unsigned short int DMX32 = 7;
    sbit  DMX32_bit at MCG_C4.B7;

sfr unsigned short   volatile MCG_C5               absolute 0x40064004;
    const register unsigned short int PRDIV0 = 0;
    sbit  PRDIV0_bit at MCG_C5.B0;
    const register unsigned short int PRDIV1 = 1;
    sbit  PRDIV1_bit at MCG_C5.B1;
    const register unsigned short int PRDIV2 = 2;
    sbit  PRDIV2_bit at MCG_C5.B2;
    const register unsigned short int PLLSTEN = 5;
    sbit  PLLSTEN_bit at MCG_C5.B5;
    const register unsigned short int PLLCLKEN = 6;
    sbit  PLLCLKEN_bit at MCG_C5.B6;

sfr unsigned short   volatile MCG_C6               absolute 0x40064005;
    const register unsigned short int VDIV0 = 0;
    sbit  VDIV0_bit at MCG_C6.B0;
    const register unsigned short int VDIV1 = 1;
    sbit  VDIV1_bit at MCG_C6.B1;
    const register unsigned short int VDIV2 = 2;
    sbit  VDIV2_bit at MCG_C6.B2;
    const register unsigned short int VDIV3 = 3;
    sbit  VDIV3_bit at MCG_C6.B3;
    const register unsigned short int VDIV4 = 4;
    sbit  VDIV4_bit at MCG_C6.B4;
    const register unsigned short int CME0 = 5;
    sbit  CME0_bit at MCG_C6.B5;
    const register unsigned short int PLLS = 6;
    sbit  PLLS_bit at MCG_C6.B6;
    const register unsigned short int LOLIE0 = 7;
    sbit  LOLIE0_bit at MCG_C6.B7;

sfr unsigned short   volatile MCG_S                absolute 0x40064006;
    const register unsigned short int IRCST = 0;
    sbit  IRCST_bit at MCG_S.B0;
    const register unsigned short int OSCINIT0 = 1;
    sbit  OSCINIT0_bit at MCG_S.B1;
    const register unsigned short int CLKST0 = 2;
    sbit  CLKST0_bit at MCG_S.B2;
    const register unsigned short int CLKST1 = 3;
    sbit  CLKST1_bit at MCG_S.B3;
    const register unsigned short int IREFST = 4;
    sbit  IREFST_bit at MCG_S.B4;
    const register unsigned short int PLLST = 5;
    sbit  PLLST_bit at MCG_S.B5;
    const register unsigned short int LOCK0 = 6;
    sbit  LOCK0_bit at MCG_S.B6;
    const register unsigned short int LOLS0 = 7;
    sbit  LOLS0_bit at MCG_S.B7;

sfr unsigned short   volatile MCG_SC               absolute 0x40064008;
    const register unsigned short int LOCS0 = 0;
    sbit  LOCS0_bit at MCG_SC.B0;
    const register unsigned short int FCRDIV0 = 1;
    sbit  FCRDIV0_bit at MCG_SC.B1;
    const register unsigned short int FCRDIV1 = 2;
    sbit  FCRDIV1_bit at MCG_SC.B2;
    const register unsigned short int FCRDIV2 = 3;
    sbit  FCRDIV2_bit at MCG_SC.B3;
    const register unsigned short int FLTPRSRV = 4;
    sbit  FLTPRSRV_bit at MCG_SC.B4;
    const register unsigned short int ATMF = 5;
    sbit  ATMF_bit at MCG_SC.B5;
    const register unsigned short int ATMS = 6;
    sbit  ATMS_bit at MCG_SC.B6;
    const register unsigned short int ATME = 7;
    sbit  ATME_bit at MCG_SC.B7;

sfr unsigned short   volatile MCG_ATCVH            absolute 0x4006400A;
    const register unsigned short int ATCVH0 = 0;
    sbit  ATCVH0_bit at MCG_ATCVH.B0;
    const register unsigned short int ATCVH1 = 1;
    sbit  ATCVH1_bit at MCG_ATCVH.B1;
    const register unsigned short int ATCVH2 = 2;
    sbit  ATCVH2_bit at MCG_ATCVH.B2;
    const register unsigned short int ATCVH3 = 3;
    sbit  ATCVH3_bit at MCG_ATCVH.B3;
    const register unsigned short int ATCVH4 = 4;
    sbit  ATCVH4_bit at MCG_ATCVH.B4;
    const register unsigned short int ATCVH5 = 5;
    sbit  ATCVH5_bit at MCG_ATCVH.B5;
    const register unsigned short int ATCVH6 = 6;
    sbit  ATCVH6_bit at MCG_ATCVH.B6;
    const register unsigned short int ATCVH7 = 7;
    sbit  ATCVH7_bit at MCG_ATCVH.B7;

sfr unsigned short   volatile MCG_ATCVL            absolute 0x4006400B;
    const register unsigned short int ATCVL0 = 0;
    sbit  ATCVL0_bit at MCG_ATCVL.B0;
    const register unsigned short int ATCVL1 = 1;
    sbit  ATCVL1_bit at MCG_ATCVL.B1;
    const register unsigned short int ATCVL2 = 2;
    sbit  ATCVL2_bit at MCG_ATCVL.B2;
    const register unsigned short int ATCVL3 = 3;
    sbit  ATCVL3_bit at MCG_ATCVL.B3;
    const register unsigned short int ATCVL4 = 4;
    sbit  ATCVL4_bit at MCG_ATCVL.B4;
    const register unsigned short int ATCVL5 = 5;
    sbit  ATCVL5_bit at MCG_ATCVL.B5;
    const register unsigned short int ATCVL6 = 6;
    sbit  ATCVL6_bit at MCG_ATCVL.B6;
    const register unsigned short int ATCVL7 = 7;
    sbit  ATCVL7_bit at MCG_ATCVL.B7;

sfr unsigned short   volatile MCG_C8               absolute 0x4006400D;
    const register unsigned short int LOLRE = 6;
    sbit  LOLRE_bit at MCG_C8.B6;

sfr unsigned short   volatile OSC0_CR              absolute 0x40065000;
    const register unsigned short int SC16P = 0;
    sbit  SC16P_bit at OSC0_CR.B0;
    const register unsigned short int SC8P = 1;
    sbit  SC8P_bit at OSC0_CR.B1;
    const register unsigned short int SC4P = 2;
    sbit  SC4P_bit at OSC0_CR.B2;
    const register unsigned short int SC2P = 3;
    sbit  SC2P_bit at OSC0_CR.B3;
    const register unsigned short int EREFSTEN = 5;
    sbit  EREFSTEN_bit at OSC0_CR.B5;
    const register unsigned short int ERCLKEN = 7;
    sbit  ERCLKEN_bit at OSC0_CR.B7;

sfr unsigned short   volatile OSC0_OSC_DIV         absolute 0x40065002;
    const register unsigned short int ERPS0 = 6;
    sbit  ERPS0_bit at OSC0_OSC_DIV.B6;
    const register unsigned short int ERPS1 = 7;
    sbit  ERPS1_bit at OSC0_OSC_DIV.B7;

sfr unsigned short   volatile I2C0_A1              absolute 0x40066000;
    const register unsigned short int AD0 = 1;
    sbit  AD0_bit at I2C0_A1.B1;
    const register unsigned short int AD1 = 2;
    sbit  AD1_bit at I2C0_A1.B2;
    const register unsigned short int AD2 = 3;
    sbit  AD2_bit at I2C0_A1.B3;
    const register unsigned short int AD3 = 4;
    sbit  AD3_bit at I2C0_A1.B4;
    const register unsigned short int AD4 = 5;
    sbit  AD4_bit at I2C0_A1.B5;
    const register unsigned short int AD5 = 6;
    sbit  AD5_bit at I2C0_A1.B6;
    const register unsigned short int AD6 = 7;
    sbit  AD6_bit at I2C0_A1.B7;

sfr unsigned short   volatile I2C0_F               absolute 0x40066001;
    const register unsigned short int ICR0 = 0;
    sbit  ICR0_bit at I2C0_F.B0;
    const register unsigned short int ICR1 = 1;
    sbit  ICR1_bit at I2C0_F.B1;
    const register unsigned short int ICR2 = 2;
    sbit  ICR2_bit at I2C0_F.B2;
    const register unsigned short int ICR3 = 3;
    sbit  ICR3_bit at I2C0_F.B3;
    const register unsigned short int ICR4 = 4;
    sbit  ICR4_bit at I2C0_F.B4;
    const register unsigned short int ICR5 = 5;
    sbit  ICR5_bit at I2C0_F.B5;
    sbit  MULT0_I2C0_F_bit at I2C0_F.B6;
    sbit  MULT1_I2C0_F_bit at I2C0_F.B7;

sfr unsigned short   volatile I2C0_C1              absolute 0x40066002;
    sbit  DMAEN_I2C0_C1_bit at I2C0_C1.B0;
    const register unsigned short int WUEN = 1;
    sbit  WUEN_bit at I2C0_C1.B1;
    const register unsigned short int RSTA = 2;
    sbit  RSTA_bit at I2C0_C1.B2;
    const register unsigned short int TXAK = 3;
    sbit  TXAK_bit at I2C0_C1.B3;
    sbit  TX_I2C0_C1_bit at I2C0_C1.B4;
    const register unsigned short int MST = 5;
    sbit  MST_bit at I2C0_C1.B5;
    const register unsigned short int IICIE = 6;
    sbit  IICIE_bit at I2C0_C1.B6;
    const register unsigned short int IICEN = 7;
    sbit  IICEN_bit at I2C0_C1.B7;

sfr unsigned short   volatile I2C0_S               absolute 0x40066003;
    const register unsigned short int RXAK = 0;
    sbit  RXAK_bit at I2C0_S.B0;
    const register unsigned short int IICIF = 1;
    sbit  IICIF_bit at I2C0_S.B1;
    const register unsigned short int SRW = 2;
    sbit  SRW_bit at I2C0_S.B2;
    const register unsigned short int RAM = 3;
    sbit  RAM_bit at I2C0_S.B3;
    const register unsigned short int ARBL = 4;
    sbit  ARBL_bit at I2C0_S.B4;
    const register unsigned short int BUSY = 5;
    sbit  BUSY_bit at I2C0_S.B5;
    const register unsigned short int IAAS = 6;
    sbit  IAAS_bit at I2C0_S.B6;
    sbit  TCF_I2C0_S_bit at I2C0_S.B7;

sfr unsigned short   volatile I2C0_D               absolute 0x40066004;
    const register unsigned short int DATA0 = 0;
    sbit  DATA0_bit at I2C0_D.B0;
    const register unsigned short int DATA1 = 1;
    sbit  DATA1_bit at I2C0_D.B1;
    const register unsigned short int DATA2 = 2;
    sbit  DATA2_bit at I2C0_D.B2;
    const register unsigned short int DATA3 = 3;
    sbit  DATA3_bit at I2C0_D.B3;
    const register unsigned short int DATA4 = 4;
    sbit  DATA4_bit at I2C0_D.B4;
    const register unsigned short int DATA5 = 5;
    sbit  DATA5_bit at I2C0_D.B5;
    const register unsigned short int DATA6 = 6;
    sbit  DATA6_bit at I2C0_D.B6;
    const register unsigned short int DATA7 = 7;
    sbit  DATA7_bit at I2C0_D.B7;

sfr unsigned short   volatile I2C0_C2              absolute 0x40066005;
    sbit  AD0_I2C0_C2_bit at I2C0_C2.B0;
    sbit  AD1_I2C0_C2_bit at I2C0_C2.B1;
    sbit  AD2_I2C0_C2_bit at I2C0_C2.B2;
    const register unsigned short int RMEN = 3;
    sbit  RMEN_bit at I2C0_C2.B3;
    const register unsigned short int SBRC = 4;
    sbit  SBRC_bit at I2C0_C2.B4;
    const register unsigned short int HDRS = 5;
    sbit  HDRS_bit at I2C0_C2.B5;
    const register unsigned short int ADEXT = 6;
    sbit  ADEXT_bit at I2C0_C2.B6;
    const register unsigned short int GCAEN = 7;
    sbit  GCAEN_bit at I2C0_C2.B7;

sfr unsigned short   volatile I2C0_FLT             absolute 0x40066006;
    const register unsigned short int FLT0 = 0;
    sbit  FLT0_bit at I2C0_FLT.B0;
    const register unsigned short int FLT1 = 1;
    sbit  FLT1_bit at I2C0_FLT.B1;
    const register unsigned short int FLT2 = 2;
    sbit  FLT2_bit at I2C0_FLT.B2;
    const register unsigned short int FLT3 = 3;
    sbit  FLT3_bit at I2C0_FLT.B3;
    const register unsigned short int STARTF = 4;
    sbit  STARTF_bit at I2C0_FLT.B4;
    const register unsigned short int SSIE = 5;
    sbit  SSIE_bit at I2C0_FLT.B5;
    const register unsigned short int STOPF = 6;
    sbit  STOPF_bit at I2C0_FLT.B6;
    const register unsigned short int SHEN = 7;
    sbit  SHEN_bit at I2C0_FLT.B7;

sfr unsigned short   volatile I2C0_RA              absolute 0x40066007;
    const register unsigned short int RAD0 = 1;
    sbit  RAD0_bit at I2C0_RA.B1;
    const register unsigned short int RAD1 = 2;
    sbit  RAD1_bit at I2C0_RA.B2;
    const register unsigned short int RAD2 = 3;
    sbit  RAD2_bit at I2C0_RA.B3;
    const register unsigned short int RAD3 = 4;
    sbit  RAD3_bit at I2C0_RA.B4;
    const register unsigned short int RAD4 = 5;
    sbit  RAD4_bit at I2C0_RA.B5;
    const register unsigned short int RAD5 = 6;
    sbit  RAD5_bit at I2C0_RA.B6;
    const register unsigned short int RAD6 = 7;
    sbit  RAD6_bit at I2C0_RA.B7;

sfr unsigned short   volatile I2C0_SMB             absolute 0x40066008;
    const register unsigned short int SHTF2IE = 0;
    sbit  SHTF2IE_bit at I2C0_SMB.B0;
    const register unsigned short int SHTF2 = 1;
    sbit  SHTF2_bit at I2C0_SMB.B1;
    const register unsigned short int SHTF1 = 2;
    sbit  SHTF1_bit at I2C0_SMB.B2;
    const register unsigned short int SLTF = 3;
    sbit  SLTF_bit at I2C0_SMB.B3;
    const register unsigned short int TCKSEL = 4;
    sbit  TCKSEL_bit at I2C0_SMB.B4;
    const register unsigned short int SIICAEN = 5;
    sbit  SIICAEN_bit at I2C0_SMB.B5;
    const register unsigned short int ALERTEN = 6;
    sbit  ALERTEN_bit at I2C0_SMB.B6;
    const register unsigned short int FACK = 7;
    sbit  FACK_bit at I2C0_SMB.B7;

sfr unsigned short   volatile I2C0_A2              absolute 0x40066009;
    const register unsigned short int SAD0 = 1;
    sbit  SAD0_bit at I2C0_A2.B1;
    const register unsigned short int SAD1 = 2;
    sbit  SAD1_bit at I2C0_A2.B2;
    const register unsigned short int SAD2 = 3;
    sbit  SAD2_bit at I2C0_A2.B3;
    const register unsigned short int SAD3 = 4;
    sbit  SAD3_bit at I2C0_A2.B4;
    const register unsigned short int SAD4 = 5;
    sbit  SAD4_bit at I2C0_A2.B5;
    const register unsigned short int SAD5 = 6;
    sbit  SAD5_bit at I2C0_A2.B6;
    const register unsigned short int SAD6 = 7;
    sbit  SAD6_bit at I2C0_A2.B7;

sfr unsigned short   volatile I2C0_SLTH            absolute 0x4006600A;
    const register unsigned short int SSLT0 = 0;
    sbit  SSLT0_bit at I2C0_SLTH.B0;
    const register unsigned short int SSLT1 = 1;
    sbit  SSLT1_bit at I2C0_SLTH.B1;
    const register unsigned short int SSLT2 = 2;
    sbit  SSLT2_bit at I2C0_SLTH.B2;
    const register unsigned short int SSLT3 = 3;
    sbit  SSLT3_bit at I2C0_SLTH.B3;
    const register unsigned short int SSLT4 = 4;
    sbit  SSLT4_bit at I2C0_SLTH.B4;
    const register unsigned short int SSLT5 = 5;
    sbit  SSLT5_bit at I2C0_SLTH.B5;
    const register unsigned short int SSLT6 = 6;
    sbit  SSLT6_bit at I2C0_SLTH.B6;
    const register unsigned short int SSLT7 = 7;
    sbit  SSLT7_bit at I2C0_SLTH.B7;

sfr unsigned short   volatile I2C0_SLTL            absolute 0x4006600B;
    sbit  SSLT0_I2C0_SLTL_bit at I2C0_SLTL.B0;
    sbit  SSLT1_I2C0_SLTL_bit at I2C0_SLTL.B1;
    sbit  SSLT2_I2C0_SLTL_bit at I2C0_SLTL.B2;
    sbit  SSLT3_I2C0_SLTL_bit at I2C0_SLTL.B3;
    sbit  SSLT4_I2C0_SLTL_bit at I2C0_SLTL.B4;
    sbit  SSLT5_I2C0_SLTL_bit at I2C0_SLTL.B5;
    sbit  SSLT6_I2C0_SLTL_bit at I2C0_SLTL.B6;
    sbit  SSLT7_I2C0_SLTL_bit at I2C0_SLTL.B7;

sfr unsigned short   volatile I2C1_A1              absolute 0x40067000;
    sbit  AD0_I2C1_A1_bit at I2C1_A1.B1;
    sbit  AD1_I2C1_A1_bit at I2C1_A1.B2;
    sbit  AD2_I2C1_A1_bit at I2C1_A1.B3;
    sbit  AD3_I2C1_A1_bit at I2C1_A1.B4;
    sbit  AD4_I2C1_A1_bit at I2C1_A1.B5;
    sbit  AD5_I2C1_A1_bit at I2C1_A1.B6;
    sbit  AD6_I2C1_A1_bit at I2C1_A1.B7;

sfr unsigned short   volatile I2C1_F               absolute 0x40067001;
    sbit  ICR0_I2C1_F_bit at I2C1_F.B0;
    sbit  ICR1_I2C1_F_bit at I2C1_F.B1;
    sbit  ICR2_I2C1_F_bit at I2C1_F.B2;
    sbit  ICR3_I2C1_F_bit at I2C1_F.B3;
    sbit  ICR4_I2C1_F_bit at I2C1_F.B4;
    sbit  ICR5_I2C1_F_bit at I2C1_F.B5;
    sbit  MULT0_I2C1_F_bit at I2C1_F.B6;
    sbit  MULT1_I2C1_F_bit at I2C1_F.B7;

sfr unsigned short   volatile I2C1_C1              absolute 0x40067002;
    sbit  DMAEN_I2C1_C1_bit at I2C1_C1.B0;
    sbit  WUEN_I2C1_C1_bit at I2C1_C1.B1;
    sbit  RSTA_I2C1_C1_bit at I2C1_C1.B2;
    sbit  TXAK_I2C1_C1_bit at I2C1_C1.B3;
    sbit  TX_I2C1_C1_bit at I2C1_C1.B4;
    sbit  MST_I2C1_C1_bit at I2C1_C1.B5;
    sbit  IICIE_I2C1_C1_bit at I2C1_C1.B6;
    sbit  IICEN_I2C1_C1_bit at I2C1_C1.B7;

sfr unsigned short   volatile I2C1_S               absolute 0x40067003;
    sbit  RXAK_I2C1_S_bit at I2C1_S.B0;
    sbit  IICIF_I2C1_S_bit at I2C1_S.B1;
    sbit  SRW_I2C1_S_bit at I2C1_S.B2;
    sbit  RAM_I2C1_S_bit at I2C1_S.B3;
    sbit  ARBL_I2C1_S_bit at I2C1_S.B4;
    sbit  BUSY_I2C1_S_bit at I2C1_S.B5;
    sbit  IAAS_I2C1_S_bit at I2C1_S.B6;
    sbit  TCF_I2C1_S_bit at I2C1_S.B7;

sfr unsigned short   volatile I2C1_D               absolute 0x40067004;
    sbit  DATA0_I2C1_D_bit at I2C1_D.B0;
    sbit  DATA1_I2C1_D_bit at I2C1_D.B1;
    sbit  DATA2_I2C1_D_bit at I2C1_D.B2;
    sbit  DATA3_I2C1_D_bit at I2C1_D.B3;
    sbit  DATA4_I2C1_D_bit at I2C1_D.B4;
    sbit  DATA5_I2C1_D_bit at I2C1_D.B5;
    sbit  DATA6_I2C1_D_bit at I2C1_D.B6;
    sbit  DATA7_I2C1_D_bit at I2C1_D.B7;

sfr unsigned short   volatile I2C1_C2              absolute 0x40067005;
    sbit  AD0_I2C1_C2_bit at I2C1_C2.B0;
    sbit  AD1_I2C1_C2_bit at I2C1_C2.B1;
    sbit  AD2_I2C1_C2_bit at I2C1_C2.B2;
    sbit  RMEN_I2C1_C2_bit at I2C1_C2.B3;
    sbit  SBRC_I2C1_C2_bit at I2C1_C2.B4;
    sbit  HDRS_I2C1_C2_bit at I2C1_C2.B5;
    sbit  ADEXT_I2C1_C2_bit at I2C1_C2.B6;
    sbit  GCAEN_I2C1_C2_bit at I2C1_C2.B7;

sfr unsigned short   volatile I2C1_FLT             absolute 0x40067006;
    sbit  FLT0_I2C1_FLT_bit at I2C1_FLT.B0;
    sbit  FLT1_I2C1_FLT_bit at I2C1_FLT.B1;
    sbit  FLT2_I2C1_FLT_bit at I2C1_FLT.B2;
    sbit  FLT3_I2C1_FLT_bit at I2C1_FLT.B3;
    sbit  STARTF_I2C1_FLT_bit at I2C1_FLT.B4;
    sbit  SSIE_I2C1_FLT_bit at I2C1_FLT.B5;
    sbit  STOPF_I2C1_FLT_bit at I2C1_FLT.B6;
    sbit  SHEN_I2C1_FLT_bit at I2C1_FLT.B7;

sfr unsigned short   volatile I2C1_RA              absolute 0x40067007;
    sbit  RAD0_I2C1_RA_bit at I2C1_RA.B1;
    sbit  RAD1_I2C1_RA_bit at I2C1_RA.B2;
    sbit  RAD2_I2C1_RA_bit at I2C1_RA.B3;
    sbit  RAD3_I2C1_RA_bit at I2C1_RA.B4;
    sbit  RAD4_I2C1_RA_bit at I2C1_RA.B5;
    sbit  RAD5_I2C1_RA_bit at I2C1_RA.B6;
    sbit  RAD6_I2C1_RA_bit at I2C1_RA.B7;

sfr unsigned short   volatile I2C1_SMB             absolute 0x40067008;
    sbit  SHTF2IE_I2C1_SMB_bit at I2C1_SMB.B0;
    sbit  SHTF2_I2C1_SMB_bit at I2C1_SMB.B1;
    sbit  SHTF1_I2C1_SMB_bit at I2C1_SMB.B2;
    sbit  SLTF_I2C1_SMB_bit at I2C1_SMB.B3;
    sbit  TCKSEL_I2C1_SMB_bit at I2C1_SMB.B4;
    sbit  SIICAEN_I2C1_SMB_bit at I2C1_SMB.B5;
    sbit  ALERTEN_I2C1_SMB_bit at I2C1_SMB.B6;
    sbit  FACK_I2C1_SMB_bit at I2C1_SMB.B7;

sfr unsigned short   volatile I2C1_A2              absolute 0x40067009;
    sbit  SAD0_I2C1_A2_bit at I2C1_A2.B1;
    sbit  SAD1_I2C1_A2_bit at I2C1_A2.B2;
    sbit  SAD2_I2C1_A2_bit at I2C1_A2.B3;
    sbit  SAD3_I2C1_A2_bit at I2C1_A2.B4;
    sbit  SAD4_I2C1_A2_bit at I2C1_A2.B5;
    sbit  SAD5_I2C1_A2_bit at I2C1_A2.B6;
    sbit  SAD6_I2C1_A2_bit at I2C1_A2.B7;

sfr unsigned short   volatile I2C1_SLTH            absolute 0x4006700A;
    sbit  SSLT0_I2C1_SLTH_bit at I2C1_SLTH.B0;
    sbit  SSLT1_I2C1_SLTH_bit at I2C1_SLTH.B1;
    sbit  SSLT2_I2C1_SLTH_bit at I2C1_SLTH.B2;
    sbit  SSLT3_I2C1_SLTH_bit at I2C1_SLTH.B3;
    sbit  SSLT4_I2C1_SLTH_bit at I2C1_SLTH.B4;
    sbit  SSLT5_I2C1_SLTH_bit at I2C1_SLTH.B5;
    sbit  SSLT6_I2C1_SLTH_bit at I2C1_SLTH.B6;
    sbit  SSLT7_I2C1_SLTH_bit at I2C1_SLTH.B7;

sfr unsigned short   volatile I2C1_SLTL            absolute 0x4006700B;
    sbit  SSLT0_I2C1_SLTL_bit at I2C1_SLTL.B0;
    sbit  SSLT1_I2C1_SLTL_bit at I2C1_SLTL.B1;
    sbit  SSLT2_I2C1_SLTL_bit at I2C1_SLTL.B2;
    sbit  SSLT3_I2C1_SLTL_bit at I2C1_SLTL.B3;
    sbit  SSLT4_I2C1_SLTL_bit at I2C1_SLTL.B4;
    sbit  SSLT5_I2C1_SLTL_bit at I2C1_SLTL.B5;
    sbit  SSLT6_I2C1_SLTL_bit at I2C1_SLTL.B6;
    sbit  SSLT7_I2C1_SLTL_bit at I2C1_SLTL.B7;

sfr unsigned short   volatile UART0_BDH            absolute 0x4006A000;
    const register unsigned short int SBR0 = 0;
    sbit  SBR0_bit at UART0_BDH.B0;
    const register unsigned short int SBR1 = 1;
    sbit  SBR1_bit at UART0_BDH.B1;
    const register unsigned short int SBR2 = 2;
    sbit  SBR2_bit at UART0_BDH.B2;
    const register unsigned short int SBR3 = 3;
    sbit  SBR3_bit at UART0_BDH.B3;
    const register unsigned short int SBR4 = 4;
    sbit  SBR4_bit at UART0_BDH.B4;
    const register unsigned short int SBNS = 5;
    sbit  SBNS_bit at UART0_BDH.B5;
    const register unsigned short int RXEDGIE = 6;
    sbit  RXEDGIE_bit at UART0_BDH.B6;
    const register unsigned short int LBKDIE = 7;
    sbit  LBKDIE_bit at UART0_BDH.B7;

sfr unsigned short   volatile UART0_BDL            absolute 0x4006A001;
    sbit  SBR0_UART0_BDL_bit at UART0_BDL.B0;
    sbit  SBR1_UART0_BDL_bit at UART0_BDL.B1;
    sbit  SBR2_UART0_BDL_bit at UART0_BDL.B2;
    sbit  SBR3_UART0_BDL_bit at UART0_BDL.B3;
    sbit  SBR4_UART0_BDL_bit at UART0_BDL.B4;
    const register unsigned short int SBR5 = 5;
    sbit  SBR5_bit at UART0_BDL.B5;
    const register unsigned short int SBR6 = 6;
    sbit  SBR6_bit at UART0_BDL.B6;
    const register unsigned short int SBR7 = 7;
    sbit  SBR7_bit at UART0_BDL.B7;

sfr unsigned short   volatile UART0_C1             absolute 0x4006A002;
    const register unsigned short int PT = 0;
    sbit  PT_bit at UART0_C1.B0;
    sbit  PE_UART0_C1_bit at UART0_C1.B1;
    const register unsigned short int ILT = 2;
    sbit  ILT_bit at UART0_C1.B2;
    const register unsigned short int WAKE = 3;
    sbit  WAKE_bit at UART0_C1.B3;
    const register unsigned short int M = 4;
    sbit  M_bit at UART0_C1.B4;
    const register unsigned short int RSRC = 5;
    sbit  RSRC_bit at UART0_C1.B5;
    const register unsigned short int UARTSWAI = 6;
    sbit  UARTSWAI_bit at UART0_C1.B6;
    const register unsigned short int LOOPS = 7;
    sbit  LOOPS_bit at UART0_C1.B7;

sfr unsigned short   volatile UART0_C2             absolute 0x4006A003;
    const register unsigned short int SBK = 0;
    sbit  SBK_bit at UART0_C2.B0;
    const register unsigned short int RWU = 1;
    sbit  RWU_bit at UART0_C2.B1;
    const register unsigned short int RE = 2;
    sbit  RE_bit at UART0_C2.B2;
    const register unsigned short int TE = 3;
    sbit  TE_bit at UART0_C2.B3;
    const register unsigned short int ILIE = 4;
    sbit  ILIE_bit at UART0_C2.B4;
    sbit  RIE_UART0_C2_bit at UART0_C2.B5;
    const register unsigned short int TCIE = 6;
    sbit  TCIE_bit at UART0_C2.B6;
    sbit  TIE_UART0_C2_bit at UART0_C2.B7;

sfr unsigned short   volatile UART0_S1             absolute 0x4006A004;
    const register unsigned short int PF = 0;
    sbit  PF_bit at UART0_S1.B0;
    const register unsigned short int FE = 1;
    sbit  FE_bit at UART0_S1.B1;
    const register unsigned short int NF = 2;
    sbit  NF_bit at UART0_S1.B2;
    const register unsigned short int OR_ = 3;
    sbit  OR_bit at UART0_S1.B3;
    sbit  IDLE_UART0_S1_bit at UART0_S1.B4;
    const register unsigned short int RDRF = 5;
    sbit  RDRF_bit at UART0_S1.B5;
    const register unsigned short int TC = 6;
    sbit  TC_bit at UART0_S1.B6;
    const register unsigned short int TDRE = 7;
    sbit  TDRE_bit at UART0_S1.B7;

sfr unsigned short   volatile UART0_S2             absolute 0x4006A005;
    const register unsigned short int RAF = 0;
    sbit  RAF_bit at UART0_S2.B0;
    const register unsigned short int LBKDE = 1;
    sbit  LBKDE_bit at UART0_S2.B1;
    const register unsigned short int BRK13 = 2;
    sbit  BRK13_bit at UART0_S2.B2;
    const register unsigned short int RWUID = 3;
    sbit  RWUID_bit at UART0_S2.B3;
    const register unsigned short int RXINV = 4;
    sbit  RXINV_bit at UART0_S2.B4;
    const register unsigned short int MSBF = 5;
    sbit  MSBF_bit at UART0_S2.B5;
    const register unsigned short int RXEDGIF = 6;
    sbit  RXEDGIF_bit at UART0_S2.B6;
    const register unsigned short int LBKDIF = 7;
    sbit  LBKDIF_bit at UART0_S2.B7;

sfr unsigned short   volatile UART0_C3             absolute 0x4006A006;
    const register unsigned short int PEIE = 0;
    sbit  PEIE_bit at UART0_C3.B0;
    const register unsigned short int FEIE = 1;
    sbit  FEIE_bit at UART0_C3.B1;
    const register unsigned short int NEIE = 2;
    sbit  NEIE_bit at UART0_C3.B2;
    const register unsigned short int ORIE = 3;
    sbit  ORIE_bit at UART0_C3.B3;
    const register unsigned short int TXINV = 4;
    sbit  TXINV_bit at UART0_C3.B4;
    const register unsigned short int TXDIR = 5;
    sbit  TXDIR_bit at UART0_C3.B5;
    const register unsigned short int T8 = 6;
    sbit  T8_bit at UART0_C3.B6;
    const register unsigned short int R8_ = 7;
    sbit  R8_bit at UART0_C3.B7;

sfr unsigned short   volatile UART0_D              absolute 0x4006A007;
    const register unsigned short int RT0 = 0;
    sbit  RT0_bit at UART0_D.B0;
    const register unsigned short int RT1 = 1;
    sbit  RT1_bit at UART0_D.B1;
    const register unsigned short int RT2 = 2;
    sbit  RT2_bit at UART0_D.B2;
    const register unsigned short int RT3 = 3;
    sbit  RT3_bit at UART0_D.B3;
    const register unsigned short int RT4 = 4;
    sbit  RT4_bit at UART0_D.B4;
    const register unsigned short int RT5 = 5;
    sbit  RT5_bit at UART0_D.B5;
    const register unsigned short int RT6 = 6;
    sbit  RT6_bit at UART0_D.B6;
    const register unsigned short int RT7 = 7;
    sbit  RT7_bit at UART0_D.B7;

sfr unsigned short   volatile UART0_MA1            absolute 0x4006A008;
    const register unsigned short int MA0 = 0;
    sbit  MA0_bit at UART0_MA1.B0;
    const register unsigned short int MA1 = 1;
    sbit  MA1_bit at UART0_MA1.B1;
    const register unsigned short int MA2 = 2;
    sbit  MA2_bit at UART0_MA1.B2;
    const register unsigned short int MA3 = 3;
    sbit  MA3_bit at UART0_MA1.B3;
    const register unsigned short int MA4 = 4;
    sbit  MA4_bit at UART0_MA1.B4;
    const register unsigned short int MA5 = 5;
    sbit  MA5_bit at UART0_MA1.B5;
    const register unsigned short int MA6 = 6;
    sbit  MA6_bit at UART0_MA1.B6;
    const register unsigned short int MA7 = 7;
    sbit  MA7_bit at UART0_MA1.B7;

sfr unsigned short   volatile UART0_MA2            absolute 0x4006A009;
    sbit  MA0_UART0_MA2_bit at UART0_MA2.B0;
    sbit  MA1_UART0_MA2_bit at UART0_MA2.B1;
    sbit  MA2_UART0_MA2_bit at UART0_MA2.B2;
    sbit  MA3_UART0_MA2_bit at UART0_MA2.B3;
    sbit  MA4_UART0_MA2_bit at UART0_MA2.B4;
    sbit  MA5_UART0_MA2_bit at UART0_MA2.B5;
    sbit  MA6_UART0_MA2_bit at UART0_MA2.B6;
    sbit  MA7_UART0_MA2_bit at UART0_MA2.B7;

sfr unsigned short   volatile UART0_C4             absolute 0x4006A00A;
    const register unsigned short int BRFA0 = 0;
    sbit  BRFA0_bit at UART0_C4.B0;
    const register unsigned short int BRFA1 = 1;
    sbit  BRFA1_bit at UART0_C4.B1;
    const register unsigned short int BRFA2 = 2;
    sbit  BRFA2_bit at UART0_C4.B2;
    const register unsigned short int BRFA3 = 3;
    sbit  BRFA3_bit at UART0_C4.B3;
    const register unsigned short int BRFA4 = 4;
    sbit  BRFA4_bit at UART0_C4.B4;
    sbit  M10_UART0_C4_bit at UART0_C4.B5;
    const register unsigned short int MAEN2 = 6;
    sbit  MAEN2_bit at UART0_C4.B6;
    const register unsigned short int MAEN1 = 7;
    sbit  MAEN1_bit at UART0_C4.B7;

sfr unsigned short   volatile UART0_C5             absolute 0x4006A00B;
    const register unsigned short int LBKDDMAS = 3;
    sbit  LBKDDMAS_bit at UART0_C5.B3;
    const register unsigned short int RDMAS = 5;
    sbit  RDMAS_bit at UART0_C5.B5;
    const register unsigned short int TDMAS = 7;
    sbit  TDMAS_bit at UART0_C5.B7;

sfr unsigned short   volatile UART0_ED             absolute 0x4006A00C;
    const register unsigned short int PARITYE = 6;
    sbit  PARITYE_bit at UART0_ED.B6;
    const register unsigned short int NOISY = 7;
    sbit  NOISY_bit at UART0_ED.B7;

sfr unsigned short   volatile UART0_MODEM          absolute 0x4006A00D;
    const register unsigned short int TXCTSE = 0;
    sbit  TXCTSE_bit at UART0_MODEM.B0;
    const register unsigned short int TXRTSE = 1;
    sbit  TXRTSE_bit at UART0_MODEM.B1;
    const register unsigned short int TXRTSPOL = 2;
    sbit  TXRTSPOL_bit at UART0_MODEM.B2;
    const register unsigned short int RXRTSE = 3;
    sbit  RXRTSE_bit at UART0_MODEM.B3;

sfr unsigned short   volatile UART0_IR             absolute 0x4006A00E;
    const register unsigned short int TNP0 = 0;
    sbit  TNP0_bit at UART0_IR.B0;
    const register unsigned short int TNP1 = 1;
    sbit  TNP1_bit at UART0_IR.B1;
    const register unsigned short int IREN = 2;
    sbit  IREN_bit at UART0_IR.B2;

sfr unsigned short   volatile UART0_PFIFO          absolute 0x4006A010;
    const register unsigned short int RXFIFOSIZE0 = 0;
    sbit  RXFIFOSIZE0_bit at UART0_PFIFO.B0;
    const register unsigned short int RXFIFOSIZE1 = 1;
    sbit  RXFIFOSIZE1_bit at UART0_PFIFO.B1;
    const register unsigned short int RXFIFOSIZE2 = 2;
    sbit  RXFIFOSIZE2_bit at UART0_PFIFO.B2;
    const register unsigned short int RXFE = 3;
    sbit  RXFE_bit at UART0_PFIFO.B3;
    const register unsigned short int TXFIFOSIZE0 = 4;
    sbit  TXFIFOSIZE0_bit at UART0_PFIFO.B4;
    const register unsigned short int TXFIFOSIZE1 = 5;
    sbit  TXFIFOSIZE1_bit at UART0_PFIFO.B5;
    const register unsigned short int TXFIFOSIZE2 = 6;
    sbit  TXFIFOSIZE2_bit at UART0_PFIFO.B6;
    const register unsigned short int TXFE = 7;
    sbit  TXFE_bit at UART0_PFIFO.B7;

sfr unsigned short   volatile UART0_CFIFO          absolute 0x4006A011;
    const register unsigned short int RXUFE = 0;
    sbit  RXUFE_bit at UART0_CFIFO.B0;
    const register unsigned short int TXOFE = 1;
    sbit  TXOFE_bit at UART0_CFIFO.B1;
    const register unsigned short int RXOFE = 2;
    sbit  RXOFE_bit at UART0_CFIFO.B2;
    const register unsigned short int RXFLUSH = 6;
    sbit  RXFLUSH_bit at UART0_CFIFO.B6;
    const register unsigned short int TXFLUSH = 7;
    sbit  TXFLUSH_bit at UART0_CFIFO.B7;

sfr unsigned short   volatile UART0_SFIFO          absolute 0x4006A012;
    const register unsigned short int RXUF = 0;
    sbit  RXUF_bit at UART0_SFIFO.B0;
    const register unsigned short int TXOF = 1;
    sbit  TXOF_bit at UART0_SFIFO.B1;
    const register unsigned short int RXOF = 2;
    sbit  RXOF_bit at UART0_SFIFO.B2;
    const register unsigned short int RXEMPT = 6;
    sbit  RXEMPT_bit at UART0_SFIFO.B6;
    const register unsigned short int TXEMPT = 7;
    sbit  TXEMPT_bit at UART0_SFIFO.B7;

sfr unsigned short   volatile UART0_TWFIFO         absolute 0x4006A013;
    const register unsigned short int TXWATER0 = 0;
    sbit  TXWATER0_bit at UART0_TWFIFO.B0;
    const register unsigned short int TXWATER1 = 1;
    sbit  TXWATER1_bit at UART0_TWFIFO.B1;
    const register unsigned short int TXWATER2 = 2;
    sbit  TXWATER2_bit at UART0_TWFIFO.B2;
    const register unsigned short int TXWATER3 = 3;
    sbit  TXWATER3_bit at UART0_TWFIFO.B3;
    const register unsigned short int TXWATER4 = 4;
    sbit  TXWATER4_bit at UART0_TWFIFO.B4;
    const register unsigned short int TXWATER5 = 5;
    sbit  TXWATER5_bit at UART0_TWFIFO.B5;
    const register unsigned short int TXWATER6 = 6;
    sbit  TXWATER6_bit at UART0_TWFIFO.B6;
    const register unsigned short int TXWATER7 = 7;
    sbit  TXWATER7_bit at UART0_TWFIFO.B7;

sfr unsigned short   volatile UART0_TCFIFO         absolute 0x4006A014;
    const register unsigned short int TXCOUNT0 = 0;
    sbit  TXCOUNT0_bit at UART0_TCFIFO.B0;
    const register unsigned short int TXCOUNT1 = 1;
    sbit  TXCOUNT1_bit at UART0_TCFIFO.B1;
    const register unsigned short int TXCOUNT2 = 2;
    sbit  TXCOUNT2_bit at UART0_TCFIFO.B2;
    const register unsigned short int TXCOUNT3 = 3;
    sbit  TXCOUNT3_bit at UART0_TCFIFO.B3;
    const register unsigned short int TXCOUNT4 = 4;
    sbit  TXCOUNT4_bit at UART0_TCFIFO.B4;
    const register unsigned short int TXCOUNT5 = 5;
    sbit  TXCOUNT5_bit at UART0_TCFIFO.B5;
    const register unsigned short int TXCOUNT6 = 6;
    sbit  TXCOUNT6_bit at UART0_TCFIFO.B6;
    const register unsigned short int TXCOUNT7 = 7;
    sbit  TXCOUNT7_bit at UART0_TCFIFO.B7;

sfr unsigned short   volatile UART0_RWFIFO         absolute 0x4006A015;
    const register unsigned short int RXWATER0 = 0;
    sbit  RXWATER0_bit at UART0_RWFIFO.B0;
    const register unsigned short int RXWATER1 = 1;
    sbit  RXWATER1_bit at UART0_RWFIFO.B1;
    const register unsigned short int RXWATER2 = 2;
    sbit  RXWATER2_bit at UART0_RWFIFO.B2;
    const register unsigned short int RXWATER3 = 3;
    sbit  RXWATER3_bit at UART0_RWFIFO.B3;
    const register unsigned short int RXWATER4 = 4;
    sbit  RXWATER4_bit at UART0_RWFIFO.B4;
    const register unsigned short int RXWATER5 = 5;
    sbit  RXWATER5_bit at UART0_RWFIFO.B5;
    const register unsigned short int RXWATER6 = 6;
    sbit  RXWATER6_bit at UART0_RWFIFO.B6;
    const register unsigned short int RXWATER7 = 7;
    sbit  RXWATER7_bit at UART0_RWFIFO.B7;

sfr unsigned short   volatile UART0_RCFIFO         absolute 0x4006A016;
    const register unsigned short int RXCOUNT0 = 0;
    sbit  RXCOUNT0_bit at UART0_RCFIFO.B0;
    const register unsigned short int RXCOUNT1 = 1;
    sbit  RXCOUNT1_bit at UART0_RCFIFO.B1;
    const register unsigned short int RXCOUNT2 = 2;
    sbit  RXCOUNT2_bit at UART0_RCFIFO.B2;
    const register unsigned short int RXCOUNT3 = 3;
    sbit  RXCOUNT3_bit at UART0_RCFIFO.B3;
    const register unsigned short int RXCOUNT4 = 4;
    sbit  RXCOUNT4_bit at UART0_RCFIFO.B4;
    const register unsigned short int RXCOUNT5 = 5;
    sbit  RXCOUNT5_bit at UART0_RCFIFO.B5;
    const register unsigned short int RXCOUNT6 = 6;
    sbit  RXCOUNT6_bit at UART0_RCFIFO.B6;
    const register unsigned short int RXCOUNT7 = 7;
    sbit  RXCOUNT7_bit at UART0_RCFIFO.B7;

sfr unsigned short   volatile UART0_C7816          absolute 0x4006A018;
    const register unsigned short int ISO_7816E = 0;
    sbit  ISO_7816E_bit at UART0_C7816.B0;
    const register unsigned short int TTYPE = 1;
    sbit  TTYPE_bit at UART0_C7816.B1;
    sbit  INIT_UART0_C7816_bit at UART0_C7816.B2;
    const register unsigned short int ANACK = 3;
    sbit  ANACK_bit at UART0_C7816.B3;
    const register unsigned short int ONACK = 4;
    sbit  ONACK_bit at UART0_C7816.B4;

sfr unsigned short   volatile UART0_IE7816         absolute 0x4006A019;
    const register unsigned short int RXTE = 0;
    sbit  RXTE_bit at UART0_IE7816.B0;
    const register unsigned short int TXTE = 1;
    sbit  TXTE_bit at UART0_IE7816.B1;
    const register unsigned short int GTVE = 2;
    sbit  GTVE_bit at UART0_IE7816.B2;
    const register unsigned short int ADTE = 3;
    sbit  ADTE_bit at UART0_IE7816.B3;
    const register unsigned short int INITDE = 4;
    sbit  INITDE_bit at UART0_IE7816.B4;
    const register unsigned short int BWTE = 5;
    sbit  BWTE_bit at UART0_IE7816.B5;
    const register unsigned short int CWTE = 6;
    sbit  CWTE_bit at UART0_IE7816.B6;
    const register unsigned short int WTE = 7;
    sbit  WTE_bit at UART0_IE7816.B7;

sfr unsigned short   volatile UART0_IS7816         absolute 0x4006A01A;
    const register unsigned short int RXT = 0;
    sbit  RXT_bit at UART0_IS7816.B0;
    const register unsigned short int TXT = 1;
    sbit  TXT_bit at UART0_IS7816.B1;
    const register unsigned short int GTV = 2;
    sbit  GTV_bit at UART0_IS7816.B2;
    const register unsigned short int ADT = 3;
    sbit  ADT_bit at UART0_IS7816.B3;
    const register unsigned short int INITD = 4;
    sbit  INITD_bit at UART0_IS7816.B4;
    const register unsigned short int BWT = 5;
    sbit  BWT_bit at UART0_IS7816.B5;
    const register unsigned short int CWT = 6;
    sbit  CWT_bit at UART0_IS7816.B6;
    const register unsigned short int WT = 7;
    sbit  WT_bit at UART0_IS7816.B7;

sfr unsigned short   volatile UART0_WP7816         absolute 0x4006A01B;
    const register unsigned short int WTX0 = 0;
    sbit  WTX0_bit at UART0_WP7816.B0;
    const register unsigned short int WTX1 = 1;
    sbit  WTX1_bit at UART0_WP7816.B1;
    const register unsigned short int WTX2 = 2;
    sbit  WTX2_bit at UART0_WP7816.B2;
    const register unsigned short int WTX3 = 3;
    sbit  WTX3_bit at UART0_WP7816.B3;
    const register unsigned short int WTX4 = 4;
    sbit  WTX4_bit at UART0_WP7816.B4;
    const register unsigned short int WTX5 = 5;
    sbit  WTX5_bit at UART0_WP7816.B5;
    const register unsigned short int WTX6 = 6;
    sbit  WTX6_bit at UART0_WP7816.B6;
    const register unsigned short int WTX7 = 7;
    sbit  WTX7_bit at UART0_WP7816.B7;

sfr unsigned short   volatile UART0_WN7816         absolute 0x4006A01C;
    const register unsigned short int GTN0 = 0;
    sbit  GTN0_bit at UART0_WN7816.B0;
    const register unsigned short int GTN1 = 1;
    sbit  GTN1_bit at UART0_WN7816.B1;
    const register unsigned short int GTN2 = 2;
    sbit  GTN2_bit at UART0_WN7816.B2;
    const register unsigned short int GTN3 = 3;
    sbit  GTN3_bit at UART0_WN7816.B3;
    const register unsigned short int GTN4 = 4;
    sbit  GTN4_bit at UART0_WN7816.B4;
    const register unsigned short int GTN5 = 5;
    sbit  GTN5_bit at UART0_WN7816.B5;
    const register unsigned short int GTN6 = 6;
    sbit  GTN6_bit at UART0_WN7816.B6;
    const register unsigned short int GTN7 = 7;
    sbit  GTN7_bit at UART0_WN7816.B7;

sfr unsigned short   volatile UART0_WF7816         absolute 0x4006A01D;
    const register unsigned short int GTFD0 = 0;
    sbit  GTFD0_bit at UART0_WF7816.B0;
    const register unsigned short int GTFD1 = 1;
    sbit  GTFD1_bit at UART0_WF7816.B1;
    const register unsigned short int GTFD2 = 2;
    sbit  GTFD2_bit at UART0_WF7816.B2;
    const register unsigned short int GTFD3 = 3;
    sbit  GTFD3_bit at UART0_WF7816.B3;
    const register unsigned short int GTFD4 = 4;
    sbit  GTFD4_bit at UART0_WF7816.B4;
    const register unsigned short int GTFD5 = 5;
    sbit  GTFD5_bit at UART0_WF7816.B5;
    const register unsigned short int GTFD6 = 6;
    sbit  GTFD6_bit at UART0_WF7816.B6;
    const register unsigned short int GTFD7 = 7;
    sbit  GTFD7_bit at UART0_WF7816.B7;

sfr unsigned short   volatile UART0_ET7816         absolute 0x4006A01E;
    const register unsigned short int RXTHRESHOLD0 = 0;
    sbit  RXTHRESHOLD0_bit at UART0_ET7816.B0;
    const register unsigned short int RXTHRESHOLD1 = 1;
    sbit  RXTHRESHOLD1_bit at UART0_ET7816.B1;
    const register unsigned short int RXTHRESHOLD2 = 2;
    sbit  RXTHRESHOLD2_bit at UART0_ET7816.B2;
    const register unsigned short int RXTHRESHOLD3 = 3;
    sbit  RXTHRESHOLD3_bit at UART0_ET7816.B3;
    const register unsigned short int TXTHRESHOLD0 = 4;
    sbit  TXTHRESHOLD0_bit at UART0_ET7816.B4;
    const register unsigned short int TXTHRESHOLD1 = 5;
    sbit  TXTHRESHOLD1_bit at UART0_ET7816.B5;
    const register unsigned short int TXTHRESHOLD2 = 6;
    sbit  TXTHRESHOLD2_bit at UART0_ET7816.B6;
    const register unsigned short int TXTHRESHOLD3 = 7;
    sbit  TXTHRESHOLD3_bit at UART0_ET7816.B7;

sfr unsigned short   volatile UART0_TL7816         absolute 0x4006A01F;
    const register unsigned short int TLEN0 = 0;
    sbit  TLEN0_bit at UART0_TL7816.B0;
    const register unsigned short int TLEN1 = 1;
    sbit  TLEN1_bit at UART0_TL7816.B1;
    const register unsigned short int TLEN2 = 2;
    sbit  TLEN2_bit at UART0_TL7816.B2;
    const register unsigned short int TLEN3 = 3;
    sbit  TLEN3_bit at UART0_TL7816.B3;
    const register unsigned short int TLEN4 = 4;
    sbit  TLEN4_bit at UART0_TL7816.B4;
    const register unsigned short int TLEN5 = 5;
    sbit  TLEN5_bit at UART0_TL7816.B5;
    const register unsigned short int TLEN6 = 6;
    sbit  TLEN6_bit at UART0_TL7816.B6;
    const register unsigned short int TLEN7 = 7;
    sbit  TLEN7_bit at UART0_TL7816.B7;

sfr unsigned short   volatile UART0_AP7816A_T0     absolute 0x4006A03A;
    const register unsigned short int ADTI_H0 = 0;
    sbit  ADTI_H0_bit at UART0_AP7816A_T0.B0;
    const register unsigned short int ADTI_H1 = 1;
    sbit  ADTI_H1_bit at UART0_AP7816A_T0.B1;
    const register unsigned short int ADTI_H2 = 2;
    sbit  ADTI_H2_bit at UART0_AP7816A_T0.B2;
    const register unsigned short int ADTI_H3 = 3;
    sbit  ADTI_H3_bit at UART0_AP7816A_T0.B3;
    const register unsigned short int ADTI_H4 = 4;
    sbit  ADTI_H4_bit at UART0_AP7816A_T0.B4;
    const register unsigned short int ADTI_H5 = 5;
    sbit  ADTI_H5_bit at UART0_AP7816A_T0.B5;
    const register unsigned short int ADTI_H6 = 6;
    sbit  ADTI_H6_bit at UART0_AP7816A_T0.B6;
    const register unsigned short int ADTI_H7 = 7;
    sbit  ADTI_H7_bit at UART0_AP7816A_T0.B7;

sfr unsigned short   volatile UART0_AP7816B_T0     absolute 0x4006A03B;
    const register unsigned short int ADTI_L0 = 0;
    sbit  ADTI_L0_bit at UART0_AP7816B_T0.B0;
    const register unsigned short int ADTI_L1 = 1;
    sbit  ADTI_L1_bit at UART0_AP7816B_T0.B1;
    const register unsigned short int ADTI_L2 = 2;
    sbit  ADTI_L2_bit at UART0_AP7816B_T0.B2;
    const register unsigned short int ADTI_L3 = 3;
    sbit  ADTI_L3_bit at UART0_AP7816B_T0.B3;
    const register unsigned short int ADTI_L4 = 4;
    sbit  ADTI_L4_bit at UART0_AP7816B_T0.B4;
    const register unsigned short int ADTI_L5 = 5;
    sbit  ADTI_L5_bit at UART0_AP7816B_T0.B5;
    const register unsigned short int ADTI_L6 = 6;
    sbit  ADTI_L6_bit at UART0_AP7816B_T0.B6;
    const register unsigned short int ADTI_L7 = 7;
    sbit  ADTI_L7_bit at UART0_AP7816B_T0.B7;

sfr unsigned short   volatile UART0_WP7816A_T0     absolute 0x4006A03C;
    const register unsigned short int WI_H0 = 0;
    sbit  WI_H0_bit at UART0_WP7816A_T0.B0;
    const register unsigned short int WI_H1 = 1;
    sbit  WI_H1_bit at UART0_WP7816A_T0.B1;
    const register unsigned short int WI_H2 = 2;
    sbit  WI_H2_bit at UART0_WP7816A_T0.B2;
    const register unsigned short int WI_H3 = 3;
    sbit  WI_H3_bit at UART0_WP7816A_T0.B3;
    const register unsigned short int WI_H4 = 4;
    sbit  WI_H4_bit at UART0_WP7816A_T0.B4;
    const register unsigned short int WI_H5 = 5;
    sbit  WI_H5_bit at UART0_WP7816A_T0.B5;
    const register unsigned short int WI_H6 = 6;
    sbit  WI_H6_bit at UART0_WP7816A_T0.B6;
    const register unsigned short int WI_H7 = 7;
    sbit  WI_H7_bit at UART0_WP7816A_T0.B7;

sfr unsigned short   volatile UART0_WP7816A_T1     absolute 0x4006A03C;
    const register unsigned short int BWI_H0 = 0;
    sbit  BWI_H0_bit at UART0_WP7816A_T1.B0;
    const register unsigned short int BWI_H1 = 1;
    sbit  BWI_H1_bit at UART0_WP7816A_T1.B1;
    const register unsigned short int BWI_H2 = 2;
    sbit  BWI_H2_bit at UART0_WP7816A_T1.B2;
    const register unsigned short int BWI_H3 = 3;
    sbit  BWI_H3_bit at UART0_WP7816A_T1.B3;
    const register unsigned short int BWI_H4 = 4;
    sbit  BWI_H4_bit at UART0_WP7816A_T1.B4;
    const register unsigned short int BWI_H5 = 5;
    sbit  BWI_H5_bit at UART0_WP7816A_T1.B5;
    const register unsigned short int BWI_H6 = 6;
    sbit  BWI_H6_bit at UART0_WP7816A_T1.B6;
    const register unsigned short int BWI_H7 = 7;
    sbit  BWI_H7_bit at UART0_WP7816A_T1.B7;

sfr unsigned short   volatile UART0_WP7816B_T0     absolute 0x4006A03D;
    const register unsigned short int WI_L0 = 0;
    sbit  WI_L0_bit at UART0_WP7816B_T0.B0;
    const register unsigned short int WI_L1 = 1;
    sbit  WI_L1_bit at UART0_WP7816B_T0.B1;
    const register unsigned short int WI_L2 = 2;
    sbit  WI_L2_bit at UART0_WP7816B_T0.B2;
    const register unsigned short int WI_L3 = 3;
    sbit  WI_L3_bit at UART0_WP7816B_T0.B3;
    const register unsigned short int WI_L4 = 4;
    sbit  WI_L4_bit at UART0_WP7816B_T0.B4;
    const register unsigned short int WI_L5 = 5;
    sbit  WI_L5_bit at UART0_WP7816B_T0.B5;
    const register unsigned short int WI_L6 = 6;
    sbit  WI_L6_bit at UART0_WP7816B_T0.B6;
    const register unsigned short int WI_L7 = 7;
    sbit  WI_L7_bit at UART0_WP7816B_T0.B7;

sfr unsigned short   volatile UART0_WP7816B_T1     absolute 0x4006A03D;
    const register unsigned short int BWI_L0 = 0;
    sbit  BWI_L0_bit at UART0_WP7816B_T1.B0;
    const register unsigned short int BWI_L1 = 1;
    sbit  BWI_L1_bit at UART0_WP7816B_T1.B1;
    const register unsigned short int BWI_L2 = 2;
    sbit  BWI_L2_bit at UART0_WP7816B_T1.B2;
    const register unsigned short int BWI_L3 = 3;
    sbit  BWI_L3_bit at UART0_WP7816B_T1.B3;
    const register unsigned short int BWI_L4 = 4;
    sbit  BWI_L4_bit at UART0_WP7816B_T1.B4;
    const register unsigned short int BWI_L5 = 5;
    sbit  BWI_L5_bit at UART0_WP7816B_T1.B5;
    const register unsigned short int BWI_L6 = 6;
    sbit  BWI_L6_bit at UART0_WP7816B_T1.B6;
    const register unsigned short int BWI_L7 = 7;
    sbit  BWI_L7_bit at UART0_WP7816B_T1.B7;

sfr unsigned short   volatile UART0_WGP7816_T1     absolute 0x4006A03E;
    const register unsigned short int BGI0 = 0;
    sbit  BGI0_bit at UART0_WGP7816_T1.B0;
    const register unsigned short int BGI1 = 1;
    sbit  BGI1_bit at UART0_WGP7816_T1.B1;
    const register unsigned short int BGI2 = 2;
    sbit  BGI2_bit at UART0_WGP7816_T1.B2;
    const register unsigned short int BGI3 = 3;
    sbit  BGI3_bit at UART0_WGP7816_T1.B3;
    const register unsigned short int CWI10 = 4;
    sbit  CWI10_bit at UART0_WGP7816_T1.B4;
    const register unsigned short int CWI11 = 5;
    sbit  CWI11_bit at UART0_WGP7816_T1.B5;
    const register unsigned short int CWI12 = 6;
    sbit  CWI12_bit at UART0_WGP7816_T1.B6;
    const register unsigned short int CWI13 = 7;
    sbit  CWI13_bit at UART0_WGP7816_T1.B7;

sfr unsigned short   volatile UART0_WP7816C_T1     absolute 0x4006A03F;
    const register unsigned short int CWI20 = 0;
    sbit  CWI20_bit at UART0_WP7816C_T1.B0;
    const register unsigned short int CWI21 = 1;
    sbit  CWI21_bit at UART0_WP7816C_T1.B1;
    const register unsigned short int CWI22 = 2;
    sbit  CWI22_bit at UART0_WP7816C_T1.B2;
    const register unsigned short int CWI23 = 3;
    sbit  CWI23_bit at UART0_WP7816C_T1.B3;
    const register unsigned short int CWI24 = 4;
    sbit  CWI24_bit at UART0_WP7816C_T1.B4;

sfr unsigned short   volatile UART1_BDH            absolute 0x4006B000;
    sbit  SBR0_UART1_BDH_bit at UART1_BDH.B0;
    sbit  SBR1_UART1_BDH_bit at UART1_BDH.B1;
    sbit  SBR2_UART1_BDH_bit at UART1_BDH.B2;
    sbit  SBR3_UART1_BDH_bit at UART1_BDH.B3;
    sbit  SBR4_UART1_BDH_bit at UART1_BDH.B4;
    sbit  SBNS_UART1_BDH_bit at UART1_BDH.B5;
    sbit  RXEDGIE_UART1_BDH_bit at UART1_BDH.B6;
    sbit  LBKDIE_UART1_BDH_bit at UART1_BDH.B7;

sfr unsigned short   volatile UART1_BDL            absolute 0x4006B001;
    sbit  SBR0_UART1_BDL_bit at UART1_BDL.B0;
    sbit  SBR1_UART1_BDL_bit at UART1_BDL.B1;
    sbit  SBR2_UART1_BDL_bit at UART1_BDL.B2;
    sbit  SBR3_UART1_BDL_bit at UART1_BDL.B3;
    sbit  SBR4_UART1_BDL_bit at UART1_BDL.B4;
    sbit  SBR5_UART1_BDL_bit at UART1_BDL.B5;
    sbit  SBR6_UART1_BDL_bit at UART1_BDL.B6;
    sbit  SBR7_UART1_BDL_bit at UART1_BDL.B7;

sfr unsigned short   volatile UART1_C1             absolute 0x4006B002;
    sbit  PT_UART1_C1_bit at UART1_C1.B0;
    sbit  PE_UART1_C1_bit at UART1_C1.B1;
    sbit  ILT_UART1_C1_bit at UART1_C1.B2;
    sbit  WAKE_UART1_C1_bit at UART1_C1.B3;
    sbit  M_UART1_C1_bit at UART1_C1.B4;
    sbit  RSRC_UART1_C1_bit at UART1_C1.B5;
    sbit  UARTSWAI_UART1_C1_bit at UART1_C1.B6;
    sbit  LOOPS_UART1_C1_bit at UART1_C1.B7;

sfr unsigned short   volatile UART1_C2             absolute 0x4006B003;
    sbit  SBK_UART1_C2_bit at UART1_C2.B0;
    sbit  RWU_UART1_C2_bit at UART1_C2.B1;
    sbit  RE_UART1_C2_bit at UART1_C2.B2;
    sbit  TE_UART1_C2_bit at UART1_C2.B3;
    sbit  ILIE_UART1_C2_bit at UART1_C2.B4;
    sbit  RIE_UART1_C2_bit at UART1_C2.B5;
    sbit  TCIE_UART1_C2_bit at UART1_C2.B6;
    sbit  TIE_UART1_C2_bit at UART1_C2.B7;

sfr unsigned short   volatile UART1_S1             absolute 0x4006B004;
    sbit  PF_UART1_S1_bit at UART1_S1.B0;
    sbit  FE_UART1_S1_bit at UART1_S1.B1;
    sbit  NF_UART1_S1_bit at UART1_S1.B2;
    sbit  OR_UART1_S1_bit at UART1_S1.B3;
    sbit  IDLE_UART1_S1_bit at UART1_S1.B4;
    sbit  RDRF_UART1_S1_bit at UART1_S1.B5;
    sbit  TC_UART1_S1_bit at UART1_S1.B6;
    sbit  TDRE_UART1_S1_bit at UART1_S1.B7;

sfr unsigned short   volatile UART1_S2             absolute 0x4006B005;
    sbit  RAF_UART1_S2_bit at UART1_S2.B0;
    sbit  LBKDE_UART1_S2_bit at UART1_S2.B1;
    sbit  BRK13_UART1_S2_bit at UART1_S2.B2;
    sbit  RWUID_UART1_S2_bit at UART1_S2.B3;
    sbit  RXINV_UART1_S2_bit at UART1_S2.B4;
    sbit  MSBF_UART1_S2_bit at UART1_S2.B5;
    sbit  RXEDGIF_UART1_S2_bit at UART1_S2.B6;
    sbit  LBKDIF_UART1_S2_bit at UART1_S2.B7;

sfr unsigned short   volatile UART1_C3             absolute 0x4006B006;
    sbit  PEIE_UART1_C3_bit at UART1_C3.B0;
    sbit  FEIE_UART1_C3_bit at UART1_C3.B1;
    sbit  NEIE_UART1_C3_bit at UART1_C3.B2;
    sbit  ORIE_UART1_C3_bit at UART1_C3.B3;
    sbit  TXINV_UART1_C3_bit at UART1_C3.B4;
    sbit  TXDIR_UART1_C3_bit at UART1_C3.B5;
    sbit  T8_UART1_C3_bit at UART1_C3.B6;
    sbit  R8_UART1_C3_bit at UART1_C3.B7;

sfr unsigned short   volatile UART1_D              absolute 0x4006B007;
    sbit  RT0_UART1_D_bit at UART1_D.B0;
    sbit  RT1_UART1_D_bit at UART1_D.B1;
    sbit  RT2_UART1_D_bit at UART1_D.B2;
    sbit  RT3_UART1_D_bit at UART1_D.B3;
    sbit  RT4_UART1_D_bit at UART1_D.B4;
    sbit  RT5_UART1_D_bit at UART1_D.B5;
    sbit  RT6_UART1_D_bit at UART1_D.B6;
    sbit  RT7_UART1_D_bit at UART1_D.B7;

sfr unsigned short   volatile UART1_MA1            absolute 0x4006B008;
    sbit  MA0_UART1_MA1_bit at UART1_MA1.B0;
    sbit  MA1_UART1_MA1_bit at UART1_MA1.B1;
    sbit  MA2_UART1_MA1_bit at UART1_MA1.B2;
    sbit  MA3_UART1_MA1_bit at UART1_MA1.B3;
    sbit  MA4_UART1_MA1_bit at UART1_MA1.B4;
    sbit  MA5_UART1_MA1_bit at UART1_MA1.B5;
    sbit  MA6_UART1_MA1_bit at UART1_MA1.B6;
    sbit  MA7_UART1_MA1_bit at UART1_MA1.B7;

sfr unsigned short   volatile UART1_MA2            absolute 0x4006B009;
    sbit  MA0_UART1_MA2_bit at UART1_MA2.B0;
    sbit  MA1_UART1_MA2_bit at UART1_MA2.B1;
    sbit  MA2_UART1_MA2_bit at UART1_MA2.B2;
    sbit  MA3_UART1_MA2_bit at UART1_MA2.B3;
    sbit  MA4_UART1_MA2_bit at UART1_MA2.B4;
    sbit  MA5_UART1_MA2_bit at UART1_MA2.B5;
    sbit  MA6_UART1_MA2_bit at UART1_MA2.B6;
    sbit  MA7_UART1_MA2_bit at UART1_MA2.B7;

sfr unsigned short   volatile UART1_C4             absolute 0x4006B00A;
    sbit  BRFA0_UART1_C4_bit at UART1_C4.B0;
    sbit  BRFA1_UART1_C4_bit at UART1_C4.B1;
    sbit  BRFA2_UART1_C4_bit at UART1_C4.B2;
    sbit  BRFA3_UART1_C4_bit at UART1_C4.B3;
    sbit  BRFA4_UART1_C4_bit at UART1_C4.B4;
    sbit  M10_UART1_C4_bit at UART1_C4.B5;
    sbit  MAEN2_UART1_C4_bit at UART1_C4.B6;
    sbit  MAEN1_UART1_C4_bit at UART1_C4.B7;

sfr unsigned short   volatile UART1_C5             absolute 0x4006B00B;
    sbit  LBKDDMAS_UART1_C5_bit at UART1_C5.B3;
    sbit  RDMAS_UART1_C5_bit at UART1_C5.B5;
    sbit  TDMAS_UART1_C5_bit at UART1_C5.B7;

sfr unsigned short   volatile UART1_ED             absolute 0x4006B00C;
    sbit  PARITYE_UART1_ED_bit at UART1_ED.B6;
    sbit  NOISY_UART1_ED_bit at UART1_ED.B7;

sfr unsigned short   volatile UART1_MODEM          absolute 0x4006B00D;
    sbit  TXCTSE_UART1_MODEM_bit at UART1_MODEM.B0;
    sbit  TXRTSE_UART1_MODEM_bit at UART1_MODEM.B1;
    sbit  TXRTSPOL_UART1_MODEM_bit at UART1_MODEM.B2;
    sbit  RXRTSE_UART1_MODEM_bit at UART1_MODEM.B3;

sfr unsigned short   volatile UART1_IR             absolute 0x4006B00E;
    sbit  TNP0_UART1_IR_bit at UART1_IR.B0;
    sbit  TNP1_UART1_IR_bit at UART1_IR.B1;
    sbit  IREN_UART1_IR_bit at UART1_IR.B2;

sfr unsigned short   volatile UART1_PFIFO          absolute 0x4006B010;
    sbit  RXFIFOSIZE0_UART1_PFIFO_bit at UART1_PFIFO.B0;
    sbit  RXFIFOSIZE1_UART1_PFIFO_bit at UART1_PFIFO.B1;
    sbit  RXFIFOSIZE2_UART1_PFIFO_bit at UART1_PFIFO.B2;
    sbit  RXFE_UART1_PFIFO_bit at UART1_PFIFO.B3;
    sbit  TXFIFOSIZE0_UART1_PFIFO_bit at UART1_PFIFO.B4;
    sbit  TXFIFOSIZE1_UART1_PFIFO_bit at UART1_PFIFO.B5;
    sbit  TXFIFOSIZE2_UART1_PFIFO_bit at UART1_PFIFO.B6;
    sbit  TXFE_UART1_PFIFO_bit at UART1_PFIFO.B7;

sfr unsigned short   volatile UART1_CFIFO          absolute 0x4006B011;
    sbit  RXUFE_UART1_CFIFO_bit at UART1_CFIFO.B0;
    sbit  TXOFE_UART1_CFIFO_bit at UART1_CFIFO.B1;
    sbit  RXOFE_UART1_CFIFO_bit at UART1_CFIFO.B2;
    sbit  RXFLUSH_UART1_CFIFO_bit at UART1_CFIFO.B6;
    sbit  TXFLUSH_UART1_CFIFO_bit at UART1_CFIFO.B7;

sfr unsigned short   volatile UART1_SFIFO          absolute 0x4006B012;
    sbit  RXUF_UART1_SFIFO_bit at UART1_SFIFO.B0;
    sbit  TXOF_UART1_SFIFO_bit at UART1_SFIFO.B1;
    sbit  RXOF_UART1_SFIFO_bit at UART1_SFIFO.B2;
    sbit  RXEMPT_UART1_SFIFO_bit at UART1_SFIFO.B6;
    sbit  TXEMPT_UART1_SFIFO_bit at UART1_SFIFO.B7;

sfr unsigned short   volatile UART1_TWFIFO         absolute 0x4006B013;
    sbit  TXWATER0_UART1_TWFIFO_bit at UART1_TWFIFO.B0;
    sbit  TXWATER1_UART1_TWFIFO_bit at UART1_TWFIFO.B1;
    sbit  TXWATER2_UART1_TWFIFO_bit at UART1_TWFIFO.B2;
    sbit  TXWATER3_UART1_TWFIFO_bit at UART1_TWFIFO.B3;
    sbit  TXWATER4_UART1_TWFIFO_bit at UART1_TWFIFO.B4;
    sbit  TXWATER5_UART1_TWFIFO_bit at UART1_TWFIFO.B5;
    sbit  TXWATER6_UART1_TWFIFO_bit at UART1_TWFIFO.B6;
    sbit  TXWATER7_UART1_TWFIFO_bit at UART1_TWFIFO.B7;

sfr unsigned short   volatile UART1_TCFIFO         absolute 0x4006B014;
    sbit  TXCOUNT0_UART1_TCFIFO_bit at UART1_TCFIFO.B0;
    sbit  TXCOUNT1_UART1_TCFIFO_bit at UART1_TCFIFO.B1;
    sbit  TXCOUNT2_UART1_TCFIFO_bit at UART1_TCFIFO.B2;
    sbit  TXCOUNT3_UART1_TCFIFO_bit at UART1_TCFIFO.B3;
    sbit  TXCOUNT4_UART1_TCFIFO_bit at UART1_TCFIFO.B4;
    sbit  TXCOUNT5_UART1_TCFIFO_bit at UART1_TCFIFO.B5;
    sbit  TXCOUNT6_UART1_TCFIFO_bit at UART1_TCFIFO.B6;
    sbit  TXCOUNT7_UART1_TCFIFO_bit at UART1_TCFIFO.B7;

sfr unsigned short   volatile UART1_RWFIFO         absolute 0x4006B015;
    sbit  RXWATER0_UART1_RWFIFO_bit at UART1_RWFIFO.B0;
    sbit  RXWATER1_UART1_RWFIFO_bit at UART1_RWFIFO.B1;
    sbit  RXWATER2_UART1_RWFIFO_bit at UART1_RWFIFO.B2;
    sbit  RXWATER3_UART1_RWFIFO_bit at UART1_RWFIFO.B3;
    sbit  RXWATER4_UART1_RWFIFO_bit at UART1_RWFIFO.B4;
    sbit  RXWATER5_UART1_RWFIFO_bit at UART1_RWFIFO.B5;
    sbit  RXWATER6_UART1_RWFIFO_bit at UART1_RWFIFO.B6;
    sbit  RXWATER7_UART1_RWFIFO_bit at UART1_RWFIFO.B7;

sfr unsigned short   volatile UART1_RCFIFO         absolute 0x4006B016;
    sbit  RXCOUNT0_UART1_RCFIFO_bit at UART1_RCFIFO.B0;
    sbit  RXCOUNT1_UART1_RCFIFO_bit at UART1_RCFIFO.B1;
    sbit  RXCOUNT2_UART1_RCFIFO_bit at UART1_RCFIFO.B2;
    sbit  RXCOUNT3_UART1_RCFIFO_bit at UART1_RCFIFO.B3;
    sbit  RXCOUNT4_UART1_RCFIFO_bit at UART1_RCFIFO.B4;
    sbit  RXCOUNT5_UART1_RCFIFO_bit at UART1_RCFIFO.B5;
    sbit  RXCOUNT6_UART1_RCFIFO_bit at UART1_RCFIFO.B6;
    sbit  RXCOUNT7_UART1_RCFIFO_bit at UART1_RCFIFO.B7;

sfr unsigned short   volatile UART1_C7816          absolute 0x4006B018;
    sbit  ISO_7816E_UART1_C7816_bit at UART1_C7816.B0;
    sbit  TTYPE_UART1_C7816_bit at UART1_C7816.B1;
    sbit  INIT_UART1_C7816_bit at UART1_C7816.B2;
    sbit  ANACK_UART1_C7816_bit at UART1_C7816.B3;
    sbit  ONACK_UART1_C7816_bit at UART1_C7816.B4;

sfr unsigned short   volatile UART1_IE7816         absolute 0x4006B019;
    sbit  RXTE_UART1_IE7816_bit at UART1_IE7816.B0;
    sbit  TXTE_UART1_IE7816_bit at UART1_IE7816.B1;
    sbit  GTVE_UART1_IE7816_bit at UART1_IE7816.B2;
    sbit  ADTE_UART1_IE7816_bit at UART1_IE7816.B3;
    sbit  INITDE_UART1_IE7816_bit at UART1_IE7816.B4;
    sbit  BWTE_UART1_IE7816_bit at UART1_IE7816.B5;
    sbit  CWTE_UART1_IE7816_bit at UART1_IE7816.B6;
    sbit  WTE_UART1_IE7816_bit at UART1_IE7816.B7;

sfr unsigned short   volatile UART1_IS7816         absolute 0x4006B01A;
    sbit  RXT_UART1_IS7816_bit at UART1_IS7816.B0;
    sbit  TXT_UART1_IS7816_bit at UART1_IS7816.B1;
    sbit  GTV_UART1_IS7816_bit at UART1_IS7816.B2;
    sbit  ADT_UART1_IS7816_bit at UART1_IS7816.B3;
    sbit  INITD_UART1_IS7816_bit at UART1_IS7816.B4;
    sbit  BWT_UART1_IS7816_bit at UART1_IS7816.B5;
    sbit  CWT_UART1_IS7816_bit at UART1_IS7816.B6;
    sbit  WT_UART1_IS7816_bit at UART1_IS7816.B7;

sfr unsigned short   volatile UART1_WP7816         absolute 0x4006B01B;
    sbit  WTX0_UART1_WP7816_bit at UART1_WP7816.B0;
    sbit  WTX1_UART1_WP7816_bit at UART1_WP7816.B1;
    sbit  WTX2_UART1_WP7816_bit at UART1_WP7816.B2;
    sbit  WTX3_UART1_WP7816_bit at UART1_WP7816.B3;
    sbit  WTX4_UART1_WP7816_bit at UART1_WP7816.B4;
    sbit  WTX5_UART1_WP7816_bit at UART1_WP7816.B5;
    sbit  WTX6_UART1_WP7816_bit at UART1_WP7816.B6;
    sbit  WTX7_UART1_WP7816_bit at UART1_WP7816.B7;

sfr unsigned short   volatile UART1_WN7816         absolute 0x4006B01C;
    sbit  GTN0_UART1_WN7816_bit at UART1_WN7816.B0;
    sbit  GTN1_UART1_WN7816_bit at UART1_WN7816.B1;
    sbit  GTN2_UART1_WN7816_bit at UART1_WN7816.B2;
    sbit  GTN3_UART1_WN7816_bit at UART1_WN7816.B3;
    sbit  GTN4_UART1_WN7816_bit at UART1_WN7816.B4;
    sbit  GTN5_UART1_WN7816_bit at UART1_WN7816.B5;
    sbit  GTN6_UART1_WN7816_bit at UART1_WN7816.B6;
    sbit  GTN7_UART1_WN7816_bit at UART1_WN7816.B7;

sfr unsigned short   volatile UART1_WF7816         absolute 0x4006B01D;
    sbit  GTFD0_UART1_WF7816_bit at UART1_WF7816.B0;
    sbit  GTFD1_UART1_WF7816_bit at UART1_WF7816.B1;
    sbit  GTFD2_UART1_WF7816_bit at UART1_WF7816.B2;
    sbit  GTFD3_UART1_WF7816_bit at UART1_WF7816.B3;
    sbit  GTFD4_UART1_WF7816_bit at UART1_WF7816.B4;
    sbit  GTFD5_UART1_WF7816_bit at UART1_WF7816.B5;
    sbit  GTFD6_UART1_WF7816_bit at UART1_WF7816.B6;
    sbit  GTFD7_UART1_WF7816_bit at UART1_WF7816.B7;

sfr unsigned short   volatile UART1_ET7816         absolute 0x4006B01E;
    sbit  RXTHRESHOLD0_UART1_ET7816_bit at UART1_ET7816.B0;
    sbit  RXTHRESHOLD1_UART1_ET7816_bit at UART1_ET7816.B1;
    sbit  RXTHRESHOLD2_UART1_ET7816_bit at UART1_ET7816.B2;
    sbit  RXTHRESHOLD3_UART1_ET7816_bit at UART1_ET7816.B3;
    sbit  TXTHRESHOLD0_UART1_ET7816_bit at UART1_ET7816.B4;
    sbit  TXTHRESHOLD1_UART1_ET7816_bit at UART1_ET7816.B5;
    sbit  TXTHRESHOLD2_UART1_ET7816_bit at UART1_ET7816.B6;
    sbit  TXTHRESHOLD3_UART1_ET7816_bit at UART1_ET7816.B7;

sfr unsigned short   volatile UART1_TL7816         absolute 0x4006B01F;
    sbit  TLEN0_UART1_TL7816_bit at UART1_TL7816.B0;
    sbit  TLEN1_UART1_TL7816_bit at UART1_TL7816.B1;
    sbit  TLEN2_UART1_TL7816_bit at UART1_TL7816.B2;
    sbit  TLEN3_UART1_TL7816_bit at UART1_TL7816.B3;
    sbit  TLEN4_UART1_TL7816_bit at UART1_TL7816.B4;
    sbit  TLEN5_UART1_TL7816_bit at UART1_TL7816.B5;
    sbit  TLEN6_UART1_TL7816_bit at UART1_TL7816.B6;
    sbit  TLEN7_UART1_TL7816_bit at UART1_TL7816.B7;

sfr unsigned short   volatile UART1_AP7816A_T0     absolute 0x4006B03A;
    sbit  ADTI_H0_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B0;
    sbit  ADTI_H1_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B1;
    sbit  ADTI_H2_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B2;
    sbit  ADTI_H3_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B3;
    sbit  ADTI_H4_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B4;
    sbit  ADTI_H5_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B5;
    sbit  ADTI_H6_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B6;
    sbit  ADTI_H7_UART1_AP7816A_T0_bit at UART1_AP7816A_T0.B7;

sfr unsigned short   volatile UART1_AP7816B_T0     absolute 0x4006B03B;
    sbit  ADTI_L0_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B0;
    sbit  ADTI_L1_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B1;
    sbit  ADTI_L2_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B2;
    sbit  ADTI_L3_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B3;
    sbit  ADTI_L4_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B4;
    sbit  ADTI_L5_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B5;
    sbit  ADTI_L6_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B6;
    sbit  ADTI_L7_UART1_AP7816B_T0_bit at UART1_AP7816B_T0.B7;

sfr unsigned short   volatile UART1_WP7816A_T0     absolute 0x4006B03C;
    sbit  WI_H0_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B0;
    sbit  WI_H1_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B1;
    sbit  WI_H2_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B2;
    sbit  WI_H3_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B3;
    sbit  WI_H4_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B4;
    sbit  WI_H5_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B5;
    sbit  WI_H6_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B6;
    sbit  WI_H7_UART1_WP7816A_T0_bit at UART1_WP7816A_T0.B7;

sfr unsigned short   volatile UART1_WP7816A_T1     absolute 0x4006B03C;
    sbit  BWI_H0_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B0;
    sbit  BWI_H1_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B1;
    sbit  BWI_H2_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B2;
    sbit  BWI_H3_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B3;
    sbit  BWI_H4_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B4;
    sbit  BWI_H5_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B5;
    sbit  BWI_H6_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B6;
    sbit  BWI_H7_UART1_WP7816A_T1_bit at UART1_WP7816A_T1.B7;

sfr unsigned short   volatile UART1_WP7816B_T0     absolute 0x4006B03D;
    sbit  WI_L0_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B0;
    sbit  WI_L1_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B1;
    sbit  WI_L2_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B2;
    sbit  WI_L3_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B3;
    sbit  WI_L4_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B4;
    sbit  WI_L5_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B5;
    sbit  WI_L6_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B6;
    sbit  WI_L7_UART1_WP7816B_T0_bit at UART1_WP7816B_T0.B7;

sfr unsigned short   volatile UART1_WP7816B_T1     absolute 0x4006B03D;
    sbit  BWI_L0_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B0;
    sbit  BWI_L1_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B1;
    sbit  BWI_L2_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B2;
    sbit  BWI_L3_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B3;
    sbit  BWI_L4_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B4;
    sbit  BWI_L5_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B5;
    sbit  BWI_L6_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B6;
    sbit  BWI_L7_UART1_WP7816B_T1_bit at UART1_WP7816B_T1.B7;

sfr unsigned short   volatile UART1_WGP7816_T1     absolute 0x4006B03E;
    sbit  BGI0_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B0;
    sbit  BGI1_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B1;
    sbit  BGI2_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B2;
    sbit  BGI3_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B3;
    sbit  CWI10_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B4;
    sbit  CWI11_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B5;
    sbit  CWI12_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B6;
    sbit  CWI13_UART1_WGP7816_T1_bit at UART1_WGP7816_T1.B7;

sfr unsigned short   volatile UART1_WP7816C_T1     absolute 0x4006B03F;
    sbit  CWI20_UART1_WP7816C_T1_bit at UART1_WP7816C_T1.B0;
    sbit  CWI21_UART1_WP7816C_T1_bit at UART1_WP7816C_T1.B1;
    sbit  CWI22_UART1_WP7816C_T1_bit at UART1_WP7816C_T1.B2;
    sbit  CWI23_UART1_WP7816C_T1_bit at UART1_WP7816C_T1.B3;
    sbit  CWI24_UART1_WP7816C_T1_bit at UART1_WP7816C_T1.B4;

sfr unsigned short   volatile UART2_BDH            absolute 0x4006C000;
    sbit  SBR0_UART2_BDH_bit at UART2_BDH.B0;
    sbit  SBR1_UART2_BDH_bit at UART2_BDH.B1;
    sbit  SBR2_UART2_BDH_bit at UART2_BDH.B2;
    sbit  SBR3_UART2_BDH_bit at UART2_BDH.B3;
    sbit  SBR4_UART2_BDH_bit at UART2_BDH.B4;
    sbit  SBNS_UART2_BDH_bit at UART2_BDH.B5;
    sbit  RXEDGIE_UART2_BDH_bit at UART2_BDH.B6;
    sbit  LBKDIE_UART2_BDH_bit at UART2_BDH.B7;

sfr unsigned short   volatile UART2_BDL            absolute 0x4006C001;
    sbit  SBR0_UART2_BDL_bit at UART2_BDL.B0;
    sbit  SBR1_UART2_BDL_bit at UART2_BDL.B1;
    sbit  SBR2_UART2_BDL_bit at UART2_BDL.B2;
    sbit  SBR3_UART2_BDL_bit at UART2_BDL.B3;
    sbit  SBR4_UART2_BDL_bit at UART2_BDL.B4;
    sbit  SBR5_UART2_BDL_bit at UART2_BDL.B5;
    sbit  SBR6_UART2_BDL_bit at UART2_BDL.B6;
    sbit  SBR7_UART2_BDL_bit at UART2_BDL.B7;

sfr unsigned short   volatile UART2_C1             absolute 0x4006C002;
    sbit  PT_UART2_C1_bit at UART2_C1.B0;
    sbit  PE_UART2_C1_bit at UART2_C1.B1;
    sbit  ILT_UART2_C1_bit at UART2_C1.B2;
    sbit  WAKE_UART2_C1_bit at UART2_C1.B3;
    sbit  M_UART2_C1_bit at UART2_C1.B4;
    sbit  RSRC_UART2_C1_bit at UART2_C1.B5;
    sbit  UARTSWAI_UART2_C1_bit at UART2_C1.B6;
    sbit  LOOPS_UART2_C1_bit at UART2_C1.B7;

sfr unsigned short   volatile UART2_C2             absolute 0x4006C003;
    sbit  SBK_UART2_C2_bit at UART2_C2.B0;
    sbit  RWU_UART2_C2_bit at UART2_C2.B1;
    sbit  RE_UART2_C2_bit at UART2_C2.B2;
    sbit  TE_UART2_C2_bit at UART2_C2.B3;
    sbit  ILIE_UART2_C2_bit at UART2_C2.B4;
    sbit  RIE_UART2_C2_bit at UART2_C2.B5;
    sbit  TCIE_UART2_C2_bit at UART2_C2.B6;
    sbit  TIE_UART2_C2_bit at UART2_C2.B7;

sfr unsigned short   volatile UART2_S1             absolute 0x4006C004;
    sbit  PF_UART2_S1_bit at UART2_S1.B0;
    sbit  FE_UART2_S1_bit at UART2_S1.B1;
    sbit  NF_UART2_S1_bit at UART2_S1.B2;
    sbit  OR_UART2_S1_bit at UART2_S1.B3;
    sbit  IDLE_UART2_S1_bit at UART2_S1.B4;
    sbit  RDRF_UART2_S1_bit at UART2_S1.B5;
    sbit  TC_UART2_S1_bit at UART2_S1.B6;
    sbit  TDRE_UART2_S1_bit at UART2_S1.B7;

sfr unsigned short   volatile UART2_S2             absolute 0x4006C005;
    sbit  RAF_UART2_S2_bit at UART2_S2.B0;
    sbit  LBKDE_UART2_S2_bit at UART2_S2.B1;
    sbit  BRK13_UART2_S2_bit at UART2_S2.B2;
    sbit  RWUID_UART2_S2_bit at UART2_S2.B3;
    sbit  RXINV_UART2_S2_bit at UART2_S2.B4;
    sbit  MSBF_UART2_S2_bit at UART2_S2.B5;
    sbit  RXEDGIF_UART2_S2_bit at UART2_S2.B6;
    sbit  LBKDIF_UART2_S2_bit at UART2_S2.B7;

sfr unsigned short   volatile UART2_C3             absolute 0x4006C006;
    sbit  PEIE_UART2_C3_bit at UART2_C3.B0;
    sbit  FEIE_UART2_C3_bit at UART2_C3.B1;
    sbit  NEIE_UART2_C3_bit at UART2_C3.B2;
    sbit  ORIE_UART2_C3_bit at UART2_C3.B3;
    sbit  TXINV_UART2_C3_bit at UART2_C3.B4;
    sbit  TXDIR_UART2_C3_bit at UART2_C3.B5;
    sbit  T8_UART2_C3_bit at UART2_C3.B6;
    sbit  R8_UART2_C3_bit at UART2_C3.B7;

sfr unsigned short   volatile UART2_D              absolute 0x4006C007;
    sbit  RT0_UART2_D_bit at UART2_D.B0;
    sbit  RT1_UART2_D_bit at UART2_D.B1;
    sbit  RT2_UART2_D_bit at UART2_D.B2;
    sbit  RT3_UART2_D_bit at UART2_D.B3;
    sbit  RT4_UART2_D_bit at UART2_D.B4;
    sbit  RT5_UART2_D_bit at UART2_D.B5;
    sbit  RT6_UART2_D_bit at UART2_D.B6;
    sbit  RT7_UART2_D_bit at UART2_D.B7;

sfr unsigned short   volatile UART2_MA1            absolute 0x4006C008;
    sbit  MA0_UART2_MA1_bit at UART2_MA1.B0;
    sbit  MA1_UART2_MA1_bit at UART2_MA1.B1;
    sbit  MA2_UART2_MA1_bit at UART2_MA1.B2;
    sbit  MA3_UART2_MA1_bit at UART2_MA1.B3;
    sbit  MA4_UART2_MA1_bit at UART2_MA1.B4;
    sbit  MA5_UART2_MA1_bit at UART2_MA1.B5;
    sbit  MA6_UART2_MA1_bit at UART2_MA1.B6;
    sbit  MA7_UART2_MA1_bit at UART2_MA1.B7;

sfr unsigned short   volatile UART2_MA2            absolute 0x4006C009;
    sbit  MA0_UART2_MA2_bit at UART2_MA2.B0;
    sbit  MA1_UART2_MA2_bit at UART2_MA2.B1;
    sbit  MA2_UART2_MA2_bit at UART2_MA2.B2;
    sbit  MA3_UART2_MA2_bit at UART2_MA2.B3;
    sbit  MA4_UART2_MA2_bit at UART2_MA2.B4;
    sbit  MA5_UART2_MA2_bit at UART2_MA2.B5;
    sbit  MA6_UART2_MA2_bit at UART2_MA2.B6;
    sbit  MA7_UART2_MA2_bit at UART2_MA2.B7;

sfr unsigned short   volatile UART2_C4             absolute 0x4006C00A;
    sbit  BRFA0_UART2_C4_bit at UART2_C4.B0;
    sbit  BRFA1_UART2_C4_bit at UART2_C4.B1;
    sbit  BRFA2_UART2_C4_bit at UART2_C4.B2;
    sbit  BRFA3_UART2_C4_bit at UART2_C4.B3;
    sbit  BRFA4_UART2_C4_bit at UART2_C4.B4;
    sbit  M10_UART2_C4_bit at UART2_C4.B5;
    sbit  MAEN2_UART2_C4_bit at UART2_C4.B6;
    sbit  MAEN1_UART2_C4_bit at UART2_C4.B7;

sfr unsigned short   volatile UART2_C5             absolute 0x4006C00B;
    sbit  LBKDDMAS_UART2_C5_bit at UART2_C5.B3;
    sbit  RDMAS_UART2_C5_bit at UART2_C5.B5;
    sbit  TDMAS_UART2_C5_bit at UART2_C5.B7;

sfr unsigned short   volatile UART2_ED             absolute 0x4006C00C;
    sbit  PARITYE_UART2_ED_bit at UART2_ED.B6;
    sbit  NOISY_UART2_ED_bit at UART2_ED.B7;

sfr unsigned short   volatile UART2_MODEM          absolute 0x4006C00D;
    sbit  TXCTSE_UART2_MODEM_bit at UART2_MODEM.B0;
    sbit  TXRTSE_UART2_MODEM_bit at UART2_MODEM.B1;
    sbit  TXRTSPOL_UART2_MODEM_bit at UART2_MODEM.B2;
    sbit  RXRTSE_UART2_MODEM_bit at UART2_MODEM.B3;

sfr unsigned short   volatile UART2_IR             absolute 0x4006C00E;
    sbit  TNP0_UART2_IR_bit at UART2_IR.B0;
    sbit  TNP1_UART2_IR_bit at UART2_IR.B1;
    sbit  IREN_UART2_IR_bit at UART2_IR.B2;

sfr unsigned short   volatile UART2_PFIFO          absolute 0x4006C010;
    sbit  RXFIFOSIZE0_UART2_PFIFO_bit at UART2_PFIFO.B0;
    sbit  RXFIFOSIZE1_UART2_PFIFO_bit at UART2_PFIFO.B1;
    sbit  RXFIFOSIZE2_UART2_PFIFO_bit at UART2_PFIFO.B2;
    sbit  RXFE_UART2_PFIFO_bit at UART2_PFIFO.B3;
    sbit  TXFIFOSIZE0_UART2_PFIFO_bit at UART2_PFIFO.B4;
    sbit  TXFIFOSIZE1_UART2_PFIFO_bit at UART2_PFIFO.B5;
    sbit  TXFIFOSIZE2_UART2_PFIFO_bit at UART2_PFIFO.B6;
    sbit  TXFE_UART2_PFIFO_bit at UART2_PFIFO.B7;

sfr unsigned short   volatile UART2_CFIFO          absolute 0x4006C011;
    sbit  RXUFE_UART2_CFIFO_bit at UART2_CFIFO.B0;
    sbit  TXOFE_UART2_CFIFO_bit at UART2_CFIFO.B1;
    sbit  RXOFE_UART2_CFIFO_bit at UART2_CFIFO.B2;
    sbit  RXFLUSH_UART2_CFIFO_bit at UART2_CFIFO.B6;
    sbit  TXFLUSH_UART2_CFIFO_bit at UART2_CFIFO.B7;

sfr unsigned short   volatile UART2_SFIFO          absolute 0x4006C012;
    sbit  RXUF_UART2_SFIFO_bit at UART2_SFIFO.B0;
    sbit  TXOF_UART2_SFIFO_bit at UART2_SFIFO.B1;
    sbit  RXOF_UART2_SFIFO_bit at UART2_SFIFO.B2;
    sbit  RXEMPT_UART2_SFIFO_bit at UART2_SFIFO.B6;
    sbit  TXEMPT_UART2_SFIFO_bit at UART2_SFIFO.B7;

sfr unsigned short   volatile UART2_TWFIFO         absolute 0x4006C013;
    sbit  TXWATER0_UART2_TWFIFO_bit at UART2_TWFIFO.B0;
    sbit  TXWATER1_UART2_TWFIFO_bit at UART2_TWFIFO.B1;
    sbit  TXWATER2_UART2_TWFIFO_bit at UART2_TWFIFO.B2;
    sbit  TXWATER3_UART2_TWFIFO_bit at UART2_TWFIFO.B3;
    sbit  TXWATER4_UART2_TWFIFO_bit at UART2_TWFIFO.B4;
    sbit  TXWATER5_UART2_TWFIFO_bit at UART2_TWFIFO.B5;
    sbit  TXWATER6_UART2_TWFIFO_bit at UART2_TWFIFO.B6;
    sbit  TXWATER7_UART2_TWFIFO_bit at UART2_TWFIFO.B7;

sfr unsigned short   volatile UART2_TCFIFO         absolute 0x4006C014;
    sbit  TXCOUNT0_UART2_TCFIFO_bit at UART2_TCFIFO.B0;
    sbit  TXCOUNT1_UART2_TCFIFO_bit at UART2_TCFIFO.B1;
    sbit  TXCOUNT2_UART2_TCFIFO_bit at UART2_TCFIFO.B2;
    sbit  TXCOUNT3_UART2_TCFIFO_bit at UART2_TCFIFO.B3;
    sbit  TXCOUNT4_UART2_TCFIFO_bit at UART2_TCFIFO.B4;
    sbit  TXCOUNT5_UART2_TCFIFO_bit at UART2_TCFIFO.B5;
    sbit  TXCOUNT6_UART2_TCFIFO_bit at UART2_TCFIFO.B6;
    sbit  TXCOUNT7_UART2_TCFIFO_bit at UART2_TCFIFO.B7;

sfr unsigned short   volatile UART2_RWFIFO         absolute 0x4006C015;
    sbit  RXWATER0_UART2_RWFIFO_bit at UART2_RWFIFO.B0;
    sbit  RXWATER1_UART2_RWFIFO_bit at UART2_RWFIFO.B1;
    sbit  RXWATER2_UART2_RWFIFO_bit at UART2_RWFIFO.B2;
    sbit  RXWATER3_UART2_RWFIFO_bit at UART2_RWFIFO.B3;
    sbit  RXWATER4_UART2_RWFIFO_bit at UART2_RWFIFO.B4;
    sbit  RXWATER5_UART2_RWFIFO_bit at UART2_RWFIFO.B5;
    sbit  RXWATER6_UART2_RWFIFO_bit at UART2_RWFIFO.B6;
    sbit  RXWATER7_UART2_RWFIFO_bit at UART2_RWFIFO.B7;

sfr unsigned short   volatile UART2_RCFIFO         absolute 0x4006C016;
    sbit  RXCOUNT0_UART2_RCFIFO_bit at UART2_RCFIFO.B0;
    sbit  RXCOUNT1_UART2_RCFIFO_bit at UART2_RCFIFO.B1;
    sbit  RXCOUNT2_UART2_RCFIFO_bit at UART2_RCFIFO.B2;
    sbit  RXCOUNT3_UART2_RCFIFO_bit at UART2_RCFIFO.B3;
    sbit  RXCOUNT4_UART2_RCFIFO_bit at UART2_RCFIFO.B4;
    sbit  RXCOUNT5_UART2_RCFIFO_bit at UART2_RCFIFO.B5;
    sbit  RXCOUNT6_UART2_RCFIFO_bit at UART2_RCFIFO.B6;
    sbit  RXCOUNT7_UART2_RCFIFO_bit at UART2_RCFIFO.B7;

sfr unsigned short   volatile UART3_BDH            absolute 0x4006D000;
    sbit  SBR0_UART3_BDH_bit at UART3_BDH.B0;
    sbit  SBR1_UART3_BDH_bit at UART3_BDH.B1;
    sbit  SBR2_UART3_BDH_bit at UART3_BDH.B2;
    sbit  SBR3_UART3_BDH_bit at UART3_BDH.B3;
    sbit  SBR4_UART3_BDH_bit at UART3_BDH.B4;
    sbit  SBNS_UART3_BDH_bit at UART3_BDH.B5;
    sbit  RXEDGIE_UART3_BDH_bit at UART3_BDH.B6;
    sbit  LBKDIE_UART3_BDH_bit at UART3_BDH.B7;

sfr unsigned short   volatile UART3_BDL            absolute 0x4006D001;
    sbit  SBR0_UART3_BDL_bit at UART3_BDL.B0;
    sbit  SBR1_UART3_BDL_bit at UART3_BDL.B1;
    sbit  SBR2_UART3_BDL_bit at UART3_BDL.B2;
    sbit  SBR3_UART3_BDL_bit at UART3_BDL.B3;
    sbit  SBR4_UART3_BDL_bit at UART3_BDL.B4;
    sbit  SBR5_UART3_BDL_bit at UART3_BDL.B5;
    sbit  SBR6_UART3_BDL_bit at UART3_BDL.B6;
    sbit  SBR7_UART3_BDL_bit at UART3_BDL.B7;

sfr unsigned short   volatile UART3_C1             absolute 0x4006D002;
    sbit  PT_UART3_C1_bit at UART3_C1.B0;
    sbit  PE_UART3_C1_bit at UART3_C1.B1;
    sbit  ILT_UART3_C1_bit at UART3_C1.B2;
    sbit  WAKE_UART3_C1_bit at UART3_C1.B3;
    sbit  M_UART3_C1_bit at UART3_C1.B4;
    sbit  RSRC_UART3_C1_bit at UART3_C1.B5;
    sbit  UARTSWAI_UART3_C1_bit at UART3_C1.B6;
    sbit  LOOPS_UART3_C1_bit at UART3_C1.B7;

sfr unsigned short   volatile UART3_C2             absolute 0x4006D003;
    sbit  SBK_UART3_C2_bit at UART3_C2.B0;
    sbit  RWU_UART3_C2_bit at UART3_C2.B1;
    sbit  RE_UART3_C2_bit at UART3_C2.B2;
    sbit  TE_UART3_C2_bit at UART3_C2.B3;
    sbit  ILIE_UART3_C2_bit at UART3_C2.B4;
    sbit  RIE_UART3_C2_bit at UART3_C2.B5;
    sbit  TCIE_UART3_C2_bit at UART3_C2.B6;
    sbit  TIE_UART3_C2_bit at UART3_C2.B7;

sfr unsigned short   volatile UART3_S1             absolute 0x4006D004;
    sbit  PF_UART3_S1_bit at UART3_S1.B0;
    sbit  FE_UART3_S1_bit at UART3_S1.B1;
    sbit  NF_UART3_S1_bit at UART3_S1.B2;
    sbit  OR_UART3_S1_bit at UART3_S1.B3;
    sbit  IDLE_UART3_S1_bit at UART3_S1.B4;
    sbit  RDRF_UART3_S1_bit at UART3_S1.B5;
    sbit  TC_UART3_S1_bit at UART3_S1.B6;
    sbit  TDRE_UART3_S1_bit at UART3_S1.B7;

sfr unsigned short   volatile UART3_S2             absolute 0x4006D005;
    sbit  RAF_UART3_S2_bit at UART3_S2.B0;
    sbit  LBKDE_UART3_S2_bit at UART3_S2.B1;
    sbit  BRK13_UART3_S2_bit at UART3_S2.B2;
    sbit  RWUID_UART3_S2_bit at UART3_S2.B3;
    sbit  RXINV_UART3_S2_bit at UART3_S2.B4;
    sbit  MSBF_UART3_S2_bit at UART3_S2.B5;
    sbit  RXEDGIF_UART3_S2_bit at UART3_S2.B6;
    sbit  LBKDIF_UART3_S2_bit at UART3_S2.B7;

sfr unsigned short   volatile UART3_C3             absolute 0x4006D006;
    sbit  PEIE_UART3_C3_bit at UART3_C3.B0;
    sbit  FEIE_UART3_C3_bit at UART3_C3.B1;
    sbit  NEIE_UART3_C3_bit at UART3_C3.B2;
    sbit  ORIE_UART3_C3_bit at UART3_C3.B3;
    sbit  TXINV_UART3_C3_bit at UART3_C3.B4;
    sbit  TXDIR_UART3_C3_bit at UART3_C3.B5;
    sbit  T8_UART3_C3_bit at UART3_C3.B6;
    sbit  R8_UART3_C3_bit at UART3_C3.B7;

sfr unsigned short   volatile UART3_D              absolute 0x4006D007;
    sbit  RT0_UART3_D_bit at UART3_D.B0;
    sbit  RT1_UART3_D_bit at UART3_D.B1;
    sbit  RT2_UART3_D_bit at UART3_D.B2;
    sbit  RT3_UART3_D_bit at UART3_D.B3;
    sbit  RT4_UART3_D_bit at UART3_D.B4;
    sbit  RT5_UART3_D_bit at UART3_D.B5;
    sbit  RT6_UART3_D_bit at UART3_D.B6;
    sbit  RT7_UART3_D_bit at UART3_D.B7;

sfr unsigned short   volatile UART3_MA1            absolute 0x4006D008;
    sbit  MA0_UART3_MA1_bit at UART3_MA1.B0;
    sbit  MA1_UART3_MA1_bit at UART3_MA1.B1;
    sbit  MA2_UART3_MA1_bit at UART3_MA1.B2;
    sbit  MA3_UART3_MA1_bit at UART3_MA1.B3;
    sbit  MA4_UART3_MA1_bit at UART3_MA1.B4;
    sbit  MA5_UART3_MA1_bit at UART3_MA1.B5;
    sbit  MA6_UART3_MA1_bit at UART3_MA1.B6;
    sbit  MA7_UART3_MA1_bit at UART3_MA1.B7;

sfr unsigned short   volatile UART3_MA2            absolute 0x4006D009;
    sbit  MA0_UART3_MA2_bit at UART3_MA2.B0;
    sbit  MA1_UART3_MA2_bit at UART3_MA2.B1;
    sbit  MA2_UART3_MA2_bit at UART3_MA2.B2;
    sbit  MA3_UART3_MA2_bit at UART3_MA2.B3;
    sbit  MA4_UART3_MA2_bit at UART3_MA2.B4;
    sbit  MA5_UART3_MA2_bit at UART3_MA2.B5;
    sbit  MA6_UART3_MA2_bit at UART3_MA2.B6;
    sbit  MA7_UART3_MA2_bit at UART3_MA2.B7;

sfr unsigned short   volatile UART3_C4             absolute 0x4006D00A;
    sbit  BRFA0_UART3_C4_bit at UART3_C4.B0;
    sbit  BRFA1_UART3_C4_bit at UART3_C4.B1;
    sbit  BRFA2_UART3_C4_bit at UART3_C4.B2;
    sbit  BRFA3_UART3_C4_bit at UART3_C4.B3;
    sbit  BRFA4_UART3_C4_bit at UART3_C4.B4;
    sbit  M10_UART3_C4_bit at UART3_C4.B5;
    sbit  MAEN2_UART3_C4_bit at UART3_C4.B6;
    sbit  MAEN1_UART3_C4_bit at UART3_C4.B7;

sfr unsigned short   volatile UART3_C5             absolute 0x4006D00B;
    sbit  LBKDDMAS_UART3_C5_bit at UART3_C5.B3;
    sbit  RDMAS_UART3_C5_bit at UART3_C5.B5;
    sbit  TDMAS_UART3_C5_bit at UART3_C5.B7;

sfr unsigned short   volatile UART3_ED             absolute 0x4006D00C;
    sbit  PARITYE_UART3_ED_bit at UART3_ED.B6;
    sbit  NOISY_UART3_ED_bit at UART3_ED.B7;

sfr unsigned short   volatile UART3_MODEM          absolute 0x4006D00D;
    sbit  TXCTSE_UART3_MODEM_bit at UART3_MODEM.B0;
    sbit  TXRTSE_UART3_MODEM_bit at UART3_MODEM.B1;
    sbit  TXRTSPOL_UART3_MODEM_bit at UART3_MODEM.B2;
    sbit  RXRTSE_UART3_MODEM_bit at UART3_MODEM.B3;

sfr unsigned short   volatile UART3_IR             absolute 0x4006D00E;
    sbit  TNP0_UART3_IR_bit at UART3_IR.B0;
    sbit  TNP1_UART3_IR_bit at UART3_IR.B1;
    sbit  IREN_UART3_IR_bit at UART3_IR.B2;

sfr unsigned short   volatile UART3_PFIFO          absolute 0x4006D010;
    sbit  RXFIFOSIZE0_UART3_PFIFO_bit at UART3_PFIFO.B0;
    sbit  RXFIFOSIZE1_UART3_PFIFO_bit at UART3_PFIFO.B1;
    sbit  RXFIFOSIZE2_UART3_PFIFO_bit at UART3_PFIFO.B2;
    sbit  RXFE_UART3_PFIFO_bit at UART3_PFIFO.B3;
    sbit  TXFIFOSIZE0_UART3_PFIFO_bit at UART3_PFIFO.B4;
    sbit  TXFIFOSIZE1_UART3_PFIFO_bit at UART3_PFIFO.B5;
    sbit  TXFIFOSIZE2_UART3_PFIFO_bit at UART3_PFIFO.B6;
    sbit  TXFE_UART3_PFIFO_bit at UART3_PFIFO.B7;

sfr unsigned short   volatile UART3_CFIFO          absolute 0x4006D011;
    sbit  RXUFE_UART3_CFIFO_bit at UART3_CFIFO.B0;
    sbit  TXOFE_UART3_CFIFO_bit at UART3_CFIFO.B1;
    sbit  RXOFE_UART3_CFIFO_bit at UART3_CFIFO.B2;
    sbit  RXFLUSH_UART3_CFIFO_bit at UART3_CFIFO.B6;
    sbit  TXFLUSH_UART3_CFIFO_bit at UART3_CFIFO.B7;

sfr unsigned short   volatile UART3_SFIFO          absolute 0x4006D012;
    sbit  RXUF_UART3_SFIFO_bit at UART3_SFIFO.B0;
    sbit  TXOF_UART3_SFIFO_bit at UART3_SFIFO.B1;
    sbit  RXOF_UART3_SFIFO_bit at UART3_SFIFO.B2;
    sbit  RXEMPT_UART3_SFIFO_bit at UART3_SFIFO.B6;
    sbit  TXEMPT_UART3_SFIFO_bit at UART3_SFIFO.B7;

sfr unsigned short   volatile UART3_TWFIFO         absolute 0x4006D013;
    sbit  TXWATER0_UART3_TWFIFO_bit at UART3_TWFIFO.B0;
    sbit  TXWATER1_UART3_TWFIFO_bit at UART3_TWFIFO.B1;
    sbit  TXWATER2_UART3_TWFIFO_bit at UART3_TWFIFO.B2;
    sbit  TXWATER3_UART3_TWFIFO_bit at UART3_TWFIFO.B3;
    sbit  TXWATER4_UART3_TWFIFO_bit at UART3_TWFIFO.B4;
    sbit  TXWATER5_UART3_TWFIFO_bit at UART3_TWFIFO.B5;
    sbit  TXWATER6_UART3_TWFIFO_bit at UART3_TWFIFO.B6;
    sbit  TXWATER7_UART3_TWFIFO_bit at UART3_TWFIFO.B7;

sfr unsigned short   volatile UART3_TCFIFO         absolute 0x4006D014;
    sbit  TXCOUNT0_UART3_TCFIFO_bit at UART3_TCFIFO.B0;
    sbit  TXCOUNT1_UART3_TCFIFO_bit at UART3_TCFIFO.B1;
    sbit  TXCOUNT2_UART3_TCFIFO_bit at UART3_TCFIFO.B2;
    sbit  TXCOUNT3_UART3_TCFIFO_bit at UART3_TCFIFO.B3;
    sbit  TXCOUNT4_UART3_TCFIFO_bit at UART3_TCFIFO.B4;
    sbit  TXCOUNT5_UART3_TCFIFO_bit at UART3_TCFIFO.B5;
    sbit  TXCOUNT6_UART3_TCFIFO_bit at UART3_TCFIFO.B6;
    sbit  TXCOUNT7_UART3_TCFIFO_bit at UART3_TCFIFO.B7;

sfr unsigned short   volatile UART3_RWFIFO         absolute 0x4006D015;
    sbit  RXWATER0_UART3_RWFIFO_bit at UART3_RWFIFO.B0;
    sbit  RXWATER1_UART3_RWFIFO_bit at UART3_RWFIFO.B1;
    sbit  RXWATER2_UART3_RWFIFO_bit at UART3_RWFIFO.B2;
    sbit  RXWATER3_UART3_RWFIFO_bit at UART3_RWFIFO.B3;
    sbit  RXWATER4_UART3_RWFIFO_bit at UART3_RWFIFO.B4;
    sbit  RXWATER5_UART3_RWFIFO_bit at UART3_RWFIFO.B5;
    sbit  RXWATER6_UART3_RWFIFO_bit at UART3_RWFIFO.B6;
    sbit  RXWATER7_UART3_RWFIFO_bit at UART3_RWFIFO.B7;

sfr unsigned short   volatile UART3_RCFIFO         absolute 0x4006D016;
    sbit  RXCOUNT0_UART3_RCFIFO_bit at UART3_RCFIFO.B0;
    sbit  RXCOUNT1_UART3_RCFIFO_bit at UART3_RCFIFO.B1;
    sbit  RXCOUNT2_UART3_RCFIFO_bit at UART3_RCFIFO.B2;
    sbit  RXCOUNT3_UART3_RCFIFO_bit at UART3_RCFIFO.B3;
    sbit  RXCOUNT4_UART3_RCFIFO_bit at UART3_RCFIFO.B4;
    sbit  RXCOUNT5_UART3_RCFIFO_bit at UART3_RCFIFO.B5;
    sbit  RXCOUNT6_UART3_RCFIFO_bit at UART3_RCFIFO.B6;
    sbit  RXCOUNT7_UART3_RCFIFO_bit at UART3_RCFIFO.B7;

sfr unsigned short   volatile UART4_BDH            absolute 0x400EA000;
    sbit  SBR0_UART4_BDH_bit at UART4_BDH.B0;
    sbit  SBR1_UART4_BDH_bit at UART4_BDH.B1;
    sbit  SBR2_UART4_BDH_bit at UART4_BDH.B2;
    sbit  SBR3_UART4_BDH_bit at UART4_BDH.B3;
    sbit  SBR4_UART4_BDH_bit at UART4_BDH.B4;
    sbit  SBNS_UART4_BDH_bit at UART4_BDH.B5;
    sbit  RXEDGIE_UART4_BDH_bit at UART4_BDH.B6;
    sbit  LBKDIE_UART4_BDH_bit at UART4_BDH.B7;

sfr unsigned short   volatile UART4_BDL            absolute 0x400EA001;
    sbit  SBR0_UART4_BDL_bit at UART4_BDL.B0;
    sbit  SBR1_UART4_BDL_bit at UART4_BDL.B1;
    sbit  SBR2_UART4_BDL_bit at UART4_BDL.B2;
    sbit  SBR3_UART4_BDL_bit at UART4_BDL.B3;
    sbit  SBR4_UART4_BDL_bit at UART4_BDL.B4;
    sbit  SBR5_UART4_BDL_bit at UART4_BDL.B5;
    sbit  SBR6_UART4_BDL_bit at UART4_BDL.B6;
    sbit  SBR7_UART4_BDL_bit at UART4_BDL.B7;

sfr unsigned short   volatile UART4_C1             absolute 0x400EA002;
    sbit  PT_UART4_C1_bit at UART4_C1.B0;
    sbit  PE_UART4_C1_bit at UART4_C1.B1;
    sbit  ILT_UART4_C1_bit at UART4_C1.B2;
    sbit  WAKE_UART4_C1_bit at UART4_C1.B3;
    sbit  M_UART4_C1_bit at UART4_C1.B4;
    sbit  RSRC_UART4_C1_bit at UART4_C1.B5;
    sbit  UARTSWAI_UART4_C1_bit at UART4_C1.B6;
    sbit  LOOPS_UART4_C1_bit at UART4_C1.B7;

sfr unsigned short   volatile UART4_C2             absolute 0x400EA003;
    sbit  SBK_UART4_C2_bit at UART4_C2.B0;
    sbit  RWU_UART4_C2_bit at UART4_C2.B1;
    sbit  RE_UART4_C2_bit at UART4_C2.B2;
    sbit  TE_UART4_C2_bit at UART4_C2.B3;
    sbit  ILIE_UART4_C2_bit at UART4_C2.B4;
    sbit  RIE_UART4_C2_bit at UART4_C2.B5;
    sbit  TCIE_UART4_C2_bit at UART4_C2.B6;
    sbit  TIE_UART4_C2_bit at UART4_C2.B7;

sfr unsigned short   volatile UART4_S1             absolute 0x400EA004;
    sbit  PF_UART4_S1_bit at UART4_S1.B0;
    sbit  FE_UART4_S1_bit at UART4_S1.B1;
    sbit  NF_UART4_S1_bit at UART4_S1.B2;
    sbit  OR_UART4_S1_bit at UART4_S1.B3;
    sbit  IDLE_UART4_S1_bit at UART4_S1.B4;
    sbit  RDRF_UART4_S1_bit at UART4_S1.B5;
    sbit  TC_UART4_S1_bit at UART4_S1.B6;
    sbit  TDRE_UART4_S1_bit at UART4_S1.B7;

sfr unsigned short   volatile UART4_S2             absolute 0x400EA005;
    sbit  RAF_UART4_S2_bit at UART4_S2.B0;
    sbit  LBKDE_UART4_S2_bit at UART4_S2.B1;
    sbit  BRK13_UART4_S2_bit at UART4_S2.B2;
    sbit  RWUID_UART4_S2_bit at UART4_S2.B3;
    sbit  RXINV_UART4_S2_bit at UART4_S2.B4;
    sbit  MSBF_UART4_S2_bit at UART4_S2.B5;
    sbit  RXEDGIF_UART4_S2_bit at UART4_S2.B6;
    sbit  LBKDIF_UART4_S2_bit at UART4_S2.B7;

sfr unsigned short   volatile UART4_C3             absolute 0x400EA006;
    sbit  PEIE_UART4_C3_bit at UART4_C3.B0;
    sbit  FEIE_UART4_C3_bit at UART4_C3.B1;
    sbit  NEIE_UART4_C3_bit at UART4_C3.B2;
    sbit  ORIE_UART4_C3_bit at UART4_C3.B3;
    sbit  TXINV_UART4_C3_bit at UART4_C3.B4;
    sbit  TXDIR_UART4_C3_bit at UART4_C3.B5;
    sbit  T8_UART4_C3_bit at UART4_C3.B6;
    sbit  R8_UART4_C3_bit at UART4_C3.B7;

sfr unsigned short   volatile UART4_D              absolute 0x400EA007;
    sbit  RT0_UART4_D_bit at UART4_D.B0;
    sbit  RT1_UART4_D_bit at UART4_D.B1;
    sbit  RT2_UART4_D_bit at UART4_D.B2;
    sbit  RT3_UART4_D_bit at UART4_D.B3;
    sbit  RT4_UART4_D_bit at UART4_D.B4;
    sbit  RT5_UART4_D_bit at UART4_D.B5;
    sbit  RT6_UART4_D_bit at UART4_D.B6;
    sbit  RT7_UART4_D_bit at UART4_D.B7;

sfr unsigned short   volatile UART4_MA1            absolute 0x400EA008;
    sbit  MA0_UART4_MA1_bit at UART4_MA1.B0;
    sbit  MA1_UART4_MA1_bit at UART4_MA1.B1;
    sbit  MA2_UART4_MA1_bit at UART4_MA1.B2;
    sbit  MA3_UART4_MA1_bit at UART4_MA1.B3;
    sbit  MA4_UART4_MA1_bit at UART4_MA1.B4;
    sbit  MA5_UART4_MA1_bit at UART4_MA1.B5;
    sbit  MA6_UART4_MA1_bit at UART4_MA1.B6;
    sbit  MA7_UART4_MA1_bit at UART4_MA1.B7;

sfr unsigned short   volatile UART4_MA2            absolute 0x400EA009;
    sbit  MA0_UART4_MA2_bit at UART4_MA2.B0;
    sbit  MA1_UART4_MA2_bit at UART4_MA2.B1;
    sbit  MA2_UART4_MA2_bit at UART4_MA2.B2;
    sbit  MA3_UART4_MA2_bit at UART4_MA2.B3;
    sbit  MA4_UART4_MA2_bit at UART4_MA2.B4;
    sbit  MA5_UART4_MA2_bit at UART4_MA2.B5;
    sbit  MA6_UART4_MA2_bit at UART4_MA2.B6;
    sbit  MA7_UART4_MA2_bit at UART4_MA2.B7;

sfr unsigned short   volatile UART4_C4             absolute 0x400EA00A;
    sbit  BRFA0_UART4_C4_bit at UART4_C4.B0;
    sbit  BRFA1_UART4_C4_bit at UART4_C4.B1;
    sbit  BRFA2_UART4_C4_bit at UART4_C4.B2;
    sbit  BRFA3_UART4_C4_bit at UART4_C4.B3;
    sbit  BRFA4_UART4_C4_bit at UART4_C4.B4;
    sbit  M10_UART4_C4_bit at UART4_C4.B5;
    sbit  MAEN2_UART4_C4_bit at UART4_C4.B6;
    sbit  MAEN1_UART4_C4_bit at UART4_C4.B7;

sfr unsigned short   volatile UART4_C5             absolute 0x400EA00B;
    sbit  LBKDDMAS_UART4_C5_bit at UART4_C5.B3;
    sbit  RDMAS_UART4_C5_bit at UART4_C5.B5;
    sbit  TDMAS_UART4_C5_bit at UART4_C5.B7;

sfr unsigned short   volatile UART4_ED             absolute 0x400EA00C;
    sbit  PARITYE_UART4_ED_bit at UART4_ED.B6;
    sbit  NOISY_UART4_ED_bit at UART4_ED.B7;

sfr unsigned short   volatile UART4_MODEM          absolute 0x400EA00D;
    sbit  TXCTSE_UART4_MODEM_bit at UART4_MODEM.B0;
    sbit  TXRTSE_UART4_MODEM_bit at UART4_MODEM.B1;
    sbit  TXRTSPOL_UART4_MODEM_bit at UART4_MODEM.B2;
    sbit  RXRTSE_UART4_MODEM_bit at UART4_MODEM.B3;

sfr unsigned short   volatile UART4_IR             absolute 0x400EA00E;
    sbit  TNP0_UART4_IR_bit at UART4_IR.B0;
    sbit  TNP1_UART4_IR_bit at UART4_IR.B1;
    sbit  IREN_UART4_IR_bit at UART4_IR.B2;

sfr unsigned short   volatile UART4_PFIFO          absolute 0x400EA010;
    sbit  RXFIFOSIZE0_UART4_PFIFO_bit at UART4_PFIFO.B0;
    sbit  RXFIFOSIZE1_UART4_PFIFO_bit at UART4_PFIFO.B1;
    sbit  RXFIFOSIZE2_UART4_PFIFO_bit at UART4_PFIFO.B2;
    sbit  RXFE_UART4_PFIFO_bit at UART4_PFIFO.B3;
    sbit  TXFIFOSIZE0_UART4_PFIFO_bit at UART4_PFIFO.B4;
    sbit  TXFIFOSIZE1_UART4_PFIFO_bit at UART4_PFIFO.B5;
    sbit  TXFIFOSIZE2_UART4_PFIFO_bit at UART4_PFIFO.B6;
    sbit  TXFE_UART4_PFIFO_bit at UART4_PFIFO.B7;

sfr unsigned short   volatile UART4_CFIFO          absolute 0x400EA011;
    sbit  RXUFE_UART4_CFIFO_bit at UART4_CFIFO.B0;
    sbit  TXOFE_UART4_CFIFO_bit at UART4_CFIFO.B1;
    sbit  RXOFE_UART4_CFIFO_bit at UART4_CFIFO.B2;
    sbit  RXFLUSH_UART4_CFIFO_bit at UART4_CFIFO.B6;
    sbit  TXFLUSH_UART4_CFIFO_bit at UART4_CFIFO.B7;

sfr unsigned short   volatile UART4_SFIFO          absolute 0x400EA012;
    sbit  RXUF_UART4_SFIFO_bit at UART4_SFIFO.B0;
    sbit  TXOF_UART4_SFIFO_bit at UART4_SFIFO.B1;
    sbit  RXOF_UART4_SFIFO_bit at UART4_SFIFO.B2;
    sbit  RXEMPT_UART4_SFIFO_bit at UART4_SFIFO.B6;
    sbit  TXEMPT_UART4_SFIFO_bit at UART4_SFIFO.B7;

sfr unsigned short   volatile UART4_TWFIFO         absolute 0x400EA013;
    sbit  TXWATER0_UART4_TWFIFO_bit at UART4_TWFIFO.B0;
    sbit  TXWATER1_UART4_TWFIFO_bit at UART4_TWFIFO.B1;
    sbit  TXWATER2_UART4_TWFIFO_bit at UART4_TWFIFO.B2;
    sbit  TXWATER3_UART4_TWFIFO_bit at UART4_TWFIFO.B3;
    sbit  TXWATER4_UART4_TWFIFO_bit at UART4_TWFIFO.B4;
    sbit  TXWATER5_UART4_TWFIFO_bit at UART4_TWFIFO.B5;
    sbit  TXWATER6_UART4_TWFIFO_bit at UART4_TWFIFO.B6;
    sbit  TXWATER7_UART4_TWFIFO_bit at UART4_TWFIFO.B7;

sfr unsigned short   volatile UART4_TCFIFO         absolute 0x400EA014;
    sbit  TXCOUNT0_UART4_TCFIFO_bit at UART4_TCFIFO.B0;
    sbit  TXCOUNT1_UART4_TCFIFO_bit at UART4_TCFIFO.B1;
    sbit  TXCOUNT2_UART4_TCFIFO_bit at UART4_TCFIFO.B2;
    sbit  TXCOUNT3_UART4_TCFIFO_bit at UART4_TCFIFO.B3;
    sbit  TXCOUNT4_UART4_TCFIFO_bit at UART4_TCFIFO.B4;
    sbit  TXCOUNT5_UART4_TCFIFO_bit at UART4_TCFIFO.B5;
    sbit  TXCOUNT6_UART4_TCFIFO_bit at UART4_TCFIFO.B6;
    sbit  TXCOUNT7_UART4_TCFIFO_bit at UART4_TCFIFO.B7;

sfr unsigned short   volatile UART4_RWFIFO         absolute 0x400EA015;
    sbit  RXWATER0_UART4_RWFIFO_bit at UART4_RWFIFO.B0;
    sbit  RXWATER1_UART4_RWFIFO_bit at UART4_RWFIFO.B1;
    sbit  RXWATER2_UART4_RWFIFO_bit at UART4_RWFIFO.B2;
    sbit  RXWATER3_UART4_RWFIFO_bit at UART4_RWFIFO.B3;
    sbit  RXWATER4_UART4_RWFIFO_bit at UART4_RWFIFO.B4;
    sbit  RXWATER5_UART4_RWFIFO_bit at UART4_RWFIFO.B5;
    sbit  RXWATER6_UART4_RWFIFO_bit at UART4_RWFIFO.B6;
    sbit  RXWATER7_UART4_RWFIFO_bit at UART4_RWFIFO.B7;

sfr unsigned short   volatile UART4_RCFIFO         absolute 0x400EA016;
    sbit  RXCOUNT0_UART4_RCFIFO_bit at UART4_RCFIFO.B0;
    sbit  RXCOUNT1_UART4_RCFIFO_bit at UART4_RCFIFO.B1;
    sbit  RXCOUNT2_UART4_RCFIFO_bit at UART4_RCFIFO.B2;
    sbit  RXCOUNT3_UART4_RCFIFO_bit at UART4_RCFIFO.B3;
    sbit  RXCOUNT4_UART4_RCFIFO_bit at UART4_RCFIFO.B4;
    sbit  RXCOUNT5_UART4_RCFIFO_bit at UART4_RCFIFO.B5;
    sbit  RXCOUNT6_UART4_RCFIFO_bit at UART4_RCFIFO.B6;
    sbit  RXCOUNT7_UART4_RCFIFO_bit at UART4_RCFIFO.B7;

sfr unsigned short   volatile UART5_BDH            absolute 0x400EB000;
    sbit  SBR0_UART5_BDH_bit at UART5_BDH.B0;
    sbit  SBR1_UART5_BDH_bit at UART5_BDH.B1;
    sbit  SBR2_UART5_BDH_bit at UART5_BDH.B2;
    sbit  SBR3_UART5_BDH_bit at UART5_BDH.B3;
    sbit  SBR4_UART5_BDH_bit at UART5_BDH.B4;
    sbit  SBNS_UART5_BDH_bit at UART5_BDH.B5;
    sbit  RXEDGIE_UART5_BDH_bit at UART5_BDH.B6;
    sbit  LBKDIE_UART5_BDH_bit at UART5_BDH.B7;

sfr unsigned short   volatile UART5_BDL            absolute 0x400EB001;
    sbit  SBR0_UART5_BDL_bit at UART5_BDL.B0;
    sbit  SBR1_UART5_BDL_bit at UART5_BDL.B1;
    sbit  SBR2_UART5_BDL_bit at UART5_BDL.B2;
    sbit  SBR3_UART5_BDL_bit at UART5_BDL.B3;
    sbit  SBR4_UART5_BDL_bit at UART5_BDL.B4;
    sbit  SBR5_UART5_BDL_bit at UART5_BDL.B5;
    sbit  SBR6_UART5_BDL_bit at UART5_BDL.B6;
    sbit  SBR7_UART5_BDL_bit at UART5_BDL.B7;

sfr unsigned short   volatile UART5_C1             absolute 0x400EB002;
    sbit  PT_UART5_C1_bit at UART5_C1.B0;
    sbit  PE_UART5_C1_bit at UART5_C1.B1;
    sbit  ILT_UART5_C1_bit at UART5_C1.B2;
    sbit  WAKE_UART5_C1_bit at UART5_C1.B3;
    sbit  M_UART5_C1_bit at UART5_C1.B4;
    sbit  RSRC_UART5_C1_bit at UART5_C1.B5;
    sbit  UARTSWAI_UART5_C1_bit at UART5_C1.B6;
    sbit  LOOPS_UART5_C1_bit at UART5_C1.B7;

sfr unsigned short   volatile UART5_C2             absolute 0x400EB003;
    sbit  SBK_UART5_C2_bit at UART5_C2.B0;
    sbit  RWU_UART5_C2_bit at UART5_C2.B1;
    sbit  RE_UART5_C2_bit at UART5_C2.B2;
    sbit  TE_UART5_C2_bit at UART5_C2.B3;
    sbit  ILIE_UART5_C2_bit at UART5_C2.B4;
    sbit  RIE_UART5_C2_bit at UART5_C2.B5;
    sbit  TCIE_UART5_C2_bit at UART5_C2.B6;
    sbit  TIE_UART5_C2_bit at UART5_C2.B7;

sfr unsigned short   volatile UART5_S1             absolute 0x400EB004;
    sbit  PF_UART5_S1_bit at UART5_S1.B0;
    sbit  FE_UART5_S1_bit at UART5_S1.B1;
    sbit  NF_UART5_S1_bit at UART5_S1.B2;
    sbit  OR_UART5_S1_bit at UART5_S1.B3;
    sbit  IDLE_UART5_S1_bit at UART5_S1.B4;
    sbit  RDRF_UART5_S1_bit at UART5_S1.B5;
    sbit  TC_UART5_S1_bit at UART5_S1.B6;
    sbit  TDRE_UART5_S1_bit at UART5_S1.B7;

sfr unsigned short   volatile UART5_S2             absolute 0x400EB005;
    sbit  RAF_UART5_S2_bit at UART5_S2.B0;
    sbit  LBKDE_UART5_S2_bit at UART5_S2.B1;
    sbit  BRK13_UART5_S2_bit at UART5_S2.B2;
    sbit  RWUID_UART5_S2_bit at UART5_S2.B3;
    sbit  RXINV_UART5_S2_bit at UART5_S2.B4;
    sbit  MSBF_UART5_S2_bit at UART5_S2.B5;
    sbit  RXEDGIF_UART5_S2_bit at UART5_S2.B6;
    sbit  LBKDIF_UART5_S2_bit at UART5_S2.B7;

sfr unsigned short   volatile UART5_C3             absolute 0x400EB006;
    sbit  PEIE_UART5_C3_bit at UART5_C3.B0;
    sbit  FEIE_UART5_C3_bit at UART5_C3.B1;
    sbit  NEIE_UART5_C3_bit at UART5_C3.B2;
    sbit  ORIE_UART5_C3_bit at UART5_C3.B3;
    sbit  TXINV_UART5_C3_bit at UART5_C3.B4;
    sbit  TXDIR_UART5_C3_bit at UART5_C3.B5;
    sbit  T8_UART5_C3_bit at UART5_C3.B6;
    sbit  R8_UART5_C3_bit at UART5_C3.B7;

sfr unsigned short   volatile UART5_D              absolute 0x400EB007;
    sbit  RT0_UART5_D_bit at UART5_D.B0;
    sbit  RT1_UART5_D_bit at UART5_D.B1;
    sbit  RT2_UART5_D_bit at UART5_D.B2;
    sbit  RT3_UART5_D_bit at UART5_D.B3;
    sbit  RT4_UART5_D_bit at UART5_D.B4;
    sbit  RT5_UART5_D_bit at UART5_D.B5;
    sbit  RT6_UART5_D_bit at UART5_D.B6;
    sbit  RT7_UART5_D_bit at UART5_D.B7;

sfr unsigned short   volatile UART5_MA1            absolute 0x400EB008;
    sbit  MA0_UART5_MA1_bit at UART5_MA1.B0;
    sbit  MA1_UART5_MA1_bit at UART5_MA1.B1;
    sbit  MA2_UART5_MA1_bit at UART5_MA1.B2;
    sbit  MA3_UART5_MA1_bit at UART5_MA1.B3;
    sbit  MA4_UART5_MA1_bit at UART5_MA1.B4;
    sbit  MA5_UART5_MA1_bit at UART5_MA1.B5;
    sbit  MA6_UART5_MA1_bit at UART5_MA1.B6;
    sbit  MA7_UART5_MA1_bit at UART5_MA1.B7;

sfr unsigned short   volatile UART5_MA2            absolute 0x400EB009;
    sbit  MA0_UART5_MA2_bit at UART5_MA2.B0;
    sbit  MA1_UART5_MA2_bit at UART5_MA2.B1;
    sbit  MA2_UART5_MA2_bit at UART5_MA2.B2;
    sbit  MA3_UART5_MA2_bit at UART5_MA2.B3;
    sbit  MA4_UART5_MA2_bit at UART5_MA2.B4;
    sbit  MA5_UART5_MA2_bit at UART5_MA2.B5;
    sbit  MA6_UART5_MA2_bit at UART5_MA2.B6;
    sbit  MA7_UART5_MA2_bit at UART5_MA2.B7;

sfr unsigned short   volatile UART5_C4             absolute 0x400EB00A;
    sbit  BRFA0_UART5_C4_bit at UART5_C4.B0;
    sbit  BRFA1_UART5_C4_bit at UART5_C4.B1;
    sbit  BRFA2_UART5_C4_bit at UART5_C4.B2;
    sbit  BRFA3_UART5_C4_bit at UART5_C4.B3;
    sbit  BRFA4_UART5_C4_bit at UART5_C4.B4;
    sbit  M10_UART5_C4_bit at UART5_C4.B5;
    sbit  MAEN2_UART5_C4_bit at UART5_C4.B6;
    sbit  MAEN1_UART5_C4_bit at UART5_C4.B7;

sfr unsigned short   volatile UART5_C5             absolute 0x400EB00B;
    sbit  LBKDDMAS_UART5_C5_bit at UART5_C5.B3;
    sbit  RDMAS_UART5_C5_bit at UART5_C5.B5;
    sbit  TDMAS_UART5_C5_bit at UART5_C5.B7;

sfr unsigned short   volatile UART5_ED             absolute 0x400EB00C;
    sbit  PARITYE_UART5_ED_bit at UART5_ED.B6;
    sbit  NOISY_UART5_ED_bit at UART5_ED.B7;

sfr unsigned short   volatile UART5_MODEM          absolute 0x400EB00D;
    sbit  TXCTSE_UART5_MODEM_bit at UART5_MODEM.B0;
    sbit  TXRTSE_UART5_MODEM_bit at UART5_MODEM.B1;
    sbit  TXRTSPOL_UART5_MODEM_bit at UART5_MODEM.B2;
    sbit  RXRTSE_UART5_MODEM_bit at UART5_MODEM.B3;

sfr unsigned short   volatile UART5_IR             absolute 0x400EB00E;
    sbit  TNP0_UART5_IR_bit at UART5_IR.B0;
    sbit  TNP1_UART5_IR_bit at UART5_IR.B1;
    sbit  IREN_UART5_IR_bit at UART5_IR.B2;

sfr unsigned short   volatile UART5_PFIFO          absolute 0x400EB010;
    sbit  RXFIFOSIZE0_UART5_PFIFO_bit at UART5_PFIFO.B0;
    sbit  RXFIFOSIZE1_UART5_PFIFO_bit at UART5_PFIFO.B1;
    sbit  RXFIFOSIZE2_UART5_PFIFO_bit at UART5_PFIFO.B2;
    sbit  RXFE_UART5_PFIFO_bit at UART5_PFIFO.B3;
    sbit  TXFIFOSIZE0_UART5_PFIFO_bit at UART5_PFIFO.B4;
    sbit  TXFIFOSIZE1_UART5_PFIFO_bit at UART5_PFIFO.B5;
    sbit  TXFIFOSIZE2_UART5_PFIFO_bit at UART5_PFIFO.B6;
    sbit  TXFE_UART5_PFIFO_bit at UART5_PFIFO.B7;

sfr unsigned short   volatile UART5_CFIFO          absolute 0x400EB011;
    sbit  RXUFE_UART5_CFIFO_bit at UART5_CFIFO.B0;
    sbit  TXOFE_UART5_CFIFO_bit at UART5_CFIFO.B1;
    sbit  RXOFE_UART5_CFIFO_bit at UART5_CFIFO.B2;
    sbit  RXFLUSH_UART5_CFIFO_bit at UART5_CFIFO.B6;
    sbit  TXFLUSH_UART5_CFIFO_bit at UART5_CFIFO.B7;

sfr unsigned short   volatile UART5_SFIFO          absolute 0x400EB012;
    sbit  RXUF_UART5_SFIFO_bit at UART5_SFIFO.B0;
    sbit  TXOF_UART5_SFIFO_bit at UART5_SFIFO.B1;
    sbit  RXOF_UART5_SFIFO_bit at UART5_SFIFO.B2;
    sbit  RXEMPT_UART5_SFIFO_bit at UART5_SFIFO.B6;
    sbit  TXEMPT_UART5_SFIFO_bit at UART5_SFIFO.B7;

sfr unsigned short   volatile UART5_TWFIFO         absolute 0x400EB013;
    sbit  TXWATER0_UART5_TWFIFO_bit at UART5_TWFIFO.B0;
    sbit  TXWATER1_UART5_TWFIFO_bit at UART5_TWFIFO.B1;
    sbit  TXWATER2_UART5_TWFIFO_bit at UART5_TWFIFO.B2;
    sbit  TXWATER3_UART5_TWFIFO_bit at UART5_TWFIFO.B3;
    sbit  TXWATER4_UART5_TWFIFO_bit at UART5_TWFIFO.B4;
    sbit  TXWATER5_UART5_TWFIFO_bit at UART5_TWFIFO.B5;
    sbit  TXWATER6_UART5_TWFIFO_bit at UART5_TWFIFO.B6;
    sbit  TXWATER7_UART5_TWFIFO_bit at UART5_TWFIFO.B7;

sfr unsigned short   volatile UART5_TCFIFO         absolute 0x400EB014;
    sbit  TXCOUNT0_UART5_TCFIFO_bit at UART5_TCFIFO.B0;
    sbit  TXCOUNT1_UART5_TCFIFO_bit at UART5_TCFIFO.B1;
    sbit  TXCOUNT2_UART5_TCFIFO_bit at UART5_TCFIFO.B2;
    sbit  TXCOUNT3_UART5_TCFIFO_bit at UART5_TCFIFO.B3;
    sbit  TXCOUNT4_UART5_TCFIFO_bit at UART5_TCFIFO.B4;
    sbit  TXCOUNT5_UART5_TCFIFO_bit at UART5_TCFIFO.B5;
    sbit  TXCOUNT6_UART5_TCFIFO_bit at UART5_TCFIFO.B6;
    sbit  TXCOUNT7_UART5_TCFIFO_bit at UART5_TCFIFO.B7;

sfr unsigned short   volatile UART5_RWFIFO         absolute 0x400EB015;
    sbit  RXWATER0_UART5_RWFIFO_bit at UART5_RWFIFO.B0;
    sbit  RXWATER1_UART5_RWFIFO_bit at UART5_RWFIFO.B1;
    sbit  RXWATER2_UART5_RWFIFO_bit at UART5_RWFIFO.B2;
    sbit  RXWATER3_UART5_RWFIFO_bit at UART5_RWFIFO.B3;
    sbit  RXWATER4_UART5_RWFIFO_bit at UART5_RWFIFO.B4;
    sbit  RXWATER5_UART5_RWFIFO_bit at UART5_RWFIFO.B5;
    sbit  RXWATER6_UART5_RWFIFO_bit at UART5_RWFIFO.B6;
    sbit  RXWATER7_UART5_RWFIFO_bit at UART5_RWFIFO.B7;

sfr unsigned short   volatile UART5_RCFIFO         absolute 0x400EB016;
    sbit  RXCOUNT0_UART5_RCFIFO_bit at UART5_RCFIFO.B0;
    sbit  RXCOUNT1_UART5_RCFIFO_bit at UART5_RCFIFO.B1;
    sbit  RXCOUNT2_UART5_RCFIFO_bit at UART5_RCFIFO.B2;
    sbit  RXCOUNT3_UART5_RCFIFO_bit at UART5_RCFIFO.B3;
    sbit  RXCOUNT4_UART5_RCFIFO_bit at UART5_RCFIFO.B4;
    sbit  RXCOUNT5_UART5_RCFIFO_bit at UART5_RCFIFO.B5;
    sbit  RXCOUNT6_UART5_RCFIFO_bit at UART5_RCFIFO.B6;
    sbit  RXCOUNT7_UART5_RCFIFO_bit at UART5_RCFIFO.B7;

sfr unsigned short   volatile CMP0_CR0             absolute 0x40073000;
    const register unsigned short int HYSTCTR0 = 0;
    sbit  HYSTCTR0_bit at CMP0_CR0.B0;
    const register unsigned short int HYSTCTR1 = 1;
    sbit  HYSTCTR1_bit at CMP0_CR0.B1;
    const register unsigned short int FILTER_CNT0 = 4;
    sbit  FILTER_CNT0_bit at CMP0_CR0.B4;
    const register unsigned short int FILTER_CNT1 = 5;
    sbit  FILTER_CNT1_bit at CMP0_CR0.B5;
    const register unsigned short int FILTER_CNT2 = 6;
    sbit  FILTER_CNT2_bit at CMP0_CR0.B6;

sfr unsigned short   volatile CMP0_CR1             absolute 0x40073001;
    const register unsigned short int EN = 0;
    sbit  EN_bit at CMP0_CR1.B0;
    const register unsigned short int OPE = 1;
    sbit  OPE_bit at CMP0_CR1.B1;
    const register unsigned short int COS_ = 2;
    sbit  COS_bit at CMP0_CR1.B2;
    const register unsigned short int INV = 3;
    sbit  INV_bit at CMP0_CR1.B3;
    const register unsigned short int PMODE = 4;
    sbit  PMODE_bit at CMP0_CR1.B4;
    const register unsigned short int TRIGM = 5;
    sbit  TRIGM_bit at CMP0_CR1.B5;
    const register unsigned short int WE = 6;
    sbit  WE_bit at CMP0_CR1.B6;
    const register unsigned short int SE = 7;
    sbit  SE_bit at CMP0_CR1.B7;

sfr unsigned short   volatile CMP0_FPR             absolute 0x40073002;
    sbit  FILT_PER0_CMP0_FPR_bit at CMP0_FPR.B0;
    sbit  FILT_PER1_CMP0_FPR_bit at CMP0_FPR.B1;
    sbit  FILT_PER2_CMP0_FPR_bit at CMP0_FPR.B2;
    sbit  FILT_PER3_CMP0_FPR_bit at CMP0_FPR.B3;
    sbit  FILT_PER4_CMP0_FPR_bit at CMP0_FPR.B4;
    sbit  FILT_PER5_CMP0_FPR_bit at CMP0_FPR.B5;
    sbit  FILT_PER6_CMP0_FPR_bit at CMP0_FPR.B6;
    sbit  FILT_PER7_CMP0_FPR_bit at CMP0_FPR.B7;

sfr unsigned short   volatile CMP0_SCR             absolute 0x40073003;
    const register unsigned short int COUT = 0;
    sbit  COUT_bit at CMP0_SCR.B0;
    const register unsigned short int CFF = 1;
    sbit  CFF_bit at CMP0_SCR.B1;
    const register unsigned short int CFR = 2;
    sbit  CFR_bit at CMP0_SCR.B2;
    const register unsigned short int IEF = 3;
    sbit  IEF_bit at CMP0_SCR.B3;
    const register unsigned short int IER = 4;
    sbit  IER_bit at CMP0_SCR.B4;
    sbit  DMAEN_CMP0_SCR_bit at CMP0_SCR.B6;

sfr unsigned short   volatile CMP0_DACCR           absolute 0x40073004;
    const register unsigned short int VOSEL0 = 0;
    sbit  VOSEL0_bit at CMP0_DACCR.B0;
    const register unsigned short int VOSEL1 = 1;
    sbit  VOSEL1_bit at CMP0_DACCR.B1;
    const register unsigned short int VOSEL2 = 2;
    sbit  VOSEL2_bit at CMP0_DACCR.B2;
    const register unsigned short int VOSEL3 = 3;
    sbit  VOSEL3_bit at CMP0_DACCR.B3;
    const register unsigned short int VOSEL4 = 4;
    sbit  VOSEL4_bit at CMP0_DACCR.B4;
    const register unsigned short int VOSEL5 = 5;
    sbit  VOSEL5_bit at CMP0_DACCR.B5;
    const register unsigned short int VRSEL = 6;
    sbit  VRSEL_bit at CMP0_DACCR.B6;
    sbit  DACEN_CMP0_DACCR_bit at CMP0_DACCR.B7;

sfr unsigned short   volatile CMP0_MUXCR           absolute 0x40073005;
    const register unsigned short int MSEL0 = 0;
    sbit  MSEL0_bit at CMP0_MUXCR.B0;
    const register unsigned short int MSEL1 = 1;
    sbit  MSEL1_bit at CMP0_MUXCR.B1;
    const register unsigned short int MSEL2 = 2;
    sbit  MSEL2_bit at CMP0_MUXCR.B2;
    const register unsigned short int PSEL0 = 3;
    sbit  PSEL0_bit at CMP0_MUXCR.B3;
    const register unsigned short int PSEL1 = 4;
    sbit  PSEL1_bit at CMP0_MUXCR.B4;
    const register unsigned short int PSEL2 = 5;
    sbit  PSEL2_bit at CMP0_MUXCR.B5;

sfr unsigned short   volatile CMP1_CR0             absolute 0x40073008;
    sbit  HYSTCTR0_CMP1_CR0_bit at CMP1_CR0.B0;
    sbit  HYSTCTR1_CMP1_CR0_bit at CMP1_CR0.B1;
    sbit  FILTER_CNT0_CMP1_CR0_bit at CMP1_CR0.B4;
    sbit  FILTER_CNT1_CMP1_CR0_bit at CMP1_CR0.B5;
    sbit  FILTER_CNT2_CMP1_CR0_bit at CMP1_CR0.B6;

sfr unsigned short   volatile CMP1_CR1             absolute 0x40073009;
    sbit  EN_CMP1_CR1_bit at CMP1_CR1.B0;
    sbit  OPE_CMP1_CR1_bit at CMP1_CR1.B1;
    sbit  COS_CMP1_CR1_bit at CMP1_CR1.B2;
    sbit  INV_CMP1_CR1_bit at CMP1_CR1.B3;
    sbit  PMODE_CMP1_CR1_bit at CMP1_CR1.B4;
    sbit  TRIGM_CMP1_CR1_bit at CMP1_CR1.B5;
    sbit  WE_CMP1_CR1_bit at CMP1_CR1.B6;
    sbit  SE_CMP1_CR1_bit at CMP1_CR1.B7;

sfr unsigned short   volatile CMP1_FPR             absolute 0x4007300A;
    sbit  FILT_PER0_CMP1_FPR_bit at CMP1_FPR.B0;
    sbit  FILT_PER1_CMP1_FPR_bit at CMP1_FPR.B1;
    sbit  FILT_PER2_CMP1_FPR_bit at CMP1_FPR.B2;
    sbit  FILT_PER3_CMP1_FPR_bit at CMP1_FPR.B3;
    sbit  FILT_PER4_CMP1_FPR_bit at CMP1_FPR.B4;
    sbit  FILT_PER5_CMP1_FPR_bit at CMP1_FPR.B5;
    sbit  FILT_PER6_CMP1_FPR_bit at CMP1_FPR.B6;
    sbit  FILT_PER7_CMP1_FPR_bit at CMP1_FPR.B7;

sfr unsigned short   volatile CMP1_SCR             absolute 0x4007300B;
    sbit  COUT_CMP1_SCR_bit at CMP1_SCR.B0;
    sbit  CFF_CMP1_SCR_bit at CMP1_SCR.B1;
    sbit  CFR_CMP1_SCR_bit at CMP1_SCR.B2;
    sbit  IEF_CMP1_SCR_bit at CMP1_SCR.B3;
    sbit  IER_CMP1_SCR_bit at CMP1_SCR.B4;
    sbit  DMAEN_CMP1_SCR_bit at CMP1_SCR.B6;

sfr unsigned short   volatile CMP1_DACCR           absolute 0x4007300C;
    sbit  VOSEL0_CMP1_DACCR_bit at CMP1_DACCR.B0;
    sbit  VOSEL1_CMP1_DACCR_bit at CMP1_DACCR.B1;
    sbit  VOSEL2_CMP1_DACCR_bit at CMP1_DACCR.B2;
    sbit  VOSEL3_CMP1_DACCR_bit at CMP1_DACCR.B3;
    sbit  VOSEL4_CMP1_DACCR_bit at CMP1_DACCR.B4;
    sbit  VOSEL5_CMP1_DACCR_bit at CMP1_DACCR.B5;
    sbit  VRSEL_CMP1_DACCR_bit at CMP1_DACCR.B6;
    sbit  DACEN_CMP1_DACCR_bit at CMP1_DACCR.B7;

sfr unsigned short   volatile CMP1_MUXCR           absolute 0x4007300D;
    sbit  MSEL0_CMP1_MUXCR_bit at CMP1_MUXCR.B0;
    sbit  MSEL1_CMP1_MUXCR_bit at CMP1_MUXCR.B1;
    sbit  MSEL2_CMP1_MUXCR_bit at CMP1_MUXCR.B2;
    sbit  PSEL0_CMP1_MUXCR_bit at CMP1_MUXCR.B3;
    sbit  PSEL1_CMP1_MUXCR_bit at CMP1_MUXCR.B4;
    sbit  PSEL2_CMP1_MUXCR_bit at CMP1_MUXCR.B5;

sfr unsigned short   volatile CMP2_CR0             absolute 0x40073010;
    sbit  HYSTCTR0_CMP2_CR0_bit at CMP2_CR0.B0;
    sbit  HYSTCTR1_CMP2_CR0_bit at CMP2_CR0.B1;
    sbit  FILTER_CNT0_CMP2_CR0_bit at CMP2_CR0.B4;
    sbit  FILTER_CNT1_CMP2_CR0_bit at CMP2_CR0.B5;
    sbit  FILTER_CNT2_CMP2_CR0_bit at CMP2_CR0.B6;

sfr unsigned short   volatile CMP2_CR1             absolute 0x40073011;
    sbit  EN_CMP2_CR1_bit at CMP2_CR1.B0;
    sbit  OPE_CMP2_CR1_bit at CMP2_CR1.B1;
    sbit  COS_CMP2_CR1_bit at CMP2_CR1.B2;
    sbit  INV_CMP2_CR1_bit at CMP2_CR1.B3;
    sbit  PMODE_CMP2_CR1_bit at CMP2_CR1.B4;
    sbit  TRIGM_CMP2_CR1_bit at CMP2_CR1.B5;
    sbit  WE_CMP2_CR1_bit at CMP2_CR1.B6;
    sbit  SE_CMP2_CR1_bit at CMP2_CR1.B7;

sfr unsigned short   volatile CMP2_FPR             absolute 0x40073012;
    sbit  FILT_PER0_CMP2_FPR_bit at CMP2_FPR.B0;
    sbit  FILT_PER1_CMP2_FPR_bit at CMP2_FPR.B1;
    sbit  FILT_PER2_CMP2_FPR_bit at CMP2_FPR.B2;
    sbit  FILT_PER3_CMP2_FPR_bit at CMP2_FPR.B3;
    sbit  FILT_PER4_CMP2_FPR_bit at CMP2_FPR.B4;
    sbit  FILT_PER5_CMP2_FPR_bit at CMP2_FPR.B5;
    sbit  FILT_PER6_CMP2_FPR_bit at CMP2_FPR.B6;
    sbit  FILT_PER7_CMP2_FPR_bit at CMP2_FPR.B7;

sfr unsigned short   volatile CMP2_SCR             absolute 0x40073013;
    sbit  COUT_CMP2_SCR_bit at CMP2_SCR.B0;
    sbit  CFF_CMP2_SCR_bit at CMP2_SCR.B1;
    sbit  CFR_CMP2_SCR_bit at CMP2_SCR.B2;
    sbit  IEF_CMP2_SCR_bit at CMP2_SCR.B3;
    sbit  IER_CMP2_SCR_bit at CMP2_SCR.B4;
    sbit  DMAEN_CMP2_SCR_bit at CMP2_SCR.B6;

sfr unsigned short   volatile CMP2_DACCR           absolute 0x40073014;
    sbit  VOSEL0_CMP2_DACCR_bit at CMP2_DACCR.B0;
    sbit  VOSEL1_CMP2_DACCR_bit at CMP2_DACCR.B1;
    sbit  VOSEL2_CMP2_DACCR_bit at CMP2_DACCR.B2;
    sbit  VOSEL3_CMP2_DACCR_bit at CMP2_DACCR.B3;
    sbit  VOSEL4_CMP2_DACCR_bit at CMP2_DACCR.B4;
    sbit  VOSEL5_CMP2_DACCR_bit at CMP2_DACCR.B5;
    sbit  VRSEL_CMP2_DACCR_bit at CMP2_DACCR.B6;
    sbit  DACEN_CMP2_DACCR_bit at CMP2_DACCR.B7;

sfr unsigned short   volatile CMP2_MUXCR           absolute 0x40073015;
    sbit  MSEL0_CMP2_MUXCR_bit at CMP2_MUXCR.B0;
    sbit  MSEL1_CMP2_MUXCR_bit at CMP2_MUXCR.B1;
    sbit  MSEL2_CMP2_MUXCR_bit at CMP2_MUXCR.B2;
    sbit  PSEL0_CMP2_MUXCR_bit at CMP2_MUXCR.B3;
    sbit  PSEL1_CMP2_MUXCR_bit at CMP2_MUXCR.B4;
    sbit  PSEL2_CMP2_MUXCR_bit at CMP2_MUXCR.B5;

sfr unsigned short   volatile CMP3_CR0             absolute 0x40073018;
    sbit  HYSTCTR0_CMP3_CR0_bit at CMP3_CR0.B0;
    sbit  HYSTCTR1_CMP3_CR0_bit at CMP3_CR0.B1;
    sbit  FILTER_CNT0_CMP3_CR0_bit at CMP3_CR0.B4;
    sbit  FILTER_CNT1_CMP3_CR0_bit at CMP3_CR0.B5;
    sbit  FILTER_CNT2_CMP3_CR0_bit at CMP3_CR0.B6;

sfr unsigned short   volatile CMP3_CR1             absolute 0x40073019;
    sbit  EN_CMP3_CR1_bit at CMP3_CR1.B0;
    sbit  OPE_CMP3_CR1_bit at CMP3_CR1.B1;
    sbit  COS_CMP3_CR1_bit at CMP3_CR1.B2;
    sbit  INV_CMP3_CR1_bit at CMP3_CR1.B3;
    sbit  PMODE_CMP3_CR1_bit at CMP3_CR1.B4;
    sbit  TRIGM_CMP3_CR1_bit at CMP3_CR1.B5;
    sbit  WE_CMP3_CR1_bit at CMP3_CR1.B6;
    sbit  SE_CMP3_CR1_bit at CMP3_CR1.B7;

sfr unsigned short   volatile CMP3_FPR             absolute 0x4007301A;
    sbit  FILT_PER0_CMP3_FPR_bit at CMP3_FPR.B0;
    sbit  FILT_PER1_CMP3_FPR_bit at CMP3_FPR.B1;
    sbit  FILT_PER2_CMP3_FPR_bit at CMP3_FPR.B2;
    sbit  FILT_PER3_CMP3_FPR_bit at CMP3_FPR.B3;
    sbit  FILT_PER4_CMP3_FPR_bit at CMP3_FPR.B4;
    sbit  FILT_PER5_CMP3_FPR_bit at CMP3_FPR.B5;
    sbit  FILT_PER6_CMP3_FPR_bit at CMP3_FPR.B6;
    sbit  FILT_PER7_CMP3_FPR_bit at CMP3_FPR.B7;

sfr unsigned short   volatile CMP3_SCR             absolute 0x4007301B;
    sbit  COUT_CMP3_SCR_bit at CMP3_SCR.B0;
    sbit  CFF_CMP3_SCR_bit at CMP3_SCR.B1;
    sbit  CFR_CMP3_SCR_bit at CMP3_SCR.B2;
    sbit  IEF_CMP3_SCR_bit at CMP3_SCR.B3;
    sbit  IER_CMP3_SCR_bit at CMP3_SCR.B4;
    sbit  DMAEN_CMP3_SCR_bit at CMP3_SCR.B6;

sfr unsigned short   volatile CMP3_DACCR           absolute 0x4007301C;
    sbit  VOSEL0_CMP3_DACCR_bit at CMP3_DACCR.B0;
    sbit  VOSEL1_CMP3_DACCR_bit at CMP3_DACCR.B1;
    sbit  VOSEL2_CMP3_DACCR_bit at CMP3_DACCR.B2;
    sbit  VOSEL3_CMP3_DACCR_bit at CMP3_DACCR.B3;
    sbit  VOSEL4_CMP3_DACCR_bit at CMP3_DACCR.B4;
    sbit  VOSEL5_CMP3_DACCR_bit at CMP3_DACCR.B5;
    sbit  VRSEL_CMP3_DACCR_bit at CMP3_DACCR.B6;
    sbit  DACEN_CMP3_DACCR_bit at CMP3_DACCR.B7;

sfr unsigned short   volatile CMP3_MUXCR           absolute 0x4007301D;
    sbit  MSEL0_CMP3_MUXCR_bit at CMP3_MUXCR.B0;
    sbit  MSEL1_CMP3_MUXCR_bit at CMP3_MUXCR.B1;
    sbit  MSEL2_CMP3_MUXCR_bit at CMP3_MUXCR.B2;
    sbit  PSEL0_CMP3_MUXCR_bit at CMP3_MUXCR.B3;
    sbit  PSEL1_CMP3_MUXCR_bit at CMP3_MUXCR.B4;
    sbit  PSEL2_CMP3_MUXCR_bit at CMP3_MUXCR.B5;

sfr unsigned short   volatile LLWU_PE1             absolute 0x4007C000;
    const register unsigned short int WUPE00 = 0;
    sbit  WUPE00_bit at LLWU_PE1.B0;
    const register unsigned short int WUPE01 = 1;
    sbit  WUPE01_bit at LLWU_PE1.B1;
    const register unsigned short int WUPE10 = 2;
    sbit  WUPE10_bit at LLWU_PE1.B2;
    const register unsigned short int WUPE11 = 3;
    sbit  WUPE11_bit at LLWU_PE1.B3;
    const register unsigned short int WUPE20 = 4;
    sbit  WUPE20_bit at LLWU_PE1.B4;
    const register unsigned short int WUPE21 = 5;
    sbit  WUPE21_bit at LLWU_PE1.B5;
    const register unsigned short int WUPE30 = 6;
    sbit  WUPE30_bit at LLWU_PE1.B6;
    const register unsigned short int WUPE31 = 7;
    sbit  WUPE31_bit at LLWU_PE1.B7;

sfr unsigned short   volatile LLWU_PE2             absolute 0x4007C001;
    const register unsigned short int WUPE40 = 0;
    sbit  WUPE40_bit at LLWU_PE2.B0;
    const register unsigned short int WUPE41 = 1;
    sbit  WUPE41_bit at LLWU_PE2.B1;
    const register unsigned short int WUPE50 = 2;
    sbit  WUPE50_bit at LLWU_PE2.B2;
    const register unsigned short int WUPE51 = 3;
    sbit  WUPE51_bit at LLWU_PE2.B3;
    const register unsigned short int WUPE60 = 4;
    sbit  WUPE60_bit at LLWU_PE2.B4;
    const register unsigned short int WUPE61 = 5;
    sbit  WUPE61_bit at LLWU_PE2.B5;
    const register unsigned short int WUPE70 = 6;
    sbit  WUPE70_bit at LLWU_PE2.B6;
    const register unsigned short int WUPE71 = 7;
    sbit  WUPE71_bit at LLWU_PE2.B7;

sfr unsigned short   volatile LLWU_PE3             absolute 0x4007C002;
    const register unsigned short int WUPE80 = 0;
    sbit  WUPE80_bit at LLWU_PE3.B0;
    const register unsigned short int WUPE81 = 1;
    sbit  WUPE81_bit at LLWU_PE3.B1;
    const register unsigned short int WUPE90 = 2;
    sbit  WUPE90_bit at LLWU_PE3.B2;
    const register unsigned short int WUPE91 = 3;
    sbit  WUPE91_bit at LLWU_PE3.B3;
    const register unsigned short int WUPE100 = 4;
    sbit  WUPE100_bit at LLWU_PE3.B4;
    const register unsigned short int WUPE101 = 5;
    sbit  WUPE101_bit at LLWU_PE3.B5;
    const register unsigned short int WUPE110 = 6;
    sbit  WUPE110_bit at LLWU_PE3.B6;
    const register unsigned short int WUPE111 = 7;
    sbit  WUPE111_bit at LLWU_PE3.B7;

sfr unsigned short   volatile LLWU_PE4             absolute 0x4007C003;
    const register unsigned short int WUPE120 = 0;
    sbit  WUPE120_bit at LLWU_PE4.B0;
    const register unsigned short int WUPE121 = 1;
    sbit  WUPE121_bit at LLWU_PE4.B1;
    const register unsigned short int WUPE130 = 2;
    sbit  WUPE130_bit at LLWU_PE4.B2;
    const register unsigned short int WUPE131 = 3;
    sbit  WUPE131_bit at LLWU_PE4.B3;
    const register unsigned short int WUPE140 = 4;
    sbit  WUPE140_bit at LLWU_PE4.B4;
    const register unsigned short int WUPE141 = 5;
    sbit  WUPE141_bit at LLWU_PE4.B5;
    const register unsigned short int WUPE150 = 6;
    sbit  WUPE150_bit at LLWU_PE4.B6;
    const register unsigned short int WUPE151 = 7;
    sbit  WUPE151_bit at LLWU_PE4.B7;

sfr unsigned short   volatile LLWU_PE5             absolute 0x4007C004;
    const register unsigned short int WUPE160 = 0;
    sbit  WUPE160_bit at LLWU_PE5.B0;
    const register unsigned short int WUPE161 = 1;
    sbit  WUPE161_bit at LLWU_PE5.B1;
    const register unsigned short int WUPE170 = 2;
    sbit  WUPE170_bit at LLWU_PE5.B2;
    const register unsigned short int WUPE171 = 3;
    sbit  WUPE171_bit at LLWU_PE5.B3;
    const register unsigned short int WUPE180 = 4;
    sbit  WUPE180_bit at LLWU_PE5.B4;
    const register unsigned short int WUPE181 = 5;
    sbit  WUPE181_bit at LLWU_PE5.B5;
    const register unsigned short int WUPE190 = 6;
    sbit  WUPE190_bit at LLWU_PE5.B6;
    const register unsigned short int WUPE191 = 7;
    sbit  WUPE191_bit at LLWU_PE5.B7;

sfr unsigned short   volatile LLWU_PE6             absolute 0x4007C005;
    const register unsigned short int WUPE200 = 0;
    sbit  WUPE200_bit at LLWU_PE6.B0;
    const register unsigned short int WUPE201 = 1;
    sbit  WUPE201_bit at LLWU_PE6.B1;
    const register unsigned short int WUPE210 = 2;
    sbit  WUPE210_bit at LLWU_PE6.B2;
    const register unsigned short int WUPE211 = 3;
    sbit  WUPE211_bit at LLWU_PE6.B3;
    const register unsigned short int WUPE220 = 4;
    sbit  WUPE220_bit at LLWU_PE6.B4;
    const register unsigned short int WUPE221 = 5;
    sbit  WUPE221_bit at LLWU_PE6.B5;
    const register unsigned short int WUPE230 = 6;
    sbit  WUPE230_bit at LLWU_PE6.B6;
    const register unsigned short int WUPE231 = 7;
    sbit  WUPE231_bit at LLWU_PE6.B7;

sfr unsigned short   volatile LLWU_PE7             absolute 0x4007C006;
    const register unsigned short int WUPE240 = 0;
    sbit  WUPE240_bit at LLWU_PE7.B0;
    const register unsigned short int WUPE241 = 1;
    sbit  WUPE241_bit at LLWU_PE7.B1;
    const register unsigned short int WUPE250 = 2;
    sbit  WUPE250_bit at LLWU_PE7.B2;
    const register unsigned short int WUPE251 = 3;
    sbit  WUPE251_bit at LLWU_PE7.B3;
    const register unsigned short int WUPE260 = 4;
    sbit  WUPE260_bit at LLWU_PE7.B4;
    const register unsigned short int WUPE261 = 5;
    sbit  WUPE261_bit at LLWU_PE7.B5;
    const register unsigned short int WUPE270 = 6;
    sbit  WUPE270_bit at LLWU_PE7.B6;
    const register unsigned short int WUPE271 = 7;
    sbit  WUPE271_bit at LLWU_PE7.B7;

sfr unsigned short   volatile LLWU_PE8             absolute 0x4007C007;
    const register unsigned short int WUPE280 = 0;
    sbit  WUPE280_bit at LLWU_PE8.B0;
    const register unsigned short int WUPE281 = 1;
    sbit  WUPE281_bit at LLWU_PE8.B1;
    const register unsigned short int WUPE290 = 2;
    sbit  WUPE290_bit at LLWU_PE8.B2;
    const register unsigned short int WUPE291 = 3;
    sbit  WUPE291_bit at LLWU_PE8.B3;
    const register unsigned short int WUPE300 = 4;
    sbit  WUPE300_bit at LLWU_PE8.B4;
    const register unsigned short int WUPE301 = 5;
    sbit  WUPE301_bit at LLWU_PE8.B5;
    const register unsigned short int WUPE310 = 6;
    sbit  WUPE310_bit at LLWU_PE8.B6;
    const register unsigned short int WUPE311 = 7;
    sbit  WUPE311_bit at LLWU_PE8.B7;

sfr unsigned short   volatile LLWU_ME              absolute 0x4007C008;
    const register unsigned short int WUME0 = 0;
    sbit  WUME0_bit at LLWU_ME.B0;
    const register unsigned short int WUME1 = 1;
    sbit  WUME1_bit at LLWU_ME.B1;
    const register unsigned short int WUME2 = 2;
    sbit  WUME2_bit at LLWU_ME.B2;
    const register unsigned short int WUME3 = 3;
    sbit  WUME3_bit at LLWU_ME.B3;
    const register unsigned short int WUME4 = 4;
    sbit  WUME4_bit at LLWU_ME.B4;
    const register unsigned short int WUME5 = 5;
    sbit  WUME5_bit at LLWU_ME.B5;
    const register unsigned short int WUME6 = 6;
    sbit  WUME6_bit at LLWU_ME.B6;
    const register unsigned short int WUME7 = 7;
    sbit  WUME7_bit at LLWU_ME.B7;

sfr unsigned short   volatile LLWU_PF1             absolute 0x4007C009;
    const register unsigned short int WUF0 = 0;
    sbit  WUF0_bit at LLWU_PF1.B0;
    const register unsigned short int WUF1 = 1;
    sbit  WUF1_bit at LLWU_PF1.B1;
    const register unsigned short int WUF2 = 2;
    sbit  WUF2_bit at LLWU_PF1.B2;
    const register unsigned short int WUF3 = 3;
    sbit  WUF3_bit at LLWU_PF1.B3;
    const register unsigned short int WUF4 = 4;
    sbit  WUF4_bit at LLWU_PF1.B4;
    const register unsigned short int WUF5 = 5;
    sbit  WUF5_bit at LLWU_PF1.B5;
    const register unsigned short int WUF6 = 6;
    sbit  WUF6_bit at LLWU_PF1.B6;
    const register unsigned short int WUF7 = 7;
    sbit  WUF7_bit at LLWU_PF1.B7;

sfr unsigned short   volatile LLWU_PF2             absolute 0x4007C00A;
    const register unsigned short int WUF8 = 0;
    sbit  WUF8_bit at LLWU_PF2.B0;
    const register unsigned short int WUF9 = 1;
    sbit  WUF9_bit at LLWU_PF2.B1;
    const register unsigned short int WUF10 = 2;
    sbit  WUF10_bit at LLWU_PF2.B2;
    const register unsigned short int WUF11 = 3;
    sbit  WUF11_bit at LLWU_PF2.B3;
    const register unsigned short int WUF12 = 4;
    sbit  WUF12_bit at LLWU_PF2.B4;
    const register unsigned short int WUF13 = 5;
    sbit  WUF13_bit at LLWU_PF2.B5;
    const register unsigned short int WUF14 = 6;
    sbit  WUF14_bit at LLWU_PF2.B6;
    const register unsigned short int WUF15 = 7;
    sbit  WUF15_bit at LLWU_PF2.B7;

sfr unsigned short   volatile LLWU_PF3             absolute 0x4007C00B;
    const register unsigned short int WUF16 = 0;
    sbit  WUF16_bit at LLWU_PF3.B0;
    const register unsigned short int WUF17 = 1;
    sbit  WUF17_bit at LLWU_PF3.B1;
    const register unsigned short int WUF18 = 2;
    sbit  WUF18_bit at LLWU_PF3.B2;
    const register unsigned short int WUF19 = 3;
    sbit  WUF19_bit at LLWU_PF3.B3;
    const register unsigned short int WUF20 = 4;
    sbit  WUF20_bit at LLWU_PF3.B4;
    const register unsigned short int WUF21 = 5;
    sbit  WUF21_bit at LLWU_PF3.B5;
    const register unsigned short int WUF22 = 6;
    sbit  WUF22_bit at LLWU_PF3.B6;
    const register unsigned short int WUF23 = 7;
    sbit  WUF23_bit at LLWU_PF3.B7;

sfr unsigned short   volatile LLWU_PF4             absolute 0x4007C00C;
    const register unsigned short int WUF24 = 0;
    sbit  WUF24_bit at LLWU_PF4.B0;
    const register unsigned short int WUF25 = 1;
    sbit  WUF25_bit at LLWU_PF4.B1;
    const register unsigned short int WUF26 = 2;
    sbit  WUF26_bit at LLWU_PF4.B2;
    const register unsigned short int WUF27 = 3;
    sbit  WUF27_bit at LLWU_PF4.B3;
    const register unsigned short int WUF28 = 4;
    sbit  WUF28_bit at LLWU_PF4.B4;
    const register unsigned short int WUF29 = 5;
    sbit  WUF29_bit at LLWU_PF4.B5;
    const register unsigned short int WUF30 = 6;
    sbit  WUF30_bit at LLWU_PF4.B6;
    const register unsigned short int WUF31 = 7;
    sbit  WUF31_bit at LLWU_PF4.B7;

sfr unsigned short   volatile LLWU_MF5             absolute 0x4007C00D;
    const register unsigned short int MWUF0 = 0;
    sbit  MWUF0_bit at LLWU_MF5.B0;
    const register unsigned short int MWUF1 = 1;
    sbit  MWUF1_bit at LLWU_MF5.B1;
    const register unsigned short int MWUF2 = 2;
    sbit  MWUF2_bit at LLWU_MF5.B2;
    const register unsigned short int MWUF3 = 3;
    sbit  MWUF3_bit at LLWU_MF5.B3;
    const register unsigned short int MWUF4 = 4;
    sbit  MWUF4_bit at LLWU_MF5.B4;
    const register unsigned short int MWUF5 = 5;
    sbit  MWUF5_bit at LLWU_MF5.B5;
    const register unsigned short int MWUF6 = 6;
    sbit  MWUF6_bit at LLWU_MF5.B6;
    const register unsigned short int MWUF7 = 7;
    sbit  MWUF7_bit at LLWU_MF5.B7;

sfr unsigned short   volatile LLWU_FILT1           absolute 0x4007C00E;
    const register unsigned short int FILTSEL0 = 0;
    sbit  FILTSEL0_bit at LLWU_FILT1.B0;
    const register unsigned short int FILTSEL1 = 1;
    sbit  FILTSEL1_bit at LLWU_FILT1.B1;
    const register unsigned short int FILTSEL2 = 2;
    sbit  FILTSEL2_bit at LLWU_FILT1.B2;
    const register unsigned short int FILTSEL3 = 3;
    sbit  FILTSEL3_bit at LLWU_FILT1.B3;
    const register unsigned short int FILTSEL4 = 4;
    sbit  FILTSEL4_bit at LLWU_FILT1.B4;
    const register unsigned short int FILTE0 = 5;
    sbit  FILTE0_bit at LLWU_FILT1.B5;
    const register unsigned short int FILTE1 = 6;
    sbit  FILTE1_bit at LLWU_FILT1.B6;
    const register unsigned short int FILTF = 7;
    sbit  FILTF_bit at LLWU_FILT1.B7;

sfr unsigned short   volatile LLWU_FILT2           absolute 0x4007C00F;
    sbit  FILTSEL0_LLWU_FILT2_bit at LLWU_FILT2.B0;
    sbit  FILTSEL1_LLWU_FILT2_bit at LLWU_FILT2.B1;
    sbit  FILTSEL2_LLWU_FILT2_bit at LLWU_FILT2.B2;
    sbit  FILTSEL3_LLWU_FILT2_bit at LLWU_FILT2.B3;
    sbit  FILTSEL4_LLWU_FILT2_bit at LLWU_FILT2.B4;
    sbit  FILTE0_LLWU_FILT2_bit at LLWU_FILT2.B5;
    sbit  FILTE1_LLWU_FILT2_bit at LLWU_FILT2.B6;
    sbit  FILTF_LLWU_FILT2_bit at LLWU_FILT2.B7;

sfr unsigned short   volatile PMC_LVDSC1           absolute 0x4007D000;
    const register unsigned short int LVDV0 = 0;
    sbit  LVDV0_bit at PMC_LVDSC1.B0;
    const register unsigned short int LVDV1 = 1;
    sbit  LVDV1_bit at PMC_LVDSC1.B1;
    const register unsigned short int LVDRE = 4;
    sbit  LVDRE_bit at PMC_LVDSC1.B4;
    const register unsigned short int LVDIE = 5;
    sbit  LVDIE_bit at PMC_LVDSC1.B5;
    const register unsigned short int LVDACK = 6;
    sbit  LVDACK_bit at PMC_LVDSC1.B6;
    const register unsigned short int LVDF = 7;
    sbit  LVDF_bit at PMC_LVDSC1.B7;

sfr unsigned short   volatile PMC_LVDSC2           absolute 0x4007D001;
    const register unsigned short int LVWV0 = 0;
    sbit  LVWV0_bit at PMC_LVDSC2.B0;
    const register unsigned short int LVWV1 = 1;
    sbit  LVWV1_bit at PMC_LVDSC2.B1;
    const register unsigned short int LVWIE = 5;
    sbit  LVWIE_bit at PMC_LVDSC2.B5;
    const register unsigned short int LVWACK = 6;
    sbit  LVWACK_bit at PMC_LVDSC2.B6;
    const register unsigned short int LVWF = 7;
    sbit  LVWF_bit at PMC_LVDSC2.B7;

sfr unsigned short   volatile PMC_REGSC            absolute 0x4007D002;
    const register unsigned short int BGBE = 0;
    sbit  BGBE_bit at PMC_REGSC.B0;
    const register unsigned short int REGONS = 2;
    sbit  REGONS_bit at PMC_REGSC.B2;
    const register unsigned short int ACKISO = 3;
    sbit  ACKISO_bit at PMC_REGSC.B3;
    const register unsigned short int BGEN = 4;
    sbit  BGEN_bit at PMC_REGSC.B4;

sfr unsigned short   volatile PMC_HVDSC1           absolute 0x4007D00B;
    const register unsigned short int HVDV = 0;
    sbit  HVDV_bit at PMC_HVDSC1.B0;
    const register unsigned short int HVDRE = 4;
    sbit  HVDRE_bit at PMC_HVDSC1.B4;
    const register unsigned short int HVDIE = 5;
    sbit  HVDIE_bit at PMC_HVDSC1.B5;
    const register unsigned short int HVDACK = 6;
    sbit  HVDACK_bit at PMC_HVDSC1.B6;
    const register unsigned short int HVDF = 7;
    sbit  HVDF_bit at PMC_HVDSC1.B7;

sfr unsigned short   volatile SMC_PMPROT           absolute 0x4007E000;
    const register unsigned short int AVLLS = 1;
    sbit  AVLLS_bit at SMC_PMPROT.B1;
    const register unsigned short int AVLP = 5;
    sbit  AVLP_bit at SMC_PMPROT.B5;
    const register unsigned short int AHSRUN = 7;
    sbit  AHSRUN_bit at SMC_PMPROT.B7;

sfr unsigned short   volatile SMC_PMCTRL           absolute 0x4007E001;
    const register unsigned short int STOPM0 = 0;
    sbit  STOPM0_bit at SMC_PMCTRL.B0;
    const register unsigned short int STOPM1 = 1;
    sbit  STOPM1_bit at SMC_PMCTRL.B1;
    const register unsigned short int STOPM2 = 2;
    sbit  STOPM2_bit at SMC_PMCTRL.B2;
    sbit  STOPA_SMC_PMCTRL_bit at SMC_PMCTRL.B3;
    const register unsigned short int RUNM0 = 5;
    sbit  RUNM0_bit at SMC_PMCTRL.B5;
    const register unsigned short int RUNM1 = 6;
    sbit  RUNM1_bit at SMC_PMCTRL.B6;

sfr unsigned short   volatile SMC_STOPCTRL         absolute 0x4007E002;
    const register unsigned short int VLLSM0 = 0;
    sbit  VLLSM0_bit at SMC_STOPCTRL.B0;
    const register unsigned short int VLLSM1 = 1;
    sbit  VLLSM1_bit at SMC_STOPCTRL.B1;
    const register unsigned short int VLLSM2 = 2;
    sbit  VLLSM2_bit at SMC_STOPCTRL.B2;
    const register unsigned short int LPOPO = 3;
    sbit  LPOPO_bit at SMC_STOPCTRL.B3;
    const register unsigned short int RAM2PO = 4;
    sbit  RAM2PO_bit at SMC_STOPCTRL.B4;
    const register unsigned short int PORPO = 5;
    sbit  PORPO_bit at SMC_STOPCTRL.B5;
    const register unsigned short int PSTOPO0 = 6;
    sbit  PSTOPO0_bit at SMC_STOPCTRL.B6;
    const register unsigned short int PSTOPO1 = 7;
    sbit  PSTOPO1_bit at SMC_STOPCTRL.B7;

sfr unsigned short   volatile SMC_PMSTAT           absolute 0x4007E003;
    const register unsigned short int PMSTAT0 = 0;
    sbit  PMSTAT0_bit at SMC_PMSTAT.B0;
    const register unsigned short int PMSTAT1 = 1;
    sbit  PMSTAT1_bit at SMC_PMSTAT.B1;
    const register unsigned short int PMSTAT2 = 2;
    sbit  PMSTAT2_bit at SMC_PMSTAT.B2;
    const register unsigned short int PMSTAT3 = 3;
    sbit  PMSTAT3_bit at SMC_PMSTAT.B3;
    const register unsigned short int PMSTAT4 = 4;
    sbit  PMSTAT4_bit at SMC_PMSTAT.B4;
    const register unsigned short int PMSTAT5 = 5;
    sbit  PMSTAT5_bit at SMC_PMSTAT.B5;
    const register unsigned short int PMSTAT6 = 6;
    sbit  PMSTAT6_bit at SMC_PMSTAT.B6;
    const register unsigned short int PMSTAT7 = 7;
    sbit  PMSTAT7_bit at SMC_PMSTAT.B7;

sfr unsigned short   volatile RCM_SRS0             absolute 0x4007F000;
    const register unsigned short int WAKEUP = 0;
    sbit  WAKEUP_bit at RCM_SRS0.B0;
    const register unsigned short int LVD = 1;
    sbit  LVD_bit at RCM_SRS0.B1;
    const register unsigned short int LOC_ = 2;
    sbit  LOC_bit at RCM_SRS0.B2;
    const register unsigned short int LOL = 3;
    sbit  LOL_bit at RCM_SRS0.B3;
    const register unsigned short int WDOG = 5;
    sbit  WDOG_bit at RCM_SRS0.B5;
    const register unsigned short int PIN = 6;
    sbit  PIN_bit at RCM_SRS0.B6;
    const register unsigned short int POR = 7;
    sbit  POR_bit at RCM_SRS0.B7;

sfr unsigned short   volatile RCM_SRS1             absolute 0x4007F001;
    const register unsigned short int JTAG = 0;
    sbit  JTAG_bit at RCM_SRS1.B0;
    const register unsigned short int LOCKUP = 1;
    sbit  LOCKUP_bit at RCM_SRS1.B1;
    const register unsigned short int SW = 2;
    sbit  SW_bit at RCM_SRS1.B2;
    const register unsigned short int MDM_AP = 3;
    sbit  MDM_AP_bit at RCM_SRS1.B3;
    const register unsigned short int SACKERR = 5;
    sbit  SACKERR_bit at RCM_SRS1.B5;

sfr unsigned short   volatile RCM_RPFC             absolute 0x4007F004;
    const register unsigned short int RSTFLTSRW0 = 0;
    sbit  RSTFLTSRW0_bit at RCM_RPFC.B0;
    const register unsigned short int RSTFLTSRW1 = 1;
    sbit  RSTFLTSRW1_bit at RCM_RPFC.B1;
    const register unsigned short int RSTFLTSS = 2;
    sbit  RSTFLTSS_bit at RCM_RPFC.B2;

sfr unsigned short   volatile RCM_RPFW             absolute 0x4007F005;
    const register unsigned short int RSTFLTSEL0 = 0;
    sbit  RSTFLTSEL0_bit at RCM_RPFW.B0;
    const register unsigned short int RSTFLTSEL1 = 1;
    sbit  RSTFLTSEL1_bit at RCM_RPFW.B1;
    const register unsigned short int RSTFLTSEL2 = 2;
    sbit  RSTFLTSEL2_bit at RCM_RPFW.B2;
    const register unsigned short int RSTFLTSEL3 = 3;
    sbit  RSTFLTSEL3_bit at RCM_RPFW.B3;
    const register unsigned short int RSTFLTSEL4 = 4;
    sbit  RSTFLTSEL4_bit at RCM_RPFW.B4;

sfr unsigned short   volatile RCM_SSRS0            absolute 0x4007F008;
    const register unsigned short int SWAKEUP = 0;
    sbit  SWAKEUP_bit at RCM_SSRS0.B0;
    const register unsigned short int SLVD = 1;
    sbit  SLVD_bit at RCM_SSRS0.B1;
    const register unsigned short int SLOC = 2;
    sbit  SLOC_bit at RCM_SSRS0.B2;
    const register unsigned short int SLOL = 3;
    sbit  SLOL_bit at RCM_SSRS0.B3;
    const register unsigned short int SWDOG = 5;
    sbit  SWDOG_bit at RCM_SSRS0.B5;
    const register unsigned short int SPIN = 6;
    sbit  SPIN_bit at RCM_SSRS0.B6;
    const register unsigned short int SPOR = 7;
    sbit  SPOR_bit at RCM_SSRS0.B7;

sfr unsigned short   volatile RCM_SSRS1            absolute 0x4007F009;
    const register unsigned short int SJTAG = 0;
    sbit  SJTAG_bit at RCM_SSRS1.B0;
    const register unsigned short int SLOCKUP = 1;
    sbit  SLOCKUP_bit at RCM_SSRS1.B1;
    const register unsigned short int SSW = 2;
    sbit  SSW_bit at RCM_SSRS1.B2;
    const register unsigned short int SMDM_AP = 3;
    sbit  SMDM_AP_bit at RCM_SSRS1.B3;
    const register unsigned short int SSACKERR = 5;
    sbit  SSACKERR_bit at RCM_SSRS1.B5;

sfr unsigned long   volatile TRNG0_MCTL           absolute 0x400A0000;
    const register unsigned short int SAMP_MODE0 = 0;
    sbit  SAMP_MODE0_bit at TRNG0_MCTL.B0;
    const register unsigned short int SAMP_MODE1 = 1;
    sbit  SAMP_MODE1_bit at TRNG0_MCTL.B1;
    const register unsigned short int OSC_DIV0 = 2;
    sbit  OSC_DIV0_bit at TRNG0_MCTL.B2;
    const register unsigned short int OSC_DIV1 = 3;
    sbit  OSC_DIV1_bit at TRNG0_MCTL.B3;
    const register unsigned short int UNUSED = 4;
    sbit  UNUSED_bit at TRNG0_MCTL.B4;
    const register unsigned short int TRNG_ACC = 5;
    sbit  TRNG_ACC_bit at TRNG0_MCTL.B5;
    const register unsigned short int RST_DEF = 6;
    sbit  RST_DEF_bit at TRNG0_MCTL.B6;
    const register unsigned short int FOR_SCLK = 7;
    sbit  FOR_SCLK_bit at TRNG0_MCTL.B7;
    const register unsigned short int FCT_FAIL = 8;
    sbit  FCT_FAIL_bit at TRNG0_MCTL.B8;
    const register unsigned short int FCT_VAL = 9;
    sbit  FCT_VAL_bit at TRNG0_MCTL.B9;
    const register unsigned short int ENT_VAL = 10;
    sbit  ENT_VAL_bit at TRNG0_MCTL.B10;
    const register unsigned short int TST_OUT = 11;
    sbit  TST_OUT_bit at TRNG0_MCTL.B11;
    const register unsigned short int ERR_ = 12;
    sbit  ERR_bit at TRNG0_MCTL.B12;
    const register unsigned short int TSTOP_OK = 13;
    sbit  TSTOP_OK_bit at TRNG0_MCTL.B13;
    const register unsigned short int PRGM = 16;
    sbit  PRGM_bit at TRNG0_MCTL.B16;

sfr unsigned long   volatile TRNG0_SCMISC         absolute 0x400A0004;
    const register unsigned short int LRUN_MAX0 = 0;
    sbit  LRUN_MAX0_bit at TRNG0_SCMISC.B0;
    const register unsigned short int LRUN_MAX1 = 1;
    sbit  LRUN_MAX1_bit at TRNG0_SCMISC.B1;
    const register unsigned short int LRUN_MAX2 = 2;
    sbit  LRUN_MAX2_bit at TRNG0_SCMISC.B2;
    const register unsigned short int LRUN_MAX3 = 3;
    sbit  LRUN_MAX3_bit at TRNG0_SCMISC.B3;
    const register unsigned short int LRUN_MAX4 = 4;
    sbit  LRUN_MAX4_bit at TRNG0_SCMISC.B4;
    const register unsigned short int LRUN_MAX5 = 5;
    sbit  LRUN_MAX5_bit at TRNG0_SCMISC.B5;
    const register unsigned short int LRUN_MAX6 = 6;
    sbit  LRUN_MAX6_bit at TRNG0_SCMISC.B6;
    const register unsigned short int LRUN_MAX7 = 7;
    sbit  LRUN_MAX7_bit at TRNG0_SCMISC.B7;
    const register unsigned short int RTY_CT0 = 16;
    sbit  RTY_CT0_bit at TRNG0_SCMISC.B16;
    const register unsigned short int RTY_CT1 = 17;
    sbit  RTY_CT1_bit at TRNG0_SCMISC.B17;
    const register unsigned short int RTY_CT2 = 18;
    sbit  RTY_CT2_bit at TRNG0_SCMISC.B18;
    const register unsigned short int RTY_CT3 = 19;
    sbit  RTY_CT3_bit at TRNG0_SCMISC.B19;

sfr unsigned long   volatile TRNG0_PKRRNG         absolute 0x400A0008;
    const register unsigned short int PKR_RNG0 = 0;
    sbit  PKR_RNG0_bit at TRNG0_PKRRNG.B0;
    const register unsigned short int PKR_RNG1 = 1;
    sbit  PKR_RNG1_bit at TRNG0_PKRRNG.B1;
    const register unsigned short int PKR_RNG2 = 2;
    sbit  PKR_RNG2_bit at TRNG0_PKRRNG.B2;
    const register unsigned short int PKR_RNG3 = 3;
    sbit  PKR_RNG3_bit at TRNG0_PKRRNG.B3;
    const register unsigned short int PKR_RNG4 = 4;
    sbit  PKR_RNG4_bit at TRNG0_PKRRNG.B4;
    const register unsigned short int PKR_RNG5 = 5;
    sbit  PKR_RNG5_bit at TRNG0_PKRRNG.B5;
    const register unsigned short int PKR_RNG6 = 6;
    sbit  PKR_RNG6_bit at TRNG0_PKRRNG.B6;
    const register unsigned short int PKR_RNG7 = 7;
    sbit  PKR_RNG7_bit at TRNG0_PKRRNG.B7;
    const register unsigned short int PKR_RNG8 = 8;
    sbit  PKR_RNG8_bit at TRNG0_PKRRNG.B8;
    const register unsigned short int PKR_RNG9 = 9;
    sbit  PKR_RNG9_bit at TRNG0_PKRRNG.B9;
    const register unsigned short int PKR_RNG10 = 10;
    sbit  PKR_RNG10_bit at TRNG0_PKRRNG.B10;
    const register unsigned short int PKR_RNG11 = 11;
    sbit  PKR_RNG11_bit at TRNG0_PKRRNG.B11;
    const register unsigned short int PKR_RNG12 = 12;
    sbit  PKR_RNG12_bit at TRNG0_PKRRNG.B12;
    const register unsigned short int PKR_RNG13 = 13;
    sbit  PKR_RNG13_bit at TRNG0_PKRRNG.B13;
    const register unsigned short int PKR_RNG14 = 14;
    sbit  PKR_RNG14_bit at TRNG0_PKRRNG.B14;
    const register unsigned short int PKR_RNG15 = 15;
    sbit  PKR_RNG15_bit at TRNG0_PKRRNG.B15;

sfr unsigned long   volatile TRNG0_PKRMAX         absolute 0x400A000C;
    const register unsigned short int PKR_MAX0 = 0;
    sbit  PKR_MAX0_bit at TRNG0_PKRMAX.B0;
    const register unsigned short int PKR_MAX1 = 1;
    sbit  PKR_MAX1_bit at TRNG0_PKRMAX.B1;
    const register unsigned short int PKR_MAX2 = 2;
    sbit  PKR_MAX2_bit at TRNG0_PKRMAX.B2;
    const register unsigned short int PKR_MAX3 = 3;
    sbit  PKR_MAX3_bit at TRNG0_PKRMAX.B3;
    const register unsigned short int PKR_MAX4 = 4;
    sbit  PKR_MAX4_bit at TRNG0_PKRMAX.B4;
    const register unsigned short int PKR_MAX5 = 5;
    sbit  PKR_MAX5_bit at TRNG0_PKRMAX.B5;
    const register unsigned short int PKR_MAX6 = 6;
    sbit  PKR_MAX6_bit at TRNG0_PKRMAX.B6;
    const register unsigned short int PKR_MAX7 = 7;
    sbit  PKR_MAX7_bit at TRNG0_PKRMAX.B7;
    const register unsigned short int PKR_MAX8 = 8;
    sbit  PKR_MAX8_bit at TRNG0_PKRMAX.B8;
    const register unsigned short int PKR_MAX9 = 9;
    sbit  PKR_MAX9_bit at TRNG0_PKRMAX.B9;
    const register unsigned short int PKR_MAX10 = 10;
    sbit  PKR_MAX10_bit at TRNG0_PKRMAX.B10;
    const register unsigned short int PKR_MAX11 = 11;
    sbit  PKR_MAX11_bit at TRNG0_PKRMAX.B11;
    const register unsigned short int PKR_MAX12 = 12;
    sbit  PKR_MAX12_bit at TRNG0_PKRMAX.B12;
    const register unsigned short int PKR_MAX13 = 13;
    sbit  PKR_MAX13_bit at TRNG0_PKRMAX.B13;
    const register unsigned short int PKR_MAX14 = 14;
    sbit  PKR_MAX14_bit at TRNG0_PKRMAX.B14;
    const register unsigned short int PKR_MAX15 = 15;
    sbit  PKR_MAX15_bit at TRNG0_PKRMAX.B15;
    const register unsigned short int PKR_MAX16 = 16;
    sbit  PKR_MAX16_bit at TRNG0_PKRMAX.B16;
    const register unsigned short int PKR_MAX17 = 17;
    sbit  PKR_MAX17_bit at TRNG0_PKRMAX.B17;
    const register unsigned short int PKR_MAX18 = 18;
    sbit  PKR_MAX18_bit at TRNG0_PKRMAX.B18;
    const register unsigned short int PKR_MAX19 = 19;
    sbit  PKR_MAX19_bit at TRNG0_PKRMAX.B19;
    const register unsigned short int PKR_MAX20 = 20;
    sbit  PKR_MAX20_bit at TRNG0_PKRMAX.B20;
    const register unsigned short int PKR_MAX21 = 21;
    sbit  PKR_MAX21_bit at TRNG0_PKRMAX.B21;
    const register unsigned short int PKR_MAX22 = 22;
    sbit  PKR_MAX22_bit at TRNG0_PKRMAX.B22;
    const register unsigned short int PKR_MAX23 = 23;
    sbit  PKR_MAX23_bit at TRNG0_PKRMAX.B23;

sfr unsigned long   volatile TRNG0_PKRSQ          absolute 0x400A000C;
    const register unsigned short int PKR_SQ0 = 0;
    sbit  PKR_SQ0_bit at TRNG0_PKRSQ.B0;
    const register unsigned short int PKR_SQ1 = 1;
    sbit  PKR_SQ1_bit at TRNG0_PKRSQ.B1;
    const register unsigned short int PKR_SQ2 = 2;
    sbit  PKR_SQ2_bit at TRNG0_PKRSQ.B2;
    const register unsigned short int PKR_SQ3 = 3;
    sbit  PKR_SQ3_bit at TRNG0_PKRSQ.B3;
    const register unsigned short int PKR_SQ4 = 4;
    sbit  PKR_SQ4_bit at TRNG0_PKRSQ.B4;
    const register unsigned short int PKR_SQ5 = 5;
    sbit  PKR_SQ5_bit at TRNG0_PKRSQ.B5;
    const register unsigned short int PKR_SQ6 = 6;
    sbit  PKR_SQ6_bit at TRNG0_PKRSQ.B6;
    const register unsigned short int PKR_SQ7 = 7;
    sbit  PKR_SQ7_bit at TRNG0_PKRSQ.B7;
    const register unsigned short int PKR_SQ8 = 8;
    sbit  PKR_SQ8_bit at TRNG0_PKRSQ.B8;
    const register unsigned short int PKR_SQ9 = 9;
    sbit  PKR_SQ9_bit at TRNG0_PKRSQ.B9;
    const register unsigned short int PKR_SQ10 = 10;
    sbit  PKR_SQ10_bit at TRNG0_PKRSQ.B10;
    const register unsigned short int PKR_SQ11 = 11;
    sbit  PKR_SQ11_bit at TRNG0_PKRSQ.B11;
    const register unsigned short int PKR_SQ12 = 12;
    sbit  PKR_SQ12_bit at TRNG0_PKRSQ.B12;
    const register unsigned short int PKR_SQ13 = 13;
    sbit  PKR_SQ13_bit at TRNG0_PKRSQ.B13;
    const register unsigned short int PKR_SQ14 = 14;
    sbit  PKR_SQ14_bit at TRNG0_PKRSQ.B14;
    const register unsigned short int PKR_SQ15 = 15;
    sbit  PKR_SQ15_bit at TRNG0_PKRSQ.B15;
    const register unsigned short int PKR_SQ16 = 16;
    sbit  PKR_SQ16_bit at TRNG0_PKRSQ.B16;
    const register unsigned short int PKR_SQ17 = 17;
    sbit  PKR_SQ17_bit at TRNG0_PKRSQ.B17;
    const register unsigned short int PKR_SQ18 = 18;
    sbit  PKR_SQ18_bit at TRNG0_PKRSQ.B18;
    const register unsigned short int PKR_SQ19 = 19;
    sbit  PKR_SQ19_bit at TRNG0_PKRSQ.B19;
    const register unsigned short int PKR_SQ20 = 20;
    sbit  PKR_SQ20_bit at TRNG0_PKRSQ.B20;
    const register unsigned short int PKR_SQ21 = 21;
    sbit  PKR_SQ21_bit at TRNG0_PKRSQ.B21;
    const register unsigned short int PKR_SQ22 = 22;
    sbit  PKR_SQ22_bit at TRNG0_PKRSQ.B22;
    const register unsigned short int PKR_SQ23 = 23;
    sbit  PKR_SQ23_bit at TRNG0_PKRSQ.B23;

sfr unsigned long   volatile TRNG0_SDCTL          absolute 0x400A0010;
    const register unsigned short int SAMP_SIZE0 = 0;
    sbit  SAMP_SIZE0_bit at TRNG0_SDCTL.B0;
    const register unsigned short int SAMP_SIZE1 = 1;
    sbit  SAMP_SIZE1_bit at TRNG0_SDCTL.B1;
    const register unsigned short int SAMP_SIZE2 = 2;
    sbit  SAMP_SIZE2_bit at TRNG0_SDCTL.B2;
    const register unsigned short int SAMP_SIZE3 = 3;
    sbit  SAMP_SIZE3_bit at TRNG0_SDCTL.B3;
    const register unsigned short int SAMP_SIZE4 = 4;
    sbit  SAMP_SIZE4_bit at TRNG0_SDCTL.B4;
    const register unsigned short int SAMP_SIZE5 = 5;
    sbit  SAMP_SIZE5_bit at TRNG0_SDCTL.B5;
    const register unsigned short int SAMP_SIZE6 = 6;
    sbit  SAMP_SIZE6_bit at TRNG0_SDCTL.B6;
    const register unsigned short int SAMP_SIZE7 = 7;
    sbit  SAMP_SIZE7_bit at TRNG0_SDCTL.B7;
    const register unsigned short int SAMP_SIZE8 = 8;
    sbit  SAMP_SIZE8_bit at TRNG0_SDCTL.B8;
    const register unsigned short int SAMP_SIZE9 = 9;
    sbit  SAMP_SIZE9_bit at TRNG0_SDCTL.B9;
    const register unsigned short int SAMP_SIZE10 = 10;
    sbit  SAMP_SIZE10_bit at TRNG0_SDCTL.B10;
    const register unsigned short int SAMP_SIZE11 = 11;
    sbit  SAMP_SIZE11_bit at TRNG0_SDCTL.B11;
    const register unsigned short int SAMP_SIZE12 = 12;
    sbit  SAMP_SIZE12_bit at TRNG0_SDCTL.B12;
    const register unsigned short int SAMP_SIZE13 = 13;
    sbit  SAMP_SIZE13_bit at TRNG0_SDCTL.B13;
    const register unsigned short int SAMP_SIZE14 = 14;
    sbit  SAMP_SIZE14_bit at TRNG0_SDCTL.B14;
    const register unsigned short int SAMP_SIZE15 = 15;
    sbit  SAMP_SIZE15_bit at TRNG0_SDCTL.B15;
    const register unsigned short int ENT_DLY0 = 16;
    sbit  ENT_DLY0_bit at TRNG0_SDCTL.B16;
    const register unsigned short int ENT_DLY1 = 17;
    sbit  ENT_DLY1_bit at TRNG0_SDCTL.B17;
    const register unsigned short int ENT_DLY2 = 18;
    sbit  ENT_DLY2_bit at TRNG0_SDCTL.B18;
    const register unsigned short int ENT_DLY3 = 19;
    sbit  ENT_DLY3_bit at TRNG0_SDCTL.B19;
    const register unsigned short int ENT_DLY4 = 20;
    sbit  ENT_DLY4_bit at TRNG0_SDCTL.B20;
    const register unsigned short int ENT_DLY5 = 21;
    sbit  ENT_DLY5_bit at TRNG0_SDCTL.B21;
    const register unsigned short int ENT_DLY6 = 22;
    sbit  ENT_DLY6_bit at TRNG0_SDCTL.B22;
    const register unsigned short int ENT_DLY7 = 23;
    sbit  ENT_DLY7_bit at TRNG0_SDCTL.B23;
    const register unsigned short int ENT_DLY8 = 24;
    sbit  ENT_DLY8_bit at TRNG0_SDCTL.B24;
    const register unsigned short int ENT_DLY9 = 25;
    sbit  ENT_DLY9_bit at TRNG0_SDCTL.B25;
    const register unsigned short int ENT_DLY10 = 26;
    sbit  ENT_DLY10_bit at TRNG0_SDCTL.B26;
    const register unsigned short int ENT_DLY11 = 27;
    sbit  ENT_DLY11_bit at TRNG0_SDCTL.B27;
    const register unsigned short int ENT_DLY12 = 28;
    sbit  ENT_DLY12_bit at TRNG0_SDCTL.B28;
    const register unsigned short int ENT_DLY13 = 29;
    sbit  ENT_DLY13_bit at TRNG0_SDCTL.B29;
    const register unsigned short int ENT_DLY14 = 30;
    sbit  ENT_DLY14_bit at TRNG0_SDCTL.B30;
    const register unsigned short int ENT_DLY15 = 31;
    sbit  ENT_DLY15_bit at TRNG0_SDCTL.B31;

sfr unsigned long   volatile TRNG0_SBLIM          absolute 0x400A0014;
    const register unsigned short int SB_LIM0 = 0;
    sbit  SB_LIM0_bit at TRNG0_SBLIM.B0;
    const register unsigned short int SB_LIM1 = 1;
    sbit  SB_LIM1_bit at TRNG0_SBLIM.B1;
    const register unsigned short int SB_LIM2 = 2;
    sbit  SB_LIM2_bit at TRNG0_SBLIM.B2;
    const register unsigned short int SB_LIM3 = 3;
    sbit  SB_LIM3_bit at TRNG0_SBLIM.B3;
    const register unsigned short int SB_LIM4 = 4;
    sbit  SB_LIM4_bit at TRNG0_SBLIM.B4;
    const register unsigned short int SB_LIM5 = 5;
    sbit  SB_LIM5_bit at TRNG0_SBLIM.B5;
    const register unsigned short int SB_LIM6 = 6;
    sbit  SB_LIM6_bit at TRNG0_SBLIM.B6;
    const register unsigned short int SB_LIM7 = 7;
    sbit  SB_LIM7_bit at TRNG0_SBLIM.B7;
    const register unsigned short int SB_LIM8 = 8;
    sbit  SB_LIM8_bit at TRNG0_SBLIM.B8;
    const register unsigned short int SB_LIM9 = 9;
    sbit  SB_LIM9_bit at TRNG0_SBLIM.B9;

sfr unsigned long   volatile TRNG0_TOTSAM         absolute 0x400A0014;
    const register unsigned short int TOT_SAM0 = 0;
    sbit  TOT_SAM0_bit at TRNG0_TOTSAM.B0;
    const register unsigned short int TOT_SAM1 = 1;
    sbit  TOT_SAM1_bit at TRNG0_TOTSAM.B1;
    const register unsigned short int TOT_SAM2 = 2;
    sbit  TOT_SAM2_bit at TRNG0_TOTSAM.B2;
    const register unsigned short int TOT_SAM3 = 3;
    sbit  TOT_SAM3_bit at TRNG0_TOTSAM.B3;
    const register unsigned short int TOT_SAM4 = 4;
    sbit  TOT_SAM4_bit at TRNG0_TOTSAM.B4;
    const register unsigned short int TOT_SAM5 = 5;
    sbit  TOT_SAM5_bit at TRNG0_TOTSAM.B5;
    const register unsigned short int TOT_SAM6 = 6;
    sbit  TOT_SAM6_bit at TRNG0_TOTSAM.B6;
    const register unsigned short int TOT_SAM7 = 7;
    sbit  TOT_SAM7_bit at TRNG0_TOTSAM.B7;
    const register unsigned short int TOT_SAM8 = 8;
    sbit  TOT_SAM8_bit at TRNG0_TOTSAM.B8;
    const register unsigned short int TOT_SAM9 = 9;
    sbit  TOT_SAM9_bit at TRNG0_TOTSAM.B9;
    const register unsigned short int TOT_SAM10 = 10;
    sbit  TOT_SAM10_bit at TRNG0_TOTSAM.B10;
    const register unsigned short int TOT_SAM11 = 11;
    sbit  TOT_SAM11_bit at TRNG0_TOTSAM.B11;
    const register unsigned short int TOT_SAM12 = 12;
    sbit  TOT_SAM12_bit at TRNG0_TOTSAM.B12;
    const register unsigned short int TOT_SAM13 = 13;
    sbit  TOT_SAM13_bit at TRNG0_TOTSAM.B13;
    const register unsigned short int TOT_SAM14 = 14;
    sbit  TOT_SAM14_bit at TRNG0_TOTSAM.B14;
    const register unsigned short int TOT_SAM15 = 15;
    sbit  TOT_SAM15_bit at TRNG0_TOTSAM.B15;
    const register unsigned short int TOT_SAM16 = 16;
    sbit  TOT_SAM16_bit at TRNG0_TOTSAM.B16;
    const register unsigned short int TOT_SAM17 = 17;
    sbit  TOT_SAM17_bit at TRNG0_TOTSAM.B17;
    const register unsigned short int TOT_SAM18 = 18;
    sbit  TOT_SAM18_bit at TRNG0_TOTSAM.B18;
    const register unsigned short int TOT_SAM19 = 19;
    sbit  TOT_SAM19_bit at TRNG0_TOTSAM.B19;

sfr unsigned long   volatile TRNG0_FRQMIN         absolute 0x400A0018;
    const register unsigned short int FRQ_MIN0 = 0;
    sbit  FRQ_MIN0_bit at TRNG0_FRQMIN.B0;
    const register unsigned short int FRQ_MIN1 = 1;
    sbit  FRQ_MIN1_bit at TRNG0_FRQMIN.B1;
    const register unsigned short int FRQ_MIN2 = 2;
    sbit  FRQ_MIN2_bit at TRNG0_FRQMIN.B2;
    const register unsigned short int FRQ_MIN3 = 3;
    sbit  FRQ_MIN3_bit at TRNG0_FRQMIN.B3;
    const register unsigned short int FRQ_MIN4 = 4;
    sbit  FRQ_MIN4_bit at TRNG0_FRQMIN.B4;
    const register unsigned short int FRQ_MIN5 = 5;
    sbit  FRQ_MIN5_bit at TRNG0_FRQMIN.B5;
    const register unsigned short int FRQ_MIN6 = 6;
    sbit  FRQ_MIN6_bit at TRNG0_FRQMIN.B6;
    const register unsigned short int FRQ_MIN7 = 7;
    sbit  FRQ_MIN7_bit at TRNG0_FRQMIN.B7;
    const register unsigned short int FRQ_MIN8 = 8;
    sbit  FRQ_MIN8_bit at TRNG0_FRQMIN.B8;
    const register unsigned short int FRQ_MIN9 = 9;
    sbit  FRQ_MIN9_bit at TRNG0_FRQMIN.B9;
    const register unsigned short int FRQ_MIN10 = 10;
    sbit  FRQ_MIN10_bit at TRNG0_FRQMIN.B10;
    const register unsigned short int FRQ_MIN11 = 11;
    sbit  FRQ_MIN11_bit at TRNG0_FRQMIN.B11;
    const register unsigned short int FRQ_MIN12 = 12;
    sbit  FRQ_MIN12_bit at TRNG0_FRQMIN.B12;
    const register unsigned short int FRQ_MIN13 = 13;
    sbit  FRQ_MIN13_bit at TRNG0_FRQMIN.B13;
    const register unsigned short int FRQ_MIN14 = 14;
    sbit  FRQ_MIN14_bit at TRNG0_FRQMIN.B14;
    const register unsigned short int FRQ_MIN15 = 15;
    sbit  FRQ_MIN15_bit at TRNG0_FRQMIN.B15;
    const register unsigned short int FRQ_MIN16 = 16;
    sbit  FRQ_MIN16_bit at TRNG0_FRQMIN.B16;
    const register unsigned short int FRQ_MIN17 = 17;
    sbit  FRQ_MIN17_bit at TRNG0_FRQMIN.B17;
    const register unsigned short int FRQ_MIN18 = 18;
    sbit  FRQ_MIN18_bit at TRNG0_FRQMIN.B18;
    const register unsigned short int FRQ_MIN19 = 19;
    sbit  FRQ_MIN19_bit at TRNG0_FRQMIN.B19;
    const register unsigned short int FRQ_MIN20 = 20;
    sbit  FRQ_MIN20_bit at TRNG0_FRQMIN.B20;
    const register unsigned short int FRQ_MIN21 = 21;
    sbit  FRQ_MIN21_bit at TRNG0_FRQMIN.B21;

sfr unsigned long   volatile TRNG0_FRQCNT         absolute 0x400A001C;
    const register unsigned short int FRQ_CT0 = 0;
    sbit  FRQ_CT0_bit at TRNG0_FRQCNT.B0;
    const register unsigned short int FRQ_CT1 = 1;
    sbit  FRQ_CT1_bit at TRNG0_FRQCNT.B1;
    const register unsigned short int FRQ_CT2 = 2;
    sbit  FRQ_CT2_bit at TRNG0_FRQCNT.B2;
    const register unsigned short int FRQ_CT3 = 3;
    sbit  FRQ_CT3_bit at TRNG0_FRQCNT.B3;
    const register unsigned short int FRQ_CT4 = 4;
    sbit  FRQ_CT4_bit at TRNG0_FRQCNT.B4;
    const register unsigned short int FRQ_CT5 = 5;
    sbit  FRQ_CT5_bit at TRNG0_FRQCNT.B5;
    const register unsigned short int FRQ_CT6 = 6;
    sbit  FRQ_CT6_bit at TRNG0_FRQCNT.B6;
    const register unsigned short int FRQ_CT7 = 7;
    sbit  FRQ_CT7_bit at TRNG0_FRQCNT.B7;
    const register unsigned short int FRQ_CT8 = 8;
    sbit  FRQ_CT8_bit at TRNG0_FRQCNT.B8;
    const register unsigned short int FRQ_CT9 = 9;
    sbit  FRQ_CT9_bit at TRNG0_FRQCNT.B9;
    const register unsigned short int FRQ_CT10 = 10;
    sbit  FRQ_CT10_bit at TRNG0_FRQCNT.B10;
    const register unsigned short int FRQ_CT11 = 11;
    sbit  FRQ_CT11_bit at TRNG0_FRQCNT.B11;
    const register unsigned short int FRQ_CT12 = 12;
    sbit  FRQ_CT12_bit at TRNG0_FRQCNT.B12;
    const register unsigned short int FRQ_CT13 = 13;
    sbit  FRQ_CT13_bit at TRNG0_FRQCNT.B13;
    const register unsigned short int FRQ_CT14 = 14;
    sbit  FRQ_CT14_bit at TRNG0_FRQCNT.B14;
    const register unsigned short int FRQ_CT15 = 15;
    sbit  FRQ_CT15_bit at TRNG0_FRQCNT.B15;
    const register unsigned short int FRQ_CT16 = 16;
    sbit  FRQ_CT16_bit at TRNG0_FRQCNT.B16;
    const register unsigned short int FRQ_CT17 = 17;
    sbit  FRQ_CT17_bit at TRNG0_FRQCNT.B17;
    const register unsigned short int FRQ_CT18 = 18;
    sbit  FRQ_CT18_bit at TRNG0_FRQCNT.B18;
    const register unsigned short int FRQ_CT19 = 19;
    sbit  FRQ_CT19_bit at TRNG0_FRQCNT.B19;
    const register unsigned short int FRQ_CT20 = 20;
    sbit  FRQ_CT20_bit at TRNG0_FRQCNT.B20;
    const register unsigned short int FRQ_CT21 = 21;
    sbit  FRQ_CT21_bit at TRNG0_FRQCNT.B21;

sfr unsigned long   volatile TRNG0_FRQMAX         absolute 0x400A001C;
    const register unsigned short int FRQ_MAX0 = 0;
    sbit  FRQ_MAX0_bit at TRNG0_FRQMAX.B0;
    const register unsigned short int FRQ_MAX1 = 1;
    sbit  FRQ_MAX1_bit at TRNG0_FRQMAX.B1;
    const register unsigned short int FRQ_MAX2 = 2;
    sbit  FRQ_MAX2_bit at TRNG0_FRQMAX.B2;
    const register unsigned short int FRQ_MAX3 = 3;
    sbit  FRQ_MAX3_bit at TRNG0_FRQMAX.B3;
    const register unsigned short int FRQ_MAX4 = 4;
    sbit  FRQ_MAX4_bit at TRNG0_FRQMAX.B4;
    const register unsigned short int FRQ_MAX5 = 5;
    sbit  FRQ_MAX5_bit at TRNG0_FRQMAX.B5;
    const register unsigned short int FRQ_MAX6 = 6;
    sbit  FRQ_MAX6_bit at TRNG0_FRQMAX.B6;
    const register unsigned short int FRQ_MAX7 = 7;
    sbit  FRQ_MAX7_bit at TRNG0_FRQMAX.B7;
    const register unsigned short int FRQ_MAX8 = 8;
    sbit  FRQ_MAX8_bit at TRNG0_FRQMAX.B8;
    const register unsigned short int FRQ_MAX9 = 9;
    sbit  FRQ_MAX9_bit at TRNG0_FRQMAX.B9;
    const register unsigned short int FRQ_MAX10 = 10;
    sbit  FRQ_MAX10_bit at TRNG0_FRQMAX.B10;
    const register unsigned short int FRQ_MAX11 = 11;
    sbit  FRQ_MAX11_bit at TRNG0_FRQMAX.B11;
    const register unsigned short int FRQ_MAX12 = 12;
    sbit  FRQ_MAX12_bit at TRNG0_FRQMAX.B12;
    const register unsigned short int FRQ_MAX13 = 13;
    sbit  FRQ_MAX13_bit at TRNG0_FRQMAX.B13;
    const register unsigned short int FRQ_MAX14 = 14;
    sbit  FRQ_MAX14_bit at TRNG0_FRQMAX.B14;
    const register unsigned short int FRQ_MAX15 = 15;
    sbit  FRQ_MAX15_bit at TRNG0_FRQMAX.B15;
    const register unsigned short int FRQ_MAX16 = 16;
    sbit  FRQ_MAX16_bit at TRNG0_FRQMAX.B16;
    const register unsigned short int FRQ_MAX17 = 17;
    sbit  FRQ_MAX17_bit at TRNG0_FRQMAX.B17;
    const register unsigned short int FRQ_MAX18 = 18;
    sbit  FRQ_MAX18_bit at TRNG0_FRQMAX.B18;
    const register unsigned short int FRQ_MAX19 = 19;
    sbit  FRQ_MAX19_bit at TRNG0_FRQMAX.B19;
    const register unsigned short int FRQ_MAX20 = 20;
    sbit  FRQ_MAX20_bit at TRNG0_FRQMAX.B20;
    const register unsigned short int FRQ_MAX21 = 21;
    sbit  FRQ_MAX21_bit at TRNG0_FRQMAX.B21;

sfr unsigned long   volatile TRNG0_SCMC           absolute 0x400A0020;
    const register unsigned short int MONO_CT0 = 0;
    sbit  MONO_CT0_bit at TRNG0_SCMC.B0;
    const register unsigned short int MONO_CT1 = 1;
    sbit  MONO_CT1_bit at TRNG0_SCMC.B1;
    const register unsigned short int MONO_CT2 = 2;
    sbit  MONO_CT2_bit at TRNG0_SCMC.B2;
    const register unsigned short int MONO_CT3 = 3;
    sbit  MONO_CT3_bit at TRNG0_SCMC.B3;
    const register unsigned short int MONO_CT4 = 4;
    sbit  MONO_CT4_bit at TRNG0_SCMC.B4;
    const register unsigned short int MONO_CT5 = 5;
    sbit  MONO_CT5_bit at TRNG0_SCMC.B5;
    const register unsigned short int MONO_CT6 = 6;
    sbit  MONO_CT6_bit at TRNG0_SCMC.B6;
    const register unsigned short int MONO_CT7 = 7;
    sbit  MONO_CT7_bit at TRNG0_SCMC.B7;
    const register unsigned short int MONO_CT8 = 8;
    sbit  MONO_CT8_bit at TRNG0_SCMC.B8;
    const register unsigned short int MONO_CT9 = 9;
    sbit  MONO_CT9_bit at TRNG0_SCMC.B9;
    const register unsigned short int MONO_CT10 = 10;
    sbit  MONO_CT10_bit at TRNG0_SCMC.B10;
    const register unsigned short int MONO_CT11 = 11;
    sbit  MONO_CT11_bit at TRNG0_SCMC.B11;
    const register unsigned short int MONO_CT12 = 12;
    sbit  MONO_CT12_bit at TRNG0_SCMC.B12;
    const register unsigned short int MONO_CT13 = 13;
    sbit  MONO_CT13_bit at TRNG0_SCMC.B13;
    const register unsigned short int MONO_CT14 = 14;
    sbit  MONO_CT14_bit at TRNG0_SCMC.B14;
    const register unsigned short int MONO_CT15 = 15;
    sbit  MONO_CT15_bit at TRNG0_SCMC.B15;

sfr unsigned long   volatile TRNG0_SCML           absolute 0x400A0020;
    const register unsigned short int MONO_MAX0 = 0;
    sbit  MONO_MAX0_bit at TRNG0_SCML.B0;
    const register unsigned short int MONO_MAX1 = 1;
    sbit  MONO_MAX1_bit at TRNG0_SCML.B1;
    const register unsigned short int MONO_MAX2 = 2;
    sbit  MONO_MAX2_bit at TRNG0_SCML.B2;
    const register unsigned short int MONO_MAX3 = 3;
    sbit  MONO_MAX3_bit at TRNG0_SCML.B3;
    const register unsigned short int MONO_MAX4 = 4;
    sbit  MONO_MAX4_bit at TRNG0_SCML.B4;
    const register unsigned short int MONO_MAX5 = 5;
    sbit  MONO_MAX5_bit at TRNG0_SCML.B5;
    const register unsigned short int MONO_MAX6 = 6;
    sbit  MONO_MAX6_bit at TRNG0_SCML.B6;
    const register unsigned short int MONO_MAX7 = 7;
    sbit  MONO_MAX7_bit at TRNG0_SCML.B7;
    const register unsigned short int MONO_MAX8 = 8;
    sbit  MONO_MAX8_bit at TRNG0_SCML.B8;
    const register unsigned short int MONO_MAX9 = 9;
    sbit  MONO_MAX9_bit at TRNG0_SCML.B9;
    const register unsigned short int MONO_MAX10 = 10;
    sbit  MONO_MAX10_bit at TRNG0_SCML.B10;
    const register unsigned short int MONO_MAX11 = 11;
    sbit  MONO_MAX11_bit at TRNG0_SCML.B11;
    const register unsigned short int MONO_MAX12 = 12;
    sbit  MONO_MAX12_bit at TRNG0_SCML.B12;
    const register unsigned short int MONO_MAX13 = 13;
    sbit  MONO_MAX13_bit at TRNG0_SCML.B13;
    const register unsigned short int MONO_MAX14 = 14;
    sbit  MONO_MAX14_bit at TRNG0_SCML.B14;
    const register unsigned short int MONO_MAX15 = 15;
    sbit  MONO_MAX15_bit at TRNG0_SCML.B15;
    const register unsigned short int MONO_RNG0 = 16;
    sbit  MONO_RNG0_bit at TRNG0_SCML.B16;
    const register unsigned short int MONO_RNG1 = 17;
    sbit  MONO_RNG1_bit at TRNG0_SCML.B17;
    const register unsigned short int MONO_RNG2 = 18;
    sbit  MONO_RNG2_bit at TRNG0_SCML.B18;
    const register unsigned short int MONO_RNG3 = 19;
    sbit  MONO_RNG3_bit at TRNG0_SCML.B19;
    const register unsigned short int MONO_RNG4 = 20;
    sbit  MONO_RNG4_bit at TRNG0_SCML.B20;
    const register unsigned short int MONO_RNG5 = 21;
    sbit  MONO_RNG5_bit at TRNG0_SCML.B21;
    const register unsigned short int MONO_RNG6 = 22;
    sbit  MONO_RNG6_bit at TRNG0_SCML.B22;
    const register unsigned short int MONO_RNG7 = 23;
    sbit  MONO_RNG7_bit at TRNG0_SCML.B23;
    const register unsigned short int MONO_RNG8 = 24;
    sbit  MONO_RNG8_bit at TRNG0_SCML.B24;
    const register unsigned short int MONO_RNG9 = 25;
    sbit  MONO_RNG9_bit at TRNG0_SCML.B25;
    const register unsigned short int MONO_RNG10 = 26;
    sbit  MONO_RNG10_bit at TRNG0_SCML.B26;
    const register unsigned short int MONO_RNG11 = 27;
    sbit  MONO_RNG11_bit at TRNG0_SCML.B27;
    const register unsigned short int MONO_RNG12 = 28;
    sbit  MONO_RNG12_bit at TRNG0_SCML.B28;
    const register unsigned short int MONO_RNG13 = 29;
    sbit  MONO_RNG13_bit at TRNG0_SCML.B29;
    const register unsigned short int MONO_RNG14 = 30;
    sbit  MONO_RNG14_bit at TRNG0_SCML.B30;
    const register unsigned short int MONO_RNG15 = 31;
    sbit  MONO_RNG15_bit at TRNG0_SCML.B31;

sfr unsigned long   volatile TRNG0_SCR1C          absolute 0x400A0024;
    const register unsigned short int R1_0_CT0 = 0;
    sbit  R1_0_CT0_bit at TRNG0_SCR1C.B0;
    const register unsigned short int R1_0_CT1 = 1;
    sbit  R1_0_CT1_bit at TRNG0_SCR1C.B1;
    const register unsigned short int R1_0_CT2 = 2;
    sbit  R1_0_CT2_bit at TRNG0_SCR1C.B2;
    const register unsigned short int R1_0_CT3 = 3;
    sbit  R1_0_CT3_bit at TRNG0_SCR1C.B3;
    const register unsigned short int R1_0_CT4 = 4;
    sbit  R1_0_CT4_bit at TRNG0_SCR1C.B4;
    const register unsigned short int R1_0_CT5 = 5;
    sbit  R1_0_CT5_bit at TRNG0_SCR1C.B5;
    const register unsigned short int R1_0_CT6 = 6;
    sbit  R1_0_CT6_bit at TRNG0_SCR1C.B6;
    const register unsigned short int R1_0_CT7 = 7;
    sbit  R1_0_CT7_bit at TRNG0_SCR1C.B7;
    const register unsigned short int R1_0_CT8 = 8;
    sbit  R1_0_CT8_bit at TRNG0_SCR1C.B8;
    const register unsigned short int R1_0_CT9 = 9;
    sbit  R1_0_CT9_bit at TRNG0_SCR1C.B9;
    const register unsigned short int R1_0_CT10 = 10;
    sbit  R1_0_CT10_bit at TRNG0_SCR1C.B10;
    const register unsigned short int R1_0_CT11 = 11;
    sbit  R1_0_CT11_bit at TRNG0_SCR1C.B11;
    const register unsigned short int R1_0_CT12 = 12;
    sbit  R1_0_CT12_bit at TRNG0_SCR1C.B12;
    const register unsigned short int R1_0_CT13 = 13;
    sbit  R1_0_CT13_bit at TRNG0_SCR1C.B13;
    const register unsigned short int R1_0_CT14 = 14;
    sbit  R1_0_CT14_bit at TRNG0_SCR1C.B14;
    const register unsigned short int R1_1_CT0 = 16;
    sbit  R1_1_CT0_bit at TRNG0_SCR1C.B16;
    const register unsigned short int R1_1_CT1 = 17;
    sbit  R1_1_CT1_bit at TRNG0_SCR1C.B17;
    const register unsigned short int R1_1_CT2 = 18;
    sbit  R1_1_CT2_bit at TRNG0_SCR1C.B18;
    const register unsigned short int R1_1_CT3 = 19;
    sbit  R1_1_CT3_bit at TRNG0_SCR1C.B19;
    const register unsigned short int R1_1_CT4 = 20;
    sbit  R1_1_CT4_bit at TRNG0_SCR1C.B20;
    const register unsigned short int R1_1_CT5 = 21;
    sbit  R1_1_CT5_bit at TRNG0_SCR1C.B21;
    const register unsigned short int R1_1_CT6 = 22;
    sbit  R1_1_CT6_bit at TRNG0_SCR1C.B22;
    const register unsigned short int R1_1_CT7 = 23;
    sbit  R1_1_CT7_bit at TRNG0_SCR1C.B23;
    const register unsigned short int R1_1_CT8 = 24;
    sbit  R1_1_CT8_bit at TRNG0_SCR1C.B24;
    const register unsigned short int R1_1_CT9 = 25;
    sbit  R1_1_CT9_bit at TRNG0_SCR1C.B25;
    const register unsigned short int R1_1_CT10 = 26;
    sbit  R1_1_CT10_bit at TRNG0_SCR1C.B26;
    const register unsigned short int R1_1_CT11 = 27;
    sbit  R1_1_CT11_bit at TRNG0_SCR1C.B27;
    const register unsigned short int R1_1_CT12 = 28;
    sbit  R1_1_CT12_bit at TRNG0_SCR1C.B28;
    const register unsigned short int R1_1_CT13 = 29;
    sbit  R1_1_CT13_bit at TRNG0_SCR1C.B29;
    const register unsigned short int R1_1_CT14 = 30;
    sbit  R1_1_CT14_bit at TRNG0_SCR1C.B30;

sfr unsigned long   volatile TRNG0_SCR1L          absolute 0x400A0024;
    const register unsigned short int RUN1_MAX0 = 0;
    sbit  RUN1_MAX0_bit at TRNG0_SCR1L.B0;
    const register unsigned short int RUN1_MAX1 = 1;
    sbit  RUN1_MAX1_bit at TRNG0_SCR1L.B1;
    const register unsigned short int RUN1_MAX2 = 2;
    sbit  RUN1_MAX2_bit at TRNG0_SCR1L.B2;
    const register unsigned short int RUN1_MAX3 = 3;
    sbit  RUN1_MAX3_bit at TRNG0_SCR1L.B3;
    const register unsigned short int RUN1_MAX4 = 4;
    sbit  RUN1_MAX4_bit at TRNG0_SCR1L.B4;
    const register unsigned short int RUN1_MAX5 = 5;
    sbit  RUN1_MAX5_bit at TRNG0_SCR1L.B5;
    const register unsigned short int RUN1_MAX6 = 6;
    sbit  RUN1_MAX6_bit at TRNG0_SCR1L.B6;
    const register unsigned short int RUN1_MAX7 = 7;
    sbit  RUN1_MAX7_bit at TRNG0_SCR1L.B7;
    const register unsigned short int RUN1_MAX8 = 8;
    sbit  RUN1_MAX8_bit at TRNG0_SCR1L.B8;
    const register unsigned short int RUN1_MAX9 = 9;
    sbit  RUN1_MAX9_bit at TRNG0_SCR1L.B9;
    const register unsigned short int RUN1_MAX10 = 10;
    sbit  RUN1_MAX10_bit at TRNG0_SCR1L.B10;
    const register unsigned short int RUN1_MAX11 = 11;
    sbit  RUN1_MAX11_bit at TRNG0_SCR1L.B11;
    const register unsigned short int RUN1_MAX12 = 12;
    sbit  RUN1_MAX12_bit at TRNG0_SCR1L.B12;
    const register unsigned short int RUN1_MAX13 = 13;
    sbit  RUN1_MAX13_bit at TRNG0_SCR1L.B13;
    const register unsigned short int RUN1_MAX14 = 14;
    sbit  RUN1_MAX14_bit at TRNG0_SCR1L.B14;
    const register unsigned short int RUN1_RNG0 = 16;
    sbit  RUN1_RNG0_bit at TRNG0_SCR1L.B16;
    const register unsigned short int RUN1_RNG1 = 17;
    sbit  RUN1_RNG1_bit at TRNG0_SCR1L.B17;
    const register unsigned short int RUN1_RNG2 = 18;
    sbit  RUN1_RNG2_bit at TRNG0_SCR1L.B18;
    const register unsigned short int RUN1_RNG3 = 19;
    sbit  RUN1_RNG3_bit at TRNG0_SCR1L.B19;
    const register unsigned short int RUN1_RNG4 = 20;
    sbit  RUN1_RNG4_bit at TRNG0_SCR1L.B20;
    const register unsigned short int RUN1_RNG5 = 21;
    sbit  RUN1_RNG5_bit at TRNG0_SCR1L.B21;
    const register unsigned short int RUN1_RNG6 = 22;
    sbit  RUN1_RNG6_bit at TRNG0_SCR1L.B22;
    const register unsigned short int RUN1_RNG7 = 23;
    sbit  RUN1_RNG7_bit at TRNG0_SCR1L.B23;
    const register unsigned short int RUN1_RNG8 = 24;
    sbit  RUN1_RNG8_bit at TRNG0_SCR1L.B24;
    const register unsigned short int RUN1_RNG9 = 25;
    sbit  RUN1_RNG9_bit at TRNG0_SCR1L.B25;
    const register unsigned short int RUN1_RNG10 = 26;
    sbit  RUN1_RNG10_bit at TRNG0_SCR1L.B26;
    const register unsigned short int RUN1_RNG11 = 27;
    sbit  RUN1_RNG11_bit at TRNG0_SCR1L.B27;
    const register unsigned short int RUN1_RNG12 = 28;
    sbit  RUN1_RNG12_bit at TRNG0_SCR1L.B28;
    const register unsigned short int RUN1_RNG13 = 29;
    sbit  RUN1_RNG13_bit at TRNG0_SCR1L.B29;
    const register unsigned short int RUN1_RNG14 = 30;
    sbit  RUN1_RNG14_bit at TRNG0_SCR1L.B30;

sfr unsigned long   volatile TRNG0_SCR2C          absolute 0x400A0028;
    const register unsigned short int R2_0_CT0 = 0;
    sbit  R2_0_CT0_bit at TRNG0_SCR2C.B0;
    const register unsigned short int R2_0_CT1 = 1;
    sbit  R2_0_CT1_bit at TRNG0_SCR2C.B1;
    const register unsigned short int R2_0_CT2 = 2;
    sbit  R2_0_CT2_bit at TRNG0_SCR2C.B2;
    const register unsigned short int R2_0_CT3 = 3;
    sbit  R2_0_CT3_bit at TRNG0_SCR2C.B3;
    const register unsigned short int R2_0_CT4 = 4;
    sbit  R2_0_CT4_bit at TRNG0_SCR2C.B4;
    const register unsigned short int R2_0_CT5 = 5;
    sbit  R2_0_CT5_bit at TRNG0_SCR2C.B5;
    const register unsigned short int R2_0_CT6 = 6;
    sbit  R2_0_CT6_bit at TRNG0_SCR2C.B6;
    const register unsigned short int R2_0_CT7 = 7;
    sbit  R2_0_CT7_bit at TRNG0_SCR2C.B7;
    const register unsigned short int R2_0_CT8 = 8;
    sbit  R2_0_CT8_bit at TRNG0_SCR2C.B8;
    const register unsigned short int R2_0_CT9 = 9;
    sbit  R2_0_CT9_bit at TRNG0_SCR2C.B9;
    const register unsigned short int R2_0_CT10 = 10;
    sbit  R2_0_CT10_bit at TRNG0_SCR2C.B10;
    const register unsigned short int R2_0_CT11 = 11;
    sbit  R2_0_CT11_bit at TRNG0_SCR2C.B11;
    const register unsigned short int R2_0_CT12 = 12;
    sbit  R2_0_CT12_bit at TRNG0_SCR2C.B12;
    const register unsigned short int R2_0_CT13 = 13;
    sbit  R2_0_CT13_bit at TRNG0_SCR2C.B13;
    const register unsigned short int R2_1_CT0 = 16;
    sbit  R2_1_CT0_bit at TRNG0_SCR2C.B16;
    const register unsigned short int R2_1_CT1 = 17;
    sbit  R2_1_CT1_bit at TRNG0_SCR2C.B17;
    const register unsigned short int R2_1_CT2 = 18;
    sbit  R2_1_CT2_bit at TRNG0_SCR2C.B18;
    const register unsigned short int R2_1_CT3 = 19;
    sbit  R2_1_CT3_bit at TRNG0_SCR2C.B19;
    const register unsigned short int R2_1_CT4 = 20;
    sbit  R2_1_CT4_bit at TRNG0_SCR2C.B20;
    const register unsigned short int R2_1_CT5 = 21;
    sbit  R2_1_CT5_bit at TRNG0_SCR2C.B21;
    const register unsigned short int R2_1_CT6 = 22;
    sbit  R2_1_CT6_bit at TRNG0_SCR2C.B22;
    const register unsigned short int R2_1_CT7 = 23;
    sbit  R2_1_CT7_bit at TRNG0_SCR2C.B23;
    const register unsigned short int R2_1_CT8 = 24;
    sbit  R2_1_CT8_bit at TRNG0_SCR2C.B24;
    const register unsigned short int R2_1_CT9 = 25;
    sbit  R2_1_CT9_bit at TRNG0_SCR2C.B25;
    const register unsigned short int R2_1_CT10 = 26;
    sbit  R2_1_CT10_bit at TRNG0_SCR2C.B26;
    const register unsigned short int R2_1_CT11 = 27;
    sbit  R2_1_CT11_bit at TRNG0_SCR2C.B27;
    const register unsigned short int R2_1_CT12 = 28;
    sbit  R2_1_CT12_bit at TRNG0_SCR2C.B28;
    const register unsigned short int R2_1_CT13 = 29;
    sbit  R2_1_CT13_bit at TRNG0_SCR2C.B29;

sfr unsigned long   volatile TRNG0_SCR2L          absolute 0x400A0028;
    const register unsigned short int RUN2_MAX0 = 0;
    sbit  RUN2_MAX0_bit at TRNG0_SCR2L.B0;
    const register unsigned short int RUN2_MAX1 = 1;
    sbit  RUN2_MAX1_bit at TRNG0_SCR2L.B1;
    const register unsigned short int RUN2_MAX2 = 2;
    sbit  RUN2_MAX2_bit at TRNG0_SCR2L.B2;
    const register unsigned short int RUN2_MAX3 = 3;
    sbit  RUN2_MAX3_bit at TRNG0_SCR2L.B3;
    const register unsigned short int RUN2_MAX4 = 4;
    sbit  RUN2_MAX4_bit at TRNG0_SCR2L.B4;
    const register unsigned short int RUN2_MAX5 = 5;
    sbit  RUN2_MAX5_bit at TRNG0_SCR2L.B5;
    const register unsigned short int RUN2_MAX6 = 6;
    sbit  RUN2_MAX6_bit at TRNG0_SCR2L.B6;
    const register unsigned short int RUN2_MAX7 = 7;
    sbit  RUN2_MAX7_bit at TRNG0_SCR2L.B7;
    const register unsigned short int RUN2_MAX8 = 8;
    sbit  RUN2_MAX8_bit at TRNG0_SCR2L.B8;
    const register unsigned short int RUN2_MAX9 = 9;
    sbit  RUN2_MAX9_bit at TRNG0_SCR2L.B9;
    const register unsigned short int RUN2_MAX10 = 10;
    sbit  RUN2_MAX10_bit at TRNG0_SCR2L.B10;
    const register unsigned short int RUN2_MAX11 = 11;
    sbit  RUN2_MAX11_bit at TRNG0_SCR2L.B11;
    const register unsigned short int RUN2_MAX12 = 12;
    sbit  RUN2_MAX12_bit at TRNG0_SCR2L.B12;
    const register unsigned short int RUN2_MAX13 = 13;
    sbit  RUN2_MAX13_bit at TRNG0_SCR2L.B13;
    const register unsigned short int RUN2_RNG0 = 16;
    sbit  RUN2_RNG0_bit at TRNG0_SCR2L.B16;
    const register unsigned short int RUN2_RNG1 = 17;
    sbit  RUN2_RNG1_bit at TRNG0_SCR2L.B17;
    const register unsigned short int RUN2_RNG2 = 18;
    sbit  RUN2_RNG2_bit at TRNG0_SCR2L.B18;
    const register unsigned short int RUN2_RNG3 = 19;
    sbit  RUN2_RNG3_bit at TRNG0_SCR2L.B19;
    const register unsigned short int RUN2_RNG4 = 20;
    sbit  RUN2_RNG4_bit at TRNG0_SCR2L.B20;
    const register unsigned short int RUN2_RNG5 = 21;
    sbit  RUN2_RNG5_bit at TRNG0_SCR2L.B21;
    const register unsigned short int RUN2_RNG6 = 22;
    sbit  RUN2_RNG6_bit at TRNG0_SCR2L.B22;
    const register unsigned short int RUN2_RNG7 = 23;
    sbit  RUN2_RNG7_bit at TRNG0_SCR2L.B23;
    const register unsigned short int RUN2_RNG8 = 24;
    sbit  RUN2_RNG8_bit at TRNG0_SCR2L.B24;
    const register unsigned short int RUN2_RNG9 = 25;
    sbit  RUN2_RNG9_bit at TRNG0_SCR2L.B25;
    const register unsigned short int RUN2_RNG10 = 26;
    sbit  RUN2_RNG10_bit at TRNG0_SCR2L.B26;
    const register unsigned short int RUN2_RNG11 = 27;
    sbit  RUN2_RNG11_bit at TRNG0_SCR2L.B27;
    const register unsigned short int RUN2_RNG12 = 28;
    sbit  RUN2_RNG12_bit at TRNG0_SCR2L.B28;
    const register unsigned short int RUN2_RNG13 = 29;
    sbit  RUN2_RNG13_bit at TRNG0_SCR2L.B29;

sfr unsigned long   volatile TRNG0_SCR3C          absolute 0x400A002C;
    const register unsigned short int R3_0_CT0 = 0;
    sbit  R3_0_CT0_bit at TRNG0_SCR3C.B0;
    const register unsigned short int R3_0_CT1 = 1;
    sbit  R3_0_CT1_bit at TRNG0_SCR3C.B1;
    const register unsigned short int R3_0_CT2 = 2;
    sbit  R3_0_CT2_bit at TRNG0_SCR3C.B2;
    const register unsigned short int R3_0_CT3 = 3;
    sbit  R3_0_CT3_bit at TRNG0_SCR3C.B3;
    const register unsigned short int R3_0_CT4 = 4;
    sbit  R3_0_CT4_bit at TRNG0_SCR3C.B4;
    const register unsigned short int R3_0_CT5 = 5;
    sbit  R3_0_CT5_bit at TRNG0_SCR3C.B5;
    const register unsigned short int R3_0_CT6 = 6;
    sbit  R3_0_CT6_bit at TRNG0_SCR3C.B6;
    const register unsigned short int R3_0_CT7 = 7;
    sbit  R3_0_CT7_bit at TRNG0_SCR3C.B7;
    const register unsigned short int R3_0_CT8 = 8;
    sbit  R3_0_CT8_bit at TRNG0_SCR3C.B8;
    const register unsigned short int R3_0_CT9 = 9;
    sbit  R3_0_CT9_bit at TRNG0_SCR3C.B9;
    const register unsigned short int R3_0_CT10 = 10;
    sbit  R3_0_CT10_bit at TRNG0_SCR3C.B10;
    const register unsigned short int R3_0_CT11 = 11;
    sbit  R3_0_CT11_bit at TRNG0_SCR3C.B11;
    const register unsigned short int R3_0_CT12 = 12;
    sbit  R3_0_CT12_bit at TRNG0_SCR3C.B12;
    const register unsigned short int R3_1_CT0 = 16;
    sbit  R3_1_CT0_bit at TRNG0_SCR3C.B16;
    const register unsigned short int R3_1_CT1 = 17;
    sbit  R3_1_CT1_bit at TRNG0_SCR3C.B17;
    const register unsigned short int R3_1_CT2 = 18;
    sbit  R3_1_CT2_bit at TRNG0_SCR3C.B18;
    const register unsigned short int R3_1_CT3 = 19;
    sbit  R3_1_CT3_bit at TRNG0_SCR3C.B19;
    const register unsigned short int R3_1_CT4 = 20;
    sbit  R3_1_CT4_bit at TRNG0_SCR3C.B20;
    const register unsigned short int R3_1_CT5 = 21;
    sbit  R3_1_CT5_bit at TRNG0_SCR3C.B21;
    const register unsigned short int R3_1_CT6 = 22;
    sbit  R3_1_CT6_bit at TRNG0_SCR3C.B22;
    const register unsigned short int R3_1_CT7 = 23;
    sbit  R3_1_CT7_bit at TRNG0_SCR3C.B23;
    const register unsigned short int R3_1_CT8 = 24;
    sbit  R3_1_CT8_bit at TRNG0_SCR3C.B24;
    const register unsigned short int R3_1_CT9 = 25;
    sbit  R3_1_CT9_bit at TRNG0_SCR3C.B25;
    const register unsigned short int R3_1_CT10 = 26;
    sbit  R3_1_CT10_bit at TRNG0_SCR3C.B26;
    const register unsigned short int R3_1_CT11 = 27;
    sbit  R3_1_CT11_bit at TRNG0_SCR3C.B27;
    const register unsigned short int R3_1_CT12 = 28;
    sbit  R3_1_CT12_bit at TRNG0_SCR3C.B28;

sfr unsigned long   volatile TRNG0_SCR3L          absolute 0x400A002C;
    const register unsigned short int RUN3_MAX0 = 0;
    sbit  RUN3_MAX0_bit at TRNG0_SCR3L.B0;
    const register unsigned short int RUN3_MAX1 = 1;
    sbit  RUN3_MAX1_bit at TRNG0_SCR3L.B1;
    const register unsigned short int RUN3_MAX2 = 2;
    sbit  RUN3_MAX2_bit at TRNG0_SCR3L.B2;
    const register unsigned short int RUN3_MAX3 = 3;
    sbit  RUN3_MAX3_bit at TRNG0_SCR3L.B3;
    const register unsigned short int RUN3_MAX4 = 4;
    sbit  RUN3_MAX4_bit at TRNG0_SCR3L.B4;
    const register unsigned short int RUN3_MAX5 = 5;
    sbit  RUN3_MAX5_bit at TRNG0_SCR3L.B5;
    const register unsigned short int RUN3_MAX6 = 6;
    sbit  RUN3_MAX6_bit at TRNG0_SCR3L.B6;
    const register unsigned short int RUN3_MAX7 = 7;
    sbit  RUN3_MAX7_bit at TRNG0_SCR3L.B7;
    const register unsigned short int RUN3_MAX8 = 8;
    sbit  RUN3_MAX8_bit at TRNG0_SCR3L.B8;
    const register unsigned short int RUN3_MAX9 = 9;
    sbit  RUN3_MAX9_bit at TRNG0_SCR3L.B9;
    const register unsigned short int RUN3_MAX10 = 10;
    sbit  RUN3_MAX10_bit at TRNG0_SCR3L.B10;
    const register unsigned short int RUN3_MAX11 = 11;
    sbit  RUN3_MAX11_bit at TRNG0_SCR3L.B11;
    const register unsigned short int RUN3_MAX12 = 12;
    sbit  RUN3_MAX12_bit at TRNG0_SCR3L.B12;
    const register unsigned short int RUN3_RNG0 = 16;
    sbit  RUN3_RNG0_bit at TRNG0_SCR3L.B16;
    const register unsigned short int RUN3_RNG1 = 17;
    sbit  RUN3_RNG1_bit at TRNG0_SCR3L.B17;
    const register unsigned short int RUN3_RNG2 = 18;
    sbit  RUN3_RNG2_bit at TRNG0_SCR3L.B18;
    const register unsigned short int RUN3_RNG3 = 19;
    sbit  RUN3_RNG3_bit at TRNG0_SCR3L.B19;
    const register unsigned short int RUN3_RNG4 = 20;
    sbit  RUN3_RNG4_bit at TRNG0_SCR3L.B20;
    const register unsigned short int RUN3_RNG5 = 21;
    sbit  RUN3_RNG5_bit at TRNG0_SCR3L.B21;
    const register unsigned short int RUN3_RNG6 = 22;
    sbit  RUN3_RNG6_bit at TRNG0_SCR3L.B22;
    const register unsigned short int RUN3_RNG7 = 23;
    sbit  RUN3_RNG7_bit at TRNG0_SCR3L.B23;
    const register unsigned short int RUN3_RNG8 = 24;
    sbit  RUN3_RNG8_bit at TRNG0_SCR3L.B24;
    const register unsigned short int RUN3_RNG9 = 25;
    sbit  RUN3_RNG9_bit at TRNG0_SCR3L.B25;
    const register unsigned short int RUN3_RNG10 = 26;
    sbit  RUN3_RNG10_bit at TRNG0_SCR3L.B26;
    const register unsigned short int RUN3_RNG11 = 27;
    sbit  RUN3_RNG11_bit at TRNG0_SCR3L.B27;
    const register unsigned short int RUN3_RNG12 = 28;
    sbit  RUN3_RNG12_bit at TRNG0_SCR3L.B28;

sfr unsigned long   volatile TRNG0_SCR4C          absolute 0x400A0030;
    const register unsigned short int R4_0_CT0 = 0;
    sbit  R4_0_CT0_bit at TRNG0_SCR4C.B0;
    const register unsigned short int R4_0_CT1 = 1;
    sbit  R4_0_CT1_bit at TRNG0_SCR4C.B1;
    const register unsigned short int R4_0_CT2 = 2;
    sbit  R4_0_CT2_bit at TRNG0_SCR4C.B2;
    const register unsigned short int R4_0_CT3 = 3;
    sbit  R4_0_CT3_bit at TRNG0_SCR4C.B3;
    const register unsigned short int R4_0_CT4 = 4;
    sbit  R4_0_CT4_bit at TRNG0_SCR4C.B4;
    const register unsigned short int R4_0_CT5 = 5;
    sbit  R4_0_CT5_bit at TRNG0_SCR4C.B5;
    const register unsigned short int R4_0_CT6 = 6;
    sbit  R4_0_CT6_bit at TRNG0_SCR4C.B6;
    const register unsigned short int R4_0_CT7 = 7;
    sbit  R4_0_CT7_bit at TRNG0_SCR4C.B7;
    const register unsigned short int R4_0_CT8 = 8;
    sbit  R4_0_CT8_bit at TRNG0_SCR4C.B8;
    const register unsigned short int R4_0_CT9 = 9;
    sbit  R4_0_CT9_bit at TRNG0_SCR4C.B9;
    const register unsigned short int R4_0_CT10 = 10;
    sbit  R4_0_CT10_bit at TRNG0_SCR4C.B10;
    const register unsigned short int R4_0_CT11 = 11;
    sbit  R4_0_CT11_bit at TRNG0_SCR4C.B11;
    const register unsigned short int R4_1_CT0 = 16;
    sbit  R4_1_CT0_bit at TRNG0_SCR4C.B16;
    const register unsigned short int R4_1_CT1 = 17;
    sbit  R4_1_CT1_bit at TRNG0_SCR4C.B17;
    const register unsigned short int R4_1_CT2 = 18;
    sbit  R4_1_CT2_bit at TRNG0_SCR4C.B18;
    const register unsigned short int R4_1_CT3 = 19;
    sbit  R4_1_CT3_bit at TRNG0_SCR4C.B19;
    const register unsigned short int R4_1_CT4 = 20;
    sbit  R4_1_CT4_bit at TRNG0_SCR4C.B20;
    const register unsigned short int R4_1_CT5 = 21;
    sbit  R4_1_CT5_bit at TRNG0_SCR4C.B21;
    const register unsigned short int R4_1_CT6 = 22;
    sbit  R4_1_CT6_bit at TRNG0_SCR4C.B22;
    const register unsigned short int R4_1_CT7 = 23;
    sbit  R4_1_CT7_bit at TRNG0_SCR4C.B23;
    const register unsigned short int R4_1_CT8 = 24;
    sbit  R4_1_CT8_bit at TRNG0_SCR4C.B24;
    const register unsigned short int R4_1_CT9 = 25;
    sbit  R4_1_CT9_bit at TRNG0_SCR4C.B25;
    const register unsigned short int R4_1_CT10 = 26;
    sbit  R4_1_CT10_bit at TRNG0_SCR4C.B26;
    const register unsigned short int R4_1_CT11 = 27;
    sbit  R4_1_CT11_bit at TRNG0_SCR4C.B27;

sfr unsigned long   volatile TRNG0_SCR4L          absolute 0x400A0030;
    const register unsigned short int RUN4_MAX0 = 0;
    sbit  RUN4_MAX0_bit at TRNG0_SCR4L.B0;
    const register unsigned short int RUN4_MAX1 = 1;
    sbit  RUN4_MAX1_bit at TRNG0_SCR4L.B1;
    const register unsigned short int RUN4_MAX2 = 2;
    sbit  RUN4_MAX2_bit at TRNG0_SCR4L.B2;
    const register unsigned short int RUN4_MAX3 = 3;
    sbit  RUN4_MAX3_bit at TRNG0_SCR4L.B3;
    const register unsigned short int RUN4_MAX4 = 4;
    sbit  RUN4_MAX4_bit at TRNG0_SCR4L.B4;
    const register unsigned short int RUN4_MAX5 = 5;
    sbit  RUN4_MAX5_bit at TRNG0_SCR4L.B5;
    const register unsigned short int RUN4_MAX6 = 6;
    sbit  RUN4_MAX6_bit at TRNG0_SCR4L.B6;
    const register unsigned short int RUN4_MAX7 = 7;
    sbit  RUN4_MAX7_bit at TRNG0_SCR4L.B7;
    const register unsigned short int RUN4_MAX8 = 8;
    sbit  RUN4_MAX8_bit at TRNG0_SCR4L.B8;
    const register unsigned short int RUN4_MAX9 = 9;
    sbit  RUN4_MAX9_bit at TRNG0_SCR4L.B9;
    const register unsigned short int RUN4_MAX10 = 10;
    sbit  RUN4_MAX10_bit at TRNG0_SCR4L.B10;
    const register unsigned short int RUN4_MAX11 = 11;
    sbit  RUN4_MAX11_bit at TRNG0_SCR4L.B11;
    const register unsigned short int RUN4_RNG0 = 16;
    sbit  RUN4_RNG0_bit at TRNG0_SCR4L.B16;
    const register unsigned short int RUN4_RNG1 = 17;
    sbit  RUN4_RNG1_bit at TRNG0_SCR4L.B17;
    const register unsigned short int RUN4_RNG2 = 18;
    sbit  RUN4_RNG2_bit at TRNG0_SCR4L.B18;
    const register unsigned short int RUN4_RNG3 = 19;
    sbit  RUN4_RNG3_bit at TRNG0_SCR4L.B19;
    const register unsigned short int RUN4_RNG4 = 20;
    sbit  RUN4_RNG4_bit at TRNG0_SCR4L.B20;
    const register unsigned short int RUN4_RNG5 = 21;
    sbit  RUN4_RNG5_bit at TRNG0_SCR4L.B21;
    const register unsigned short int RUN4_RNG6 = 22;
    sbit  RUN4_RNG6_bit at TRNG0_SCR4L.B22;
    const register unsigned short int RUN4_RNG7 = 23;
    sbit  RUN4_RNG7_bit at TRNG0_SCR4L.B23;
    const register unsigned short int RUN4_RNG8 = 24;
    sbit  RUN4_RNG8_bit at TRNG0_SCR4L.B24;
    const register unsigned short int RUN4_RNG9 = 25;
    sbit  RUN4_RNG9_bit at TRNG0_SCR4L.B25;
    const register unsigned short int RUN4_RNG10 = 26;
    sbit  RUN4_RNG10_bit at TRNG0_SCR4L.B26;
    const register unsigned short int RUN4_RNG11 = 27;
    sbit  RUN4_RNG11_bit at TRNG0_SCR4L.B27;

sfr unsigned long   volatile TRNG0_SCR5C          absolute 0x400A0034;
    const register unsigned short int R5_0_CT0 = 0;
    sbit  R5_0_CT0_bit at TRNG0_SCR5C.B0;
    const register unsigned short int R5_0_CT1 = 1;
    sbit  R5_0_CT1_bit at TRNG0_SCR5C.B1;
    const register unsigned short int R5_0_CT2 = 2;
    sbit  R5_0_CT2_bit at TRNG0_SCR5C.B2;
    const register unsigned short int R5_0_CT3 = 3;
    sbit  R5_0_CT3_bit at TRNG0_SCR5C.B3;
    const register unsigned short int R5_0_CT4 = 4;
    sbit  R5_0_CT4_bit at TRNG0_SCR5C.B4;
    const register unsigned short int R5_0_CT5 = 5;
    sbit  R5_0_CT5_bit at TRNG0_SCR5C.B5;
    const register unsigned short int R5_0_CT6 = 6;
    sbit  R5_0_CT6_bit at TRNG0_SCR5C.B6;
    const register unsigned short int R5_0_CT7 = 7;
    sbit  R5_0_CT7_bit at TRNG0_SCR5C.B7;
    const register unsigned short int R5_0_CT8 = 8;
    sbit  R5_0_CT8_bit at TRNG0_SCR5C.B8;
    const register unsigned short int R5_0_CT9 = 9;
    sbit  R5_0_CT9_bit at TRNG0_SCR5C.B9;
    const register unsigned short int R5_0_CT10 = 10;
    sbit  R5_0_CT10_bit at TRNG0_SCR5C.B10;
    const register unsigned short int R5_1_CT0 = 16;
    sbit  R5_1_CT0_bit at TRNG0_SCR5C.B16;
    const register unsigned short int R5_1_CT1 = 17;
    sbit  R5_1_CT1_bit at TRNG0_SCR5C.B17;
    const register unsigned short int R5_1_CT2 = 18;
    sbit  R5_1_CT2_bit at TRNG0_SCR5C.B18;
    const register unsigned short int R5_1_CT3 = 19;
    sbit  R5_1_CT3_bit at TRNG0_SCR5C.B19;
    const register unsigned short int R5_1_CT4 = 20;
    sbit  R5_1_CT4_bit at TRNG0_SCR5C.B20;
    const register unsigned short int R5_1_CT5 = 21;
    sbit  R5_1_CT5_bit at TRNG0_SCR5C.B21;
    const register unsigned short int R5_1_CT6 = 22;
    sbit  R5_1_CT6_bit at TRNG0_SCR5C.B22;
    const register unsigned short int R5_1_CT7 = 23;
    sbit  R5_1_CT7_bit at TRNG0_SCR5C.B23;
    const register unsigned short int R5_1_CT8 = 24;
    sbit  R5_1_CT8_bit at TRNG0_SCR5C.B24;
    const register unsigned short int R5_1_CT9 = 25;
    sbit  R5_1_CT9_bit at TRNG0_SCR5C.B25;
    const register unsigned short int R5_1_CT10 = 26;
    sbit  R5_1_CT10_bit at TRNG0_SCR5C.B26;

sfr unsigned long   volatile TRNG0_SCR5L          absolute 0x400A0034;
    const register unsigned short int RUN5_MAX0 = 0;
    sbit  RUN5_MAX0_bit at TRNG0_SCR5L.B0;
    const register unsigned short int RUN5_MAX1 = 1;
    sbit  RUN5_MAX1_bit at TRNG0_SCR5L.B1;
    const register unsigned short int RUN5_MAX2 = 2;
    sbit  RUN5_MAX2_bit at TRNG0_SCR5L.B2;
    const register unsigned short int RUN5_MAX3 = 3;
    sbit  RUN5_MAX3_bit at TRNG0_SCR5L.B3;
    const register unsigned short int RUN5_MAX4 = 4;
    sbit  RUN5_MAX4_bit at TRNG0_SCR5L.B4;
    const register unsigned short int RUN5_MAX5 = 5;
    sbit  RUN5_MAX5_bit at TRNG0_SCR5L.B5;
    const register unsigned short int RUN5_MAX6 = 6;
    sbit  RUN5_MAX6_bit at TRNG0_SCR5L.B6;
    const register unsigned short int RUN5_MAX7 = 7;
    sbit  RUN5_MAX7_bit at TRNG0_SCR5L.B7;
    const register unsigned short int RUN5_MAX8 = 8;
    sbit  RUN5_MAX8_bit at TRNG0_SCR5L.B8;
    const register unsigned short int RUN5_MAX9 = 9;
    sbit  RUN5_MAX9_bit at TRNG0_SCR5L.B9;
    const register unsigned short int RUN5_MAX10 = 10;
    sbit  RUN5_MAX10_bit at TRNG0_SCR5L.B10;
    const register unsigned short int RUN5_RNG0 = 16;
    sbit  RUN5_RNG0_bit at TRNG0_SCR5L.B16;
    const register unsigned short int RUN5_RNG1 = 17;
    sbit  RUN5_RNG1_bit at TRNG0_SCR5L.B17;
    const register unsigned short int RUN5_RNG2 = 18;
    sbit  RUN5_RNG2_bit at TRNG0_SCR5L.B18;
    const register unsigned short int RUN5_RNG3 = 19;
    sbit  RUN5_RNG3_bit at TRNG0_SCR5L.B19;
    const register unsigned short int RUN5_RNG4 = 20;
    sbit  RUN5_RNG4_bit at TRNG0_SCR5L.B20;
    const register unsigned short int RUN5_RNG5 = 21;
    sbit  RUN5_RNG5_bit at TRNG0_SCR5L.B21;
    const register unsigned short int RUN5_RNG6 = 22;
    sbit  RUN5_RNG6_bit at TRNG0_SCR5L.B22;
    const register unsigned short int RUN5_RNG7 = 23;
    sbit  RUN5_RNG7_bit at TRNG0_SCR5L.B23;
    const register unsigned short int RUN5_RNG8 = 24;
    sbit  RUN5_RNG8_bit at TRNG0_SCR5L.B24;
    const register unsigned short int RUN5_RNG9 = 25;
    sbit  RUN5_RNG9_bit at TRNG0_SCR5L.B25;
    const register unsigned short int RUN5_RNG10 = 26;
    sbit  RUN5_RNG10_bit at TRNG0_SCR5L.B26;

sfr unsigned long   volatile TRNG0_SCR6PC         absolute 0x400A0038;
    const register unsigned short int R6P_0_CT0 = 0;
    sbit  R6P_0_CT0_bit at TRNG0_SCR6PC.B0;
    const register unsigned short int R6P_0_CT1 = 1;
    sbit  R6P_0_CT1_bit at TRNG0_SCR6PC.B1;
    const register unsigned short int R6P_0_CT2 = 2;
    sbit  R6P_0_CT2_bit at TRNG0_SCR6PC.B2;
    const register unsigned short int R6P_0_CT3 = 3;
    sbit  R6P_0_CT3_bit at TRNG0_SCR6PC.B3;
    const register unsigned short int R6P_0_CT4 = 4;
    sbit  R6P_0_CT4_bit at TRNG0_SCR6PC.B4;
    const register unsigned short int R6P_0_CT5 = 5;
    sbit  R6P_0_CT5_bit at TRNG0_SCR6PC.B5;
    const register unsigned short int R6P_0_CT6 = 6;
    sbit  R6P_0_CT6_bit at TRNG0_SCR6PC.B6;
    const register unsigned short int R6P_0_CT7 = 7;
    sbit  R6P_0_CT7_bit at TRNG0_SCR6PC.B7;
    const register unsigned short int R6P_0_CT8 = 8;
    sbit  R6P_0_CT8_bit at TRNG0_SCR6PC.B8;
    const register unsigned short int R6P_0_CT9 = 9;
    sbit  R6P_0_CT9_bit at TRNG0_SCR6PC.B9;
    const register unsigned short int R6P_0_CT10 = 10;
    sbit  R6P_0_CT10_bit at TRNG0_SCR6PC.B10;
    const register unsigned short int R6P_1_CT0 = 16;
    sbit  R6P_1_CT0_bit at TRNG0_SCR6PC.B16;
    const register unsigned short int R6P_1_CT1 = 17;
    sbit  R6P_1_CT1_bit at TRNG0_SCR6PC.B17;
    const register unsigned short int R6P_1_CT2 = 18;
    sbit  R6P_1_CT2_bit at TRNG0_SCR6PC.B18;
    const register unsigned short int R6P_1_CT3 = 19;
    sbit  R6P_1_CT3_bit at TRNG0_SCR6PC.B19;
    const register unsigned short int R6P_1_CT4 = 20;
    sbit  R6P_1_CT4_bit at TRNG0_SCR6PC.B20;
    const register unsigned short int R6P_1_CT5 = 21;
    sbit  R6P_1_CT5_bit at TRNG0_SCR6PC.B21;
    const register unsigned short int R6P_1_CT6 = 22;
    sbit  R6P_1_CT6_bit at TRNG0_SCR6PC.B22;
    const register unsigned short int R6P_1_CT7 = 23;
    sbit  R6P_1_CT7_bit at TRNG0_SCR6PC.B23;
    const register unsigned short int R6P_1_CT8 = 24;
    sbit  R6P_1_CT8_bit at TRNG0_SCR6PC.B24;
    const register unsigned short int R6P_1_CT9 = 25;
    sbit  R6P_1_CT9_bit at TRNG0_SCR6PC.B25;
    const register unsigned short int R6P_1_CT10 = 26;
    sbit  R6P_1_CT10_bit at TRNG0_SCR6PC.B26;

sfr unsigned long   volatile TRNG0_SCR6PL         absolute 0x400A0038;
    const register unsigned short int RUN6P_MAX0 = 0;
    sbit  RUN6P_MAX0_bit at TRNG0_SCR6PL.B0;
    const register unsigned short int RUN6P_MAX1 = 1;
    sbit  RUN6P_MAX1_bit at TRNG0_SCR6PL.B1;
    const register unsigned short int RUN6P_MAX2 = 2;
    sbit  RUN6P_MAX2_bit at TRNG0_SCR6PL.B2;
    const register unsigned short int RUN6P_MAX3 = 3;
    sbit  RUN6P_MAX3_bit at TRNG0_SCR6PL.B3;
    const register unsigned short int RUN6P_MAX4 = 4;
    sbit  RUN6P_MAX4_bit at TRNG0_SCR6PL.B4;
    const register unsigned short int RUN6P_MAX5 = 5;
    sbit  RUN6P_MAX5_bit at TRNG0_SCR6PL.B5;
    const register unsigned short int RUN6P_MAX6 = 6;
    sbit  RUN6P_MAX6_bit at TRNG0_SCR6PL.B6;
    const register unsigned short int RUN6P_MAX7 = 7;
    sbit  RUN6P_MAX7_bit at TRNG0_SCR6PL.B7;
    const register unsigned short int RUN6P_MAX8 = 8;
    sbit  RUN6P_MAX8_bit at TRNG0_SCR6PL.B8;
    const register unsigned short int RUN6P_MAX9 = 9;
    sbit  RUN6P_MAX9_bit at TRNG0_SCR6PL.B9;
    const register unsigned short int RUN6P_MAX10 = 10;
    sbit  RUN6P_MAX10_bit at TRNG0_SCR6PL.B10;
    const register unsigned short int RUN6P_RNG0 = 16;
    sbit  RUN6P_RNG0_bit at TRNG0_SCR6PL.B16;
    const register unsigned short int RUN6P_RNG1 = 17;
    sbit  RUN6P_RNG1_bit at TRNG0_SCR6PL.B17;
    const register unsigned short int RUN6P_RNG2 = 18;
    sbit  RUN6P_RNG2_bit at TRNG0_SCR6PL.B18;
    const register unsigned short int RUN6P_RNG3 = 19;
    sbit  RUN6P_RNG3_bit at TRNG0_SCR6PL.B19;
    const register unsigned short int RUN6P_RNG4 = 20;
    sbit  RUN6P_RNG4_bit at TRNG0_SCR6PL.B20;
    const register unsigned short int RUN6P_RNG5 = 21;
    sbit  RUN6P_RNG5_bit at TRNG0_SCR6PL.B21;
    const register unsigned short int RUN6P_RNG6 = 22;
    sbit  RUN6P_RNG6_bit at TRNG0_SCR6PL.B22;
    const register unsigned short int RUN6P_RNG7 = 23;
    sbit  RUN6P_RNG7_bit at TRNG0_SCR6PL.B23;
    const register unsigned short int RUN6P_RNG8 = 24;
    sbit  RUN6P_RNG8_bit at TRNG0_SCR6PL.B24;
    const register unsigned short int RUN6P_RNG9 = 25;
    sbit  RUN6P_RNG9_bit at TRNG0_SCR6PL.B25;
    const register unsigned short int RUN6P_RNG10 = 26;
    sbit  RUN6P_RNG10_bit at TRNG0_SCR6PL.B26;

sfr unsigned long   volatile TRNG0_STATUS         absolute 0x400A003C;
    const register unsigned short int TF1BR0 = 0;
    sbit  TF1BR0_bit at TRNG0_STATUS.B0;
    const register unsigned short int TF1BR1 = 1;
    sbit  TF1BR1_bit at TRNG0_STATUS.B1;
    const register unsigned short int TF2BR0 = 2;
    sbit  TF2BR0_bit at TRNG0_STATUS.B2;
    const register unsigned short int TF2BR1 = 3;
    sbit  TF2BR1_bit at TRNG0_STATUS.B3;
    const register unsigned short int TF3BR0 = 4;
    sbit  TF3BR0_bit at TRNG0_STATUS.B4;
    const register unsigned short int TF3BR1 = 5;
    sbit  TF3BR1_bit at TRNG0_STATUS.B5;
    const register unsigned short int TF4BR0 = 6;
    sbit  TF4BR0_bit at TRNG0_STATUS.B6;
    const register unsigned short int TF4BR1 = 7;
    sbit  TF4BR1_bit at TRNG0_STATUS.B7;
    const register unsigned short int TF5BR0 = 8;
    sbit  TF5BR0_bit at TRNG0_STATUS.B8;
    const register unsigned short int TF5BR1 = 9;
    sbit  TF5BR1_bit at TRNG0_STATUS.B9;
    const register unsigned short int TF6PBR0 = 10;
    sbit  TF6PBR0_bit at TRNG0_STATUS.B10;
    const register unsigned short int TF6PBR1 = 11;
    sbit  TF6PBR1_bit at TRNG0_STATUS.B11;
    const register unsigned short int TFSB = 12;
    sbit  TFSB_bit at TRNG0_STATUS.B12;
    const register unsigned short int TFLR = 13;
    sbit  TFLR_bit at TRNG0_STATUS.B13;
    const register unsigned short int TFP = 14;
    sbit  TFP_bit at TRNG0_STATUS.B14;
    const register unsigned short int TFMB = 15;
    sbit  TFMB_bit at TRNG0_STATUS.B15;
    const register unsigned short int RETRY_CT0 = 16;
    sbit  RETRY_CT0_bit at TRNG0_STATUS.B16;
    const register unsigned short int RETRY_CT1 = 17;
    sbit  RETRY_CT1_bit at TRNG0_STATUS.B17;
    const register unsigned short int RETRY_CT2 = 18;
    sbit  RETRY_CT2_bit at TRNG0_STATUS.B18;
    const register unsigned short int RETRY_CT3 = 19;
    sbit  RETRY_CT3_bit at TRNG0_STATUS.B19;

sfr unsigned long   volatile TRNG0_ENT0           absolute 0x400A0040;
    const register unsigned short int ENT0 = 0;
    sbit  ENT0_bit at TRNG0_ENT0.B0;
    const register unsigned short int ENT1 = 1;
    sbit  ENT1_bit at TRNG0_ENT0.B1;
    const register unsigned short int ENT2 = 2;
    sbit  ENT2_bit at TRNG0_ENT0.B2;
    const register unsigned short int ENT3 = 3;
    sbit  ENT3_bit at TRNG0_ENT0.B3;
    const register unsigned short int ENT4 = 4;
    sbit  ENT4_bit at TRNG0_ENT0.B4;
    const register unsigned short int ENT5 = 5;
    sbit  ENT5_bit at TRNG0_ENT0.B5;
    const register unsigned short int ENT6 = 6;
    sbit  ENT6_bit at TRNG0_ENT0.B6;
    const register unsigned short int ENT7 = 7;
    sbit  ENT7_bit at TRNG0_ENT0.B7;
    const register unsigned short int ENT8 = 8;
    sbit  ENT8_bit at TRNG0_ENT0.B8;
    const register unsigned short int ENT9 = 9;
    sbit  ENT9_bit at TRNG0_ENT0.B9;
    const register unsigned short int ENT10 = 10;
    sbit  ENT10_bit at TRNG0_ENT0.B10;
    const register unsigned short int ENT11 = 11;
    sbit  ENT11_bit at TRNG0_ENT0.B11;
    const register unsigned short int ENT12 = 12;
    sbit  ENT12_bit at TRNG0_ENT0.B12;
    const register unsigned short int ENT13 = 13;
    sbit  ENT13_bit at TRNG0_ENT0.B13;
    const register unsigned short int ENT14 = 14;
    sbit  ENT14_bit at TRNG0_ENT0.B14;
    const register unsigned short int ENT15 = 15;
    sbit  ENT15_bit at TRNG0_ENT0.B15;
    const register unsigned short int ENT16 = 16;
    sbit  ENT16_bit at TRNG0_ENT0.B16;
    const register unsigned short int ENT17 = 17;
    sbit  ENT17_bit at TRNG0_ENT0.B17;
    const register unsigned short int ENT18 = 18;
    sbit  ENT18_bit at TRNG0_ENT0.B18;
    const register unsigned short int ENT19 = 19;
    sbit  ENT19_bit at TRNG0_ENT0.B19;
    const register unsigned short int ENT20 = 20;
    sbit  ENT20_bit at TRNG0_ENT0.B20;
    const register unsigned short int ENT21 = 21;
    sbit  ENT21_bit at TRNG0_ENT0.B21;
    const register unsigned short int ENT22 = 22;
    sbit  ENT22_bit at TRNG0_ENT0.B22;
    const register unsigned short int ENT23 = 23;
    sbit  ENT23_bit at TRNG0_ENT0.B23;
    const register unsigned short int ENT24 = 24;
    sbit  ENT24_bit at TRNG0_ENT0.B24;
    const register unsigned short int ENT25 = 25;
    sbit  ENT25_bit at TRNG0_ENT0.B25;
    const register unsigned short int ENT26 = 26;
    sbit  ENT26_bit at TRNG0_ENT0.B26;
    const register unsigned short int ENT27 = 27;
    sbit  ENT27_bit at TRNG0_ENT0.B27;
    const register unsigned short int ENT28 = 28;
    sbit  ENT28_bit at TRNG0_ENT0.B28;
    const register unsigned short int ENT29 = 29;
    sbit  ENT29_bit at TRNG0_ENT0.B29;
    const register unsigned short int ENT30 = 30;
    sbit  ENT30_bit at TRNG0_ENT0.B30;
    const register unsigned short int ENT31 = 31;
    sbit  ENT31_bit at TRNG0_ENT0.B31;

sfr unsigned long   volatile TRNG0_ENT1           absolute 0x400A0044;
    sbit  ENT0_TRNG0_ENT1_bit at TRNG0_ENT1.B0;
    sbit  ENT1_TRNG0_ENT1_bit at TRNG0_ENT1.B1;
    sbit  ENT2_TRNG0_ENT1_bit at TRNG0_ENT1.B2;
    sbit  ENT3_TRNG0_ENT1_bit at TRNG0_ENT1.B3;
    sbit  ENT4_TRNG0_ENT1_bit at TRNG0_ENT1.B4;
    sbit  ENT5_TRNG0_ENT1_bit at TRNG0_ENT1.B5;
    sbit  ENT6_TRNG0_ENT1_bit at TRNG0_ENT1.B6;
    sbit  ENT7_TRNG0_ENT1_bit at TRNG0_ENT1.B7;
    sbit  ENT8_TRNG0_ENT1_bit at TRNG0_ENT1.B8;
    sbit  ENT9_TRNG0_ENT1_bit at TRNG0_ENT1.B9;
    sbit  ENT10_TRNG0_ENT1_bit at TRNG0_ENT1.B10;
    sbit  ENT11_TRNG0_ENT1_bit at TRNG0_ENT1.B11;
    sbit  ENT12_TRNG0_ENT1_bit at TRNG0_ENT1.B12;
    sbit  ENT13_TRNG0_ENT1_bit at TRNG0_ENT1.B13;
    sbit  ENT14_TRNG0_ENT1_bit at TRNG0_ENT1.B14;
    sbit  ENT15_TRNG0_ENT1_bit at TRNG0_ENT1.B15;
    sbit  ENT16_TRNG0_ENT1_bit at TRNG0_ENT1.B16;
    sbit  ENT17_TRNG0_ENT1_bit at TRNG0_ENT1.B17;
    sbit  ENT18_TRNG0_ENT1_bit at TRNG0_ENT1.B18;
    sbit  ENT19_TRNG0_ENT1_bit at TRNG0_ENT1.B19;
    sbit  ENT20_TRNG0_ENT1_bit at TRNG0_ENT1.B20;
    sbit  ENT21_TRNG0_ENT1_bit at TRNG0_ENT1.B21;
    sbit  ENT22_TRNG0_ENT1_bit at TRNG0_ENT1.B22;
    sbit  ENT23_TRNG0_ENT1_bit at TRNG0_ENT1.B23;
    sbit  ENT24_TRNG0_ENT1_bit at TRNG0_ENT1.B24;
    sbit  ENT25_TRNG0_ENT1_bit at TRNG0_ENT1.B25;
    sbit  ENT26_TRNG0_ENT1_bit at TRNG0_ENT1.B26;
    sbit  ENT27_TRNG0_ENT1_bit at TRNG0_ENT1.B27;
    sbit  ENT28_TRNG0_ENT1_bit at TRNG0_ENT1.B28;
    sbit  ENT29_TRNG0_ENT1_bit at TRNG0_ENT1.B29;
    sbit  ENT30_TRNG0_ENT1_bit at TRNG0_ENT1.B30;
    sbit  ENT31_TRNG0_ENT1_bit at TRNG0_ENT1.B31;

sfr unsigned long   volatile TRNG0_ENT2           absolute 0x400A0048;
    sbit  ENT0_TRNG0_ENT2_bit at TRNG0_ENT2.B0;
    sbit  ENT1_TRNG0_ENT2_bit at TRNG0_ENT2.B1;
    sbit  ENT2_TRNG0_ENT2_bit at TRNG0_ENT2.B2;
    sbit  ENT3_TRNG0_ENT2_bit at TRNG0_ENT2.B3;
    sbit  ENT4_TRNG0_ENT2_bit at TRNG0_ENT2.B4;
    sbit  ENT5_TRNG0_ENT2_bit at TRNG0_ENT2.B5;
    sbit  ENT6_TRNG0_ENT2_bit at TRNG0_ENT2.B6;
    sbit  ENT7_TRNG0_ENT2_bit at TRNG0_ENT2.B7;
    sbit  ENT8_TRNG0_ENT2_bit at TRNG0_ENT2.B8;
    sbit  ENT9_TRNG0_ENT2_bit at TRNG0_ENT2.B9;
    sbit  ENT10_TRNG0_ENT2_bit at TRNG0_ENT2.B10;
    sbit  ENT11_TRNG0_ENT2_bit at TRNG0_ENT2.B11;
    sbit  ENT12_TRNG0_ENT2_bit at TRNG0_ENT2.B12;
    sbit  ENT13_TRNG0_ENT2_bit at TRNG0_ENT2.B13;
    sbit  ENT14_TRNG0_ENT2_bit at TRNG0_ENT2.B14;
    sbit  ENT15_TRNG0_ENT2_bit at TRNG0_ENT2.B15;
    sbit  ENT16_TRNG0_ENT2_bit at TRNG0_ENT2.B16;
    sbit  ENT17_TRNG0_ENT2_bit at TRNG0_ENT2.B17;
    sbit  ENT18_TRNG0_ENT2_bit at TRNG0_ENT2.B18;
    sbit  ENT19_TRNG0_ENT2_bit at TRNG0_ENT2.B19;
    sbit  ENT20_TRNG0_ENT2_bit at TRNG0_ENT2.B20;
    sbit  ENT21_TRNG0_ENT2_bit at TRNG0_ENT2.B21;
    sbit  ENT22_TRNG0_ENT2_bit at TRNG0_ENT2.B22;
    sbit  ENT23_TRNG0_ENT2_bit at TRNG0_ENT2.B23;
    sbit  ENT24_TRNG0_ENT2_bit at TRNG0_ENT2.B24;
    sbit  ENT25_TRNG0_ENT2_bit at TRNG0_ENT2.B25;
    sbit  ENT26_TRNG0_ENT2_bit at TRNG0_ENT2.B26;
    sbit  ENT27_TRNG0_ENT2_bit at TRNG0_ENT2.B27;
    sbit  ENT28_TRNG0_ENT2_bit at TRNG0_ENT2.B28;
    sbit  ENT29_TRNG0_ENT2_bit at TRNG0_ENT2.B29;
    sbit  ENT30_TRNG0_ENT2_bit at TRNG0_ENT2.B30;
    sbit  ENT31_TRNG0_ENT2_bit at TRNG0_ENT2.B31;

sfr unsigned long   volatile TRNG0_ENT3           absolute 0x400A004C;
    sbit  ENT0_TRNG0_ENT3_bit at TRNG0_ENT3.B0;
    sbit  ENT1_TRNG0_ENT3_bit at TRNG0_ENT3.B1;
    sbit  ENT2_TRNG0_ENT3_bit at TRNG0_ENT3.B2;
    sbit  ENT3_TRNG0_ENT3_bit at TRNG0_ENT3.B3;
    sbit  ENT4_TRNG0_ENT3_bit at TRNG0_ENT3.B4;
    sbit  ENT5_TRNG0_ENT3_bit at TRNG0_ENT3.B5;
    sbit  ENT6_TRNG0_ENT3_bit at TRNG0_ENT3.B6;
    sbit  ENT7_TRNG0_ENT3_bit at TRNG0_ENT3.B7;
    sbit  ENT8_TRNG0_ENT3_bit at TRNG0_ENT3.B8;
    sbit  ENT9_TRNG0_ENT3_bit at TRNG0_ENT3.B9;
    sbit  ENT10_TRNG0_ENT3_bit at TRNG0_ENT3.B10;
    sbit  ENT11_TRNG0_ENT3_bit at TRNG0_ENT3.B11;
    sbit  ENT12_TRNG0_ENT3_bit at TRNG0_ENT3.B12;
    sbit  ENT13_TRNG0_ENT3_bit at TRNG0_ENT3.B13;
    sbit  ENT14_TRNG0_ENT3_bit at TRNG0_ENT3.B14;
    sbit  ENT15_TRNG0_ENT3_bit at TRNG0_ENT3.B15;
    sbit  ENT16_TRNG0_ENT3_bit at TRNG0_ENT3.B16;
    sbit  ENT17_TRNG0_ENT3_bit at TRNG0_ENT3.B17;
    sbit  ENT18_TRNG0_ENT3_bit at TRNG0_ENT3.B18;
    sbit  ENT19_TRNG0_ENT3_bit at TRNG0_ENT3.B19;
    sbit  ENT20_TRNG0_ENT3_bit at TRNG0_ENT3.B20;
    sbit  ENT21_TRNG0_ENT3_bit at TRNG0_ENT3.B21;
    sbit  ENT22_TRNG0_ENT3_bit at TRNG0_ENT3.B22;
    sbit  ENT23_TRNG0_ENT3_bit at TRNG0_ENT3.B23;
    sbit  ENT24_TRNG0_ENT3_bit at TRNG0_ENT3.B24;
    sbit  ENT25_TRNG0_ENT3_bit at TRNG0_ENT3.B25;
    sbit  ENT26_TRNG0_ENT3_bit at TRNG0_ENT3.B26;
    sbit  ENT27_TRNG0_ENT3_bit at TRNG0_ENT3.B27;
    sbit  ENT28_TRNG0_ENT3_bit at TRNG0_ENT3.B28;
    sbit  ENT29_TRNG0_ENT3_bit at TRNG0_ENT3.B29;
    sbit  ENT30_TRNG0_ENT3_bit at TRNG0_ENT3.B30;
    sbit  ENT31_TRNG0_ENT3_bit at TRNG0_ENT3.B31;

sfr unsigned long   volatile TRNG0_ENT4           absolute 0x400A0050;
    sbit  ENT0_TRNG0_ENT4_bit at TRNG0_ENT4.B0;
    sbit  ENT1_TRNG0_ENT4_bit at TRNG0_ENT4.B1;
    sbit  ENT2_TRNG0_ENT4_bit at TRNG0_ENT4.B2;
    sbit  ENT3_TRNG0_ENT4_bit at TRNG0_ENT4.B3;
    sbit  ENT4_TRNG0_ENT4_bit at TRNG0_ENT4.B4;
    sbit  ENT5_TRNG0_ENT4_bit at TRNG0_ENT4.B5;
    sbit  ENT6_TRNG0_ENT4_bit at TRNG0_ENT4.B6;
    sbit  ENT7_TRNG0_ENT4_bit at TRNG0_ENT4.B7;
    sbit  ENT8_TRNG0_ENT4_bit at TRNG0_ENT4.B8;
    sbit  ENT9_TRNG0_ENT4_bit at TRNG0_ENT4.B9;
    sbit  ENT10_TRNG0_ENT4_bit at TRNG0_ENT4.B10;
    sbit  ENT11_TRNG0_ENT4_bit at TRNG0_ENT4.B11;
    sbit  ENT12_TRNG0_ENT4_bit at TRNG0_ENT4.B12;
    sbit  ENT13_TRNG0_ENT4_bit at TRNG0_ENT4.B13;
    sbit  ENT14_TRNG0_ENT4_bit at TRNG0_ENT4.B14;
    sbit  ENT15_TRNG0_ENT4_bit at TRNG0_ENT4.B15;
    sbit  ENT16_TRNG0_ENT4_bit at TRNG0_ENT4.B16;
    sbit  ENT17_TRNG0_ENT4_bit at TRNG0_ENT4.B17;
    sbit  ENT18_TRNG0_ENT4_bit at TRNG0_ENT4.B18;
    sbit  ENT19_TRNG0_ENT4_bit at TRNG0_ENT4.B19;
    sbit  ENT20_TRNG0_ENT4_bit at TRNG0_ENT4.B20;
    sbit  ENT21_TRNG0_ENT4_bit at TRNG0_ENT4.B21;
    sbit  ENT22_TRNG0_ENT4_bit at TRNG0_ENT4.B22;
    sbit  ENT23_TRNG0_ENT4_bit at TRNG0_ENT4.B23;
    sbit  ENT24_TRNG0_ENT4_bit at TRNG0_ENT4.B24;
    sbit  ENT25_TRNG0_ENT4_bit at TRNG0_ENT4.B25;
    sbit  ENT26_TRNG0_ENT4_bit at TRNG0_ENT4.B26;
    sbit  ENT27_TRNG0_ENT4_bit at TRNG0_ENT4.B27;
    sbit  ENT28_TRNG0_ENT4_bit at TRNG0_ENT4.B28;
    sbit  ENT29_TRNG0_ENT4_bit at TRNG0_ENT4.B29;
    sbit  ENT30_TRNG0_ENT4_bit at TRNG0_ENT4.B30;
    sbit  ENT31_TRNG0_ENT4_bit at TRNG0_ENT4.B31;

sfr unsigned long   volatile TRNG0_ENT5           absolute 0x400A0054;
    sbit  ENT0_TRNG0_ENT5_bit at TRNG0_ENT5.B0;
    sbit  ENT1_TRNG0_ENT5_bit at TRNG0_ENT5.B1;
    sbit  ENT2_TRNG0_ENT5_bit at TRNG0_ENT5.B2;
    sbit  ENT3_TRNG0_ENT5_bit at TRNG0_ENT5.B3;
    sbit  ENT4_TRNG0_ENT5_bit at TRNG0_ENT5.B4;
    sbit  ENT5_TRNG0_ENT5_bit at TRNG0_ENT5.B5;
    sbit  ENT6_TRNG0_ENT5_bit at TRNG0_ENT5.B6;
    sbit  ENT7_TRNG0_ENT5_bit at TRNG0_ENT5.B7;
    sbit  ENT8_TRNG0_ENT5_bit at TRNG0_ENT5.B8;
    sbit  ENT9_TRNG0_ENT5_bit at TRNG0_ENT5.B9;
    sbit  ENT10_TRNG0_ENT5_bit at TRNG0_ENT5.B10;
    sbit  ENT11_TRNG0_ENT5_bit at TRNG0_ENT5.B11;
    sbit  ENT12_TRNG0_ENT5_bit at TRNG0_ENT5.B12;
    sbit  ENT13_TRNG0_ENT5_bit at TRNG0_ENT5.B13;
    sbit  ENT14_TRNG0_ENT5_bit at TRNG0_ENT5.B14;
    sbit  ENT15_TRNG0_ENT5_bit at TRNG0_ENT5.B15;
    sbit  ENT16_TRNG0_ENT5_bit at TRNG0_ENT5.B16;
    sbit  ENT17_TRNG0_ENT5_bit at TRNG0_ENT5.B17;
    sbit  ENT18_TRNG0_ENT5_bit at TRNG0_ENT5.B18;
    sbit  ENT19_TRNG0_ENT5_bit at TRNG0_ENT5.B19;
    sbit  ENT20_TRNG0_ENT5_bit at TRNG0_ENT5.B20;
    sbit  ENT21_TRNG0_ENT5_bit at TRNG0_ENT5.B21;
    sbit  ENT22_TRNG0_ENT5_bit at TRNG0_ENT5.B22;
    sbit  ENT23_TRNG0_ENT5_bit at TRNG0_ENT5.B23;
    sbit  ENT24_TRNG0_ENT5_bit at TRNG0_ENT5.B24;
    sbit  ENT25_TRNG0_ENT5_bit at TRNG0_ENT5.B25;
    sbit  ENT26_TRNG0_ENT5_bit at TRNG0_ENT5.B26;
    sbit  ENT27_TRNG0_ENT5_bit at TRNG0_ENT5.B27;
    sbit  ENT28_TRNG0_ENT5_bit at TRNG0_ENT5.B28;
    sbit  ENT29_TRNG0_ENT5_bit at TRNG0_ENT5.B29;
    sbit  ENT30_TRNG0_ENT5_bit at TRNG0_ENT5.B30;
    sbit  ENT31_TRNG0_ENT5_bit at TRNG0_ENT5.B31;

sfr unsigned long   volatile TRNG0_ENT6           absolute 0x400A0058;
    sbit  ENT0_TRNG0_ENT6_bit at TRNG0_ENT6.B0;
    sbit  ENT1_TRNG0_ENT6_bit at TRNG0_ENT6.B1;
    sbit  ENT2_TRNG0_ENT6_bit at TRNG0_ENT6.B2;
    sbit  ENT3_TRNG0_ENT6_bit at TRNG0_ENT6.B3;
    sbit  ENT4_TRNG0_ENT6_bit at TRNG0_ENT6.B4;
    sbit  ENT5_TRNG0_ENT6_bit at TRNG0_ENT6.B5;
    sbit  ENT6_TRNG0_ENT6_bit at TRNG0_ENT6.B6;
    sbit  ENT7_TRNG0_ENT6_bit at TRNG0_ENT6.B7;
    sbit  ENT8_TRNG0_ENT6_bit at TRNG0_ENT6.B8;
    sbit  ENT9_TRNG0_ENT6_bit at TRNG0_ENT6.B9;
    sbit  ENT10_TRNG0_ENT6_bit at TRNG0_ENT6.B10;
    sbit  ENT11_TRNG0_ENT6_bit at TRNG0_ENT6.B11;
    sbit  ENT12_TRNG0_ENT6_bit at TRNG0_ENT6.B12;
    sbit  ENT13_TRNG0_ENT6_bit at TRNG0_ENT6.B13;
    sbit  ENT14_TRNG0_ENT6_bit at TRNG0_ENT6.B14;
    sbit  ENT15_TRNG0_ENT6_bit at TRNG0_ENT6.B15;
    sbit  ENT16_TRNG0_ENT6_bit at TRNG0_ENT6.B16;
    sbit  ENT17_TRNG0_ENT6_bit at TRNG0_ENT6.B17;
    sbit  ENT18_TRNG0_ENT6_bit at TRNG0_ENT6.B18;
    sbit  ENT19_TRNG0_ENT6_bit at TRNG0_ENT6.B19;
    sbit  ENT20_TRNG0_ENT6_bit at TRNG0_ENT6.B20;
    sbit  ENT21_TRNG0_ENT6_bit at TRNG0_ENT6.B21;
    sbit  ENT22_TRNG0_ENT6_bit at TRNG0_ENT6.B22;
    sbit  ENT23_TRNG0_ENT6_bit at TRNG0_ENT6.B23;
    sbit  ENT24_TRNG0_ENT6_bit at TRNG0_ENT6.B24;
    sbit  ENT25_TRNG0_ENT6_bit at TRNG0_ENT6.B25;
    sbit  ENT26_TRNG0_ENT6_bit at TRNG0_ENT6.B26;
    sbit  ENT27_TRNG0_ENT6_bit at TRNG0_ENT6.B27;
    sbit  ENT28_TRNG0_ENT6_bit at TRNG0_ENT6.B28;
    sbit  ENT29_TRNG0_ENT6_bit at TRNG0_ENT6.B29;
    sbit  ENT30_TRNG0_ENT6_bit at TRNG0_ENT6.B30;
    sbit  ENT31_TRNG0_ENT6_bit at TRNG0_ENT6.B31;

sfr unsigned long   volatile TRNG0_ENT7           absolute 0x400A005C;
    sbit  ENT0_TRNG0_ENT7_bit at TRNG0_ENT7.B0;
    sbit  ENT1_TRNG0_ENT7_bit at TRNG0_ENT7.B1;
    sbit  ENT2_TRNG0_ENT7_bit at TRNG0_ENT7.B2;
    sbit  ENT3_TRNG0_ENT7_bit at TRNG0_ENT7.B3;
    sbit  ENT4_TRNG0_ENT7_bit at TRNG0_ENT7.B4;
    sbit  ENT5_TRNG0_ENT7_bit at TRNG0_ENT7.B5;
    sbit  ENT6_TRNG0_ENT7_bit at TRNG0_ENT7.B6;
    sbit  ENT7_TRNG0_ENT7_bit at TRNG0_ENT7.B7;
    sbit  ENT8_TRNG0_ENT7_bit at TRNG0_ENT7.B8;
    sbit  ENT9_TRNG0_ENT7_bit at TRNG0_ENT7.B9;
    sbit  ENT10_TRNG0_ENT7_bit at TRNG0_ENT7.B10;
    sbit  ENT11_TRNG0_ENT7_bit at TRNG0_ENT7.B11;
    sbit  ENT12_TRNG0_ENT7_bit at TRNG0_ENT7.B12;
    sbit  ENT13_TRNG0_ENT7_bit at TRNG0_ENT7.B13;
    sbit  ENT14_TRNG0_ENT7_bit at TRNG0_ENT7.B14;
    sbit  ENT15_TRNG0_ENT7_bit at TRNG0_ENT7.B15;
    sbit  ENT16_TRNG0_ENT7_bit at TRNG0_ENT7.B16;
    sbit  ENT17_TRNG0_ENT7_bit at TRNG0_ENT7.B17;
    sbit  ENT18_TRNG0_ENT7_bit at TRNG0_ENT7.B18;
    sbit  ENT19_TRNG0_ENT7_bit at TRNG0_ENT7.B19;
    sbit  ENT20_TRNG0_ENT7_bit at TRNG0_ENT7.B20;
    sbit  ENT21_TRNG0_ENT7_bit at TRNG0_ENT7.B21;
    sbit  ENT22_TRNG0_ENT7_bit at TRNG0_ENT7.B22;
    sbit  ENT23_TRNG0_ENT7_bit at TRNG0_ENT7.B23;
    sbit  ENT24_TRNG0_ENT7_bit at TRNG0_ENT7.B24;
    sbit  ENT25_TRNG0_ENT7_bit at TRNG0_ENT7.B25;
    sbit  ENT26_TRNG0_ENT7_bit at TRNG0_ENT7.B26;
    sbit  ENT27_TRNG0_ENT7_bit at TRNG0_ENT7.B27;
    sbit  ENT28_TRNG0_ENT7_bit at TRNG0_ENT7.B28;
    sbit  ENT29_TRNG0_ENT7_bit at TRNG0_ENT7.B29;
    sbit  ENT30_TRNG0_ENT7_bit at TRNG0_ENT7.B30;
    sbit  ENT31_TRNG0_ENT7_bit at TRNG0_ENT7.B31;

sfr unsigned long   volatile TRNG0_ENT8           absolute 0x400A0060;
    sbit  ENT0_TRNG0_ENT8_bit at TRNG0_ENT8.B0;
    sbit  ENT1_TRNG0_ENT8_bit at TRNG0_ENT8.B1;
    sbit  ENT2_TRNG0_ENT8_bit at TRNG0_ENT8.B2;
    sbit  ENT3_TRNG0_ENT8_bit at TRNG0_ENT8.B3;
    sbit  ENT4_TRNG0_ENT8_bit at TRNG0_ENT8.B4;
    sbit  ENT5_TRNG0_ENT8_bit at TRNG0_ENT8.B5;
    sbit  ENT6_TRNG0_ENT8_bit at TRNG0_ENT8.B6;
    sbit  ENT7_TRNG0_ENT8_bit at TRNG0_ENT8.B7;
    sbit  ENT8_TRNG0_ENT8_bit at TRNG0_ENT8.B8;
    sbit  ENT9_TRNG0_ENT8_bit at TRNG0_ENT8.B9;
    sbit  ENT10_TRNG0_ENT8_bit at TRNG0_ENT8.B10;
    sbit  ENT11_TRNG0_ENT8_bit at TRNG0_ENT8.B11;
    sbit  ENT12_TRNG0_ENT8_bit at TRNG0_ENT8.B12;
    sbit  ENT13_TRNG0_ENT8_bit at TRNG0_ENT8.B13;
    sbit  ENT14_TRNG0_ENT8_bit at TRNG0_ENT8.B14;
    sbit  ENT15_TRNG0_ENT8_bit at TRNG0_ENT8.B15;
    sbit  ENT16_TRNG0_ENT8_bit at TRNG0_ENT8.B16;
    sbit  ENT17_TRNG0_ENT8_bit at TRNG0_ENT8.B17;
    sbit  ENT18_TRNG0_ENT8_bit at TRNG0_ENT8.B18;
    sbit  ENT19_TRNG0_ENT8_bit at TRNG0_ENT8.B19;
    sbit  ENT20_TRNG0_ENT8_bit at TRNG0_ENT8.B20;
    sbit  ENT21_TRNG0_ENT8_bit at TRNG0_ENT8.B21;
    sbit  ENT22_TRNG0_ENT8_bit at TRNG0_ENT8.B22;
    sbit  ENT23_TRNG0_ENT8_bit at TRNG0_ENT8.B23;
    sbit  ENT24_TRNG0_ENT8_bit at TRNG0_ENT8.B24;
    sbit  ENT25_TRNG0_ENT8_bit at TRNG0_ENT8.B25;
    sbit  ENT26_TRNG0_ENT8_bit at TRNG0_ENT8.B26;
    sbit  ENT27_TRNG0_ENT8_bit at TRNG0_ENT8.B27;
    sbit  ENT28_TRNG0_ENT8_bit at TRNG0_ENT8.B28;
    sbit  ENT29_TRNG0_ENT8_bit at TRNG0_ENT8.B29;
    sbit  ENT30_TRNG0_ENT8_bit at TRNG0_ENT8.B30;
    sbit  ENT31_TRNG0_ENT8_bit at TRNG0_ENT8.B31;

sfr unsigned long   volatile TRNG0_ENT9           absolute 0x400A0064;
    sbit  ENT0_TRNG0_ENT9_bit at TRNG0_ENT9.B0;
    sbit  ENT1_TRNG0_ENT9_bit at TRNG0_ENT9.B1;
    sbit  ENT2_TRNG0_ENT9_bit at TRNG0_ENT9.B2;
    sbit  ENT3_TRNG0_ENT9_bit at TRNG0_ENT9.B3;
    sbit  ENT4_TRNG0_ENT9_bit at TRNG0_ENT9.B4;
    sbit  ENT5_TRNG0_ENT9_bit at TRNG0_ENT9.B5;
    sbit  ENT6_TRNG0_ENT9_bit at TRNG0_ENT9.B6;
    sbit  ENT7_TRNG0_ENT9_bit at TRNG0_ENT9.B7;
    sbit  ENT8_TRNG0_ENT9_bit at TRNG0_ENT9.B8;
    sbit  ENT9_TRNG0_ENT9_bit at TRNG0_ENT9.B9;
    sbit  ENT10_TRNG0_ENT9_bit at TRNG0_ENT9.B10;
    sbit  ENT11_TRNG0_ENT9_bit at TRNG0_ENT9.B11;
    sbit  ENT12_TRNG0_ENT9_bit at TRNG0_ENT9.B12;
    sbit  ENT13_TRNG0_ENT9_bit at TRNG0_ENT9.B13;
    sbit  ENT14_TRNG0_ENT9_bit at TRNG0_ENT9.B14;
    sbit  ENT15_TRNG0_ENT9_bit at TRNG0_ENT9.B15;
    sbit  ENT16_TRNG0_ENT9_bit at TRNG0_ENT9.B16;
    sbit  ENT17_TRNG0_ENT9_bit at TRNG0_ENT9.B17;
    sbit  ENT18_TRNG0_ENT9_bit at TRNG0_ENT9.B18;
    sbit  ENT19_TRNG0_ENT9_bit at TRNG0_ENT9.B19;
    sbit  ENT20_TRNG0_ENT9_bit at TRNG0_ENT9.B20;
    sbit  ENT21_TRNG0_ENT9_bit at TRNG0_ENT9.B21;
    sbit  ENT22_TRNG0_ENT9_bit at TRNG0_ENT9.B22;
    sbit  ENT23_TRNG0_ENT9_bit at TRNG0_ENT9.B23;
    sbit  ENT24_TRNG0_ENT9_bit at TRNG0_ENT9.B24;
    sbit  ENT25_TRNG0_ENT9_bit at TRNG0_ENT9.B25;
    sbit  ENT26_TRNG0_ENT9_bit at TRNG0_ENT9.B26;
    sbit  ENT27_TRNG0_ENT9_bit at TRNG0_ENT9.B27;
    sbit  ENT28_TRNG0_ENT9_bit at TRNG0_ENT9.B28;
    sbit  ENT29_TRNG0_ENT9_bit at TRNG0_ENT9.B29;
    sbit  ENT30_TRNG0_ENT9_bit at TRNG0_ENT9.B30;
    sbit  ENT31_TRNG0_ENT9_bit at TRNG0_ENT9.B31;

sfr unsigned long   volatile TRNG0_ENT10          absolute 0x400A0068;
    sbit  ENT0_TRNG0_ENT10_bit at TRNG0_ENT10.B0;
    sbit  ENT1_TRNG0_ENT10_bit at TRNG0_ENT10.B1;
    sbit  ENT2_TRNG0_ENT10_bit at TRNG0_ENT10.B2;
    sbit  ENT3_TRNG0_ENT10_bit at TRNG0_ENT10.B3;
    sbit  ENT4_TRNG0_ENT10_bit at TRNG0_ENT10.B4;
    sbit  ENT5_TRNG0_ENT10_bit at TRNG0_ENT10.B5;
    sbit  ENT6_TRNG0_ENT10_bit at TRNG0_ENT10.B6;
    sbit  ENT7_TRNG0_ENT10_bit at TRNG0_ENT10.B7;
    sbit  ENT8_TRNG0_ENT10_bit at TRNG0_ENT10.B8;
    sbit  ENT9_TRNG0_ENT10_bit at TRNG0_ENT10.B9;
    sbit  ENT10_TRNG0_ENT10_bit at TRNG0_ENT10.B10;
    sbit  ENT11_TRNG0_ENT10_bit at TRNG0_ENT10.B11;
    sbit  ENT12_TRNG0_ENT10_bit at TRNG0_ENT10.B12;
    sbit  ENT13_TRNG0_ENT10_bit at TRNG0_ENT10.B13;
    sbit  ENT14_TRNG0_ENT10_bit at TRNG0_ENT10.B14;
    sbit  ENT15_TRNG0_ENT10_bit at TRNG0_ENT10.B15;
    sbit  ENT16_TRNG0_ENT10_bit at TRNG0_ENT10.B16;
    sbit  ENT17_TRNG0_ENT10_bit at TRNG0_ENT10.B17;
    sbit  ENT18_TRNG0_ENT10_bit at TRNG0_ENT10.B18;
    sbit  ENT19_TRNG0_ENT10_bit at TRNG0_ENT10.B19;
    sbit  ENT20_TRNG0_ENT10_bit at TRNG0_ENT10.B20;
    sbit  ENT21_TRNG0_ENT10_bit at TRNG0_ENT10.B21;
    sbit  ENT22_TRNG0_ENT10_bit at TRNG0_ENT10.B22;
    sbit  ENT23_TRNG0_ENT10_bit at TRNG0_ENT10.B23;
    sbit  ENT24_TRNG0_ENT10_bit at TRNG0_ENT10.B24;
    sbit  ENT25_TRNG0_ENT10_bit at TRNG0_ENT10.B25;
    sbit  ENT26_TRNG0_ENT10_bit at TRNG0_ENT10.B26;
    sbit  ENT27_TRNG0_ENT10_bit at TRNG0_ENT10.B27;
    sbit  ENT28_TRNG0_ENT10_bit at TRNG0_ENT10.B28;
    sbit  ENT29_TRNG0_ENT10_bit at TRNG0_ENT10.B29;
    sbit  ENT30_TRNG0_ENT10_bit at TRNG0_ENT10.B30;
    sbit  ENT31_TRNG0_ENT10_bit at TRNG0_ENT10.B31;

sfr unsigned long   volatile TRNG0_ENT11          absolute 0x400A006C;
    sbit  ENT0_TRNG0_ENT11_bit at TRNG0_ENT11.B0;
    sbit  ENT1_TRNG0_ENT11_bit at TRNG0_ENT11.B1;
    sbit  ENT2_TRNG0_ENT11_bit at TRNG0_ENT11.B2;
    sbit  ENT3_TRNG0_ENT11_bit at TRNG0_ENT11.B3;
    sbit  ENT4_TRNG0_ENT11_bit at TRNG0_ENT11.B4;
    sbit  ENT5_TRNG0_ENT11_bit at TRNG0_ENT11.B5;
    sbit  ENT6_TRNG0_ENT11_bit at TRNG0_ENT11.B6;
    sbit  ENT7_TRNG0_ENT11_bit at TRNG0_ENT11.B7;
    sbit  ENT8_TRNG0_ENT11_bit at TRNG0_ENT11.B8;
    sbit  ENT9_TRNG0_ENT11_bit at TRNG0_ENT11.B9;
    sbit  ENT10_TRNG0_ENT11_bit at TRNG0_ENT11.B10;
    sbit  ENT11_TRNG0_ENT11_bit at TRNG0_ENT11.B11;
    sbit  ENT12_TRNG0_ENT11_bit at TRNG0_ENT11.B12;
    sbit  ENT13_TRNG0_ENT11_bit at TRNG0_ENT11.B13;
    sbit  ENT14_TRNG0_ENT11_bit at TRNG0_ENT11.B14;
    sbit  ENT15_TRNG0_ENT11_bit at TRNG0_ENT11.B15;
    sbit  ENT16_TRNG0_ENT11_bit at TRNG0_ENT11.B16;
    sbit  ENT17_TRNG0_ENT11_bit at TRNG0_ENT11.B17;
    sbit  ENT18_TRNG0_ENT11_bit at TRNG0_ENT11.B18;
    sbit  ENT19_TRNG0_ENT11_bit at TRNG0_ENT11.B19;
    sbit  ENT20_TRNG0_ENT11_bit at TRNG0_ENT11.B20;
    sbit  ENT21_TRNG0_ENT11_bit at TRNG0_ENT11.B21;
    sbit  ENT22_TRNG0_ENT11_bit at TRNG0_ENT11.B22;
    sbit  ENT23_TRNG0_ENT11_bit at TRNG0_ENT11.B23;
    sbit  ENT24_TRNG0_ENT11_bit at TRNG0_ENT11.B24;
    sbit  ENT25_TRNG0_ENT11_bit at TRNG0_ENT11.B25;
    sbit  ENT26_TRNG0_ENT11_bit at TRNG0_ENT11.B26;
    sbit  ENT27_TRNG0_ENT11_bit at TRNG0_ENT11.B27;
    sbit  ENT28_TRNG0_ENT11_bit at TRNG0_ENT11.B28;
    sbit  ENT29_TRNG0_ENT11_bit at TRNG0_ENT11.B29;
    sbit  ENT30_TRNG0_ENT11_bit at TRNG0_ENT11.B30;
    sbit  ENT31_TRNG0_ENT11_bit at TRNG0_ENT11.B31;

sfr unsigned long   volatile TRNG0_ENT12          absolute 0x400A0070;
    sbit  ENT0_TRNG0_ENT12_bit at TRNG0_ENT12.B0;
    sbit  ENT1_TRNG0_ENT12_bit at TRNG0_ENT12.B1;
    sbit  ENT2_TRNG0_ENT12_bit at TRNG0_ENT12.B2;
    sbit  ENT3_TRNG0_ENT12_bit at TRNG0_ENT12.B3;
    sbit  ENT4_TRNG0_ENT12_bit at TRNG0_ENT12.B4;
    sbit  ENT5_TRNG0_ENT12_bit at TRNG0_ENT12.B5;
    sbit  ENT6_TRNG0_ENT12_bit at TRNG0_ENT12.B6;
    sbit  ENT7_TRNG0_ENT12_bit at TRNG0_ENT12.B7;
    sbit  ENT8_TRNG0_ENT12_bit at TRNG0_ENT12.B8;
    sbit  ENT9_TRNG0_ENT12_bit at TRNG0_ENT12.B9;
    sbit  ENT10_TRNG0_ENT12_bit at TRNG0_ENT12.B10;
    sbit  ENT11_TRNG0_ENT12_bit at TRNG0_ENT12.B11;
    sbit  ENT12_TRNG0_ENT12_bit at TRNG0_ENT12.B12;
    sbit  ENT13_TRNG0_ENT12_bit at TRNG0_ENT12.B13;
    sbit  ENT14_TRNG0_ENT12_bit at TRNG0_ENT12.B14;
    sbit  ENT15_TRNG0_ENT12_bit at TRNG0_ENT12.B15;
    sbit  ENT16_TRNG0_ENT12_bit at TRNG0_ENT12.B16;
    sbit  ENT17_TRNG0_ENT12_bit at TRNG0_ENT12.B17;
    sbit  ENT18_TRNG0_ENT12_bit at TRNG0_ENT12.B18;
    sbit  ENT19_TRNG0_ENT12_bit at TRNG0_ENT12.B19;
    sbit  ENT20_TRNG0_ENT12_bit at TRNG0_ENT12.B20;
    sbit  ENT21_TRNG0_ENT12_bit at TRNG0_ENT12.B21;
    sbit  ENT22_TRNG0_ENT12_bit at TRNG0_ENT12.B22;
    sbit  ENT23_TRNG0_ENT12_bit at TRNG0_ENT12.B23;
    sbit  ENT24_TRNG0_ENT12_bit at TRNG0_ENT12.B24;
    sbit  ENT25_TRNG0_ENT12_bit at TRNG0_ENT12.B25;
    sbit  ENT26_TRNG0_ENT12_bit at TRNG0_ENT12.B26;
    sbit  ENT27_TRNG0_ENT12_bit at TRNG0_ENT12.B27;
    sbit  ENT28_TRNG0_ENT12_bit at TRNG0_ENT12.B28;
    sbit  ENT29_TRNG0_ENT12_bit at TRNG0_ENT12.B29;
    sbit  ENT30_TRNG0_ENT12_bit at TRNG0_ENT12.B30;
    sbit  ENT31_TRNG0_ENT12_bit at TRNG0_ENT12.B31;

sfr unsigned long   volatile TRNG0_ENT13          absolute 0x400A0074;
    sbit  ENT0_TRNG0_ENT13_bit at TRNG0_ENT13.B0;
    sbit  ENT1_TRNG0_ENT13_bit at TRNG0_ENT13.B1;
    sbit  ENT2_TRNG0_ENT13_bit at TRNG0_ENT13.B2;
    sbit  ENT3_TRNG0_ENT13_bit at TRNG0_ENT13.B3;
    sbit  ENT4_TRNG0_ENT13_bit at TRNG0_ENT13.B4;
    sbit  ENT5_TRNG0_ENT13_bit at TRNG0_ENT13.B5;
    sbit  ENT6_TRNG0_ENT13_bit at TRNG0_ENT13.B6;
    sbit  ENT7_TRNG0_ENT13_bit at TRNG0_ENT13.B7;
    sbit  ENT8_TRNG0_ENT13_bit at TRNG0_ENT13.B8;
    sbit  ENT9_TRNG0_ENT13_bit at TRNG0_ENT13.B9;
    sbit  ENT10_TRNG0_ENT13_bit at TRNG0_ENT13.B10;
    sbit  ENT11_TRNG0_ENT13_bit at TRNG0_ENT13.B11;
    sbit  ENT12_TRNG0_ENT13_bit at TRNG0_ENT13.B12;
    sbit  ENT13_TRNG0_ENT13_bit at TRNG0_ENT13.B13;
    sbit  ENT14_TRNG0_ENT13_bit at TRNG0_ENT13.B14;
    sbit  ENT15_TRNG0_ENT13_bit at TRNG0_ENT13.B15;
    sbit  ENT16_TRNG0_ENT13_bit at TRNG0_ENT13.B16;
    sbit  ENT17_TRNG0_ENT13_bit at TRNG0_ENT13.B17;
    sbit  ENT18_TRNG0_ENT13_bit at TRNG0_ENT13.B18;
    sbit  ENT19_TRNG0_ENT13_bit at TRNG0_ENT13.B19;
    sbit  ENT20_TRNG0_ENT13_bit at TRNG0_ENT13.B20;
    sbit  ENT21_TRNG0_ENT13_bit at TRNG0_ENT13.B21;
    sbit  ENT22_TRNG0_ENT13_bit at TRNG0_ENT13.B22;
    sbit  ENT23_TRNG0_ENT13_bit at TRNG0_ENT13.B23;
    sbit  ENT24_TRNG0_ENT13_bit at TRNG0_ENT13.B24;
    sbit  ENT25_TRNG0_ENT13_bit at TRNG0_ENT13.B25;
    sbit  ENT26_TRNG0_ENT13_bit at TRNG0_ENT13.B26;
    sbit  ENT27_TRNG0_ENT13_bit at TRNG0_ENT13.B27;
    sbit  ENT28_TRNG0_ENT13_bit at TRNG0_ENT13.B28;
    sbit  ENT29_TRNG0_ENT13_bit at TRNG0_ENT13.B29;
    sbit  ENT30_TRNG0_ENT13_bit at TRNG0_ENT13.B30;
    sbit  ENT31_TRNG0_ENT13_bit at TRNG0_ENT13.B31;

sfr unsigned long   volatile TRNG0_ENT14          absolute 0x400A0078;
    sbit  ENT0_TRNG0_ENT14_bit at TRNG0_ENT14.B0;
    sbit  ENT1_TRNG0_ENT14_bit at TRNG0_ENT14.B1;
    sbit  ENT2_TRNG0_ENT14_bit at TRNG0_ENT14.B2;
    sbit  ENT3_TRNG0_ENT14_bit at TRNG0_ENT14.B3;
    sbit  ENT4_TRNG0_ENT14_bit at TRNG0_ENT14.B4;
    sbit  ENT5_TRNG0_ENT14_bit at TRNG0_ENT14.B5;
    sbit  ENT6_TRNG0_ENT14_bit at TRNG0_ENT14.B6;
    sbit  ENT7_TRNG0_ENT14_bit at TRNG0_ENT14.B7;
    sbit  ENT8_TRNG0_ENT14_bit at TRNG0_ENT14.B8;
    sbit  ENT9_TRNG0_ENT14_bit at TRNG0_ENT14.B9;
    sbit  ENT10_TRNG0_ENT14_bit at TRNG0_ENT14.B10;
    sbit  ENT11_TRNG0_ENT14_bit at TRNG0_ENT14.B11;
    sbit  ENT12_TRNG0_ENT14_bit at TRNG0_ENT14.B12;
    sbit  ENT13_TRNG0_ENT14_bit at TRNG0_ENT14.B13;
    sbit  ENT14_TRNG0_ENT14_bit at TRNG0_ENT14.B14;
    sbit  ENT15_TRNG0_ENT14_bit at TRNG0_ENT14.B15;
    sbit  ENT16_TRNG0_ENT14_bit at TRNG0_ENT14.B16;
    sbit  ENT17_TRNG0_ENT14_bit at TRNG0_ENT14.B17;
    sbit  ENT18_TRNG0_ENT14_bit at TRNG0_ENT14.B18;
    sbit  ENT19_TRNG0_ENT14_bit at TRNG0_ENT14.B19;
    sbit  ENT20_TRNG0_ENT14_bit at TRNG0_ENT14.B20;
    sbit  ENT21_TRNG0_ENT14_bit at TRNG0_ENT14.B21;
    sbit  ENT22_TRNG0_ENT14_bit at TRNG0_ENT14.B22;
    sbit  ENT23_TRNG0_ENT14_bit at TRNG0_ENT14.B23;
    sbit  ENT24_TRNG0_ENT14_bit at TRNG0_ENT14.B24;
    sbit  ENT25_TRNG0_ENT14_bit at TRNG0_ENT14.B25;
    sbit  ENT26_TRNG0_ENT14_bit at TRNG0_ENT14.B26;
    sbit  ENT27_TRNG0_ENT14_bit at TRNG0_ENT14.B27;
    sbit  ENT28_TRNG0_ENT14_bit at TRNG0_ENT14.B28;
    sbit  ENT29_TRNG0_ENT14_bit at TRNG0_ENT14.B29;
    sbit  ENT30_TRNG0_ENT14_bit at TRNG0_ENT14.B30;
    sbit  ENT31_TRNG0_ENT14_bit at TRNG0_ENT14.B31;

sfr unsigned long   volatile TRNG0_ENT15          absolute 0x400A007C;
    sbit  ENT0_TRNG0_ENT15_bit at TRNG0_ENT15.B0;
    sbit  ENT1_TRNG0_ENT15_bit at TRNG0_ENT15.B1;
    sbit  ENT2_TRNG0_ENT15_bit at TRNG0_ENT15.B2;
    sbit  ENT3_TRNG0_ENT15_bit at TRNG0_ENT15.B3;
    sbit  ENT4_TRNG0_ENT15_bit at TRNG0_ENT15.B4;
    sbit  ENT5_TRNG0_ENT15_bit at TRNG0_ENT15.B5;
    sbit  ENT6_TRNG0_ENT15_bit at TRNG0_ENT15.B6;
    sbit  ENT7_TRNG0_ENT15_bit at TRNG0_ENT15.B7;
    sbit  ENT8_TRNG0_ENT15_bit at TRNG0_ENT15.B8;
    sbit  ENT9_TRNG0_ENT15_bit at TRNG0_ENT15.B9;
    sbit  ENT10_TRNG0_ENT15_bit at TRNG0_ENT15.B10;
    sbit  ENT11_TRNG0_ENT15_bit at TRNG0_ENT15.B11;
    sbit  ENT12_TRNG0_ENT15_bit at TRNG0_ENT15.B12;
    sbit  ENT13_TRNG0_ENT15_bit at TRNG0_ENT15.B13;
    sbit  ENT14_TRNG0_ENT15_bit at TRNG0_ENT15.B14;
    sbit  ENT15_TRNG0_ENT15_bit at TRNG0_ENT15.B15;
    sbit  ENT16_TRNG0_ENT15_bit at TRNG0_ENT15.B16;
    sbit  ENT17_TRNG0_ENT15_bit at TRNG0_ENT15.B17;
    sbit  ENT18_TRNG0_ENT15_bit at TRNG0_ENT15.B18;
    sbit  ENT19_TRNG0_ENT15_bit at TRNG0_ENT15.B19;
    sbit  ENT20_TRNG0_ENT15_bit at TRNG0_ENT15.B20;
    sbit  ENT21_TRNG0_ENT15_bit at TRNG0_ENT15.B21;
    sbit  ENT22_TRNG0_ENT15_bit at TRNG0_ENT15.B22;
    sbit  ENT23_TRNG0_ENT15_bit at TRNG0_ENT15.B23;
    sbit  ENT24_TRNG0_ENT15_bit at TRNG0_ENT15.B24;
    sbit  ENT25_TRNG0_ENT15_bit at TRNG0_ENT15.B25;
    sbit  ENT26_TRNG0_ENT15_bit at TRNG0_ENT15.B26;
    sbit  ENT27_TRNG0_ENT15_bit at TRNG0_ENT15.B27;
    sbit  ENT28_TRNG0_ENT15_bit at TRNG0_ENT15.B28;
    sbit  ENT29_TRNG0_ENT15_bit at TRNG0_ENT15.B29;
    sbit  ENT30_TRNG0_ENT15_bit at TRNG0_ENT15.B30;
    sbit  ENT31_TRNG0_ENT15_bit at TRNG0_ENT15.B31;

sfr unsigned long   volatile TRNG0_PKRCNT10       absolute 0x400A0080;
    const register unsigned short int PKR_0_CT0 = 0;
    sbit  PKR_0_CT0_bit at TRNG0_PKRCNT10.B0;
    const register unsigned short int PKR_0_CT1 = 1;
    sbit  PKR_0_CT1_bit at TRNG0_PKRCNT10.B1;
    const register unsigned short int PKR_0_CT2 = 2;
    sbit  PKR_0_CT2_bit at TRNG0_PKRCNT10.B2;
    const register unsigned short int PKR_0_CT3 = 3;
    sbit  PKR_0_CT3_bit at TRNG0_PKRCNT10.B3;
    const register unsigned short int PKR_0_CT4 = 4;
    sbit  PKR_0_CT4_bit at TRNG0_PKRCNT10.B4;
    const register unsigned short int PKR_0_CT5 = 5;
    sbit  PKR_0_CT5_bit at TRNG0_PKRCNT10.B5;
    const register unsigned short int PKR_0_CT6 = 6;
    sbit  PKR_0_CT6_bit at TRNG0_PKRCNT10.B6;
    const register unsigned short int PKR_0_CT7 = 7;
    sbit  PKR_0_CT7_bit at TRNG0_PKRCNT10.B7;
    const register unsigned short int PKR_0_CT8 = 8;
    sbit  PKR_0_CT8_bit at TRNG0_PKRCNT10.B8;
    const register unsigned short int PKR_0_CT9 = 9;
    sbit  PKR_0_CT9_bit at TRNG0_PKRCNT10.B9;
    const register unsigned short int PKR_0_CT10 = 10;
    sbit  PKR_0_CT10_bit at TRNG0_PKRCNT10.B10;
    const register unsigned short int PKR_0_CT11 = 11;
    sbit  PKR_0_CT11_bit at TRNG0_PKRCNT10.B11;
    const register unsigned short int PKR_0_CT12 = 12;
    sbit  PKR_0_CT12_bit at TRNG0_PKRCNT10.B12;
    const register unsigned short int PKR_0_CT13 = 13;
    sbit  PKR_0_CT13_bit at TRNG0_PKRCNT10.B13;
    const register unsigned short int PKR_0_CT14 = 14;
    sbit  PKR_0_CT14_bit at TRNG0_PKRCNT10.B14;
    const register unsigned short int PKR_0_CT15 = 15;
    sbit  PKR_0_CT15_bit at TRNG0_PKRCNT10.B15;
    const register unsigned short int PKR_1_CT0 = 16;
    sbit  PKR_1_CT0_bit at TRNG0_PKRCNT10.B16;
    const register unsigned short int PKR_1_CT1 = 17;
    sbit  PKR_1_CT1_bit at TRNG0_PKRCNT10.B17;
    const register unsigned short int PKR_1_CT2 = 18;
    sbit  PKR_1_CT2_bit at TRNG0_PKRCNT10.B18;
    const register unsigned short int PKR_1_CT3 = 19;
    sbit  PKR_1_CT3_bit at TRNG0_PKRCNT10.B19;
    const register unsigned short int PKR_1_CT4 = 20;
    sbit  PKR_1_CT4_bit at TRNG0_PKRCNT10.B20;
    const register unsigned short int PKR_1_CT5 = 21;
    sbit  PKR_1_CT5_bit at TRNG0_PKRCNT10.B21;
    const register unsigned short int PKR_1_CT6 = 22;
    sbit  PKR_1_CT6_bit at TRNG0_PKRCNT10.B22;
    const register unsigned short int PKR_1_CT7 = 23;
    sbit  PKR_1_CT7_bit at TRNG0_PKRCNT10.B23;
    const register unsigned short int PKR_1_CT8 = 24;
    sbit  PKR_1_CT8_bit at TRNG0_PKRCNT10.B24;
    const register unsigned short int PKR_1_CT9 = 25;
    sbit  PKR_1_CT9_bit at TRNG0_PKRCNT10.B25;
    const register unsigned short int PKR_1_CT10 = 26;
    sbit  PKR_1_CT10_bit at TRNG0_PKRCNT10.B26;
    const register unsigned short int PKR_1_CT11 = 27;
    sbit  PKR_1_CT11_bit at TRNG0_PKRCNT10.B27;
    const register unsigned short int PKR_1_CT12 = 28;
    sbit  PKR_1_CT12_bit at TRNG0_PKRCNT10.B28;
    const register unsigned short int PKR_1_CT13 = 29;
    sbit  PKR_1_CT13_bit at TRNG0_PKRCNT10.B29;
    const register unsigned short int PKR_1_CT14 = 30;
    sbit  PKR_1_CT14_bit at TRNG0_PKRCNT10.B30;
    const register unsigned short int PKR_1_CT15 = 31;
    sbit  PKR_1_CT15_bit at TRNG0_PKRCNT10.B31;

sfr unsigned long   volatile TRNG0_PKRCNT32       absolute 0x400A0084;
    const register unsigned short int PKR_2_CT0 = 0;
    sbit  PKR_2_CT0_bit at TRNG0_PKRCNT32.B0;
    const register unsigned short int PKR_2_CT1 = 1;
    sbit  PKR_2_CT1_bit at TRNG0_PKRCNT32.B1;
    const register unsigned short int PKR_2_CT2 = 2;
    sbit  PKR_2_CT2_bit at TRNG0_PKRCNT32.B2;
    const register unsigned short int PKR_2_CT3 = 3;
    sbit  PKR_2_CT3_bit at TRNG0_PKRCNT32.B3;
    const register unsigned short int PKR_2_CT4 = 4;
    sbit  PKR_2_CT4_bit at TRNG0_PKRCNT32.B4;
    const register unsigned short int PKR_2_CT5 = 5;
    sbit  PKR_2_CT5_bit at TRNG0_PKRCNT32.B5;
    const register unsigned short int PKR_2_CT6 = 6;
    sbit  PKR_2_CT6_bit at TRNG0_PKRCNT32.B6;
    const register unsigned short int PKR_2_CT7 = 7;
    sbit  PKR_2_CT7_bit at TRNG0_PKRCNT32.B7;
    const register unsigned short int PKR_2_CT8 = 8;
    sbit  PKR_2_CT8_bit at TRNG0_PKRCNT32.B8;
    const register unsigned short int PKR_2_CT9 = 9;
    sbit  PKR_2_CT9_bit at TRNG0_PKRCNT32.B9;
    const register unsigned short int PKR_2_CT10 = 10;
    sbit  PKR_2_CT10_bit at TRNG0_PKRCNT32.B10;
    const register unsigned short int PKR_2_CT11 = 11;
    sbit  PKR_2_CT11_bit at TRNG0_PKRCNT32.B11;
    const register unsigned short int PKR_2_CT12 = 12;
    sbit  PKR_2_CT12_bit at TRNG0_PKRCNT32.B12;
    const register unsigned short int PKR_2_CT13 = 13;
    sbit  PKR_2_CT13_bit at TRNG0_PKRCNT32.B13;
    const register unsigned short int PKR_2_CT14 = 14;
    sbit  PKR_2_CT14_bit at TRNG0_PKRCNT32.B14;
    const register unsigned short int PKR_2_CT15 = 15;
    sbit  PKR_2_CT15_bit at TRNG0_PKRCNT32.B15;
    const register unsigned short int PKR_3_CT0 = 16;
    sbit  PKR_3_CT0_bit at TRNG0_PKRCNT32.B16;
    const register unsigned short int PKR_3_CT1 = 17;
    sbit  PKR_3_CT1_bit at TRNG0_PKRCNT32.B17;
    const register unsigned short int PKR_3_CT2 = 18;
    sbit  PKR_3_CT2_bit at TRNG0_PKRCNT32.B18;
    const register unsigned short int PKR_3_CT3 = 19;
    sbit  PKR_3_CT3_bit at TRNG0_PKRCNT32.B19;
    const register unsigned short int PKR_3_CT4 = 20;
    sbit  PKR_3_CT4_bit at TRNG0_PKRCNT32.B20;
    const register unsigned short int PKR_3_CT5 = 21;
    sbit  PKR_3_CT5_bit at TRNG0_PKRCNT32.B21;
    const register unsigned short int PKR_3_CT6 = 22;
    sbit  PKR_3_CT6_bit at TRNG0_PKRCNT32.B22;
    const register unsigned short int PKR_3_CT7 = 23;
    sbit  PKR_3_CT7_bit at TRNG0_PKRCNT32.B23;
    const register unsigned short int PKR_3_CT8 = 24;
    sbit  PKR_3_CT8_bit at TRNG0_PKRCNT32.B24;
    const register unsigned short int PKR_3_CT9 = 25;
    sbit  PKR_3_CT9_bit at TRNG0_PKRCNT32.B25;
    const register unsigned short int PKR_3_CT10 = 26;
    sbit  PKR_3_CT10_bit at TRNG0_PKRCNT32.B26;
    const register unsigned short int PKR_3_CT11 = 27;
    sbit  PKR_3_CT11_bit at TRNG0_PKRCNT32.B27;
    const register unsigned short int PKR_3_CT12 = 28;
    sbit  PKR_3_CT12_bit at TRNG0_PKRCNT32.B28;
    const register unsigned short int PKR_3_CT13 = 29;
    sbit  PKR_3_CT13_bit at TRNG0_PKRCNT32.B29;
    const register unsigned short int PKR_3_CT14 = 30;
    sbit  PKR_3_CT14_bit at TRNG0_PKRCNT32.B30;
    const register unsigned short int PKR_3_CT15 = 31;
    sbit  PKR_3_CT15_bit at TRNG0_PKRCNT32.B31;

sfr unsigned long   volatile TRNG0_PKRCNT54       absolute 0x400A0088;
    const register unsigned short int PKR_4_CT0 = 0;
    sbit  PKR_4_CT0_bit at TRNG0_PKRCNT54.B0;
    const register unsigned short int PKR_4_CT1 = 1;
    sbit  PKR_4_CT1_bit at TRNG0_PKRCNT54.B1;
    const register unsigned short int PKR_4_CT2 = 2;
    sbit  PKR_4_CT2_bit at TRNG0_PKRCNT54.B2;
    const register unsigned short int PKR_4_CT3 = 3;
    sbit  PKR_4_CT3_bit at TRNG0_PKRCNT54.B3;
    const register unsigned short int PKR_4_CT4 = 4;
    sbit  PKR_4_CT4_bit at TRNG0_PKRCNT54.B4;
    const register unsigned short int PKR_4_CT5 = 5;
    sbit  PKR_4_CT5_bit at TRNG0_PKRCNT54.B5;
    const register unsigned short int PKR_4_CT6 = 6;
    sbit  PKR_4_CT6_bit at TRNG0_PKRCNT54.B6;
    const register unsigned short int PKR_4_CT7 = 7;
    sbit  PKR_4_CT7_bit at TRNG0_PKRCNT54.B7;
    const register unsigned short int PKR_4_CT8 = 8;
    sbit  PKR_4_CT8_bit at TRNG0_PKRCNT54.B8;
    const register unsigned short int PKR_4_CT9 = 9;
    sbit  PKR_4_CT9_bit at TRNG0_PKRCNT54.B9;
    const register unsigned short int PKR_4_CT10 = 10;
    sbit  PKR_4_CT10_bit at TRNG0_PKRCNT54.B10;
    const register unsigned short int PKR_4_CT11 = 11;
    sbit  PKR_4_CT11_bit at TRNG0_PKRCNT54.B11;
    const register unsigned short int PKR_4_CT12 = 12;
    sbit  PKR_4_CT12_bit at TRNG0_PKRCNT54.B12;
    const register unsigned short int PKR_4_CT13 = 13;
    sbit  PKR_4_CT13_bit at TRNG0_PKRCNT54.B13;
    const register unsigned short int PKR_4_CT14 = 14;
    sbit  PKR_4_CT14_bit at TRNG0_PKRCNT54.B14;
    const register unsigned short int PKR_4_CT15 = 15;
    sbit  PKR_4_CT15_bit at TRNG0_PKRCNT54.B15;
    const register unsigned short int PKR_5_CT0 = 16;
    sbit  PKR_5_CT0_bit at TRNG0_PKRCNT54.B16;
    const register unsigned short int PKR_5_CT1 = 17;
    sbit  PKR_5_CT1_bit at TRNG0_PKRCNT54.B17;
    const register unsigned short int PKR_5_CT2 = 18;
    sbit  PKR_5_CT2_bit at TRNG0_PKRCNT54.B18;
    const register unsigned short int PKR_5_CT3 = 19;
    sbit  PKR_5_CT3_bit at TRNG0_PKRCNT54.B19;
    const register unsigned short int PKR_5_CT4 = 20;
    sbit  PKR_5_CT4_bit at TRNG0_PKRCNT54.B20;
    const register unsigned short int PKR_5_CT5 = 21;
    sbit  PKR_5_CT5_bit at TRNG0_PKRCNT54.B21;
    const register unsigned short int PKR_5_CT6 = 22;
    sbit  PKR_5_CT6_bit at TRNG0_PKRCNT54.B22;
    const register unsigned short int PKR_5_CT7 = 23;
    sbit  PKR_5_CT7_bit at TRNG0_PKRCNT54.B23;
    const register unsigned short int PKR_5_CT8 = 24;
    sbit  PKR_5_CT8_bit at TRNG0_PKRCNT54.B24;
    const register unsigned short int PKR_5_CT9 = 25;
    sbit  PKR_5_CT9_bit at TRNG0_PKRCNT54.B25;
    const register unsigned short int PKR_5_CT10 = 26;
    sbit  PKR_5_CT10_bit at TRNG0_PKRCNT54.B26;
    const register unsigned short int PKR_5_CT11 = 27;
    sbit  PKR_5_CT11_bit at TRNG0_PKRCNT54.B27;
    const register unsigned short int PKR_5_CT12 = 28;
    sbit  PKR_5_CT12_bit at TRNG0_PKRCNT54.B28;
    const register unsigned short int PKR_5_CT13 = 29;
    sbit  PKR_5_CT13_bit at TRNG0_PKRCNT54.B29;
    const register unsigned short int PKR_5_CT14 = 30;
    sbit  PKR_5_CT14_bit at TRNG0_PKRCNT54.B30;
    const register unsigned short int PKR_5_CT15 = 31;
    sbit  PKR_5_CT15_bit at TRNG0_PKRCNT54.B31;

sfr unsigned long   volatile TRNG0_PKRCNT76       absolute 0x400A008C;
    const register unsigned short int PKR_6_CT0 = 0;
    sbit  PKR_6_CT0_bit at TRNG0_PKRCNT76.B0;
    const register unsigned short int PKR_6_CT1 = 1;
    sbit  PKR_6_CT1_bit at TRNG0_PKRCNT76.B1;
    const register unsigned short int PKR_6_CT2 = 2;
    sbit  PKR_6_CT2_bit at TRNG0_PKRCNT76.B2;
    const register unsigned short int PKR_6_CT3 = 3;
    sbit  PKR_6_CT3_bit at TRNG0_PKRCNT76.B3;
    const register unsigned short int PKR_6_CT4 = 4;
    sbit  PKR_6_CT4_bit at TRNG0_PKRCNT76.B4;
    const register unsigned short int PKR_6_CT5 = 5;
    sbit  PKR_6_CT5_bit at TRNG0_PKRCNT76.B5;
    const register unsigned short int PKR_6_CT6 = 6;
    sbit  PKR_6_CT6_bit at TRNG0_PKRCNT76.B6;
    const register unsigned short int PKR_6_CT7 = 7;
    sbit  PKR_6_CT7_bit at TRNG0_PKRCNT76.B7;
    const register unsigned short int PKR_6_CT8 = 8;
    sbit  PKR_6_CT8_bit at TRNG0_PKRCNT76.B8;
    const register unsigned short int PKR_6_CT9 = 9;
    sbit  PKR_6_CT9_bit at TRNG0_PKRCNT76.B9;
    const register unsigned short int PKR_6_CT10 = 10;
    sbit  PKR_6_CT10_bit at TRNG0_PKRCNT76.B10;
    const register unsigned short int PKR_6_CT11 = 11;
    sbit  PKR_6_CT11_bit at TRNG0_PKRCNT76.B11;
    const register unsigned short int PKR_6_CT12 = 12;
    sbit  PKR_6_CT12_bit at TRNG0_PKRCNT76.B12;
    const register unsigned short int PKR_6_CT13 = 13;
    sbit  PKR_6_CT13_bit at TRNG0_PKRCNT76.B13;
    const register unsigned short int PKR_6_CT14 = 14;
    sbit  PKR_6_CT14_bit at TRNG0_PKRCNT76.B14;
    const register unsigned short int PKR_6_CT15 = 15;
    sbit  PKR_6_CT15_bit at TRNG0_PKRCNT76.B15;
    const register unsigned short int PKR_7_CT0 = 16;
    sbit  PKR_7_CT0_bit at TRNG0_PKRCNT76.B16;
    const register unsigned short int PKR_7_CT1 = 17;
    sbit  PKR_7_CT1_bit at TRNG0_PKRCNT76.B17;
    const register unsigned short int PKR_7_CT2 = 18;
    sbit  PKR_7_CT2_bit at TRNG0_PKRCNT76.B18;
    const register unsigned short int PKR_7_CT3 = 19;
    sbit  PKR_7_CT3_bit at TRNG0_PKRCNT76.B19;
    const register unsigned short int PKR_7_CT4 = 20;
    sbit  PKR_7_CT4_bit at TRNG0_PKRCNT76.B20;
    const register unsigned short int PKR_7_CT5 = 21;
    sbit  PKR_7_CT5_bit at TRNG0_PKRCNT76.B21;
    const register unsigned short int PKR_7_CT6 = 22;
    sbit  PKR_7_CT6_bit at TRNG0_PKRCNT76.B22;
    const register unsigned short int PKR_7_CT7 = 23;
    sbit  PKR_7_CT7_bit at TRNG0_PKRCNT76.B23;
    const register unsigned short int PKR_7_CT8 = 24;
    sbit  PKR_7_CT8_bit at TRNG0_PKRCNT76.B24;
    const register unsigned short int PKR_7_CT9 = 25;
    sbit  PKR_7_CT9_bit at TRNG0_PKRCNT76.B25;
    const register unsigned short int PKR_7_CT10 = 26;
    sbit  PKR_7_CT10_bit at TRNG0_PKRCNT76.B26;
    const register unsigned short int PKR_7_CT11 = 27;
    sbit  PKR_7_CT11_bit at TRNG0_PKRCNT76.B27;
    const register unsigned short int PKR_7_CT12 = 28;
    sbit  PKR_7_CT12_bit at TRNG0_PKRCNT76.B28;
    const register unsigned short int PKR_7_CT13 = 29;
    sbit  PKR_7_CT13_bit at TRNG0_PKRCNT76.B29;
    const register unsigned short int PKR_7_CT14 = 30;
    sbit  PKR_7_CT14_bit at TRNG0_PKRCNT76.B30;
    const register unsigned short int PKR_7_CT15 = 31;
    sbit  PKR_7_CT15_bit at TRNG0_PKRCNT76.B31;

sfr unsigned long   volatile TRNG0_PKRCNT98       absolute 0x400A0090;
    const register unsigned short int PKR_8_CT0 = 0;
    sbit  PKR_8_CT0_bit at TRNG0_PKRCNT98.B0;
    const register unsigned short int PKR_8_CT1 = 1;
    sbit  PKR_8_CT1_bit at TRNG0_PKRCNT98.B1;
    const register unsigned short int PKR_8_CT2 = 2;
    sbit  PKR_8_CT2_bit at TRNG0_PKRCNT98.B2;
    const register unsigned short int PKR_8_CT3 = 3;
    sbit  PKR_8_CT3_bit at TRNG0_PKRCNT98.B3;
    const register unsigned short int PKR_8_CT4 = 4;
    sbit  PKR_8_CT4_bit at TRNG0_PKRCNT98.B4;
    const register unsigned short int PKR_8_CT5 = 5;
    sbit  PKR_8_CT5_bit at TRNG0_PKRCNT98.B5;
    const register unsigned short int PKR_8_CT6 = 6;
    sbit  PKR_8_CT6_bit at TRNG0_PKRCNT98.B6;
    const register unsigned short int PKR_8_CT7 = 7;
    sbit  PKR_8_CT7_bit at TRNG0_PKRCNT98.B7;
    const register unsigned short int PKR_8_CT8 = 8;
    sbit  PKR_8_CT8_bit at TRNG0_PKRCNT98.B8;
    const register unsigned short int PKR_8_CT9 = 9;
    sbit  PKR_8_CT9_bit at TRNG0_PKRCNT98.B9;
    const register unsigned short int PKR_8_CT10 = 10;
    sbit  PKR_8_CT10_bit at TRNG0_PKRCNT98.B10;
    const register unsigned short int PKR_8_CT11 = 11;
    sbit  PKR_8_CT11_bit at TRNG0_PKRCNT98.B11;
    const register unsigned short int PKR_8_CT12 = 12;
    sbit  PKR_8_CT12_bit at TRNG0_PKRCNT98.B12;
    const register unsigned short int PKR_8_CT13 = 13;
    sbit  PKR_8_CT13_bit at TRNG0_PKRCNT98.B13;
    const register unsigned short int PKR_8_CT14 = 14;
    sbit  PKR_8_CT14_bit at TRNG0_PKRCNT98.B14;
    const register unsigned short int PKR_8_CT15 = 15;
    sbit  PKR_8_CT15_bit at TRNG0_PKRCNT98.B15;
    const register unsigned short int PKR_9_CT0 = 16;
    sbit  PKR_9_CT0_bit at TRNG0_PKRCNT98.B16;
    const register unsigned short int PKR_9_CT1 = 17;
    sbit  PKR_9_CT1_bit at TRNG0_PKRCNT98.B17;
    const register unsigned short int PKR_9_CT2 = 18;
    sbit  PKR_9_CT2_bit at TRNG0_PKRCNT98.B18;
    const register unsigned short int PKR_9_CT3 = 19;
    sbit  PKR_9_CT3_bit at TRNG0_PKRCNT98.B19;
    const register unsigned short int PKR_9_CT4 = 20;
    sbit  PKR_9_CT4_bit at TRNG0_PKRCNT98.B20;
    const register unsigned short int PKR_9_CT5 = 21;
    sbit  PKR_9_CT5_bit at TRNG0_PKRCNT98.B21;
    const register unsigned short int PKR_9_CT6 = 22;
    sbit  PKR_9_CT6_bit at TRNG0_PKRCNT98.B22;
    const register unsigned short int PKR_9_CT7 = 23;
    sbit  PKR_9_CT7_bit at TRNG0_PKRCNT98.B23;
    const register unsigned short int PKR_9_CT8 = 24;
    sbit  PKR_9_CT8_bit at TRNG0_PKRCNT98.B24;
    const register unsigned short int PKR_9_CT9 = 25;
    sbit  PKR_9_CT9_bit at TRNG0_PKRCNT98.B25;
    const register unsigned short int PKR_9_CT10 = 26;
    sbit  PKR_9_CT10_bit at TRNG0_PKRCNT98.B26;
    const register unsigned short int PKR_9_CT11 = 27;
    sbit  PKR_9_CT11_bit at TRNG0_PKRCNT98.B27;
    const register unsigned short int PKR_9_CT12 = 28;
    sbit  PKR_9_CT12_bit at TRNG0_PKRCNT98.B28;
    const register unsigned short int PKR_9_CT13 = 29;
    sbit  PKR_9_CT13_bit at TRNG0_PKRCNT98.B29;
    const register unsigned short int PKR_9_CT14 = 30;
    sbit  PKR_9_CT14_bit at TRNG0_PKRCNT98.B30;
    const register unsigned short int PKR_9_CT15 = 31;
    sbit  PKR_9_CT15_bit at TRNG0_PKRCNT98.B31;

sfr unsigned long   volatile TRNG0_PKRCNTBA       absolute 0x400A0094;
    const register unsigned short int PKR_A_CT0 = 0;
    sbit  PKR_A_CT0_bit at TRNG0_PKRCNTBA.B0;
    const register unsigned short int PKR_A_CT1 = 1;
    sbit  PKR_A_CT1_bit at TRNG0_PKRCNTBA.B1;
    const register unsigned short int PKR_A_CT2 = 2;
    sbit  PKR_A_CT2_bit at TRNG0_PKRCNTBA.B2;
    const register unsigned short int PKR_A_CT3 = 3;
    sbit  PKR_A_CT3_bit at TRNG0_PKRCNTBA.B3;
    const register unsigned short int PKR_A_CT4 = 4;
    sbit  PKR_A_CT4_bit at TRNG0_PKRCNTBA.B4;
    const register unsigned short int PKR_A_CT5 = 5;
    sbit  PKR_A_CT5_bit at TRNG0_PKRCNTBA.B5;
    const register unsigned short int PKR_A_CT6 = 6;
    sbit  PKR_A_CT6_bit at TRNG0_PKRCNTBA.B6;
    const register unsigned short int PKR_A_CT7 = 7;
    sbit  PKR_A_CT7_bit at TRNG0_PKRCNTBA.B7;
    const register unsigned short int PKR_A_CT8 = 8;
    sbit  PKR_A_CT8_bit at TRNG0_PKRCNTBA.B8;
    const register unsigned short int PKR_A_CT9 = 9;
    sbit  PKR_A_CT9_bit at TRNG0_PKRCNTBA.B9;
    const register unsigned short int PKR_A_CT10 = 10;
    sbit  PKR_A_CT10_bit at TRNG0_PKRCNTBA.B10;
    const register unsigned short int PKR_A_CT11 = 11;
    sbit  PKR_A_CT11_bit at TRNG0_PKRCNTBA.B11;
    const register unsigned short int PKR_A_CT12 = 12;
    sbit  PKR_A_CT12_bit at TRNG0_PKRCNTBA.B12;
    const register unsigned short int PKR_A_CT13 = 13;
    sbit  PKR_A_CT13_bit at TRNG0_PKRCNTBA.B13;
    const register unsigned short int PKR_A_CT14 = 14;
    sbit  PKR_A_CT14_bit at TRNG0_PKRCNTBA.B14;
    const register unsigned short int PKR_A_CT15 = 15;
    sbit  PKR_A_CT15_bit at TRNG0_PKRCNTBA.B15;
    const register unsigned short int PKR_B_CT0 = 16;
    sbit  PKR_B_CT0_bit at TRNG0_PKRCNTBA.B16;
    const register unsigned short int PKR_B_CT1 = 17;
    sbit  PKR_B_CT1_bit at TRNG0_PKRCNTBA.B17;
    const register unsigned short int PKR_B_CT2 = 18;
    sbit  PKR_B_CT2_bit at TRNG0_PKRCNTBA.B18;
    const register unsigned short int PKR_B_CT3 = 19;
    sbit  PKR_B_CT3_bit at TRNG0_PKRCNTBA.B19;
    const register unsigned short int PKR_B_CT4 = 20;
    sbit  PKR_B_CT4_bit at TRNG0_PKRCNTBA.B20;
    const register unsigned short int PKR_B_CT5 = 21;
    sbit  PKR_B_CT5_bit at TRNG0_PKRCNTBA.B21;
    const register unsigned short int PKR_B_CT6 = 22;
    sbit  PKR_B_CT6_bit at TRNG0_PKRCNTBA.B22;
    const register unsigned short int PKR_B_CT7 = 23;
    sbit  PKR_B_CT7_bit at TRNG0_PKRCNTBA.B23;
    const register unsigned short int PKR_B_CT8 = 24;
    sbit  PKR_B_CT8_bit at TRNG0_PKRCNTBA.B24;
    const register unsigned short int PKR_B_CT9 = 25;
    sbit  PKR_B_CT9_bit at TRNG0_PKRCNTBA.B25;
    const register unsigned short int PKR_B_CT10 = 26;
    sbit  PKR_B_CT10_bit at TRNG0_PKRCNTBA.B26;
    const register unsigned short int PKR_B_CT11 = 27;
    sbit  PKR_B_CT11_bit at TRNG0_PKRCNTBA.B27;
    const register unsigned short int PKR_B_CT12 = 28;
    sbit  PKR_B_CT12_bit at TRNG0_PKRCNTBA.B28;
    const register unsigned short int PKR_B_CT13 = 29;
    sbit  PKR_B_CT13_bit at TRNG0_PKRCNTBA.B29;
    const register unsigned short int PKR_B_CT14 = 30;
    sbit  PKR_B_CT14_bit at TRNG0_PKRCNTBA.B30;
    const register unsigned short int PKR_B_CT15 = 31;
    sbit  PKR_B_CT15_bit at TRNG0_PKRCNTBA.B31;

sfr unsigned long   volatile TRNG0_PKRCNTDC       absolute 0x400A0098;
    const register unsigned short int PKR_C_CT0 = 0;
    sbit  PKR_C_CT0_bit at TRNG0_PKRCNTDC.B0;
    const register unsigned short int PKR_C_CT1 = 1;
    sbit  PKR_C_CT1_bit at TRNG0_PKRCNTDC.B1;
    const register unsigned short int PKR_C_CT2 = 2;
    sbit  PKR_C_CT2_bit at TRNG0_PKRCNTDC.B2;
    const register unsigned short int PKR_C_CT3 = 3;
    sbit  PKR_C_CT3_bit at TRNG0_PKRCNTDC.B3;
    const register unsigned short int PKR_C_CT4 = 4;
    sbit  PKR_C_CT4_bit at TRNG0_PKRCNTDC.B4;
    const register unsigned short int PKR_C_CT5 = 5;
    sbit  PKR_C_CT5_bit at TRNG0_PKRCNTDC.B5;
    const register unsigned short int PKR_C_CT6 = 6;
    sbit  PKR_C_CT6_bit at TRNG0_PKRCNTDC.B6;
    const register unsigned short int PKR_C_CT7 = 7;
    sbit  PKR_C_CT7_bit at TRNG0_PKRCNTDC.B7;
    const register unsigned short int PKR_C_CT8 = 8;
    sbit  PKR_C_CT8_bit at TRNG0_PKRCNTDC.B8;
    const register unsigned short int PKR_C_CT9 = 9;
    sbit  PKR_C_CT9_bit at TRNG0_PKRCNTDC.B9;
    const register unsigned short int PKR_C_CT10 = 10;
    sbit  PKR_C_CT10_bit at TRNG0_PKRCNTDC.B10;
    const register unsigned short int PKR_C_CT11 = 11;
    sbit  PKR_C_CT11_bit at TRNG0_PKRCNTDC.B11;
    const register unsigned short int PKR_C_CT12 = 12;
    sbit  PKR_C_CT12_bit at TRNG0_PKRCNTDC.B12;
    const register unsigned short int PKR_C_CT13 = 13;
    sbit  PKR_C_CT13_bit at TRNG0_PKRCNTDC.B13;
    const register unsigned short int PKR_C_CT14 = 14;
    sbit  PKR_C_CT14_bit at TRNG0_PKRCNTDC.B14;
    const register unsigned short int PKR_C_CT15 = 15;
    sbit  PKR_C_CT15_bit at TRNG0_PKRCNTDC.B15;
    const register unsigned short int PKR_D_CT0 = 16;
    sbit  PKR_D_CT0_bit at TRNG0_PKRCNTDC.B16;
    const register unsigned short int PKR_D_CT1 = 17;
    sbit  PKR_D_CT1_bit at TRNG0_PKRCNTDC.B17;
    const register unsigned short int PKR_D_CT2 = 18;
    sbit  PKR_D_CT2_bit at TRNG0_PKRCNTDC.B18;
    const register unsigned short int PKR_D_CT3 = 19;
    sbit  PKR_D_CT3_bit at TRNG0_PKRCNTDC.B19;
    const register unsigned short int PKR_D_CT4 = 20;
    sbit  PKR_D_CT4_bit at TRNG0_PKRCNTDC.B20;
    const register unsigned short int PKR_D_CT5 = 21;
    sbit  PKR_D_CT5_bit at TRNG0_PKRCNTDC.B21;
    const register unsigned short int PKR_D_CT6 = 22;
    sbit  PKR_D_CT6_bit at TRNG0_PKRCNTDC.B22;
    const register unsigned short int PKR_D_CT7 = 23;
    sbit  PKR_D_CT7_bit at TRNG0_PKRCNTDC.B23;
    const register unsigned short int PKR_D_CT8 = 24;
    sbit  PKR_D_CT8_bit at TRNG0_PKRCNTDC.B24;
    const register unsigned short int PKR_D_CT9 = 25;
    sbit  PKR_D_CT9_bit at TRNG0_PKRCNTDC.B25;
    const register unsigned short int PKR_D_CT10 = 26;
    sbit  PKR_D_CT10_bit at TRNG0_PKRCNTDC.B26;
    const register unsigned short int PKR_D_CT11 = 27;
    sbit  PKR_D_CT11_bit at TRNG0_PKRCNTDC.B27;
    const register unsigned short int PKR_D_CT12 = 28;
    sbit  PKR_D_CT12_bit at TRNG0_PKRCNTDC.B28;
    const register unsigned short int PKR_D_CT13 = 29;
    sbit  PKR_D_CT13_bit at TRNG0_PKRCNTDC.B29;
    const register unsigned short int PKR_D_CT14 = 30;
    sbit  PKR_D_CT14_bit at TRNG0_PKRCNTDC.B30;
    const register unsigned short int PKR_D_CT15 = 31;
    sbit  PKR_D_CT15_bit at TRNG0_PKRCNTDC.B31;

sfr unsigned long   volatile TRNG0_PKRCNTFE       absolute 0x400A009C;
    const register unsigned short int PKR_E_CT0 = 0;
    sbit  PKR_E_CT0_bit at TRNG0_PKRCNTFE.B0;
    const register unsigned short int PKR_E_CT1 = 1;
    sbit  PKR_E_CT1_bit at TRNG0_PKRCNTFE.B1;
    const register unsigned short int PKR_E_CT2 = 2;
    sbit  PKR_E_CT2_bit at TRNG0_PKRCNTFE.B2;
    const register unsigned short int PKR_E_CT3 = 3;
    sbit  PKR_E_CT3_bit at TRNG0_PKRCNTFE.B3;
    const register unsigned short int PKR_E_CT4 = 4;
    sbit  PKR_E_CT4_bit at TRNG0_PKRCNTFE.B4;
    const register unsigned short int PKR_E_CT5 = 5;
    sbit  PKR_E_CT5_bit at TRNG0_PKRCNTFE.B5;
    const register unsigned short int PKR_E_CT6 = 6;
    sbit  PKR_E_CT6_bit at TRNG0_PKRCNTFE.B6;
    const register unsigned short int PKR_E_CT7 = 7;
    sbit  PKR_E_CT7_bit at TRNG0_PKRCNTFE.B7;
    const register unsigned short int PKR_E_CT8 = 8;
    sbit  PKR_E_CT8_bit at TRNG0_PKRCNTFE.B8;
    const register unsigned short int PKR_E_CT9 = 9;
    sbit  PKR_E_CT9_bit at TRNG0_PKRCNTFE.B9;
    const register unsigned short int PKR_E_CT10 = 10;
    sbit  PKR_E_CT10_bit at TRNG0_PKRCNTFE.B10;
    const register unsigned short int PKR_E_CT11 = 11;
    sbit  PKR_E_CT11_bit at TRNG0_PKRCNTFE.B11;
    const register unsigned short int PKR_E_CT12 = 12;
    sbit  PKR_E_CT12_bit at TRNG0_PKRCNTFE.B12;
    const register unsigned short int PKR_E_CT13 = 13;
    sbit  PKR_E_CT13_bit at TRNG0_PKRCNTFE.B13;
    const register unsigned short int PKR_E_CT14 = 14;
    sbit  PKR_E_CT14_bit at TRNG0_PKRCNTFE.B14;
    const register unsigned short int PKR_E_CT15 = 15;
    sbit  PKR_E_CT15_bit at TRNG0_PKRCNTFE.B15;
    const register unsigned short int PKR_F_CT0 = 16;
    sbit  PKR_F_CT0_bit at TRNG0_PKRCNTFE.B16;
    const register unsigned short int PKR_F_CT1 = 17;
    sbit  PKR_F_CT1_bit at TRNG0_PKRCNTFE.B17;
    const register unsigned short int PKR_F_CT2 = 18;
    sbit  PKR_F_CT2_bit at TRNG0_PKRCNTFE.B18;
    const register unsigned short int PKR_F_CT3 = 19;
    sbit  PKR_F_CT3_bit at TRNG0_PKRCNTFE.B19;
    const register unsigned short int PKR_F_CT4 = 20;
    sbit  PKR_F_CT4_bit at TRNG0_PKRCNTFE.B20;
    const register unsigned short int PKR_F_CT5 = 21;
    sbit  PKR_F_CT5_bit at TRNG0_PKRCNTFE.B21;
    const register unsigned short int PKR_F_CT6 = 22;
    sbit  PKR_F_CT6_bit at TRNG0_PKRCNTFE.B22;
    const register unsigned short int PKR_F_CT7 = 23;
    sbit  PKR_F_CT7_bit at TRNG0_PKRCNTFE.B23;
    const register unsigned short int PKR_F_CT8 = 24;
    sbit  PKR_F_CT8_bit at TRNG0_PKRCNTFE.B24;
    const register unsigned short int PKR_F_CT9 = 25;
    sbit  PKR_F_CT9_bit at TRNG0_PKRCNTFE.B25;
    const register unsigned short int PKR_F_CT10 = 26;
    sbit  PKR_F_CT10_bit at TRNG0_PKRCNTFE.B26;
    const register unsigned short int PKR_F_CT11 = 27;
    sbit  PKR_F_CT11_bit at TRNG0_PKRCNTFE.B27;
    const register unsigned short int PKR_F_CT12 = 28;
    sbit  PKR_F_CT12_bit at TRNG0_PKRCNTFE.B28;
    const register unsigned short int PKR_F_CT13 = 29;
    sbit  PKR_F_CT13_bit at TRNG0_PKRCNTFE.B29;
    const register unsigned short int PKR_F_CT14 = 30;
    sbit  PKR_F_CT14_bit at TRNG0_PKRCNTFE.B30;
    const register unsigned short int PKR_F_CT15 = 31;
    sbit  PKR_F_CT15_bit at TRNG0_PKRCNTFE.B31;

sfr unsigned long   volatile TRNG0_SEC_CFG        absolute 0x400A00B0;
    const register unsigned short int SH0 = 0;
    sbit  SH0_bit at TRNG0_SEC_CFG.B0;
    const register unsigned short int NO_PRGM = 1;
    sbit  NO_PRGM_bit at TRNG0_SEC_CFG.B1;
    const register unsigned short int SK_VAL = 2;
    sbit  SK_VAL_bit at TRNG0_SEC_CFG.B2;

sfr unsigned long   volatile TRNG0_INT_CTRL       absolute 0x400A00B4;
    const register unsigned short int HW_ERR = 0;
    sbit  HW_ERR_bit at TRNG0_INT_CTRL.B0;
    sbit  ENT_VAL_TRNG0_INT_CTRL_bit at TRNG0_INT_CTRL.B1;
    const register unsigned short int FRQ_CT_FAIL = 2;
    sbit  FRQ_CT_FAIL_bit at TRNG0_INT_CTRL.B2;
    const register unsigned short int UNUSED0 = 3;
    sbit  UNUSED0_bit at TRNG0_INT_CTRL.B3;
    const register unsigned short int UNUSED1 = 4;
    sbit  UNUSED1_bit at TRNG0_INT_CTRL.B4;
    const register unsigned short int UNUSED2 = 5;
    sbit  UNUSED2_bit at TRNG0_INT_CTRL.B5;
    const register unsigned short int UNUSED3 = 6;
    sbit  UNUSED3_bit at TRNG0_INT_CTRL.B6;
    const register unsigned short int UNUSED4 = 7;
    sbit  UNUSED4_bit at TRNG0_INT_CTRL.B7;
    const register unsigned short int UNUSED5 = 8;
    sbit  UNUSED5_bit at TRNG0_INT_CTRL.B8;
    const register unsigned short int UNUSED6 = 9;
    sbit  UNUSED6_bit at TRNG0_INT_CTRL.B9;
    const register unsigned short int UNUSED7 = 10;
    sbit  UNUSED7_bit at TRNG0_INT_CTRL.B10;
    const register unsigned short int UNUSED8 = 11;
    sbit  UNUSED8_bit at TRNG0_INT_CTRL.B11;
    const register unsigned short int UNUSED9 = 12;
    sbit  UNUSED9_bit at TRNG0_INT_CTRL.B12;
    const register unsigned short int UNUSED10 = 13;
    sbit  UNUSED10_bit at TRNG0_INT_CTRL.B13;
    const register unsigned short int UNUSED11 = 14;
    sbit  UNUSED11_bit at TRNG0_INT_CTRL.B14;
    const register unsigned short int UNUSED12 = 15;
    sbit  UNUSED12_bit at TRNG0_INT_CTRL.B15;
    const register unsigned short int UNUSED13 = 16;
    sbit  UNUSED13_bit at TRNG0_INT_CTRL.B16;
    const register unsigned short int UNUSED14 = 17;
    sbit  UNUSED14_bit at TRNG0_INT_CTRL.B17;
    const register unsigned short int UNUSED15 = 18;
    sbit  UNUSED15_bit at TRNG0_INT_CTRL.B18;
    const register unsigned short int UNUSED16 = 19;
    sbit  UNUSED16_bit at TRNG0_INT_CTRL.B19;
    const register unsigned short int UNUSED17 = 20;
    sbit  UNUSED17_bit at TRNG0_INT_CTRL.B20;
    const register unsigned short int UNUSED18 = 21;
    sbit  UNUSED18_bit at TRNG0_INT_CTRL.B21;
    const register unsigned short int UNUSED19 = 22;
    sbit  UNUSED19_bit at TRNG0_INT_CTRL.B22;
    const register unsigned short int UNUSED20 = 23;
    sbit  UNUSED20_bit at TRNG0_INT_CTRL.B23;
    const register unsigned short int UNUSED21 = 24;
    sbit  UNUSED21_bit at TRNG0_INT_CTRL.B24;
    const register unsigned short int UNUSED22 = 25;
    sbit  UNUSED22_bit at TRNG0_INT_CTRL.B25;
    const register unsigned short int UNUSED23 = 26;
    sbit  UNUSED23_bit at TRNG0_INT_CTRL.B26;
    const register unsigned short int UNUSED24 = 27;
    sbit  UNUSED24_bit at TRNG0_INT_CTRL.B27;
    const register unsigned short int UNUSED25 = 28;
    sbit  UNUSED25_bit at TRNG0_INT_CTRL.B28;
    const register unsigned short int UNUSED26 = 29;
    sbit  UNUSED26_bit at TRNG0_INT_CTRL.B29;
    const register unsigned short int UNUSED27 = 30;
    sbit  UNUSED27_bit at TRNG0_INT_CTRL.B30;
    const register unsigned short int UNUSED28 = 31;
    sbit  UNUSED28_bit at TRNG0_INT_CTRL.B31;

sfr unsigned long   volatile TRNG0_INT_MASK       absolute 0x400A00B8;
    sbit  HW_ERR_TRNG0_INT_MASK_bit at TRNG0_INT_MASK.B0;
    sbit  ENT_VAL_TRNG0_INT_MASK_bit at TRNG0_INT_MASK.B1;
    sbit  FRQ_CT_FAIL_TRNG0_INT_MASK_bit at TRNG0_INT_MASK.B2;

sfr unsigned long   volatile TRNG0_INT_STATUS     absolute 0x400A00BC;
    sbit  HW_ERR_TRNG0_INT_STATUS_bit at TRNG0_INT_STATUS.B0;
    sbit  ENT_VAL_TRNG0_INT_STATUS_bit at TRNG0_INT_STATUS.B1;
    sbit  FRQ_CT_FAIL_TRNG0_INT_STATUS_bit at TRNG0_INT_STATUS.B2;

sfr unsigned long   volatile TRNG0_VID1           absolute 0x400A00F0;
    const register unsigned short int RNG_MIN_REV0 = 0;
    sbit  RNG_MIN_REV0_bit at TRNG0_VID1.B0;
    const register unsigned short int RNG_MIN_REV1 = 1;
    sbit  RNG_MIN_REV1_bit at TRNG0_VID1.B1;
    const register unsigned short int RNG_MIN_REV2 = 2;
    sbit  RNG_MIN_REV2_bit at TRNG0_VID1.B2;
    const register unsigned short int RNG_MIN_REV3 = 3;
    sbit  RNG_MIN_REV3_bit at TRNG0_VID1.B3;
    const register unsigned short int RNG_MIN_REV4 = 4;
    sbit  RNG_MIN_REV4_bit at TRNG0_VID1.B4;
    const register unsigned short int RNG_MIN_REV5 = 5;
    sbit  RNG_MIN_REV5_bit at TRNG0_VID1.B5;
    const register unsigned short int RNG_MIN_REV6 = 6;
    sbit  RNG_MIN_REV6_bit at TRNG0_VID1.B6;
    const register unsigned short int RNG_MIN_REV7 = 7;
    sbit  RNG_MIN_REV7_bit at TRNG0_VID1.B7;
    const register unsigned short int RNG_MAJ_REV0 = 8;
    sbit  RNG_MAJ_REV0_bit at TRNG0_VID1.B8;
    const register unsigned short int RNG_MAJ_REV1 = 9;
    sbit  RNG_MAJ_REV1_bit at TRNG0_VID1.B9;
    const register unsigned short int RNG_MAJ_REV2 = 10;
    sbit  RNG_MAJ_REV2_bit at TRNG0_VID1.B10;
    const register unsigned short int RNG_MAJ_REV3 = 11;
    sbit  RNG_MAJ_REV3_bit at TRNG0_VID1.B11;
    const register unsigned short int RNG_MAJ_REV4 = 12;
    sbit  RNG_MAJ_REV4_bit at TRNG0_VID1.B12;
    const register unsigned short int RNG_MAJ_REV5 = 13;
    sbit  RNG_MAJ_REV5_bit at TRNG0_VID1.B13;
    const register unsigned short int RNG_MAJ_REV6 = 14;
    sbit  RNG_MAJ_REV6_bit at TRNG0_VID1.B14;
    const register unsigned short int RNG_MAJ_REV7 = 15;
    sbit  RNG_MAJ_REV7_bit at TRNG0_VID1.B15;
    const register unsigned short int RNG_IP_ID0 = 16;
    sbit  RNG_IP_ID0_bit at TRNG0_VID1.B16;
    const register unsigned short int RNG_IP_ID1 = 17;
    sbit  RNG_IP_ID1_bit at TRNG0_VID1.B17;
    const register unsigned short int RNG_IP_ID2 = 18;
    sbit  RNG_IP_ID2_bit at TRNG0_VID1.B18;
    const register unsigned short int RNG_IP_ID3 = 19;
    sbit  RNG_IP_ID3_bit at TRNG0_VID1.B19;
    const register unsigned short int RNG_IP_ID4 = 20;
    sbit  RNG_IP_ID4_bit at TRNG0_VID1.B20;
    const register unsigned short int RNG_IP_ID5 = 21;
    sbit  RNG_IP_ID5_bit at TRNG0_VID1.B21;
    const register unsigned short int RNG_IP_ID6 = 22;
    sbit  RNG_IP_ID6_bit at TRNG0_VID1.B22;
    const register unsigned short int RNG_IP_ID7 = 23;
    sbit  RNG_IP_ID7_bit at TRNG0_VID1.B23;
    const register unsigned short int RNG_IP_ID8 = 24;
    sbit  RNG_IP_ID8_bit at TRNG0_VID1.B24;
    const register unsigned short int RNG_IP_ID9 = 25;
    sbit  RNG_IP_ID9_bit at TRNG0_VID1.B25;
    const register unsigned short int RNG_IP_ID10 = 26;
    sbit  RNG_IP_ID10_bit at TRNG0_VID1.B26;
    const register unsigned short int RNG_IP_ID11 = 27;
    sbit  RNG_IP_ID11_bit at TRNG0_VID1.B27;
    const register unsigned short int RNG_IP_ID12 = 28;
    sbit  RNG_IP_ID12_bit at TRNG0_VID1.B28;
    const register unsigned short int RNG_IP_ID13 = 29;
    sbit  RNG_IP_ID13_bit at TRNG0_VID1.B29;
    const register unsigned short int RNG_IP_ID14 = 30;
    sbit  RNG_IP_ID14_bit at TRNG0_VID1.B30;
    const register unsigned short int RNG_IP_ID15 = 31;
    sbit  RNG_IP_ID15_bit at TRNG0_VID1.B31;

sfr unsigned long   volatile TRNG0_VID2           absolute 0x400A00F4;
    const register unsigned short int RNG_CONFIG_OPT0 = 0;
    sbit  RNG_CONFIG_OPT0_bit at TRNG0_VID2.B0;
    const register unsigned short int RNG_CONFIG_OPT1 = 1;
    sbit  RNG_CONFIG_OPT1_bit at TRNG0_VID2.B1;
    const register unsigned short int RNG_CONFIG_OPT2 = 2;
    sbit  RNG_CONFIG_OPT2_bit at TRNG0_VID2.B2;
    const register unsigned short int RNG_CONFIG_OPT3 = 3;
    sbit  RNG_CONFIG_OPT3_bit at TRNG0_VID2.B3;
    const register unsigned short int RNG_CONFIG_OPT4 = 4;
    sbit  RNG_CONFIG_OPT4_bit at TRNG0_VID2.B4;
    const register unsigned short int RNG_CONFIG_OPT5 = 5;
    sbit  RNG_CONFIG_OPT5_bit at TRNG0_VID2.B5;
    const register unsigned short int RNG_CONFIG_OPT6 = 6;
    sbit  RNG_CONFIG_OPT6_bit at TRNG0_VID2.B6;
    const register unsigned short int RNG_CONFIG_OPT7 = 7;
    sbit  RNG_CONFIG_OPT7_bit at TRNG0_VID2.B7;
    const register unsigned short int RNG_ECO_REV0 = 8;
    sbit  RNG_ECO_REV0_bit at TRNG0_VID2.B8;
    const register unsigned short int RNG_ECO_REV1 = 9;
    sbit  RNG_ECO_REV1_bit at TRNG0_VID2.B9;
    const register unsigned short int RNG_ECO_REV2 = 10;
    sbit  RNG_ECO_REV2_bit at TRNG0_VID2.B10;
    const register unsigned short int RNG_ECO_REV3 = 11;
    sbit  RNG_ECO_REV3_bit at TRNG0_VID2.B11;
    const register unsigned short int RNG_ECO_REV4 = 12;
    sbit  RNG_ECO_REV4_bit at TRNG0_VID2.B12;
    const register unsigned short int RNG_ECO_REV5 = 13;
    sbit  RNG_ECO_REV5_bit at TRNG0_VID2.B13;
    const register unsigned short int RNG_ECO_REV6 = 14;
    sbit  RNG_ECO_REV6_bit at TRNG0_VID2.B14;
    const register unsigned short int RNG_ECO_REV7 = 15;
    sbit  RNG_ECO_REV7_bit at TRNG0_VID2.B15;
    const register unsigned short int RNG_INTG_OPT0 = 16;
    sbit  RNG_INTG_OPT0_bit at TRNG0_VID2.B16;
    const register unsigned short int RNG_INTG_OPT1 = 17;
    sbit  RNG_INTG_OPT1_bit at TRNG0_VID2.B17;
    const register unsigned short int RNG_INTG_OPT2 = 18;
    sbit  RNG_INTG_OPT2_bit at TRNG0_VID2.B18;
    const register unsigned short int RNG_INTG_OPT3 = 19;
    sbit  RNG_INTG_OPT3_bit at TRNG0_VID2.B19;
    const register unsigned short int RNG_INTG_OPT4 = 20;
    sbit  RNG_INTG_OPT4_bit at TRNG0_VID2.B20;
    const register unsigned short int RNG_INTG_OPT5 = 21;
    sbit  RNG_INTG_OPT5_bit at TRNG0_VID2.B21;
    const register unsigned short int RNG_INTG_OPT6 = 22;
    sbit  RNG_INTG_OPT6_bit at TRNG0_VID2.B22;
    const register unsigned short int RNG_INTG_OPT7 = 23;
    sbit  RNG_INTG_OPT7_bit at TRNG0_VID2.B23;
    const register unsigned short int RNG_ERA0 = 24;
    sbit  RNG_ERA0_bit at TRNG0_VID2.B24;
    const register unsigned short int RNG_ERA1 = 25;
    sbit  RNG_ERA1_bit at TRNG0_VID2.B25;
    const register unsigned short int RNG_ERA2 = 26;
    sbit  RNG_ERA2_bit at TRNG0_VID2.B26;
    const register unsigned short int RNG_ERA3 = 27;
    sbit  RNG_ERA3_bit at TRNG0_VID2.B27;
    const register unsigned short int RNG_ERA4 = 28;
    sbit  RNG_ERA4_bit at TRNG0_VID2.B28;
    const register unsigned short int RNG_ERA5 = 29;
    sbit  RNG_ERA5_bit at TRNG0_VID2.B29;
    const register unsigned short int RNG_ERA6 = 30;
    sbit  RNG_ERA6_bit at TRNG0_VID2.B30;
    const register unsigned short int RNG_ERA7 = 31;
    sbit  RNG_ERA7_bit at TRNG0_VID2.B31;

sfr unsigned long   volatile GPIOA_PDOR           absolute 0x400FF000;
    const register unsigned short int PDO0 = 0;
    sbit  PDO0_bit at GPIOA_PDOR.B0;
    const register unsigned short int PDO1 = 1;
    sbit  PDO1_bit at GPIOA_PDOR.B1;
    const register unsigned short int PDO2 = 2;
    sbit  PDO2_bit at GPIOA_PDOR.B2;
    const register unsigned short int PDO3 = 3;
    sbit  PDO3_bit at GPIOA_PDOR.B3;
    const register unsigned short int PDO4 = 4;
    sbit  PDO4_bit at GPIOA_PDOR.B4;
    const register unsigned short int PDO5 = 5;
    sbit  PDO5_bit at GPIOA_PDOR.B5;
    const register unsigned short int PDO6 = 6;
    sbit  PDO6_bit at GPIOA_PDOR.B6;
    const register unsigned short int PDO7 = 7;
    sbit  PDO7_bit at GPIOA_PDOR.B7;
    const register unsigned short int PDO8 = 8;
    sbit  PDO8_bit at GPIOA_PDOR.B8;
    const register unsigned short int PDO9 = 9;
    sbit  PDO9_bit at GPIOA_PDOR.B9;
    const register unsigned short int PDO10 = 10;
    sbit  PDO10_bit at GPIOA_PDOR.B10;
    const register unsigned short int PDO11 = 11;
    sbit  PDO11_bit at GPIOA_PDOR.B11;
    const register unsigned short int PDO12 = 12;
    sbit  PDO12_bit at GPIOA_PDOR.B12;
    const register unsigned short int PDO13 = 13;
    sbit  PDO13_bit at GPIOA_PDOR.B13;
    const register unsigned short int PDO14 = 14;
    sbit  PDO14_bit at GPIOA_PDOR.B14;
    const register unsigned short int PDO15 = 15;
    sbit  PDO15_bit at GPIOA_PDOR.B15;
    const register unsigned short int PDO16 = 16;
    sbit  PDO16_bit at GPIOA_PDOR.B16;
    const register unsigned short int PDO17 = 17;
    sbit  PDO17_bit at GPIOA_PDOR.B17;
    const register unsigned short int PDO18 = 18;
    sbit  PDO18_bit at GPIOA_PDOR.B18;
    const register unsigned short int PDO19 = 19;
    sbit  PDO19_bit at GPIOA_PDOR.B19;
    const register unsigned short int PDO20 = 20;
    sbit  PDO20_bit at GPIOA_PDOR.B20;
    const register unsigned short int PDO21 = 21;
    sbit  PDO21_bit at GPIOA_PDOR.B21;
    const register unsigned short int PDO22 = 22;
    sbit  PDO22_bit at GPIOA_PDOR.B22;
    const register unsigned short int PDO23 = 23;
    sbit  PDO23_bit at GPIOA_PDOR.B23;
    const register unsigned short int PDO24 = 24;
    sbit  PDO24_bit at GPIOA_PDOR.B24;
    const register unsigned short int PDO25 = 25;
    sbit  PDO25_bit at GPIOA_PDOR.B25;
    const register unsigned short int PDO26 = 26;
    sbit  PDO26_bit at GPIOA_PDOR.B26;
    const register unsigned short int PDO27 = 27;
    sbit  PDO27_bit at GPIOA_PDOR.B27;
    const register unsigned short int PDO28 = 28;
    sbit  PDO28_bit at GPIOA_PDOR.B28;
    const register unsigned short int PDO29 = 29;
    sbit  PDO29_bit at GPIOA_PDOR.B29;
    const register unsigned short int PDO30 = 30;
    sbit  PDO30_bit at GPIOA_PDOR.B30;
    const register unsigned short int PDO31 = 31;
    sbit  PDO31_bit at GPIOA_PDOR.B31;

sfr unsigned long   volatile GPIOA_PSOR           absolute 0x400FF004;
    const register unsigned short int PTSO0 = 0;
    sbit  PTSO0_bit at GPIOA_PSOR.B0;
    const register unsigned short int PTSO1 = 1;
    sbit  PTSO1_bit at GPIOA_PSOR.B1;
    const register unsigned short int PTSO2 = 2;
    sbit  PTSO2_bit at GPIOA_PSOR.B2;
    const register unsigned short int PTSO3 = 3;
    sbit  PTSO3_bit at GPIOA_PSOR.B3;
    const register unsigned short int PTSO4 = 4;
    sbit  PTSO4_bit at GPIOA_PSOR.B4;
    const register unsigned short int PTSO5 = 5;
    sbit  PTSO5_bit at GPIOA_PSOR.B5;
    const register unsigned short int PTSO6 = 6;
    sbit  PTSO6_bit at GPIOA_PSOR.B6;
    const register unsigned short int PTSO7 = 7;
    sbit  PTSO7_bit at GPIOA_PSOR.B7;
    const register unsigned short int PTSO8 = 8;
    sbit  PTSO8_bit at GPIOA_PSOR.B8;
    const register unsigned short int PTSO9 = 9;
    sbit  PTSO9_bit at GPIOA_PSOR.B9;
    const register unsigned short int PTSO10 = 10;
    sbit  PTSO10_bit at GPIOA_PSOR.B10;
    const register unsigned short int PTSO11 = 11;
    sbit  PTSO11_bit at GPIOA_PSOR.B11;
    const register unsigned short int PTSO12 = 12;
    sbit  PTSO12_bit at GPIOA_PSOR.B12;
    const register unsigned short int PTSO13 = 13;
    sbit  PTSO13_bit at GPIOA_PSOR.B13;
    const register unsigned short int PTSO14 = 14;
    sbit  PTSO14_bit at GPIOA_PSOR.B14;
    const register unsigned short int PTSO15 = 15;
    sbit  PTSO15_bit at GPIOA_PSOR.B15;
    const register unsigned short int PTSO16 = 16;
    sbit  PTSO16_bit at GPIOA_PSOR.B16;
    const register unsigned short int PTSO17 = 17;
    sbit  PTSO17_bit at GPIOA_PSOR.B17;
    const register unsigned short int PTSO18 = 18;
    sbit  PTSO18_bit at GPIOA_PSOR.B18;
    const register unsigned short int PTSO19 = 19;
    sbit  PTSO19_bit at GPIOA_PSOR.B19;
    const register unsigned short int PTSO20 = 20;
    sbit  PTSO20_bit at GPIOA_PSOR.B20;
    const register unsigned short int PTSO21 = 21;
    sbit  PTSO21_bit at GPIOA_PSOR.B21;
    const register unsigned short int PTSO22 = 22;
    sbit  PTSO22_bit at GPIOA_PSOR.B22;
    const register unsigned short int PTSO23 = 23;
    sbit  PTSO23_bit at GPIOA_PSOR.B23;
    const register unsigned short int PTSO24 = 24;
    sbit  PTSO24_bit at GPIOA_PSOR.B24;
    const register unsigned short int PTSO25 = 25;
    sbit  PTSO25_bit at GPIOA_PSOR.B25;
    const register unsigned short int PTSO26 = 26;
    sbit  PTSO26_bit at GPIOA_PSOR.B26;
    const register unsigned short int PTSO27 = 27;
    sbit  PTSO27_bit at GPIOA_PSOR.B27;
    const register unsigned short int PTSO28 = 28;
    sbit  PTSO28_bit at GPIOA_PSOR.B28;
    const register unsigned short int PTSO29 = 29;
    sbit  PTSO29_bit at GPIOA_PSOR.B29;
    const register unsigned short int PTSO30 = 30;
    sbit  PTSO30_bit at GPIOA_PSOR.B30;
    const register unsigned short int PTSO31 = 31;
    sbit  PTSO31_bit at GPIOA_PSOR.B31;

sfr unsigned long   volatile GPIOA_PCOR           absolute 0x400FF008;
    const register unsigned short int PTCO0 = 0;
    sbit  PTCO0_bit at GPIOA_PCOR.B0;
    const register unsigned short int PTCO1 = 1;
    sbit  PTCO1_bit at GPIOA_PCOR.B1;
    const register unsigned short int PTCO2 = 2;
    sbit  PTCO2_bit at GPIOA_PCOR.B2;
    const register unsigned short int PTCO3 = 3;
    sbit  PTCO3_bit at GPIOA_PCOR.B3;
    const register unsigned short int PTCO4 = 4;
    sbit  PTCO4_bit at GPIOA_PCOR.B4;
    const register unsigned short int PTCO5 = 5;
    sbit  PTCO5_bit at GPIOA_PCOR.B5;
    const register unsigned short int PTCO6 = 6;
    sbit  PTCO6_bit at GPIOA_PCOR.B6;
    const register unsigned short int PTCO7 = 7;
    sbit  PTCO7_bit at GPIOA_PCOR.B7;
    const register unsigned short int PTCO8 = 8;
    sbit  PTCO8_bit at GPIOA_PCOR.B8;
    const register unsigned short int PTCO9 = 9;
    sbit  PTCO9_bit at GPIOA_PCOR.B9;
    const register unsigned short int PTCO10 = 10;
    sbit  PTCO10_bit at GPIOA_PCOR.B10;
    const register unsigned short int PTCO11 = 11;
    sbit  PTCO11_bit at GPIOA_PCOR.B11;
    const register unsigned short int PTCO12 = 12;
    sbit  PTCO12_bit at GPIOA_PCOR.B12;
    const register unsigned short int PTCO13 = 13;
    sbit  PTCO13_bit at GPIOA_PCOR.B13;
    const register unsigned short int PTCO14 = 14;
    sbit  PTCO14_bit at GPIOA_PCOR.B14;
    const register unsigned short int PTCO15 = 15;
    sbit  PTCO15_bit at GPIOA_PCOR.B15;
    const register unsigned short int PTCO16 = 16;
    sbit  PTCO16_bit at GPIOA_PCOR.B16;
    const register unsigned short int PTCO17 = 17;
    sbit  PTCO17_bit at GPIOA_PCOR.B17;
    const register unsigned short int PTCO18 = 18;
    sbit  PTCO18_bit at GPIOA_PCOR.B18;
    const register unsigned short int PTCO19 = 19;
    sbit  PTCO19_bit at GPIOA_PCOR.B19;
    const register unsigned short int PTCO20 = 20;
    sbit  PTCO20_bit at GPIOA_PCOR.B20;
    const register unsigned short int PTCO21 = 21;
    sbit  PTCO21_bit at GPIOA_PCOR.B21;
    const register unsigned short int PTCO22 = 22;
    sbit  PTCO22_bit at GPIOA_PCOR.B22;
    const register unsigned short int PTCO23 = 23;
    sbit  PTCO23_bit at GPIOA_PCOR.B23;
    const register unsigned short int PTCO24 = 24;
    sbit  PTCO24_bit at GPIOA_PCOR.B24;
    const register unsigned short int PTCO25 = 25;
    sbit  PTCO25_bit at GPIOA_PCOR.B25;
    const register unsigned short int PTCO26 = 26;
    sbit  PTCO26_bit at GPIOA_PCOR.B26;
    const register unsigned short int PTCO27 = 27;
    sbit  PTCO27_bit at GPIOA_PCOR.B27;
    const register unsigned short int PTCO28 = 28;
    sbit  PTCO28_bit at GPIOA_PCOR.B28;
    const register unsigned short int PTCO29 = 29;
    sbit  PTCO29_bit at GPIOA_PCOR.B29;
    const register unsigned short int PTCO30 = 30;
    sbit  PTCO30_bit at GPIOA_PCOR.B30;
    const register unsigned short int PTCO31 = 31;
    sbit  PTCO31_bit at GPIOA_PCOR.B31;

sfr unsigned long   volatile GPIOA_PTOR           absolute 0x400FF00C;
    const register unsigned short int PTTO0 = 0;
    sbit  PTTO0_bit at GPIOA_PTOR.B0;
    const register unsigned short int PTTO1 = 1;
    sbit  PTTO1_bit at GPIOA_PTOR.B1;
    const register unsigned short int PTTO2 = 2;
    sbit  PTTO2_bit at GPIOA_PTOR.B2;
    const register unsigned short int PTTO3 = 3;
    sbit  PTTO3_bit at GPIOA_PTOR.B3;
    const register unsigned short int PTTO4 = 4;
    sbit  PTTO4_bit at GPIOA_PTOR.B4;
    const register unsigned short int PTTO5 = 5;
    sbit  PTTO5_bit at GPIOA_PTOR.B5;
    const register unsigned short int PTTO6 = 6;
    sbit  PTTO6_bit at GPIOA_PTOR.B6;
    const register unsigned short int PTTO7 = 7;
    sbit  PTTO7_bit at GPIOA_PTOR.B7;
    const register unsigned short int PTTO8 = 8;
    sbit  PTTO8_bit at GPIOA_PTOR.B8;
    const register unsigned short int PTTO9 = 9;
    sbit  PTTO9_bit at GPIOA_PTOR.B9;
    const register unsigned short int PTTO10 = 10;
    sbit  PTTO10_bit at GPIOA_PTOR.B10;
    const register unsigned short int PTTO11 = 11;
    sbit  PTTO11_bit at GPIOA_PTOR.B11;
    const register unsigned short int PTTO12 = 12;
    sbit  PTTO12_bit at GPIOA_PTOR.B12;
    const register unsigned short int PTTO13 = 13;
    sbit  PTTO13_bit at GPIOA_PTOR.B13;
    const register unsigned short int PTTO14 = 14;
    sbit  PTTO14_bit at GPIOA_PTOR.B14;
    const register unsigned short int PTTO15 = 15;
    sbit  PTTO15_bit at GPIOA_PTOR.B15;
    const register unsigned short int PTTO16 = 16;
    sbit  PTTO16_bit at GPIOA_PTOR.B16;
    const register unsigned short int PTTO17 = 17;
    sbit  PTTO17_bit at GPIOA_PTOR.B17;
    const register unsigned short int PTTO18 = 18;
    sbit  PTTO18_bit at GPIOA_PTOR.B18;
    const register unsigned short int PTTO19 = 19;
    sbit  PTTO19_bit at GPIOA_PTOR.B19;
    const register unsigned short int PTTO20 = 20;
    sbit  PTTO20_bit at GPIOA_PTOR.B20;
    const register unsigned short int PTTO21 = 21;
    sbit  PTTO21_bit at GPIOA_PTOR.B21;
    const register unsigned short int PTTO22 = 22;
    sbit  PTTO22_bit at GPIOA_PTOR.B22;
    const register unsigned short int PTTO23 = 23;
    sbit  PTTO23_bit at GPIOA_PTOR.B23;
    const register unsigned short int PTTO24 = 24;
    sbit  PTTO24_bit at GPIOA_PTOR.B24;
    const register unsigned short int PTTO25 = 25;
    sbit  PTTO25_bit at GPIOA_PTOR.B25;
    const register unsigned short int PTTO26 = 26;
    sbit  PTTO26_bit at GPIOA_PTOR.B26;
    const register unsigned short int PTTO27 = 27;
    sbit  PTTO27_bit at GPIOA_PTOR.B27;
    const register unsigned short int PTTO28 = 28;
    sbit  PTTO28_bit at GPIOA_PTOR.B28;
    const register unsigned short int PTTO29 = 29;
    sbit  PTTO29_bit at GPIOA_PTOR.B29;
    const register unsigned short int PTTO30 = 30;
    sbit  PTTO30_bit at GPIOA_PTOR.B30;
    const register unsigned short int PTTO31 = 31;
    sbit  PTTO31_bit at GPIOA_PTOR.B31;

sfr unsigned long   volatile GPIOA_PDIR           absolute 0x400FF010;
    const register unsigned short int PDI0 = 0;
    sbit  PDI0_bit at GPIOA_PDIR.B0;
    const register unsigned short int PDI1 = 1;
    sbit  PDI1_bit at GPIOA_PDIR.B1;
    const register unsigned short int PDI2 = 2;
    sbit  PDI2_bit at GPIOA_PDIR.B2;
    const register unsigned short int PDI3 = 3;
    sbit  PDI3_bit at GPIOA_PDIR.B3;
    const register unsigned short int PDI4 = 4;
    sbit  PDI4_bit at GPIOA_PDIR.B4;
    const register unsigned short int PDI5 = 5;
    sbit  PDI5_bit at GPIOA_PDIR.B5;
    const register unsigned short int PDI6 = 6;
    sbit  PDI6_bit at GPIOA_PDIR.B6;
    const register unsigned short int PDI7 = 7;
    sbit  PDI7_bit at GPIOA_PDIR.B7;
    const register unsigned short int PDI8 = 8;
    sbit  PDI8_bit at GPIOA_PDIR.B8;
    const register unsigned short int PDI9 = 9;
    sbit  PDI9_bit at GPIOA_PDIR.B9;
    const register unsigned short int PDI10 = 10;
    sbit  PDI10_bit at GPIOA_PDIR.B10;
    const register unsigned short int PDI11 = 11;
    sbit  PDI11_bit at GPIOA_PDIR.B11;
    const register unsigned short int PDI12 = 12;
    sbit  PDI12_bit at GPIOA_PDIR.B12;
    const register unsigned short int PDI13 = 13;
    sbit  PDI13_bit at GPIOA_PDIR.B13;
    const register unsigned short int PDI14 = 14;
    sbit  PDI14_bit at GPIOA_PDIR.B14;
    const register unsigned short int PDI15 = 15;
    sbit  PDI15_bit at GPIOA_PDIR.B15;
    const register unsigned short int PDI16 = 16;
    sbit  PDI16_bit at GPIOA_PDIR.B16;
    const register unsigned short int PDI17 = 17;
    sbit  PDI17_bit at GPIOA_PDIR.B17;
    const register unsigned short int PDI18 = 18;
    sbit  PDI18_bit at GPIOA_PDIR.B18;
    const register unsigned short int PDI19 = 19;
    sbit  PDI19_bit at GPIOA_PDIR.B19;
    const register unsigned short int PDI20 = 20;
    sbit  PDI20_bit at GPIOA_PDIR.B20;
    const register unsigned short int PDI21 = 21;
    sbit  PDI21_bit at GPIOA_PDIR.B21;
    const register unsigned short int PDI22 = 22;
    sbit  PDI22_bit at GPIOA_PDIR.B22;
    const register unsigned short int PDI23 = 23;
    sbit  PDI23_bit at GPIOA_PDIR.B23;
    const register unsigned short int PDI24 = 24;
    sbit  PDI24_bit at GPIOA_PDIR.B24;
    const register unsigned short int PDI25 = 25;
    sbit  PDI25_bit at GPIOA_PDIR.B25;
    const register unsigned short int PDI26 = 26;
    sbit  PDI26_bit at GPIOA_PDIR.B26;
    const register unsigned short int PDI27 = 27;
    sbit  PDI27_bit at GPIOA_PDIR.B27;
    const register unsigned short int PDI28 = 28;
    sbit  PDI28_bit at GPIOA_PDIR.B28;
    const register unsigned short int PDI29 = 29;
    sbit  PDI29_bit at GPIOA_PDIR.B29;
    const register unsigned short int PDI30 = 30;
    sbit  PDI30_bit at GPIOA_PDIR.B30;
    const register unsigned short int PDI31 = 31;
    sbit  PDI31_bit at GPIOA_PDIR.B31;

sfr unsigned long   volatile GPIOA_PDDR           absolute 0x400FF014;
    const register unsigned short int PDD0 = 0;
    sbit  PDD0_bit at GPIOA_PDDR.B0;
    const register unsigned short int PDD1 = 1;
    sbit  PDD1_bit at GPIOA_PDDR.B1;
    const register unsigned short int PDD2 = 2;
    sbit  PDD2_bit at GPIOA_PDDR.B2;
    const register unsigned short int PDD3 = 3;
    sbit  PDD3_bit at GPIOA_PDDR.B3;
    const register unsigned short int PDD4 = 4;
    sbit  PDD4_bit at GPIOA_PDDR.B4;
    const register unsigned short int PDD5 = 5;
    sbit  PDD5_bit at GPIOA_PDDR.B5;
    const register unsigned short int PDD6 = 6;
    sbit  PDD6_bit at GPIOA_PDDR.B6;
    const register unsigned short int PDD7 = 7;
    sbit  PDD7_bit at GPIOA_PDDR.B7;
    const register unsigned short int PDD8 = 8;
    sbit  PDD8_bit at GPIOA_PDDR.B8;
    const register unsigned short int PDD9 = 9;
    sbit  PDD9_bit at GPIOA_PDDR.B9;
    const register unsigned short int PDD10 = 10;
    sbit  PDD10_bit at GPIOA_PDDR.B10;
    const register unsigned short int PDD11 = 11;
    sbit  PDD11_bit at GPIOA_PDDR.B11;
    const register unsigned short int PDD12 = 12;
    sbit  PDD12_bit at GPIOA_PDDR.B12;
    const register unsigned short int PDD13 = 13;
    sbit  PDD13_bit at GPIOA_PDDR.B13;
    const register unsigned short int PDD14 = 14;
    sbit  PDD14_bit at GPIOA_PDDR.B14;
    const register unsigned short int PDD15 = 15;
    sbit  PDD15_bit at GPIOA_PDDR.B15;
    const register unsigned short int PDD16 = 16;
    sbit  PDD16_bit at GPIOA_PDDR.B16;
    const register unsigned short int PDD17 = 17;
    sbit  PDD17_bit at GPIOA_PDDR.B17;
    const register unsigned short int PDD18 = 18;
    sbit  PDD18_bit at GPIOA_PDDR.B18;
    const register unsigned short int PDD19 = 19;
    sbit  PDD19_bit at GPIOA_PDDR.B19;
    const register unsigned short int PDD20 = 20;
    sbit  PDD20_bit at GPIOA_PDDR.B20;
    const register unsigned short int PDD21 = 21;
    sbit  PDD21_bit at GPIOA_PDDR.B21;
    const register unsigned short int PDD22 = 22;
    sbit  PDD22_bit at GPIOA_PDDR.B22;
    const register unsigned short int PDD23 = 23;
    sbit  PDD23_bit at GPIOA_PDDR.B23;
    const register unsigned short int PDD24 = 24;
    sbit  PDD24_bit at GPIOA_PDDR.B24;
    const register unsigned short int PDD25 = 25;
    sbit  PDD25_bit at GPIOA_PDDR.B25;
    const register unsigned short int PDD26 = 26;
    sbit  PDD26_bit at GPIOA_PDDR.B26;
    const register unsigned short int PDD27 = 27;
    sbit  PDD27_bit at GPIOA_PDDR.B27;
    const register unsigned short int PDD28 = 28;
    sbit  PDD28_bit at GPIOA_PDDR.B28;
    const register unsigned short int PDD29 = 29;
    sbit  PDD29_bit at GPIOA_PDDR.B29;
    const register unsigned short int PDD30 = 30;
    sbit  PDD30_bit at GPIOA_PDDR.B30;
    const register unsigned short int PDD31 = 31;
    sbit  PDD31_bit at GPIOA_PDDR.B31;

sfr unsigned long   volatile GPIOB_PDOR           absolute 0x400FF040;
    sbit  PDO0_GPIOB_PDOR_bit at GPIOB_PDOR.B0;
    sbit  PDO1_GPIOB_PDOR_bit at GPIOB_PDOR.B1;
    sbit  PDO2_GPIOB_PDOR_bit at GPIOB_PDOR.B2;
    sbit  PDO3_GPIOB_PDOR_bit at GPIOB_PDOR.B3;
    sbit  PDO4_GPIOB_PDOR_bit at GPIOB_PDOR.B4;
    sbit  PDO5_GPIOB_PDOR_bit at GPIOB_PDOR.B5;
    sbit  PDO6_GPIOB_PDOR_bit at GPIOB_PDOR.B6;
    sbit  PDO7_GPIOB_PDOR_bit at GPIOB_PDOR.B7;
    sbit  PDO8_GPIOB_PDOR_bit at GPIOB_PDOR.B8;
    sbit  PDO9_GPIOB_PDOR_bit at GPIOB_PDOR.B9;
    sbit  PDO10_GPIOB_PDOR_bit at GPIOB_PDOR.B10;
    sbit  PDO11_GPIOB_PDOR_bit at GPIOB_PDOR.B11;
    sbit  PDO12_GPIOB_PDOR_bit at GPIOB_PDOR.B12;
    sbit  PDO13_GPIOB_PDOR_bit at GPIOB_PDOR.B13;
    sbit  PDO14_GPIOB_PDOR_bit at GPIOB_PDOR.B14;
    sbit  PDO15_GPIOB_PDOR_bit at GPIOB_PDOR.B15;
    sbit  PDO16_GPIOB_PDOR_bit at GPIOB_PDOR.B16;
    sbit  PDO17_GPIOB_PDOR_bit at GPIOB_PDOR.B17;
    sbit  PDO18_GPIOB_PDOR_bit at GPIOB_PDOR.B18;
    sbit  PDO19_GPIOB_PDOR_bit at GPIOB_PDOR.B19;
    sbit  PDO20_GPIOB_PDOR_bit at GPIOB_PDOR.B20;
    sbit  PDO21_GPIOB_PDOR_bit at GPIOB_PDOR.B21;
    sbit  PDO22_GPIOB_PDOR_bit at GPIOB_PDOR.B22;
    sbit  PDO23_GPIOB_PDOR_bit at GPIOB_PDOR.B23;
    sbit  PDO24_GPIOB_PDOR_bit at GPIOB_PDOR.B24;
    sbit  PDO25_GPIOB_PDOR_bit at GPIOB_PDOR.B25;
    sbit  PDO26_GPIOB_PDOR_bit at GPIOB_PDOR.B26;
    sbit  PDO27_GPIOB_PDOR_bit at GPIOB_PDOR.B27;
    sbit  PDO28_GPIOB_PDOR_bit at GPIOB_PDOR.B28;
    sbit  PDO29_GPIOB_PDOR_bit at GPIOB_PDOR.B29;
    sbit  PDO30_GPIOB_PDOR_bit at GPIOB_PDOR.B30;
    sbit  PDO31_GPIOB_PDOR_bit at GPIOB_PDOR.B31;

sfr unsigned long   volatile GPIOB_PSOR           absolute 0x400FF044;
    sbit  PTSO0_GPIOB_PSOR_bit at GPIOB_PSOR.B0;
    sbit  PTSO1_GPIOB_PSOR_bit at GPIOB_PSOR.B1;
    sbit  PTSO2_GPIOB_PSOR_bit at GPIOB_PSOR.B2;
    sbit  PTSO3_GPIOB_PSOR_bit at GPIOB_PSOR.B3;
    sbit  PTSO4_GPIOB_PSOR_bit at GPIOB_PSOR.B4;
    sbit  PTSO5_GPIOB_PSOR_bit at GPIOB_PSOR.B5;
    sbit  PTSO6_GPIOB_PSOR_bit at GPIOB_PSOR.B6;
    sbit  PTSO7_GPIOB_PSOR_bit at GPIOB_PSOR.B7;
    sbit  PTSO8_GPIOB_PSOR_bit at GPIOB_PSOR.B8;
    sbit  PTSO9_GPIOB_PSOR_bit at GPIOB_PSOR.B9;
    sbit  PTSO10_GPIOB_PSOR_bit at GPIOB_PSOR.B10;
    sbit  PTSO11_GPIOB_PSOR_bit at GPIOB_PSOR.B11;
    sbit  PTSO12_GPIOB_PSOR_bit at GPIOB_PSOR.B12;
    sbit  PTSO13_GPIOB_PSOR_bit at GPIOB_PSOR.B13;
    sbit  PTSO14_GPIOB_PSOR_bit at GPIOB_PSOR.B14;
    sbit  PTSO15_GPIOB_PSOR_bit at GPIOB_PSOR.B15;
    sbit  PTSO16_GPIOB_PSOR_bit at GPIOB_PSOR.B16;
    sbit  PTSO17_GPIOB_PSOR_bit at GPIOB_PSOR.B17;
    sbit  PTSO18_GPIOB_PSOR_bit at GPIOB_PSOR.B18;
    sbit  PTSO19_GPIOB_PSOR_bit at GPIOB_PSOR.B19;
    sbit  PTSO20_GPIOB_PSOR_bit at GPIOB_PSOR.B20;
    sbit  PTSO21_GPIOB_PSOR_bit at GPIOB_PSOR.B21;
    sbit  PTSO22_GPIOB_PSOR_bit at GPIOB_PSOR.B22;
    sbit  PTSO23_GPIOB_PSOR_bit at GPIOB_PSOR.B23;
    sbit  PTSO24_GPIOB_PSOR_bit at GPIOB_PSOR.B24;
    sbit  PTSO25_GPIOB_PSOR_bit at GPIOB_PSOR.B25;
    sbit  PTSO26_GPIOB_PSOR_bit at GPIOB_PSOR.B26;
    sbit  PTSO27_GPIOB_PSOR_bit at GPIOB_PSOR.B27;
    sbit  PTSO28_GPIOB_PSOR_bit at GPIOB_PSOR.B28;
    sbit  PTSO29_GPIOB_PSOR_bit at GPIOB_PSOR.B29;
    sbit  PTSO30_GPIOB_PSOR_bit at GPIOB_PSOR.B30;
    sbit  PTSO31_GPIOB_PSOR_bit at GPIOB_PSOR.B31;

sfr unsigned long   volatile GPIOB_PCOR           absolute 0x400FF048;
    sbit  PTCO0_GPIOB_PCOR_bit at GPIOB_PCOR.B0;
    sbit  PTCO1_GPIOB_PCOR_bit at GPIOB_PCOR.B1;
    sbit  PTCO2_GPIOB_PCOR_bit at GPIOB_PCOR.B2;
    sbit  PTCO3_GPIOB_PCOR_bit at GPIOB_PCOR.B3;
    sbit  PTCO4_GPIOB_PCOR_bit at GPIOB_PCOR.B4;
    sbit  PTCO5_GPIOB_PCOR_bit at GPIOB_PCOR.B5;
    sbit  PTCO6_GPIOB_PCOR_bit at GPIOB_PCOR.B6;
    sbit  PTCO7_GPIOB_PCOR_bit at GPIOB_PCOR.B7;
    sbit  PTCO8_GPIOB_PCOR_bit at GPIOB_PCOR.B8;
    sbit  PTCO9_GPIOB_PCOR_bit at GPIOB_PCOR.B9;
    sbit  PTCO10_GPIOB_PCOR_bit at GPIOB_PCOR.B10;
    sbit  PTCO11_GPIOB_PCOR_bit at GPIOB_PCOR.B11;
    sbit  PTCO12_GPIOB_PCOR_bit at GPIOB_PCOR.B12;
    sbit  PTCO13_GPIOB_PCOR_bit at GPIOB_PCOR.B13;
    sbit  PTCO14_GPIOB_PCOR_bit at GPIOB_PCOR.B14;
    sbit  PTCO15_GPIOB_PCOR_bit at GPIOB_PCOR.B15;
    sbit  PTCO16_GPIOB_PCOR_bit at GPIOB_PCOR.B16;
    sbit  PTCO17_GPIOB_PCOR_bit at GPIOB_PCOR.B17;
    sbit  PTCO18_GPIOB_PCOR_bit at GPIOB_PCOR.B18;
    sbit  PTCO19_GPIOB_PCOR_bit at GPIOB_PCOR.B19;
    sbit  PTCO20_GPIOB_PCOR_bit at GPIOB_PCOR.B20;
    sbit  PTCO21_GPIOB_PCOR_bit at GPIOB_PCOR.B21;
    sbit  PTCO22_GPIOB_PCOR_bit at GPIOB_PCOR.B22;
    sbit  PTCO23_GPIOB_PCOR_bit at GPIOB_PCOR.B23;
    sbit  PTCO24_GPIOB_PCOR_bit at GPIOB_PCOR.B24;
    sbit  PTCO25_GPIOB_PCOR_bit at GPIOB_PCOR.B25;
    sbit  PTCO26_GPIOB_PCOR_bit at GPIOB_PCOR.B26;
    sbit  PTCO27_GPIOB_PCOR_bit at GPIOB_PCOR.B27;
    sbit  PTCO28_GPIOB_PCOR_bit at GPIOB_PCOR.B28;
    sbit  PTCO29_GPIOB_PCOR_bit at GPIOB_PCOR.B29;
    sbit  PTCO30_GPIOB_PCOR_bit at GPIOB_PCOR.B30;
    sbit  PTCO31_GPIOB_PCOR_bit at GPIOB_PCOR.B31;

sfr unsigned long   volatile GPIOB_PTOR           absolute 0x400FF04C;
    sbit  PTTO0_GPIOB_PTOR_bit at GPIOB_PTOR.B0;
    sbit  PTTO1_GPIOB_PTOR_bit at GPIOB_PTOR.B1;
    sbit  PTTO2_GPIOB_PTOR_bit at GPIOB_PTOR.B2;
    sbit  PTTO3_GPIOB_PTOR_bit at GPIOB_PTOR.B3;
    sbit  PTTO4_GPIOB_PTOR_bit at GPIOB_PTOR.B4;
    sbit  PTTO5_GPIOB_PTOR_bit at GPIOB_PTOR.B5;
    sbit  PTTO6_GPIOB_PTOR_bit at GPIOB_PTOR.B6;
    sbit  PTTO7_GPIOB_PTOR_bit at GPIOB_PTOR.B7;
    sbit  PTTO8_GPIOB_PTOR_bit at GPIOB_PTOR.B8;
    sbit  PTTO9_GPIOB_PTOR_bit at GPIOB_PTOR.B9;
    sbit  PTTO10_GPIOB_PTOR_bit at GPIOB_PTOR.B10;
    sbit  PTTO11_GPIOB_PTOR_bit at GPIOB_PTOR.B11;
    sbit  PTTO12_GPIOB_PTOR_bit at GPIOB_PTOR.B12;
    sbit  PTTO13_GPIOB_PTOR_bit at GPIOB_PTOR.B13;
    sbit  PTTO14_GPIOB_PTOR_bit at GPIOB_PTOR.B14;
    sbit  PTTO15_GPIOB_PTOR_bit at GPIOB_PTOR.B15;
    sbit  PTTO16_GPIOB_PTOR_bit at GPIOB_PTOR.B16;
    sbit  PTTO17_GPIOB_PTOR_bit at GPIOB_PTOR.B17;
    sbit  PTTO18_GPIOB_PTOR_bit at GPIOB_PTOR.B18;
    sbit  PTTO19_GPIOB_PTOR_bit at GPIOB_PTOR.B19;
    sbit  PTTO20_GPIOB_PTOR_bit at GPIOB_PTOR.B20;
    sbit  PTTO21_GPIOB_PTOR_bit at GPIOB_PTOR.B21;
    sbit  PTTO22_GPIOB_PTOR_bit at GPIOB_PTOR.B22;
    sbit  PTTO23_GPIOB_PTOR_bit at GPIOB_PTOR.B23;
    sbit  PTTO24_GPIOB_PTOR_bit at GPIOB_PTOR.B24;
    sbit  PTTO25_GPIOB_PTOR_bit at GPIOB_PTOR.B25;
    sbit  PTTO26_GPIOB_PTOR_bit at GPIOB_PTOR.B26;
    sbit  PTTO27_GPIOB_PTOR_bit at GPIOB_PTOR.B27;
    sbit  PTTO28_GPIOB_PTOR_bit at GPIOB_PTOR.B28;
    sbit  PTTO29_GPIOB_PTOR_bit at GPIOB_PTOR.B29;
    sbit  PTTO30_GPIOB_PTOR_bit at GPIOB_PTOR.B30;
    sbit  PTTO31_GPIOB_PTOR_bit at GPIOB_PTOR.B31;

sfr unsigned long   volatile GPIOB_PDIR           absolute 0x400FF050;
    sbit  PDI0_GPIOB_PDIR_bit at GPIOB_PDIR.B0;
    sbit  PDI1_GPIOB_PDIR_bit at GPIOB_PDIR.B1;
    sbit  PDI2_GPIOB_PDIR_bit at GPIOB_PDIR.B2;
    sbit  PDI3_GPIOB_PDIR_bit at GPIOB_PDIR.B3;
    sbit  PDI4_GPIOB_PDIR_bit at GPIOB_PDIR.B4;
    sbit  PDI5_GPIOB_PDIR_bit at GPIOB_PDIR.B5;
    sbit  PDI6_GPIOB_PDIR_bit at GPIOB_PDIR.B6;
    sbit  PDI7_GPIOB_PDIR_bit at GPIOB_PDIR.B7;
    sbit  PDI8_GPIOB_PDIR_bit at GPIOB_PDIR.B8;
    sbit  PDI9_GPIOB_PDIR_bit at GPIOB_PDIR.B9;
    sbit  PDI10_GPIOB_PDIR_bit at GPIOB_PDIR.B10;
    sbit  PDI11_GPIOB_PDIR_bit at GPIOB_PDIR.B11;
    sbit  PDI12_GPIOB_PDIR_bit at GPIOB_PDIR.B12;
    sbit  PDI13_GPIOB_PDIR_bit at GPIOB_PDIR.B13;
    sbit  PDI14_GPIOB_PDIR_bit at GPIOB_PDIR.B14;
    sbit  PDI15_GPIOB_PDIR_bit at GPIOB_PDIR.B15;
    sbit  PDI16_GPIOB_PDIR_bit at GPIOB_PDIR.B16;
    sbit  PDI17_GPIOB_PDIR_bit at GPIOB_PDIR.B17;
    sbit  PDI18_GPIOB_PDIR_bit at GPIOB_PDIR.B18;
    sbit  PDI19_GPIOB_PDIR_bit at GPIOB_PDIR.B19;
    sbit  PDI20_GPIOB_PDIR_bit at GPIOB_PDIR.B20;
    sbit  PDI21_GPIOB_PDIR_bit at GPIOB_PDIR.B21;
    sbit  PDI22_GPIOB_PDIR_bit at GPIOB_PDIR.B22;
    sbit  PDI23_GPIOB_PDIR_bit at GPIOB_PDIR.B23;
    sbit  PDI24_GPIOB_PDIR_bit at GPIOB_PDIR.B24;
    sbit  PDI25_GPIOB_PDIR_bit at GPIOB_PDIR.B25;
    sbit  PDI26_GPIOB_PDIR_bit at GPIOB_PDIR.B26;
    sbit  PDI27_GPIOB_PDIR_bit at GPIOB_PDIR.B27;
    sbit  PDI28_GPIOB_PDIR_bit at GPIOB_PDIR.B28;
    sbit  PDI29_GPIOB_PDIR_bit at GPIOB_PDIR.B29;
    sbit  PDI30_GPIOB_PDIR_bit at GPIOB_PDIR.B30;
    sbit  PDI31_GPIOB_PDIR_bit at GPIOB_PDIR.B31;

sfr unsigned long   volatile GPIOB_PDDR           absolute 0x400FF054;
    sbit  PDD0_GPIOB_PDDR_bit at GPIOB_PDDR.B0;
    sbit  PDD1_GPIOB_PDDR_bit at GPIOB_PDDR.B1;
    sbit  PDD2_GPIOB_PDDR_bit at GPIOB_PDDR.B2;
    sbit  PDD3_GPIOB_PDDR_bit at GPIOB_PDDR.B3;
    sbit  PDD4_GPIOB_PDDR_bit at GPIOB_PDDR.B4;
    sbit  PDD5_GPIOB_PDDR_bit at GPIOB_PDDR.B5;
    sbit  PDD6_GPIOB_PDDR_bit at GPIOB_PDDR.B6;
    sbit  PDD7_GPIOB_PDDR_bit at GPIOB_PDDR.B7;
    sbit  PDD8_GPIOB_PDDR_bit at GPIOB_PDDR.B8;
    sbit  PDD9_GPIOB_PDDR_bit at GPIOB_PDDR.B9;
    sbit  PDD10_GPIOB_PDDR_bit at GPIOB_PDDR.B10;
    sbit  PDD11_GPIOB_PDDR_bit at GPIOB_PDDR.B11;
    sbit  PDD12_GPIOB_PDDR_bit at GPIOB_PDDR.B12;
    sbit  PDD13_GPIOB_PDDR_bit at GPIOB_PDDR.B13;
    sbit  PDD14_GPIOB_PDDR_bit at GPIOB_PDDR.B14;
    sbit  PDD15_GPIOB_PDDR_bit at GPIOB_PDDR.B15;
    sbit  PDD16_GPIOB_PDDR_bit at GPIOB_PDDR.B16;
    sbit  PDD17_GPIOB_PDDR_bit at GPIOB_PDDR.B17;
    sbit  PDD18_GPIOB_PDDR_bit at GPIOB_PDDR.B18;
    sbit  PDD19_GPIOB_PDDR_bit at GPIOB_PDDR.B19;
    sbit  PDD20_GPIOB_PDDR_bit at GPIOB_PDDR.B20;
    sbit  PDD21_GPIOB_PDDR_bit at GPIOB_PDDR.B21;
    sbit  PDD22_GPIOB_PDDR_bit at GPIOB_PDDR.B22;
    sbit  PDD23_GPIOB_PDDR_bit at GPIOB_PDDR.B23;
    sbit  PDD24_GPIOB_PDDR_bit at GPIOB_PDDR.B24;
    sbit  PDD25_GPIOB_PDDR_bit at GPIOB_PDDR.B25;
    sbit  PDD26_GPIOB_PDDR_bit at GPIOB_PDDR.B26;
    sbit  PDD27_GPIOB_PDDR_bit at GPIOB_PDDR.B27;
    sbit  PDD28_GPIOB_PDDR_bit at GPIOB_PDDR.B28;
    sbit  PDD29_GPIOB_PDDR_bit at GPIOB_PDDR.B29;
    sbit  PDD30_GPIOB_PDDR_bit at GPIOB_PDDR.B30;
    sbit  PDD31_GPIOB_PDDR_bit at GPIOB_PDDR.B31;

sfr unsigned long   volatile GPIOC_PDOR           absolute 0x400FF080;
    sbit  PDO0_GPIOC_PDOR_bit at GPIOC_PDOR.B0;
    sbit  PDO1_GPIOC_PDOR_bit at GPIOC_PDOR.B1;
    sbit  PDO2_GPIOC_PDOR_bit at GPIOC_PDOR.B2;
    sbit  PDO3_GPIOC_PDOR_bit at GPIOC_PDOR.B3;
    sbit  PDO4_GPIOC_PDOR_bit at GPIOC_PDOR.B4;
    sbit  PDO5_GPIOC_PDOR_bit at GPIOC_PDOR.B5;
    sbit  PDO6_GPIOC_PDOR_bit at GPIOC_PDOR.B6;
    sbit  PDO7_GPIOC_PDOR_bit at GPIOC_PDOR.B7;
    sbit  PDO8_GPIOC_PDOR_bit at GPIOC_PDOR.B8;
    sbit  PDO9_GPIOC_PDOR_bit at GPIOC_PDOR.B9;
    sbit  PDO10_GPIOC_PDOR_bit at GPIOC_PDOR.B10;
    sbit  PDO11_GPIOC_PDOR_bit at GPIOC_PDOR.B11;
    sbit  PDO12_GPIOC_PDOR_bit at GPIOC_PDOR.B12;
    sbit  PDO13_GPIOC_PDOR_bit at GPIOC_PDOR.B13;
    sbit  PDO14_GPIOC_PDOR_bit at GPIOC_PDOR.B14;
    sbit  PDO15_GPIOC_PDOR_bit at GPIOC_PDOR.B15;
    sbit  PDO16_GPIOC_PDOR_bit at GPIOC_PDOR.B16;
    sbit  PDO17_GPIOC_PDOR_bit at GPIOC_PDOR.B17;
    sbit  PDO18_GPIOC_PDOR_bit at GPIOC_PDOR.B18;
    sbit  PDO19_GPIOC_PDOR_bit at GPIOC_PDOR.B19;
    sbit  PDO20_GPIOC_PDOR_bit at GPIOC_PDOR.B20;
    sbit  PDO21_GPIOC_PDOR_bit at GPIOC_PDOR.B21;
    sbit  PDO22_GPIOC_PDOR_bit at GPIOC_PDOR.B22;
    sbit  PDO23_GPIOC_PDOR_bit at GPIOC_PDOR.B23;
    sbit  PDO24_GPIOC_PDOR_bit at GPIOC_PDOR.B24;
    sbit  PDO25_GPIOC_PDOR_bit at GPIOC_PDOR.B25;
    sbit  PDO26_GPIOC_PDOR_bit at GPIOC_PDOR.B26;
    sbit  PDO27_GPIOC_PDOR_bit at GPIOC_PDOR.B27;
    sbit  PDO28_GPIOC_PDOR_bit at GPIOC_PDOR.B28;
    sbit  PDO29_GPIOC_PDOR_bit at GPIOC_PDOR.B29;
    sbit  PDO30_GPIOC_PDOR_bit at GPIOC_PDOR.B30;
    sbit  PDO31_GPIOC_PDOR_bit at GPIOC_PDOR.B31;

sfr unsigned long   volatile GPIOC_PSOR           absolute 0x400FF084;
    sbit  PTSO0_GPIOC_PSOR_bit at GPIOC_PSOR.B0;
    sbit  PTSO1_GPIOC_PSOR_bit at GPIOC_PSOR.B1;
    sbit  PTSO2_GPIOC_PSOR_bit at GPIOC_PSOR.B2;
    sbit  PTSO3_GPIOC_PSOR_bit at GPIOC_PSOR.B3;
    sbit  PTSO4_GPIOC_PSOR_bit at GPIOC_PSOR.B4;
    sbit  PTSO5_GPIOC_PSOR_bit at GPIOC_PSOR.B5;
    sbit  PTSO6_GPIOC_PSOR_bit at GPIOC_PSOR.B6;
    sbit  PTSO7_GPIOC_PSOR_bit at GPIOC_PSOR.B7;
    sbit  PTSO8_GPIOC_PSOR_bit at GPIOC_PSOR.B8;
    sbit  PTSO9_GPIOC_PSOR_bit at GPIOC_PSOR.B9;
    sbit  PTSO10_GPIOC_PSOR_bit at GPIOC_PSOR.B10;
    sbit  PTSO11_GPIOC_PSOR_bit at GPIOC_PSOR.B11;
    sbit  PTSO12_GPIOC_PSOR_bit at GPIOC_PSOR.B12;
    sbit  PTSO13_GPIOC_PSOR_bit at GPIOC_PSOR.B13;
    sbit  PTSO14_GPIOC_PSOR_bit at GPIOC_PSOR.B14;
    sbit  PTSO15_GPIOC_PSOR_bit at GPIOC_PSOR.B15;
    sbit  PTSO16_GPIOC_PSOR_bit at GPIOC_PSOR.B16;
    sbit  PTSO17_GPIOC_PSOR_bit at GPIOC_PSOR.B17;
    sbit  PTSO18_GPIOC_PSOR_bit at GPIOC_PSOR.B18;
    sbit  PTSO19_GPIOC_PSOR_bit at GPIOC_PSOR.B19;
    sbit  PTSO20_GPIOC_PSOR_bit at GPIOC_PSOR.B20;
    sbit  PTSO21_GPIOC_PSOR_bit at GPIOC_PSOR.B21;
    sbit  PTSO22_GPIOC_PSOR_bit at GPIOC_PSOR.B22;
    sbit  PTSO23_GPIOC_PSOR_bit at GPIOC_PSOR.B23;
    sbit  PTSO24_GPIOC_PSOR_bit at GPIOC_PSOR.B24;
    sbit  PTSO25_GPIOC_PSOR_bit at GPIOC_PSOR.B25;
    sbit  PTSO26_GPIOC_PSOR_bit at GPIOC_PSOR.B26;
    sbit  PTSO27_GPIOC_PSOR_bit at GPIOC_PSOR.B27;
    sbit  PTSO28_GPIOC_PSOR_bit at GPIOC_PSOR.B28;
    sbit  PTSO29_GPIOC_PSOR_bit at GPIOC_PSOR.B29;
    sbit  PTSO30_GPIOC_PSOR_bit at GPIOC_PSOR.B30;
    sbit  PTSO31_GPIOC_PSOR_bit at GPIOC_PSOR.B31;

sfr unsigned long   volatile GPIOC_PCOR           absolute 0x400FF088;
    sbit  PTCO0_GPIOC_PCOR_bit at GPIOC_PCOR.B0;
    sbit  PTCO1_GPIOC_PCOR_bit at GPIOC_PCOR.B1;
    sbit  PTCO2_GPIOC_PCOR_bit at GPIOC_PCOR.B2;
    sbit  PTCO3_GPIOC_PCOR_bit at GPIOC_PCOR.B3;
    sbit  PTCO4_GPIOC_PCOR_bit at GPIOC_PCOR.B4;
    sbit  PTCO5_GPIOC_PCOR_bit at GPIOC_PCOR.B5;
    sbit  PTCO6_GPIOC_PCOR_bit at GPIOC_PCOR.B6;
    sbit  PTCO7_GPIOC_PCOR_bit at GPIOC_PCOR.B7;
    sbit  PTCO8_GPIOC_PCOR_bit at GPIOC_PCOR.B8;
    sbit  PTCO9_GPIOC_PCOR_bit at GPIOC_PCOR.B9;
    sbit  PTCO10_GPIOC_PCOR_bit at GPIOC_PCOR.B10;
    sbit  PTCO11_GPIOC_PCOR_bit at GPIOC_PCOR.B11;
    sbit  PTCO12_GPIOC_PCOR_bit at GPIOC_PCOR.B12;
    sbit  PTCO13_GPIOC_PCOR_bit at GPIOC_PCOR.B13;
    sbit  PTCO14_GPIOC_PCOR_bit at GPIOC_PCOR.B14;
    sbit  PTCO15_GPIOC_PCOR_bit at GPIOC_PCOR.B15;
    sbit  PTCO16_GPIOC_PCOR_bit at GPIOC_PCOR.B16;
    sbit  PTCO17_GPIOC_PCOR_bit at GPIOC_PCOR.B17;
    sbit  PTCO18_GPIOC_PCOR_bit at GPIOC_PCOR.B18;
    sbit  PTCO19_GPIOC_PCOR_bit at GPIOC_PCOR.B19;
    sbit  PTCO20_GPIOC_PCOR_bit at GPIOC_PCOR.B20;
    sbit  PTCO21_GPIOC_PCOR_bit at GPIOC_PCOR.B21;
    sbit  PTCO22_GPIOC_PCOR_bit at GPIOC_PCOR.B22;
    sbit  PTCO23_GPIOC_PCOR_bit at GPIOC_PCOR.B23;
    sbit  PTCO24_GPIOC_PCOR_bit at GPIOC_PCOR.B24;
    sbit  PTCO25_GPIOC_PCOR_bit at GPIOC_PCOR.B25;
    sbit  PTCO26_GPIOC_PCOR_bit at GPIOC_PCOR.B26;
    sbit  PTCO27_GPIOC_PCOR_bit at GPIOC_PCOR.B27;
    sbit  PTCO28_GPIOC_PCOR_bit at GPIOC_PCOR.B28;
    sbit  PTCO29_GPIOC_PCOR_bit at GPIOC_PCOR.B29;
    sbit  PTCO30_GPIOC_PCOR_bit at GPIOC_PCOR.B30;
    sbit  PTCO31_GPIOC_PCOR_bit at GPIOC_PCOR.B31;

sfr unsigned long   volatile GPIOC_PTOR           absolute 0x400FF08C;
    sbit  PTTO0_GPIOC_PTOR_bit at GPIOC_PTOR.B0;
    sbit  PTTO1_GPIOC_PTOR_bit at GPIOC_PTOR.B1;
    sbit  PTTO2_GPIOC_PTOR_bit at GPIOC_PTOR.B2;
    sbit  PTTO3_GPIOC_PTOR_bit at GPIOC_PTOR.B3;
    sbit  PTTO4_GPIOC_PTOR_bit at GPIOC_PTOR.B4;
    sbit  PTTO5_GPIOC_PTOR_bit at GPIOC_PTOR.B5;
    sbit  PTTO6_GPIOC_PTOR_bit at GPIOC_PTOR.B6;
    sbit  PTTO7_GPIOC_PTOR_bit at GPIOC_PTOR.B7;
    sbit  PTTO8_GPIOC_PTOR_bit at GPIOC_PTOR.B8;
    sbit  PTTO9_GPIOC_PTOR_bit at GPIOC_PTOR.B9;
    sbit  PTTO10_GPIOC_PTOR_bit at GPIOC_PTOR.B10;
    sbit  PTTO11_GPIOC_PTOR_bit at GPIOC_PTOR.B11;
    sbit  PTTO12_GPIOC_PTOR_bit at GPIOC_PTOR.B12;
    sbit  PTTO13_GPIOC_PTOR_bit at GPIOC_PTOR.B13;
    sbit  PTTO14_GPIOC_PTOR_bit at GPIOC_PTOR.B14;
    sbit  PTTO15_GPIOC_PTOR_bit at GPIOC_PTOR.B15;
    sbit  PTTO16_GPIOC_PTOR_bit at GPIOC_PTOR.B16;
    sbit  PTTO17_GPIOC_PTOR_bit at GPIOC_PTOR.B17;
    sbit  PTTO18_GPIOC_PTOR_bit at GPIOC_PTOR.B18;
    sbit  PTTO19_GPIOC_PTOR_bit at GPIOC_PTOR.B19;
    sbit  PTTO20_GPIOC_PTOR_bit at GPIOC_PTOR.B20;
    sbit  PTTO21_GPIOC_PTOR_bit at GPIOC_PTOR.B21;
    sbit  PTTO22_GPIOC_PTOR_bit at GPIOC_PTOR.B22;
    sbit  PTTO23_GPIOC_PTOR_bit at GPIOC_PTOR.B23;
    sbit  PTTO24_GPIOC_PTOR_bit at GPIOC_PTOR.B24;
    sbit  PTTO25_GPIOC_PTOR_bit at GPIOC_PTOR.B25;
    sbit  PTTO26_GPIOC_PTOR_bit at GPIOC_PTOR.B26;
    sbit  PTTO27_GPIOC_PTOR_bit at GPIOC_PTOR.B27;
    sbit  PTTO28_GPIOC_PTOR_bit at GPIOC_PTOR.B28;
    sbit  PTTO29_GPIOC_PTOR_bit at GPIOC_PTOR.B29;
    sbit  PTTO30_GPIOC_PTOR_bit at GPIOC_PTOR.B30;
    sbit  PTTO31_GPIOC_PTOR_bit at GPIOC_PTOR.B31;

sfr unsigned long   volatile GPIOC_PDIR           absolute 0x400FF090;
    sbit  PDI0_GPIOC_PDIR_bit at GPIOC_PDIR.B0;
    sbit  PDI1_GPIOC_PDIR_bit at GPIOC_PDIR.B1;
    sbit  PDI2_GPIOC_PDIR_bit at GPIOC_PDIR.B2;
    sbit  PDI3_GPIOC_PDIR_bit at GPIOC_PDIR.B3;
    sbit  PDI4_GPIOC_PDIR_bit at GPIOC_PDIR.B4;
    sbit  PDI5_GPIOC_PDIR_bit at GPIOC_PDIR.B5;
    sbit  PDI6_GPIOC_PDIR_bit at GPIOC_PDIR.B6;
    sbit  PDI7_GPIOC_PDIR_bit at GPIOC_PDIR.B7;
    sbit  PDI8_GPIOC_PDIR_bit at GPIOC_PDIR.B8;
    sbit  PDI9_GPIOC_PDIR_bit at GPIOC_PDIR.B9;
    sbit  PDI10_GPIOC_PDIR_bit at GPIOC_PDIR.B10;
    sbit  PDI11_GPIOC_PDIR_bit at GPIOC_PDIR.B11;
    sbit  PDI12_GPIOC_PDIR_bit at GPIOC_PDIR.B12;
    sbit  PDI13_GPIOC_PDIR_bit at GPIOC_PDIR.B13;
    sbit  PDI14_GPIOC_PDIR_bit at GPIOC_PDIR.B14;
    sbit  PDI15_GPIOC_PDIR_bit at GPIOC_PDIR.B15;
    sbit  PDI16_GPIOC_PDIR_bit at GPIOC_PDIR.B16;
    sbit  PDI17_GPIOC_PDIR_bit at GPIOC_PDIR.B17;
    sbit  PDI18_GPIOC_PDIR_bit at GPIOC_PDIR.B18;
    sbit  PDI19_GPIOC_PDIR_bit at GPIOC_PDIR.B19;
    sbit  PDI20_GPIOC_PDIR_bit at GPIOC_PDIR.B20;
    sbit  PDI21_GPIOC_PDIR_bit at GPIOC_PDIR.B21;
    sbit  PDI22_GPIOC_PDIR_bit at GPIOC_PDIR.B22;
    sbit  PDI23_GPIOC_PDIR_bit at GPIOC_PDIR.B23;
    sbit  PDI24_GPIOC_PDIR_bit at GPIOC_PDIR.B24;
    sbit  PDI25_GPIOC_PDIR_bit at GPIOC_PDIR.B25;
    sbit  PDI26_GPIOC_PDIR_bit at GPIOC_PDIR.B26;
    sbit  PDI27_GPIOC_PDIR_bit at GPIOC_PDIR.B27;
    sbit  PDI28_GPIOC_PDIR_bit at GPIOC_PDIR.B28;
    sbit  PDI29_GPIOC_PDIR_bit at GPIOC_PDIR.B29;
    sbit  PDI30_GPIOC_PDIR_bit at GPIOC_PDIR.B30;
    sbit  PDI31_GPIOC_PDIR_bit at GPIOC_PDIR.B31;

sfr unsigned long   volatile GPIOC_PDDR           absolute 0x400FF094;
    sbit  PDD0_GPIOC_PDDR_bit at GPIOC_PDDR.B0;
    sbit  PDD1_GPIOC_PDDR_bit at GPIOC_PDDR.B1;
    sbit  PDD2_GPIOC_PDDR_bit at GPIOC_PDDR.B2;
    sbit  PDD3_GPIOC_PDDR_bit at GPIOC_PDDR.B3;
    sbit  PDD4_GPIOC_PDDR_bit at GPIOC_PDDR.B4;
    sbit  PDD5_GPIOC_PDDR_bit at GPIOC_PDDR.B5;
    sbit  PDD6_GPIOC_PDDR_bit at GPIOC_PDDR.B6;
    sbit  PDD7_GPIOC_PDDR_bit at GPIOC_PDDR.B7;
    sbit  PDD8_GPIOC_PDDR_bit at GPIOC_PDDR.B8;
    sbit  PDD9_GPIOC_PDDR_bit at GPIOC_PDDR.B9;
    sbit  PDD10_GPIOC_PDDR_bit at GPIOC_PDDR.B10;
    sbit  PDD11_GPIOC_PDDR_bit at GPIOC_PDDR.B11;
    sbit  PDD12_GPIOC_PDDR_bit at GPIOC_PDDR.B12;
    sbit  PDD13_GPIOC_PDDR_bit at GPIOC_PDDR.B13;
    sbit  PDD14_GPIOC_PDDR_bit at GPIOC_PDDR.B14;
    sbit  PDD15_GPIOC_PDDR_bit at GPIOC_PDDR.B15;
    sbit  PDD16_GPIOC_PDDR_bit at GPIOC_PDDR.B16;
    sbit  PDD17_GPIOC_PDDR_bit at GPIOC_PDDR.B17;
    sbit  PDD18_GPIOC_PDDR_bit at GPIOC_PDDR.B18;
    sbit  PDD19_GPIOC_PDDR_bit at GPIOC_PDDR.B19;
    sbit  PDD20_GPIOC_PDDR_bit at GPIOC_PDDR.B20;
    sbit  PDD21_GPIOC_PDDR_bit at GPIOC_PDDR.B21;
    sbit  PDD22_GPIOC_PDDR_bit at GPIOC_PDDR.B22;
    sbit  PDD23_GPIOC_PDDR_bit at GPIOC_PDDR.B23;
    sbit  PDD24_GPIOC_PDDR_bit at GPIOC_PDDR.B24;
    sbit  PDD25_GPIOC_PDDR_bit at GPIOC_PDDR.B25;
    sbit  PDD26_GPIOC_PDDR_bit at GPIOC_PDDR.B26;
    sbit  PDD27_GPIOC_PDDR_bit at GPIOC_PDDR.B27;
    sbit  PDD28_GPIOC_PDDR_bit at GPIOC_PDDR.B28;
    sbit  PDD29_GPIOC_PDDR_bit at GPIOC_PDDR.B29;
    sbit  PDD30_GPIOC_PDDR_bit at GPIOC_PDDR.B30;
    sbit  PDD31_GPIOC_PDDR_bit at GPIOC_PDDR.B31;

sfr unsigned long   volatile GPIOD_PDOR           absolute 0x400FF0C0;
    sbit  PDO0_GPIOD_PDOR_bit at GPIOD_PDOR.B0;
    sbit  PDO1_GPIOD_PDOR_bit at GPIOD_PDOR.B1;
    sbit  PDO2_GPIOD_PDOR_bit at GPIOD_PDOR.B2;
    sbit  PDO3_GPIOD_PDOR_bit at GPIOD_PDOR.B3;
    sbit  PDO4_GPIOD_PDOR_bit at GPIOD_PDOR.B4;
    sbit  PDO5_GPIOD_PDOR_bit at GPIOD_PDOR.B5;
    sbit  PDO6_GPIOD_PDOR_bit at GPIOD_PDOR.B6;
    sbit  PDO7_GPIOD_PDOR_bit at GPIOD_PDOR.B7;
    sbit  PDO8_GPIOD_PDOR_bit at GPIOD_PDOR.B8;
    sbit  PDO9_GPIOD_PDOR_bit at GPIOD_PDOR.B9;
    sbit  PDO10_GPIOD_PDOR_bit at GPIOD_PDOR.B10;
    sbit  PDO11_GPIOD_PDOR_bit at GPIOD_PDOR.B11;
    sbit  PDO12_GPIOD_PDOR_bit at GPIOD_PDOR.B12;
    sbit  PDO13_GPIOD_PDOR_bit at GPIOD_PDOR.B13;
    sbit  PDO14_GPIOD_PDOR_bit at GPIOD_PDOR.B14;
    sbit  PDO15_GPIOD_PDOR_bit at GPIOD_PDOR.B15;
    sbit  PDO16_GPIOD_PDOR_bit at GPIOD_PDOR.B16;
    sbit  PDO17_GPIOD_PDOR_bit at GPIOD_PDOR.B17;
    sbit  PDO18_GPIOD_PDOR_bit at GPIOD_PDOR.B18;
    sbit  PDO19_GPIOD_PDOR_bit at GPIOD_PDOR.B19;
    sbit  PDO20_GPIOD_PDOR_bit at GPIOD_PDOR.B20;
    sbit  PDO21_GPIOD_PDOR_bit at GPIOD_PDOR.B21;
    sbit  PDO22_GPIOD_PDOR_bit at GPIOD_PDOR.B22;
    sbit  PDO23_GPIOD_PDOR_bit at GPIOD_PDOR.B23;
    sbit  PDO24_GPIOD_PDOR_bit at GPIOD_PDOR.B24;
    sbit  PDO25_GPIOD_PDOR_bit at GPIOD_PDOR.B25;
    sbit  PDO26_GPIOD_PDOR_bit at GPIOD_PDOR.B26;
    sbit  PDO27_GPIOD_PDOR_bit at GPIOD_PDOR.B27;
    sbit  PDO28_GPIOD_PDOR_bit at GPIOD_PDOR.B28;
    sbit  PDO29_GPIOD_PDOR_bit at GPIOD_PDOR.B29;
    sbit  PDO30_GPIOD_PDOR_bit at GPIOD_PDOR.B30;
    sbit  PDO31_GPIOD_PDOR_bit at GPIOD_PDOR.B31;

sfr unsigned long   volatile GPIOD_PSOR           absolute 0x400FF0C4;
    sbit  PTSO0_GPIOD_PSOR_bit at GPIOD_PSOR.B0;
    sbit  PTSO1_GPIOD_PSOR_bit at GPIOD_PSOR.B1;
    sbit  PTSO2_GPIOD_PSOR_bit at GPIOD_PSOR.B2;
    sbit  PTSO3_GPIOD_PSOR_bit at GPIOD_PSOR.B3;
    sbit  PTSO4_GPIOD_PSOR_bit at GPIOD_PSOR.B4;
    sbit  PTSO5_GPIOD_PSOR_bit at GPIOD_PSOR.B5;
    sbit  PTSO6_GPIOD_PSOR_bit at GPIOD_PSOR.B6;
    sbit  PTSO7_GPIOD_PSOR_bit at GPIOD_PSOR.B7;
    sbit  PTSO8_GPIOD_PSOR_bit at GPIOD_PSOR.B8;
    sbit  PTSO9_GPIOD_PSOR_bit at GPIOD_PSOR.B9;
    sbit  PTSO10_GPIOD_PSOR_bit at GPIOD_PSOR.B10;
    sbit  PTSO11_GPIOD_PSOR_bit at GPIOD_PSOR.B11;
    sbit  PTSO12_GPIOD_PSOR_bit at GPIOD_PSOR.B12;
    sbit  PTSO13_GPIOD_PSOR_bit at GPIOD_PSOR.B13;
    sbit  PTSO14_GPIOD_PSOR_bit at GPIOD_PSOR.B14;
    sbit  PTSO15_GPIOD_PSOR_bit at GPIOD_PSOR.B15;
    sbit  PTSO16_GPIOD_PSOR_bit at GPIOD_PSOR.B16;
    sbit  PTSO17_GPIOD_PSOR_bit at GPIOD_PSOR.B17;
    sbit  PTSO18_GPIOD_PSOR_bit at GPIOD_PSOR.B18;
    sbit  PTSO19_GPIOD_PSOR_bit at GPIOD_PSOR.B19;
    sbit  PTSO20_GPIOD_PSOR_bit at GPIOD_PSOR.B20;
    sbit  PTSO21_GPIOD_PSOR_bit at GPIOD_PSOR.B21;
    sbit  PTSO22_GPIOD_PSOR_bit at GPIOD_PSOR.B22;
    sbit  PTSO23_GPIOD_PSOR_bit at GPIOD_PSOR.B23;
    sbit  PTSO24_GPIOD_PSOR_bit at GPIOD_PSOR.B24;
    sbit  PTSO25_GPIOD_PSOR_bit at GPIOD_PSOR.B25;
    sbit  PTSO26_GPIOD_PSOR_bit at GPIOD_PSOR.B26;
    sbit  PTSO27_GPIOD_PSOR_bit at GPIOD_PSOR.B27;
    sbit  PTSO28_GPIOD_PSOR_bit at GPIOD_PSOR.B28;
    sbit  PTSO29_GPIOD_PSOR_bit at GPIOD_PSOR.B29;
    sbit  PTSO30_GPIOD_PSOR_bit at GPIOD_PSOR.B30;
    sbit  PTSO31_GPIOD_PSOR_bit at GPIOD_PSOR.B31;

sfr unsigned long   volatile GPIOD_PCOR           absolute 0x400FF0C8;
    sbit  PTCO0_GPIOD_PCOR_bit at GPIOD_PCOR.B0;
    sbit  PTCO1_GPIOD_PCOR_bit at GPIOD_PCOR.B1;
    sbit  PTCO2_GPIOD_PCOR_bit at GPIOD_PCOR.B2;
    sbit  PTCO3_GPIOD_PCOR_bit at GPIOD_PCOR.B3;
    sbit  PTCO4_GPIOD_PCOR_bit at GPIOD_PCOR.B4;
    sbit  PTCO5_GPIOD_PCOR_bit at GPIOD_PCOR.B5;
    sbit  PTCO6_GPIOD_PCOR_bit at GPIOD_PCOR.B6;
    sbit  PTCO7_GPIOD_PCOR_bit at GPIOD_PCOR.B7;
    sbit  PTCO8_GPIOD_PCOR_bit at GPIOD_PCOR.B8;
    sbit  PTCO9_GPIOD_PCOR_bit at GPIOD_PCOR.B9;
    sbit  PTCO10_GPIOD_PCOR_bit at GPIOD_PCOR.B10;
    sbit  PTCO11_GPIOD_PCOR_bit at GPIOD_PCOR.B11;
    sbit  PTCO12_GPIOD_PCOR_bit at GPIOD_PCOR.B12;
    sbit  PTCO13_GPIOD_PCOR_bit at GPIOD_PCOR.B13;
    sbit  PTCO14_GPIOD_PCOR_bit at GPIOD_PCOR.B14;
    sbit  PTCO15_GPIOD_PCOR_bit at GPIOD_PCOR.B15;
    sbit  PTCO16_GPIOD_PCOR_bit at GPIOD_PCOR.B16;
    sbit  PTCO17_GPIOD_PCOR_bit at GPIOD_PCOR.B17;
    sbit  PTCO18_GPIOD_PCOR_bit at GPIOD_PCOR.B18;
    sbit  PTCO19_GPIOD_PCOR_bit at GPIOD_PCOR.B19;
    sbit  PTCO20_GPIOD_PCOR_bit at GPIOD_PCOR.B20;
    sbit  PTCO21_GPIOD_PCOR_bit at GPIOD_PCOR.B21;
    sbit  PTCO22_GPIOD_PCOR_bit at GPIOD_PCOR.B22;
    sbit  PTCO23_GPIOD_PCOR_bit at GPIOD_PCOR.B23;
    sbit  PTCO24_GPIOD_PCOR_bit at GPIOD_PCOR.B24;
    sbit  PTCO25_GPIOD_PCOR_bit at GPIOD_PCOR.B25;
    sbit  PTCO26_GPIOD_PCOR_bit at GPIOD_PCOR.B26;
    sbit  PTCO27_GPIOD_PCOR_bit at GPIOD_PCOR.B27;
    sbit  PTCO28_GPIOD_PCOR_bit at GPIOD_PCOR.B28;
    sbit  PTCO29_GPIOD_PCOR_bit at GPIOD_PCOR.B29;
    sbit  PTCO30_GPIOD_PCOR_bit at GPIOD_PCOR.B30;
    sbit  PTCO31_GPIOD_PCOR_bit at GPIOD_PCOR.B31;

sfr unsigned long   volatile GPIOD_PTOR           absolute 0x400FF0CC;
    sbit  PTTO0_GPIOD_PTOR_bit at GPIOD_PTOR.B0;
    sbit  PTTO1_GPIOD_PTOR_bit at GPIOD_PTOR.B1;
    sbit  PTTO2_GPIOD_PTOR_bit at GPIOD_PTOR.B2;
    sbit  PTTO3_GPIOD_PTOR_bit at GPIOD_PTOR.B3;
    sbit  PTTO4_GPIOD_PTOR_bit at GPIOD_PTOR.B4;
    sbit  PTTO5_GPIOD_PTOR_bit at GPIOD_PTOR.B5;
    sbit  PTTO6_GPIOD_PTOR_bit at GPIOD_PTOR.B6;
    sbit  PTTO7_GPIOD_PTOR_bit at GPIOD_PTOR.B7;
    sbit  PTTO8_GPIOD_PTOR_bit at GPIOD_PTOR.B8;
    sbit  PTTO9_GPIOD_PTOR_bit at GPIOD_PTOR.B9;
    sbit  PTTO10_GPIOD_PTOR_bit at GPIOD_PTOR.B10;
    sbit  PTTO11_GPIOD_PTOR_bit at GPIOD_PTOR.B11;
    sbit  PTTO12_GPIOD_PTOR_bit at GPIOD_PTOR.B12;
    sbit  PTTO13_GPIOD_PTOR_bit at GPIOD_PTOR.B13;
    sbit  PTTO14_GPIOD_PTOR_bit at GPIOD_PTOR.B14;
    sbit  PTTO15_GPIOD_PTOR_bit at GPIOD_PTOR.B15;
    sbit  PTTO16_GPIOD_PTOR_bit at GPIOD_PTOR.B16;
    sbit  PTTO17_GPIOD_PTOR_bit at GPIOD_PTOR.B17;
    sbit  PTTO18_GPIOD_PTOR_bit at GPIOD_PTOR.B18;
    sbit  PTTO19_GPIOD_PTOR_bit at GPIOD_PTOR.B19;
    sbit  PTTO20_GPIOD_PTOR_bit at GPIOD_PTOR.B20;
    sbit  PTTO21_GPIOD_PTOR_bit at GPIOD_PTOR.B21;
    sbit  PTTO22_GPIOD_PTOR_bit at GPIOD_PTOR.B22;
    sbit  PTTO23_GPIOD_PTOR_bit at GPIOD_PTOR.B23;
    sbit  PTTO24_GPIOD_PTOR_bit at GPIOD_PTOR.B24;
    sbit  PTTO25_GPIOD_PTOR_bit at GPIOD_PTOR.B25;
    sbit  PTTO26_GPIOD_PTOR_bit at GPIOD_PTOR.B26;
    sbit  PTTO27_GPIOD_PTOR_bit at GPIOD_PTOR.B27;
    sbit  PTTO28_GPIOD_PTOR_bit at GPIOD_PTOR.B28;
    sbit  PTTO29_GPIOD_PTOR_bit at GPIOD_PTOR.B29;
    sbit  PTTO30_GPIOD_PTOR_bit at GPIOD_PTOR.B30;
    sbit  PTTO31_GPIOD_PTOR_bit at GPIOD_PTOR.B31;

sfr unsigned long   volatile GPIOD_PDIR           absolute 0x400FF0D0;
    sbit  PDI0_GPIOD_PDIR_bit at GPIOD_PDIR.B0;
    sbit  PDI1_GPIOD_PDIR_bit at GPIOD_PDIR.B1;
    sbit  PDI2_GPIOD_PDIR_bit at GPIOD_PDIR.B2;
    sbit  PDI3_GPIOD_PDIR_bit at GPIOD_PDIR.B3;
    sbit  PDI4_GPIOD_PDIR_bit at GPIOD_PDIR.B4;
    sbit  PDI5_GPIOD_PDIR_bit at GPIOD_PDIR.B5;
    sbit  PDI6_GPIOD_PDIR_bit at GPIOD_PDIR.B6;
    sbit  PDI7_GPIOD_PDIR_bit at GPIOD_PDIR.B7;
    sbit  PDI8_GPIOD_PDIR_bit at GPIOD_PDIR.B8;
    sbit  PDI9_GPIOD_PDIR_bit at GPIOD_PDIR.B9;
    sbit  PDI10_GPIOD_PDIR_bit at GPIOD_PDIR.B10;
    sbit  PDI11_GPIOD_PDIR_bit at GPIOD_PDIR.B11;
    sbit  PDI12_GPIOD_PDIR_bit at GPIOD_PDIR.B12;
    sbit  PDI13_GPIOD_PDIR_bit at GPIOD_PDIR.B13;
    sbit  PDI14_GPIOD_PDIR_bit at GPIOD_PDIR.B14;
    sbit  PDI15_GPIOD_PDIR_bit at GPIOD_PDIR.B15;
    sbit  PDI16_GPIOD_PDIR_bit at GPIOD_PDIR.B16;
    sbit  PDI17_GPIOD_PDIR_bit at GPIOD_PDIR.B17;
    sbit  PDI18_GPIOD_PDIR_bit at GPIOD_PDIR.B18;
    sbit  PDI19_GPIOD_PDIR_bit at GPIOD_PDIR.B19;
    sbit  PDI20_GPIOD_PDIR_bit at GPIOD_PDIR.B20;
    sbit  PDI21_GPIOD_PDIR_bit at GPIOD_PDIR.B21;
    sbit  PDI22_GPIOD_PDIR_bit at GPIOD_PDIR.B22;
    sbit  PDI23_GPIOD_PDIR_bit at GPIOD_PDIR.B23;
    sbit  PDI24_GPIOD_PDIR_bit at GPIOD_PDIR.B24;
    sbit  PDI25_GPIOD_PDIR_bit at GPIOD_PDIR.B25;
    sbit  PDI26_GPIOD_PDIR_bit at GPIOD_PDIR.B26;
    sbit  PDI27_GPIOD_PDIR_bit at GPIOD_PDIR.B27;
    sbit  PDI28_GPIOD_PDIR_bit at GPIOD_PDIR.B28;
    sbit  PDI29_GPIOD_PDIR_bit at GPIOD_PDIR.B29;
    sbit  PDI30_GPIOD_PDIR_bit at GPIOD_PDIR.B30;
    sbit  PDI31_GPIOD_PDIR_bit at GPIOD_PDIR.B31;

sfr unsigned long   volatile GPIOD_PDDR           absolute 0x400FF0D4;
    sbit  PDD0_GPIOD_PDDR_bit at GPIOD_PDDR.B0;
    sbit  PDD1_GPIOD_PDDR_bit at GPIOD_PDDR.B1;
    sbit  PDD2_GPIOD_PDDR_bit at GPIOD_PDDR.B2;
    sbit  PDD3_GPIOD_PDDR_bit at GPIOD_PDDR.B3;
    sbit  PDD4_GPIOD_PDDR_bit at GPIOD_PDDR.B4;
    sbit  PDD5_GPIOD_PDDR_bit at GPIOD_PDDR.B5;
    sbit  PDD6_GPIOD_PDDR_bit at GPIOD_PDDR.B6;
    sbit  PDD7_GPIOD_PDDR_bit at GPIOD_PDDR.B7;
    sbit  PDD8_GPIOD_PDDR_bit at GPIOD_PDDR.B8;
    sbit  PDD9_GPIOD_PDDR_bit at GPIOD_PDDR.B9;
    sbit  PDD10_GPIOD_PDDR_bit at GPIOD_PDDR.B10;
    sbit  PDD11_GPIOD_PDDR_bit at GPIOD_PDDR.B11;
    sbit  PDD12_GPIOD_PDDR_bit at GPIOD_PDDR.B12;
    sbit  PDD13_GPIOD_PDDR_bit at GPIOD_PDDR.B13;
    sbit  PDD14_GPIOD_PDDR_bit at GPIOD_PDDR.B14;
    sbit  PDD15_GPIOD_PDDR_bit at GPIOD_PDDR.B15;
    sbit  PDD16_GPIOD_PDDR_bit at GPIOD_PDDR.B16;
    sbit  PDD17_GPIOD_PDDR_bit at GPIOD_PDDR.B17;
    sbit  PDD18_GPIOD_PDDR_bit at GPIOD_PDDR.B18;
    sbit  PDD19_GPIOD_PDDR_bit at GPIOD_PDDR.B19;
    sbit  PDD20_GPIOD_PDDR_bit at GPIOD_PDDR.B20;
    sbit  PDD21_GPIOD_PDDR_bit at GPIOD_PDDR.B21;
    sbit  PDD22_GPIOD_PDDR_bit at GPIOD_PDDR.B22;
    sbit  PDD23_GPIOD_PDDR_bit at GPIOD_PDDR.B23;
    sbit  PDD24_GPIOD_PDDR_bit at GPIOD_PDDR.B24;
    sbit  PDD25_GPIOD_PDDR_bit at GPIOD_PDDR.B25;
    sbit  PDD26_GPIOD_PDDR_bit at GPIOD_PDDR.B26;
    sbit  PDD27_GPIOD_PDDR_bit at GPIOD_PDDR.B27;
    sbit  PDD28_GPIOD_PDDR_bit at GPIOD_PDDR.B28;
    sbit  PDD29_GPIOD_PDDR_bit at GPIOD_PDDR.B29;
    sbit  PDD30_GPIOD_PDDR_bit at GPIOD_PDDR.B30;
    sbit  PDD31_GPIOD_PDDR_bit at GPIOD_PDDR.B31;

sfr unsigned long   volatile GPIOE_PDOR           absolute 0x400FF100;
    sbit  PDO0_GPIOE_PDOR_bit at GPIOE_PDOR.B0;
    sbit  PDO1_GPIOE_PDOR_bit at GPIOE_PDOR.B1;
    sbit  PDO2_GPIOE_PDOR_bit at GPIOE_PDOR.B2;
    sbit  PDO3_GPIOE_PDOR_bit at GPIOE_PDOR.B3;
    sbit  PDO4_GPIOE_PDOR_bit at GPIOE_PDOR.B4;
    sbit  PDO5_GPIOE_PDOR_bit at GPIOE_PDOR.B5;
    sbit  PDO6_GPIOE_PDOR_bit at GPIOE_PDOR.B6;
    sbit  PDO7_GPIOE_PDOR_bit at GPIOE_PDOR.B7;
    sbit  PDO8_GPIOE_PDOR_bit at GPIOE_PDOR.B8;
    sbit  PDO9_GPIOE_PDOR_bit at GPIOE_PDOR.B9;
    sbit  PDO10_GPIOE_PDOR_bit at GPIOE_PDOR.B10;
    sbit  PDO11_GPIOE_PDOR_bit at GPIOE_PDOR.B11;
    sbit  PDO12_GPIOE_PDOR_bit at GPIOE_PDOR.B12;
    sbit  PDO13_GPIOE_PDOR_bit at GPIOE_PDOR.B13;
    sbit  PDO14_GPIOE_PDOR_bit at GPIOE_PDOR.B14;
    sbit  PDO15_GPIOE_PDOR_bit at GPIOE_PDOR.B15;
    sbit  PDO16_GPIOE_PDOR_bit at GPIOE_PDOR.B16;
    sbit  PDO17_GPIOE_PDOR_bit at GPIOE_PDOR.B17;
    sbit  PDO18_GPIOE_PDOR_bit at GPIOE_PDOR.B18;
    sbit  PDO19_GPIOE_PDOR_bit at GPIOE_PDOR.B19;
    sbit  PDO20_GPIOE_PDOR_bit at GPIOE_PDOR.B20;
    sbit  PDO21_GPIOE_PDOR_bit at GPIOE_PDOR.B21;
    sbit  PDO22_GPIOE_PDOR_bit at GPIOE_PDOR.B22;
    sbit  PDO23_GPIOE_PDOR_bit at GPIOE_PDOR.B23;
    sbit  PDO24_GPIOE_PDOR_bit at GPIOE_PDOR.B24;
    sbit  PDO25_GPIOE_PDOR_bit at GPIOE_PDOR.B25;
    sbit  PDO26_GPIOE_PDOR_bit at GPIOE_PDOR.B26;
    sbit  PDO27_GPIOE_PDOR_bit at GPIOE_PDOR.B27;
    sbit  PDO28_GPIOE_PDOR_bit at GPIOE_PDOR.B28;
    sbit  PDO29_GPIOE_PDOR_bit at GPIOE_PDOR.B29;
    sbit  PDO30_GPIOE_PDOR_bit at GPIOE_PDOR.B30;
    sbit  PDO31_GPIOE_PDOR_bit at GPIOE_PDOR.B31;

sfr unsigned long   volatile GPIOE_PSOR           absolute 0x400FF104;
    sbit  PTSO0_GPIOE_PSOR_bit at GPIOE_PSOR.B0;
    sbit  PTSO1_GPIOE_PSOR_bit at GPIOE_PSOR.B1;
    sbit  PTSO2_GPIOE_PSOR_bit at GPIOE_PSOR.B2;
    sbit  PTSO3_GPIOE_PSOR_bit at GPIOE_PSOR.B3;
    sbit  PTSO4_GPIOE_PSOR_bit at GPIOE_PSOR.B4;
    sbit  PTSO5_GPIOE_PSOR_bit at GPIOE_PSOR.B5;
    sbit  PTSO6_GPIOE_PSOR_bit at GPIOE_PSOR.B6;
    sbit  PTSO7_GPIOE_PSOR_bit at GPIOE_PSOR.B7;
    sbit  PTSO8_GPIOE_PSOR_bit at GPIOE_PSOR.B8;
    sbit  PTSO9_GPIOE_PSOR_bit at GPIOE_PSOR.B9;
    sbit  PTSO10_GPIOE_PSOR_bit at GPIOE_PSOR.B10;
    sbit  PTSO11_GPIOE_PSOR_bit at GPIOE_PSOR.B11;
    sbit  PTSO12_GPIOE_PSOR_bit at GPIOE_PSOR.B12;
    sbit  PTSO13_GPIOE_PSOR_bit at GPIOE_PSOR.B13;
    sbit  PTSO14_GPIOE_PSOR_bit at GPIOE_PSOR.B14;
    sbit  PTSO15_GPIOE_PSOR_bit at GPIOE_PSOR.B15;
    sbit  PTSO16_GPIOE_PSOR_bit at GPIOE_PSOR.B16;
    sbit  PTSO17_GPIOE_PSOR_bit at GPIOE_PSOR.B17;
    sbit  PTSO18_GPIOE_PSOR_bit at GPIOE_PSOR.B18;
    sbit  PTSO19_GPIOE_PSOR_bit at GPIOE_PSOR.B19;
    sbit  PTSO20_GPIOE_PSOR_bit at GPIOE_PSOR.B20;
    sbit  PTSO21_GPIOE_PSOR_bit at GPIOE_PSOR.B21;
    sbit  PTSO22_GPIOE_PSOR_bit at GPIOE_PSOR.B22;
    sbit  PTSO23_GPIOE_PSOR_bit at GPIOE_PSOR.B23;
    sbit  PTSO24_GPIOE_PSOR_bit at GPIOE_PSOR.B24;
    sbit  PTSO25_GPIOE_PSOR_bit at GPIOE_PSOR.B25;
    sbit  PTSO26_GPIOE_PSOR_bit at GPIOE_PSOR.B26;
    sbit  PTSO27_GPIOE_PSOR_bit at GPIOE_PSOR.B27;
    sbit  PTSO28_GPIOE_PSOR_bit at GPIOE_PSOR.B28;
    sbit  PTSO29_GPIOE_PSOR_bit at GPIOE_PSOR.B29;
    sbit  PTSO30_GPIOE_PSOR_bit at GPIOE_PSOR.B30;
    sbit  PTSO31_GPIOE_PSOR_bit at GPIOE_PSOR.B31;

sfr unsigned long   volatile GPIOE_PCOR           absolute 0x400FF108;
    sbit  PTCO0_GPIOE_PCOR_bit at GPIOE_PCOR.B0;
    sbit  PTCO1_GPIOE_PCOR_bit at GPIOE_PCOR.B1;
    sbit  PTCO2_GPIOE_PCOR_bit at GPIOE_PCOR.B2;
    sbit  PTCO3_GPIOE_PCOR_bit at GPIOE_PCOR.B3;
    sbit  PTCO4_GPIOE_PCOR_bit at GPIOE_PCOR.B4;
    sbit  PTCO5_GPIOE_PCOR_bit at GPIOE_PCOR.B5;
    sbit  PTCO6_GPIOE_PCOR_bit at GPIOE_PCOR.B6;
    sbit  PTCO7_GPIOE_PCOR_bit at GPIOE_PCOR.B7;
    sbit  PTCO8_GPIOE_PCOR_bit at GPIOE_PCOR.B8;
    sbit  PTCO9_GPIOE_PCOR_bit at GPIOE_PCOR.B9;
    sbit  PTCO10_GPIOE_PCOR_bit at GPIOE_PCOR.B10;
    sbit  PTCO11_GPIOE_PCOR_bit at GPIOE_PCOR.B11;
    sbit  PTCO12_GPIOE_PCOR_bit at GPIOE_PCOR.B12;
    sbit  PTCO13_GPIOE_PCOR_bit at GPIOE_PCOR.B13;
    sbit  PTCO14_GPIOE_PCOR_bit at GPIOE_PCOR.B14;
    sbit  PTCO15_GPIOE_PCOR_bit at GPIOE_PCOR.B15;
    sbit  PTCO16_GPIOE_PCOR_bit at GPIOE_PCOR.B16;
    sbit  PTCO17_GPIOE_PCOR_bit at GPIOE_PCOR.B17;
    sbit  PTCO18_GPIOE_PCOR_bit at GPIOE_PCOR.B18;
    sbit  PTCO19_GPIOE_PCOR_bit at GPIOE_PCOR.B19;
    sbit  PTCO20_GPIOE_PCOR_bit at GPIOE_PCOR.B20;
    sbit  PTCO21_GPIOE_PCOR_bit at GPIOE_PCOR.B21;
    sbit  PTCO22_GPIOE_PCOR_bit at GPIOE_PCOR.B22;
    sbit  PTCO23_GPIOE_PCOR_bit at GPIOE_PCOR.B23;
    sbit  PTCO24_GPIOE_PCOR_bit at GPIOE_PCOR.B24;
    sbit  PTCO25_GPIOE_PCOR_bit at GPIOE_PCOR.B25;
    sbit  PTCO26_GPIOE_PCOR_bit at GPIOE_PCOR.B26;
    sbit  PTCO27_GPIOE_PCOR_bit at GPIOE_PCOR.B27;
    sbit  PTCO28_GPIOE_PCOR_bit at GPIOE_PCOR.B28;
    sbit  PTCO29_GPIOE_PCOR_bit at GPIOE_PCOR.B29;
    sbit  PTCO30_GPIOE_PCOR_bit at GPIOE_PCOR.B30;
    sbit  PTCO31_GPIOE_PCOR_bit at GPIOE_PCOR.B31;

sfr unsigned long   volatile GPIOE_PTOR           absolute 0x400FF10C;
    sbit  PTTO0_GPIOE_PTOR_bit at GPIOE_PTOR.B0;
    sbit  PTTO1_GPIOE_PTOR_bit at GPIOE_PTOR.B1;
    sbit  PTTO2_GPIOE_PTOR_bit at GPIOE_PTOR.B2;
    sbit  PTTO3_GPIOE_PTOR_bit at GPIOE_PTOR.B3;
    sbit  PTTO4_GPIOE_PTOR_bit at GPIOE_PTOR.B4;
    sbit  PTTO5_GPIOE_PTOR_bit at GPIOE_PTOR.B5;
    sbit  PTTO6_GPIOE_PTOR_bit at GPIOE_PTOR.B6;
    sbit  PTTO7_GPIOE_PTOR_bit at GPIOE_PTOR.B7;
    sbit  PTTO8_GPIOE_PTOR_bit at GPIOE_PTOR.B8;
    sbit  PTTO9_GPIOE_PTOR_bit at GPIOE_PTOR.B9;
    sbit  PTTO10_GPIOE_PTOR_bit at GPIOE_PTOR.B10;
    sbit  PTTO11_GPIOE_PTOR_bit at GPIOE_PTOR.B11;
    sbit  PTTO12_GPIOE_PTOR_bit at GPIOE_PTOR.B12;
    sbit  PTTO13_GPIOE_PTOR_bit at GPIOE_PTOR.B13;
    sbit  PTTO14_GPIOE_PTOR_bit at GPIOE_PTOR.B14;
    sbit  PTTO15_GPIOE_PTOR_bit at GPIOE_PTOR.B15;
    sbit  PTTO16_GPIOE_PTOR_bit at GPIOE_PTOR.B16;
    sbit  PTTO17_GPIOE_PTOR_bit at GPIOE_PTOR.B17;
    sbit  PTTO18_GPIOE_PTOR_bit at GPIOE_PTOR.B18;
    sbit  PTTO19_GPIOE_PTOR_bit at GPIOE_PTOR.B19;
    sbit  PTTO20_GPIOE_PTOR_bit at GPIOE_PTOR.B20;
    sbit  PTTO21_GPIOE_PTOR_bit at GPIOE_PTOR.B21;
    sbit  PTTO22_GPIOE_PTOR_bit at GPIOE_PTOR.B22;
    sbit  PTTO23_GPIOE_PTOR_bit at GPIOE_PTOR.B23;
    sbit  PTTO24_GPIOE_PTOR_bit at GPIOE_PTOR.B24;
    sbit  PTTO25_GPIOE_PTOR_bit at GPIOE_PTOR.B25;
    sbit  PTTO26_GPIOE_PTOR_bit at GPIOE_PTOR.B26;
    sbit  PTTO27_GPIOE_PTOR_bit at GPIOE_PTOR.B27;
    sbit  PTTO28_GPIOE_PTOR_bit at GPIOE_PTOR.B28;
    sbit  PTTO29_GPIOE_PTOR_bit at GPIOE_PTOR.B29;
    sbit  PTTO30_GPIOE_PTOR_bit at GPIOE_PTOR.B30;
    sbit  PTTO31_GPIOE_PTOR_bit at GPIOE_PTOR.B31;

sfr unsigned long   volatile GPIOE_PDIR           absolute 0x400FF110;
    sbit  PDI0_GPIOE_PDIR_bit at GPIOE_PDIR.B0;
    sbit  PDI1_GPIOE_PDIR_bit at GPIOE_PDIR.B1;
    sbit  PDI2_GPIOE_PDIR_bit at GPIOE_PDIR.B2;
    sbit  PDI3_GPIOE_PDIR_bit at GPIOE_PDIR.B3;
    sbit  PDI4_GPIOE_PDIR_bit at GPIOE_PDIR.B4;
    sbit  PDI5_GPIOE_PDIR_bit at GPIOE_PDIR.B5;
    sbit  PDI6_GPIOE_PDIR_bit at GPIOE_PDIR.B6;
    sbit  PDI7_GPIOE_PDIR_bit at GPIOE_PDIR.B7;
    sbit  PDI8_GPIOE_PDIR_bit at GPIOE_PDIR.B8;
    sbit  PDI9_GPIOE_PDIR_bit at GPIOE_PDIR.B9;
    sbit  PDI10_GPIOE_PDIR_bit at GPIOE_PDIR.B10;
    sbit  PDI11_GPIOE_PDIR_bit at GPIOE_PDIR.B11;
    sbit  PDI12_GPIOE_PDIR_bit at GPIOE_PDIR.B12;
    sbit  PDI13_GPIOE_PDIR_bit at GPIOE_PDIR.B13;
    sbit  PDI14_GPIOE_PDIR_bit at GPIOE_PDIR.B14;
    sbit  PDI15_GPIOE_PDIR_bit at GPIOE_PDIR.B15;
    sbit  PDI16_GPIOE_PDIR_bit at GPIOE_PDIR.B16;
    sbit  PDI17_GPIOE_PDIR_bit at GPIOE_PDIR.B17;
    sbit  PDI18_GPIOE_PDIR_bit at GPIOE_PDIR.B18;
    sbit  PDI19_GPIOE_PDIR_bit at GPIOE_PDIR.B19;
    sbit  PDI20_GPIOE_PDIR_bit at GPIOE_PDIR.B20;
    sbit  PDI21_GPIOE_PDIR_bit at GPIOE_PDIR.B21;
    sbit  PDI22_GPIOE_PDIR_bit at GPIOE_PDIR.B22;
    sbit  PDI23_GPIOE_PDIR_bit at GPIOE_PDIR.B23;
    sbit  PDI24_GPIOE_PDIR_bit at GPIOE_PDIR.B24;
    sbit  PDI25_GPIOE_PDIR_bit at GPIOE_PDIR.B25;
    sbit  PDI26_GPIOE_PDIR_bit at GPIOE_PDIR.B26;
    sbit  PDI27_GPIOE_PDIR_bit at GPIOE_PDIR.B27;
    sbit  PDI28_GPIOE_PDIR_bit at GPIOE_PDIR.B28;
    sbit  PDI29_GPIOE_PDIR_bit at GPIOE_PDIR.B29;
    sbit  PDI30_GPIOE_PDIR_bit at GPIOE_PDIR.B30;
    sbit  PDI31_GPIOE_PDIR_bit at GPIOE_PDIR.B31;

sfr unsigned long   volatile GPIOE_PDDR           absolute 0x400FF114;
    sbit  PDD0_GPIOE_PDDR_bit at GPIOE_PDDR.B0;
    sbit  PDD1_GPIOE_PDDR_bit at GPIOE_PDDR.B1;
    sbit  PDD2_GPIOE_PDDR_bit at GPIOE_PDDR.B2;
    sbit  PDD3_GPIOE_PDDR_bit at GPIOE_PDDR.B3;
    sbit  PDD4_GPIOE_PDDR_bit at GPIOE_PDDR.B4;
    sbit  PDD5_GPIOE_PDDR_bit at GPIOE_PDDR.B5;
    sbit  PDD6_GPIOE_PDDR_bit at GPIOE_PDDR.B6;
    sbit  PDD7_GPIOE_PDDR_bit at GPIOE_PDDR.B7;
    sbit  PDD8_GPIOE_PDDR_bit at GPIOE_PDDR.B8;
    sbit  PDD9_GPIOE_PDDR_bit at GPIOE_PDDR.B9;
    sbit  PDD10_GPIOE_PDDR_bit at GPIOE_PDDR.B10;
    sbit  PDD11_GPIOE_PDDR_bit at GPIOE_PDDR.B11;
    sbit  PDD12_GPIOE_PDDR_bit at GPIOE_PDDR.B12;
    sbit  PDD13_GPIOE_PDDR_bit at GPIOE_PDDR.B13;
    sbit  PDD14_GPIOE_PDDR_bit at GPIOE_PDDR.B14;
    sbit  PDD15_GPIOE_PDDR_bit at GPIOE_PDDR.B15;
    sbit  PDD16_GPIOE_PDDR_bit at GPIOE_PDDR.B16;
    sbit  PDD17_GPIOE_PDDR_bit at GPIOE_PDDR.B17;
    sbit  PDD18_GPIOE_PDDR_bit at GPIOE_PDDR.B18;
    sbit  PDD19_GPIOE_PDDR_bit at GPIOE_PDDR.B19;
    sbit  PDD20_GPIOE_PDDR_bit at GPIOE_PDDR.B20;
    sbit  PDD21_GPIOE_PDDR_bit at GPIOE_PDDR.B21;
    sbit  PDD22_GPIOE_PDDR_bit at GPIOE_PDDR.B22;
    sbit  PDD23_GPIOE_PDDR_bit at GPIOE_PDDR.B23;
    sbit  PDD24_GPIOE_PDDR_bit at GPIOE_PDDR.B24;
    sbit  PDD25_GPIOE_PDDR_bit at GPIOE_PDDR.B25;
    sbit  PDD26_GPIOE_PDDR_bit at GPIOE_PDDR.B26;
    sbit  PDD27_GPIOE_PDDR_bit at GPIOE_PDDR.B27;
    sbit  PDD28_GPIOE_PDDR_bit at GPIOE_PDDR.B28;
    sbit  PDD29_GPIOE_PDDR_bit at GPIOE_PDDR.B29;
    sbit  PDD30_GPIOE_PDDR_bit at GPIOE_PDDR.B30;
    sbit  PDD31_GPIOE_PDDR_bit at GPIOE_PDDR.B31;

sfr far unsigned long   volatile MCM_PCT              absolute 0xE0080000;
    const register unsigned short int PLREV0 = 0;
    sbit  PLREV0_bit at MCM_PCT.B0;
    const register unsigned short int PLREV1 = 1;
    sbit  PLREV1_bit at MCM_PCT.B1;
    const register unsigned short int PLREV2 = 2;
    sbit  PLREV2_bit at MCM_PCT.B2;
    const register unsigned short int PLREV3 = 3;
    sbit  PLREV3_bit at MCM_PCT.B3;
    const register unsigned short int PLREV4 = 4;
    sbit  PLREV4_bit at MCM_PCT.B4;
    const register unsigned short int PLREV5 = 5;
    sbit  PLREV5_bit at MCM_PCT.B5;
    const register unsigned short int PLREV6 = 6;
    sbit  PLREV6_bit at MCM_PCT.B6;
    const register unsigned short int PLREV7 = 7;
    sbit  PLREV7_bit at MCM_PCT.B7;
    const register unsigned short int PLREV8 = 8;
    sbit  PLREV8_bit at MCM_PCT.B8;
    const register unsigned short int PLREV9 = 9;
    sbit  PLREV9_bit at MCM_PCT.B9;
    const register unsigned short int PLREV10 = 10;
    sbit  PLREV10_bit at MCM_PCT.B10;
    const register unsigned short int PLREV11 = 11;
    sbit  PLREV11_bit at MCM_PCT.B11;
    const register unsigned short int PLREV12 = 12;
    sbit  PLREV12_bit at MCM_PCT.B12;
    const register unsigned short int PLREV13 = 13;
    sbit  PLREV13_bit at MCM_PCT.B13;
    const register unsigned short int PLREV14 = 14;
    sbit  PLREV14_bit at MCM_PCT.B14;
    const register unsigned short int PLREV15 = 15;
    sbit  PLREV15_bit at MCM_PCT.B15;
    const register unsigned short int PCT0 = 16;
    sbit  PCT0_bit at MCM_PCT.B16;
    const register unsigned short int PCT1 = 17;
    sbit  PCT1_bit at MCM_PCT.B17;
    const register unsigned short int PCT2 = 18;
    sbit  PCT2_bit at MCM_PCT.B18;
    const register unsigned short int PCT3 = 19;
    sbit  PCT3_bit at MCM_PCT.B19;
    const register unsigned short int PCT4 = 20;
    sbit  PCT4_bit at MCM_PCT.B20;
    const register unsigned short int PCT5 = 21;
    sbit  PCT5_bit at MCM_PCT.B21;
    const register unsigned short int PCT6 = 22;
    sbit  PCT6_bit at MCM_PCT.B22;
    const register unsigned short int PCT7 = 23;
    sbit  PCT7_bit at MCM_PCT.B23;
    const register unsigned short int PCT8 = 24;
    sbit  PCT8_bit at MCM_PCT.B24;
    const register unsigned short int PCT9 = 25;
    sbit  PCT9_bit at MCM_PCT.B25;
    const register unsigned short int PCT10 = 26;
    sbit  PCT10_bit at MCM_PCT.B26;
    const register unsigned short int PCT11 = 27;
    sbit  PCT11_bit at MCM_PCT.B27;
    const register unsigned short int PCT12 = 28;
    sbit  PCT12_bit at MCM_PCT.B28;
    const register unsigned short int PCT13 = 29;
    sbit  PCT13_bit at MCM_PCT.B29;
    const register unsigned short int PCT14 = 30;
    sbit  PCT14_bit at MCM_PCT.B30;
    const register unsigned short int PCT15 = 31;
    sbit  PCT15_bit at MCM_PCT.B31;

sfr far unsigned long   volatile MCM_CR               absolute 0xE008000C;
    const register unsigned short int AHBSPRI = 27;
    sbit  AHBSPRI_bit at MCM_CR.B27;

sfr far unsigned long   volatile MCM_ISCR             absolute 0xE0080010;
    const register unsigned short int FIOC = 8;
    sbit  FIOC_bit at MCM_ISCR.B8;
    const register unsigned short int FDZC = 9;
    sbit  FDZC_bit at MCM_ISCR.B9;
    const register unsigned short int FOFC = 10;
    sbit  FOFC_bit at MCM_ISCR.B10;
    const register unsigned short int FUFC = 11;
    sbit  FUFC_bit at MCM_ISCR.B11;
    const register unsigned short int FIXC = 12;
    sbit  FIXC_bit at MCM_ISCR.B12;
    const register unsigned short int FIDC = 15;
    sbit  FIDC_bit at MCM_ISCR.B15;
    const register unsigned short int FIOCE = 24;
    sbit  FIOCE_bit at MCM_ISCR.B24;
    const register unsigned short int FDZCE = 25;
    sbit  FDZCE_bit at MCM_ISCR.B25;
    const register unsigned short int FOFCE = 26;
    sbit  FOFCE_bit at MCM_ISCR.B26;
    const register unsigned short int FUFCE = 27;
    sbit  FUFCE_bit at MCM_ISCR.B27;
    const register unsigned short int FIXCE = 28;
    sbit  FIXCE_bit at MCM_ISCR.B28;
    const register unsigned short int FIDCE = 31;
    sbit  FIDCE_bit at MCM_ISCR.B31;

sfr far unsigned long   volatile MCM_CPO              absolute 0xE0080034;
    const register unsigned short int CPOREQ = 0;
    sbit  CPOREQ_bit at MCM_CPO.B0;
    const register unsigned short int CPOACK = 1;
    sbit  CPOACK_bit at MCM_CPO.B1;

sfr far unsigned long   volatile MCM_LMEM0            absolute 0xE0080400;
    const register unsigned short int LMEM_Type0 = 13;
    sbit  LMEM_Type0_bit at MCM_LMEM0.B13;
    const register unsigned short int LMEM_Type1 = 14;
    sbit  LMEM_Type1_bit at MCM_LMEM0.B14;
    const register unsigned short int LMEM_Type2 = 15;
    sbit  LMEM_Type2_bit at MCM_LMEM0.B15;
    const register unsigned short int LMEM_Width0 = 17;
    sbit  LMEM_Width0_bit at MCM_LMEM0.B17;
    const register unsigned short int LMEM_Width1 = 18;
    sbit  LMEM_Width1_bit at MCM_LMEM0.B18;
    const register unsigned short int LMEM_Width2 = 19;
    sbit  LMEM_Width2_bit at MCM_LMEM0.B19;
    const register unsigned short int LMEM_Ways0 = 20;
    sbit  LMEM_Ways0_bit at MCM_LMEM0.B20;
    const register unsigned short int LMEM_Ways1 = 21;
    sbit  LMEM_Ways1_bit at MCM_LMEM0.B21;
    const register unsigned short int LMEM_Ways2 = 22;
    sbit  LMEM_Ways2_bit at MCM_LMEM0.B22;
    const register unsigned short int LMEM_Ways3 = 23;
    sbit  LMEM_Ways3_bit at MCM_LMEM0.B23;
    const register unsigned short int LMEM_Size0 = 24;
    sbit  LMEM_Size0_bit at MCM_LMEM0.B24;
    const register unsigned short int LMEM_Size1 = 25;
    sbit  LMEM_Size1_bit at MCM_LMEM0.B25;
    const register unsigned short int LMEM_Size2 = 26;
    sbit  LMEM_Size2_bit at MCM_LMEM0.B26;
    const register unsigned short int LMEM_Size3 = 27;
    sbit  LMEM_Size3_bit at MCM_LMEM0.B27;
    const register unsigned short int LMEM_Valid = 31;
    sbit  LMEM_Valid_bit at MCM_LMEM0.B31;

sfr far unsigned long   volatile MCM_LMEM1            absolute 0xE0080404;
    sbit  LMEM_Type0_MCM_LMEM1_bit at MCM_LMEM1.B13;
    sbit  LMEM_Type1_MCM_LMEM1_bit at MCM_LMEM1.B14;
    sbit  LMEM_Type2_MCM_LMEM1_bit at MCM_LMEM1.B15;
    sbit  LMEM_Width0_MCM_LMEM1_bit at MCM_LMEM1.B17;
    sbit  LMEM_Width1_MCM_LMEM1_bit at MCM_LMEM1.B18;
    sbit  LMEM_Width2_MCM_LMEM1_bit at MCM_LMEM1.B19;
    sbit  LMEM_Ways0_MCM_LMEM1_bit at MCM_LMEM1.B20;
    sbit  LMEM_Ways1_MCM_LMEM1_bit at MCM_LMEM1.B21;
    sbit  LMEM_Ways2_MCM_LMEM1_bit at MCM_LMEM1.B22;
    sbit  LMEM_Ways3_MCM_LMEM1_bit at MCM_LMEM1.B23;
    sbit  LMEM_Size0_MCM_LMEM1_bit at MCM_LMEM1.B24;
    sbit  LMEM_Size1_MCM_LMEM1_bit at MCM_LMEM1.B25;
    sbit  LMEM_Size2_MCM_LMEM1_bit at MCM_LMEM1.B26;
    sbit  LMEM_Size3_MCM_LMEM1_bit at MCM_LMEM1.B27;
    sbit  LMEM_Valid_MCM_LMEM1_bit at MCM_LMEM1.B31;

sfr far unsigned long   volatile MCM_LMEM2            absolute 0xE0080408;
    sbit  LMEM_Type0_MCM_LMEM2_bit at MCM_LMEM2.B13;
    sbit  LMEM_Type1_MCM_LMEM2_bit at MCM_LMEM2.B14;
    sbit  LMEM_Type2_MCM_LMEM2_bit at MCM_LMEM2.B15;
    sbit  LMEM_Width0_MCM_LMEM2_bit at MCM_LMEM2.B17;
    sbit  LMEM_Width1_MCM_LMEM2_bit at MCM_LMEM2.B18;
    sbit  LMEM_Width2_MCM_LMEM2_bit at MCM_LMEM2.B19;
    sbit  LMEM_Ways0_MCM_LMEM2_bit at MCM_LMEM2.B20;
    sbit  LMEM_Ways1_MCM_LMEM2_bit at MCM_LMEM2.B21;
    sbit  LMEM_Ways2_MCM_LMEM2_bit at MCM_LMEM2.B22;
    sbit  LMEM_Ways3_MCM_LMEM2_bit at MCM_LMEM2.B23;
    sbit  LMEM_Size0_MCM_LMEM2_bit at MCM_LMEM2.B24;
    sbit  LMEM_Size1_MCM_LMEM2_bit at MCM_LMEM2.B25;
    sbit  LMEM_Size2_MCM_LMEM2_bit at MCM_LMEM2.B26;
    sbit  LMEM_Size3_MCM_LMEM2_bit at MCM_LMEM2.B27;
    sbit  LMEM_Valid_MCM_LMEM2_bit at MCM_LMEM2.B31;

sfr far unsigned long   volatile MCM_LMEM3            absolute 0xE008040C;
    sbit  LMEM_Type0_MCM_LMEM3_bit at MCM_LMEM3.B13;
    sbit  LMEM_Type1_MCM_LMEM3_bit at MCM_LMEM3.B14;
    sbit  LMEM_Type2_MCM_LMEM3_bit at MCM_LMEM3.B15;
    sbit  LMEM_Width0_MCM_LMEM3_bit at MCM_LMEM3.B17;
    sbit  LMEM_Width1_MCM_LMEM3_bit at MCM_LMEM3.B18;
    sbit  LMEM_Width2_MCM_LMEM3_bit at MCM_LMEM3.B19;
    sbit  LMEM_Ways0_MCM_LMEM3_bit at MCM_LMEM3.B20;
    sbit  LMEM_Ways1_MCM_LMEM3_bit at MCM_LMEM3.B21;
    sbit  LMEM_Ways2_MCM_LMEM3_bit at MCM_LMEM3.B22;
    sbit  LMEM_Ways3_MCM_LMEM3_bit at MCM_LMEM3.B23;
    sbit  LMEM_Size0_MCM_LMEM3_bit at MCM_LMEM3.B24;
    sbit  LMEM_Size1_MCM_LMEM3_bit at MCM_LMEM3.B25;
    sbit  LMEM_Size2_MCM_LMEM3_bit at MCM_LMEM3.B26;
    sbit  LMEM_Size3_MCM_LMEM3_bit at MCM_LMEM3.B27;
    sbit  LMEM_Valid_MCM_LMEM3_bit at MCM_LMEM3.B31;

sfr far unsigned long   volatile MCM_LMEM4            absolute 0xE0080410;
    sbit  LMEM_Type0_MCM_LMEM4_bit at MCM_LMEM4.B13;
    sbit  LMEM_Type1_MCM_LMEM4_bit at MCM_LMEM4.B14;
    sbit  LMEM_Type2_MCM_LMEM4_bit at MCM_LMEM4.B15;
    sbit  LMEM_Width0_MCM_LMEM4_bit at MCM_LMEM4.B17;
    sbit  LMEM_Width1_MCM_LMEM4_bit at MCM_LMEM4.B18;
    sbit  LMEM_Width2_MCM_LMEM4_bit at MCM_LMEM4.B19;
    sbit  LMEM_Ways0_MCM_LMEM4_bit at MCM_LMEM4.B20;
    sbit  LMEM_Ways1_MCM_LMEM4_bit at MCM_LMEM4.B21;
    sbit  LMEM_Ways2_MCM_LMEM4_bit at MCM_LMEM4.B22;
    sbit  LMEM_Ways3_MCM_LMEM4_bit at MCM_LMEM4.B23;
    sbit  LMEM_Size0_MCM_LMEM4_bit at MCM_LMEM4.B24;
    sbit  LMEM_Size1_MCM_LMEM4_bit at MCM_LMEM4.B25;
    sbit  LMEM_Size2_MCM_LMEM4_bit at MCM_LMEM4.B26;
    sbit  LMEM_Size3_MCM_LMEM4_bit at MCM_LMEM4.B27;
    sbit  LMEM_Valid_MCM_LMEM4_bit at MCM_LMEM4.B31;

sfr far unsigned long   volatile CAU_DIRECT0          absolute 0xE0081000;
sfr far unsigned long   volatile CAU_DIRECT1          absolute 0xE0081004;
sfr far unsigned long   volatile CAU_DIRECT2          absolute 0xE0081008;
sfr far unsigned long   volatile CAU_DIRECT3          absolute 0xE008100C;
sfr far unsigned long   volatile CAU_DIRECT4          absolute 0xE0081010;
sfr far unsigned long   volatile CAU_DIRECT5          absolute 0xE0081014;
sfr far unsigned long   volatile CAU_DIRECT6          absolute 0xE0081018;
sfr far unsigned long   volatile CAU_DIRECT7          absolute 0xE008101C;
sfr far unsigned long   volatile CAU_DIRECT8          absolute 0xE0081020;
sfr far unsigned long   volatile CAU_DIRECT9          absolute 0xE0081024;
sfr far unsigned long   volatile CAU_DIRECT10         absolute 0xE0081028;
sfr far unsigned long   volatile CAU_DIRECT11         absolute 0xE008102C;
sfr far unsigned long   volatile CAU_DIRECT12         absolute 0xE0081030;
sfr far unsigned long   volatile CAU_DIRECT13         absolute 0xE0081034;
sfr far unsigned long   volatile CAU_DIRECT14         absolute 0xE0081038;
sfr far unsigned long   volatile CAU_DIRECT15         absolute 0xE008103C;
sfr far unsigned long   volatile CAU_LDR_CASR         absolute 0xE0081840;
    const register unsigned short int IC = 0;
    sbit  IC_bit at CAU_LDR_CASR.B0;
    const register unsigned short int DPE = 1;
    sbit  DPE_bit at CAU_LDR_CASR.B1;
    const register unsigned short int VER0 = 28;
    sbit  VER0_bit at CAU_LDR_CASR.B28;
    const register unsigned short int VER1 = 29;
    sbit  VER1_bit at CAU_LDR_CASR.B29;
    const register unsigned short int VER2 = 30;
    sbit  VER2_bit at CAU_LDR_CASR.B30;
    const register unsigned short int VER3 = 31;
    sbit  VER3_bit at CAU_LDR_CASR.B31;

sfr far unsigned long   volatile CAU_LDR_CAA          absolute 0xE0081844;
    const register unsigned short int ACC0 = 0;
    sbit  ACC0_bit at CAU_LDR_CAA.B0;
    const register unsigned short int ACC1 = 1;
    sbit  ACC1_bit at CAU_LDR_CAA.B1;
    const register unsigned short int ACC2 = 2;
    sbit  ACC2_bit at CAU_LDR_CAA.B2;
    const register unsigned short int ACC3 = 3;
    sbit  ACC3_bit at CAU_LDR_CAA.B3;
    const register unsigned short int ACC4 = 4;
    sbit  ACC4_bit at CAU_LDR_CAA.B4;
    const register unsigned short int ACC5 = 5;
    sbit  ACC5_bit at CAU_LDR_CAA.B5;
    const register unsigned short int ACC6 = 6;
    sbit  ACC6_bit at CAU_LDR_CAA.B6;
    const register unsigned short int ACC7 = 7;
    sbit  ACC7_bit at CAU_LDR_CAA.B7;
    const register unsigned short int ACC8 = 8;
    sbit  ACC8_bit at CAU_LDR_CAA.B8;
    const register unsigned short int ACC9 = 9;
    sbit  ACC9_bit at CAU_LDR_CAA.B9;
    const register unsigned short int ACC10 = 10;
    sbit  ACC10_bit at CAU_LDR_CAA.B10;
    const register unsigned short int ACC11 = 11;
    sbit  ACC11_bit at CAU_LDR_CAA.B11;
    const register unsigned short int ACC12 = 12;
    sbit  ACC12_bit at CAU_LDR_CAA.B12;
    const register unsigned short int ACC13 = 13;
    sbit  ACC13_bit at CAU_LDR_CAA.B13;
    const register unsigned short int ACC14 = 14;
    sbit  ACC14_bit at CAU_LDR_CAA.B14;
    const register unsigned short int ACC15 = 15;
    sbit  ACC15_bit at CAU_LDR_CAA.B15;
    const register unsigned short int ACC16 = 16;
    sbit  ACC16_bit at CAU_LDR_CAA.B16;
    const register unsigned short int ACC17 = 17;
    sbit  ACC17_bit at CAU_LDR_CAA.B17;
    const register unsigned short int ACC18 = 18;
    sbit  ACC18_bit at CAU_LDR_CAA.B18;
    const register unsigned short int ACC19 = 19;
    sbit  ACC19_bit at CAU_LDR_CAA.B19;
    const register unsigned short int ACC20 = 20;
    sbit  ACC20_bit at CAU_LDR_CAA.B20;
    const register unsigned short int ACC21 = 21;
    sbit  ACC21_bit at CAU_LDR_CAA.B21;
    const register unsigned short int ACC22 = 22;
    sbit  ACC22_bit at CAU_LDR_CAA.B22;
    const register unsigned short int ACC23 = 23;
    sbit  ACC23_bit at CAU_LDR_CAA.B23;
    const register unsigned short int ACC24 = 24;
    sbit  ACC24_bit at CAU_LDR_CAA.B24;
    const register unsigned short int ACC25 = 25;
    sbit  ACC25_bit at CAU_LDR_CAA.B25;
    const register unsigned short int ACC26 = 26;
    sbit  ACC26_bit at CAU_LDR_CAA.B26;
    const register unsigned short int ACC27 = 27;
    sbit  ACC27_bit at CAU_LDR_CAA.B27;
    const register unsigned short int ACC28 = 28;
    sbit  ACC28_bit at CAU_LDR_CAA.B28;
    const register unsigned short int ACC29 = 29;
    sbit  ACC29_bit at CAU_LDR_CAA.B29;
    const register unsigned short int ACC30 = 30;
    sbit  ACC30_bit at CAU_LDR_CAA.B30;
    const register unsigned short int ACC31 = 31;
    sbit  ACC31_bit at CAU_LDR_CAA.B31;

sfr far unsigned long   volatile CAU_LDR_CA0          absolute 0xE0081848;
    const register unsigned short int CA00 = 0;
    sbit  CA00_bit at CAU_LDR_CA0.B0;
    const register unsigned short int CA01 = 1;
    sbit  CA01_bit at CAU_LDR_CA0.B1;
    const register unsigned short int CA02 = 2;
    sbit  CA02_bit at CAU_LDR_CA0.B2;
    const register unsigned short int CA03 = 3;
    sbit  CA03_bit at CAU_LDR_CA0.B3;
    const register unsigned short int CA04 = 4;
    sbit  CA04_bit at CAU_LDR_CA0.B4;
    const register unsigned short int CA05 = 5;
    sbit  CA05_bit at CAU_LDR_CA0.B5;
    const register unsigned short int CA06 = 6;
    sbit  CA06_bit at CAU_LDR_CA0.B6;
    const register unsigned short int CA07 = 7;
    sbit  CA07_bit at CAU_LDR_CA0.B7;
    const register unsigned short int CA08 = 8;
    sbit  CA08_bit at CAU_LDR_CA0.B8;
    const register unsigned short int CA09 = 9;
    sbit  CA09_bit at CAU_LDR_CA0.B9;
    const register unsigned short int CA010 = 10;
    sbit  CA010_bit at CAU_LDR_CA0.B10;
    const register unsigned short int CA011 = 11;
    sbit  CA011_bit at CAU_LDR_CA0.B11;
    const register unsigned short int CA012 = 12;
    sbit  CA012_bit at CAU_LDR_CA0.B12;
    const register unsigned short int CA013 = 13;
    sbit  CA013_bit at CAU_LDR_CA0.B13;
    const register unsigned short int CA014 = 14;
    sbit  CA014_bit at CAU_LDR_CA0.B14;
    const register unsigned short int CA015 = 15;
    sbit  CA015_bit at CAU_LDR_CA0.B15;
    const register unsigned short int CA016 = 16;
    sbit  CA016_bit at CAU_LDR_CA0.B16;
    const register unsigned short int CA017 = 17;
    sbit  CA017_bit at CAU_LDR_CA0.B17;
    const register unsigned short int CA018 = 18;
    sbit  CA018_bit at CAU_LDR_CA0.B18;
    const register unsigned short int CA019 = 19;
    sbit  CA019_bit at CAU_LDR_CA0.B19;
    const register unsigned short int CA020 = 20;
    sbit  CA020_bit at CAU_LDR_CA0.B20;
    const register unsigned short int CA021 = 21;
    sbit  CA021_bit at CAU_LDR_CA0.B21;
    const register unsigned short int CA022 = 22;
    sbit  CA022_bit at CAU_LDR_CA0.B22;
    const register unsigned short int CA023 = 23;
    sbit  CA023_bit at CAU_LDR_CA0.B23;
    const register unsigned short int CA024 = 24;
    sbit  CA024_bit at CAU_LDR_CA0.B24;
    const register unsigned short int CA025 = 25;
    sbit  CA025_bit at CAU_LDR_CA0.B25;
    const register unsigned short int CA026 = 26;
    sbit  CA026_bit at CAU_LDR_CA0.B26;
    const register unsigned short int CA027 = 27;
    sbit  CA027_bit at CAU_LDR_CA0.B27;
    const register unsigned short int CA028 = 28;
    sbit  CA028_bit at CAU_LDR_CA0.B28;
    const register unsigned short int CA029 = 29;
    sbit  CA029_bit at CAU_LDR_CA0.B29;
    const register unsigned short int CA030 = 30;
    sbit  CA030_bit at CAU_LDR_CA0.B30;
    const register unsigned short int CA031 = 31;
    sbit  CA031_bit at CAU_LDR_CA0.B31;

sfr far unsigned long   volatile CAU_LDR_CA1          absolute 0xE008184C;
    const register unsigned short int CA10 = 0;
    sbit  CA10_bit at CAU_LDR_CA1.B0;
    const register unsigned short int CA11 = 1;
    sbit  CA11_bit at CAU_LDR_CA1.B1;
    const register unsigned short int CA12 = 2;
    sbit  CA12_bit at CAU_LDR_CA1.B2;
    const register unsigned short int CA13 = 3;
    sbit  CA13_bit at CAU_LDR_CA1.B3;
    const register unsigned short int CA14 = 4;
    sbit  CA14_bit at CAU_LDR_CA1.B4;
    const register unsigned short int CA15 = 5;
    sbit  CA15_bit at CAU_LDR_CA1.B5;
    const register unsigned short int CA16 = 6;
    sbit  CA16_bit at CAU_LDR_CA1.B6;
    const register unsigned short int CA17 = 7;
    sbit  CA17_bit at CAU_LDR_CA1.B7;
    const register unsigned short int CA18 = 8;
    sbit  CA18_bit at CAU_LDR_CA1.B8;
    const register unsigned short int CA19 = 9;
    sbit  CA19_bit at CAU_LDR_CA1.B9;
    const register unsigned short int CA110 = 10;
    sbit  CA110_bit at CAU_LDR_CA1.B10;
    const register unsigned short int CA111 = 11;
    sbit  CA111_bit at CAU_LDR_CA1.B11;
    const register unsigned short int CA112 = 12;
    sbit  CA112_bit at CAU_LDR_CA1.B12;
    const register unsigned short int CA113 = 13;
    sbit  CA113_bit at CAU_LDR_CA1.B13;
    const register unsigned short int CA114 = 14;
    sbit  CA114_bit at CAU_LDR_CA1.B14;
    const register unsigned short int CA115 = 15;
    sbit  CA115_bit at CAU_LDR_CA1.B15;
    const register unsigned short int CA116 = 16;
    sbit  CA116_bit at CAU_LDR_CA1.B16;
    const register unsigned short int CA117 = 17;
    sbit  CA117_bit at CAU_LDR_CA1.B17;
    const register unsigned short int CA118 = 18;
    sbit  CA118_bit at CAU_LDR_CA1.B18;
    const register unsigned short int CA119 = 19;
    sbit  CA119_bit at CAU_LDR_CA1.B19;
    const register unsigned short int CA120 = 20;
    sbit  CA120_bit at CAU_LDR_CA1.B20;
    const register unsigned short int CA121 = 21;
    sbit  CA121_bit at CAU_LDR_CA1.B21;
    const register unsigned short int CA122 = 22;
    sbit  CA122_bit at CAU_LDR_CA1.B22;
    const register unsigned short int CA123 = 23;
    sbit  CA123_bit at CAU_LDR_CA1.B23;
    const register unsigned short int CA124 = 24;
    sbit  CA124_bit at CAU_LDR_CA1.B24;
    const register unsigned short int CA125 = 25;
    sbit  CA125_bit at CAU_LDR_CA1.B25;
    const register unsigned short int CA126 = 26;
    sbit  CA126_bit at CAU_LDR_CA1.B26;
    const register unsigned short int CA127 = 27;
    sbit  CA127_bit at CAU_LDR_CA1.B27;
    const register unsigned short int CA128 = 28;
    sbit  CA128_bit at CAU_LDR_CA1.B28;
    const register unsigned short int CA129 = 29;
    sbit  CA129_bit at CAU_LDR_CA1.B29;
    const register unsigned short int CA130 = 30;
    sbit  CA130_bit at CAU_LDR_CA1.B30;
    const register unsigned short int CA131 = 31;
    sbit  CA131_bit at CAU_LDR_CA1.B31;

sfr far unsigned long   volatile CAU_LDR_CA2          absolute 0xE0081850;
    const register unsigned short int CA20 = 0;
    sbit  CA20_bit at CAU_LDR_CA2.B0;
    const register unsigned short int CA21 = 1;
    sbit  CA21_bit at CAU_LDR_CA2.B1;
    const register unsigned short int CA22 = 2;
    sbit  CA22_bit at CAU_LDR_CA2.B2;
    const register unsigned short int CA23 = 3;
    sbit  CA23_bit at CAU_LDR_CA2.B3;
    const register unsigned short int CA24 = 4;
    sbit  CA24_bit at CAU_LDR_CA2.B4;
    const register unsigned short int CA25 = 5;
    sbit  CA25_bit at CAU_LDR_CA2.B5;
    const register unsigned short int CA26 = 6;
    sbit  CA26_bit at CAU_LDR_CA2.B6;
    const register unsigned short int CA27 = 7;
    sbit  CA27_bit at CAU_LDR_CA2.B7;
    const register unsigned short int CA28 = 8;
    sbit  CA28_bit at CAU_LDR_CA2.B8;
    const register unsigned short int CA29 = 9;
    sbit  CA29_bit at CAU_LDR_CA2.B9;
    const register unsigned short int CA210 = 10;
    sbit  CA210_bit at CAU_LDR_CA2.B10;
    const register unsigned short int CA211 = 11;
    sbit  CA211_bit at CAU_LDR_CA2.B11;
    const register unsigned short int CA212 = 12;
    sbit  CA212_bit at CAU_LDR_CA2.B12;
    const register unsigned short int CA213 = 13;
    sbit  CA213_bit at CAU_LDR_CA2.B13;
    const register unsigned short int CA214 = 14;
    sbit  CA214_bit at CAU_LDR_CA2.B14;
    const register unsigned short int CA215 = 15;
    sbit  CA215_bit at CAU_LDR_CA2.B15;
    const register unsigned short int CA216 = 16;
    sbit  CA216_bit at CAU_LDR_CA2.B16;
    const register unsigned short int CA217 = 17;
    sbit  CA217_bit at CAU_LDR_CA2.B17;
    const register unsigned short int CA218 = 18;
    sbit  CA218_bit at CAU_LDR_CA2.B18;
    const register unsigned short int CA219 = 19;
    sbit  CA219_bit at CAU_LDR_CA2.B19;
    const register unsigned short int CA220 = 20;
    sbit  CA220_bit at CAU_LDR_CA2.B20;
    const register unsigned short int CA221 = 21;
    sbit  CA221_bit at CAU_LDR_CA2.B21;
    const register unsigned short int CA222 = 22;
    sbit  CA222_bit at CAU_LDR_CA2.B22;
    const register unsigned short int CA223 = 23;
    sbit  CA223_bit at CAU_LDR_CA2.B23;
    const register unsigned short int CA224 = 24;
    sbit  CA224_bit at CAU_LDR_CA2.B24;
    const register unsigned short int CA225 = 25;
    sbit  CA225_bit at CAU_LDR_CA2.B25;
    const register unsigned short int CA226 = 26;
    sbit  CA226_bit at CAU_LDR_CA2.B26;
    const register unsigned short int CA227 = 27;
    sbit  CA227_bit at CAU_LDR_CA2.B27;
    const register unsigned short int CA228 = 28;
    sbit  CA228_bit at CAU_LDR_CA2.B28;
    const register unsigned short int CA229 = 29;
    sbit  CA229_bit at CAU_LDR_CA2.B29;
    const register unsigned short int CA230 = 30;
    sbit  CA230_bit at CAU_LDR_CA2.B30;
    const register unsigned short int CA231 = 31;
    sbit  CA231_bit at CAU_LDR_CA2.B31;

sfr far unsigned long   volatile CAU_LDR_CA3          absolute 0xE0081854;
    const register unsigned short int CA30 = 0;
    sbit  CA30_bit at CAU_LDR_CA3.B0;
    const register unsigned short int CA31 = 1;
    sbit  CA31_bit at CAU_LDR_CA3.B1;
    const register unsigned short int CA32 = 2;
    sbit  CA32_bit at CAU_LDR_CA3.B2;
    const register unsigned short int CA33 = 3;
    sbit  CA33_bit at CAU_LDR_CA3.B3;
    const register unsigned short int CA34 = 4;
    sbit  CA34_bit at CAU_LDR_CA3.B4;
    const register unsigned short int CA35 = 5;
    sbit  CA35_bit at CAU_LDR_CA3.B5;
    const register unsigned short int CA36 = 6;
    sbit  CA36_bit at CAU_LDR_CA3.B6;
    const register unsigned short int CA37 = 7;
    sbit  CA37_bit at CAU_LDR_CA3.B7;
    const register unsigned short int CA38 = 8;
    sbit  CA38_bit at CAU_LDR_CA3.B8;
    const register unsigned short int CA39 = 9;
    sbit  CA39_bit at CAU_LDR_CA3.B9;
    const register unsigned short int CA310 = 10;
    sbit  CA310_bit at CAU_LDR_CA3.B10;
    const register unsigned short int CA311 = 11;
    sbit  CA311_bit at CAU_LDR_CA3.B11;
    const register unsigned short int CA312 = 12;
    sbit  CA312_bit at CAU_LDR_CA3.B12;
    const register unsigned short int CA313 = 13;
    sbit  CA313_bit at CAU_LDR_CA3.B13;
    const register unsigned short int CA314 = 14;
    sbit  CA314_bit at CAU_LDR_CA3.B14;
    const register unsigned short int CA315 = 15;
    sbit  CA315_bit at CAU_LDR_CA3.B15;
    const register unsigned short int CA316 = 16;
    sbit  CA316_bit at CAU_LDR_CA3.B16;
    const register unsigned short int CA317 = 17;
    sbit  CA317_bit at CAU_LDR_CA3.B17;
    const register unsigned short int CA318 = 18;
    sbit  CA318_bit at CAU_LDR_CA3.B18;
    const register unsigned short int CA319 = 19;
    sbit  CA319_bit at CAU_LDR_CA3.B19;
    const register unsigned short int CA320 = 20;
    sbit  CA320_bit at CAU_LDR_CA3.B20;
    const register unsigned short int CA321 = 21;
    sbit  CA321_bit at CAU_LDR_CA3.B21;
    const register unsigned short int CA322 = 22;
    sbit  CA322_bit at CAU_LDR_CA3.B22;
    const register unsigned short int CA323 = 23;
    sbit  CA323_bit at CAU_LDR_CA3.B23;
    const register unsigned short int CA324 = 24;
    sbit  CA324_bit at CAU_LDR_CA3.B24;
    const register unsigned short int CA325 = 25;
    sbit  CA325_bit at CAU_LDR_CA3.B25;
    const register unsigned short int CA326 = 26;
    sbit  CA326_bit at CAU_LDR_CA3.B26;
    const register unsigned short int CA327 = 27;
    sbit  CA327_bit at CAU_LDR_CA3.B27;
    const register unsigned short int CA328 = 28;
    sbit  CA328_bit at CAU_LDR_CA3.B28;
    const register unsigned short int CA329 = 29;
    sbit  CA329_bit at CAU_LDR_CA3.B29;
    const register unsigned short int CA330 = 30;
    sbit  CA330_bit at CAU_LDR_CA3.B30;
    const register unsigned short int CA331 = 31;
    sbit  CA331_bit at CAU_LDR_CA3.B31;

sfr far unsigned long   volatile CAU_LDR_CA4          absolute 0xE0081858;
    const register unsigned short int CA40 = 0;
    sbit  CA40_bit at CAU_LDR_CA4.B0;
    const register unsigned short int CA41 = 1;
    sbit  CA41_bit at CAU_LDR_CA4.B1;
    const register unsigned short int CA42 = 2;
    sbit  CA42_bit at CAU_LDR_CA4.B2;
    const register unsigned short int CA43 = 3;
    sbit  CA43_bit at CAU_LDR_CA4.B3;
    const register unsigned short int CA44 = 4;
    sbit  CA44_bit at CAU_LDR_CA4.B4;
    const register unsigned short int CA45 = 5;
    sbit  CA45_bit at CAU_LDR_CA4.B5;
    const register unsigned short int CA46 = 6;
    sbit  CA46_bit at CAU_LDR_CA4.B6;
    const register unsigned short int CA47 = 7;
    sbit  CA47_bit at CAU_LDR_CA4.B7;
    const register unsigned short int CA48 = 8;
    sbit  CA48_bit at CAU_LDR_CA4.B8;
    const register unsigned short int CA49 = 9;
    sbit  CA49_bit at CAU_LDR_CA4.B9;
    const register unsigned short int CA410 = 10;
    sbit  CA410_bit at CAU_LDR_CA4.B10;
    const register unsigned short int CA411 = 11;
    sbit  CA411_bit at CAU_LDR_CA4.B11;
    const register unsigned short int CA412 = 12;
    sbit  CA412_bit at CAU_LDR_CA4.B12;
    const register unsigned short int CA413 = 13;
    sbit  CA413_bit at CAU_LDR_CA4.B13;
    const register unsigned short int CA414 = 14;
    sbit  CA414_bit at CAU_LDR_CA4.B14;
    const register unsigned short int CA415 = 15;
    sbit  CA415_bit at CAU_LDR_CA4.B15;
    const register unsigned short int CA416 = 16;
    sbit  CA416_bit at CAU_LDR_CA4.B16;
    const register unsigned short int CA417 = 17;
    sbit  CA417_bit at CAU_LDR_CA4.B17;
    const register unsigned short int CA418 = 18;
    sbit  CA418_bit at CAU_LDR_CA4.B18;
    const register unsigned short int CA419 = 19;
    sbit  CA419_bit at CAU_LDR_CA4.B19;
    const register unsigned short int CA420 = 20;
    sbit  CA420_bit at CAU_LDR_CA4.B20;
    const register unsigned short int CA421 = 21;
    sbit  CA421_bit at CAU_LDR_CA4.B21;
    const register unsigned short int CA422 = 22;
    sbit  CA422_bit at CAU_LDR_CA4.B22;
    const register unsigned short int CA423 = 23;
    sbit  CA423_bit at CAU_LDR_CA4.B23;
    const register unsigned short int CA424 = 24;
    sbit  CA424_bit at CAU_LDR_CA4.B24;
    const register unsigned short int CA425 = 25;
    sbit  CA425_bit at CAU_LDR_CA4.B25;
    const register unsigned short int CA426 = 26;
    sbit  CA426_bit at CAU_LDR_CA4.B26;
    const register unsigned short int CA427 = 27;
    sbit  CA427_bit at CAU_LDR_CA4.B27;
    const register unsigned short int CA428 = 28;
    sbit  CA428_bit at CAU_LDR_CA4.B28;
    const register unsigned short int CA429 = 29;
    sbit  CA429_bit at CAU_LDR_CA4.B29;
    const register unsigned short int CA430 = 30;
    sbit  CA430_bit at CAU_LDR_CA4.B30;
    const register unsigned short int CA431 = 31;
    sbit  CA431_bit at CAU_LDR_CA4.B31;

sfr far unsigned long   volatile CAU_LDR_CA5          absolute 0xE008185C;
    const register unsigned short int CA50 = 0;
    sbit  CA50_bit at CAU_LDR_CA5.B0;
    const register unsigned short int CA51 = 1;
    sbit  CA51_bit at CAU_LDR_CA5.B1;
    const register unsigned short int CA52 = 2;
    sbit  CA52_bit at CAU_LDR_CA5.B2;
    const register unsigned short int CA53 = 3;
    sbit  CA53_bit at CAU_LDR_CA5.B3;
    const register unsigned short int CA54 = 4;
    sbit  CA54_bit at CAU_LDR_CA5.B4;
    const register unsigned short int CA55 = 5;
    sbit  CA55_bit at CAU_LDR_CA5.B5;
    const register unsigned short int CA56 = 6;
    sbit  CA56_bit at CAU_LDR_CA5.B6;
    const register unsigned short int CA57 = 7;
    sbit  CA57_bit at CAU_LDR_CA5.B7;
    const register unsigned short int CA58 = 8;
    sbit  CA58_bit at CAU_LDR_CA5.B8;
    const register unsigned short int CA59 = 9;
    sbit  CA59_bit at CAU_LDR_CA5.B9;
    const register unsigned short int CA510 = 10;
    sbit  CA510_bit at CAU_LDR_CA5.B10;
    const register unsigned short int CA511 = 11;
    sbit  CA511_bit at CAU_LDR_CA5.B11;
    const register unsigned short int CA512 = 12;
    sbit  CA512_bit at CAU_LDR_CA5.B12;
    const register unsigned short int CA513 = 13;
    sbit  CA513_bit at CAU_LDR_CA5.B13;
    const register unsigned short int CA514 = 14;
    sbit  CA514_bit at CAU_LDR_CA5.B14;
    const register unsigned short int CA515 = 15;
    sbit  CA515_bit at CAU_LDR_CA5.B15;
    const register unsigned short int CA516 = 16;
    sbit  CA516_bit at CAU_LDR_CA5.B16;
    const register unsigned short int CA517 = 17;
    sbit  CA517_bit at CAU_LDR_CA5.B17;
    const register unsigned short int CA518 = 18;
    sbit  CA518_bit at CAU_LDR_CA5.B18;
    const register unsigned short int CA519 = 19;
    sbit  CA519_bit at CAU_LDR_CA5.B19;
    const register unsigned short int CA520 = 20;
    sbit  CA520_bit at CAU_LDR_CA5.B20;
    const register unsigned short int CA521 = 21;
    sbit  CA521_bit at CAU_LDR_CA5.B21;
    const register unsigned short int CA522 = 22;
    sbit  CA522_bit at CAU_LDR_CA5.B22;
    const register unsigned short int CA523 = 23;
    sbit  CA523_bit at CAU_LDR_CA5.B23;
    const register unsigned short int CA524 = 24;
    sbit  CA524_bit at CAU_LDR_CA5.B24;
    const register unsigned short int CA525 = 25;
    sbit  CA525_bit at CAU_LDR_CA5.B25;
    const register unsigned short int CA526 = 26;
    sbit  CA526_bit at CAU_LDR_CA5.B26;
    const register unsigned short int CA527 = 27;
    sbit  CA527_bit at CAU_LDR_CA5.B27;
    const register unsigned short int CA528 = 28;
    sbit  CA528_bit at CAU_LDR_CA5.B28;
    const register unsigned short int CA529 = 29;
    sbit  CA529_bit at CAU_LDR_CA5.B29;
    const register unsigned short int CA530 = 30;
    sbit  CA530_bit at CAU_LDR_CA5.B30;
    const register unsigned short int CA531 = 31;
    sbit  CA531_bit at CAU_LDR_CA5.B31;

sfr far unsigned long   volatile CAU_LDR_CA6          absolute 0xE0081860;
    const register unsigned short int CA60 = 0;
    sbit  CA60_bit at CAU_LDR_CA6.B0;
    const register unsigned short int CA61 = 1;
    sbit  CA61_bit at CAU_LDR_CA6.B1;
    const register unsigned short int CA62 = 2;
    sbit  CA62_bit at CAU_LDR_CA6.B2;
    const register unsigned short int CA63 = 3;
    sbit  CA63_bit at CAU_LDR_CA6.B3;
    const register unsigned short int CA64 = 4;
    sbit  CA64_bit at CAU_LDR_CA6.B4;
    const register unsigned short int CA65 = 5;
    sbit  CA65_bit at CAU_LDR_CA6.B5;
    const register unsigned short int CA66 = 6;
    sbit  CA66_bit at CAU_LDR_CA6.B6;
    const register unsigned short int CA67 = 7;
    sbit  CA67_bit at CAU_LDR_CA6.B7;
    const register unsigned short int CA68 = 8;
    sbit  CA68_bit at CAU_LDR_CA6.B8;
    const register unsigned short int CA69 = 9;
    sbit  CA69_bit at CAU_LDR_CA6.B9;
    const register unsigned short int CA610 = 10;
    sbit  CA610_bit at CAU_LDR_CA6.B10;
    const register unsigned short int CA611 = 11;
    sbit  CA611_bit at CAU_LDR_CA6.B11;
    const register unsigned short int CA612 = 12;
    sbit  CA612_bit at CAU_LDR_CA6.B12;
    const register unsigned short int CA613 = 13;
    sbit  CA613_bit at CAU_LDR_CA6.B13;
    const register unsigned short int CA614 = 14;
    sbit  CA614_bit at CAU_LDR_CA6.B14;
    const register unsigned short int CA615 = 15;
    sbit  CA615_bit at CAU_LDR_CA6.B15;
    const register unsigned short int CA616 = 16;
    sbit  CA616_bit at CAU_LDR_CA6.B16;
    const register unsigned short int CA617 = 17;
    sbit  CA617_bit at CAU_LDR_CA6.B17;
    const register unsigned short int CA618 = 18;
    sbit  CA618_bit at CAU_LDR_CA6.B18;
    const register unsigned short int CA619 = 19;
    sbit  CA619_bit at CAU_LDR_CA6.B19;
    const register unsigned short int CA620 = 20;
    sbit  CA620_bit at CAU_LDR_CA6.B20;
    const register unsigned short int CA621 = 21;
    sbit  CA621_bit at CAU_LDR_CA6.B21;
    const register unsigned short int CA622 = 22;
    sbit  CA622_bit at CAU_LDR_CA6.B22;
    const register unsigned short int CA623 = 23;
    sbit  CA623_bit at CAU_LDR_CA6.B23;
    const register unsigned short int CA624 = 24;
    sbit  CA624_bit at CAU_LDR_CA6.B24;
    const register unsigned short int CA625 = 25;
    sbit  CA625_bit at CAU_LDR_CA6.B25;
    const register unsigned short int CA626 = 26;
    sbit  CA626_bit at CAU_LDR_CA6.B26;
    const register unsigned short int CA627 = 27;
    sbit  CA627_bit at CAU_LDR_CA6.B27;
    const register unsigned short int CA628 = 28;
    sbit  CA628_bit at CAU_LDR_CA6.B28;
    const register unsigned short int CA629 = 29;
    sbit  CA629_bit at CAU_LDR_CA6.B29;
    const register unsigned short int CA630 = 30;
    sbit  CA630_bit at CAU_LDR_CA6.B30;
    const register unsigned short int CA631 = 31;
    sbit  CA631_bit at CAU_LDR_CA6.B31;

sfr far unsigned long   volatile CAU_LDR_CA7          absolute 0xE0081864;
    const register unsigned short int CA70 = 0;
    sbit  CA70_bit at CAU_LDR_CA7.B0;
    const register unsigned short int CA71 = 1;
    sbit  CA71_bit at CAU_LDR_CA7.B1;
    const register unsigned short int CA72 = 2;
    sbit  CA72_bit at CAU_LDR_CA7.B2;
    const register unsigned short int CA73 = 3;
    sbit  CA73_bit at CAU_LDR_CA7.B3;
    const register unsigned short int CA74 = 4;
    sbit  CA74_bit at CAU_LDR_CA7.B4;
    const register unsigned short int CA75 = 5;
    sbit  CA75_bit at CAU_LDR_CA7.B5;
    const register unsigned short int CA76 = 6;
    sbit  CA76_bit at CAU_LDR_CA7.B6;
    const register unsigned short int CA77 = 7;
    sbit  CA77_bit at CAU_LDR_CA7.B7;
    const register unsigned short int CA78 = 8;
    sbit  CA78_bit at CAU_LDR_CA7.B8;
    const register unsigned short int CA79 = 9;
    sbit  CA79_bit at CAU_LDR_CA7.B9;
    const register unsigned short int CA710 = 10;
    sbit  CA710_bit at CAU_LDR_CA7.B10;
    const register unsigned short int CA711 = 11;
    sbit  CA711_bit at CAU_LDR_CA7.B11;
    const register unsigned short int CA712 = 12;
    sbit  CA712_bit at CAU_LDR_CA7.B12;
    const register unsigned short int CA713 = 13;
    sbit  CA713_bit at CAU_LDR_CA7.B13;
    const register unsigned short int CA714 = 14;
    sbit  CA714_bit at CAU_LDR_CA7.B14;
    const register unsigned short int CA715 = 15;
    sbit  CA715_bit at CAU_LDR_CA7.B15;
    const register unsigned short int CA716 = 16;
    sbit  CA716_bit at CAU_LDR_CA7.B16;
    const register unsigned short int CA717 = 17;
    sbit  CA717_bit at CAU_LDR_CA7.B17;
    const register unsigned short int CA718 = 18;
    sbit  CA718_bit at CAU_LDR_CA7.B18;
    const register unsigned short int CA719 = 19;
    sbit  CA719_bit at CAU_LDR_CA7.B19;
    const register unsigned short int CA720 = 20;
    sbit  CA720_bit at CAU_LDR_CA7.B20;
    const register unsigned short int CA721 = 21;
    sbit  CA721_bit at CAU_LDR_CA7.B21;
    const register unsigned short int CA722 = 22;
    sbit  CA722_bit at CAU_LDR_CA7.B22;
    const register unsigned short int CA723 = 23;
    sbit  CA723_bit at CAU_LDR_CA7.B23;
    const register unsigned short int CA724 = 24;
    sbit  CA724_bit at CAU_LDR_CA7.B24;
    const register unsigned short int CA725 = 25;
    sbit  CA725_bit at CAU_LDR_CA7.B25;
    const register unsigned short int CA726 = 26;
    sbit  CA726_bit at CAU_LDR_CA7.B26;
    const register unsigned short int CA727 = 27;
    sbit  CA727_bit at CAU_LDR_CA7.B27;
    const register unsigned short int CA728 = 28;
    sbit  CA728_bit at CAU_LDR_CA7.B28;
    const register unsigned short int CA729 = 29;
    sbit  CA729_bit at CAU_LDR_CA7.B29;
    const register unsigned short int CA730 = 30;
    sbit  CA730_bit at CAU_LDR_CA7.B30;
    const register unsigned short int CA731 = 31;
    sbit  CA731_bit at CAU_LDR_CA7.B31;

sfr far unsigned long   volatile CAU_LDR_CA8          absolute 0xE0081868;
    const register unsigned short int CA80 = 0;
    sbit  CA80_bit at CAU_LDR_CA8.B0;
    const register unsigned short int CA81 = 1;
    sbit  CA81_bit at CAU_LDR_CA8.B1;
    const register unsigned short int CA82 = 2;
    sbit  CA82_bit at CAU_LDR_CA8.B2;
    const register unsigned short int CA83 = 3;
    sbit  CA83_bit at CAU_LDR_CA8.B3;
    const register unsigned short int CA84 = 4;
    sbit  CA84_bit at CAU_LDR_CA8.B4;
    const register unsigned short int CA85 = 5;
    sbit  CA85_bit at CAU_LDR_CA8.B5;
    const register unsigned short int CA86 = 6;
    sbit  CA86_bit at CAU_LDR_CA8.B6;
    const register unsigned short int CA87 = 7;
    sbit  CA87_bit at CAU_LDR_CA8.B7;
    const register unsigned short int CA88 = 8;
    sbit  CA88_bit at CAU_LDR_CA8.B8;
    const register unsigned short int CA89 = 9;
    sbit  CA89_bit at CAU_LDR_CA8.B9;
    const register unsigned short int CA810 = 10;
    sbit  CA810_bit at CAU_LDR_CA8.B10;
    const register unsigned short int CA811 = 11;
    sbit  CA811_bit at CAU_LDR_CA8.B11;
    const register unsigned short int CA812 = 12;
    sbit  CA812_bit at CAU_LDR_CA8.B12;
    const register unsigned short int CA813 = 13;
    sbit  CA813_bit at CAU_LDR_CA8.B13;
    const register unsigned short int CA814 = 14;
    sbit  CA814_bit at CAU_LDR_CA8.B14;
    const register unsigned short int CA815 = 15;
    sbit  CA815_bit at CAU_LDR_CA8.B15;
    const register unsigned short int CA816 = 16;
    sbit  CA816_bit at CAU_LDR_CA8.B16;
    const register unsigned short int CA817 = 17;
    sbit  CA817_bit at CAU_LDR_CA8.B17;
    const register unsigned short int CA818 = 18;
    sbit  CA818_bit at CAU_LDR_CA8.B18;
    const register unsigned short int CA819 = 19;
    sbit  CA819_bit at CAU_LDR_CA8.B19;
    const register unsigned short int CA820 = 20;
    sbit  CA820_bit at CAU_LDR_CA8.B20;
    const register unsigned short int CA821 = 21;
    sbit  CA821_bit at CAU_LDR_CA8.B21;
    const register unsigned short int CA822 = 22;
    sbit  CA822_bit at CAU_LDR_CA8.B22;
    const register unsigned short int CA823 = 23;
    sbit  CA823_bit at CAU_LDR_CA8.B23;
    const register unsigned short int CA824 = 24;
    sbit  CA824_bit at CAU_LDR_CA8.B24;
    const register unsigned short int CA825 = 25;
    sbit  CA825_bit at CAU_LDR_CA8.B25;
    const register unsigned short int CA826 = 26;
    sbit  CA826_bit at CAU_LDR_CA8.B26;
    const register unsigned short int CA827 = 27;
    sbit  CA827_bit at CAU_LDR_CA8.B27;
    const register unsigned short int CA828 = 28;
    sbit  CA828_bit at CAU_LDR_CA8.B28;
    const register unsigned short int CA829 = 29;
    sbit  CA829_bit at CAU_LDR_CA8.B29;
    const register unsigned short int CA830 = 30;
    sbit  CA830_bit at CAU_LDR_CA8.B30;
    const register unsigned short int CA831 = 31;
    sbit  CA831_bit at CAU_LDR_CA8.B31;

sfr far unsigned long   volatile CAU_STR_CASR         absolute 0xE0081880;
    sbit  IC_CAU_STR_CASR_bit at CAU_STR_CASR.B0;
    sbit  DPE_CAU_STR_CASR_bit at CAU_STR_CASR.B1;
    sbit  VER0_CAU_STR_CASR_bit at CAU_STR_CASR.B28;
    sbit  VER1_CAU_STR_CASR_bit at CAU_STR_CASR.B29;
    sbit  VER2_CAU_STR_CASR_bit at CAU_STR_CASR.B30;
    sbit  VER3_CAU_STR_CASR_bit at CAU_STR_CASR.B31;

sfr far unsigned long   volatile CAU_STR_CAA          absolute 0xE0081884;
    sbit  ACC0_CAU_STR_CAA_bit at CAU_STR_CAA.B0;
    sbit  ACC1_CAU_STR_CAA_bit at CAU_STR_CAA.B1;
    sbit  ACC2_CAU_STR_CAA_bit at CAU_STR_CAA.B2;
    sbit  ACC3_CAU_STR_CAA_bit at CAU_STR_CAA.B3;
    sbit  ACC4_CAU_STR_CAA_bit at CAU_STR_CAA.B4;
    sbit  ACC5_CAU_STR_CAA_bit at CAU_STR_CAA.B5;
    sbit  ACC6_CAU_STR_CAA_bit at CAU_STR_CAA.B6;
    sbit  ACC7_CAU_STR_CAA_bit at CAU_STR_CAA.B7;
    sbit  ACC8_CAU_STR_CAA_bit at CAU_STR_CAA.B8;
    sbit  ACC9_CAU_STR_CAA_bit at CAU_STR_CAA.B9;
    sbit  ACC10_CAU_STR_CAA_bit at CAU_STR_CAA.B10;
    sbit  ACC11_CAU_STR_CAA_bit at CAU_STR_CAA.B11;
    sbit  ACC12_CAU_STR_CAA_bit at CAU_STR_CAA.B12;
    sbit  ACC13_CAU_STR_CAA_bit at CAU_STR_CAA.B13;
    sbit  ACC14_CAU_STR_CAA_bit at CAU_STR_CAA.B14;
    sbit  ACC15_CAU_STR_CAA_bit at CAU_STR_CAA.B15;
    sbit  ACC16_CAU_STR_CAA_bit at CAU_STR_CAA.B16;
    sbit  ACC17_CAU_STR_CAA_bit at CAU_STR_CAA.B17;
    sbit  ACC18_CAU_STR_CAA_bit at CAU_STR_CAA.B18;
    sbit  ACC19_CAU_STR_CAA_bit at CAU_STR_CAA.B19;
    sbit  ACC20_CAU_STR_CAA_bit at CAU_STR_CAA.B20;
    sbit  ACC21_CAU_STR_CAA_bit at CAU_STR_CAA.B21;
    sbit  ACC22_CAU_STR_CAA_bit at CAU_STR_CAA.B22;
    sbit  ACC23_CAU_STR_CAA_bit at CAU_STR_CAA.B23;
    sbit  ACC24_CAU_STR_CAA_bit at CAU_STR_CAA.B24;
    sbit  ACC25_CAU_STR_CAA_bit at CAU_STR_CAA.B25;
    sbit  ACC26_CAU_STR_CAA_bit at CAU_STR_CAA.B26;
    sbit  ACC27_CAU_STR_CAA_bit at CAU_STR_CAA.B27;
    sbit  ACC28_CAU_STR_CAA_bit at CAU_STR_CAA.B28;
    sbit  ACC29_CAU_STR_CAA_bit at CAU_STR_CAA.B29;
    sbit  ACC30_CAU_STR_CAA_bit at CAU_STR_CAA.B30;
    sbit  ACC31_CAU_STR_CAA_bit at CAU_STR_CAA.B31;

sfr far unsigned long   volatile CAU_STR_CA0          absolute 0xE0081888;
    sbit  CA00_CAU_STR_CA0_bit at CAU_STR_CA0.B0;
    sbit  CA01_CAU_STR_CA0_bit at CAU_STR_CA0.B1;
    sbit  CA02_CAU_STR_CA0_bit at CAU_STR_CA0.B2;
    sbit  CA03_CAU_STR_CA0_bit at CAU_STR_CA0.B3;
    sbit  CA04_CAU_STR_CA0_bit at CAU_STR_CA0.B4;
    sbit  CA05_CAU_STR_CA0_bit at CAU_STR_CA0.B5;
    sbit  CA06_CAU_STR_CA0_bit at CAU_STR_CA0.B6;
    sbit  CA07_CAU_STR_CA0_bit at CAU_STR_CA0.B7;
    sbit  CA08_CAU_STR_CA0_bit at CAU_STR_CA0.B8;
    sbit  CA09_CAU_STR_CA0_bit at CAU_STR_CA0.B9;
    sbit  CA010_CAU_STR_CA0_bit at CAU_STR_CA0.B10;
    sbit  CA011_CAU_STR_CA0_bit at CAU_STR_CA0.B11;
    sbit  CA012_CAU_STR_CA0_bit at CAU_STR_CA0.B12;
    sbit  CA013_CAU_STR_CA0_bit at CAU_STR_CA0.B13;
    sbit  CA014_CAU_STR_CA0_bit at CAU_STR_CA0.B14;
    sbit  CA015_CAU_STR_CA0_bit at CAU_STR_CA0.B15;
    sbit  CA016_CAU_STR_CA0_bit at CAU_STR_CA0.B16;
    sbit  CA017_CAU_STR_CA0_bit at CAU_STR_CA0.B17;
    sbit  CA018_CAU_STR_CA0_bit at CAU_STR_CA0.B18;
    sbit  CA019_CAU_STR_CA0_bit at CAU_STR_CA0.B19;
    sbit  CA020_CAU_STR_CA0_bit at CAU_STR_CA0.B20;
    sbit  CA021_CAU_STR_CA0_bit at CAU_STR_CA0.B21;
    sbit  CA022_CAU_STR_CA0_bit at CAU_STR_CA0.B22;
    sbit  CA023_CAU_STR_CA0_bit at CAU_STR_CA0.B23;
    sbit  CA024_CAU_STR_CA0_bit at CAU_STR_CA0.B24;
    sbit  CA025_CAU_STR_CA0_bit at CAU_STR_CA0.B25;
    sbit  CA026_CAU_STR_CA0_bit at CAU_STR_CA0.B26;
    sbit  CA027_CAU_STR_CA0_bit at CAU_STR_CA0.B27;
    sbit  CA028_CAU_STR_CA0_bit at CAU_STR_CA0.B28;
    sbit  CA029_CAU_STR_CA0_bit at CAU_STR_CA0.B29;
    sbit  CA030_CAU_STR_CA0_bit at CAU_STR_CA0.B30;
    sbit  CA031_CAU_STR_CA0_bit at CAU_STR_CA0.B31;

sfr far unsigned long   volatile CAU_STR_CA1          absolute 0xE008188C;
    sbit  CA10_CAU_STR_CA1_bit at CAU_STR_CA1.B0;
    sbit  CA11_CAU_STR_CA1_bit at CAU_STR_CA1.B1;
    sbit  CA12_CAU_STR_CA1_bit at CAU_STR_CA1.B2;
    sbit  CA13_CAU_STR_CA1_bit at CAU_STR_CA1.B3;
    sbit  CA14_CAU_STR_CA1_bit at CAU_STR_CA1.B4;
    sbit  CA15_CAU_STR_CA1_bit at CAU_STR_CA1.B5;
    sbit  CA16_CAU_STR_CA1_bit at CAU_STR_CA1.B6;
    sbit  CA17_CAU_STR_CA1_bit at CAU_STR_CA1.B7;
    sbit  CA18_CAU_STR_CA1_bit at CAU_STR_CA1.B8;
    sbit  CA19_CAU_STR_CA1_bit at CAU_STR_CA1.B9;
    sbit  CA110_CAU_STR_CA1_bit at CAU_STR_CA1.B10;
    sbit  CA111_CAU_STR_CA1_bit at CAU_STR_CA1.B11;
    sbit  CA112_CAU_STR_CA1_bit at CAU_STR_CA1.B12;
    sbit  CA113_CAU_STR_CA1_bit at CAU_STR_CA1.B13;
    sbit  CA114_CAU_STR_CA1_bit at CAU_STR_CA1.B14;
    sbit  CA115_CAU_STR_CA1_bit at CAU_STR_CA1.B15;
    sbit  CA116_CAU_STR_CA1_bit at CAU_STR_CA1.B16;
    sbit  CA117_CAU_STR_CA1_bit at CAU_STR_CA1.B17;
    sbit  CA118_CAU_STR_CA1_bit at CAU_STR_CA1.B18;
    sbit  CA119_CAU_STR_CA1_bit at CAU_STR_CA1.B19;
    sbit  CA120_CAU_STR_CA1_bit at CAU_STR_CA1.B20;
    sbit  CA121_CAU_STR_CA1_bit at CAU_STR_CA1.B21;
    sbit  CA122_CAU_STR_CA1_bit at CAU_STR_CA1.B22;
    sbit  CA123_CAU_STR_CA1_bit at CAU_STR_CA1.B23;
    sbit  CA124_CAU_STR_CA1_bit at CAU_STR_CA1.B24;
    sbit  CA125_CAU_STR_CA1_bit at CAU_STR_CA1.B25;
    sbit  CA126_CAU_STR_CA1_bit at CAU_STR_CA1.B26;
    sbit  CA127_CAU_STR_CA1_bit at CAU_STR_CA1.B27;
    sbit  CA128_CAU_STR_CA1_bit at CAU_STR_CA1.B28;
    sbit  CA129_CAU_STR_CA1_bit at CAU_STR_CA1.B29;
    sbit  CA130_CAU_STR_CA1_bit at CAU_STR_CA1.B30;
    sbit  CA131_CAU_STR_CA1_bit at CAU_STR_CA1.B31;

sfr far unsigned long   volatile CAU_STR_CA2          absolute 0xE0081890;
    sbit  CA20_CAU_STR_CA2_bit at CAU_STR_CA2.B0;
    sbit  CA21_CAU_STR_CA2_bit at CAU_STR_CA2.B1;
    sbit  CA22_CAU_STR_CA2_bit at CAU_STR_CA2.B2;
    sbit  CA23_CAU_STR_CA2_bit at CAU_STR_CA2.B3;
    sbit  CA24_CAU_STR_CA2_bit at CAU_STR_CA2.B4;
    sbit  CA25_CAU_STR_CA2_bit at CAU_STR_CA2.B5;
    sbit  CA26_CAU_STR_CA2_bit at CAU_STR_CA2.B6;
    sbit  CA27_CAU_STR_CA2_bit at CAU_STR_CA2.B7;
    sbit  CA28_CAU_STR_CA2_bit at CAU_STR_CA2.B8;
    sbit  CA29_CAU_STR_CA2_bit at CAU_STR_CA2.B9;
    sbit  CA210_CAU_STR_CA2_bit at CAU_STR_CA2.B10;
    sbit  CA211_CAU_STR_CA2_bit at CAU_STR_CA2.B11;
    sbit  CA212_CAU_STR_CA2_bit at CAU_STR_CA2.B12;
    sbit  CA213_CAU_STR_CA2_bit at CAU_STR_CA2.B13;
    sbit  CA214_CAU_STR_CA2_bit at CAU_STR_CA2.B14;
    sbit  CA215_CAU_STR_CA2_bit at CAU_STR_CA2.B15;
    sbit  CA216_CAU_STR_CA2_bit at CAU_STR_CA2.B16;
    sbit  CA217_CAU_STR_CA2_bit at CAU_STR_CA2.B17;
    sbit  CA218_CAU_STR_CA2_bit at CAU_STR_CA2.B18;
    sbit  CA219_CAU_STR_CA2_bit at CAU_STR_CA2.B19;
    sbit  CA220_CAU_STR_CA2_bit at CAU_STR_CA2.B20;
    sbit  CA221_CAU_STR_CA2_bit at CAU_STR_CA2.B21;
    sbit  CA222_CAU_STR_CA2_bit at CAU_STR_CA2.B22;
    sbit  CA223_CAU_STR_CA2_bit at CAU_STR_CA2.B23;
    sbit  CA224_CAU_STR_CA2_bit at CAU_STR_CA2.B24;
    sbit  CA225_CAU_STR_CA2_bit at CAU_STR_CA2.B25;
    sbit  CA226_CAU_STR_CA2_bit at CAU_STR_CA2.B26;
    sbit  CA227_CAU_STR_CA2_bit at CAU_STR_CA2.B27;
    sbit  CA228_CAU_STR_CA2_bit at CAU_STR_CA2.B28;
    sbit  CA229_CAU_STR_CA2_bit at CAU_STR_CA2.B29;
    sbit  CA230_CAU_STR_CA2_bit at CAU_STR_CA2.B30;
    sbit  CA231_CAU_STR_CA2_bit at CAU_STR_CA2.B31;

sfr far unsigned long   volatile CAU_STR_CA3          absolute 0xE0081894;
    sbit  CA30_CAU_STR_CA3_bit at CAU_STR_CA3.B0;
    sbit  CA31_CAU_STR_CA3_bit at CAU_STR_CA3.B1;
    sbit  CA32_CAU_STR_CA3_bit at CAU_STR_CA3.B2;
    sbit  CA33_CAU_STR_CA3_bit at CAU_STR_CA3.B3;
    sbit  CA34_CAU_STR_CA3_bit at CAU_STR_CA3.B4;
    sbit  CA35_CAU_STR_CA3_bit at CAU_STR_CA3.B5;
    sbit  CA36_CAU_STR_CA3_bit at CAU_STR_CA3.B6;
    sbit  CA37_CAU_STR_CA3_bit at CAU_STR_CA3.B7;
    sbit  CA38_CAU_STR_CA3_bit at CAU_STR_CA3.B8;
    sbit  CA39_CAU_STR_CA3_bit at CAU_STR_CA3.B9;
    sbit  CA310_CAU_STR_CA3_bit at CAU_STR_CA3.B10;
    sbit  CA311_CAU_STR_CA3_bit at CAU_STR_CA3.B11;
    sbit  CA312_CAU_STR_CA3_bit at CAU_STR_CA3.B12;
    sbit  CA313_CAU_STR_CA3_bit at CAU_STR_CA3.B13;
    sbit  CA314_CAU_STR_CA3_bit at CAU_STR_CA3.B14;
    sbit  CA315_CAU_STR_CA3_bit at CAU_STR_CA3.B15;
    sbit  CA316_CAU_STR_CA3_bit at CAU_STR_CA3.B16;
    sbit  CA317_CAU_STR_CA3_bit at CAU_STR_CA3.B17;
    sbit  CA318_CAU_STR_CA3_bit at CAU_STR_CA3.B18;
    sbit  CA319_CAU_STR_CA3_bit at CAU_STR_CA3.B19;
    sbit  CA320_CAU_STR_CA3_bit at CAU_STR_CA3.B20;
    sbit  CA321_CAU_STR_CA3_bit at CAU_STR_CA3.B21;
    sbit  CA322_CAU_STR_CA3_bit at CAU_STR_CA3.B22;
    sbit  CA323_CAU_STR_CA3_bit at CAU_STR_CA3.B23;
    sbit  CA324_CAU_STR_CA3_bit at CAU_STR_CA3.B24;
    sbit  CA325_CAU_STR_CA3_bit at CAU_STR_CA3.B25;
    sbit  CA326_CAU_STR_CA3_bit at CAU_STR_CA3.B26;
    sbit  CA327_CAU_STR_CA3_bit at CAU_STR_CA3.B27;
    sbit  CA328_CAU_STR_CA3_bit at CAU_STR_CA3.B28;
    sbit  CA329_CAU_STR_CA3_bit at CAU_STR_CA3.B29;
    sbit  CA330_CAU_STR_CA3_bit at CAU_STR_CA3.B30;
    sbit  CA331_CAU_STR_CA3_bit at CAU_STR_CA3.B31;

sfr far unsigned long   volatile CAU_STR_CA4          absolute 0xE0081898;
    sbit  CA40_CAU_STR_CA4_bit at CAU_STR_CA4.B0;
    sbit  CA41_CAU_STR_CA4_bit at CAU_STR_CA4.B1;
    sbit  CA42_CAU_STR_CA4_bit at CAU_STR_CA4.B2;
    sbit  CA43_CAU_STR_CA4_bit at CAU_STR_CA4.B3;
    sbit  CA44_CAU_STR_CA4_bit at CAU_STR_CA4.B4;
    sbit  CA45_CAU_STR_CA4_bit at CAU_STR_CA4.B5;
    sbit  CA46_CAU_STR_CA4_bit at CAU_STR_CA4.B6;
    sbit  CA47_CAU_STR_CA4_bit at CAU_STR_CA4.B7;
    sbit  CA48_CAU_STR_CA4_bit at CAU_STR_CA4.B8;
    sbit  CA49_CAU_STR_CA4_bit at CAU_STR_CA4.B9;
    sbit  CA410_CAU_STR_CA4_bit at CAU_STR_CA4.B10;
    sbit  CA411_CAU_STR_CA4_bit at CAU_STR_CA4.B11;
    sbit  CA412_CAU_STR_CA4_bit at CAU_STR_CA4.B12;
    sbit  CA413_CAU_STR_CA4_bit at CAU_STR_CA4.B13;
    sbit  CA414_CAU_STR_CA4_bit at CAU_STR_CA4.B14;
    sbit  CA415_CAU_STR_CA4_bit at CAU_STR_CA4.B15;
    sbit  CA416_CAU_STR_CA4_bit at CAU_STR_CA4.B16;
    sbit  CA417_CAU_STR_CA4_bit at CAU_STR_CA4.B17;
    sbit  CA418_CAU_STR_CA4_bit at CAU_STR_CA4.B18;
    sbit  CA419_CAU_STR_CA4_bit at CAU_STR_CA4.B19;
    sbit  CA420_CAU_STR_CA4_bit at CAU_STR_CA4.B20;
    sbit  CA421_CAU_STR_CA4_bit at CAU_STR_CA4.B21;
    sbit  CA422_CAU_STR_CA4_bit at CAU_STR_CA4.B22;
    sbit  CA423_CAU_STR_CA4_bit at CAU_STR_CA4.B23;
    sbit  CA424_CAU_STR_CA4_bit at CAU_STR_CA4.B24;
    sbit  CA425_CAU_STR_CA4_bit at CAU_STR_CA4.B25;
    sbit  CA426_CAU_STR_CA4_bit at CAU_STR_CA4.B26;
    sbit  CA427_CAU_STR_CA4_bit at CAU_STR_CA4.B27;
    sbit  CA428_CAU_STR_CA4_bit at CAU_STR_CA4.B28;
    sbit  CA429_CAU_STR_CA4_bit at CAU_STR_CA4.B29;
    sbit  CA430_CAU_STR_CA4_bit at CAU_STR_CA4.B30;
    sbit  CA431_CAU_STR_CA4_bit at CAU_STR_CA4.B31;

sfr far unsigned long   volatile CAU_STR_CA5          absolute 0xE008189C;
    sbit  CA50_CAU_STR_CA5_bit at CAU_STR_CA5.B0;
    sbit  CA51_CAU_STR_CA5_bit at CAU_STR_CA5.B1;
    sbit  CA52_CAU_STR_CA5_bit at CAU_STR_CA5.B2;
    sbit  CA53_CAU_STR_CA5_bit at CAU_STR_CA5.B3;
    sbit  CA54_CAU_STR_CA5_bit at CAU_STR_CA5.B4;
    sbit  CA55_CAU_STR_CA5_bit at CAU_STR_CA5.B5;
    sbit  CA56_CAU_STR_CA5_bit at CAU_STR_CA5.B6;
    sbit  CA57_CAU_STR_CA5_bit at CAU_STR_CA5.B7;
    sbit  CA58_CAU_STR_CA5_bit at CAU_STR_CA5.B8;
    sbit  CA59_CAU_STR_CA5_bit at CAU_STR_CA5.B9;
    sbit  CA510_CAU_STR_CA5_bit at CAU_STR_CA5.B10;
    sbit  CA511_CAU_STR_CA5_bit at CAU_STR_CA5.B11;
    sbit  CA512_CAU_STR_CA5_bit at CAU_STR_CA5.B12;
    sbit  CA513_CAU_STR_CA5_bit at CAU_STR_CA5.B13;
    sbit  CA514_CAU_STR_CA5_bit at CAU_STR_CA5.B14;
    sbit  CA515_CAU_STR_CA5_bit at CAU_STR_CA5.B15;
    sbit  CA516_CAU_STR_CA5_bit at CAU_STR_CA5.B16;
    sbit  CA517_CAU_STR_CA5_bit at CAU_STR_CA5.B17;
    sbit  CA518_CAU_STR_CA5_bit at CAU_STR_CA5.B18;
    sbit  CA519_CAU_STR_CA5_bit at CAU_STR_CA5.B19;
    sbit  CA520_CAU_STR_CA5_bit at CAU_STR_CA5.B20;
    sbit  CA521_CAU_STR_CA5_bit at CAU_STR_CA5.B21;
    sbit  CA522_CAU_STR_CA5_bit at CAU_STR_CA5.B22;
    sbit  CA523_CAU_STR_CA5_bit at CAU_STR_CA5.B23;
    sbit  CA524_CAU_STR_CA5_bit at CAU_STR_CA5.B24;
    sbit  CA525_CAU_STR_CA5_bit at CAU_STR_CA5.B25;
    sbit  CA526_CAU_STR_CA5_bit at CAU_STR_CA5.B26;
    sbit  CA527_CAU_STR_CA5_bit at CAU_STR_CA5.B27;
    sbit  CA528_CAU_STR_CA5_bit at CAU_STR_CA5.B28;
    sbit  CA529_CAU_STR_CA5_bit at CAU_STR_CA5.B29;
    sbit  CA530_CAU_STR_CA5_bit at CAU_STR_CA5.B30;
    sbit  CA531_CAU_STR_CA5_bit at CAU_STR_CA5.B31;

sfr far unsigned long   volatile CAU_STR_CA6          absolute 0xE00818A0;
    sbit  CA60_CAU_STR_CA6_bit at CAU_STR_CA6.B0;
    sbit  CA61_CAU_STR_CA6_bit at CAU_STR_CA6.B1;
    sbit  CA62_CAU_STR_CA6_bit at CAU_STR_CA6.B2;
    sbit  CA63_CAU_STR_CA6_bit at CAU_STR_CA6.B3;
    sbit  CA64_CAU_STR_CA6_bit at CAU_STR_CA6.B4;
    sbit  CA65_CAU_STR_CA6_bit at CAU_STR_CA6.B5;
    sbit  CA66_CAU_STR_CA6_bit at CAU_STR_CA6.B6;
    sbit  CA67_CAU_STR_CA6_bit at CAU_STR_CA6.B7;
    sbit  CA68_CAU_STR_CA6_bit at CAU_STR_CA6.B8;
    sbit  CA69_CAU_STR_CA6_bit at CAU_STR_CA6.B9;
    sbit  CA610_CAU_STR_CA6_bit at CAU_STR_CA6.B10;
    sbit  CA611_CAU_STR_CA6_bit at CAU_STR_CA6.B11;
    sbit  CA612_CAU_STR_CA6_bit at CAU_STR_CA6.B12;
    sbit  CA613_CAU_STR_CA6_bit at CAU_STR_CA6.B13;
    sbit  CA614_CAU_STR_CA6_bit at CAU_STR_CA6.B14;
    sbit  CA615_CAU_STR_CA6_bit at CAU_STR_CA6.B15;
    sbit  CA616_CAU_STR_CA6_bit at CAU_STR_CA6.B16;
    sbit  CA617_CAU_STR_CA6_bit at CAU_STR_CA6.B17;
    sbit  CA618_CAU_STR_CA6_bit at CAU_STR_CA6.B18;
    sbit  CA619_CAU_STR_CA6_bit at CAU_STR_CA6.B19;
    sbit  CA620_CAU_STR_CA6_bit at CAU_STR_CA6.B20;
    sbit  CA621_CAU_STR_CA6_bit at CAU_STR_CA6.B21;
    sbit  CA622_CAU_STR_CA6_bit at CAU_STR_CA6.B22;
    sbit  CA623_CAU_STR_CA6_bit at CAU_STR_CA6.B23;
    sbit  CA624_CAU_STR_CA6_bit at CAU_STR_CA6.B24;
    sbit  CA625_CAU_STR_CA6_bit at CAU_STR_CA6.B25;
    sbit  CA626_CAU_STR_CA6_bit at CAU_STR_CA6.B26;
    sbit  CA627_CAU_STR_CA6_bit at CAU_STR_CA6.B27;
    sbit  CA628_CAU_STR_CA6_bit at CAU_STR_CA6.B28;
    sbit  CA629_CAU_STR_CA6_bit at CAU_STR_CA6.B29;
    sbit  CA630_CAU_STR_CA6_bit at CAU_STR_CA6.B30;
    sbit  CA631_CAU_STR_CA6_bit at CAU_STR_CA6.B31;

sfr far unsigned long   volatile CAU_STR_CA7          absolute 0xE00818A4;
    sbit  CA70_CAU_STR_CA7_bit at CAU_STR_CA7.B0;
    sbit  CA71_CAU_STR_CA7_bit at CAU_STR_CA7.B1;
    sbit  CA72_CAU_STR_CA7_bit at CAU_STR_CA7.B2;
    sbit  CA73_CAU_STR_CA7_bit at CAU_STR_CA7.B3;
    sbit  CA74_CAU_STR_CA7_bit at CAU_STR_CA7.B4;
    sbit  CA75_CAU_STR_CA7_bit at CAU_STR_CA7.B5;
    sbit  CA76_CAU_STR_CA7_bit at CAU_STR_CA7.B6;
    sbit  CA77_CAU_STR_CA7_bit at CAU_STR_CA7.B7;
    sbit  CA78_CAU_STR_CA7_bit at CAU_STR_CA7.B8;
    sbit  CA79_CAU_STR_CA7_bit at CAU_STR_CA7.B9;
    sbit  CA710_CAU_STR_CA7_bit at CAU_STR_CA7.B10;
    sbit  CA711_CAU_STR_CA7_bit at CAU_STR_CA7.B11;
    sbit  CA712_CAU_STR_CA7_bit at CAU_STR_CA7.B12;
    sbit  CA713_CAU_STR_CA7_bit at CAU_STR_CA7.B13;
    sbit  CA714_CAU_STR_CA7_bit at CAU_STR_CA7.B14;
    sbit  CA715_CAU_STR_CA7_bit at CAU_STR_CA7.B15;
    sbit  CA716_CAU_STR_CA7_bit at CAU_STR_CA7.B16;
    sbit  CA717_CAU_STR_CA7_bit at CAU_STR_CA7.B17;
    sbit  CA718_CAU_STR_CA7_bit at CAU_STR_CA7.B18;
    sbit  CA719_CAU_STR_CA7_bit at CAU_STR_CA7.B19;
    sbit  CA720_CAU_STR_CA7_bit at CAU_STR_CA7.B20;
    sbit  CA721_CAU_STR_CA7_bit at CAU_STR_CA7.B21;
    sbit  CA722_CAU_STR_CA7_bit at CAU_STR_CA7.B22;
    sbit  CA723_CAU_STR_CA7_bit at CAU_STR_CA7.B23;
    sbit  CA724_CAU_STR_CA7_bit at CAU_STR_CA7.B24;
    sbit  CA725_CAU_STR_CA7_bit at CAU_STR_CA7.B25;
    sbit  CA726_CAU_STR_CA7_bit at CAU_STR_CA7.B26;
    sbit  CA727_CAU_STR_CA7_bit at CAU_STR_CA7.B27;
    sbit  CA728_CAU_STR_CA7_bit at CAU_STR_CA7.B28;
    sbit  CA729_CAU_STR_CA7_bit at CAU_STR_CA7.B29;
    sbit  CA730_CAU_STR_CA7_bit at CAU_STR_CA7.B30;
    sbit  CA731_CAU_STR_CA7_bit at CAU_STR_CA7.B31;

sfr far unsigned long   volatile CAU_STR_CA8          absolute 0xE00818A8;
    sbit  CA80_CAU_STR_CA8_bit at CAU_STR_CA8.B0;
    sbit  CA81_CAU_STR_CA8_bit at CAU_STR_CA8.B1;
    sbit  CA82_CAU_STR_CA8_bit at CAU_STR_CA8.B2;
    sbit  CA83_CAU_STR_CA8_bit at CAU_STR_CA8.B3;
    sbit  CA84_CAU_STR_CA8_bit at CAU_STR_CA8.B4;
    sbit  CA85_CAU_STR_CA8_bit at CAU_STR_CA8.B5;
    sbit  CA86_CAU_STR_CA8_bit at CAU_STR_CA8.B6;
    sbit  CA87_CAU_STR_CA8_bit at CAU_STR_CA8.B7;
    sbit  CA88_CAU_STR_CA8_bit at CAU_STR_CA8.B8;
    sbit  CA89_CAU_STR_CA8_bit at CAU_STR_CA8.B9;
    sbit  CA810_CAU_STR_CA8_bit at CAU_STR_CA8.B10;
    sbit  CA811_CAU_STR_CA8_bit at CAU_STR_CA8.B11;
    sbit  CA812_CAU_STR_CA8_bit at CAU_STR_CA8.B12;
    sbit  CA813_CAU_STR_CA8_bit at CAU_STR_CA8.B13;
    sbit  CA814_CAU_STR_CA8_bit at CAU_STR_CA8.B14;
    sbit  CA815_CAU_STR_CA8_bit at CAU_STR_CA8.B15;
    sbit  CA816_CAU_STR_CA8_bit at CAU_STR_CA8.B16;
    sbit  CA817_CAU_STR_CA8_bit at CAU_STR_CA8.B17;
    sbit  CA818_CAU_STR_CA8_bit at CAU_STR_CA8.B18;
    sbit  CA819_CAU_STR_CA8_bit at CAU_STR_CA8.B19;
    sbit  CA820_CAU_STR_CA8_bit at CAU_STR_CA8.B20;
    sbit  CA821_CAU_STR_CA8_bit at CAU_STR_CA8.B21;
    sbit  CA822_CAU_STR_CA8_bit at CAU_STR_CA8.B22;
    sbit  CA823_CAU_STR_CA8_bit at CAU_STR_CA8.B23;
    sbit  CA824_CAU_STR_CA8_bit at CAU_STR_CA8.B24;
    sbit  CA825_CAU_STR_CA8_bit at CAU_STR_CA8.B25;
    sbit  CA826_CAU_STR_CA8_bit at CAU_STR_CA8.B26;
    sbit  CA827_CAU_STR_CA8_bit at CAU_STR_CA8.B27;
    sbit  CA828_CAU_STR_CA8_bit at CAU_STR_CA8.B28;
    sbit  CA829_CAU_STR_CA8_bit at CAU_STR_CA8.B29;
    sbit  CA830_CAU_STR_CA8_bit at CAU_STR_CA8.B30;
    sbit  CA831_CAU_STR_CA8_bit at CAU_STR_CA8.B31;

sfr far unsigned long   volatile CAU_ADR_CASR         absolute 0xE00818C0;
    sbit  IC_CAU_ADR_CASR_bit at CAU_ADR_CASR.B0;
    sbit  DPE_CAU_ADR_CASR_bit at CAU_ADR_CASR.B1;
    sbit  VER0_CAU_ADR_CASR_bit at CAU_ADR_CASR.B28;
    sbit  VER1_CAU_ADR_CASR_bit at CAU_ADR_CASR.B29;
    sbit  VER2_CAU_ADR_CASR_bit at CAU_ADR_CASR.B30;
    sbit  VER3_CAU_ADR_CASR_bit at CAU_ADR_CASR.B31;

sfr far unsigned long   volatile CAU_ADR_CAA          absolute 0xE00818C4;
    sbit  ACC0_CAU_ADR_CAA_bit at CAU_ADR_CAA.B0;
    sbit  ACC1_CAU_ADR_CAA_bit at CAU_ADR_CAA.B1;
    sbit  ACC2_CAU_ADR_CAA_bit at CAU_ADR_CAA.B2;
    sbit  ACC3_CAU_ADR_CAA_bit at CAU_ADR_CAA.B3;
    sbit  ACC4_CAU_ADR_CAA_bit at CAU_ADR_CAA.B4;
    sbit  ACC5_CAU_ADR_CAA_bit at CAU_ADR_CAA.B5;
    sbit  ACC6_CAU_ADR_CAA_bit at CAU_ADR_CAA.B6;
    sbit  ACC7_CAU_ADR_CAA_bit at CAU_ADR_CAA.B7;
    sbit  ACC8_CAU_ADR_CAA_bit at CAU_ADR_CAA.B8;
    sbit  ACC9_CAU_ADR_CAA_bit at CAU_ADR_CAA.B9;
    sbit  ACC10_CAU_ADR_CAA_bit at CAU_ADR_CAA.B10;
    sbit  ACC11_CAU_ADR_CAA_bit at CAU_ADR_CAA.B11;
    sbit  ACC12_CAU_ADR_CAA_bit at CAU_ADR_CAA.B12;
    sbit  ACC13_CAU_ADR_CAA_bit at CAU_ADR_CAA.B13;
    sbit  ACC14_CAU_ADR_CAA_bit at CAU_ADR_CAA.B14;
    sbit  ACC15_CAU_ADR_CAA_bit at CAU_ADR_CAA.B15;
    sbit  ACC16_CAU_ADR_CAA_bit at CAU_ADR_CAA.B16;
    sbit  ACC17_CAU_ADR_CAA_bit at CAU_ADR_CAA.B17;
    sbit  ACC18_CAU_ADR_CAA_bit at CAU_ADR_CAA.B18;
    sbit  ACC19_CAU_ADR_CAA_bit at CAU_ADR_CAA.B19;
    sbit  ACC20_CAU_ADR_CAA_bit at CAU_ADR_CAA.B20;
    sbit  ACC21_CAU_ADR_CAA_bit at CAU_ADR_CAA.B21;
    sbit  ACC22_CAU_ADR_CAA_bit at CAU_ADR_CAA.B22;
    sbit  ACC23_CAU_ADR_CAA_bit at CAU_ADR_CAA.B23;
    sbit  ACC24_CAU_ADR_CAA_bit at CAU_ADR_CAA.B24;
    sbit  ACC25_CAU_ADR_CAA_bit at CAU_ADR_CAA.B25;
    sbit  ACC26_CAU_ADR_CAA_bit at CAU_ADR_CAA.B26;
    sbit  ACC27_CAU_ADR_CAA_bit at CAU_ADR_CAA.B27;
    sbit  ACC28_CAU_ADR_CAA_bit at CAU_ADR_CAA.B28;
    sbit  ACC29_CAU_ADR_CAA_bit at CAU_ADR_CAA.B29;
    sbit  ACC30_CAU_ADR_CAA_bit at CAU_ADR_CAA.B30;
    sbit  ACC31_CAU_ADR_CAA_bit at CAU_ADR_CAA.B31;

sfr far unsigned long   volatile CAU_ADR_CA0          absolute 0xE00818C8;
    sbit  CA00_CAU_ADR_CA0_bit at CAU_ADR_CA0.B0;
    sbit  CA01_CAU_ADR_CA0_bit at CAU_ADR_CA0.B1;
    sbit  CA02_CAU_ADR_CA0_bit at CAU_ADR_CA0.B2;
    sbit  CA03_CAU_ADR_CA0_bit at CAU_ADR_CA0.B3;
    sbit  CA04_CAU_ADR_CA0_bit at CAU_ADR_CA0.B4;
    sbit  CA05_CAU_ADR_CA0_bit at CAU_ADR_CA0.B5;
    sbit  CA06_CAU_ADR_CA0_bit at CAU_ADR_CA0.B6;
    sbit  CA07_CAU_ADR_CA0_bit at CAU_ADR_CA0.B7;
    sbit  CA08_CAU_ADR_CA0_bit at CAU_ADR_CA0.B8;
    sbit  CA09_CAU_ADR_CA0_bit at CAU_ADR_CA0.B9;
    sbit  CA010_CAU_ADR_CA0_bit at CAU_ADR_CA0.B10;
    sbit  CA011_CAU_ADR_CA0_bit at CAU_ADR_CA0.B11;
    sbit  CA012_CAU_ADR_CA0_bit at CAU_ADR_CA0.B12;
    sbit  CA013_CAU_ADR_CA0_bit at CAU_ADR_CA0.B13;
    sbit  CA014_CAU_ADR_CA0_bit at CAU_ADR_CA0.B14;
    sbit  CA015_CAU_ADR_CA0_bit at CAU_ADR_CA0.B15;
    sbit  CA016_CAU_ADR_CA0_bit at CAU_ADR_CA0.B16;
    sbit  CA017_CAU_ADR_CA0_bit at CAU_ADR_CA0.B17;
    sbit  CA018_CAU_ADR_CA0_bit at CAU_ADR_CA0.B18;
    sbit  CA019_CAU_ADR_CA0_bit at CAU_ADR_CA0.B19;
    sbit  CA020_CAU_ADR_CA0_bit at CAU_ADR_CA0.B20;
    sbit  CA021_CAU_ADR_CA0_bit at CAU_ADR_CA0.B21;
    sbit  CA022_CAU_ADR_CA0_bit at CAU_ADR_CA0.B22;
    sbit  CA023_CAU_ADR_CA0_bit at CAU_ADR_CA0.B23;
    sbit  CA024_CAU_ADR_CA0_bit at CAU_ADR_CA0.B24;
    sbit  CA025_CAU_ADR_CA0_bit at CAU_ADR_CA0.B25;
    sbit  CA026_CAU_ADR_CA0_bit at CAU_ADR_CA0.B26;
    sbit  CA027_CAU_ADR_CA0_bit at CAU_ADR_CA0.B27;
    sbit  CA028_CAU_ADR_CA0_bit at CAU_ADR_CA0.B28;
    sbit  CA029_CAU_ADR_CA0_bit at CAU_ADR_CA0.B29;
    sbit  CA030_CAU_ADR_CA0_bit at CAU_ADR_CA0.B30;
    sbit  CA031_CAU_ADR_CA0_bit at CAU_ADR_CA0.B31;

sfr far unsigned long   volatile CAU_ADR_CA1          absolute 0xE00818CC;
    sbit  CA10_CAU_ADR_CA1_bit at CAU_ADR_CA1.B0;
    sbit  CA11_CAU_ADR_CA1_bit at CAU_ADR_CA1.B1;
    sbit  CA12_CAU_ADR_CA1_bit at CAU_ADR_CA1.B2;
    sbit  CA13_CAU_ADR_CA1_bit at CAU_ADR_CA1.B3;
    sbit  CA14_CAU_ADR_CA1_bit at CAU_ADR_CA1.B4;
    sbit  CA15_CAU_ADR_CA1_bit at CAU_ADR_CA1.B5;
    sbit  CA16_CAU_ADR_CA1_bit at CAU_ADR_CA1.B6;
    sbit  CA17_CAU_ADR_CA1_bit at CAU_ADR_CA1.B7;
    sbit  CA18_CAU_ADR_CA1_bit at CAU_ADR_CA1.B8;
    sbit  CA19_CAU_ADR_CA1_bit at CAU_ADR_CA1.B9;
    sbit  CA110_CAU_ADR_CA1_bit at CAU_ADR_CA1.B10;
    sbit  CA111_CAU_ADR_CA1_bit at CAU_ADR_CA1.B11;
    sbit  CA112_CAU_ADR_CA1_bit at CAU_ADR_CA1.B12;
    sbit  CA113_CAU_ADR_CA1_bit at CAU_ADR_CA1.B13;
    sbit  CA114_CAU_ADR_CA1_bit at CAU_ADR_CA1.B14;
    sbit  CA115_CAU_ADR_CA1_bit at CAU_ADR_CA1.B15;
    sbit  CA116_CAU_ADR_CA1_bit at CAU_ADR_CA1.B16;
    sbit  CA117_CAU_ADR_CA1_bit at CAU_ADR_CA1.B17;
    sbit  CA118_CAU_ADR_CA1_bit at CAU_ADR_CA1.B18;
    sbit  CA119_CAU_ADR_CA1_bit at CAU_ADR_CA1.B19;
    sbit  CA120_CAU_ADR_CA1_bit at CAU_ADR_CA1.B20;
    sbit  CA121_CAU_ADR_CA1_bit at CAU_ADR_CA1.B21;
    sbit  CA122_CAU_ADR_CA1_bit at CAU_ADR_CA1.B22;
    sbit  CA123_CAU_ADR_CA1_bit at CAU_ADR_CA1.B23;
    sbit  CA124_CAU_ADR_CA1_bit at CAU_ADR_CA1.B24;
    sbit  CA125_CAU_ADR_CA1_bit at CAU_ADR_CA1.B25;
    sbit  CA126_CAU_ADR_CA1_bit at CAU_ADR_CA1.B26;
    sbit  CA127_CAU_ADR_CA1_bit at CAU_ADR_CA1.B27;
    sbit  CA128_CAU_ADR_CA1_bit at CAU_ADR_CA1.B28;
    sbit  CA129_CAU_ADR_CA1_bit at CAU_ADR_CA1.B29;
    sbit  CA130_CAU_ADR_CA1_bit at CAU_ADR_CA1.B30;
    sbit  CA131_CAU_ADR_CA1_bit at CAU_ADR_CA1.B31;

sfr far unsigned long   volatile CAU_ADR_CA2          absolute 0xE00818D0;
    sbit  CA20_CAU_ADR_CA2_bit at CAU_ADR_CA2.B0;
    sbit  CA21_CAU_ADR_CA2_bit at CAU_ADR_CA2.B1;
    sbit  CA22_CAU_ADR_CA2_bit at CAU_ADR_CA2.B2;
    sbit  CA23_CAU_ADR_CA2_bit at CAU_ADR_CA2.B3;
    sbit  CA24_CAU_ADR_CA2_bit at CAU_ADR_CA2.B4;
    sbit  CA25_CAU_ADR_CA2_bit at CAU_ADR_CA2.B5;
    sbit  CA26_CAU_ADR_CA2_bit at CAU_ADR_CA2.B6;
    sbit  CA27_CAU_ADR_CA2_bit at CAU_ADR_CA2.B7;
    sbit  CA28_CAU_ADR_CA2_bit at CAU_ADR_CA2.B8;
    sbit  CA29_CAU_ADR_CA2_bit at CAU_ADR_CA2.B9;
    sbit  CA210_CAU_ADR_CA2_bit at CAU_ADR_CA2.B10;
    sbit  CA211_CAU_ADR_CA2_bit at CAU_ADR_CA2.B11;
    sbit  CA212_CAU_ADR_CA2_bit at CAU_ADR_CA2.B12;
    sbit  CA213_CAU_ADR_CA2_bit at CAU_ADR_CA2.B13;
    sbit  CA214_CAU_ADR_CA2_bit at CAU_ADR_CA2.B14;
    sbit  CA215_CAU_ADR_CA2_bit at CAU_ADR_CA2.B15;
    sbit  CA216_CAU_ADR_CA2_bit at CAU_ADR_CA2.B16;
    sbit  CA217_CAU_ADR_CA2_bit at CAU_ADR_CA2.B17;
    sbit  CA218_CAU_ADR_CA2_bit at CAU_ADR_CA2.B18;
    sbit  CA219_CAU_ADR_CA2_bit at CAU_ADR_CA2.B19;
    sbit  CA220_CAU_ADR_CA2_bit at CAU_ADR_CA2.B20;
    sbit  CA221_CAU_ADR_CA2_bit at CAU_ADR_CA2.B21;
    sbit  CA222_CAU_ADR_CA2_bit at CAU_ADR_CA2.B22;
    sbit  CA223_CAU_ADR_CA2_bit at CAU_ADR_CA2.B23;
    sbit  CA224_CAU_ADR_CA2_bit at CAU_ADR_CA2.B24;
    sbit  CA225_CAU_ADR_CA2_bit at CAU_ADR_CA2.B25;
    sbit  CA226_CAU_ADR_CA2_bit at CAU_ADR_CA2.B26;
    sbit  CA227_CAU_ADR_CA2_bit at CAU_ADR_CA2.B27;
    sbit  CA228_CAU_ADR_CA2_bit at CAU_ADR_CA2.B28;
    sbit  CA229_CAU_ADR_CA2_bit at CAU_ADR_CA2.B29;
    sbit  CA230_CAU_ADR_CA2_bit at CAU_ADR_CA2.B30;
    sbit  CA231_CAU_ADR_CA2_bit at CAU_ADR_CA2.B31;

sfr far unsigned long   volatile CAU_ADR_CA3          absolute 0xE00818D4;
    sbit  CA30_CAU_ADR_CA3_bit at CAU_ADR_CA3.B0;
    sbit  CA31_CAU_ADR_CA3_bit at CAU_ADR_CA3.B1;
    sbit  CA32_CAU_ADR_CA3_bit at CAU_ADR_CA3.B2;
    sbit  CA33_CAU_ADR_CA3_bit at CAU_ADR_CA3.B3;
    sbit  CA34_CAU_ADR_CA3_bit at CAU_ADR_CA3.B4;
    sbit  CA35_CAU_ADR_CA3_bit at CAU_ADR_CA3.B5;
    sbit  CA36_CAU_ADR_CA3_bit at CAU_ADR_CA3.B6;
    sbit  CA37_CAU_ADR_CA3_bit at CAU_ADR_CA3.B7;
    sbit  CA38_CAU_ADR_CA3_bit at CAU_ADR_CA3.B8;
    sbit  CA39_CAU_ADR_CA3_bit at CAU_ADR_CA3.B9;
    sbit  CA310_CAU_ADR_CA3_bit at CAU_ADR_CA3.B10;
    sbit  CA311_CAU_ADR_CA3_bit at CAU_ADR_CA3.B11;
    sbit  CA312_CAU_ADR_CA3_bit at CAU_ADR_CA3.B12;
    sbit  CA313_CAU_ADR_CA3_bit at CAU_ADR_CA3.B13;
    sbit  CA314_CAU_ADR_CA3_bit at CAU_ADR_CA3.B14;
    sbit  CA315_CAU_ADR_CA3_bit at CAU_ADR_CA3.B15;
    sbit  CA316_CAU_ADR_CA3_bit at CAU_ADR_CA3.B16;
    sbit  CA317_CAU_ADR_CA3_bit at CAU_ADR_CA3.B17;
    sbit  CA318_CAU_ADR_CA3_bit at CAU_ADR_CA3.B18;
    sbit  CA319_CAU_ADR_CA3_bit at CAU_ADR_CA3.B19;
    sbit  CA320_CAU_ADR_CA3_bit at CAU_ADR_CA3.B20;
    sbit  CA321_CAU_ADR_CA3_bit at CAU_ADR_CA3.B21;
    sbit  CA322_CAU_ADR_CA3_bit at CAU_ADR_CA3.B22;
    sbit  CA323_CAU_ADR_CA3_bit at CAU_ADR_CA3.B23;
    sbit  CA324_CAU_ADR_CA3_bit at CAU_ADR_CA3.B24;
    sbit  CA325_CAU_ADR_CA3_bit at CAU_ADR_CA3.B25;
    sbit  CA326_CAU_ADR_CA3_bit at CAU_ADR_CA3.B26;
    sbit  CA327_CAU_ADR_CA3_bit at CAU_ADR_CA3.B27;
    sbit  CA328_CAU_ADR_CA3_bit at CAU_ADR_CA3.B28;
    sbit  CA329_CAU_ADR_CA3_bit at CAU_ADR_CA3.B29;
    sbit  CA330_CAU_ADR_CA3_bit at CAU_ADR_CA3.B30;
    sbit  CA331_CAU_ADR_CA3_bit at CAU_ADR_CA3.B31;

sfr far unsigned long   volatile CAU_ADR_CA4          absolute 0xE00818D8;
    sbit  CA40_CAU_ADR_CA4_bit at CAU_ADR_CA4.B0;
    sbit  CA41_CAU_ADR_CA4_bit at CAU_ADR_CA4.B1;
    sbit  CA42_CAU_ADR_CA4_bit at CAU_ADR_CA4.B2;
    sbit  CA43_CAU_ADR_CA4_bit at CAU_ADR_CA4.B3;
    sbit  CA44_CAU_ADR_CA4_bit at CAU_ADR_CA4.B4;
    sbit  CA45_CAU_ADR_CA4_bit at CAU_ADR_CA4.B5;
    sbit  CA46_CAU_ADR_CA4_bit at CAU_ADR_CA4.B6;
    sbit  CA47_CAU_ADR_CA4_bit at CAU_ADR_CA4.B7;
    sbit  CA48_CAU_ADR_CA4_bit at CAU_ADR_CA4.B8;
    sbit  CA49_CAU_ADR_CA4_bit at CAU_ADR_CA4.B9;
    sbit  CA410_CAU_ADR_CA4_bit at CAU_ADR_CA4.B10;
    sbit  CA411_CAU_ADR_CA4_bit at CAU_ADR_CA4.B11;
    sbit  CA412_CAU_ADR_CA4_bit at CAU_ADR_CA4.B12;
    sbit  CA413_CAU_ADR_CA4_bit at CAU_ADR_CA4.B13;
    sbit  CA414_CAU_ADR_CA4_bit at CAU_ADR_CA4.B14;
    sbit  CA415_CAU_ADR_CA4_bit at CAU_ADR_CA4.B15;
    sbit  CA416_CAU_ADR_CA4_bit at CAU_ADR_CA4.B16;
    sbit  CA417_CAU_ADR_CA4_bit at CAU_ADR_CA4.B17;
    sbit  CA418_CAU_ADR_CA4_bit at CAU_ADR_CA4.B18;
    sbit  CA419_CAU_ADR_CA4_bit at CAU_ADR_CA4.B19;
    sbit  CA420_CAU_ADR_CA4_bit at CAU_ADR_CA4.B20;
    sbit  CA421_CAU_ADR_CA4_bit at CAU_ADR_CA4.B21;
    sbit  CA422_CAU_ADR_CA4_bit at CAU_ADR_CA4.B22;
    sbit  CA423_CAU_ADR_CA4_bit at CAU_ADR_CA4.B23;
    sbit  CA424_CAU_ADR_CA4_bit at CAU_ADR_CA4.B24;
    sbit  CA425_CAU_ADR_CA4_bit at CAU_ADR_CA4.B25;
    sbit  CA426_CAU_ADR_CA4_bit at CAU_ADR_CA4.B26;
    sbit  CA427_CAU_ADR_CA4_bit at CAU_ADR_CA4.B27;
    sbit  CA428_CAU_ADR_CA4_bit at CAU_ADR_CA4.B28;
    sbit  CA429_CAU_ADR_CA4_bit at CAU_ADR_CA4.B29;
    sbit  CA430_CAU_ADR_CA4_bit at CAU_ADR_CA4.B30;
    sbit  CA431_CAU_ADR_CA4_bit at CAU_ADR_CA4.B31;

sfr far unsigned long   volatile CAU_ADR_CA5          absolute 0xE00818DC;
    sbit  CA50_CAU_ADR_CA5_bit at CAU_ADR_CA5.B0;
    sbit  CA51_CAU_ADR_CA5_bit at CAU_ADR_CA5.B1;
    sbit  CA52_CAU_ADR_CA5_bit at CAU_ADR_CA5.B2;
    sbit  CA53_CAU_ADR_CA5_bit at CAU_ADR_CA5.B3;
    sbit  CA54_CAU_ADR_CA5_bit at CAU_ADR_CA5.B4;
    sbit  CA55_CAU_ADR_CA5_bit at CAU_ADR_CA5.B5;
    sbit  CA56_CAU_ADR_CA5_bit at CAU_ADR_CA5.B6;
    sbit  CA57_CAU_ADR_CA5_bit at CAU_ADR_CA5.B7;
    sbit  CA58_CAU_ADR_CA5_bit at CAU_ADR_CA5.B8;
    sbit  CA59_CAU_ADR_CA5_bit at CAU_ADR_CA5.B9;
    sbit  CA510_CAU_ADR_CA5_bit at CAU_ADR_CA5.B10;
    sbit  CA511_CAU_ADR_CA5_bit at CAU_ADR_CA5.B11;
    sbit  CA512_CAU_ADR_CA5_bit at CAU_ADR_CA5.B12;
    sbit  CA513_CAU_ADR_CA5_bit at CAU_ADR_CA5.B13;
    sbit  CA514_CAU_ADR_CA5_bit at CAU_ADR_CA5.B14;
    sbit  CA515_CAU_ADR_CA5_bit at CAU_ADR_CA5.B15;
    sbit  CA516_CAU_ADR_CA5_bit at CAU_ADR_CA5.B16;
    sbit  CA517_CAU_ADR_CA5_bit at CAU_ADR_CA5.B17;
    sbit  CA518_CAU_ADR_CA5_bit at CAU_ADR_CA5.B18;
    sbit  CA519_CAU_ADR_CA5_bit at CAU_ADR_CA5.B19;
    sbit  CA520_CAU_ADR_CA5_bit at CAU_ADR_CA5.B20;
    sbit  CA521_CAU_ADR_CA5_bit at CAU_ADR_CA5.B21;
    sbit  CA522_CAU_ADR_CA5_bit at CAU_ADR_CA5.B22;
    sbit  CA523_CAU_ADR_CA5_bit at CAU_ADR_CA5.B23;
    sbit  CA524_CAU_ADR_CA5_bit at CAU_ADR_CA5.B24;
    sbit  CA525_CAU_ADR_CA5_bit at CAU_ADR_CA5.B25;
    sbit  CA526_CAU_ADR_CA5_bit at CAU_ADR_CA5.B26;
    sbit  CA527_CAU_ADR_CA5_bit at CAU_ADR_CA5.B27;
    sbit  CA528_CAU_ADR_CA5_bit at CAU_ADR_CA5.B28;
    sbit  CA529_CAU_ADR_CA5_bit at CAU_ADR_CA5.B29;
    sbit  CA530_CAU_ADR_CA5_bit at CAU_ADR_CA5.B30;
    sbit  CA531_CAU_ADR_CA5_bit at CAU_ADR_CA5.B31;

sfr far unsigned long   volatile CAU_ADR_CA6          absolute 0xE00818E0;
    sbit  CA60_CAU_ADR_CA6_bit at CAU_ADR_CA6.B0;
    sbit  CA61_CAU_ADR_CA6_bit at CAU_ADR_CA6.B1;
    sbit  CA62_CAU_ADR_CA6_bit at CAU_ADR_CA6.B2;
    sbit  CA63_CAU_ADR_CA6_bit at CAU_ADR_CA6.B3;
    sbit  CA64_CAU_ADR_CA6_bit at CAU_ADR_CA6.B4;
    sbit  CA65_CAU_ADR_CA6_bit at CAU_ADR_CA6.B5;
    sbit  CA66_CAU_ADR_CA6_bit at CAU_ADR_CA6.B6;
    sbit  CA67_CAU_ADR_CA6_bit at CAU_ADR_CA6.B7;
    sbit  CA68_CAU_ADR_CA6_bit at CAU_ADR_CA6.B8;
    sbit  CA69_CAU_ADR_CA6_bit at CAU_ADR_CA6.B9;
    sbit  CA610_CAU_ADR_CA6_bit at CAU_ADR_CA6.B10;
    sbit  CA611_CAU_ADR_CA6_bit at CAU_ADR_CA6.B11;
    sbit  CA612_CAU_ADR_CA6_bit at CAU_ADR_CA6.B12;
    sbit  CA613_CAU_ADR_CA6_bit at CAU_ADR_CA6.B13;
    sbit  CA614_CAU_ADR_CA6_bit at CAU_ADR_CA6.B14;
    sbit  CA615_CAU_ADR_CA6_bit at CAU_ADR_CA6.B15;
    sbit  CA616_CAU_ADR_CA6_bit at CAU_ADR_CA6.B16;
    sbit  CA617_CAU_ADR_CA6_bit at CAU_ADR_CA6.B17;
    sbit  CA618_CAU_ADR_CA6_bit at CAU_ADR_CA6.B18;
    sbit  CA619_CAU_ADR_CA6_bit at CAU_ADR_CA6.B19;
    sbit  CA620_CAU_ADR_CA6_bit at CAU_ADR_CA6.B20;
    sbit  CA621_CAU_ADR_CA6_bit at CAU_ADR_CA6.B21;
    sbit  CA622_CAU_ADR_CA6_bit at CAU_ADR_CA6.B22;
    sbit  CA623_CAU_ADR_CA6_bit at CAU_ADR_CA6.B23;
    sbit  CA624_CAU_ADR_CA6_bit at CAU_ADR_CA6.B24;
    sbit  CA625_CAU_ADR_CA6_bit at CAU_ADR_CA6.B25;
    sbit  CA626_CAU_ADR_CA6_bit at CAU_ADR_CA6.B26;
    sbit  CA627_CAU_ADR_CA6_bit at CAU_ADR_CA6.B27;
    sbit  CA628_CAU_ADR_CA6_bit at CAU_ADR_CA6.B28;
    sbit  CA629_CAU_ADR_CA6_bit at CAU_ADR_CA6.B29;
    sbit  CA630_CAU_ADR_CA6_bit at CAU_ADR_CA6.B30;
    sbit  CA631_CAU_ADR_CA6_bit at CAU_ADR_CA6.B31;

sfr far unsigned long   volatile CAU_ADR_CA7          absolute 0xE00818E4;
    sbit  CA70_CAU_ADR_CA7_bit at CAU_ADR_CA7.B0;
    sbit  CA71_CAU_ADR_CA7_bit at CAU_ADR_CA7.B1;
    sbit  CA72_CAU_ADR_CA7_bit at CAU_ADR_CA7.B2;
    sbit  CA73_CAU_ADR_CA7_bit at CAU_ADR_CA7.B3;
    sbit  CA74_CAU_ADR_CA7_bit at CAU_ADR_CA7.B4;
    sbit  CA75_CAU_ADR_CA7_bit at CAU_ADR_CA7.B5;
    sbit  CA76_CAU_ADR_CA7_bit at CAU_ADR_CA7.B6;
    sbit  CA77_CAU_ADR_CA7_bit at CAU_ADR_CA7.B7;
    sbit  CA78_CAU_ADR_CA7_bit at CAU_ADR_CA7.B8;
    sbit  CA79_CAU_ADR_CA7_bit at CAU_ADR_CA7.B9;
    sbit  CA710_CAU_ADR_CA7_bit at CAU_ADR_CA7.B10;
    sbit  CA711_CAU_ADR_CA7_bit at CAU_ADR_CA7.B11;
    sbit  CA712_CAU_ADR_CA7_bit at CAU_ADR_CA7.B12;
    sbit  CA713_CAU_ADR_CA7_bit at CAU_ADR_CA7.B13;
    sbit  CA714_CAU_ADR_CA7_bit at CAU_ADR_CA7.B14;
    sbit  CA715_CAU_ADR_CA7_bit at CAU_ADR_CA7.B15;
    sbit  CA716_CAU_ADR_CA7_bit at CAU_ADR_CA7.B16;
    sbit  CA717_CAU_ADR_CA7_bit at CAU_ADR_CA7.B17;
    sbit  CA718_CAU_ADR_CA7_bit at CAU_ADR_CA7.B18;
    sbit  CA719_CAU_ADR_CA7_bit at CAU_ADR_CA7.B19;
    sbit  CA720_CAU_ADR_CA7_bit at CAU_ADR_CA7.B20;
    sbit  CA721_CAU_ADR_CA7_bit at CAU_ADR_CA7.B21;
    sbit  CA722_CAU_ADR_CA7_bit at CAU_ADR_CA7.B22;
    sbit  CA723_CAU_ADR_CA7_bit at CAU_ADR_CA7.B23;
    sbit  CA724_CAU_ADR_CA7_bit at CAU_ADR_CA7.B24;
    sbit  CA725_CAU_ADR_CA7_bit at CAU_ADR_CA7.B25;
    sbit  CA726_CAU_ADR_CA7_bit at CAU_ADR_CA7.B26;
    sbit  CA727_CAU_ADR_CA7_bit at CAU_ADR_CA7.B27;
    sbit  CA728_CAU_ADR_CA7_bit at CAU_ADR_CA7.B28;
    sbit  CA729_CAU_ADR_CA7_bit at CAU_ADR_CA7.B29;
    sbit  CA730_CAU_ADR_CA7_bit at CAU_ADR_CA7.B30;
    sbit  CA731_CAU_ADR_CA7_bit at CAU_ADR_CA7.B31;

sfr far unsigned long   volatile CAU_ADR_CA8          absolute 0xE00818E8;
    sbit  CA80_CAU_ADR_CA8_bit at CAU_ADR_CA8.B0;
    sbit  CA81_CAU_ADR_CA8_bit at CAU_ADR_CA8.B1;
    sbit  CA82_CAU_ADR_CA8_bit at CAU_ADR_CA8.B2;
    sbit  CA83_CAU_ADR_CA8_bit at CAU_ADR_CA8.B3;
    sbit  CA84_CAU_ADR_CA8_bit at CAU_ADR_CA8.B4;
    sbit  CA85_CAU_ADR_CA8_bit at CAU_ADR_CA8.B5;
    sbit  CA86_CAU_ADR_CA8_bit at CAU_ADR_CA8.B6;
    sbit  CA87_CAU_ADR_CA8_bit at CAU_ADR_CA8.B7;
    sbit  CA88_CAU_ADR_CA8_bit at CAU_ADR_CA8.B8;
    sbit  CA89_CAU_ADR_CA8_bit at CAU_ADR_CA8.B9;
    sbit  CA810_CAU_ADR_CA8_bit at CAU_ADR_CA8.B10;
    sbit  CA811_CAU_ADR_CA8_bit at CAU_ADR_CA8.B11;
    sbit  CA812_CAU_ADR_CA8_bit at CAU_ADR_CA8.B12;
    sbit  CA813_CAU_ADR_CA8_bit at CAU_ADR_CA8.B13;
    sbit  CA814_CAU_ADR_CA8_bit at CAU_ADR_CA8.B14;
    sbit  CA815_CAU_ADR_CA8_bit at CAU_ADR_CA8.B15;
    sbit  CA816_CAU_ADR_CA8_bit at CAU_ADR_CA8.B16;
    sbit  CA817_CAU_ADR_CA8_bit at CAU_ADR_CA8.B17;
    sbit  CA818_CAU_ADR_CA8_bit at CAU_ADR_CA8.B18;
    sbit  CA819_CAU_ADR_CA8_bit at CAU_ADR_CA8.B19;
    sbit  CA820_CAU_ADR_CA8_bit at CAU_ADR_CA8.B20;
    sbit  CA821_CAU_ADR_CA8_bit at CAU_ADR_CA8.B21;
    sbit  CA822_CAU_ADR_CA8_bit at CAU_ADR_CA8.B22;
    sbit  CA823_CAU_ADR_CA8_bit at CAU_ADR_CA8.B23;
    sbit  CA824_CAU_ADR_CA8_bit at CAU_ADR_CA8.B24;
    sbit  CA825_CAU_ADR_CA8_bit at CAU_ADR_CA8.B25;
    sbit  CA826_CAU_ADR_CA8_bit at CAU_ADR_CA8.B26;
    sbit  CA827_CAU_ADR_CA8_bit at CAU_ADR_CA8.B27;
    sbit  CA828_CAU_ADR_CA8_bit at CAU_ADR_CA8.B28;
    sbit  CA829_CAU_ADR_CA8_bit at CAU_ADR_CA8.B29;
    sbit  CA830_CAU_ADR_CA8_bit at CAU_ADR_CA8.B30;
    sbit  CA831_CAU_ADR_CA8_bit at CAU_ADR_CA8.B31;

sfr far unsigned long   volatile CAU_RADR_CASR        absolute 0xE0081900;
    sbit  IC_CAU_RADR_CASR_bit at CAU_RADR_CASR.B0;
    sbit  DPE_CAU_RADR_CASR_bit at CAU_RADR_CASR.B1;
    sbit  VER0_CAU_RADR_CASR_bit at CAU_RADR_CASR.B28;
    sbit  VER1_CAU_RADR_CASR_bit at CAU_RADR_CASR.B29;
    sbit  VER2_CAU_RADR_CASR_bit at CAU_RADR_CASR.B30;
    sbit  VER3_CAU_RADR_CASR_bit at CAU_RADR_CASR.B31;

sfr far unsigned long   volatile CAU_RADR_CAA         absolute 0xE0081904;
    sbit  ACC0_CAU_RADR_CAA_bit at CAU_RADR_CAA.B0;
    sbit  ACC1_CAU_RADR_CAA_bit at CAU_RADR_CAA.B1;
    sbit  ACC2_CAU_RADR_CAA_bit at CAU_RADR_CAA.B2;
    sbit  ACC3_CAU_RADR_CAA_bit at CAU_RADR_CAA.B3;
    sbit  ACC4_CAU_RADR_CAA_bit at CAU_RADR_CAA.B4;
    sbit  ACC5_CAU_RADR_CAA_bit at CAU_RADR_CAA.B5;
    sbit  ACC6_CAU_RADR_CAA_bit at CAU_RADR_CAA.B6;
    sbit  ACC7_CAU_RADR_CAA_bit at CAU_RADR_CAA.B7;
    sbit  ACC8_CAU_RADR_CAA_bit at CAU_RADR_CAA.B8;
    sbit  ACC9_CAU_RADR_CAA_bit at CAU_RADR_CAA.B9;
    sbit  ACC10_CAU_RADR_CAA_bit at CAU_RADR_CAA.B10;
    sbit  ACC11_CAU_RADR_CAA_bit at CAU_RADR_CAA.B11;
    sbit  ACC12_CAU_RADR_CAA_bit at CAU_RADR_CAA.B12;
    sbit  ACC13_CAU_RADR_CAA_bit at CAU_RADR_CAA.B13;
    sbit  ACC14_CAU_RADR_CAA_bit at CAU_RADR_CAA.B14;
    sbit  ACC15_CAU_RADR_CAA_bit at CAU_RADR_CAA.B15;
    sbit  ACC16_CAU_RADR_CAA_bit at CAU_RADR_CAA.B16;
    sbit  ACC17_CAU_RADR_CAA_bit at CAU_RADR_CAA.B17;
    sbit  ACC18_CAU_RADR_CAA_bit at CAU_RADR_CAA.B18;
    sbit  ACC19_CAU_RADR_CAA_bit at CAU_RADR_CAA.B19;
    sbit  ACC20_CAU_RADR_CAA_bit at CAU_RADR_CAA.B20;
    sbit  ACC21_CAU_RADR_CAA_bit at CAU_RADR_CAA.B21;
    sbit  ACC22_CAU_RADR_CAA_bit at CAU_RADR_CAA.B22;
    sbit  ACC23_CAU_RADR_CAA_bit at CAU_RADR_CAA.B23;
    sbit  ACC24_CAU_RADR_CAA_bit at CAU_RADR_CAA.B24;
    sbit  ACC25_CAU_RADR_CAA_bit at CAU_RADR_CAA.B25;
    sbit  ACC26_CAU_RADR_CAA_bit at CAU_RADR_CAA.B26;
    sbit  ACC27_CAU_RADR_CAA_bit at CAU_RADR_CAA.B27;
    sbit  ACC28_CAU_RADR_CAA_bit at CAU_RADR_CAA.B28;
    sbit  ACC29_CAU_RADR_CAA_bit at CAU_RADR_CAA.B29;
    sbit  ACC30_CAU_RADR_CAA_bit at CAU_RADR_CAA.B30;
    sbit  ACC31_CAU_RADR_CAA_bit at CAU_RADR_CAA.B31;

sfr far unsigned long   volatile CAU_RADR_CA0         absolute 0xE0081908;
    sbit  CA00_CAU_RADR_CA0_bit at CAU_RADR_CA0.B0;
    sbit  CA01_CAU_RADR_CA0_bit at CAU_RADR_CA0.B1;
    sbit  CA02_CAU_RADR_CA0_bit at CAU_RADR_CA0.B2;
    sbit  CA03_CAU_RADR_CA0_bit at CAU_RADR_CA0.B3;
    sbit  CA04_CAU_RADR_CA0_bit at CAU_RADR_CA0.B4;
    sbit  CA05_CAU_RADR_CA0_bit at CAU_RADR_CA0.B5;
    sbit  CA06_CAU_RADR_CA0_bit at CAU_RADR_CA0.B6;
    sbit  CA07_CAU_RADR_CA0_bit at CAU_RADR_CA0.B7;
    sbit  CA08_CAU_RADR_CA0_bit at CAU_RADR_CA0.B8;
    sbit  CA09_CAU_RADR_CA0_bit at CAU_RADR_CA0.B9;
    sbit  CA010_CAU_RADR_CA0_bit at CAU_RADR_CA0.B10;
    sbit  CA011_CAU_RADR_CA0_bit at CAU_RADR_CA0.B11;
    sbit  CA012_CAU_RADR_CA0_bit at CAU_RADR_CA0.B12;
    sbit  CA013_CAU_RADR_CA0_bit at CAU_RADR_CA0.B13;
    sbit  CA014_CAU_RADR_CA0_bit at CAU_RADR_CA0.B14;
    sbit  CA015_CAU_RADR_CA0_bit at CAU_RADR_CA0.B15;
    sbit  CA016_CAU_RADR_CA0_bit at CAU_RADR_CA0.B16;
    sbit  CA017_CAU_RADR_CA0_bit at CAU_RADR_CA0.B17;
    sbit  CA018_CAU_RADR_CA0_bit at CAU_RADR_CA0.B18;
    sbit  CA019_CAU_RADR_CA0_bit at CAU_RADR_CA0.B19;
    sbit  CA020_CAU_RADR_CA0_bit at CAU_RADR_CA0.B20;
    sbit  CA021_CAU_RADR_CA0_bit at CAU_RADR_CA0.B21;
    sbit  CA022_CAU_RADR_CA0_bit at CAU_RADR_CA0.B22;
    sbit  CA023_CAU_RADR_CA0_bit at CAU_RADR_CA0.B23;
    sbit  CA024_CAU_RADR_CA0_bit at CAU_RADR_CA0.B24;
    sbit  CA025_CAU_RADR_CA0_bit at CAU_RADR_CA0.B25;
    sbit  CA026_CAU_RADR_CA0_bit at CAU_RADR_CA0.B26;
    sbit  CA027_CAU_RADR_CA0_bit at CAU_RADR_CA0.B27;
    sbit  CA028_CAU_RADR_CA0_bit at CAU_RADR_CA0.B28;
    sbit  CA029_CAU_RADR_CA0_bit at CAU_RADR_CA0.B29;
    sbit  CA030_CAU_RADR_CA0_bit at CAU_RADR_CA0.B30;
    sbit  CA031_CAU_RADR_CA0_bit at CAU_RADR_CA0.B31;

sfr far unsigned long   volatile CAU_RADR_CA1         absolute 0xE008190C;
    sbit  CA10_CAU_RADR_CA1_bit at CAU_RADR_CA1.B0;
    sbit  CA11_CAU_RADR_CA1_bit at CAU_RADR_CA1.B1;
    sbit  CA12_CAU_RADR_CA1_bit at CAU_RADR_CA1.B2;
    sbit  CA13_CAU_RADR_CA1_bit at CAU_RADR_CA1.B3;
    sbit  CA14_CAU_RADR_CA1_bit at CAU_RADR_CA1.B4;
    sbit  CA15_CAU_RADR_CA1_bit at CAU_RADR_CA1.B5;
    sbit  CA16_CAU_RADR_CA1_bit at CAU_RADR_CA1.B6;
    sbit  CA17_CAU_RADR_CA1_bit at CAU_RADR_CA1.B7;
    sbit  CA18_CAU_RADR_CA1_bit at CAU_RADR_CA1.B8;
    sbit  CA19_CAU_RADR_CA1_bit at CAU_RADR_CA1.B9;
    sbit  CA110_CAU_RADR_CA1_bit at CAU_RADR_CA1.B10;
    sbit  CA111_CAU_RADR_CA1_bit at CAU_RADR_CA1.B11;
    sbit  CA112_CAU_RADR_CA1_bit at CAU_RADR_CA1.B12;
    sbit  CA113_CAU_RADR_CA1_bit at CAU_RADR_CA1.B13;
    sbit  CA114_CAU_RADR_CA1_bit at CAU_RADR_CA1.B14;
    sbit  CA115_CAU_RADR_CA1_bit at CAU_RADR_CA1.B15;
    sbit  CA116_CAU_RADR_CA1_bit at CAU_RADR_CA1.B16;
    sbit  CA117_CAU_RADR_CA1_bit at CAU_RADR_CA1.B17;
    sbit  CA118_CAU_RADR_CA1_bit at CAU_RADR_CA1.B18;
    sbit  CA119_CAU_RADR_CA1_bit at CAU_RADR_CA1.B19;
    sbit  CA120_CAU_RADR_CA1_bit at CAU_RADR_CA1.B20;
    sbit  CA121_CAU_RADR_CA1_bit at CAU_RADR_CA1.B21;
    sbit  CA122_CAU_RADR_CA1_bit at CAU_RADR_CA1.B22;
    sbit  CA123_CAU_RADR_CA1_bit at CAU_RADR_CA1.B23;
    sbit  CA124_CAU_RADR_CA1_bit at CAU_RADR_CA1.B24;
    sbit  CA125_CAU_RADR_CA1_bit at CAU_RADR_CA1.B25;
    sbit  CA126_CAU_RADR_CA1_bit at CAU_RADR_CA1.B26;
    sbit  CA127_CAU_RADR_CA1_bit at CAU_RADR_CA1.B27;
    sbit  CA128_CAU_RADR_CA1_bit at CAU_RADR_CA1.B28;
    sbit  CA129_CAU_RADR_CA1_bit at CAU_RADR_CA1.B29;
    sbit  CA130_CAU_RADR_CA1_bit at CAU_RADR_CA1.B30;
    sbit  CA131_CAU_RADR_CA1_bit at CAU_RADR_CA1.B31;

sfr far unsigned long   volatile CAU_RADR_CA2         absolute 0xE0081910;
    sbit  CA20_CAU_RADR_CA2_bit at CAU_RADR_CA2.B0;
    sbit  CA21_CAU_RADR_CA2_bit at CAU_RADR_CA2.B1;
    sbit  CA22_CAU_RADR_CA2_bit at CAU_RADR_CA2.B2;
    sbit  CA23_CAU_RADR_CA2_bit at CAU_RADR_CA2.B3;
    sbit  CA24_CAU_RADR_CA2_bit at CAU_RADR_CA2.B4;
    sbit  CA25_CAU_RADR_CA2_bit at CAU_RADR_CA2.B5;
    sbit  CA26_CAU_RADR_CA2_bit at CAU_RADR_CA2.B6;
    sbit  CA27_CAU_RADR_CA2_bit at CAU_RADR_CA2.B7;
    sbit  CA28_CAU_RADR_CA2_bit at CAU_RADR_CA2.B8;
    sbit  CA29_CAU_RADR_CA2_bit at CAU_RADR_CA2.B9;
    sbit  CA210_CAU_RADR_CA2_bit at CAU_RADR_CA2.B10;
    sbit  CA211_CAU_RADR_CA2_bit at CAU_RADR_CA2.B11;
    sbit  CA212_CAU_RADR_CA2_bit at CAU_RADR_CA2.B12;
    sbit  CA213_CAU_RADR_CA2_bit at CAU_RADR_CA2.B13;
    sbit  CA214_CAU_RADR_CA2_bit at CAU_RADR_CA2.B14;
    sbit  CA215_CAU_RADR_CA2_bit at CAU_RADR_CA2.B15;
    sbit  CA216_CAU_RADR_CA2_bit at CAU_RADR_CA2.B16;
    sbit  CA217_CAU_RADR_CA2_bit at CAU_RADR_CA2.B17;
    sbit  CA218_CAU_RADR_CA2_bit at CAU_RADR_CA2.B18;
    sbit  CA219_CAU_RADR_CA2_bit at CAU_RADR_CA2.B19;
    sbit  CA220_CAU_RADR_CA2_bit at CAU_RADR_CA2.B20;
    sbit  CA221_CAU_RADR_CA2_bit at CAU_RADR_CA2.B21;
    sbit  CA222_CAU_RADR_CA2_bit at CAU_RADR_CA2.B22;
    sbit  CA223_CAU_RADR_CA2_bit at CAU_RADR_CA2.B23;
    sbit  CA224_CAU_RADR_CA2_bit at CAU_RADR_CA2.B24;
    sbit  CA225_CAU_RADR_CA2_bit at CAU_RADR_CA2.B25;
    sbit  CA226_CAU_RADR_CA2_bit at CAU_RADR_CA2.B26;
    sbit  CA227_CAU_RADR_CA2_bit at CAU_RADR_CA2.B27;
    sbit  CA228_CAU_RADR_CA2_bit at CAU_RADR_CA2.B28;
    sbit  CA229_CAU_RADR_CA2_bit at CAU_RADR_CA2.B29;
    sbit  CA230_CAU_RADR_CA2_bit at CAU_RADR_CA2.B30;
    sbit  CA231_CAU_RADR_CA2_bit at CAU_RADR_CA2.B31;

sfr far unsigned long   volatile CAU_RADR_CA3         absolute 0xE0081914;
    sbit  CA30_CAU_RADR_CA3_bit at CAU_RADR_CA3.B0;
    sbit  CA31_CAU_RADR_CA3_bit at CAU_RADR_CA3.B1;
    sbit  CA32_CAU_RADR_CA3_bit at CAU_RADR_CA3.B2;
    sbit  CA33_CAU_RADR_CA3_bit at CAU_RADR_CA3.B3;
    sbit  CA34_CAU_RADR_CA3_bit at CAU_RADR_CA3.B4;
    sbit  CA35_CAU_RADR_CA3_bit at CAU_RADR_CA3.B5;
    sbit  CA36_CAU_RADR_CA3_bit at CAU_RADR_CA3.B6;
    sbit  CA37_CAU_RADR_CA3_bit at CAU_RADR_CA3.B7;
    sbit  CA38_CAU_RADR_CA3_bit at CAU_RADR_CA3.B8;
    sbit  CA39_CAU_RADR_CA3_bit at CAU_RADR_CA3.B9;
    sbit  CA310_CAU_RADR_CA3_bit at CAU_RADR_CA3.B10;
    sbit  CA311_CAU_RADR_CA3_bit at CAU_RADR_CA3.B11;
    sbit  CA312_CAU_RADR_CA3_bit at CAU_RADR_CA3.B12;
    sbit  CA313_CAU_RADR_CA3_bit at CAU_RADR_CA3.B13;
    sbit  CA314_CAU_RADR_CA3_bit at CAU_RADR_CA3.B14;
    sbit  CA315_CAU_RADR_CA3_bit at CAU_RADR_CA3.B15;
    sbit  CA316_CAU_RADR_CA3_bit at CAU_RADR_CA3.B16;
    sbit  CA317_CAU_RADR_CA3_bit at CAU_RADR_CA3.B17;
    sbit  CA318_CAU_RADR_CA3_bit at CAU_RADR_CA3.B18;
    sbit  CA319_CAU_RADR_CA3_bit at CAU_RADR_CA3.B19;
    sbit  CA320_CAU_RADR_CA3_bit at CAU_RADR_CA3.B20;
    sbit  CA321_CAU_RADR_CA3_bit at CAU_RADR_CA3.B21;
    sbit  CA322_CAU_RADR_CA3_bit at CAU_RADR_CA3.B22;
    sbit  CA323_CAU_RADR_CA3_bit at CAU_RADR_CA3.B23;
    sbit  CA324_CAU_RADR_CA3_bit at CAU_RADR_CA3.B24;
    sbit  CA325_CAU_RADR_CA3_bit at CAU_RADR_CA3.B25;
    sbit  CA326_CAU_RADR_CA3_bit at CAU_RADR_CA3.B26;
    sbit  CA327_CAU_RADR_CA3_bit at CAU_RADR_CA3.B27;
    sbit  CA328_CAU_RADR_CA3_bit at CAU_RADR_CA3.B28;
    sbit  CA329_CAU_RADR_CA3_bit at CAU_RADR_CA3.B29;
    sbit  CA330_CAU_RADR_CA3_bit at CAU_RADR_CA3.B30;
    sbit  CA331_CAU_RADR_CA3_bit at CAU_RADR_CA3.B31;

sfr far unsigned long   volatile CAU_RADR_CA4         absolute 0xE0081918;
    sbit  CA40_CAU_RADR_CA4_bit at CAU_RADR_CA4.B0;
    sbit  CA41_CAU_RADR_CA4_bit at CAU_RADR_CA4.B1;
    sbit  CA42_CAU_RADR_CA4_bit at CAU_RADR_CA4.B2;
    sbit  CA43_CAU_RADR_CA4_bit at CAU_RADR_CA4.B3;
    sbit  CA44_CAU_RADR_CA4_bit at CAU_RADR_CA4.B4;
    sbit  CA45_CAU_RADR_CA4_bit at CAU_RADR_CA4.B5;
    sbit  CA46_CAU_RADR_CA4_bit at CAU_RADR_CA4.B6;
    sbit  CA47_CAU_RADR_CA4_bit at CAU_RADR_CA4.B7;
    sbit  CA48_CAU_RADR_CA4_bit at CAU_RADR_CA4.B8;
    sbit  CA49_CAU_RADR_CA4_bit at CAU_RADR_CA4.B9;
    sbit  CA410_CAU_RADR_CA4_bit at CAU_RADR_CA4.B10;
    sbit  CA411_CAU_RADR_CA4_bit at CAU_RADR_CA4.B11;
    sbit  CA412_CAU_RADR_CA4_bit at CAU_RADR_CA4.B12;
    sbit  CA413_CAU_RADR_CA4_bit at CAU_RADR_CA4.B13;
    sbit  CA414_CAU_RADR_CA4_bit at CAU_RADR_CA4.B14;
    sbit  CA415_CAU_RADR_CA4_bit at CAU_RADR_CA4.B15;
    sbit  CA416_CAU_RADR_CA4_bit at CAU_RADR_CA4.B16;
    sbit  CA417_CAU_RADR_CA4_bit at CAU_RADR_CA4.B17;
    sbit  CA418_CAU_RADR_CA4_bit at CAU_RADR_CA4.B18;
    sbit  CA419_CAU_RADR_CA4_bit at CAU_RADR_CA4.B19;
    sbit  CA420_CAU_RADR_CA4_bit at CAU_RADR_CA4.B20;
    sbit  CA421_CAU_RADR_CA4_bit at CAU_RADR_CA4.B21;
    sbit  CA422_CAU_RADR_CA4_bit at CAU_RADR_CA4.B22;
    sbit  CA423_CAU_RADR_CA4_bit at CAU_RADR_CA4.B23;
    sbit  CA424_CAU_RADR_CA4_bit at CAU_RADR_CA4.B24;
    sbit  CA425_CAU_RADR_CA4_bit at CAU_RADR_CA4.B25;
    sbit  CA426_CAU_RADR_CA4_bit at CAU_RADR_CA4.B26;
    sbit  CA427_CAU_RADR_CA4_bit at CAU_RADR_CA4.B27;
    sbit  CA428_CAU_RADR_CA4_bit at CAU_RADR_CA4.B28;
    sbit  CA429_CAU_RADR_CA4_bit at CAU_RADR_CA4.B29;
    sbit  CA430_CAU_RADR_CA4_bit at CAU_RADR_CA4.B30;
    sbit  CA431_CAU_RADR_CA4_bit at CAU_RADR_CA4.B31;

sfr far unsigned long   volatile CAU_RADR_CA5         absolute 0xE008191C;
    sbit  CA50_CAU_RADR_CA5_bit at CAU_RADR_CA5.B0;
    sbit  CA51_CAU_RADR_CA5_bit at CAU_RADR_CA5.B1;
    sbit  CA52_CAU_RADR_CA5_bit at CAU_RADR_CA5.B2;
    sbit  CA53_CAU_RADR_CA5_bit at CAU_RADR_CA5.B3;
    sbit  CA54_CAU_RADR_CA5_bit at CAU_RADR_CA5.B4;
    sbit  CA55_CAU_RADR_CA5_bit at CAU_RADR_CA5.B5;
    sbit  CA56_CAU_RADR_CA5_bit at CAU_RADR_CA5.B6;
    sbit  CA57_CAU_RADR_CA5_bit at CAU_RADR_CA5.B7;
    sbit  CA58_CAU_RADR_CA5_bit at CAU_RADR_CA5.B8;
    sbit  CA59_CAU_RADR_CA5_bit at CAU_RADR_CA5.B9;
    sbit  CA510_CAU_RADR_CA5_bit at CAU_RADR_CA5.B10;
    sbit  CA511_CAU_RADR_CA5_bit at CAU_RADR_CA5.B11;
    sbit  CA512_CAU_RADR_CA5_bit at CAU_RADR_CA5.B12;
    sbit  CA513_CAU_RADR_CA5_bit at CAU_RADR_CA5.B13;
    sbit  CA514_CAU_RADR_CA5_bit at CAU_RADR_CA5.B14;
    sbit  CA515_CAU_RADR_CA5_bit at CAU_RADR_CA5.B15;
    sbit  CA516_CAU_RADR_CA5_bit at CAU_RADR_CA5.B16;
    sbit  CA517_CAU_RADR_CA5_bit at CAU_RADR_CA5.B17;
    sbit  CA518_CAU_RADR_CA5_bit at CAU_RADR_CA5.B18;
    sbit  CA519_CAU_RADR_CA5_bit at CAU_RADR_CA5.B19;
    sbit  CA520_CAU_RADR_CA5_bit at CAU_RADR_CA5.B20;
    sbit  CA521_CAU_RADR_CA5_bit at CAU_RADR_CA5.B21;
    sbit  CA522_CAU_RADR_CA5_bit at CAU_RADR_CA5.B22;
    sbit  CA523_CAU_RADR_CA5_bit at CAU_RADR_CA5.B23;
    sbit  CA524_CAU_RADR_CA5_bit at CAU_RADR_CA5.B24;
    sbit  CA525_CAU_RADR_CA5_bit at CAU_RADR_CA5.B25;
    sbit  CA526_CAU_RADR_CA5_bit at CAU_RADR_CA5.B26;
    sbit  CA527_CAU_RADR_CA5_bit at CAU_RADR_CA5.B27;
    sbit  CA528_CAU_RADR_CA5_bit at CAU_RADR_CA5.B28;
    sbit  CA529_CAU_RADR_CA5_bit at CAU_RADR_CA5.B29;
    sbit  CA530_CAU_RADR_CA5_bit at CAU_RADR_CA5.B30;
    sbit  CA531_CAU_RADR_CA5_bit at CAU_RADR_CA5.B31;

sfr far unsigned long   volatile CAU_RADR_CA6         absolute 0xE0081920;
    sbit  CA60_CAU_RADR_CA6_bit at CAU_RADR_CA6.B0;
    sbit  CA61_CAU_RADR_CA6_bit at CAU_RADR_CA6.B1;
    sbit  CA62_CAU_RADR_CA6_bit at CAU_RADR_CA6.B2;
    sbit  CA63_CAU_RADR_CA6_bit at CAU_RADR_CA6.B3;
    sbit  CA64_CAU_RADR_CA6_bit at CAU_RADR_CA6.B4;
    sbit  CA65_CAU_RADR_CA6_bit at CAU_RADR_CA6.B5;
    sbit  CA66_CAU_RADR_CA6_bit at CAU_RADR_CA6.B6;
    sbit  CA67_CAU_RADR_CA6_bit at CAU_RADR_CA6.B7;
    sbit  CA68_CAU_RADR_CA6_bit at CAU_RADR_CA6.B8;
    sbit  CA69_CAU_RADR_CA6_bit at CAU_RADR_CA6.B9;
    sbit  CA610_CAU_RADR_CA6_bit at CAU_RADR_CA6.B10;
    sbit  CA611_CAU_RADR_CA6_bit at CAU_RADR_CA6.B11;
    sbit  CA612_CAU_RADR_CA6_bit at CAU_RADR_CA6.B12;
    sbit  CA613_CAU_RADR_CA6_bit at CAU_RADR_CA6.B13;
    sbit  CA614_CAU_RADR_CA6_bit at CAU_RADR_CA6.B14;
    sbit  CA615_CAU_RADR_CA6_bit at CAU_RADR_CA6.B15;
    sbit  CA616_CAU_RADR_CA6_bit at CAU_RADR_CA6.B16;
    sbit  CA617_CAU_RADR_CA6_bit at CAU_RADR_CA6.B17;
    sbit  CA618_CAU_RADR_CA6_bit at CAU_RADR_CA6.B18;
    sbit  CA619_CAU_RADR_CA6_bit at CAU_RADR_CA6.B19;
    sbit  CA620_CAU_RADR_CA6_bit at CAU_RADR_CA6.B20;
    sbit  CA621_CAU_RADR_CA6_bit at CAU_RADR_CA6.B21;
    sbit  CA622_CAU_RADR_CA6_bit at CAU_RADR_CA6.B22;
    sbit  CA623_CAU_RADR_CA6_bit at CAU_RADR_CA6.B23;
    sbit  CA624_CAU_RADR_CA6_bit at CAU_RADR_CA6.B24;
    sbit  CA625_CAU_RADR_CA6_bit at CAU_RADR_CA6.B25;
    sbit  CA626_CAU_RADR_CA6_bit at CAU_RADR_CA6.B26;
    sbit  CA627_CAU_RADR_CA6_bit at CAU_RADR_CA6.B27;
    sbit  CA628_CAU_RADR_CA6_bit at CAU_RADR_CA6.B28;
    sbit  CA629_CAU_RADR_CA6_bit at CAU_RADR_CA6.B29;
    sbit  CA630_CAU_RADR_CA6_bit at CAU_RADR_CA6.B30;
    sbit  CA631_CAU_RADR_CA6_bit at CAU_RADR_CA6.B31;

sfr far unsigned long   volatile CAU_RADR_CA7         absolute 0xE0081924;
    sbit  CA70_CAU_RADR_CA7_bit at CAU_RADR_CA7.B0;
    sbit  CA71_CAU_RADR_CA7_bit at CAU_RADR_CA7.B1;
    sbit  CA72_CAU_RADR_CA7_bit at CAU_RADR_CA7.B2;
    sbit  CA73_CAU_RADR_CA7_bit at CAU_RADR_CA7.B3;
    sbit  CA74_CAU_RADR_CA7_bit at CAU_RADR_CA7.B4;
    sbit  CA75_CAU_RADR_CA7_bit at CAU_RADR_CA7.B5;
    sbit  CA76_CAU_RADR_CA7_bit at CAU_RADR_CA7.B6;
    sbit  CA77_CAU_RADR_CA7_bit at CAU_RADR_CA7.B7;
    sbit  CA78_CAU_RADR_CA7_bit at CAU_RADR_CA7.B8;
    sbit  CA79_CAU_RADR_CA7_bit at CAU_RADR_CA7.B9;
    sbit  CA710_CAU_RADR_CA7_bit at CAU_RADR_CA7.B10;
    sbit  CA711_CAU_RADR_CA7_bit at CAU_RADR_CA7.B11;
    sbit  CA712_CAU_RADR_CA7_bit at CAU_RADR_CA7.B12;
    sbit  CA713_CAU_RADR_CA7_bit at CAU_RADR_CA7.B13;
    sbit  CA714_CAU_RADR_CA7_bit at CAU_RADR_CA7.B14;
    sbit  CA715_CAU_RADR_CA7_bit at CAU_RADR_CA7.B15;
    sbit  CA716_CAU_RADR_CA7_bit at CAU_RADR_CA7.B16;
    sbit  CA717_CAU_RADR_CA7_bit at CAU_RADR_CA7.B17;
    sbit  CA718_CAU_RADR_CA7_bit at CAU_RADR_CA7.B18;
    sbit  CA719_CAU_RADR_CA7_bit at CAU_RADR_CA7.B19;
    sbit  CA720_CAU_RADR_CA7_bit at CAU_RADR_CA7.B20;
    sbit  CA721_CAU_RADR_CA7_bit at CAU_RADR_CA7.B21;
    sbit  CA722_CAU_RADR_CA7_bit at CAU_RADR_CA7.B22;
    sbit  CA723_CAU_RADR_CA7_bit at CAU_RADR_CA7.B23;
    sbit  CA724_CAU_RADR_CA7_bit at CAU_RADR_CA7.B24;
    sbit  CA725_CAU_RADR_CA7_bit at CAU_RADR_CA7.B25;
    sbit  CA726_CAU_RADR_CA7_bit at CAU_RADR_CA7.B26;
    sbit  CA727_CAU_RADR_CA7_bit at CAU_RADR_CA7.B27;
    sbit  CA728_CAU_RADR_CA7_bit at CAU_RADR_CA7.B28;
    sbit  CA729_CAU_RADR_CA7_bit at CAU_RADR_CA7.B29;
    sbit  CA730_CAU_RADR_CA7_bit at CAU_RADR_CA7.B30;
    sbit  CA731_CAU_RADR_CA7_bit at CAU_RADR_CA7.B31;

sfr far unsigned long   volatile CAU_RADR_CA8         absolute 0xE0081928;
    sbit  CA80_CAU_RADR_CA8_bit at CAU_RADR_CA8.B0;
    sbit  CA81_CAU_RADR_CA8_bit at CAU_RADR_CA8.B1;
    sbit  CA82_CAU_RADR_CA8_bit at CAU_RADR_CA8.B2;
    sbit  CA83_CAU_RADR_CA8_bit at CAU_RADR_CA8.B3;
    sbit  CA84_CAU_RADR_CA8_bit at CAU_RADR_CA8.B4;
    sbit  CA85_CAU_RADR_CA8_bit at CAU_RADR_CA8.B5;
    sbit  CA86_CAU_RADR_CA8_bit at CAU_RADR_CA8.B6;
    sbit  CA87_CAU_RADR_CA8_bit at CAU_RADR_CA8.B7;
    sbit  CA88_CAU_RADR_CA8_bit at CAU_RADR_CA8.B8;
    sbit  CA89_CAU_RADR_CA8_bit at CAU_RADR_CA8.B9;
    sbit  CA810_CAU_RADR_CA8_bit at CAU_RADR_CA8.B10;
    sbit  CA811_CAU_RADR_CA8_bit at CAU_RADR_CA8.B11;
    sbit  CA812_CAU_RADR_CA8_bit at CAU_RADR_CA8.B12;
    sbit  CA813_CAU_RADR_CA8_bit at CAU_RADR_CA8.B13;
    sbit  CA814_CAU_RADR_CA8_bit at CAU_RADR_CA8.B14;
    sbit  CA815_CAU_RADR_CA8_bit at CAU_RADR_CA8.B15;
    sbit  CA816_CAU_RADR_CA8_bit at CAU_RADR_CA8.B16;
    sbit  CA817_CAU_RADR_CA8_bit at CAU_RADR_CA8.B17;
    sbit  CA818_CAU_RADR_CA8_bit at CAU_RADR_CA8.B18;
    sbit  CA819_CAU_RADR_CA8_bit at CAU_RADR_CA8.B19;
    sbit  CA820_CAU_RADR_CA8_bit at CAU_RADR_CA8.B20;
    sbit  CA821_CAU_RADR_CA8_bit at CAU_RADR_CA8.B21;
    sbit  CA822_CAU_RADR_CA8_bit at CAU_RADR_CA8.B22;
    sbit  CA823_CAU_RADR_CA8_bit at CAU_RADR_CA8.B23;
    sbit  CA824_CAU_RADR_CA8_bit at CAU_RADR_CA8.B24;
    sbit  CA825_CAU_RADR_CA8_bit at CAU_RADR_CA8.B25;
    sbit  CA826_CAU_RADR_CA8_bit at CAU_RADR_CA8.B26;
    sbit  CA827_CAU_RADR_CA8_bit at CAU_RADR_CA8.B27;
    sbit  CA828_CAU_RADR_CA8_bit at CAU_RADR_CA8.B28;
    sbit  CA829_CAU_RADR_CA8_bit at CAU_RADR_CA8.B29;
    sbit  CA830_CAU_RADR_CA8_bit at CAU_RADR_CA8.B30;
    sbit  CA831_CAU_RADR_CA8_bit at CAU_RADR_CA8.B31;

sfr far unsigned long   volatile CAU_XOR_CASR         absolute 0xE0081980;
    sbit  IC_CAU_XOR_CASR_bit at CAU_XOR_CASR.B0;
    sbit  DPE_CAU_XOR_CASR_bit at CAU_XOR_CASR.B1;
    sbit  VER0_CAU_XOR_CASR_bit at CAU_XOR_CASR.B28;
    sbit  VER1_CAU_XOR_CASR_bit at CAU_XOR_CASR.B29;
    sbit  VER2_CAU_XOR_CASR_bit at CAU_XOR_CASR.B30;
    sbit  VER3_CAU_XOR_CASR_bit at CAU_XOR_CASR.B31;

sfr far unsigned long   volatile CAU_XOR_CAA          absolute 0xE0081984;
    sbit  ACC0_CAU_XOR_CAA_bit at CAU_XOR_CAA.B0;
    sbit  ACC1_CAU_XOR_CAA_bit at CAU_XOR_CAA.B1;
    sbit  ACC2_CAU_XOR_CAA_bit at CAU_XOR_CAA.B2;
    sbit  ACC3_CAU_XOR_CAA_bit at CAU_XOR_CAA.B3;
    sbit  ACC4_CAU_XOR_CAA_bit at CAU_XOR_CAA.B4;
    sbit  ACC5_CAU_XOR_CAA_bit at CAU_XOR_CAA.B5;
    sbit  ACC6_CAU_XOR_CAA_bit at CAU_XOR_CAA.B6;
    sbit  ACC7_CAU_XOR_CAA_bit at CAU_XOR_CAA.B7;
    sbit  ACC8_CAU_XOR_CAA_bit at CAU_XOR_CAA.B8;
    sbit  ACC9_CAU_XOR_CAA_bit at CAU_XOR_CAA.B9;
    sbit  ACC10_CAU_XOR_CAA_bit at CAU_XOR_CAA.B10;
    sbit  ACC11_CAU_XOR_CAA_bit at CAU_XOR_CAA.B11;
    sbit  ACC12_CAU_XOR_CAA_bit at CAU_XOR_CAA.B12;
    sbit  ACC13_CAU_XOR_CAA_bit at CAU_XOR_CAA.B13;
    sbit  ACC14_CAU_XOR_CAA_bit at CAU_XOR_CAA.B14;
    sbit  ACC15_CAU_XOR_CAA_bit at CAU_XOR_CAA.B15;
    sbit  ACC16_CAU_XOR_CAA_bit at CAU_XOR_CAA.B16;
    sbit  ACC17_CAU_XOR_CAA_bit at CAU_XOR_CAA.B17;
    sbit  ACC18_CAU_XOR_CAA_bit at CAU_XOR_CAA.B18;
    sbit  ACC19_CAU_XOR_CAA_bit at CAU_XOR_CAA.B19;
    sbit  ACC20_CAU_XOR_CAA_bit at CAU_XOR_CAA.B20;
    sbit  ACC21_CAU_XOR_CAA_bit at CAU_XOR_CAA.B21;
    sbit  ACC22_CAU_XOR_CAA_bit at CAU_XOR_CAA.B22;
    sbit  ACC23_CAU_XOR_CAA_bit at CAU_XOR_CAA.B23;
    sbit  ACC24_CAU_XOR_CAA_bit at CAU_XOR_CAA.B24;
    sbit  ACC25_CAU_XOR_CAA_bit at CAU_XOR_CAA.B25;
    sbit  ACC26_CAU_XOR_CAA_bit at CAU_XOR_CAA.B26;
    sbit  ACC27_CAU_XOR_CAA_bit at CAU_XOR_CAA.B27;
    sbit  ACC28_CAU_XOR_CAA_bit at CAU_XOR_CAA.B28;
    sbit  ACC29_CAU_XOR_CAA_bit at CAU_XOR_CAA.B29;
    sbit  ACC30_CAU_XOR_CAA_bit at CAU_XOR_CAA.B30;
    sbit  ACC31_CAU_XOR_CAA_bit at CAU_XOR_CAA.B31;

sfr far unsigned long   volatile CAU_XOR_CA0          absolute 0xE0081988;
    sbit  CA00_CAU_XOR_CA0_bit at CAU_XOR_CA0.B0;
    sbit  CA01_CAU_XOR_CA0_bit at CAU_XOR_CA0.B1;
    sbit  CA02_CAU_XOR_CA0_bit at CAU_XOR_CA0.B2;
    sbit  CA03_CAU_XOR_CA0_bit at CAU_XOR_CA0.B3;
    sbit  CA04_CAU_XOR_CA0_bit at CAU_XOR_CA0.B4;
    sbit  CA05_CAU_XOR_CA0_bit at CAU_XOR_CA0.B5;
    sbit  CA06_CAU_XOR_CA0_bit at CAU_XOR_CA0.B6;
    sbit  CA07_CAU_XOR_CA0_bit at CAU_XOR_CA0.B7;
    sbit  CA08_CAU_XOR_CA0_bit at CAU_XOR_CA0.B8;
    sbit  CA09_CAU_XOR_CA0_bit at CAU_XOR_CA0.B9;
    sbit  CA010_CAU_XOR_CA0_bit at CAU_XOR_CA0.B10;
    sbit  CA011_CAU_XOR_CA0_bit at CAU_XOR_CA0.B11;
    sbit  CA012_CAU_XOR_CA0_bit at CAU_XOR_CA0.B12;
    sbit  CA013_CAU_XOR_CA0_bit at CAU_XOR_CA0.B13;
    sbit  CA014_CAU_XOR_CA0_bit at CAU_XOR_CA0.B14;
    sbit  CA015_CAU_XOR_CA0_bit at CAU_XOR_CA0.B15;
    sbit  CA016_CAU_XOR_CA0_bit at CAU_XOR_CA0.B16;
    sbit  CA017_CAU_XOR_CA0_bit at CAU_XOR_CA0.B17;
    sbit  CA018_CAU_XOR_CA0_bit at CAU_XOR_CA0.B18;
    sbit  CA019_CAU_XOR_CA0_bit at CAU_XOR_CA0.B19;
    sbit  CA020_CAU_XOR_CA0_bit at CAU_XOR_CA0.B20;
    sbit  CA021_CAU_XOR_CA0_bit at CAU_XOR_CA0.B21;
    sbit  CA022_CAU_XOR_CA0_bit at CAU_XOR_CA0.B22;
    sbit  CA023_CAU_XOR_CA0_bit at CAU_XOR_CA0.B23;
    sbit  CA024_CAU_XOR_CA0_bit at CAU_XOR_CA0.B24;
    sbit  CA025_CAU_XOR_CA0_bit at CAU_XOR_CA0.B25;
    sbit  CA026_CAU_XOR_CA0_bit at CAU_XOR_CA0.B26;
    sbit  CA027_CAU_XOR_CA0_bit at CAU_XOR_CA0.B27;
    sbit  CA028_CAU_XOR_CA0_bit at CAU_XOR_CA0.B28;
    sbit  CA029_CAU_XOR_CA0_bit at CAU_XOR_CA0.B29;
    sbit  CA030_CAU_XOR_CA0_bit at CAU_XOR_CA0.B30;
    sbit  CA031_CAU_XOR_CA0_bit at CAU_XOR_CA0.B31;

sfr far unsigned long   volatile CAU_XOR_CA1          absolute 0xE008198C;
    sbit  CA10_CAU_XOR_CA1_bit at CAU_XOR_CA1.B0;
    sbit  CA11_CAU_XOR_CA1_bit at CAU_XOR_CA1.B1;
    sbit  CA12_CAU_XOR_CA1_bit at CAU_XOR_CA1.B2;
    sbit  CA13_CAU_XOR_CA1_bit at CAU_XOR_CA1.B3;
    sbit  CA14_CAU_XOR_CA1_bit at CAU_XOR_CA1.B4;
    sbit  CA15_CAU_XOR_CA1_bit at CAU_XOR_CA1.B5;
    sbit  CA16_CAU_XOR_CA1_bit at CAU_XOR_CA1.B6;
    sbit  CA17_CAU_XOR_CA1_bit at CAU_XOR_CA1.B7;
    sbit  CA18_CAU_XOR_CA1_bit at CAU_XOR_CA1.B8;
    sbit  CA19_CAU_XOR_CA1_bit at CAU_XOR_CA1.B9;
    sbit  CA110_CAU_XOR_CA1_bit at CAU_XOR_CA1.B10;
    sbit  CA111_CAU_XOR_CA1_bit at CAU_XOR_CA1.B11;
    sbit  CA112_CAU_XOR_CA1_bit at CAU_XOR_CA1.B12;
    sbit  CA113_CAU_XOR_CA1_bit at CAU_XOR_CA1.B13;
    sbit  CA114_CAU_XOR_CA1_bit at CAU_XOR_CA1.B14;
    sbit  CA115_CAU_XOR_CA1_bit at CAU_XOR_CA1.B15;
    sbit  CA116_CAU_XOR_CA1_bit at CAU_XOR_CA1.B16;
    sbit  CA117_CAU_XOR_CA1_bit at CAU_XOR_CA1.B17;
    sbit  CA118_CAU_XOR_CA1_bit at CAU_XOR_CA1.B18;
    sbit  CA119_CAU_XOR_CA1_bit at CAU_XOR_CA1.B19;
    sbit  CA120_CAU_XOR_CA1_bit at CAU_XOR_CA1.B20;
    sbit  CA121_CAU_XOR_CA1_bit at CAU_XOR_CA1.B21;
    sbit  CA122_CAU_XOR_CA1_bit at CAU_XOR_CA1.B22;
    sbit  CA123_CAU_XOR_CA1_bit at CAU_XOR_CA1.B23;
    sbit  CA124_CAU_XOR_CA1_bit at CAU_XOR_CA1.B24;
    sbit  CA125_CAU_XOR_CA1_bit at CAU_XOR_CA1.B25;
    sbit  CA126_CAU_XOR_CA1_bit at CAU_XOR_CA1.B26;
    sbit  CA127_CAU_XOR_CA1_bit at CAU_XOR_CA1.B27;
    sbit  CA128_CAU_XOR_CA1_bit at CAU_XOR_CA1.B28;
    sbit  CA129_CAU_XOR_CA1_bit at CAU_XOR_CA1.B29;
    sbit  CA130_CAU_XOR_CA1_bit at CAU_XOR_CA1.B30;
    sbit  CA131_CAU_XOR_CA1_bit at CAU_XOR_CA1.B31;

sfr far unsigned long   volatile CAU_XOR_CA2          absolute 0xE0081990;
    sbit  CA20_CAU_XOR_CA2_bit at CAU_XOR_CA2.B0;
    sbit  CA21_CAU_XOR_CA2_bit at CAU_XOR_CA2.B1;
    sbit  CA22_CAU_XOR_CA2_bit at CAU_XOR_CA2.B2;
    sbit  CA23_CAU_XOR_CA2_bit at CAU_XOR_CA2.B3;
    sbit  CA24_CAU_XOR_CA2_bit at CAU_XOR_CA2.B4;
    sbit  CA25_CAU_XOR_CA2_bit at CAU_XOR_CA2.B5;
    sbit  CA26_CAU_XOR_CA2_bit at CAU_XOR_CA2.B6;
    sbit  CA27_CAU_XOR_CA2_bit at CAU_XOR_CA2.B7;
    sbit  CA28_CAU_XOR_CA2_bit at CAU_XOR_CA2.B8;
    sbit  CA29_CAU_XOR_CA2_bit at CAU_XOR_CA2.B9;
    sbit  CA210_CAU_XOR_CA2_bit at CAU_XOR_CA2.B10;
    sbit  CA211_CAU_XOR_CA2_bit at CAU_XOR_CA2.B11;
    sbit  CA212_CAU_XOR_CA2_bit at CAU_XOR_CA2.B12;
    sbit  CA213_CAU_XOR_CA2_bit at CAU_XOR_CA2.B13;
    sbit  CA214_CAU_XOR_CA2_bit at CAU_XOR_CA2.B14;
    sbit  CA215_CAU_XOR_CA2_bit at CAU_XOR_CA2.B15;
    sbit  CA216_CAU_XOR_CA2_bit at CAU_XOR_CA2.B16;
    sbit  CA217_CAU_XOR_CA2_bit at CAU_XOR_CA2.B17;
    sbit  CA218_CAU_XOR_CA2_bit at CAU_XOR_CA2.B18;
    sbit  CA219_CAU_XOR_CA2_bit at CAU_XOR_CA2.B19;
    sbit  CA220_CAU_XOR_CA2_bit at CAU_XOR_CA2.B20;
    sbit  CA221_CAU_XOR_CA2_bit at CAU_XOR_CA2.B21;
    sbit  CA222_CAU_XOR_CA2_bit at CAU_XOR_CA2.B22;
    sbit  CA223_CAU_XOR_CA2_bit at CAU_XOR_CA2.B23;
    sbit  CA224_CAU_XOR_CA2_bit at CAU_XOR_CA2.B24;
    sbit  CA225_CAU_XOR_CA2_bit at CAU_XOR_CA2.B25;
    sbit  CA226_CAU_XOR_CA2_bit at CAU_XOR_CA2.B26;
    sbit  CA227_CAU_XOR_CA2_bit at CAU_XOR_CA2.B27;
    sbit  CA228_CAU_XOR_CA2_bit at CAU_XOR_CA2.B28;
    sbit  CA229_CAU_XOR_CA2_bit at CAU_XOR_CA2.B29;
    sbit  CA230_CAU_XOR_CA2_bit at CAU_XOR_CA2.B30;
    sbit  CA231_CAU_XOR_CA2_bit at CAU_XOR_CA2.B31;

sfr far unsigned long   volatile CAU_XOR_CA3          absolute 0xE0081994;
    sbit  CA30_CAU_XOR_CA3_bit at CAU_XOR_CA3.B0;
    sbit  CA31_CAU_XOR_CA3_bit at CAU_XOR_CA3.B1;
    sbit  CA32_CAU_XOR_CA3_bit at CAU_XOR_CA3.B2;
    sbit  CA33_CAU_XOR_CA3_bit at CAU_XOR_CA3.B3;
    sbit  CA34_CAU_XOR_CA3_bit at CAU_XOR_CA3.B4;
    sbit  CA35_CAU_XOR_CA3_bit at CAU_XOR_CA3.B5;
    sbit  CA36_CAU_XOR_CA3_bit at CAU_XOR_CA3.B6;
    sbit  CA37_CAU_XOR_CA3_bit at CAU_XOR_CA3.B7;
    sbit  CA38_CAU_XOR_CA3_bit at CAU_XOR_CA3.B8;
    sbit  CA39_CAU_XOR_CA3_bit at CAU_XOR_CA3.B9;
    sbit  CA310_CAU_XOR_CA3_bit at CAU_XOR_CA3.B10;
    sbit  CA311_CAU_XOR_CA3_bit at CAU_XOR_CA3.B11;
    sbit  CA312_CAU_XOR_CA3_bit at CAU_XOR_CA3.B12;
    sbit  CA313_CAU_XOR_CA3_bit at CAU_XOR_CA3.B13;
    sbit  CA314_CAU_XOR_CA3_bit at CAU_XOR_CA3.B14;
    sbit  CA315_CAU_XOR_CA3_bit at CAU_XOR_CA3.B15;
    sbit  CA316_CAU_XOR_CA3_bit at CAU_XOR_CA3.B16;
    sbit  CA317_CAU_XOR_CA3_bit at CAU_XOR_CA3.B17;
    sbit  CA318_CAU_XOR_CA3_bit at CAU_XOR_CA3.B18;
    sbit  CA319_CAU_XOR_CA3_bit at CAU_XOR_CA3.B19;
    sbit  CA320_CAU_XOR_CA3_bit at CAU_XOR_CA3.B20;
    sbit  CA321_CAU_XOR_CA3_bit at CAU_XOR_CA3.B21;
    sbit  CA322_CAU_XOR_CA3_bit at CAU_XOR_CA3.B22;
    sbit  CA323_CAU_XOR_CA3_bit at CAU_XOR_CA3.B23;
    sbit  CA324_CAU_XOR_CA3_bit at CAU_XOR_CA3.B24;
    sbit  CA325_CAU_XOR_CA3_bit at CAU_XOR_CA3.B25;
    sbit  CA326_CAU_XOR_CA3_bit at CAU_XOR_CA3.B26;
    sbit  CA327_CAU_XOR_CA3_bit at CAU_XOR_CA3.B27;
    sbit  CA328_CAU_XOR_CA3_bit at CAU_XOR_CA3.B28;
    sbit  CA329_CAU_XOR_CA3_bit at CAU_XOR_CA3.B29;
    sbit  CA330_CAU_XOR_CA3_bit at CAU_XOR_CA3.B30;
    sbit  CA331_CAU_XOR_CA3_bit at CAU_XOR_CA3.B31;

sfr far unsigned long   volatile CAU_XOR_CA4          absolute 0xE0081998;
    sbit  CA40_CAU_XOR_CA4_bit at CAU_XOR_CA4.B0;
    sbit  CA41_CAU_XOR_CA4_bit at CAU_XOR_CA4.B1;
    sbit  CA42_CAU_XOR_CA4_bit at CAU_XOR_CA4.B2;
    sbit  CA43_CAU_XOR_CA4_bit at CAU_XOR_CA4.B3;
    sbit  CA44_CAU_XOR_CA4_bit at CAU_XOR_CA4.B4;
    sbit  CA45_CAU_XOR_CA4_bit at CAU_XOR_CA4.B5;
    sbit  CA46_CAU_XOR_CA4_bit at CAU_XOR_CA4.B6;
    sbit  CA47_CAU_XOR_CA4_bit at CAU_XOR_CA4.B7;
    sbit  CA48_CAU_XOR_CA4_bit at CAU_XOR_CA4.B8;
    sbit  CA49_CAU_XOR_CA4_bit at CAU_XOR_CA4.B9;
    sbit  CA410_CAU_XOR_CA4_bit at CAU_XOR_CA4.B10;
    sbit  CA411_CAU_XOR_CA4_bit at CAU_XOR_CA4.B11;
    sbit  CA412_CAU_XOR_CA4_bit at CAU_XOR_CA4.B12;
    sbit  CA413_CAU_XOR_CA4_bit at CAU_XOR_CA4.B13;
    sbit  CA414_CAU_XOR_CA4_bit at CAU_XOR_CA4.B14;
    sbit  CA415_CAU_XOR_CA4_bit at CAU_XOR_CA4.B15;
    sbit  CA416_CAU_XOR_CA4_bit at CAU_XOR_CA4.B16;
    sbit  CA417_CAU_XOR_CA4_bit at CAU_XOR_CA4.B17;
    sbit  CA418_CAU_XOR_CA4_bit at CAU_XOR_CA4.B18;
    sbit  CA419_CAU_XOR_CA4_bit at CAU_XOR_CA4.B19;
    sbit  CA420_CAU_XOR_CA4_bit at CAU_XOR_CA4.B20;
    sbit  CA421_CAU_XOR_CA4_bit at CAU_XOR_CA4.B21;
    sbit  CA422_CAU_XOR_CA4_bit at CAU_XOR_CA4.B22;
    sbit  CA423_CAU_XOR_CA4_bit at CAU_XOR_CA4.B23;
    sbit  CA424_CAU_XOR_CA4_bit at CAU_XOR_CA4.B24;
    sbit  CA425_CAU_XOR_CA4_bit at CAU_XOR_CA4.B25;
    sbit  CA426_CAU_XOR_CA4_bit at CAU_XOR_CA4.B26;
    sbit  CA427_CAU_XOR_CA4_bit at CAU_XOR_CA4.B27;
    sbit  CA428_CAU_XOR_CA4_bit at CAU_XOR_CA4.B28;
    sbit  CA429_CAU_XOR_CA4_bit at CAU_XOR_CA4.B29;
    sbit  CA430_CAU_XOR_CA4_bit at CAU_XOR_CA4.B30;
    sbit  CA431_CAU_XOR_CA4_bit at CAU_XOR_CA4.B31;

sfr far unsigned long   volatile CAU_XOR_CA5          absolute 0xE008199C;
    sbit  CA50_CAU_XOR_CA5_bit at CAU_XOR_CA5.B0;
    sbit  CA51_CAU_XOR_CA5_bit at CAU_XOR_CA5.B1;
    sbit  CA52_CAU_XOR_CA5_bit at CAU_XOR_CA5.B2;
    sbit  CA53_CAU_XOR_CA5_bit at CAU_XOR_CA5.B3;
    sbit  CA54_CAU_XOR_CA5_bit at CAU_XOR_CA5.B4;
    sbit  CA55_CAU_XOR_CA5_bit at CAU_XOR_CA5.B5;
    sbit  CA56_CAU_XOR_CA5_bit at CAU_XOR_CA5.B6;
    sbit  CA57_CAU_XOR_CA5_bit at CAU_XOR_CA5.B7;
    sbit  CA58_CAU_XOR_CA5_bit at CAU_XOR_CA5.B8;
    sbit  CA59_CAU_XOR_CA5_bit at CAU_XOR_CA5.B9;
    sbit  CA510_CAU_XOR_CA5_bit at CAU_XOR_CA5.B10;
    sbit  CA511_CAU_XOR_CA5_bit at CAU_XOR_CA5.B11;
    sbit  CA512_CAU_XOR_CA5_bit at CAU_XOR_CA5.B12;
    sbit  CA513_CAU_XOR_CA5_bit at CAU_XOR_CA5.B13;
    sbit  CA514_CAU_XOR_CA5_bit at CAU_XOR_CA5.B14;
    sbit  CA515_CAU_XOR_CA5_bit at CAU_XOR_CA5.B15;
    sbit  CA516_CAU_XOR_CA5_bit at CAU_XOR_CA5.B16;
    sbit  CA517_CAU_XOR_CA5_bit at CAU_XOR_CA5.B17;
    sbit  CA518_CAU_XOR_CA5_bit at CAU_XOR_CA5.B18;
    sbit  CA519_CAU_XOR_CA5_bit at CAU_XOR_CA5.B19;
    sbit  CA520_CAU_XOR_CA5_bit at CAU_XOR_CA5.B20;
    sbit  CA521_CAU_XOR_CA5_bit at CAU_XOR_CA5.B21;
    sbit  CA522_CAU_XOR_CA5_bit at CAU_XOR_CA5.B22;
    sbit  CA523_CAU_XOR_CA5_bit at CAU_XOR_CA5.B23;
    sbit  CA524_CAU_XOR_CA5_bit at CAU_XOR_CA5.B24;
    sbit  CA525_CAU_XOR_CA5_bit at CAU_XOR_CA5.B25;
    sbit  CA526_CAU_XOR_CA5_bit at CAU_XOR_CA5.B26;
    sbit  CA527_CAU_XOR_CA5_bit at CAU_XOR_CA5.B27;
    sbit  CA528_CAU_XOR_CA5_bit at CAU_XOR_CA5.B28;
    sbit  CA529_CAU_XOR_CA5_bit at CAU_XOR_CA5.B29;
    sbit  CA530_CAU_XOR_CA5_bit at CAU_XOR_CA5.B30;
    sbit  CA531_CAU_XOR_CA5_bit at CAU_XOR_CA5.B31;

sfr far unsigned long   volatile CAU_XOR_CA6          absolute 0xE00819A0;
    sbit  CA60_CAU_XOR_CA6_bit at CAU_XOR_CA6.B0;
    sbit  CA61_CAU_XOR_CA6_bit at CAU_XOR_CA6.B1;
    sbit  CA62_CAU_XOR_CA6_bit at CAU_XOR_CA6.B2;
    sbit  CA63_CAU_XOR_CA6_bit at CAU_XOR_CA6.B3;
    sbit  CA64_CAU_XOR_CA6_bit at CAU_XOR_CA6.B4;
    sbit  CA65_CAU_XOR_CA6_bit at CAU_XOR_CA6.B5;
    sbit  CA66_CAU_XOR_CA6_bit at CAU_XOR_CA6.B6;
    sbit  CA67_CAU_XOR_CA6_bit at CAU_XOR_CA6.B7;
    sbit  CA68_CAU_XOR_CA6_bit at CAU_XOR_CA6.B8;
    sbit  CA69_CAU_XOR_CA6_bit at CAU_XOR_CA6.B9;
    sbit  CA610_CAU_XOR_CA6_bit at CAU_XOR_CA6.B10;
    sbit  CA611_CAU_XOR_CA6_bit at CAU_XOR_CA6.B11;
    sbit  CA612_CAU_XOR_CA6_bit at CAU_XOR_CA6.B12;
    sbit  CA613_CAU_XOR_CA6_bit at CAU_XOR_CA6.B13;
    sbit  CA614_CAU_XOR_CA6_bit at CAU_XOR_CA6.B14;
    sbit  CA615_CAU_XOR_CA6_bit at CAU_XOR_CA6.B15;
    sbit  CA616_CAU_XOR_CA6_bit at CAU_XOR_CA6.B16;
    sbit  CA617_CAU_XOR_CA6_bit at CAU_XOR_CA6.B17;
    sbit  CA618_CAU_XOR_CA6_bit at CAU_XOR_CA6.B18;
    sbit  CA619_CAU_XOR_CA6_bit at CAU_XOR_CA6.B19;
    sbit  CA620_CAU_XOR_CA6_bit at CAU_XOR_CA6.B20;
    sbit  CA621_CAU_XOR_CA6_bit at CAU_XOR_CA6.B21;
    sbit  CA622_CAU_XOR_CA6_bit at CAU_XOR_CA6.B22;
    sbit  CA623_CAU_XOR_CA6_bit at CAU_XOR_CA6.B23;
    sbit  CA624_CAU_XOR_CA6_bit at CAU_XOR_CA6.B24;
    sbit  CA625_CAU_XOR_CA6_bit at CAU_XOR_CA6.B25;
    sbit  CA626_CAU_XOR_CA6_bit at CAU_XOR_CA6.B26;
    sbit  CA627_CAU_XOR_CA6_bit at CAU_XOR_CA6.B27;
    sbit  CA628_CAU_XOR_CA6_bit at CAU_XOR_CA6.B28;
    sbit  CA629_CAU_XOR_CA6_bit at CAU_XOR_CA6.B29;
    sbit  CA630_CAU_XOR_CA6_bit at CAU_XOR_CA6.B30;
    sbit  CA631_CAU_XOR_CA6_bit at CAU_XOR_CA6.B31;

sfr far unsigned long   volatile CAU_XOR_CA7          absolute 0xE00819A4;
    sbit  CA70_CAU_XOR_CA7_bit at CAU_XOR_CA7.B0;
    sbit  CA71_CAU_XOR_CA7_bit at CAU_XOR_CA7.B1;
    sbit  CA72_CAU_XOR_CA7_bit at CAU_XOR_CA7.B2;
    sbit  CA73_CAU_XOR_CA7_bit at CAU_XOR_CA7.B3;
    sbit  CA74_CAU_XOR_CA7_bit at CAU_XOR_CA7.B4;
    sbit  CA75_CAU_XOR_CA7_bit at CAU_XOR_CA7.B5;
    sbit  CA76_CAU_XOR_CA7_bit at CAU_XOR_CA7.B6;
    sbit  CA77_CAU_XOR_CA7_bit at CAU_XOR_CA7.B7;
    sbit  CA78_CAU_XOR_CA7_bit at CAU_XOR_CA7.B8;
    sbit  CA79_CAU_XOR_CA7_bit at CAU_XOR_CA7.B9;
    sbit  CA710_CAU_XOR_CA7_bit at CAU_XOR_CA7.B10;
    sbit  CA711_CAU_XOR_CA7_bit at CAU_XOR_CA7.B11;
    sbit  CA712_CAU_XOR_CA7_bit at CAU_XOR_CA7.B12;
    sbit  CA713_CAU_XOR_CA7_bit at CAU_XOR_CA7.B13;
    sbit  CA714_CAU_XOR_CA7_bit at CAU_XOR_CA7.B14;
    sbit  CA715_CAU_XOR_CA7_bit at CAU_XOR_CA7.B15;
    sbit  CA716_CAU_XOR_CA7_bit at CAU_XOR_CA7.B16;
    sbit  CA717_CAU_XOR_CA7_bit at CAU_XOR_CA7.B17;
    sbit  CA718_CAU_XOR_CA7_bit at CAU_XOR_CA7.B18;
    sbit  CA719_CAU_XOR_CA7_bit at CAU_XOR_CA7.B19;
    sbit  CA720_CAU_XOR_CA7_bit at CAU_XOR_CA7.B20;
    sbit  CA721_CAU_XOR_CA7_bit at CAU_XOR_CA7.B21;
    sbit  CA722_CAU_XOR_CA7_bit at CAU_XOR_CA7.B22;
    sbit  CA723_CAU_XOR_CA7_bit at CAU_XOR_CA7.B23;
    sbit  CA724_CAU_XOR_CA7_bit at CAU_XOR_CA7.B24;
    sbit  CA725_CAU_XOR_CA7_bit at CAU_XOR_CA7.B25;
    sbit  CA726_CAU_XOR_CA7_bit at CAU_XOR_CA7.B26;
    sbit  CA727_CAU_XOR_CA7_bit at CAU_XOR_CA7.B27;
    sbit  CA728_CAU_XOR_CA7_bit at CAU_XOR_CA7.B28;
    sbit  CA729_CAU_XOR_CA7_bit at CAU_XOR_CA7.B29;
    sbit  CA730_CAU_XOR_CA7_bit at CAU_XOR_CA7.B30;
    sbit  CA731_CAU_XOR_CA7_bit at CAU_XOR_CA7.B31;

sfr far unsigned long   volatile CAU_XOR_CA8          absolute 0xE00819A8;
    sbit  CA80_CAU_XOR_CA8_bit at CAU_XOR_CA8.B0;
    sbit  CA81_CAU_XOR_CA8_bit at CAU_XOR_CA8.B1;
    sbit  CA82_CAU_XOR_CA8_bit at CAU_XOR_CA8.B2;
    sbit  CA83_CAU_XOR_CA8_bit at CAU_XOR_CA8.B3;
    sbit  CA84_CAU_XOR_CA8_bit at CAU_XOR_CA8.B4;
    sbit  CA85_CAU_XOR_CA8_bit at CAU_XOR_CA8.B5;
    sbit  CA86_CAU_XOR_CA8_bit at CAU_XOR_CA8.B6;
    sbit  CA87_CAU_XOR_CA8_bit at CAU_XOR_CA8.B7;
    sbit  CA88_CAU_XOR_CA8_bit at CAU_XOR_CA8.B8;
    sbit  CA89_CAU_XOR_CA8_bit at CAU_XOR_CA8.B9;
    sbit  CA810_CAU_XOR_CA8_bit at CAU_XOR_CA8.B10;
    sbit  CA811_CAU_XOR_CA8_bit at CAU_XOR_CA8.B11;
    sbit  CA812_CAU_XOR_CA8_bit at CAU_XOR_CA8.B12;
    sbit  CA813_CAU_XOR_CA8_bit at CAU_XOR_CA8.B13;
    sbit  CA814_CAU_XOR_CA8_bit at CAU_XOR_CA8.B14;
    sbit  CA815_CAU_XOR_CA8_bit at CAU_XOR_CA8.B15;
    sbit  CA816_CAU_XOR_CA8_bit at CAU_XOR_CA8.B16;
    sbit  CA817_CAU_XOR_CA8_bit at CAU_XOR_CA8.B17;
    sbit  CA818_CAU_XOR_CA8_bit at CAU_XOR_CA8.B18;
    sbit  CA819_CAU_XOR_CA8_bit at CAU_XOR_CA8.B19;
    sbit  CA820_CAU_XOR_CA8_bit at CAU_XOR_CA8.B20;
    sbit  CA821_CAU_XOR_CA8_bit at CAU_XOR_CA8.B21;
    sbit  CA822_CAU_XOR_CA8_bit at CAU_XOR_CA8.B22;
    sbit  CA823_CAU_XOR_CA8_bit at CAU_XOR_CA8.B23;
    sbit  CA824_CAU_XOR_CA8_bit at CAU_XOR_CA8.B24;
    sbit  CA825_CAU_XOR_CA8_bit at CAU_XOR_CA8.B25;
    sbit  CA826_CAU_XOR_CA8_bit at CAU_XOR_CA8.B26;
    sbit  CA827_CAU_XOR_CA8_bit at CAU_XOR_CA8.B27;
    sbit  CA828_CAU_XOR_CA8_bit at CAU_XOR_CA8.B28;
    sbit  CA829_CAU_XOR_CA8_bit at CAU_XOR_CA8.B29;
    sbit  CA830_CAU_XOR_CA8_bit at CAU_XOR_CA8.B30;
    sbit  CA831_CAU_XOR_CA8_bit at CAU_XOR_CA8.B31;

sfr far unsigned long   volatile CAU_ROTL_CASR        absolute 0xE00819C0;
    sbit  IC_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B0;
    sbit  DPE_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B1;
    sbit  VER0_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B28;
    sbit  VER1_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B29;
    sbit  VER2_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B30;
    sbit  VER3_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B31;

sfr far unsigned long   volatile CAU_ROTL_CAA         absolute 0xE00819C4;
    sbit  ACC0_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B0;
    sbit  ACC1_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B1;
    sbit  ACC2_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B2;
    sbit  ACC3_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B3;
    sbit  ACC4_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B4;
    sbit  ACC5_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B5;
    sbit  ACC6_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B6;
    sbit  ACC7_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B7;
    sbit  ACC8_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B8;
    sbit  ACC9_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B9;
    sbit  ACC10_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B10;
    sbit  ACC11_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B11;
    sbit  ACC12_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B12;
    sbit  ACC13_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B13;
    sbit  ACC14_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B14;
    sbit  ACC15_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B15;
    sbit  ACC16_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B16;
    sbit  ACC17_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B17;
    sbit  ACC18_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B18;
    sbit  ACC19_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B19;
    sbit  ACC20_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B20;
    sbit  ACC21_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B21;
    sbit  ACC22_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B22;
    sbit  ACC23_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B23;
    sbit  ACC24_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B24;
    sbit  ACC25_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B25;
    sbit  ACC26_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B26;
    sbit  ACC27_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B27;
    sbit  ACC28_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B28;
    sbit  ACC29_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B29;
    sbit  ACC30_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B30;
    sbit  ACC31_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B31;

sfr far unsigned long   volatile CAU_ROTL_CA0         absolute 0xE00819C8;
    sbit  CA00_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B0;
    sbit  CA01_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B1;
    sbit  CA02_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B2;
    sbit  CA03_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B3;
    sbit  CA04_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B4;
    sbit  CA05_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B5;
    sbit  CA06_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B6;
    sbit  CA07_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B7;
    sbit  CA08_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B8;
    sbit  CA09_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B9;
    sbit  CA010_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B10;
    sbit  CA011_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B11;
    sbit  CA012_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B12;
    sbit  CA013_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B13;
    sbit  CA014_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B14;
    sbit  CA015_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B15;
    sbit  CA016_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B16;
    sbit  CA017_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B17;
    sbit  CA018_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B18;
    sbit  CA019_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B19;
    sbit  CA020_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B20;
    sbit  CA021_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B21;
    sbit  CA022_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B22;
    sbit  CA023_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B23;
    sbit  CA024_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B24;
    sbit  CA025_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B25;
    sbit  CA026_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B26;
    sbit  CA027_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B27;
    sbit  CA028_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B28;
    sbit  CA029_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B29;
    sbit  CA030_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B30;
    sbit  CA031_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B31;

sfr far unsigned long   volatile CAU_ROTL_CA1         absolute 0xE00819CC;
    sbit  CA10_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B0;
    sbit  CA11_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B1;
    sbit  CA12_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B2;
    sbit  CA13_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B3;
    sbit  CA14_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B4;
    sbit  CA15_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B5;
    sbit  CA16_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B6;
    sbit  CA17_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B7;
    sbit  CA18_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B8;
    sbit  CA19_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B9;
    sbit  CA110_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B10;
    sbit  CA111_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B11;
    sbit  CA112_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B12;
    sbit  CA113_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B13;
    sbit  CA114_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B14;
    sbit  CA115_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B15;
    sbit  CA116_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B16;
    sbit  CA117_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B17;
    sbit  CA118_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B18;
    sbit  CA119_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B19;
    sbit  CA120_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B20;
    sbit  CA121_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B21;
    sbit  CA122_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B22;
    sbit  CA123_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B23;
    sbit  CA124_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B24;
    sbit  CA125_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B25;
    sbit  CA126_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B26;
    sbit  CA127_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B27;
    sbit  CA128_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B28;
    sbit  CA129_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B29;
    sbit  CA130_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B30;
    sbit  CA131_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B31;

sfr far unsigned long   volatile CAU_ROTL_CA2         absolute 0xE00819D0;
    sbit  CA20_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B0;
    sbit  CA21_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B1;
    sbit  CA22_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B2;
    sbit  CA23_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B3;
    sbit  CA24_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B4;
    sbit  CA25_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B5;
    sbit  CA26_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B6;
    sbit  CA27_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B7;
    sbit  CA28_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B8;
    sbit  CA29_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B9;
    sbit  CA210_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B10;
    sbit  CA211_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B11;
    sbit  CA212_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B12;
    sbit  CA213_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B13;
    sbit  CA214_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B14;
    sbit  CA215_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B15;
    sbit  CA216_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B16;
    sbit  CA217_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B17;
    sbit  CA218_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B18;
    sbit  CA219_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B19;
    sbit  CA220_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B20;
    sbit  CA221_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B21;
    sbit  CA222_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B22;
    sbit  CA223_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B23;
    sbit  CA224_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B24;
    sbit  CA225_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B25;
    sbit  CA226_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B26;
    sbit  CA227_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B27;
    sbit  CA228_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B28;
    sbit  CA229_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B29;
    sbit  CA230_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B30;
    sbit  CA231_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B31;

sfr far unsigned long   volatile CAU_ROTL_CA3         absolute 0xE00819D4;
    sbit  CA30_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B0;
    sbit  CA31_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B1;
    sbit  CA32_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B2;
    sbit  CA33_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B3;
    sbit  CA34_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B4;
    sbit  CA35_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B5;
    sbit  CA36_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B6;
    sbit  CA37_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B7;
    sbit  CA38_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B8;
    sbit  CA39_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B9;
    sbit  CA310_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B10;
    sbit  CA311_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B11;
    sbit  CA312_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B12;
    sbit  CA313_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B13;
    sbit  CA314_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B14;
    sbit  CA315_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B15;
    sbit  CA316_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B16;
    sbit  CA317_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B17;
    sbit  CA318_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B18;
    sbit  CA319_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B19;
    sbit  CA320_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B20;
    sbit  CA321_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B21;
    sbit  CA322_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B22;
    sbit  CA323_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B23;
    sbit  CA324_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B24;
    sbit  CA325_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B25;
    sbit  CA326_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B26;
    sbit  CA327_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B27;
    sbit  CA328_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B28;
    sbit  CA329_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B29;
    sbit  CA330_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B30;
    sbit  CA331_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B31;

sfr far unsigned long   volatile CAU_ROTL_CA4         absolute 0xE00819D8;
    sbit  CA40_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B0;
    sbit  CA41_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B1;
    sbit  CA42_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B2;
    sbit  CA43_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B3;
    sbit  CA44_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B4;
    sbit  CA45_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B5;
    sbit  CA46_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B6;
    sbit  CA47_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B7;
    sbit  CA48_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B8;
    sbit  CA49_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B9;
    sbit  CA410_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B10;
    sbit  CA411_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B11;
    sbit  CA412_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B12;
    sbit  CA413_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B13;
    sbit  CA414_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B14;
    sbit  CA415_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B15;
    sbit  CA416_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B16;
    sbit  CA417_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B17;
    sbit  CA418_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B18;
    sbit  CA419_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B19;
    sbit  CA420_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B20;
    sbit  CA421_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B21;
    sbit  CA422_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B22;
    sbit  CA423_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B23;
    sbit  CA424_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B24;
    sbit  CA425_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B25;
    sbit  CA426_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B26;
    sbit  CA427_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B27;
    sbit  CA428_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B28;
    sbit  CA429_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B29;
    sbit  CA430_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B30;
    sbit  CA431_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B31;

sfr far unsigned long   volatile CAU_ROTL_CA5         absolute 0xE00819DC;
    sbit  CA50_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B0;
    sbit  CA51_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B1;
    sbit  CA52_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B2;
    sbit  CA53_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B3;
    sbit  CA54_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B4;
    sbit  CA55_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B5;
    sbit  CA56_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B6;
    sbit  CA57_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B7;
    sbit  CA58_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B8;
    sbit  CA59_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B9;
    sbit  CA510_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B10;
    sbit  CA511_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B11;
    sbit  CA512_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B12;
    sbit  CA513_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B13;
    sbit  CA514_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B14;
    sbit  CA515_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B15;
    sbit  CA516_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B16;
    sbit  CA517_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B17;
    sbit  CA518_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B18;
    sbit  CA519_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B19;
    sbit  CA520_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B20;
    sbit  CA521_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B21;
    sbit  CA522_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B22;
    sbit  CA523_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B23;
    sbit  CA524_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B24;
    sbit  CA525_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B25;
    sbit  CA526_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B26;
    sbit  CA527_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B27;
    sbit  CA528_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B28;
    sbit  CA529_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B29;
    sbit  CA530_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B30;
    sbit  CA531_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B31;

sfr far unsigned long   volatile CAU_ROTL_CA6         absolute 0xE00819E0;
    sbit  CA60_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B0;
    sbit  CA61_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B1;
    sbit  CA62_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B2;
    sbit  CA63_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B3;
    sbit  CA64_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B4;
    sbit  CA65_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B5;
    sbit  CA66_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B6;
    sbit  CA67_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B7;
    sbit  CA68_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B8;
    sbit  CA69_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B9;
    sbit  CA610_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B10;
    sbit  CA611_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B11;
    sbit  CA612_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B12;
    sbit  CA613_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B13;
    sbit  CA614_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B14;
    sbit  CA615_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B15;
    sbit  CA616_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B16;
    sbit  CA617_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B17;
    sbit  CA618_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B18;
    sbit  CA619_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B19;
    sbit  CA620_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B20;
    sbit  CA621_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B21;
    sbit  CA622_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B22;
    sbit  CA623_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B23;
    sbit  CA624_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B24;
    sbit  CA625_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B25;
    sbit  CA626_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B26;
    sbit  CA627_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B27;
    sbit  CA628_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B28;
    sbit  CA629_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B29;
    sbit  CA630_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B30;
    sbit  CA631_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B31;

sfr far unsigned long   volatile CAU_ROTL_CA7         absolute 0xE00819E4;
    sbit  CA70_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B0;
    sbit  CA71_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B1;
    sbit  CA72_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B2;
    sbit  CA73_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B3;
    sbit  CA74_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B4;
    sbit  CA75_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B5;
    sbit  CA76_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B6;
    sbit  CA77_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B7;
    sbit  CA78_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B8;
    sbit  CA79_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B9;
    sbit  CA710_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B10;
    sbit  CA711_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B11;
    sbit  CA712_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B12;
    sbit  CA713_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B13;
    sbit  CA714_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B14;
    sbit  CA715_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B15;
    sbit  CA716_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B16;
    sbit  CA717_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B17;
    sbit  CA718_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B18;
    sbit  CA719_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B19;
    sbit  CA720_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B20;
    sbit  CA721_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B21;
    sbit  CA722_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B22;
    sbit  CA723_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B23;
    sbit  CA724_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B24;
    sbit  CA725_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B25;
    sbit  CA726_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B26;
    sbit  CA727_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B27;
    sbit  CA728_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B28;
    sbit  CA729_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B29;
    sbit  CA730_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B30;
    sbit  CA731_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B31;

sfr far unsigned long   volatile CAU_ROTL_CA8         absolute 0xE00819E8;
    sbit  CA80_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B0;
    sbit  CA81_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B1;
    sbit  CA82_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B2;
    sbit  CA83_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B3;
    sbit  CA84_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B4;
    sbit  CA85_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B5;
    sbit  CA86_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B6;
    sbit  CA87_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B7;
    sbit  CA88_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B8;
    sbit  CA89_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B9;
    sbit  CA810_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B10;
    sbit  CA811_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B11;
    sbit  CA812_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B12;
    sbit  CA813_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B13;
    sbit  CA814_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B14;
    sbit  CA815_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B15;
    sbit  CA816_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B16;
    sbit  CA817_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B17;
    sbit  CA818_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B18;
    sbit  CA819_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B19;
    sbit  CA820_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B20;
    sbit  CA821_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B21;
    sbit  CA822_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B22;
    sbit  CA823_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B23;
    sbit  CA824_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B24;
    sbit  CA825_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B25;
    sbit  CA826_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B26;
    sbit  CA827_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B27;
    sbit  CA828_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B28;
    sbit  CA829_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B29;
    sbit  CA830_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B30;
    sbit  CA831_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B31;

sfr far unsigned long   volatile CAU_AESC_CASR        absolute 0xE0081B00;
    sbit  IC_CAU_AESC_CASR_bit at CAU_AESC_CASR.B0;
    sbit  DPE_CAU_AESC_CASR_bit at CAU_AESC_CASR.B1;
    sbit  VER0_CAU_AESC_CASR_bit at CAU_AESC_CASR.B28;
    sbit  VER1_CAU_AESC_CASR_bit at CAU_AESC_CASR.B29;
    sbit  VER2_CAU_AESC_CASR_bit at CAU_AESC_CASR.B30;
    sbit  VER3_CAU_AESC_CASR_bit at CAU_AESC_CASR.B31;

sfr far unsigned long   volatile CAU_AESC_CAA         absolute 0xE0081B04;
    sbit  ACC0_CAU_AESC_CAA_bit at CAU_AESC_CAA.B0;
    sbit  ACC1_CAU_AESC_CAA_bit at CAU_AESC_CAA.B1;
    sbit  ACC2_CAU_AESC_CAA_bit at CAU_AESC_CAA.B2;
    sbit  ACC3_CAU_AESC_CAA_bit at CAU_AESC_CAA.B3;
    sbit  ACC4_CAU_AESC_CAA_bit at CAU_AESC_CAA.B4;
    sbit  ACC5_CAU_AESC_CAA_bit at CAU_AESC_CAA.B5;
    sbit  ACC6_CAU_AESC_CAA_bit at CAU_AESC_CAA.B6;
    sbit  ACC7_CAU_AESC_CAA_bit at CAU_AESC_CAA.B7;
    sbit  ACC8_CAU_AESC_CAA_bit at CAU_AESC_CAA.B8;
    sbit  ACC9_CAU_AESC_CAA_bit at CAU_AESC_CAA.B9;
    sbit  ACC10_CAU_AESC_CAA_bit at CAU_AESC_CAA.B10;
    sbit  ACC11_CAU_AESC_CAA_bit at CAU_AESC_CAA.B11;
    sbit  ACC12_CAU_AESC_CAA_bit at CAU_AESC_CAA.B12;
    sbit  ACC13_CAU_AESC_CAA_bit at CAU_AESC_CAA.B13;
    sbit  ACC14_CAU_AESC_CAA_bit at CAU_AESC_CAA.B14;
    sbit  ACC15_CAU_AESC_CAA_bit at CAU_AESC_CAA.B15;
    sbit  ACC16_CAU_AESC_CAA_bit at CAU_AESC_CAA.B16;
    sbit  ACC17_CAU_AESC_CAA_bit at CAU_AESC_CAA.B17;
    sbit  ACC18_CAU_AESC_CAA_bit at CAU_AESC_CAA.B18;
    sbit  ACC19_CAU_AESC_CAA_bit at CAU_AESC_CAA.B19;
    sbit  ACC20_CAU_AESC_CAA_bit at CAU_AESC_CAA.B20;
    sbit  ACC21_CAU_AESC_CAA_bit at CAU_AESC_CAA.B21;
    sbit  ACC22_CAU_AESC_CAA_bit at CAU_AESC_CAA.B22;
    sbit  ACC23_CAU_AESC_CAA_bit at CAU_AESC_CAA.B23;
    sbit  ACC24_CAU_AESC_CAA_bit at CAU_AESC_CAA.B24;
    sbit  ACC25_CAU_AESC_CAA_bit at CAU_AESC_CAA.B25;
    sbit  ACC26_CAU_AESC_CAA_bit at CAU_AESC_CAA.B26;
    sbit  ACC27_CAU_AESC_CAA_bit at CAU_AESC_CAA.B27;
    sbit  ACC28_CAU_AESC_CAA_bit at CAU_AESC_CAA.B28;
    sbit  ACC29_CAU_AESC_CAA_bit at CAU_AESC_CAA.B29;
    sbit  ACC30_CAU_AESC_CAA_bit at CAU_AESC_CAA.B30;
    sbit  ACC31_CAU_AESC_CAA_bit at CAU_AESC_CAA.B31;

sfr far unsigned long   volatile CAU_AESC_CA0         absolute 0xE0081B08;
    sbit  CA00_CAU_AESC_CA0_bit at CAU_AESC_CA0.B0;
    sbit  CA01_CAU_AESC_CA0_bit at CAU_AESC_CA0.B1;
    sbit  CA02_CAU_AESC_CA0_bit at CAU_AESC_CA0.B2;
    sbit  CA03_CAU_AESC_CA0_bit at CAU_AESC_CA0.B3;
    sbit  CA04_CAU_AESC_CA0_bit at CAU_AESC_CA0.B4;
    sbit  CA05_CAU_AESC_CA0_bit at CAU_AESC_CA0.B5;
    sbit  CA06_CAU_AESC_CA0_bit at CAU_AESC_CA0.B6;
    sbit  CA07_CAU_AESC_CA0_bit at CAU_AESC_CA0.B7;
    sbit  CA08_CAU_AESC_CA0_bit at CAU_AESC_CA0.B8;
    sbit  CA09_CAU_AESC_CA0_bit at CAU_AESC_CA0.B9;
    sbit  CA010_CAU_AESC_CA0_bit at CAU_AESC_CA0.B10;
    sbit  CA011_CAU_AESC_CA0_bit at CAU_AESC_CA0.B11;
    sbit  CA012_CAU_AESC_CA0_bit at CAU_AESC_CA0.B12;
    sbit  CA013_CAU_AESC_CA0_bit at CAU_AESC_CA0.B13;
    sbit  CA014_CAU_AESC_CA0_bit at CAU_AESC_CA0.B14;
    sbit  CA015_CAU_AESC_CA0_bit at CAU_AESC_CA0.B15;
    sbit  CA016_CAU_AESC_CA0_bit at CAU_AESC_CA0.B16;
    sbit  CA017_CAU_AESC_CA0_bit at CAU_AESC_CA0.B17;
    sbit  CA018_CAU_AESC_CA0_bit at CAU_AESC_CA0.B18;
    sbit  CA019_CAU_AESC_CA0_bit at CAU_AESC_CA0.B19;
    sbit  CA020_CAU_AESC_CA0_bit at CAU_AESC_CA0.B20;
    sbit  CA021_CAU_AESC_CA0_bit at CAU_AESC_CA0.B21;
    sbit  CA022_CAU_AESC_CA0_bit at CAU_AESC_CA0.B22;
    sbit  CA023_CAU_AESC_CA0_bit at CAU_AESC_CA0.B23;
    sbit  CA024_CAU_AESC_CA0_bit at CAU_AESC_CA0.B24;
    sbit  CA025_CAU_AESC_CA0_bit at CAU_AESC_CA0.B25;
    sbit  CA026_CAU_AESC_CA0_bit at CAU_AESC_CA0.B26;
    sbit  CA027_CAU_AESC_CA0_bit at CAU_AESC_CA0.B27;
    sbit  CA028_CAU_AESC_CA0_bit at CAU_AESC_CA0.B28;
    sbit  CA029_CAU_AESC_CA0_bit at CAU_AESC_CA0.B29;
    sbit  CA030_CAU_AESC_CA0_bit at CAU_AESC_CA0.B30;
    sbit  CA031_CAU_AESC_CA0_bit at CAU_AESC_CA0.B31;

sfr far unsigned long   volatile CAU_AESC_CA1         absolute 0xE0081B0C;
    sbit  CA10_CAU_AESC_CA1_bit at CAU_AESC_CA1.B0;
    sbit  CA11_CAU_AESC_CA1_bit at CAU_AESC_CA1.B1;
    sbit  CA12_CAU_AESC_CA1_bit at CAU_AESC_CA1.B2;
    sbit  CA13_CAU_AESC_CA1_bit at CAU_AESC_CA1.B3;
    sbit  CA14_CAU_AESC_CA1_bit at CAU_AESC_CA1.B4;
    sbit  CA15_CAU_AESC_CA1_bit at CAU_AESC_CA1.B5;
    sbit  CA16_CAU_AESC_CA1_bit at CAU_AESC_CA1.B6;
    sbit  CA17_CAU_AESC_CA1_bit at CAU_AESC_CA1.B7;
    sbit  CA18_CAU_AESC_CA1_bit at CAU_AESC_CA1.B8;
    sbit  CA19_CAU_AESC_CA1_bit at CAU_AESC_CA1.B9;
    sbit  CA110_CAU_AESC_CA1_bit at CAU_AESC_CA1.B10;
    sbit  CA111_CAU_AESC_CA1_bit at CAU_AESC_CA1.B11;
    sbit  CA112_CAU_AESC_CA1_bit at CAU_AESC_CA1.B12;
    sbit  CA113_CAU_AESC_CA1_bit at CAU_AESC_CA1.B13;
    sbit  CA114_CAU_AESC_CA1_bit at CAU_AESC_CA1.B14;
    sbit  CA115_CAU_AESC_CA1_bit at CAU_AESC_CA1.B15;
    sbit  CA116_CAU_AESC_CA1_bit at CAU_AESC_CA1.B16;
    sbit  CA117_CAU_AESC_CA1_bit at CAU_AESC_CA1.B17;
    sbit  CA118_CAU_AESC_CA1_bit at CAU_AESC_CA1.B18;
    sbit  CA119_CAU_AESC_CA1_bit at CAU_AESC_CA1.B19;
    sbit  CA120_CAU_AESC_CA1_bit at CAU_AESC_CA1.B20;
    sbit  CA121_CAU_AESC_CA1_bit at CAU_AESC_CA1.B21;
    sbit  CA122_CAU_AESC_CA1_bit at CAU_AESC_CA1.B22;
    sbit  CA123_CAU_AESC_CA1_bit at CAU_AESC_CA1.B23;
    sbit  CA124_CAU_AESC_CA1_bit at CAU_AESC_CA1.B24;
    sbit  CA125_CAU_AESC_CA1_bit at CAU_AESC_CA1.B25;
    sbit  CA126_CAU_AESC_CA1_bit at CAU_AESC_CA1.B26;
    sbit  CA127_CAU_AESC_CA1_bit at CAU_AESC_CA1.B27;
    sbit  CA128_CAU_AESC_CA1_bit at CAU_AESC_CA1.B28;
    sbit  CA129_CAU_AESC_CA1_bit at CAU_AESC_CA1.B29;
    sbit  CA130_CAU_AESC_CA1_bit at CAU_AESC_CA1.B30;
    sbit  CA131_CAU_AESC_CA1_bit at CAU_AESC_CA1.B31;

sfr far unsigned long   volatile CAU_AESC_CA2         absolute 0xE0081B10;
    sbit  CA20_CAU_AESC_CA2_bit at CAU_AESC_CA2.B0;
    sbit  CA21_CAU_AESC_CA2_bit at CAU_AESC_CA2.B1;
    sbit  CA22_CAU_AESC_CA2_bit at CAU_AESC_CA2.B2;
    sbit  CA23_CAU_AESC_CA2_bit at CAU_AESC_CA2.B3;
    sbit  CA24_CAU_AESC_CA2_bit at CAU_AESC_CA2.B4;
    sbit  CA25_CAU_AESC_CA2_bit at CAU_AESC_CA2.B5;
    sbit  CA26_CAU_AESC_CA2_bit at CAU_AESC_CA2.B6;
    sbit  CA27_CAU_AESC_CA2_bit at CAU_AESC_CA2.B7;
    sbit  CA28_CAU_AESC_CA2_bit at CAU_AESC_CA2.B8;
    sbit  CA29_CAU_AESC_CA2_bit at CAU_AESC_CA2.B9;
    sbit  CA210_CAU_AESC_CA2_bit at CAU_AESC_CA2.B10;
    sbit  CA211_CAU_AESC_CA2_bit at CAU_AESC_CA2.B11;
    sbit  CA212_CAU_AESC_CA2_bit at CAU_AESC_CA2.B12;
    sbit  CA213_CAU_AESC_CA2_bit at CAU_AESC_CA2.B13;
    sbit  CA214_CAU_AESC_CA2_bit at CAU_AESC_CA2.B14;
    sbit  CA215_CAU_AESC_CA2_bit at CAU_AESC_CA2.B15;
    sbit  CA216_CAU_AESC_CA2_bit at CAU_AESC_CA2.B16;
    sbit  CA217_CAU_AESC_CA2_bit at CAU_AESC_CA2.B17;
    sbit  CA218_CAU_AESC_CA2_bit at CAU_AESC_CA2.B18;
    sbit  CA219_CAU_AESC_CA2_bit at CAU_AESC_CA2.B19;
    sbit  CA220_CAU_AESC_CA2_bit at CAU_AESC_CA2.B20;
    sbit  CA221_CAU_AESC_CA2_bit at CAU_AESC_CA2.B21;
    sbit  CA222_CAU_AESC_CA2_bit at CAU_AESC_CA2.B22;
    sbit  CA223_CAU_AESC_CA2_bit at CAU_AESC_CA2.B23;
    sbit  CA224_CAU_AESC_CA2_bit at CAU_AESC_CA2.B24;
    sbit  CA225_CAU_AESC_CA2_bit at CAU_AESC_CA2.B25;
    sbit  CA226_CAU_AESC_CA2_bit at CAU_AESC_CA2.B26;
    sbit  CA227_CAU_AESC_CA2_bit at CAU_AESC_CA2.B27;
    sbit  CA228_CAU_AESC_CA2_bit at CAU_AESC_CA2.B28;
    sbit  CA229_CAU_AESC_CA2_bit at CAU_AESC_CA2.B29;
    sbit  CA230_CAU_AESC_CA2_bit at CAU_AESC_CA2.B30;
    sbit  CA231_CAU_AESC_CA2_bit at CAU_AESC_CA2.B31;

sfr far unsigned long   volatile CAU_AESC_CA3         absolute 0xE0081B14;
    sbit  CA30_CAU_AESC_CA3_bit at CAU_AESC_CA3.B0;
    sbit  CA31_CAU_AESC_CA3_bit at CAU_AESC_CA3.B1;
    sbit  CA32_CAU_AESC_CA3_bit at CAU_AESC_CA3.B2;
    sbit  CA33_CAU_AESC_CA3_bit at CAU_AESC_CA3.B3;
    sbit  CA34_CAU_AESC_CA3_bit at CAU_AESC_CA3.B4;
    sbit  CA35_CAU_AESC_CA3_bit at CAU_AESC_CA3.B5;
    sbit  CA36_CAU_AESC_CA3_bit at CAU_AESC_CA3.B6;
    sbit  CA37_CAU_AESC_CA3_bit at CAU_AESC_CA3.B7;
    sbit  CA38_CAU_AESC_CA3_bit at CAU_AESC_CA3.B8;
    sbit  CA39_CAU_AESC_CA3_bit at CAU_AESC_CA3.B9;
    sbit  CA310_CAU_AESC_CA3_bit at CAU_AESC_CA3.B10;
    sbit  CA311_CAU_AESC_CA3_bit at CAU_AESC_CA3.B11;
    sbit  CA312_CAU_AESC_CA3_bit at CAU_AESC_CA3.B12;
    sbit  CA313_CAU_AESC_CA3_bit at CAU_AESC_CA3.B13;
    sbit  CA314_CAU_AESC_CA3_bit at CAU_AESC_CA3.B14;
    sbit  CA315_CAU_AESC_CA3_bit at CAU_AESC_CA3.B15;
    sbit  CA316_CAU_AESC_CA3_bit at CAU_AESC_CA3.B16;
    sbit  CA317_CAU_AESC_CA3_bit at CAU_AESC_CA3.B17;
    sbit  CA318_CAU_AESC_CA3_bit at CAU_AESC_CA3.B18;
    sbit  CA319_CAU_AESC_CA3_bit at CAU_AESC_CA3.B19;
    sbit  CA320_CAU_AESC_CA3_bit at CAU_AESC_CA3.B20;
    sbit  CA321_CAU_AESC_CA3_bit at CAU_AESC_CA3.B21;
    sbit  CA322_CAU_AESC_CA3_bit at CAU_AESC_CA3.B22;
    sbit  CA323_CAU_AESC_CA3_bit at CAU_AESC_CA3.B23;
    sbit  CA324_CAU_AESC_CA3_bit at CAU_AESC_CA3.B24;
    sbit  CA325_CAU_AESC_CA3_bit at CAU_AESC_CA3.B25;
    sbit  CA326_CAU_AESC_CA3_bit at CAU_AESC_CA3.B26;
    sbit  CA327_CAU_AESC_CA3_bit at CAU_AESC_CA3.B27;
    sbit  CA328_CAU_AESC_CA3_bit at CAU_AESC_CA3.B28;
    sbit  CA329_CAU_AESC_CA3_bit at CAU_AESC_CA3.B29;
    sbit  CA330_CAU_AESC_CA3_bit at CAU_AESC_CA3.B30;
    sbit  CA331_CAU_AESC_CA3_bit at CAU_AESC_CA3.B31;

sfr far unsigned long   volatile CAU_AESC_CA4         absolute 0xE0081B18;
    sbit  CA40_CAU_AESC_CA4_bit at CAU_AESC_CA4.B0;
    sbit  CA41_CAU_AESC_CA4_bit at CAU_AESC_CA4.B1;
    sbit  CA42_CAU_AESC_CA4_bit at CAU_AESC_CA4.B2;
    sbit  CA43_CAU_AESC_CA4_bit at CAU_AESC_CA4.B3;
    sbit  CA44_CAU_AESC_CA4_bit at CAU_AESC_CA4.B4;
    sbit  CA45_CAU_AESC_CA4_bit at CAU_AESC_CA4.B5;
    sbit  CA46_CAU_AESC_CA4_bit at CAU_AESC_CA4.B6;
    sbit  CA47_CAU_AESC_CA4_bit at CAU_AESC_CA4.B7;
    sbit  CA48_CAU_AESC_CA4_bit at CAU_AESC_CA4.B8;
    sbit  CA49_CAU_AESC_CA4_bit at CAU_AESC_CA4.B9;
    sbit  CA410_CAU_AESC_CA4_bit at CAU_AESC_CA4.B10;
    sbit  CA411_CAU_AESC_CA4_bit at CAU_AESC_CA4.B11;
    sbit  CA412_CAU_AESC_CA4_bit at CAU_AESC_CA4.B12;
    sbit  CA413_CAU_AESC_CA4_bit at CAU_AESC_CA4.B13;
    sbit  CA414_CAU_AESC_CA4_bit at CAU_AESC_CA4.B14;
    sbit  CA415_CAU_AESC_CA4_bit at CAU_AESC_CA4.B15;
    sbit  CA416_CAU_AESC_CA4_bit at CAU_AESC_CA4.B16;
    sbit  CA417_CAU_AESC_CA4_bit at CAU_AESC_CA4.B17;
    sbit  CA418_CAU_AESC_CA4_bit at CAU_AESC_CA4.B18;
    sbit  CA419_CAU_AESC_CA4_bit at CAU_AESC_CA4.B19;
    sbit  CA420_CAU_AESC_CA4_bit at CAU_AESC_CA4.B20;
    sbit  CA421_CAU_AESC_CA4_bit at CAU_AESC_CA4.B21;
    sbit  CA422_CAU_AESC_CA4_bit at CAU_AESC_CA4.B22;
    sbit  CA423_CAU_AESC_CA4_bit at CAU_AESC_CA4.B23;
    sbit  CA424_CAU_AESC_CA4_bit at CAU_AESC_CA4.B24;
    sbit  CA425_CAU_AESC_CA4_bit at CAU_AESC_CA4.B25;
    sbit  CA426_CAU_AESC_CA4_bit at CAU_AESC_CA4.B26;
    sbit  CA427_CAU_AESC_CA4_bit at CAU_AESC_CA4.B27;
    sbit  CA428_CAU_AESC_CA4_bit at CAU_AESC_CA4.B28;
    sbit  CA429_CAU_AESC_CA4_bit at CAU_AESC_CA4.B29;
    sbit  CA430_CAU_AESC_CA4_bit at CAU_AESC_CA4.B30;
    sbit  CA431_CAU_AESC_CA4_bit at CAU_AESC_CA4.B31;

sfr far unsigned long   volatile CAU_AESC_CA5         absolute 0xE0081B1C;
    sbit  CA50_CAU_AESC_CA5_bit at CAU_AESC_CA5.B0;
    sbit  CA51_CAU_AESC_CA5_bit at CAU_AESC_CA5.B1;
    sbit  CA52_CAU_AESC_CA5_bit at CAU_AESC_CA5.B2;
    sbit  CA53_CAU_AESC_CA5_bit at CAU_AESC_CA5.B3;
    sbit  CA54_CAU_AESC_CA5_bit at CAU_AESC_CA5.B4;
    sbit  CA55_CAU_AESC_CA5_bit at CAU_AESC_CA5.B5;
    sbit  CA56_CAU_AESC_CA5_bit at CAU_AESC_CA5.B6;
    sbit  CA57_CAU_AESC_CA5_bit at CAU_AESC_CA5.B7;
    sbit  CA58_CAU_AESC_CA5_bit at CAU_AESC_CA5.B8;
    sbit  CA59_CAU_AESC_CA5_bit at CAU_AESC_CA5.B9;
    sbit  CA510_CAU_AESC_CA5_bit at CAU_AESC_CA5.B10;
    sbit  CA511_CAU_AESC_CA5_bit at CAU_AESC_CA5.B11;
    sbit  CA512_CAU_AESC_CA5_bit at CAU_AESC_CA5.B12;
    sbit  CA513_CAU_AESC_CA5_bit at CAU_AESC_CA5.B13;
    sbit  CA514_CAU_AESC_CA5_bit at CAU_AESC_CA5.B14;
    sbit  CA515_CAU_AESC_CA5_bit at CAU_AESC_CA5.B15;
    sbit  CA516_CAU_AESC_CA5_bit at CAU_AESC_CA5.B16;
    sbit  CA517_CAU_AESC_CA5_bit at CAU_AESC_CA5.B17;
    sbit  CA518_CAU_AESC_CA5_bit at CAU_AESC_CA5.B18;
    sbit  CA519_CAU_AESC_CA5_bit at CAU_AESC_CA5.B19;
    sbit  CA520_CAU_AESC_CA5_bit at CAU_AESC_CA5.B20;
    sbit  CA521_CAU_AESC_CA5_bit at CAU_AESC_CA5.B21;
    sbit  CA522_CAU_AESC_CA5_bit at CAU_AESC_CA5.B22;
    sbit  CA523_CAU_AESC_CA5_bit at CAU_AESC_CA5.B23;
    sbit  CA524_CAU_AESC_CA5_bit at CAU_AESC_CA5.B24;
    sbit  CA525_CAU_AESC_CA5_bit at CAU_AESC_CA5.B25;
    sbit  CA526_CAU_AESC_CA5_bit at CAU_AESC_CA5.B26;
    sbit  CA527_CAU_AESC_CA5_bit at CAU_AESC_CA5.B27;
    sbit  CA528_CAU_AESC_CA5_bit at CAU_AESC_CA5.B28;
    sbit  CA529_CAU_AESC_CA5_bit at CAU_AESC_CA5.B29;
    sbit  CA530_CAU_AESC_CA5_bit at CAU_AESC_CA5.B30;
    sbit  CA531_CAU_AESC_CA5_bit at CAU_AESC_CA5.B31;

sfr far unsigned long   volatile CAU_AESC_CA6         absolute 0xE0081B20;
    sbit  CA60_CAU_AESC_CA6_bit at CAU_AESC_CA6.B0;
    sbit  CA61_CAU_AESC_CA6_bit at CAU_AESC_CA6.B1;
    sbit  CA62_CAU_AESC_CA6_bit at CAU_AESC_CA6.B2;
    sbit  CA63_CAU_AESC_CA6_bit at CAU_AESC_CA6.B3;
    sbit  CA64_CAU_AESC_CA6_bit at CAU_AESC_CA6.B4;
    sbit  CA65_CAU_AESC_CA6_bit at CAU_AESC_CA6.B5;
    sbit  CA66_CAU_AESC_CA6_bit at CAU_AESC_CA6.B6;
    sbit  CA67_CAU_AESC_CA6_bit at CAU_AESC_CA6.B7;
    sbit  CA68_CAU_AESC_CA6_bit at CAU_AESC_CA6.B8;
    sbit  CA69_CAU_AESC_CA6_bit at CAU_AESC_CA6.B9;
    sbit  CA610_CAU_AESC_CA6_bit at CAU_AESC_CA6.B10;
    sbit  CA611_CAU_AESC_CA6_bit at CAU_AESC_CA6.B11;
    sbit  CA612_CAU_AESC_CA6_bit at CAU_AESC_CA6.B12;
    sbit  CA613_CAU_AESC_CA6_bit at CAU_AESC_CA6.B13;
    sbit  CA614_CAU_AESC_CA6_bit at CAU_AESC_CA6.B14;
    sbit  CA615_CAU_AESC_CA6_bit at CAU_AESC_CA6.B15;
    sbit  CA616_CAU_AESC_CA6_bit at CAU_AESC_CA6.B16;
    sbit  CA617_CAU_AESC_CA6_bit at CAU_AESC_CA6.B17;
    sbit  CA618_CAU_AESC_CA6_bit at CAU_AESC_CA6.B18;
    sbit  CA619_CAU_AESC_CA6_bit at CAU_AESC_CA6.B19;
    sbit  CA620_CAU_AESC_CA6_bit at CAU_AESC_CA6.B20;
    sbit  CA621_CAU_AESC_CA6_bit at CAU_AESC_CA6.B21;
    sbit  CA622_CAU_AESC_CA6_bit at CAU_AESC_CA6.B22;
    sbit  CA623_CAU_AESC_CA6_bit at CAU_AESC_CA6.B23;
    sbit  CA624_CAU_AESC_CA6_bit at CAU_AESC_CA6.B24;
    sbit  CA625_CAU_AESC_CA6_bit at CAU_AESC_CA6.B25;
    sbit  CA626_CAU_AESC_CA6_bit at CAU_AESC_CA6.B26;
    sbit  CA627_CAU_AESC_CA6_bit at CAU_AESC_CA6.B27;
    sbit  CA628_CAU_AESC_CA6_bit at CAU_AESC_CA6.B28;
    sbit  CA629_CAU_AESC_CA6_bit at CAU_AESC_CA6.B29;
    sbit  CA630_CAU_AESC_CA6_bit at CAU_AESC_CA6.B30;
    sbit  CA631_CAU_AESC_CA6_bit at CAU_AESC_CA6.B31;

sfr far unsigned long   volatile CAU_AESC_CA7         absolute 0xE0081B24;
    sbit  CA70_CAU_AESC_CA7_bit at CAU_AESC_CA7.B0;
    sbit  CA71_CAU_AESC_CA7_bit at CAU_AESC_CA7.B1;
    sbit  CA72_CAU_AESC_CA7_bit at CAU_AESC_CA7.B2;
    sbit  CA73_CAU_AESC_CA7_bit at CAU_AESC_CA7.B3;
    sbit  CA74_CAU_AESC_CA7_bit at CAU_AESC_CA7.B4;
    sbit  CA75_CAU_AESC_CA7_bit at CAU_AESC_CA7.B5;
    sbit  CA76_CAU_AESC_CA7_bit at CAU_AESC_CA7.B6;
    sbit  CA77_CAU_AESC_CA7_bit at CAU_AESC_CA7.B7;
    sbit  CA78_CAU_AESC_CA7_bit at CAU_AESC_CA7.B8;
    sbit  CA79_CAU_AESC_CA7_bit at CAU_AESC_CA7.B9;
    sbit  CA710_CAU_AESC_CA7_bit at CAU_AESC_CA7.B10;
    sbit  CA711_CAU_AESC_CA7_bit at CAU_AESC_CA7.B11;
    sbit  CA712_CAU_AESC_CA7_bit at CAU_AESC_CA7.B12;
    sbit  CA713_CAU_AESC_CA7_bit at CAU_AESC_CA7.B13;
    sbit  CA714_CAU_AESC_CA7_bit at CAU_AESC_CA7.B14;
    sbit  CA715_CAU_AESC_CA7_bit at CAU_AESC_CA7.B15;
    sbit  CA716_CAU_AESC_CA7_bit at CAU_AESC_CA7.B16;
    sbit  CA717_CAU_AESC_CA7_bit at CAU_AESC_CA7.B17;
    sbit  CA718_CAU_AESC_CA7_bit at CAU_AESC_CA7.B18;
    sbit  CA719_CAU_AESC_CA7_bit at CAU_AESC_CA7.B19;
    sbit  CA720_CAU_AESC_CA7_bit at CAU_AESC_CA7.B20;
    sbit  CA721_CAU_AESC_CA7_bit at CAU_AESC_CA7.B21;
    sbit  CA722_CAU_AESC_CA7_bit at CAU_AESC_CA7.B22;
    sbit  CA723_CAU_AESC_CA7_bit at CAU_AESC_CA7.B23;
    sbit  CA724_CAU_AESC_CA7_bit at CAU_AESC_CA7.B24;
    sbit  CA725_CAU_AESC_CA7_bit at CAU_AESC_CA7.B25;
    sbit  CA726_CAU_AESC_CA7_bit at CAU_AESC_CA7.B26;
    sbit  CA727_CAU_AESC_CA7_bit at CAU_AESC_CA7.B27;
    sbit  CA728_CAU_AESC_CA7_bit at CAU_AESC_CA7.B28;
    sbit  CA729_CAU_AESC_CA7_bit at CAU_AESC_CA7.B29;
    sbit  CA730_CAU_AESC_CA7_bit at CAU_AESC_CA7.B30;
    sbit  CA731_CAU_AESC_CA7_bit at CAU_AESC_CA7.B31;

sfr far unsigned long   volatile CAU_AESC_CA8         absolute 0xE0081B28;
    sbit  CA80_CAU_AESC_CA8_bit at CAU_AESC_CA8.B0;
    sbit  CA81_CAU_AESC_CA8_bit at CAU_AESC_CA8.B1;
    sbit  CA82_CAU_AESC_CA8_bit at CAU_AESC_CA8.B2;
    sbit  CA83_CAU_AESC_CA8_bit at CAU_AESC_CA8.B3;
    sbit  CA84_CAU_AESC_CA8_bit at CAU_AESC_CA8.B4;
    sbit  CA85_CAU_AESC_CA8_bit at CAU_AESC_CA8.B5;
    sbit  CA86_CAU_AESC_CA8_bit at CAU_AESC_CA8.B6;
    sbit  CA87_CAU_AESC_CA8_bit at CAU_AESC_CA8.B7;
    sbit  CA88_CAU_AESC_CA8_bit at CAU_AESC_CA8.B8;
    sbit  CA89_CAU_AESC_CA8_bit at CAU_AESC_CA8.B9;
    sbit  CA810_CAU_AESC_CA8_bit at CAU_AESC_CA8.B10;
    sbit  CA811_CAU_AESC_CA8_bit at CAU_AESC_CA8.B11;
    sbit  CA812_CAU_AESC_CA8_bit at CAU_AESC_CA8.B12;
    sbit  CA813_CAU_AESC_CA8_bit at CAU_AESC_CA8.B13;
    sbit  CA814_CAU_AESC_CA8_bit at CAU_AESC_CA8.B14;
    sbit  CA815_CAU_AESC_CA8_bit at CAU_AESC_CA8.B15;
    sbit  CA816_CAU_AESC_CA8_bit at CAU_AESC_CA8.B16;
    sbit  CA817_CAU_AESC_CA8_bit at CAU_AESC_CA8.B17;
    sbit  CA818_CAU_AESC_CA8_bit at CAU_AESC_CA8.B18;
    sbit  CA819_CAU_AESC_CA8_bit at CAU_AESC_CA8.B19;
    sbit  CA820_CAU_AESC_CA8_bit at CAU_AESC_CA8.B20;
    sbit  CA821_CAU_AESC_CA8_bit at CAU_AESC_CA8.B21;
    sbit  CA822_CAU_AESC_CA8_bit at CAU_AESC_CA8.B22;
    sbit  CA823_CAU_AESC_CA8_bit at CAU_AESC_CA8.B23;
    sbit  CA824_CAU_AESC_CA8_bit at CAU_AESC_CA8.B24;
    sbit  CA825_CAU_AESC_CA8_bit at CAU_AESC_CA8.B25;
    sbit  CA826_CAU_AESC_CA8_bit at CAU_AESC_CA8.B26;
    sbit  CA827_CAU_AESC_CA8_bit at CAU_AESC_CA8.B27;
    sbit  CA828_CAU_AESC_CA8_bit at CAU_AESC_CA8.B28;
    sbit  CA829_CAU_AESC_CA8_bit at CAU_AESC_CA8.B29;
    sbit  CA830_CAU_AESC_CA8_bit at CAU_AESC_CA8.B30;
    sbit  CA831_CAU_AESC_CA8_bit at CAU_AESC_CA8.B31;

sfr far unsigned long   volatile CAU_AESIC_CASR       absolute 0xE0081B40;
    sbit  IC_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B0;
    sbit  DPE_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B1;
    sbit  VER0_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B28;
    sbit  VER1_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B29;
    sbit  VER2_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B30;
    sbit  VER3_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B31;

sfr far unsigned long   volatile CAU_AESIC_CAA        absolute 0xE0081B44;
    sbit  ACC0_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B0;
    sbit  ACC1_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B1;
    sbit  ACC2_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B2;
    sbit  ACC3_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B3;
    sbit  ACC4_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B4;
    sbit  ACC5_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B5;
    sbit  ACC6_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B6;
    sbit  ACC7_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B7;
    sbit  ACC8_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B8;
    sbit  ACC9_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B9;
    sbit  ACC10_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B10;
    sbit  ACC11_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B11;
    sbit  ACC12_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B12;
    sbit  ACC13_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B13;
    sbit  ACC14_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B14;
    sbit  ACC15_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B15;
    sbit  ACC16_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B16;
    sbit  ACC17_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B17;
    sbit  ACC18_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B18;
    sbit  ACC19_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B19;
    sbit  ACC20_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B20;
    sbit  ACC21_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B21;
    sbit  ACC22_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B22;
    sbit  ACC23_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B23;
    sbit  ACC24_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B24;
    sbit  ACC25_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B25;
    sbit  ACC26_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B26;
    sbit  ACC27_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B27;
    sbit  ACC28_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B28;
    sbit  ACC29_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B29;
    sbit  ACC30_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B30;
    sbit  ACC31_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B31;

sfr far unsigned long   volatile CAU_AESIC_CA0        absolute 0xE0081B48;
    sbit  CA00_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B0;
    sbit  CA01_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B1;
    sbit  CA02_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B2;
    sbit  CA03_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B3;
    sbit  CA04_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B4;
    sbit  CA05_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B5;
    sbit  CA06_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B6;
    sbit  CA07_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B7;
    sbit  CA08_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B8;
    sbit  CA09_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B9;
    sbit  CA010_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B10;
    sbit  CA011_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B11;
    sbit  CA012_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B12;
    sbit  CA013_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B13;
    sbit  CA014_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B14;
    sbit  CA015_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B15;
    sbit  CA016_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B16;
    sbit  CA017_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B17;
    sbit  CA018_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B18;
    sbit  CA019_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B19;
    sbit  CA020_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B20;
    sbit  CA021_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B21;
    sbit  CA022_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B22;
    sbit  CA023_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B23;
    sbit  CA024_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B24;
    sbit  CA025_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B25;
    sbit  CA026_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B26;
    sbit  CA027_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B27;
    sbit  CA028_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B28;
    sbit  CA029_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B29;
    sbit  CA030_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B30;
    sbit  CA031_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B31;

sfr far unsigned long   volatile CAU_AESIC_CA1        absolute 0xE0081B4C;
    sbit  CA10_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B0;
    sbit  CA11_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B1;
    sbit  CA12_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B2;
    sbit  CA13_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B3;
    sbit  CA14_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B4;
    sbit  CA15_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B5;
    sbit  CA16_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B6;
    sbit  CA17_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B7;
    sbit  CA18_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B8;
    sbit  CA19_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B9;
    sbit  CA110_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B10;
    sbit  CA111_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B11;
    sbit  CA112_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B12;
    sbit  CA113_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B13;
    sbit  CA114_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B14;
    sbit  CA115_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B15;
    sbit  CA116_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B16;
    sbit  CA117_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B17;
    sbit  CA118_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B18;
    sbit  CA119_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B19;
    sbit  CA120_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B20;
    sbit  CA121_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B21;
    sbit  CA122_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B22;
    sbit  CA123_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B23;
    sbit  CA124_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B24;
    sbit  CA125_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B25;
    sbit  CA126_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B26;
    sbit  CA127_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B27;
    sbit  CA128_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B28;
    sbit  CA129_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B29;
    sbit  CA130_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B30;
    sbit  CA131_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B31;

sfr far unsigned long   volatile CAU_AESIC_CA2        absolute 0xE0081B50;
    sbit  CA20_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B0;
    sbit  CA21_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B1;
    sbit  CA22_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B2;
    sbit  CA23_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B3;
    sbit  CA24_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B4;
    sbit  CA25_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B5;
    sbit  CA26_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B6;
    sbit  CA27_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B7;
    sbit  CA28_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B8;
    sbit  CA29_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B9;
    sbit  CA210_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B10;
    sbit  CA211_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B11;
    sbit  CA212_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B12;
    sbit  CA213_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B13;
    sbit  CA214_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B14;
    sbit  CA215_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B15;
    sbit  CA216_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B16;
    sbit  CA217_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B17;
    sbit  CA218_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B18;
    sbit  CA219_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B19;
    sbit  CA220_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B20;
    sbit  CA221_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B21;
    sbit  CA222_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B22;
    sbit  CA223_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B23;
    sbit  CA224_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B24;
    sbit  CA225_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B25;
    sbit  CA226_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B26;
    sbit  CA227_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B27;
    sbit  CA228_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B28;
    sbit  CA229_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B29;
    sbit  CA230_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B30;
    sbit  CA231_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B31;

sfr far unsigned long   volatile CAU_AESIC_CA3        absolute 0xE0081B54;
    sbit  CA30_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B0;
    sbit  CA31_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B1;
    sbit  CA32_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B2;
    sbit  CA33_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B3;
    sbit  CA34_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B4;
    sbit  CA35_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B5;
    sbit  CA36_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B6;
    sbit  CA37_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B7;
    sbit  CA38_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B8;
    sbit  CA39_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B9;
    sbit  CA310_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B10;
    sbit  CA311_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B11;
    sbit  CA312_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B12;
    sbit  CA313_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B13;
    sbit  CA314_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B14;
    sbit  CA315_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B15;
    sbit  CA316_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B16;
    sbit  CA317_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B17;
    sbit  CA318_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B18;
    sbit  CA319_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B19;
    sbit  CA320_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B20;
    sbit  CA321_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B21;
    sbit  CA322_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B22;
    sbit  CA323_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B23;
    sbit  CA324_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B24;
    sbit  CA325_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B25;
    sbit  CA326_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B26;
    sbit  CA327_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B27;
    sbit  CA328_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B28;
    sbit  CA329_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B29;
    sbit  CA330_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B30;
    sbit  CA331_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B31;

sfr far unsigned long   volatile CAU_AESIC_CA4        absolute 0xE0081B58;
    sbit  CA40_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B0;
    sbit  CA41_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B1;
    sbit  CA42_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B2;
    sbit  CA43_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B3;
    sbit  CA44_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B4;
    sbit  CA45_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B5;
    sbit  CA46_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B6;
    sbit  CA47_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B7;
    sbit  CA48_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B8;
    sbit  CA49_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B9;
    sbit  CA410_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B10;
    sbit  CA411_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B11;
    sbit  CA412_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B12;
    sbit  CA413_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B13;
    sbit  CA414_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B14;
    sbit  CA415_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B15;
    sbit  CA416_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B16;
    sbit  CA417_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B17;
    sbit  CA418_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B18;
    sbit  CA419_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B19;
    sbit  CA420_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B20;
    sbit  CA421_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B21;
    sbit  CA422_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B22;
    sbit  CA423_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B23;
    sbit  CA424_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B24;
    sbit  CA425_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B25;
    sbit  CA426_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B26;
    sbit  CA427_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B27;
    sbit  CA428_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B28;
    sbit  CA429_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B29;
    sbit  CA430_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B30;
    sbit  CA431_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B31;

sfr far unsigned long   volatile CAU_AESIC_CA5        absolute 0xE0081B5C;
    sbit  CA50_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B0;
    sbit  CA51_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B1;
    sbit  CA52_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B2;
    sbit  CA53_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B3;
    sbit  CA54_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B4;
    sbit  CA55_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B5;
    sbit  CA56_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B6;
    sbit  CA57_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B7;
    sbit  CA58_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B8;
    sbit  CA59_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B9;
    sbit  CA510_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B10;
    sbit  CA511_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B11;
    sbit  CA512_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B12;
    sbit  CA513_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B13;
    sbit  CA514_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B14;
    sbit  CA515_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B15;
    sbit  CA516_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B16;
    sbit  CA517_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B17;
    sbit  CA518_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B18;
    sbit  CA519_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B19;
    sbit  CA520_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B20;
    sbit  CA521_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B21;
    sbit  CA522_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B22;
    sbit  CA523_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B23;
    sbit  CA524_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B24;
    sbit  CA525_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B25;
    sbit  CA526_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B26;
    sbit  CA527_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B27;
    sbit  CA528_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B28;
    sbit  CA529_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B29;
    sbit  CA530_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B30;
    sbit  CA531_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B31;

sfr far unsigned long   volatile CAU_AESIC_CA6        absolute 0xE0081B60;
    sbit  CA60_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B0;
    sbit  CA61_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B1;
    sbit  CA62_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B2;
    sbit  CA63_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B3;
    sbit  CA64_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B4;
    sbit  CA65_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B5;
    sbit  CA66_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B6;
    sbit  CA67_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B7;
    sbit  CA68_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B8;
    sbit  CA69_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B9;
    sbit  CA610_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B10;
    sbit  CA611_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B11;
    sbit  CA612_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B12;
    sbit  CA613_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B13;
    sbit  CA614_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B14;
    sbit  CA615_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B15;
    sbit  CA616_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B16;
    sbit  CA617_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B17;
    sbit  CA618_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B18;
    sbit  CA619_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B19;
    sbit  CA620_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B20;
    sbit  CA621_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B21;
    sbit  CA622_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B22;
    sbit  CA623_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B23;
    sbit  CA624_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B24;
    sbit  CA625_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B25;
    sbit  CA626_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B26;
    sbit  CA627_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B27;
    sbit  CA628_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B28;
    sbit  CA629_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B29;
    sbit  CA630_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B30;
    sbit  CA631_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B31;

sfr far unsigned long   volatile CAU_AESIC_CA7        absolute 0xE0081B64;
    sbit  CA70_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B0;
    sbit  CA71_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B1;
    sbit  CA72_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B2;
    sbit  CA73_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B3;
    sbit  CA74_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B4;
    sbit  CA75_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B5;
    sbit  CA76_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B6;
    sbit  CA77_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B7;
    sbit  CA78_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B8;
    sbit  CA79_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B9;
    sbit  CA710_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B10;
    sbit  CA711_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B11;
    sbit  CA712_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B12;
    sbit  CA713_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B13;
    sbit  CA714_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B14;
    sbit  CA715_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B15;
    sbit  CA716_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B16;
    sbit  CA717_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B17;
    sbit  CA718_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B18;
    sbit  CA719_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B19;
    sbit  CA720_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B20;
    sbit  CA721_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B21;
    sbit  CA722_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B22;
    sbit  CA723_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B23;
    sbit  CA724_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B24;
    sbit  CA725_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B25;
    sbit  CA726_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B26;
    sbit  CA727_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B27;
    sbit  CA728_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B28;
    sbit  CA729_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B29;
    sbit  CA730_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B30;
    sbit  CA731_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B31;

sfr far unsigned long   volatile CAU_AESIC_CA8        absolute 0xE0081B68;
    sbit  CA80_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B0;
    sbit  CA81_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B1;
    sbit  CA82_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B2;
    sbit  CA83_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B3;
    sbit  CA84_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B4;
    sbit  CA85_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B5;
    sbit  CA86_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B6;
    sbit  CA87_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B7;
    sbit  CA88_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B8;
    sbit  CA89_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B9;
    sbit  CA810_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B10;
    sbit  CA811_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B11;
    sbit  CA812_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B12;
    sbit  CA813_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B13;
    sbit  CA814_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B14;
    sbit  CA815_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B15;
    sbit  CA816_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B16;
    sbit  CA817_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B17;
    sbit  CA818_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B18;
    sbit  CA819_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B19;
    sbit  CA820_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B20;
    sbit  CA821_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B21;
    sbit  CA822_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B22;
    sbit  CA823_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B23;
    sbit  CA824_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B24;
    sbit  CA825_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B25;
    sbit  CA826_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B26;
    sbit  CA827_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B27;
    sbit  CA828_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B28;
    sbit  CA829_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B29;
    sbit  CA830_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B30;
    sbit  CA831_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B31;

sfr far unsigned long   volatile NVIC_ICTR            absolute 0xE000E004;
    const register unsigned short int INTLINESNUM0 = 0;
    sbit  INTLINESNUM0_bit at NVIC_ICTR.B0;
    const register unsigned short int INTLINESNUM1 = 1;
    sbit  INTLINESNUM1_bit at NVIC_ICTR.B1;
    const register unsigned short int INTLINESNUM2 = 2;
    sbit  INTLINESNUM2_bit at NVIC_ICTR.B2;
    const register unsigned short int INTLINESNUM3 = 3;
    sbit  INTLINESNUM3_bit at NVIC_ICTR.B3;

sfr far unsigned long   volatile NVIC_STIR            absolute 0xE000EF00;
    const register unsigned short int INTID0 = 0;
    sbit  INTID0_bit at NVIC_STIR.B0;
    const register unsigned short int INTID1 = 1;
    sbit  INTID1_bit at NVIC_STIR.B1;
    const register unsigned short int INTID2 = 2;
    sbit  INTID2_bit at NVIC_STIR.B2;
    const register unsigned short int INTID3 = 3;
    sbit  INTID3_bit at NVIC_STIR.B3;
    const register unsigned short int INTID4 = 4;
    sbit  INTID4_bit at NVIC_STIR.B4;
    const register unsigned short int INTID5 = 5;
    sbit  INTID5_bit at NVIC_STIR.B5;
    const register unsigned short int INTID6 = 6;
    sbit  INTID6_bit at NVIC_STIR.B6;
    const register unsigned short int INTID7 = 7;
    sbit  INTID7_bit at NVIC_STIR.B7;
    const register unsigned short int INTID8 = 8;
    sbit  INTID8_bit at NVIC_STIR.B8;

sfr far unsigned long   volatile NVIC_ISER0           absolute 0xE000E100;
    const register unsigned short int SETENA0 = 0;
    sbit  SETENA0_bit at NVIC_ISER0.B0;
    const register unsigned short int SETENA1 = 1;
    sbit  SETENA1_bit at NVIC_ISER0.B1;
    const register unsigned short int SETENA2 = 2;
    sbit  SETENA2_bit at NVIC_ISER0.B2;
    const register unsigned short int SETENA3 = 3;
    sbit  SETENA3_bit at NVIC_ISER0.B3;
    const register unsigned short int SETENA4 = 4;
    sbit  SETENA4_bit at NVIC_ISER0.B4;
    const register unsigned short int SETENA5 = 5;
    sbit  SETENA5_bit at NVIC_ISER0.B5;
    const register unsigned short int SETENA6 = 6;
    sbit  SETENA6_bit at NVIC_ISER0.B6;
    const register unsigned short int SETENA7 = 7;
    sbit  SETENA7_bit at NVIC_ISER0.B7;
    const register unsigned short int SETENA8 = 8;
    sbit  SETENA8_bit at NVIC_ISER0.B8;
    const register unsigned short int SETENA9 = 9;
    sbit  SETENA9_bit at NVIC_ISER0.B9;
    const register unsigned short int SETENA10 = 10;
    sbit  SETENA10_bit at NVIC_ISER0.B10;
    const register unsigned short int SETENA11 = 11;
    sbit  SETENA11_bit at NVIC_ISER0.B11;
    const register unsigned short int SETENA12 = 12;
    sbit  SETENA12_bit at NVIC_ISER0.B12;
    const register unsigned short int SETENA13 = 13;
    sbit  SETENA13_bit at NVIC_ISER0.B13;
    const register unsigned short int SETENA14 = 14;
    sbit  SETENA14_bit at NVIC_ISER0.B14;
    const register unsigned short int SETENA15 = 15;
    sbit  SETENA15_bit at NVIC_ISER0.B15;
    const register unsigned short int SETENA16 = 16;
    sbit  SETENA16_bit at NVIC_ISER0.B16;
    const register unsigned short int SETENA17 = 17;
    sbit  SETENA17_bit at NVIC_ISER0.B17;
    const register unsigned short int SETENA18 = 18;
    sbit  SETENA18_bit at NVIC_ISER0.B18;
    const register unsigned short int SETENA19 = 19;
    sbit  SETENA19_bit at NVIC_ISER0.B19;
    const register unsigned short int SETENA20 = 20;
    sbit  SETENA20_bit at NVIC_ISER0.B20;
    const register unsigned short int SETENA21 = 21;
    sbit  SETENA21_bit at NVIC_ISER0.B21;
    const register unsigned short int SETENA22 = 22;
    sbit  SETENA22_bit at NVIC_ISER0.B22;
    const register unsigned short int SETENA23 = 23;
    sbit  SETENA23_bit at NVIC_ISER0.B23;
    const register unsigned short int SETENA24 = 24;
    sbit  SETENA24_bit at NVIC_ISER0.B24;
    const register unsigned short int SETENA25 = 25;
    sbit  SETENA25_bit at NVIC_ISER0.B25;
    const register unsigned short int SETENA26 = 26;
    sbit  SETENA26_bit at NVIC_ISER0.B26;
    const register unsigned short int SETENA27 = 27;
    sbit  SETENA27_bit at NVIC_ISER0.B27;
    const register unsigned short int SETENA28 = 28;
    sbit  SETENA28_bit at NVIC_ISER0.B28;
    const register unsigned short int SETENA29 = 29;
    sbit  SETENA29_bit at NVIC_ISER0.B29;
    const register unsigned short int SETENA30 = 30;
    sbit  SETENA30_bit at NVIC_ISER0.B30;
    const register unsigned short int SETENA31 = 31;
    sbit  SETENA31_bit at NVIC_ISER0.B31;

sfr far unsigned long   volatile NVIC_ISER1           absolute 0xE000E104;
    sbit  SETENA0_NVIC_ISER1_bit at NVIC_ISER1.B0;
    sbit  SETENA1_NVIC_ISER1_bit at NVIC_ISER1.B1;
    sbit  SETENA2_NVIC_ISER1_bit at NVIC_ISER1.B2;
    sbit  SETENA3_NVIC_ISER1_bit at NVIC_ISER1.B3;
    sbit  SETENA4_NVIC_ISER1_bit at NVIC_ISER1.B4;
    sbit  SETENA5_NVIC_ISER1_bit at NVIC_ISER1.B5;
    sbit  SETENA6_NVIC_ISER1_bit at NVIC_ISER1.B6;
    sbit  SETENA7_NVIC_ISER1_bit at NVIC_ISER1.B7;
    sbit  SETENA8_NVIC_ISER1_bit at NVIC_ISER1.B8;
    sbit  SETENA9_NVIC_ISER1_bit at NVIC_ISER1.B9;
    sbit  SETENA10_NVIC_ISER1_bit at NVIC_ISER1.B10;
    sbit  SETENA11_NVIC_ISER1_bit at NVIC_ISER1.B11;
    sbit  SETENA12_NVIC_ISER1_bit at NVIC_ISER1.B12;
    sbit  SETENA13_NVIC_ISER1_bit at NVIC_ISER1.B13;
    sbit  SETENA14_NVIC_ISER1_bit at NVIC_ISER1.B14;
    sbit  SETENA15_NVIC_ISER1_bit at NVIC_ISER1.B15;
    sbit  SETENA16_NVIC_ISER1_bit at NVIC_ISER1.B16;
    sbit  SETENA17_NVIC_ISER1_bit at NVIC_ISER1.B17;
    sbit  SETENA18_NVIC_ISER1_bit at NVIC_ISER1.B18;
    sbit  SETENA19_NVIC_ISER1_bit at NVIC_ISER1.B19;
    sbit  SETENA20_NVIC_ISER1_bit at NVIC_ISER1.B20;
    sbit  SETENA21_NVIC_ISER1_bit at NVIC_ISER1.B21;
    sbit  SETENA22_NVIC_ISER1_bit at NVIC_ISER1.B22;
    sbit  SETENA23_NVIC_ISER1_bit at NVIC_ISER1.B23;
    sbit  SETENA24_NVIC_ISER1_bit at NVIC_ISER1.B24;
    sbit  SETENA25_NVIC_ISER1_bit at NVIC_ISER1.B25;
    sbit  SETENA26_NVIC_ISER1_bit at NVIC_ISER1.B26;
    sbit  SETENA27_NVIC_ISER1_bit at NVIC_ISER1.B27;
    sbit  SETENA28_NVIC_ISER1_bit at NVIC_ISER1.B28;
    sbit  SETENA29_NVIC_ISER1_bit at NVIC_ISER1.B29;
    sbit  SETENA30_NVIC_ISER1_bit at NVIC_ISER1.B30;
    sbit  SETENA31_NVIC_ISER1_bit at NVIC_ISER1.B31;

sfr far unsigned long   volatile NVIC_ISER2           absolute 0xE000E108;
    sbit  SETENA0_NVIC_ISER2_bit at NVIC_ISER2.B0;
    sbit  SETENA1_NVIC_ISER2_bit at NVIC_ISER2.B1;
    sbit  SETENA2_NVIC_ISER2_bit at NVIC_ISER2.B2;
    sbit  SETENA3_NVIC_ISER2_bit at NVIC_ISER2.B3;
    sbit  SETENA4_NVIC_ISER2_bit at NVIC_ISER2.B4;
    sbit  SETENA5_NVIC_ISER2_bit at NVIC_ISER2.B5;
    sbit  SETENA6_NVIC_ISER2_bit at NVIC_ISER2.B6;
    sbit  SETENA7_NVIC_ISER2_bit at NVIC_ISER2.B7;
    sbit  SETENA8_NVIC_ISER2_bit at NVIC_ISER2.B8;
    sbit  SETENA9_NVIC_ISER2_bit at NVIC_ISER2.B9;
    sbit  SETENA10_NVIC_ISER2_bit at NVIC_ISER2.B10;
    sbit  SETENA11_NVIC_ISER2_bit at NVIC_ISER2.B11;
    sbit  SETENA12_NVIC_ISER2_bit at NVIC_ISER2.B12;
    sbit  SETENA13_NVIC_ISER2_bit at NVIC_ISER2.B13;
    sbit  SETENA14_NVIC_ISER2_bit at NVIC_ISER2.B14;
    sbit  SETENA15_NVIC_ISER2_bit at NVIC_ISER2.B15;
    sbit  SETENA16_NVIC_ISER2_bit at NVIC_ISER2.B16;
    sbit  SETENA17_NVIC_ISER2_bit at NVIC_ISER2.B17;
    sbit  SETENA18_NVIC_ISER2_bit at NVIC_ISER2.B18;
    sbit  SETENA19_NVIC_ISER2_bit at NVIC_ISER2.B19;
    sbit  SETENA20_NVIC_ISER2_bit at NVIC_ISER2.B20;
    sbit  SETENA21_NVIC_ISER2_bit at NVIC_ISER2.B21;
    sbit  SETENA22_NVIC_ISER2_bit at NVIC_ISER2.B22;
    sbit  SETENA23_NVIC_ISER2_bit at NVIC_ISER2.B23;
    sbit  SETENA24_NVIC_ISER2_bit at NVIC_ISER2.B24;
    sbit  SETENA25_NVIC_ISER2_bit at NVIC_ISER2.B25;
    sbit  SETENA26_NVIC_ISER2_bit at NVIC_ISER2.B26;
    sbit  SETENA27_NVIC_ISER2_bit at NVIC_ISER2.B27;
    sbit  SETENA28_NVIC_ISER2_bit at NVIC_ISER2.B28;
    sbit  SETENA29_NVIC_ISER2_bit at NVIC_ISER2.B29;
    sbit  SETENA30_NVIC_ISER2_bit at NVIC_ISER2.B30;
    sbit  SETENA31_NVIC_ISER2_bit at NVIC_ISER2.B31;

sfr far unsigned long   volatile NVIC_ISER3           absolute 0xE000E10C;
    sbit  SETENA0_NVIC_ISER3_bit at NVIC_ISER3.B0;
    sbit  SETENA1_NVIC_ISER3_bit at NVIC_ISER3.B1;
    sbit  SETENA2_NVIC_ISER3_bit at NVIC_ISER3.B2;
    sbit  SETENA3_NVIC_ISER3_bit at NVIC_ISER3.B3;
    sbit  SETENA4_NVIC_ISER3_bit at NVIC_ISER3.B4;
    sbit  SETENA5_NVIC_ISER3_bit at NVIC_ISER3.B5;
    sbit  SETENA6_NVIC_ISER3_bit at NVIC_ISER3.B6;
    sbit  SETENA7_NVIC_ISER3_bit at NVIC_ISER3.B7;
    sbit  SETENA8_NVIC_ISER3_bit at NVIC_ISER3.B8;
    sbit  SETENA9_NVIC_ISER3_bit at NVIC_ISER3.B9;
    sbit  SETENA10_NVIC_ISER3_bit at NVIC_ISER3.B10;
    sbit  SETENA11_NVIC_ISER3_bit at NVIC_ISER3.B11;
    sbit  SETENA12_NVIC_ISER3_bit at NVIC_ISER3.B12;
    sbit  SETENA13_NVIC_ISER3_bit at NVIC_ISER3.B13;
    sbit  SETENA14_NVIC_ISER3_bit at NVIC_ISER3.B14;
    sbit  SETENA15_NVIC_ISER3_bit at NVIC_ISER3.B15;
    sbit  SETENA16_NVIC_ISER3_bit at NVIC_ISER3.B16;
    sbit  SETENA17_NVIC_ISER3_bit at NVIC_ISER3.B17;
    sbit  SETENA18_NVIC_ISER3_bit at NVIC_ISER3.B18;
    sbit  SETENA19_NVIC_ISER3_bit at NVIC_ISER3.B19;
    sbit  SETENA20_NVIC_ISER3_bit at NVIC_ISER3.B20;
    sbit  SETENA21_NVIC_ISER3_bit at NVIC_ISER3.B21;
    sbit  SETENA22_NVIC_ISER3_bit at NVIC_ISER3.B22;
    sbit  SETENA23_NVIC_ISER3_bit at NVIC_ISER3.B23;
    sbit  SETENA24_NVIC_ISER3_bit at NVIC_ISER3.B24;
    sbit  SETENA25_NVIC_ISER3_bit at NVIC_ISER3.B25;
    sbit  SETENA26_NVIC_ISER3_bit at NVIC_ISER3.B26;
    sbit  SETENA27_NVIC_ISER3_bit at NVIC_ISER3.B27;
    sbit  SETENA28_NVIC_ISER3_bit at NVIC_ISER3.B28;
    sbit  SETENA29_NVIC_ISER3_bit at NVIC_ISER3.B29;
    sbit  SETENA30_NVIC_ISER3_bit at NVIC_ISER3.B30;
    sbit  SETENA31_NVIC_ISER3_bit at NVIC_ISER3.B31;

sfr far unsigned long   volatile NVIC_ISER4           absolute 0xE000E110;
    sbit  SETENA0_NVIC_ISER4_bit at NVIC_ISER4.B0;
    sbit  SETENA1_NVIC_ISER4_bit at NVIC_ISER4.B1;
    sbit  SETENA2_NVIC_ISER4_bit at NVIC_ISER4.B2;
    sbit  SETENA3_NVIC_ISER4_bit at NVIC_ISER4.B3;
    sbit  SETENA4_NVIC_ISER4_bit at NVIC_ISER4.B4;
    sbit  SETENA5_NVIC_ISER4_bit at NVIC_ISER4.B5;
    sbit  SETENA6_NVIC_ISER4_bit at NVIC_ISER4.B6;
    sbit  SETENA7_NVIC_ISER4_bit at NVIC_ISER4.B7;
    sbit  SETENA8_NVIC_ISER4_bit at NVIC_ISER4.B8;
    sbit  SETENA9_NVIC_ISER4_bit at NVIC_ISER4.B9;
    sbit  SETENA10_NVIC_ISER4_bit at NVIC_ISER4.B10;
    sbit  SETENA11_NVIC_ISER4_bit at NVIC_ISER4.B11;
    sbit  SETENA12_NVIC_ISER4_bit at NVIC_ISER4.B12;
    sbit  SETENA13_NVIC_ISER4_bit at NVIC_ISER4.B13;
    sbit  SETENA14_NVIC_ISER4_bit at NVIC_ISER4.B14;
    sbit  SETENA15_NVIC_ISER4_bit at NVIC_ISER4.B15;
    sbit  SETENA16_NVIC_ISER4_bit at NVIC_ISER4.B16;
    sbit  SETENA17_NVIC_ISER4_bit at NVIC_ISER4.B17;
    sbit  SETENA18_NVIC_ISER4_bit at NVIC_ISER4.B18;
    sbit  SETENA19_NVIC_ISER4_bit at NVIC_ISER4.B19;
    sbit  SETENA20_NVIC_ISER4_bit at NVIC_ISER4.B20;
    sbit  SETENA21_NVIC_ISER4_bit at NVIC_ISER4.B21;
    sbit  SETENA22_NVIC_ISER4_bit at NVIC_ISER4.B22;
    sbit  SETENA23_NVIC_ISER4_bit at NVIC_ISER4.B23;
    sbit  SETENA24_NVIC_ISER4_bit at NVIC_ISER4.B24;
    sbit  SETENA25_NVIC_ISER4_bit at NVIC_ISER4.B25;
    sbit  SETENA26_NVIC_ISER4_bit at NVIC_ISER4.B26;
    sbit  SETENA27_NVIC_ISER4_bit at NVIC_ISER4.B27;
    sbit  SETENA28_NVIC_ISER4_bit at NVIC_ISER4.B28;
    sbit  SETENA29_NVIC_ISER4_bit at NVIC_ISER4.B29;
    sbit  SETENA30_NVIC_ISER4_bit at NVIC_ISER4.B30;
    sbit  SETENA31_NVIC_ISER4_bit at NVIC_ISER4.B31;

sfr far unsigned long   volatile NVIC_ISER5           absolute 0xE000E114;
    sbit  SETENA0_NVIC_ISER5_bit at NVIC_ISER5.B0;
    sbit  SETENA1_NVIC_ISER5_bit at NVIC_ISER5.B1;
    sbit  SETENA2_NVIC_ISER5_bit at NVIC_ISER5.B2;
    sbit  SETENA3_NVIC_ISER5_bit at NVIC_ISER5.B3;
    sbit  SETENA4_NVIC_ISER5_bit at NVIC_ISER5.B4;
    sbit  SETENA5_NVIC_ISER5_bit at NVIC_ISER5.B5;
    sbit  SETENA6_NVIC_ISER5_bit at NVIC_ISER5.B6;
    sbit  SETENA7_NVIC_ISER5_bit at NVIC_ISER5.B7;
    sbit  SETENA8_NVIC_ISER5_bit at NVIC_ISER5.B8;
    sbit  SETENA9_NVIC_ISER5_bit at NVIC_ISER5.B9;
    sbit  SETENA10_NVIC_ISER5_bit at NVIC_ISER5.B10;
    sbit  SETENA11_NVIC_ISER5_bit at NVIC_ISER5.B11;
    sbit  SETENA12_NVIC_ISER5_bit at NVIC_ISER5.B12;
    sbit  SETENA13_NVIC_ISER5_bit at NVIC_ISER5.B13;
    sbit  SETENA14_NVIC_ISER5_bit at NVIC_ISER5.B14;
    sbit  SETENA15_NVIC_ISER5_bit at NVIC_ISER5.B15;
    sbit  SETENA16_NVIC_ISER5_bit at NVIC_ISER5.B16;
    sbit  SETENA17_NVIC_ISER5_bit at NVIC_ISER5.B17;
    sbit  SETENA18_NVIC_ISER5_bit at NVIC_ISER5.B18;
    sbit  SETENA19_NVIC_ISER5_bit at NVIC_ISER5.B19;
    sbit  SETENA20_NVIC_ISER5_bit at NVIC_ISER5.B20;
    sbit  SETENA21_NVIC_ISER5_bit at NVIC_ISER5.B21;
    sbit  SETENA22_NVIC_ISER5_bit at NVIC_ISER5.B22;
    sbit  SETENA23_NVIC_ISER5_bit at NVIC_ISER5.B23;
    sbit  SETENA24_NVIC_ISER5_bit at NVIC_ISER5.B24;
    sbit  SETENA25_NVIC_ISER5_bit at NVIC_ISER5.B25;
    sbit  SETENA26_NVIC_ISER5_bit at NVIC_ISER5.B26;
    sbit  SETENA27_NVIC_ISER5_bit at NVIC_ISER5.B27;
    sbit  SETENA28_NVIC_ISER5_bit at NVIC_ISER5.B28;
    sbit  SETENA29_NVIC_ISER5_bit at NVIC_ISER5.B29;
    sbit  SETENA30_NVIC_ISER5_bit at NVIC_ISER5.B30;
    sbit  SETENA31_NVIC_ISER5_bit at NVIC_ISER5.B31;

sfr far unsigned long   volatile NVIC_ISER6           absolute 0xE000E118;
    sbit  SETENA0_NVIC_ISER6_bit at NVIC_ISER6.B0;
    sbit  SETENA1_NVIC_ISER6_bit at NVIC_ISER6.B1;
    sbit  SETENA2_NVIC_ISER6_bit at NVIC_ISER6.B2;
    sbit  SETENA3_NVIC_ISER6_bit at NVIC_ISER6.B3;
    sbit  SETENA4_NVIC_ISER6_bit at NVIC_ISER6.B4;
    sbit  SETENA5_NVIC_ISER6_bit at NVIC_ISER6.B5;
    sbit  SETENA6_NVIC_ISER6_bit at NVIC_ISER6.B6;
    sbit  SETENA7_NVIC_ISER6_bit at NVIC_ISER6.B7;
    sbit  SETENA8_NVIC_ISER6_bit at NVIC_ISER6.B8;
    sbit  SETENA9_NVIC_ISER6_bit at NVIC_ISER6.B9;
    sbit  SETENA10_NVIC_ISER6_bit at NVIC_ISER6.B10;
    sbit  SETENA11_NVIC_ISER6_bit at NVIC_ISER6.B11;
    sbit  SETENA12_NVIC_ISER6_bit at NVIC_ISER6.B12;
    sbit  SETENA13_NVIC_ISER6_bit at NVIC_ISER6.B13;
    sbit  SETENA14_NVIC_ISER6_bit at NVIC_ISER6.B14;
    sbit  SETENA15_NVIC_ISER6_bit at NVIC_ISER6.B15;
    sbit  SETENA16_NVIC_ISER6_bit at NVIC_ISER6.B16;
    sbit  SETENA17_NVIC_ISER6_bit at NVIC_ISER6.B17;
    sbit  SETENA18_NVIC_ISER6_bit at NVIC_ISER6.B18;
    sbit  SETENA19_NVIC_ISER6_bit at NVIC_ISER6.B19;
    sbit  SETENA20_NVIC_ISER6_bit at NVIC_ISER6.B20;
    sbit  SETENA21_NVIC_ISER6_bit at NVIC_ISER6.B21;
    sbit  SETENA22_NVIC_ISER6_bit at NVIC_ISER6.B22;
    sbit  SETENA23_NVIC_ISER6_bit at NVIC_ISER6.B23;
    sbit  SETENA24_NVIC_ISER6_bit at NVIC_ISER6.B24;
    sbit  SETENA25_NVIC_ISER6_bit at NVIC_ISER6.B25;
    sbit  SETENA26_NVIC_ISER6_bit at NVIC_ISER6.B26;
    sbit  SETENA27_NVIC_ISER6_bit at NVIC_ISER6.B27;
    sbit  SETENA28_NVIC_ISER6_bit at NVIC_ISER6.B28;
    sbit  SETENA29_NVIC_ISER6_bit at NVIC_ISER6.B29;
    sbit  SETENA30_NVIC_ISER6_bit at NVIC_ISER6.B30;
    sbit  SETENA31_NVIC_ISER6_bit at NVIC_ISER6.B31;

sfr far unsigned long   volatile NVIC_ISER7           absolute 0xE000E11C;
    sbit  SETENA0_NVIC_ISER7_bit at NVIC_ISER7.B0;
    sbit  SETENA1_NVIC_ISER7_bit at NVIC_ISER7.B1;
    sbit  SETENA2_NVIC_ISER7_bit at NVIC_ISER7.B2;
    sbit  SETENA3_NVIC_ISER7_bit at NVIC_ISER7.B3;
    sbit  SETENA4_NVIC_ISER7_bit at NVIC_ISER7.B4;
    sbit  SETENA5_NVIC_ISER7_bit at NVIC_ISER7.B5;
    sbit  SETENA6_NVIC_ISER7_bit at NVIC_ISER7.B6;
    sbit  SETENA7_NVIC_ISER7_bit at NVIC_ISER7.B7;
    sbit  SETENA8_NVIC_ISER7_bit at NVIC_ISER7.B8;
    sbit  SETENA9_NVIC_ISER7_bit at NVIC_ISER7.B9;
    sbit  SETENA10_NVIC_ISER7_bit at NVIC_ISER7.B10;
    sbit  SETENA11_NVIC_ISER7_bit at NVIC_ISER7.B11;
    sbit  SETENA12_NVIC_ISER7_bit at NVIC_ISER7.B12;
    sbit  SETENA13_NVIC_ISER7_bit at NVIC_ISER7.B13;
    sbit  SETENA14_NVIC_ISER7_bit at NVIC_ISER7.B14;
    sbit  SETENA15_NVIC_ISER7_bit at NVIC_ISER7.B15;
    sbit  SETENA16_NVIC_ISER7_bit at NVIC_ISER7.B16;
    sbit  SETENA17_NVIC_ISER7_bit at NVIC_ISER7.B17;
    sbit  SETENA18_NVIC_ISER7_bit at NVIC_ISER7.B18;
    sbit  SETENA19_NVIC_ISER7_bit at NVIC_ISER7.B19;
    sbit  SETENA20_NVIC_ISER7_bit at NVIC_ISER7.B20;
    sbit  SETENA21_NVIC_ISER7_bit at NVIC_ISER7.B21;
    sbit  SETENA22_NVIC_ISER7_bit at NVIC_ISER7.B22;
    sbit  SETENA23_NVIC_ISER7_bit at NVIC_ISER7.B23;
    sbit  SETENA24_NVIC_ISER7_bit at NVIC_ISER7.B24;
    sbit  SETENA25_NVIC_ISER7_bit at NVIC_ISER7.B25;
    sbit  SETENA26_NVIC_ISER7_bit at NVIC_ISER7.B26;
    sbit  SETENA27_NVIC_ISER7_bit at NVIC_ISER7.B27;
    sbit  SETENA28_NVIC_ISER7_bit at NVIC_ISER7.B28;
    sbit  SETENA29_NVIC_ISER7_bit at NVIC_ISER7.B29;
    sbit  SETENA30_NVIC_ISER7_bit at NVIC_ISER7.B30;
    sbit  SETENA31_NVIC_ISER7_bit at NVIC_ISER7.B31;

sfr far unsigned long   volatile NVIC_ISER8           absolute 0xE000E120;
    sbit  SETENA0_NVIC_ISER8_bit at NVIC_ISER8.B0;
    sbit  SETENA1_NVIC_ISER8_bit at NVIC_ISER8.B1;
    sbit  SETENA2_NVIC_ISER8_bit at NVIC_ISER8.B2;
    sbit  SETENA3_NVIC_ISER8_bit at NVIC_ISER8.B3;
    sbit  SETENA4_NVIC_ISER8_bit at NVIC_ISER8.B4;
    sbit  SETENA5_NVIC_ISER8_bit at NVIC_ISER8.B5;
    sbit  SETENA6_NVIC_ISER8_bit at NVIC_ISER8.B6;
    sbit  SETENA7_NVIC_ISER8_bit at NVIC_ISER8.B7;
    sbit  SETENA8_NVIC_ISER8_bit at NVIC_ISER8.B8;
    sbit  SETENA9_NVIC_ISER8_bit at NVIC_ISER8.B9;
    sbit  SETENA10_NVIC_ISER8_bit at NVIC_ISER8.B10;
    sbit  SETENA11_NVIC_ISER8_bit at NVIC_ISER8.B11;
    sbit  SETENA12_NVIC_ISER8_bit at NVIC_ISER8.B12;
    sbit  SETENA13_NVIC_ISER8_bit at NVIC_ISER8.B13;
    sbit  SETENA14_NVIC_ISER8_bit at NVIC_ISER8.B14;
    sbit  SETENA15_NVIC_ISER8_bit at NVIC_ISER8.B15;
    sbit  SETENA16_NVIC_ISER8_bit at NVIC_ISER8.B16;
    sbit  SETENA17_NVIC_ISER8_bit at NVIC_ISER8.B17;
    sbit  SETENA18_NVIC_ISER8_bit at NVIC_ISER8.B18;
    sbit  SETENA19_NVIC_ISER8_bit at NVIC_ISER8.B19;
    sbit  SETENA20_NVIC_ISER8_bit at NVIC_ISER8.B20;
    sbit  SETENA21_NVIC_ISER8_bit at NVIC_ISER8.B21;
    sbit  SETENA22_NVIC_ISER8_bit at NVIC_ISER8.B22;
    sbit  SETENA23_NVIC_ISER8_bit at NVIC_ISER8.B23;
    sbit  SETENA24_NVIC_ISER8_bit at NVIC_ISER8.B24;
    sbit  SETENA25_NVIC_ISER8_bit at NVIC_ISER8.B25;
    sbit  SETENA26_NVIC_ISER8_bit at NVIC_ISER8.B26;
    sbit  SETENA27_NVIC_ISER8_bit at NVIC_ISER8.B27;
    sbit  SETENA28_NVIC_ISER8_bit at NVIC_ISER8.B28;
    sbit  SETENA29_NVIC_ISER8_bit at NVIC_ISER8.B29;
    sbit  SETENA30_NVIC_ISER8_bit at NVIC_ISER8.B30;
    sbit  SETENA31_NVIC_ISER8_bit at NVIC_ISER8.B31;

sfr far unsigned long   volatile NVIC_ISER9           absolute 0xE000E124;
    sbit  SETENA0_NVIC_ISER9_bit at NVIC_ISER9.B0;
    sbit  SETENA1_NVIC_ISER9_bit at NVIC_ISER9.B1;
    sbit  SETENA2_NVIC_ISER9_bit at NVIC_ISER9.B2;
    sbit  SETENA3_NVIC_ISER9_bit at NVIC_ISER9.B3;
    sbit  SETENA4_NVIC_ISER9_bit at NVIC_ISER9.B4;
    sbit  SETENA5_NVIC_ISER9_bit at NVIC_ISER9.B5;
    sbit  SETENA6_NVIC_ISER9_bit at NVIC_ISER9.B6;
    sbit  SETENA7_NVIC_ISER9_bit at NVIC_ISER9.B7;
    sbit  SETENA8_NVIC_ISER9_bit at NVIC_ISER9.B8;
    sbit  SETENA9_NVIC_ISER9_bit at NVIC_ISER9.B9;
    sbit  SETENA10_NVIC_ISER9_bit at NVIC_ISER9.B10;
    sbit  SETENA11_NVIC_ISER9_bit at NVIC_ISER9.B11;
    sbit  SETENA12_NVIC_ISER9_bit at NVIC_ISER9.B12;
    sbit  SETENA13_NVIC_ISER9_bit at NVIC_ISER9.B13;
    sbit  SETENA14_NVIC_ISER9_bit at NVIC_ISER9.B14;
    sbit  SETENA15_NVIC_ISER9_bit at NVIC_ISER9.B15;
    sbit  SETENA16_NVIC_ISER9_bit at NVIC_ISER9.B16;
    sbit  SETENA17_NVIC_ISER9_bit at NVIC_ISER9.B17;
    sbit  SETENA18_NVIC_ISER9_bit at NVIC_ISER9.B18;
    sbit  SETENA19_NVIC_ISER9_bit at NVIC_ISER9.B19;
    sbit  SETENA20_NVIC_ISER9_bit at NVIC_ISER9.B20;
    sbit  SETENA21_NVIC_ISER9_bit at NVIC_ISER9.B21;
    sbit  SETENA22_NVIC_ISER9_bit at NVIC_ISER9.B22;
    sbit  SETENA23_NVIC_ISER9_bit at NVIC_ISER9.B23;
    sbit  SETENA24_NVIC_ISER9_bit at NVIC_ISER9.B24;
    sbit  SETENA25_NVIC_ISER9_bit at NVIC_ISER9.B25;
    sbit  SETENA26_NVIC_ISER9_bit at NVIC_ISER9.B26;
    sbit  SETENA27_NVIC_ISER9_bit at NVIC_ISER9.B27;
    sbit  SETENA28_NVIC_ISER9_bit at NVIC_ISER9.B28;
    sbit  SETENA29_NVIC_ISER9_bit at NVIC_ISER9.B29;
    sbit  SETENA30_NVIC_ISER9_bit at NVIC_ISER9.B30;
    sbit  SETENA31_NVIC_ISER9_bit at NVIC_ISER9.B31;

sfr far unsigned long   volatile NVIC_ISER10          absolute 0xE000E128;
    sbit  SETENA0_NVIC_ISER10_bit at NVIC_ISER10.B0;
    sbit  SETENA1_NVIC_ISER10_bit at NVIC_ISER10.B1;
    sbit  SETENA2_NVIC_ISER10_bit at NVIC_ISER10.B2;
    sbit  SETENA3_NVIC_ISER10_bit at NVIC_ISER10.B3;
    sbit  SETENA4_NVIC_ISER10_bit at NVIC_ISER10.B4;
    sbit  SETENA5_NVIC_ISER10_bit at NVIC_ISER10.B5;
    sbit  SETENA6_NVIC_ISER10_bit at NVIC_ISER10.B6;
    sbit  SETENA7_NVIC_ISER10_bit at NVIC_ISER10.B7;
    sbit  SETENA8_NVIC_ISER10_bit at NVIC_ISER10.B8;
    sbit  SETENA9_NVIC_ISER10_bit at NVIC_ISER10.B9;
    sbit  SETENA10_NVIC_ISER10_bit at NVIC_ISER10.B10;
    sbit  SETENA11_NVIC_ISER10_bit at NVIC_ISER10.B11;
    sbit  SETENA12_NVIC_ISER10_bit at NVIC_ISER10.B12;
    sbit  SETENA13_NVIC_ISER10_bit at NVIC_ISER10.B13;
    sbit  SETENA14_NVIC_ISER10_bit at NVIC_ISER10.B14;
    sbit  SETENA15_NVIC_ISER10_bit at NVIC_ISER10.B15;
    sbit  SETENA16_NVIC_ISER10_bit at NVIC_ISER10.B16;
    sbit  SETENA17_NVIC_ISER10_bit at NVIC_ISER10.B17;
    sbit  SETENA18_NVIC_ISER10_bit at NVIC_ISER10.B18;
    sbit  SETENA19_NVIC_ISER10_bit at NVIC_ISER10.B19;
    sbit  SETENA20_NVIC_ISER10_bit at NVIC_ISER10.B20;
    sbit  SETENA21_NVIC_ISER10_bit at NVIC_ISER10.B21;
    sbit  SETENA22_NVIC_ISER10_bit at NVIC_ISER10.B22;
    sbit  SETENA23_NVIC_ISER10_bit at NVIC_ISER10.B23;
    sbit  SETENA24_NVIC_ISER10_bit at NVIC_ISER10.B24;
    sbit  SETENA25_NVIC_ISER10_bit at NVIC_ISER10.B25;
    sbit  SETENA26_NVIC_ISER10_bit at NVIC_ISER10.B26;
    sbit  SETENA27_NVIC_ISER10_bit at NVIC_ISER10.B27;
    sbit  SETENA28_NVIC_ISER10_bit at NVIC_ISER10.B28;
    sbit  SETENA29_NVIC_ISER10_bit at NVIC_ISER10.B29;
    sbit  SETENA30_NVIC_ISER10_bit at NVIC_ISER10.B30;
    sbit  SETENA31_NVIC_ISER10_bit at NVIC_ISER10.B31;

sfr far unsigned long   volatile NVIC_ISER11          absolute 0xE000E12C;
    sbit  SETENA0_NVIC_ISER11_bit at NVIC_ISER11.B0;
    sbit  SETENA1_NVIC_ISER11_bit at NVIC_ISER11.B1;
    sbit  SETENA2_NVIC_ISER11_bit at NVIC_ISER11.B2;
    sbit  SETENA3_NVIC_ISER11_bit at NVIC_ISER11.B3;
    sbit  SETENA4_NVIC_ISER11_bit at NVIC_ISER11.B4;
    sbit  SETENA5_NVIC_ISER11_bit at NVIC_ISER11.B5;
    sbit  SETENA6_NVIC_ISER11_bit at NVIC_ISER11.B6;
    sbit  SETENA7_NVIC_ISER11_bit at NVIC_ISER11.B7;
    sbit  SETENA8_NVIC_ISER11_bit at NVIC_ISER11.B8;
    sbit  SETENA9_NVIC_ISER11_bit at NVIC_ISER11.B9;
    sbit  SETENA10_NVIC_ISER11_bit at NVIC_ISER11.B10;
    sbit  SETENA11_NVIC_ISER11_bit at NVIC_ISER11.B11;
    sbit  SETENA12_NVIC_ISER11_bit at NVIC_ISER11.B12;
    sbit  SETENA13_NVIC_ISER11_bit at NVIC_ISER11.B13;
    sbit  SETENA14_NVIC_ISER11_bit at NVIC_ISER11.B14;
    sbit  SETENA15_NVIC_ISER11_bit at NVIC_ISER11.B15;
    sbit  SETENA16_NVIC_ISER11_bit at NVIC_ISER11.B16;
    sbit  SETENA17_NVIC_ISER11_bit at NVIC_ISER11.B17;
    sbit  SETENA18_NVIC_ISER11_bit at NVIC_ISER11.B18;
    sbit  SETENA19_NVIC_ISER11_bit at NVIC_ISER11.B19;
    sbit  SETENA20_NVIC_ISER11_bit at NVIC_ISER11.B20;
    sbit  SETENA21_NVIC_ISER11_bit at NVIC_ISER11.B21;
    sbit  SETENA22_NVIC_ISER11_bit at NVIC_ISER11.B22;
    sbit  SETENA23_NVIC_ISER11_bit at NVIC_ISER11.B23;
    sbit  SETENA24_NVIC_ISER11_bit at NVIC_ISER11.B24;
    sbit  SETENA25_NVIC_ISER11_bit at NVIC_ISER11.B25;
    sbit  SETENA26_NVIC_ISER11_bit at NVIC_ISER11.B26;
    sbit  SETENA27_NVIC_ISER11_bit at NVIC_ISER11.B27;
    sbit  SETENA28_NVIC_ISER11_bit at NVIC_ISER11.B28;
    sbit  SETENA29_NVIC_ISER11_bit at NVIC_ISER11.B29;
    sbit  SETENA30_NVIC_ISER11_bit at NVIC_ISER11.B30;
    sbit  SETENA31_NVIC_ISER11_bit at NVIC_ISER11.B31;

sfr far unsigned long   volatile NVIC_ISER12          absolute 0xE000E130;
    sbit  SETENA0_NVIC_ISER12_bit at NVIC_ISER12.B0;
    sbit  SETENA1_NVIC_ISER12_bit at NVIC_ISER12.B1;
    sbit  SETENA2_NVIC_ISER12_bit at NVIC_ISER12.B2;
    sbit  SETENA3_NVIC_ISER12_bit at NVIC_ISER12.B3;
    sbit  SETENA4_NVIC_ISER12_bit at NVIC_ISER12.B4;
    sbit  SETENA5_NVIC_ISER12_bit at NVIC_ISER12.B5;
    sbit  SETENA6_NVIC_ISER12_bit at NVIC_ISER12.B6;
    sbit  SETENA7_NVIC_ISER12_bit at NVIC_ISER12.B7;
    sbit  SETENA8_NVIC_ISER12_bit at NVIC_ISER12.B8;
    sbit  SETENA9_NVIC_ISER12_bit at NVIC_ISER12.B9;
    sbit  SETENA10_NVIC_ISER12_bit at NVIC_ISER12.B10;
    sbit  SETENA11_NVIC_ISER12_bit at NVIC_ISER12.B11;
    sbit  SETENA12_NVIC_ISER12_bit at NVIC_ISER12.B12;
    sbit  SETENA13_NVIC_ISER12_bit at NVIC_ISER12.B13;
    sbit  SETENA14_NVIC_ISER12_bit at NVIC_ISER12.B14;
    sbit  SETENA15_NVIC_ISER12_bit at NVIC_ISER12.B15;
    sbit  SETENA16_NVIC_ISER12_bit at NVIC_ISER12.B16;
    sbit  SETENA17_NVIC_ISER12_bit at NVIC_ISER12.B17;
    sbit  SETENA18_NVIC_ISER12_bit at NVIC_ISER12.B18;
    sbit  SETENA19_NVIC_ISER12_bit at NVIC_ISER12.B19;
    sbit  SETENA20_NVIC_ISER12_bit at NVIC_ISER12.B20;
    sbit  SETENA21_NVIC_ISER12_bit at NVIC_ISER12.B21;
    sbit  SETENA22_NVIC_ISER12_bit at NVIC_ISER12.B22;
    sbit  SETENA23_NVIC_ISER12_bit at NVIC_ISER12.B23;
    sbit  SETENA24_NVIC_ISER12_bit at NVIC_ISER12.B24;
    sbit  SETENA25_NVIC_ISER12_bit at NVIC_ISER12.B25;
    sbit  SETENA26_NVIC_ISER12_bit at NVIC_ISER12.B26;
    sbit  SETENA27_NVIC_ISER12_bit at NVIC_ISER12.B27;
    sbit  SETENA28_NVIC_ISER12_bit at NVIC_ISER12.B28;
    sbit  SETENA29_NVIC_ISER12_bit at NVIC_ISER12.B29;
    sbit  SETENA30_NVIC_ISER12_bit at NVIC_ISER12.B30;
    sbit  SETENA31_NVIC_ISER12_bit at NVIC_ISER12.B31;

sfr far unsigned long   volatile NVIC_ISER13          absolute 0xE000E134;
    sbit  SETENA0_NVIC_ISER13_bit at NVIC_ISER13.B0;
    sbit  SETENA1_NVIC_ISER13_bit at NVIC_ISER13.B1;
    sbit  SETENA2_NVIC_ISER13_bit at NVIC_ISER13.B2;
    sbit  SETENA3_NVIC_ISER13_bit at NVIC_ISER13.B3;
    sbit  SETENA4_NVIC_ISER13_bit at NVIC_ISER13.B4;
    sbit  SETENA5_NVIC_ISER13_bit at NVIC_ISER13.B5;
    sbit  SETENA6_NVIC_ISER13_bit at NVIC_ISER13.B6;
    sbit  SETENA7_NVIC_ISER13_bit at NVIC_ISER13.B7;
    sbit  SETENA8_NVIC_ISER13_bit at NVIC_ISER13.B8;
    sbit  SETENA9_NVIC_ISER13_bit at NVIC_ISER13.B9;
    sbit  SETENA10_NVIC_ISER13_bit at NVIC_ISER13.B10;
    sbit  SETENA11_NVIC_ISER13_bit at NVIC_ISER13.B11;
    sbit  SETENA12_NVIC_ISER13_bit at NVIC_ISER13.B12;
    sbit  SETENA13_NVIC_ISER13_bit at NVIC_ISER13.B13;
    sbit  SETENA14_NVIC_ISER13_bit at NVIC_ISER13.B14;
    sbit  SETENA15_NVIC_ISER13_bit at NVIC_ISER13.B15;
    sbit  SETENA16_NVIC_ISER13_bit at NVIC_ISER13.B16;
    sbit  SETENA17_NVIC_ISER13_bit at NVIC_ISER13.B17;
    sbit  SETENA18_NVIC_ISER13_bit at NVIC_ISER13.B18;
    sbit  SETENA19_NVIC_ISER13_bit at NVIC_ISER13.B19;
    sbit  SETENA20_NVIC_ISER13_bit at NVIC_ISER13.B20;
    sbit  SETENA21_NVIC_ISER13_bit at NVIC_ISER13.B21;
    sbit  SETENA22_NVIC_ISER13_bit at NVIC_ISER13.B22;
    sbit  SETENA23_NVIC_ISER13_bit at NVIC_ISER13.B23;
    sbit  SETENA24_NVIC_ISER13_bit at NVIC_ISER13.B24;
    sbit  SETENA25_NVIC_ISER13_bit at NVIC_ISER13.B25;
    sbit  SETENA26_NVIC_ISER13_bit at NVIC_ISER13.B26;
    sbit  SETENA27_NVIC_ISER13_bit at NVIC_ISER13.B27;
    sbit  SETENA28_NVIC_ISER13_bit at NVIC_ISER13.B28;
    sbit  SETENA29_NVIC_ISER13_bit at NVIC_ISER13.B29;
    sbit  SETENA30_NVIC_ISER13_bit at NVIC_ISER13.B30;
    sbit  SETENA31_NVIC_ISER13_bit at NVIC_ISER13.B31;

sfr far unsigned long   volatile NVIC_ISER14          absolute 0xE000E138;
    sbit  SETENA0_NVIC_ISER14_bit at NVIC_ISER14.B0;
    sbit  SETENA1_NVIC_ISER14_bit at NVIC_ISER14.B1;
    sbit  SETENA2_NVIC_ISER14_bit at NVIC_ISER14.B2;
    sbit  SETENA3_NVIC_ISER14_bit at NVIC_ISER14.B3;
    sbit  SETENA4_NVIC_ISER14_bit at NVIC_ISER14.B4;
    sbit  SETENA5_NVIC_ISER14_bit at NVIC_ISER14.B5;
    sbit  SETENA6_NVIC_ISER14_bit at NVIC_ISER14.B6;
    sbit  SETENA7_NVIC_ISER14_bit at NVIC_ISER14.B7;
    sbit  SETENA8_NVIC_ISER14_bit at NVIC_ISER14.B8;
    sbit  SETENA9_NVIC_ISER14_bit at NVIC_ISER14.B9;
    sbit  SETENA10_NVIC_ISER14_bit at NVIC_ISER14.B10;
    sbit  SETENA11_NVIC_ISER14_bit at NVIC_ISER14.B11;
    sbit  SETENA12_NVIC_ISER14_bit at NVIC_ISER14.B12;
    sbit  SETENA13_NVIC_ISER14_bit at NVIC_ISER14.B13;
    sbit  SETENA14_NVIC_ISER14_bit at NVIC_ISER14.B14;
    sbit  SETENA15_NVIC_ISER14_bit at NVIC_ISER14.B15;
    sbit  SETENA16_NVIC_ISER14_bit at NVIC_ISER14.B16;
    sbit  SETENA17_NVIC_ISER14_bit at NVIC_ISER14.B17;
    sbit  SETENA18_NVIC_ISER14_bit at NVIC_ISER14.B18;
    sbit  SETENA19_NVIC_ISER14_bit at NVIC_ISER14.B19;
    sbit  SETENA20_NVIC_ISER14_bit at NVIC_ISER14.B20;
    sbit  SETENA21_NVIC_ISER14_bit at NVIC_ISER14.B21;
    sbit  SETENA22_NVIC_ISER14_bit at NVIC_ISER14.B22;
    sbit  SETENA23_NVIC_ISER14_bit at NVIC_ISER14.B23;
    sbit  SETENA24_NVIC_ISER14_bit at NVIC_ISER14.B24;
    sbit  SETENA25_NVIC_ISER14_bit at NVIC_ISER14.B25;
    sbit  SETENA26_NVIC_ISER14_bit at NVIC_ISER14.B26;
    sbit  SETENA27_NVIC_ISER14_bit at NVIC_ISER14.B27;
    sbit  SETENA28_NVIC_ISER14_bit at NVIC_ISER14.B28;
    sbit  SETENA29_NVIC_ISER14_bit at NVIC_ISER14.B29;
    sbit  SETENA30_NVIC_ISER14_bit at NVIC_ISER14.B30;
    sbit  SETENA31_NVIC_ISER14_bit at NVIC_ISER14.B31;

sfr far unsigned long   volatile NVIC_ISER15          absolute 0xE000E13C;
    sbit  SETENA0_NVIC_ISER15_bit at NVIC_ISER15.B0;
    sbit  SETENA1_NVIC_ISER15_bit at NVIC_ISER15.B1;
    sbit  SETENA2_NVIC_ISER15_bit at NVIC_ISER15.B2;
    sbit  SETENA3_NVIC_ISER15_bit at NVIC_ISER15.B3;
    sbit  SETENA4_NVIC_ISER15_bit at NVIC_ISER15.B4;
    sbit  SETENA5_NVIC_ISER15_bit at NVIC_ISER15.B5;
    sbit  SETENA6_NVIC_ISER15_bit at NVIC_ISER15.B6;
    sbit  SETENA7_NVIC_ISER15_bit at NVIC_ISER15.B7;
    sbit  SETENA8_NVIC_ISER15_bit at NVIC_ISER15.B8;
    sbit  SETENA9_NVIC_ISER15_bit at NVIC_ISER15.B9;
    sbit  SETENA10_NVIC_ISER15_bit at NVIC_ISER15.B10;
    sbit  SETENA11_NVIC_ISER15_bit at NVIC_ISER15.B11;
    sbit  SETENA12_NVIC_ISER15_bit at NVIC_ISER15.B12;
    sbit  SETENA13_NVIC_ISER15_bit at NVIC_ISER15.B13;
    sbit  SETENA14_NVIC_ISER15_bit at NVIC_ISER15.B14;
    sbit  SETENA15_NVIC_ISER15_bit at NVIC_ISER15.B15;
    sbit  SETENA16_NVIC_ISER15_bit at NVIC_ISER15.B16;
    sbit  SETENA17_NVIC_ISER15_bit at NVIC_ISER15.B17;
    sbit  SETENA18_NVIC_ISER15_bit at NVIC_ISER15.B18;
    sbit  SETENA19_NVIC_ISER15_bit at NVIC_ISER15.B19;
    sbit  SETENA20_NVIC_ISER15_bit at NVIC_ISER15.B20;
    sbit  SETENA21_NVIC_ISER15_bit at NVIC_ISER15.B21;
    sbit  SETENA22_NVIC_ISER15_bit at NVIC_ISER15.B22;
    sbit  SETENA23_NVIC_ISER15_bit at NVIC_ISER15.B23;
    sbit  SETENA24_NVIC_ISER15_bit at NVIC_ISER15.B24;
    sbit  SETENA25_NVIC_ISER15_bit at NVIC_ISER15.B25;
    sbit  SETENA26_NVIC_ISER15_bit at NVIC_ISER15.B26;
    sbit  SETENA27_NVIC_ISER15_bit at NVIC_ISER15.B27;
    sbit  SETENA28_NVIC_ISER15_bit at NVIC_ISER15.B28;
    sbit  SETENA29_NVIC_ISER15_bit at NVIC_ISER15.B29;
    sbit  SETENA30_NVIC_ISER15_bit at NVIC_ISER15.B30;
    sbit  SETENA31_NVIC_ISER15_bit at NVIC_ISER15.B31;

sfr far unsigned long   volatile NVIC_ICER0           absolute 0xE000E180;
    const register unsigned short int CLRENA0 = 0;
    sbit  CLRENA0_bit at NVIC_ICER0.B0;
    const register unsigned short int CLRENA1 = 1;
    sbit  CLRENA1_bit at NVIC_ICER0.B1;
    const register unsigned short int CLRENA2 = 2;
    sbit  CLRENA2_bit at NVIC_ICER0.B2;
    const register unsigned short int CLRENA3 = 3;
    sbit  CLRENA3_bit at NVIC_ICER0.B3;
    const register unsigned short int CLRENA4 = 4;
    sbit  CLRENA4_bit at NVIC_ICER0.B4;
    const register unsigned short int CLRENA5 = 5;
    sbit  CLRENA5_bit at NVIC_ICER0.B5;
    const register unsigned short int CLRENA6 = 6;
    sbit  CLRENA6_bit at NVIC_ICER0.B6;
    const register unsigned short int CLRENA7 = 7;
    sbit  CLRENA7_bit at NVIC_ICER0.B7;
    const register unsigned short int CLRENA8 = 8;
    sbit  CLRENA8_bit at NVIC_ICER0.B8;
    const register unsigned short int CLRENA9 = 9;
    sbit  CLRENA9_bit at NVIC_ICER0.B9;
    const register unsigned short int CLRENA10 = 10;
    sbit  CLRENA10_bit at NVIC_ICER0.B10;
    const register unsigned short int CLRENA11 = 11;
    sbit  CLRENA11_bit at NVIC_ICER0.B11;
    const register unsigned short int CLRENA12 = 12;
    sbit  CLRENA12_bit at NVIC_ICER0.B12;
    const register unsigned short int CLRENA13 = 13;
    sbit  CLRENA13_bit at NVIC_ICER0.B13;
    const register unsigned short int CLRENA14 = 14;
    sbit  CLRENA14_bit at NVIC_ICER0.B14;
    const register unsigned short int CLRENA15 = 15;
    sbit  CLRENA15_bit at NVIC_ICER0.B15;
    const register unsigned short int CLRENA16 = 16;
    sbit  CLRENA16_bit at NVIC_ICER0.B16;
    const register unsigned short int CLRENA17 = 17;
    sbit  CLRENA17_bit at NVIC_ICER0.B17;
    const register unsigned short int CLRENA18 = 18;
    sbit  CLRENA18_bit at NVIC_ICER0.B18;
    const register unsigned short int CLRENA19 = 19;
    sbit  CLRENA19_bit at NVIC_ICER0.B19;
    const register unsigned short int CLRENA20 = 20;
    sbit  CLRENA20_bit at NVIC_ICER0.B20;
    const register unsigned short int CLRENA21 = 21;
    sbit  CLRENA21_bit at NVIC_ICER0.B21;
    const register unsigned short int CLRENA22 = 22;
    sbit  CLRENA22_bit at NVIC_ICER0.B22;
    const register unsigned short int CLRENA23 = 23;
    sbit  CLRENA23_bit at NVIC_ICER0.B23;
    const register unsigned short int CLRENA24 = 24;
    sbit  CLRENA24_bit at NVIC_ICER0.B24;
    const register unsigned short int CLRENA25 = 25;
    sbit  CLRENA25_bit at NVIC_ICER0.B25;
    const register unsigned short int CLRENA26 = 26;
    sbit  CLRENA26_bit at NVIC_ICER0.B26;
    const register unsigned short int CLRENA27 = 27;
    sbit  CLRENA27_bit at NVIC_ICER0.B27;
    const register unsigned short int CLRENA28 = 28;
    sbit  CLRENA28_bit at NVIC_ICER0.B28;
    const register unsigned short int CLRENA29 = 29;
    sbit  CLRENA29_bit at NVIC_ICER0.B29;
    const register unsigned short int CLRENA30 = 30;
    sbit  CLRENA30_bit at NVIC_ICER0.B30;
    const register unsigned short int CLRENA31 = 31;
    sbit  CLRENA31_bit at NVIC_ICER0.B31;

sfr far unsigned long   volatile NVIC_ICER1           absolute 0xE000E184;
    sbit  CLRENA0_NVIC_ICER1_bit at NVIC_ICER1.B0;
    sbit  CLRENA1_NVIC_ICER1_bit at NVIC_ICER1.B1;
    sbit  CLRENA2_NVIC_ICER1_bit at NVIC_ICER1.B2;
    sbit  CLRENA3_NVIC_ICER1_bit at NVIC_ICER1.B3;
    sbit  CLRENA4_NVIC_ICER1_bit at NVIC_ICER1.B4;
    sbit  CLRENA5_NVIC_ICER1_bit at NVIC_ICER1.B5;
    sbit  CLRENA6_NVIC_ICER1_bit at NVIC_ICER1.B6;
    sbit  CLRENA7_NVIC_ICER1_bit at NVIC_ICER1.B7;
    sbit  CLRENA8_NVIC_ICER1_bit at NVIC_ICER1.B8;
    sbit  CLRENA9_NVIC_ICER1_bit at NVIC_ICER1.B9;
    sbit  CLRENA10_NVIC_ICER1_bit at NVIC_ICER1.B10;
    sbit  CLRENA11_NVIC_ICER1_bit at NVIC_ICER1.B11;
    sbit  CLRENA12_NVIC_ICER1_bit at NVIC_ICER1.B12;
    sbit  CLRENA13_NVIC_ICER1_bit at NVIC_ICER1.B13;
    sbit  CLRENA14_NVIC_ICER1_bit at NVIC_ICER1.B14;
    sbit  CLRENA15_NVIC_ICER1_bit at NVIC_ICER1.B15;
    sbit  CLRENA16_NVIC_ICER1_bit at NVIC_ICER1.B16;
    sbit  CLRENA17_NVIC_ICER1_bit at NVIC_ICER1.B17;
    sbit  CLRENA18_NVIC_ICER1_bit at NVIC_ICER1.B18;
    sbit  CLRENA19_NVIC_ICER1_bit at NVIC_ICER1.B19;
    sbit  CLRENA20_NVIC_ICER1_bit at NVIC_ICER1.B20;
    sbit  CLRENA21_NVIC_ICER1_bit at NVIC_ICER1.B21;
    sbit  CLRENA22_NVIC_ICER1_bit at NVIC_ICER1.B22;
    sbit  CLRENA23_NVIC_ICER1_bit at NVIC_ICER1.B23;
    sbit  CLRENA24_NVIC_ICER1_bit at NVIC_ICER1.B24;
    sbit  CLRENA25_NVIC_ICER1_bit at NVIC_ICER1.B25;
    sbit  CLRENA26_NVIC_ICER1_bit at NVIC_ICER1.B26;
    sbit  CLRENA27_NVIC_ICER1_bit at NVIC_ICER1.B27;
    sbit  CLRENA28_NVIC_ICER1_bit at NVIC_ICER1.B28;
    sbit  CLRENA29_NVIC_ICER1_bit at NVIC_ICER1.B29;
    sbit  CLRENA30_NVIC_ICER1_bit at NVIC_ICER1.B30;
    sbit  CLRENA31_NVIC_ICER1_bit at NVIC_ICER1.B31;

sfr far unsigned long   volatile NVIC_ICER2           absolute 0xE000E188;
    sbit  CLRENA0_NVIC_ICER2_bit at NVIC_ICER2.B0;
    sbit  CLRENA1_NVIC_ICER2_bit at NVIC_ICER2.B1;
    sbit  CLRENA2_NVIC_ICER2_bit at NVIC_ICER2.B2;
    sbit  CLRENA3_NVIC_ICER2_bit at NVIC_ICER2.B3;
    sbit  CLRENA4_NVIC_ICER2_bit at NVIC_ICER2.B4;
    sbit  CLRENA5_NVIC_ICER2_bit at NVIC_ICER2.B5;
    sbit  CLRENA6_NVIC_ICER2_bit at NVIC_ICER2.B6;
    sbit  CLRENA7_NVIC_ICER2_bit at NVIC_ICER2.B7;
    sbit  CLRENA8_NVIC_ICER2_bit at NVIC_ICER2.B8;
    sbit  CLRENA9_NVIC_ICER2_bit at NVIC_ICER2.B9;
    sbit  CLRENA10_NVIC_ICER2_bit at NVIC_ICER2.B10;
    sbit  CLRENA11_NVIC_ICER2_bit at NVIC_ICER2.B11;
    sbit  CLRENA12_NVIC_ICER2_bit at NVIC_ICER2.B12;
    sbit  CLRENA13_NVIC_ICER2_bit at NVIC_ICER2.B13;
    sbit  CLRENA14_NVIC_ICER2_bit at NVIC_ICER2.B14;
    sbit  CLRENA15_NVIC_ICER2_bit at NVIC_ICER2.B15;
    sbit  CLRENA16_NVIC_ICER2_bit at NVIC_ICER2.B16;
    sbit  CLRENA17_NVIC_ICER2_bit at NVIC_ICER2.B17;
    sbit  CLRENA18_NVIC_ICER2_bit at NVIC_ICER2.B18;
    sbit  CLRENA19_NVIC_ICER2_bit at NVIC_ICER2.B19;
    sbit  CLRENA20_NVIC_ICER2_bit at NVIC_ICER2.B20;
    sbit  CLRENA21_NVIC_ICER2_bit at NVIC_ICER2.B21;
    sbit  CLRENA22_NVIC_ICER2_bit at NVIC_ICER2.B22;
    sbit  CLRENA23_NVIC_ICER2_bit at NVIC_ICER2.B23;
    sbit  CLRENA24_NVIC_ICER2_bit at NVIC_ICER2.B24;
    sbit  CLRENA25_NVIC_ICER2_bit at NVIC_ICER2.B25;
    sbit  CLRENA26_NVIC_ICER2_bit at NVIC_ICER2.B26;
    sbit  CLRENA27_NVIC_ICER2_bit at NVIC_ICER2.B27;
    sbit  CLRENA28_NVIC_ICER2_bit at NVIC_ICER2.B28;
    sbit  CLRENA29_NVIC_ICER2_bit at NVIC_ICER2.B29;
    sbit  CLRENA30_NVIC_ICER2_bit at NVIC_ICER2.B30;
    sbit  CLRENA31_NVIC_ICER2_bit at NVIC_ICER2.B31;

sfr far unsigned long   volatile NVIC_ICER3           absolute 0xE000E18C;
    sbit  CLRENA0_NVIC_ICER3_bit at NVIC_ICER3.B0;
    sbit  CLRENA1_NVIC_ICER3_bit at NVIC_ICER3.B1;
    sbit  CLRENA2_NVIC_ICER3_bit at NVIC_ICER3.B2;
    sbit  CLRENA3_NVIC_ICER3_bit at NVIC_ICER3.B3;
    sbit  CLRENA4_NVIC_ICER3_bit at NVIC_ICER3.B4;
    sbit  CLRENA5_NVIC_ICER3_bit at NVIC_ICER3.B5;
    sbit  CLRENA6_NVIC_ICER3_bit at NVIC_ICER3.B6;
    sbit  CLRENA7_NVIC_ICER3_bit at NVIC_ICER3.B7;
    sbit  CLRENA8_NVIC_ICER3_bit at NVIC_ICER3.B8;
    sbit  CLRENA9_NVIC_ICER3_bit at NVIC_ICER3.B9;
    sbit  CLRENA10_NVIC_ICER3_bit at NVIC_ICER3.B10;
    sbit  CLRENA11_NVIC_ICER3_bit at NVIC_ICER3.B11;
    sbit  CLRENA12_NVIC_ICER3_bit at NVIC_ICER3.B12;
    sbit  CLRENA13_NVIC_ICER3_bit at NVIC_ICER3.B13;
    sbit  CLRENA14_NVIC_ICER3_bit at NVIC_ICER3.B14;
    sbit  CLRENA15_NVIC_ICER3_bit at NVIC_ICER3.B15;
    sbit  CLRENA16_NVIC_ICER3_bit at NVIC_ICER3.B16;
    sbit  CLRENA17_NVIC_ICER3_bit at NVIC_ICER3.B17;
    sbit  CLRENA18_NVIC_ICER3_bit at NVIC_ICER3.B18;
    sbit  CLRENA19_NVIC_ICER3_bit at NVIC_ICER3.B19;
    sbit  CLRENA20_NVIC_ICER3_bit at NVIC_ICER3.B20;
    sbit  CLRENA21_NVIC_ICER3_bit at NVIC_ICER3.B21;
    sbit  CLRENA22_NVIC_ICER3_bit at NVIC_ICER3.B22;
    sbit  CLRENA23_NVIC_ICER3_bit at NVIC_ICER3.B23;
    sbit  CLRENA24_NVIC_ICER3_bit at NVIC_ICER3.B24;
    sbit  CLRENA25_NVIC_ICER3_bit at NVIC_ICER3.B25;
    sbit  CLRENA26_NVIC_ICER3_bit at NVIC_ICER3.B26;
    sbit  CLRENA27_NVIC_ICER3_bit at NVIC_ICER3.B27;
    sbit  CLRENA28_NVIC_ICER3_bit at NVIC_ICER3.B28;
    sbit  CLRENA29_NVIC_ICER3_bit at NVIC_ICER3.B29;
    sbit  CLRENA30_NVIC_ICER3_bit at NVIC_ICER3.B30;
    sbit  CLRENA31_NVIC_ICER3_bit at NVIC_ICER3.B31;

sfr far unsigned long   volatile NVIC_ICER4           absolute 0xE000E190;
    sbit  CLRENA0_NVIC_ICER4_bit at NVIC_ICER4.B0;
    sbit  CLRENA1_NVIC_ICER4_bit at NVIC_ICER4.B1;
    sbit  CLRENA2_NVIC_ICER4_bit at NVIC_ICER4.B2;
    sbit  CLRENA3_NVIC_ICER4_bit at NVIC_ICER4.B3;
    sbit  CLRENA4_NVIC_ICER4_bit at NVIC_ICER4.B4;
    sbit  CLRENA5_NVIC_ICER4_bit at NVIC_ICER4.B5;
    sbit  CLRENA6_NVIC_ICER4_bit at NVIC_ICER4.B6;
    sbit  CLRENA7_NVIC_ICER4_bit at NVIC_ICER4.B7;
    sbit  CLRENA8_NVIC_ICER4_bit at NVIC_ICER4.B8;
    sbit  CLRENA9_NVIC_ICER4_bit at NVIC_ICER4.B9;
    sbit  CLRENA10_NVIC_ICER4_bit at NVIC_ICER4.B10;
    sbit  CLRENA11_NVIC_ICER4_bit at NVIC_ICER4.B11;
    sbit  CLRENA12_NVIC_ICER4_bit at NVIC_ICER4.B12;
    sbit  CLRENA13_NVIC_ICER4_bit at NVIC_ICER4.B13;
    sbit  CLRENA14_NVIC_ICER4_bit at NVIC_ICER4.B14;
    sbit  CLRENA15_NVIC_ICER4_bit at NVIC_ICER4.B15;
    sbit  CLRENA16_NVIC_ICER4_bit at NVIC_ICER4.B16;
    sbit  CLRENA17_NVIC_ICER4_bit at NVIC_ICER4.B17;
    sbit  CLRENA18_NVIC_ICER4_bit at NVIC_ICER4.B18;
    sbit  CLRENA19_NVIC_ICER4_bit at NVIC_ICER4.B19;
    sbit  CLRENA20_NVIC_ICER4_bit at NVIC_ICER4.B20;
    sbit  CLRENA21_NVIC_ICER4_bit at NVIC_ICER4.B21;
    sbit  CLRENA22_NVIC_ICER4_bit at NVIC_ICER4.B22;
    sbit  CLRENA23_NVIC_ICER4_bit at NVIC_ICER4.B23;
    sbit  CLRENA24_NVIC_ICER4_bit at NVIC_ICER4.B24;
    sbit  CLRENA25_NVIC_ICER4_bit at NVIC_ICER4.B25;
    sbit  CLRENA26_NVIC_ICER4_bit at NVIC_ICER4.B26;
    sbit  CLRENA27_NVIC_ICER4_bit at NVIC_ICER4.B27;
    sbit  CLRENA28_NVIC_ICER4_bit at NVIC_ICER4.B28;
    sbit  CLRENA29_NVIC_ICER4_bit at NVIC_ICER4.B29;
    sbit  CLRENA30_NVIC_ICER4_bit at NVIC_ICER4.B30;
    sbit  CLRENA31_NVIC_ICER4_bit at NVIC_ICER4.B31;

sfr far unsigned long   volatile NVIC_ICER5           absolute 0xE000E194;
    sbit  CLRENA0_NVIC_ICER5_bit at NVIC_ICER5.B0;
    sbit  CLRENA1_NVIC_ICER5_bit at NVIC_ICER5.B1;
    sbit  CLRENA2_NVIC_ICER5_bit at NVIC_ICER5.B2;
    sbit  CLRENA3_NVIC_ICER5_bit at NVIC_ICER5.B3;
    sbit  CLRENA4_NVIC_ICER5_bit at NVIC_ICER5.B4;
    sbit  CLRENA5_NVIC_ICER5_bit at NVIC_ICER5.B5;
    sbit  CLRENA6_NVIC_ICER5_bit at NVIC_ICER5.B6;
    sbit  CLRENA7_NVIC_ICER5_bit at NVIC_ICER5.B7;
    sbit  CLRENA8_NVIC_ICER5_bit at NVIC_ICER5.B8;
    sbit  CLRENA9_NVIC_ICER5_bit at NVIC_ICER5.B9;
    sbit  CLRENA10_NVIC_ICER5_bit at NVIC_ICER5.B10;
    sbit  CLRENA11_NVIC_ICER5_bit at NVIC_ICER5.B11;
    sbit  CLRENA12_NVIC_ICER5_bit at NVIC_ICER5.B12;
    sbit  CLRENA13_NVIC_ICER5_bit at NVIC_ICER5.B13;
    sbit  CLRENA14_NVIC_ICER5_bit at NVIC_ICER5.B14;
    sbit  CLRENA15_NVIC_ICER5_bit at NVIC_ICER5.B15;
    sbit  CLRENA16_NVIC_ICER5_bit at NVIC_ICER5.B16;
    sbit  CLRENA17_NVIC_ICER5_bit at NVIC_ICER5.B17;
    sbit  CLRENA18_NVIC_ICER5_bit at NVIC_ICER5.B18;
    sbit  CLRENA19_NVIC_ICER5_bit at NVIC_ICER5.B19;
    sbit  CLRENA20_NVIC_ICER5_bit at NVIC_ICER5.B20;
    sbit  CLRENA21_NVIC_ICER5_bit at NVIC_ICER5.B21;
    sbit  CLRENA22_NVIC_ICER5_bit at NVIC_ICER5.B22;
    sbit  CLRENA23_NVIC_ICER5_bit at NVIC_ICER5.B23;
    sbit  CLRENA24_NVIC_ICER5_bit at NVIC_ICER5.B24;
    sbit  CLRENA25_NVIC_ICER5_bit at NVIC_ICER5.B25;
    sbit  CLRENA26_NVIC_ICER5_bit at NVIC_ICER5.B26;
    sbit  CLRENA27_NVIC_ICER5_bit at NVIC_ICER5.B27;
    sbit  CLRENA28_NVIC_ICER5_bit at NVIC_ICER5.B28;
    sbit  CLRENA29_NVIC_ICER5_bit at NVIC_ICER5.B29;
    sbit  CLRENA30_NVIC_ICER5_bit at NVIC_ICER5.B30;
    sbit  CLRENA31_NVIC_ICER5_bit at NVIC_ICER5.B31;

sfr far unsigned long   volatile NVIC_ICER6           absolute 0xE000E198;
    sbit  CLRENA0_NVIC_ICER6_bit at NVIC_ICER6.B0;
    sbit  CLRENA1_NVIC_ICER6_bit at NVIC_ICER6.B1;
    sbit  CLRENA2_NVIC_ICER6_bit at NVIC_ICER6.B2;
    sbit  CLRENA3_NVIC_ICER6_bit at NVIC_ICER6.B3;
    sbit  CLRENA4_NVIC_ICER6_bit at NVIC_ICER6.B4;
    sbit  CLRENA5_NVIC_ICER6_bit at NVIC_ICER6.B5;
    sbit  CLRENA6_NVIC_ICER6_bit at NVIC_ICER6.B6;
    sbit  CLRENA7_NVIC_ICER6_bit at NVIC_ICER6.B7;
    sbit  CLRENA8_NVIC_ICER6_bit at NVIC_ICER6.B8;
    sbit  CLRENA9_NVIC_ICER6_bit at NVIC_ICER6.B9;
    sbit  CLRENA10_NVIC_ICER6_bit at NVIC_ICER6.B10;
    sbit  CLRENA11_NVIC_ICER6_bit at NVIC_ICER6.B11;
    sbit  CLRENA12_NVIC_ICER6_bit at NVIC_ICER6.B12;
    sbit  CLRENA13_NVIC_ICER6_bit at NVIC_ICER6.B13;
    sbit  CLRENA14_NVIC_ICER6_bit at NVIC_ICER6.B14;
    sbit  CLRENA15_NVIC_ICER6_bit at NVIC_ICER6.B15;
    sbit  CLRENA16_NVIC_ICER6_bit at NVIC_ICER6.B16;
    sbit  CLRENA17_NVIC_ICER6_bit at NVIC_ICER6.B17;
    sbit  CLRENA18_NVIC_ICER6_bit at NVIC_ICER6.B18;
    sbit  CLRENA19_NVIC_ICER6_bit at NVIC_ICER6.B19;
    sbit  CLRENA20_NVIC_ICER6_bit at NVIC_ICER6.B20;
    sbit  CLRENA21_NVIC_ICER6_bit at NVIC_ICER6.B21;
    sbit  CLRENA22_NVIC_ICER6_bit at NVIC_ICER6.B22;
    sbit  CLRENA23_NVIC_ICER6_bit at NVIC_ICER6.B23;
    sbit  CLRENA24_NVIC_ICER6_bit at NVIC_ICER6.B24;
    sbit  CLRENA25_NVIC_ICER6_bit at NVIC_ICER6.B25;
    sbit  CLRENA26_NVIC_ICER6_bit at NVIC_ICER6.B26;
    sbit  CLRENA27_NVIC_ICER6_bit at NVIC_ICER6.B27;
    sbit  CLRENA28_NVIC_ICER6_bit at NVIC_ICER6.B28;
    sbit  CLRENA29_NVIC_ICER6_bit at NVIC_ICER6.B29;
    sbit  CLRENA30_NVIC_ICER6_bit at NVIC_ICER6.B30;
    sbit  CLRENA31_NVIC_ICER6_bit at NVIC_ICER6.B31;

sfr far unsigned long   volatile NVIC_ICER7           absolute 0xE000E19C;
    sbit  CLRENA0_NVIC_ICER7_bit at NVIC_ICER7.B0;
    sbit  CLRENA1_NVIC_ICER7_bit at NVIC_ICER7.B1;
    sbit  CLRENA2_NVIC_ICER7_bit at NVIC_ICER7.B2;
    sbit  CLRENA3_NVIC_ICER7_bit at NVIC_ICER7.B3;
    sbit  CLRENA4_NVIC_ICER7_bit at NVIC_ICER7.B4;
    sbit  CLRENA5_NVIC_ICER7_bit at NVIC_ICER7.B5;
    sbit  CLRENA6_NVIC_ICER7_bit at NVIC_ICER7.B6;
    sbit  CLRENA7_NVIC_ICER7_bit at NVIC_ICER7.B7;
    sbit  CLRENA8_NVIC_ICER7_bit at NVIC_ICER7.B8;
    sbit  CLRENA9_NVIC_ICER7_bit at NVIC_ICER7.B9;
    sbit  CLRENA10_NVIC_ICER7_bit at NVIC_ICER7.B10;
    sbit  CLRENA11_NVIC_ICER7_bit at NVIC_ICER7.B11;
    sbit  CLRENA12_NVIC_ICER7_bit at NVIC_ICER7.B12;
    sbit  CLRENA13_NVIC_ICER7_bit at NVIC_ICER7.B13;
    sbit  CLRENA14_NVIC_ICER7_bit at NVIC_ICER7.B14;
    sbit  CLRENA15_NVIC_ICER7_bit at NVIC_ICER7.B15;
    sbit  CLRENA16_NVIC_ICER7_bit at NVIC_ICER7.B16;
    sbit  CLRENA17_NVIC_ICER7_bit at NVIC_ICER7.B17;
    sbit  CLRENA18_NVIC_ICER7_bit at NVIC_ICER7.B18;
    sbit  CLRENA19_NVIC_ICER7_bit at NVIC_ICER7.B19;
    sbit  CLRENA20_NVIC_ICER7_bit at NVIC_ICER7.B20;
    sbit  CLRENA21_NVIC_ICER7_bit at NVIC_ICER7.B21;
    sbit  CLRENA22_NVIC_ICER7_bit at NVIC_ICER7.B22;
    sbit  CLRENA23_NVIC_ICER7_bit at NVIC_ICER7.B23;
    sbit  CLRENA24_NVIC_ICER7_bit at NVIC_ICER7.B24;
    sbit  CLRENA25_NVIC_ICER7_bit at NVIC_ICER7.B25;
    sbit  CLRENA26_NVIC_ICER7_bit at NVIC_ICER7.B26;
    sbit  CLRENA27_NVIC_ICER7_bit at NVIC_ICER7.B27;
    sbit  CLRENA28_NVIC_ICER7_bit at NVIC_ICER7.B28;
    sbit  CLRENA29_NVIC_ICER7_bit at NVIC_ICER7.B29;
    sbit  CLRENA30_NVIC_ICER7_bit at NVIC_ICER7.B30;
    sbit  CLRENA31_NVIC_ICER7_bit at NVIC_ICER7.B31;

sfr far unsigned long   volatile NVIC_ICER8           absolute 0xE000E1A0;
    sbit  CLRENA0_NVIC_ICER8_bit at NVIC_ICER8.B0;
    sbit  CLRENA1_NVIC_ICER8_bit at NVIC_ICER8.B1;
    sbit  CLRENA2_NVIC_ICER8_bit at NVIC_ICER8.B2;
    sbit  CLRENA3_NVIC_ICER8_bit at NVIC_ICER8.B3;
    sbit  CLRENA4_NVIC_ICER8_bit at NVIC_ICER8.B4;
    sbit  CLRENA5_NVIC_ICER8_bit at NVIC_ICER8.B5;
    sbit  CLRENA6_NVIC_ICER8_bit at NVIC_ICER8.B6;
    sbit  CLRENA7_NVIC_ICER8_bit at NVIC_ICER8.B7;
    sbit  CLRENA8_NVIC_ICER8_bit at NVIC_ICER8.B8;
    sbit  CLRENA9_NVIC_ICER8_bit at NVIC_ICER8.B9;
    sbit  CLRENA10_NVIC_ICER8_bit at NVIC_ICER8.B10;
    sbit  CLRENA11_NVIC_ICER8_bit at NVIC_ICER8.B11;
    sbit  CLRENA12_NVIC_ICER8_bit at NVIC_ICER8.B12;
    sbit  CLRENA13_NVIC_ICER8_bit at NVIC_ICER8.B13;
    sbit  CLRENA14_NVIC_ICER8_bit at NVIC_ICER8.B14;
    sbit  CLRENA15_NVIC_ICER8_bit at NVIC_ICER8.B15;
    sbit  CLRENA16_NVIC_ICER8_bit at NVIC_ICER8.B16;
    sbit  CLRENA17_NVIC_ICER8_bit at NVIC_ICER8.B17;
    sbit  CLRENA18_NVIC_ICER8_bit at NVIC_ICER8.B18;
    sbit  CLRENA19_NVIC_ICER8_bit at NVIC_ICER8.B19;
    sbit  CLRENA20_NVIC_ICER8_bit at NVIC_ICER8.B20;
    sbit  CLRENA21_NVIC_ICER8_bit at NVIC_ICER8.B21;
    sbit  CLRENA22_NVIC_ICER8_bit at NVIC_ICER8.B22;
    sbit  CLRENA23_NVIC_ICER8_bit at NVIC_ICER8.B23;
    sbit  CLRENA24_NVIC_ICER8_bit at NVIC_ICER8.B24;
    sbit  CLRENA25_NVIC_ICER8_bit at NVIC_ICER8.B25;
    sbit  CLRENA26_NVIC_ICER8_bit at NVIC_ICER8.B26;
    sbit  CLRENA27_NVIC_ICER8_bit at NVIC_ICER8.B27;
    sbit  CLRENA28_NVIC_ICER8_bit at NVIC_ICER8.B28;
    sbit  CLRENA29_NVIC_ICER8_bit at NVIC_ICER8.B29;
    sbit  CLRENA30_NVIC_ICER8_bit at NVIC_ICER8.B30;
    sbit  CLRENA31_NVIC_ICER8_bit at NVIC_ICER8.B31;

sfr far unsigned long   volatile NVIC_ICER9           absolute 0xE000E1A4;
    sbit  CLRENA0_NVIC_ICER9_bit at NVIC_ICER9.B0;
    sbit  CLRENA1_NVIC_ICER9_bit at NVIC_ICER9.B1;
    sbit  CLRENA2_NVIC_ICER9_bit at NVIC_ICER9.B2;
    sbit  CLRENA3_NVIC_ICER9_bit at NVIC_ICER9.B3;
    sbit  CLRENA4_NVIC_ICER9_bit at NVIC_ICER9.B4;
    sbit  CLRENA5_NVIC_ICER9_bit at NVIC_ICER9.B5;
    sbit  CLRENA6_NVIC_ICER9_bit at NVIC_ICER9.B6;
    sbit  CLRENA7_NVIC_ICER9_bit at NVIC_ICER9.B7;
    sbit  CLRENA8_NVIC_ICER9_bit at NVIC_ICER9.B8;
    sbit  CLRENA9_NVIC_ICER9_bit at NVIC_ICER9.B9;
    sbit  CLRENA10_NVIC_ICER9_bit at NVIC_ICER9.B10;
    sbit  CLRENA11_NVIC_ICER9_bit at NVIC_ICER9.B11;
    sbit  CLRENA12_NVIC_ICER9_bit at NVIC_ICER9.B12;
    sbit  CLRENA13_NVIC_ICER9_bit at NVIC_ICER9.B13;
    sbit  CLRENA14_NVIC_ICER9_bit at NVIC_ICER9.B14;
    sbit  CLRENA15_NVIC_ICER9_bit at NVIC_ICER9.B15;
    sbit  CLRENA16_NVIC_ICER9_bit at NVIC_ICER9.B16;
    sbit  CLRENA17_NVIC_ICER9_bit at NVIC_ICER9.B17;
    sbit  CLRENA18_NVIC_ICER9_bit at NVIC_ICER9.B18;
    sbit  CLRENA19_NVIC_ICER9_bit at NVIC_ICER9.B19;
    sbit  CLRENA20_NVIC_ICER9_bit at NVIC_ICER9.B20;
    sbit  CLRENA21_NVIC_ICER9_bit at NVIC_ICER9.B21;
    sbit  CLRENA22_NVIC_ICER9_bit at NVIC_ICER9.B22;
    sbit  CLRENA23_NVIC_ICER9_bit at NVIC_ICER9.B23;
    sbit  CLRENA24_NVIC_ICER9_bit at NVIC_ICER9.B24;
    sbit  CLRENA25_NVIC_ICER9_bit at NVIC_ICER9.B25;
    sbit  CLRENA26_NVIC_ICER9_bit at NVIC_ICER9.B26;
    sbit  CLRENA27_NVIC_ICER9_bit at NVIC_ICER9.B27;
    sbit  CLRENA28_NVIC_ICER9_bit at NVIC_ICER9.B28;
    sbit  CLRENA29_NVIC_ICER9_bit at NVIC_ICER9.B29;
    sbit  CLRENA30_NVIC_ICER9_bit at NVIC_ICER9.B30;
    sbit  CLRENA31_NVIC_ICER9_bit at NVIC_ICER9.B31;

sfr far unsigned long   volatile NVIC_ICER10          absolute 0xE000E1A8;
    sbit  CLRENA0_NVIC_ICER10_bit at NVIC_ICER10.B0;
    sbit  CLRENA1_NVIC_ICER10_bit at NVIC_ICER10.B1;
    sbit  CLRENA2_NVIC_ICER10_bit at NVIC_ICER10.B2;
    sbit  CLRENA3_NVIC_ICER10_bit at NVIC_ICER10.B3;
    sbit  CLRENA4_NVIC_ICER10_bit at NVIC_ICER10.B4;
    sbit  CLRENA5_NVIC_ICER10_bit at NVIC_ICER10.B5;
    sbit  CLRENA6_NVIC_ICER10_bit at NVIC_ICER10.B6;
    sbit  CLRENA7_NVIC_ICER10_bit at NVIC_ICER10.B7;
    sbit  CLRENA8_NVIC_ICER10_bit at NVIC_ICER10.B8;
    sbit  CLRENA9_NVIC_ICER10_bit at NVIC_ICER10.B9;
    sbit  CLRENA10_NVIC_ICER10_bit at NVIC_ICER10.B10;
    sbit  CLRENA11_NVIC_ICER10_bit at NVIC_ICER10.B11;
    sbit  CLRENA12_NVIC_ICER10_bit at NVIC_ICER10.B12;
    sbit  CLRENA13_NVIC_ICER10_bit at NVIC_ICER10.B13;
    sbit  CLRENA14_NVIC_ICER10_bit at NVIC_ICER10.B14;
    sbit  CLRENA15_NVIC_ICER10_bit at NVIC_ICER10.B15;
    sbit  CLRENA16_NVIC_ICER10_bit at NVIC_ICER10.B16;
    sbit  CLRENA17_NVIC_ICER10_bit at NVIC_ICER10.B17;
    sbit  CLRENA18_NVIC_ICER10_bit at NVIC_ICER10.B18;
    sbit  CLRENA19_NVIC_ICER10_bit at NVIC_ICER10.B19;
    sbit  CLRENA20_NVIC_ICER10_bit at NVIC_ICER10.B20;
    sbit  CLRENA21_NVIC_ICER10_bit at NVIC_ICER10.B21;
    sbit  CLRENA22_NVIC_ICER10_bit at NVIC_ICER10.B22;
    sbit  CLRENA23_NVIC_ICER10_bit at NVIC_ICER10.B23;
    sbit  CLRENA24_NVIC_ICER10_bit at NVIC_ICER10.B24;
    sbit  CLRENA25_NVIC_ICER10_bit at NVIC_ICER10.B25;
    sbit  CLRENA26_NVIC_ICER10_bit at NVIC_ICER10.B26;
    sbit  CLRENA27_NVIC_ICER10_bit at NVIC_ICER10.B27;
    sbit  CLRENA28_NVIC_ICER10_bit at NVIC_ICER10.B28;
    sbit  CLRENA29_NVIC_ICER10_bit at NVIC_ICER10.B29;
    sbit  CLRENA30_NVIC_ICER10_bit at NVIC_ICER10.B30;
    sbit  CLRENA31_NVIC_ICER10_bit at NVIC_ICER10.B31;

sfr far unsigned long   volatile NVIC_ICER11          absolute 0xE000E1AC;
    sbit  CLRENA0_NVIC_ICER11_bit at NVIC_ICER11.B0;
    sbit  CLRENA1_NVIC_ICER11_bit at NVIC_ICER11.B1;
    sbit  CLRENA2_NVIC_ICER11_bit at NVIC_ICER11.B2;
    sbit  CLRENA3_NVIC_ICER11_bit at NVIC_ICER11.B3;
    sbit  CLRENA4_NVIC_ICER11_bit at NVIC_ICER11.B4;
    sbit  CLRENA5_NVIC_ICER11_bit at NVIC_ICER11.B5;
    sbit  CLRENA6_NVIC_ICER11_bit at NVIC_ICER11.B6;
    sbit  CLRENA7_NVIC_ICER11_bit at NVIC_ICER11.B7;
    sbit  CLRENA8_NVIC_ICER11_bit at NVIC_ICER11.B8;
    sbit  CLRENA9_NVIC_ICER11_bit at NVIC_ICER11.B9;
    sbit  CLRENA10_NVIC_ICER11_bit at NVIC_ICER11.B10;
    sbit  CLRENA11_NVIC_ICER11_bit at NVIC_ICER11.B11;
    sbit  CLRENA12_NVIC_ICER11_bit at NVIC_ICER11.B12;
    sbit  CLRENA13_NVIC_ICER11_bit at NVIC_ICER11.B13;
    sbit  CLRENA14_NVIC_ICER11_bit at NVIC_ICER11.B14;
    sbit  CLRENA15_NVIC_ICER11_bit at NVIC_ICER11.B15;
    sbit  CLRENA16_NVIC_ICER11_bit at NVIC_ICER11.B16;
    sbit  CLRENA17_NVIC_ICER11_bit at NVIC_ICER11.B17;
    sbit  CLRENA18_NVIC_ICER11_bit at NVIC_ICER11.B18;
    sbit  CLRENA19_NVIC_ICER11_bit at NVIC_ICER11.B19;
    sbit  CLRENA20_NVIC_ICER11_bit at NVIC_ICER11.B20;
    sbit  CLRENA21_NVIC_ICER11_bit at NVIC_ICER11.B21;
    sbit  CLRENA22_NVIC_ICER11_bit at NVIC_ICER11.B22;
    sbit  CLRENA23_NVIC_ICER11_bit at NVIC_ICER11.B23;
    sbit  CLRENA24_NVIC_ICER11_bit at NVIC_ICER11.B24;
    sbit  CLRENA25_NVIC_ICER11_bit at NVIC_ICER11.B25;
    sbit  CLRENA26_NVIC_ICER11_bit at NVIC_ICER11.B26;
    sbit  CLRENA27_NVIC_ICER11_bit at NVIC_ICER11.B27;
    sbit  CLRENA28_NVIC_ICER11_bit at NVIC_ICER11.B28;
    sbit  CLRENA29_NVIC_ICER11_bit at NVIC_ICER11.B29;
    sbit  CLRENA30_NVIC_ICER11_bit at NVIC_ICER11.B30;
    sbit  CLRENA31_NVIC_ICER11_bit at NVIC_ICER11.B31;

sfr far unsigned long   volatile NVIC_ICER12          absolute 0xE000E1B0;
    sbit  CLRENA0_NVIC_ICER12_bit at NVIC_ICER12.B0;
    sbit  CLRENA1_NVIC_ICER12_bit at NVIC_ICER12.B1;
    sbit  CLRENA2_NVIC_ICER12_bit at NVIC_ICER12.B2;
    sbit  CLRENA3_NVIC_ICER12_bit at NVIC_ICER12.B3;
    sbit  CLRENA4_NVIC_ICER12_bit at NVIC_ICER12.B4;
    sbit  CLRENA5_NVIC_ICER12_bit at NVIC_ICER12.B5;
    sbit  CLRENA6_NVIC_ICER12_bit at NVIC_ICER12.B6;
    sbit  CLRENA7_NVIC_ICER12_bit at NVIC_ICER12.B7;
    sbit  CLRENA8_NVIC_ICER12_bit at NVIC_ICER12.B8;
    sbit  CLRENA9_NVIC_ICER12_bit at NVIC_ICER12.B9;
    sbit  CLRENA10_NVIC_ICER12_bit at NVIC_ICER12.B10;
    sbit  CLRENA11_NVIC_ICER12_bit at NVIC_ICER12.B11;
    sbit  CLRENA12_NVIC_ICER12_bit at NVIC_ICER12.B12;
    sbit  CLRENA13_NVIC_ICER12_bit at NVIC_ICER12.B13;
    sbit  CLRENA14_NVIC_ICER12_bit at NVIC_ICER12.B14;
    sbit  CLRENA15_NVIC_ICER12_bit at NVIC_ICER12.B15;
    sbit  CLRENA16_NVIC_ICER12_bit at NVIC_ICER12.B16;
    sbit  CLRENA17_NVIC_ICER12_bit at NVIC_ICER12.B17;
    sbit  CLRENA18_NVIC_ICER12_bit at NVIC_ICER12.B18;
    sbit  CLRENA19_NVIC_ICER12_bit at NVIC_ICER12.B19;
    sbit  CLRENA20_NVIC_ICER12_bit at NVIC_ICER12.B20;
    sbit  CLRENA21_NVIC_ICER12_bit at NVIC_ICER12.B21;
    sbit  CLRENA22_NVIC_ICER12_bit at NVIC_ICER12.B22;
    sbit  CLRENA23_NVIC_ICER12_bit at NVIC_ICER12.B23;
    sbit  CLRENA24_NVIC_ICER12_bit at NVIC_ICER12.B24;
    sbit  CLRENA25_NVIC_ICER12_bit at NVIC_ICER12.B25;
    sbit  CLRENA26_NVIC_ICER12_bit at NVIC_ICER12.B26;
    sbit  CLRENA27_NVIC_ICER12_bit at NVIC_ICER12.B27;
    sbit  CLRENA28_NVIC_ICER12_bit at NVIC_ICER12.B28;
    sbit  CLRENA29_NVIC_ICER12_bit at NVIC_ICER12.B29;
    sbit  CLRENA30_NVIC_ICER12_bit at NVIC_ICER12.B30;
    sbit  CLRENA31_NVIC_ICER12_bit at NVIC_ICER12.B31;

sfr far unsigned long   volatile NVIC_ICER13          absolute 0xE000E1B4;
    sbit  CLRENA0_NVIC_ICER13_bit at NVIC_ICER13.B0;
    sbit  CLRENA1_NVIC_ICER13_bit at NVIC_ICER13.B1;
    sbit  CLRENA2_NVIC_ICER13_bit at NVIC_ICER13.B2;
    sbit  CLRENA3_NVIC_ICER13_bit at NVIC_ICER13.B3;
    sbit  CLRENA4_NVIC_ICER13_bit at NVIC_ICER13.B4;
    sbit  CLRENA5_NVIC_ICER13_bit at NVIC_ICER13.B5;
    sbit  CLRENA6_NVIC_ICER13_bit at NVIC_ICER13.B6;
    sbit  CLRENA7_NVIC_ICER13_bit at NVIC_ICER13.B7;
    sbit  CLRENA8_NVIC_ICER13_bit at NVIC_ICER13.B8;
    sbit  CLRENA9_NVIC_ICER13_bit at NVIC_ICER13.B9;
    sbit  CLRENA10_NVIC_ICER13_bit at NVIC_ICER13.B10;
    sbit  CLRENA11_NVIC_ICER13_bit at NVIC_ICER13.B11;
    sbit  CLRENA12_NVIC_ICER13_bit at NVIC_ICER13.B12;
    sbit  CLRENA13_NVIC_ICER13_bit at NVIC_ICER13.B13;
    sbit  CLRENA14_NVIC_ICER13_bit at NVIC_ICER13.B14;
    sbit  CLRENA15_NVIC_ICER13_bit at NVIC_ICER13.B15;
    sbit  CLRENA16_NVIC_ICER13_bit at NVIC_ICER13.B16;
    sbit  CLRENA17_NVIC_ICER13_bit at NVIC_ICER13.B17;
    sbit  CLRENA18_NVIC_ICER13_bit at NVIC_ICER13.B18;
    sbit  CLRENA19_NVIC_ICER13_bit at NVIC_ICER13.B19;
    sbit  CLRENA20_NVIC_ICER13_bit at NVIC_ICER13.B20;
    sbit  CLRENA21_NVIC_ICER13_bit at NVIC_ICER13.B21;
    sbit  CLRENA22_NVIC_ICER13_bit at NVIC_ICER13.B22;
    sbit  CLRENA23_NVIC_ICER13_bit at NVIC_ICER13.B23;
    sbit  CLRENA24_NVIC_ICER13_bit at NVIC_ICER13.B24;
    sbit  CLRENA25_NVIC_ICER13_bit at NVIC_ICER13.B25;
    sbit  CLRENA26_NVIC_ICER13_bit at NVIC_ICER13.B26;
    sbit  CLRENA27_NVIC_ICER13_bit at NVIC_ICER13.B27;
    sbit  CLRENA28_NVIC_ICER13_bit at NVIC_ICER13.B28;
    sbit  CLRENA29_NVIC_ICER13_bit at NVIC_ICER13.B29;
    sbit  CLRENA30_NVIC_ICER13_bit at NVIC_ICER13.B30;
    sbit  CLRENA31_NVIC_ICER13_bit at NVIC_ICER13.B31;

sfr far unsigned long   volatile NVIC_ICER14          absolute 0xE000E1B8;
    sbit  CLRENA0_NVIC_ICER14_bit at NVIC_ICER14.B0;
    sbit  CLRENA1_NVIC_ICER14_bit at NVIC_ICER14.B1;
    sbit  CLRENA2_NVIC_ICER14_bit at NVIC_ICER14.B2;
    sbit  CLRENA3_NVIC_ICER14_bit at NVIC_ICER14.B3;
    sbit  CLRENA4_NVIC_ICER14_bit at NVIC_ICER14.B4;
    sbit  CLRENA5_NVIC_ICER14_bit at NVIC_ICER14.B5;
    sbit  CLRENA6_NVIC_ICER14_bit at NVIC_ICER14.B6;
    sbit  CLRENA7_NVIC_ICER14_bit at NVIC_ICER14.B7;
    sbit  CLRENA8_NVIC_ICER14_bit at NVIC_ICER14.B8;
    sbit  CLRENA9_NVIC_ICER14_bit at NVIC_ICER14.B9;
    sbit  CLRENA10_NVIC_ICER14_bit at NVIC_ICER14.B10;
    sbit  CLRENA11_NVIC_ICER14_bit at NVIC_ICER14.B11;
    sbit  CLRENA12_NVIC_ICER14_bit at NVIC_ICER14.B12;
    sbit  CLRENA13_NVIC_ICER14_bit at NVIC_ICER14.B13;
    sbit  CLRENA14_NVIC_ICER14_bit at NVIC_ICER14.B14;
    sbit  CLRENA15_NVIC_ICER14_bit at NVIC_ICER14.B15;
    sbit  CLRENA16_NVIC_ICER14_bit at NVIC_ICER14.B16;
    sbit  CLRENA17_NVIC_ICER14_bit at NVIC_ICER14.B17;
    sbit  CLRENA18_NVIC_ICER14_bit at NVIC_ICER14.B18;
    sbit  CLRENA19_NVIC_ICER14_bit at NVIC_ICER14.B19;
    sbit  CLRENA20_NVIC_ICER14_bit at NVIC_ICER14.B20;
    sbit  CLRENA21_NVIC_ICER14_bit at NVIC_ICER14.B21;
    sbit  CLRENA22_NVIC_ICER14_bit at NVIC_ICER14.B22;
    sbit  CLRENA23_NVIC_ICER14_bit at NVIC_ICER14.B23;
    sbit  CLRENA24_NVIC_ICER14_bit at NVIC_ICER14.B24;
    sbit  CLRENA25_NVIC_ICER14_bit at NVIC_ICER14.B25;
    sbit  CLRENA26_NVIC_ICER14_bit at NVIC_ICER14.B26;
    sbit  CLRENA27_NVIC_ICER14_bit at NVIC_ICER14.B27;
    sbit  CLRENA28_NVIC_ICER14_bit at NVIC_ICER14.B28;
    sbit  CLRENA29_NVIC_ICER14_bit at NVIC_ICER14.B29;
    sbit  CLRENA30_NVIC_ICER14_bit at NVIC_ICER14.B30;
    sbit  CLRENA31_NVIC_ICER14_bit at NVIC_ICER14.B31;

sfr far unsigned long   volatile NVIC_ICER15          absolute 0xE000E1BC;
    sbit  CLRENA0_NVIC_ICER15_bit at NVIC_ICER15.B0;
    sbit  CLRENA1_NVIC_ICER15_bit at NVIC_ICER15.B1;
    sbit  CLRENA2_NVIC_ICER15_bit at NVIC_ICER15.B2;
    sbit  CLRENA3_NVIC_ICER15_bit at NVIC_ICER15.B3;
    sbit  CLRENA4_NVIC_ICER15_bit at NVIC_ICER15.B4;
    sbit  CLRENA5_NVIC_ICER15_bit at NVIC_ICER15.B5;
    sbit  CLRENA6_NVIC_ICER15_bit at NVIC_ICER15.B6;
    sbit  CLRENA7_NVIC_ICER15_bit at NVIC_ICER15.B7;
    sbit  CLRENA8_NVIC_ICER15_bit at NVIC_ICER15.B8;
    sbit  CLRENA9_NVIC_ICER15_bit at NVIC_ICER15.B9;
    sbit  CLRENA10_NVIC_ICER15_bit at NVIC_ICER15.B10;
    sbit  CLRENA11_NVIC_ICER15_bit at NVIC_ICER15.B11;
    sbit  CLRENA12_NVIC_ICER15_bit at NVIC_ICER15.B12;
    sbit  CLRENA13_NVIC_ICER15_bit at NVIC_ICER15.B13;
    sbit  CLRENA14_NVIC_ICER15_bit at NVIC_ICER15.B14;
    sbit  CLRENA15_NVIC_ICER15_bit at NVIC_ICER15.B15;
    sbit  CLRENA16_NVIC_ICER15_bit at NVIC_ICER15.B16;
    sbit  CLRENA17_NVIC_ICER15_bit at NVIC_ICER15.B17;
    sbit  CLRENA18_NVIC_ICER15_bit at NVIC_ICER15.B18;
    sbit  CLRENA19_NVIC_ICER15_bit at NVIC_ICER15.B19;
    sbit  CLRENA20_NVIC_ICER15_bit at NVIC_ICER15.B20;
    sbit  CLRENA21_NVIC_ICER15_bit at NVIC_ICER15.B21;
    sbit  CLRENA22_NVIC_ICER15_bit at NVIC_ICER15.B22;
    sbit  CLRENA23_NVIC_ICER15_bit at NVIC_ICER15.B23;
    sbit  CLRENA24_NVIC_ICER15_bit at NVIC_ICER15.B24;
    sbit  CLRENA25_NVIC_ICER15_bit at NVIC_ICER15.B25;
    sbit  CLRENA26_NVIC_ICER15_bit at NVIC_ICER15.B26;
    sbit  CLRENA27_NVIC_ICER15_bit at NVIC_ICER15.B27;
    sbit  CLRENA28_NVIC_ICER15_bit at NVIC_ICER15.B28;
    sbit  CLRENA29_NVIC_ICER15_bit at NVIC_ICER15.B29;
    sbit  CLRENA30_NVIC_ICER15_bit at NVIC_ICER15.B30;
    sbit  CLRENA31_NVIC_ICER15_bit at NVIC_ICER15.B31;

sfr far unsigned long   volatile NVIC_ISPR0           absolute 0xE000E200;
    const register unsigned short int SETPEND0 = 0;
    sbit  SETPEND0_bit at NVIC_ISPR0.B0;
    const register unsigned short int SETPEND1 = 1;
    sbit  SETPEND1_bit at NVIC_ISPR0.B1;
    const register unsigned short int SETPEND2 = 2;
    sbit  SETPEND2_bit at NVIC_ISPR0.B2;
    const register unsigned short int SETPEND3 = 3;
    sbit  SETPEND3_bit at NVIC_ISPR0.B3;
    const register unsigned short int SETPEND4 = 4;
    sbit  SETPEND4_bit at NVIC_ISPR0.B4;
    const register unsigned short int SETPEND5 = 5;
    sbit  SETPEND5_bit at NVIC_ISPR0.B5;
    const register unsigned short int SETPEND6 = 6;
    sbit  SETPEND6_bit at NVIC_ISPR0.B6;
    const register unsigned short int SETPEND7 = 7;
    sbit  SETPEND7_bit at NVIC_ISPR0.B7;
    const register unsigned short int SETPEND8 = 8;
    sbit  SETPEND8_bit at NVIC_ISPR0.B8;
    const register unsigned short int SETPEND9 = 9;
    sbit  SETPEND9_bit at NVIC_ISPR0.B9;
    const register unsigned short int SETPEND10 = 10;
    sbit  SETPEND10_bit at NVIC_ISPR0.B10;
    const register unsigned short int SETPEND11 = 11;
    sbit  SETPEND11_bit at NVIC_ISPR0.B11;
    const register unsigned short int SETPEND12 = 12;
    sbit  SETPEND12_bit at NVIC_ISPR0.B12;
    const register unsigned short int SETPEND13 = 13;
    sbit  SETPEND13_bit at NVIC_ISPR0.B13;
    const register unsigned short int SETPEND14 = 14;
    sbit  SETPEND14_bit at NVIC_ISPR0.B14;
    const register unsigned short int SETPEND15 = 15;
    sbit  SETPEND15_bit at NVIC_ISPR0.B15;
    const register unsigned short int SETPEND16 = 16;
    sbit  SETPEND16_bit at NVIC_ISPR0.B16;
    const register unsigned short int SETPEND17 = 17;
    sbit  SETPEND17_bit at NVIC_ISPR0.B17;
    const register unsigned short int SETPEND18 = 18;
    sbit  SETPEND18_bit at NVIC_ISPR0.B18;
    const register unsigned short int SETPEND19 = 19;
    sbit  SETPEND19_bit at NVIC_ISPR0.B19;
    const register unsigned short int SETPEND20 = 20;
    sbit  SETPEND20_bit at NVIC_ISPR0.B20;
    const register unsigned short int SETPEND21 = 21;
    sbit  SETPEND21_bit at NVIC_ISPR0.B21;
    const register unsigned short int SETPEND22 = 22;
    sbit  SETPEND22_bit at NVIC_ISPR0.B22;
    const register unsigned short int SETPEND23 = 23;
    sbit  SETPEND23_bit at NVIC_ISPR0.B23;
    const register unsigned short int SETPEND24 = 24;
    sbit  SETPEND24_bit at NVIC_ISPR0.B24;
    const register unsigned short int SETPEND25 = 25;
    sbit  SETPEND25_bit at NVIC_ISPR0.B25;
    const register unsigned short int SETPEND26 = 26;
    sbit  SETPEND26_bit at NVIC_ISPR0.B26;
    const register unsigned short int SETPEND27 = 27;
    sbit  SETPEND27_bit at NVIC_ISPR0.B27;
    const register unsigned short int SETPEND28 = 28;
    sbit  SETPEND28_bit at NVIC_ISPR0.B28;
    const register unsigned short int SETPEND29 = 29;
    sbit  SETPEND29_bit at NVIC_ISPR0.B29;
    const register unsigned short int SETPEND30 = 30;
    sbit  SETPEND30_bit at NVIC_ISPR0.B30;
    const register unsigned short int SETPEND31 = 31;
    sbit  SETPEND31_bit at NVIC_ISPR0.B31;

sfr far unsigned long   volatile NVIC_ISPR1           absolute 0xE000E204;
    sbit  SETPEND0_NVIC_ISPR1_bit at NVIC_ISPR1.B0;
    sbit  SETPEND1_NVIC_ISPR1_bit at NVIC_ISPR1.B1;
    sbit  SETPEND2_NVIC_ISPR1_bit at NVIC_ISPR1.B2;
    sbit  SETPEND3_NVIC_ISPR1_bit at NVIC_ISPR1.B3;
    sbit  SETPEND4_NVIC_ISPR1_bit at NVIC_ISPR1.B4;
    sbit  SETPEND5_NVIC_ISPR1_bit at NVIC_ISPR1.B5;
    sbit  SETPEND6_NVIC_ISPR1_bit at NVIC_ISPR1.B6;
    sbit  SETPEND7_NVIC_ISPR1_bit at NVIC_ISPR1.B7;
    sbit  SETPEND8_NVIC_ISPR1_bit at NVIC_ISPR1.B8;
    sbit  SETPEND9_NVIC_ISPR1_bit at NVIC_ISPR1.B9;
    sbit  SETPEND10_NVIC_ISPR1_bit at NVIC_ISPR1.B10;
    sbit  SETPEND11_NVIC_ISPR1_bit at NVIC_ISPR1.B11;
    sbit  SETPEND12_NVIC_ISPR1_bit at NVIC_ISPR1.B12;
    sbit  SETPEND13_NVIC_ISPR1_bit at NVIC_ISPR1.B13;
    sbit  SETPEND14_NVIC_ISPR1_bit at NVIC_ISPR1.B14;
    sbit  SETPEND15_NVIC_ISPR1_bit at NVIC_ISPR1.B15;
    sbit  SETPEND16_NVIC_ISPR1_bit at NVIC_ISPR1.B16;
    sbit  SETPEND17_NVIC_ISPR1_bit at NVIC_ISPR1.B17;
    sbit  SETPEND18_NVIC_ISPR1_bit at NVIC_ISPR1.B18;
    sbit  SETPEND19_NVIC_ISPR1_bit at NVIC_ISPR1.B19;
    sbit  SETPEND20_NVIC_ISPR1_bit at NVIC_ISPR1.B20;
    sbit  SETPEND21_NVIC_ISPR1_bit at NVIC_ISPR1.B21;
    sbit  SETPEND22_NVIC_ISPR1_bit at NVIC_ISPR1.B22;
    sbit  SETPEND23_NVIC_ISPR1_bit at NVIC_ISPR1.B23;
    sbit  SETPEND24_NVIC_ISPR1_bit at NVIC_ISPR1.B24;
    sbit  SETPEND25_NVIC_ISPR1_bit at NVIC_ISPR1.B25;
    sbit  SETPEND26_NVIC_ISPR1_bit at NVIC_ISPR1.B26;
    sbit  SETPEND27_NVIC_ISPR1_bit at NVIC_ISPR1.B27;
    sbit  SETPEND28_NVIC_ISPR1_bit at NVIC_ISPR1.B28;
    sbit  SETPEND29_NVIC_ISPR1_bit at NVIC_ISPR1.B29;
    sbit  SETPEND30_NVIC_ISPR1_bit at NVIC_ISPR1.B30;
    sbit  SETPEND31_NVIC_ISPR1_bit at NVIC_ISPR1.B31;

sfr far unsigned long   volatile NVIC_ISPR2           absolute 0xE000E208;
    sbit  SETPEND0_NVIC_ISPR2_bit at NVIC_ISPR2.B0;
    sbit  SETPEND1_NVIC_ISPR2_bit at NVIC_ISPR2.B1;
    sbit  SETPEND2_NVIC_ISPR2_bit at NVIC_ISPR2.B2;
    sbit  SETPEND3_NVIC_ISPR2_bit at NVIC_ISPR2.B3;
    sbit  SETPEND4_NVIC_ISPR2_bit at NVIC_ISPR2.B4;
    sbit  SETPEND5_NVIC_ISPR2_bit at NVIC_ISPR2.B5;
    sbit  SETPEND6_NVIC_ISPR2_bit at NVIC_ISPR2.B6;
    sbit  SETPEND7_NVIC_ISPR2_bit at NVIC_ISPR2.B7;
    sbit  SETPEND8_NVIC_ISPR2_bit at NVIC_ISPR2.B8;
    sbit  SETPEND9_NVIC_ISPR2_bit at NVIC_ISPR2.B9;
    sbit  SETPEND10_NVIC_ISPR2_bit at NVIC_ISPR2.B10;
    sbit  SETPEND11_NVIC_ISPR2_bit at NVIC_ISPR2.B11;
    sbit  SETPEND12_NVIC_ISPR2_bit at NVIC_ISPR2.B12;
    sbit  SETPEND13_NVIC_ISPR2_bit at NVIC_ISPR2.B13;
    sbit  SETPEND14_NVIC_ISPR2_bit at NVIC_ISPR2.B14;
    sbit  SETPEND15_NVIC_ISPR2_bit at NVIC_ISPR2.B15;
    sbit  SETPEND16_NVIC_ISPR2_bit at NVIC_ISPR2.B16;
    sbit  SETPEND17_NVIC_ISPR2_bit at NVIC_ISPR2.B17;
    sbit  SETPEND18_NVIC_ISPR2_bit at NVIC_ISPR2.B18;
    sbit  SETPEND19_NVIC_ISPR2_bit at NVIC_ISPR2.B19;
    sbit  SETPEND20_NVIC_ISPR2_bit at NVIC_ISPR2.B20;
    sbit  SETPEND21_NVIC_ISPR2_bit at NVIC_ISPR2.B21;
    sbit  SETPEND22_NVIC_ISPR2_bit at NVIC_ISPR2.B22;
    sbit  SETPEND23_NVIC_ISPR2_bit at NVIC_ISPR2.B23;
    sbit  SETPEND24_NVIC_ISPR2_bit at NVIC_ISPR2.B24;
    sbit  SETPEND25_NVIC_ISPR2_bit at NVIC_ISPR2.B25;
    sbit  SETPEND26_NVIC_ISPR2_bit at NVIC_ISPR2.B26;
    sbit  SETPEND27_NVIC_ISPR2_bit at NVIC_ISPR2.B27;
    sbit  SETPEND28_NVIC_ISPR2_bit at NVIC_ISPR2.B28;
    sbit  SETPEND29_NVIC_ISPR2_bit at NVIC_ISPR2.B29;
    sbit  SETPEND30_NVIC_ISPR2_bit at NVIC_ISPR2.B30;
    sbit  SETPEND31_NVIC_ISPR2_bit at NVIC_ISPR2.B31;

sfr far unsigned long   volatile NVIC_ISPR3           absolute 0xE000E20C;
    sbit  SETPEND0_NVIC_ISPR3_bit at NVIC_ISPR3.B0;
    sbit  SETPEND1_NVIC_ISPR3_bit at NVIC_ISPR3.B1;
    sbit  SETPEND2_NVIC_ISPR3_bit at NVIC_ISPR3.B2;
    sbit  SETPEND3_NVIC_ISPR3_bit at NVIC_ISPR3.B3;
    sbit  SETPEND4_NVIC_ISPR3_bit at NVIC_ISPR3.B4;
    sbit  SETPEND5_NVIC_ISPR3_bit at NVIC_ISPR3.B5;
    sbit  SETPEND6_NVIC_ISPR3_bit at NVIC_ISPR3.B6;
    sbit  SETPEND7_NVIC_ISPR3_bit at NVIC_ISPR3.B7;
    sbit  SETPEND8_NVIC_ISPR3_bit at NVIC_ISPR3.B8;
    sbit  SETPEND9_NVIC_ISPR3_bit at NVIC_ISPR3.B9;
    sbit  SETPEND10_NVIC_ISPR3_bit at NVIC_ISPR3.B10;
    sbit  SETPEND11_NVIC_ISPR3_bit at NVIC_ISPR3.B11;
    sbit  SETPEND12_NVIC_ISPR3_bit at NVIC_ISPR3.B12;
    sbit  SETPEND13_NVIC_ISPR3_bit at NVIC_ISPR3.B13;
    sbit  SETPEND14_NVIC_ISPR3_bit at NVIC_ISPR3.B14;
    sbit  SETPEND15_NVIC_ISPR3_bit at NVIC_ISPR3.B15;
    sbit  SETPEND16_NVIC_ISPR3_bit at NVIC_ISPR3.B16;
    sbit  SETPEND17_NVIC_ISPR3_bit at NVIC_ISPR3.B17;
    sbit  SETPEND18_NVIC_ISPR3_bit at NVIC_ISPR3.B18;
    sbit  SETPEND19_NVIC_ISPR3_bit at NVIC_ISPR3.B19;
    sbit  SETPEND20_NVIC_ISPR3_bit at NVIC_ISPR3.B20;
    sbit  SETPEND21_NVIC_ISPR3_bit at NVIC_ISPR3.B21;
    sbit  SETPEND22_NVIC_ISPR3_bit at NVIC_ISPR3.B22;
    sbit  SETPEND23_NVIC_ISPR3_bit at NVIC_ISPR3.B23;
    sbit  SETPEND24_NVIC_ISPR3_bit at NVIC_ISPR3.B24;
    sbit  SETPEND25_NVIC_ISPR3_bit at NVIC_ISPR3.B25;
    sbit  SETPEND26_NVIC_ISPR3_bit at NVIC_ISPR3.B26;
    sbit  SETPEND27_NVIC_ISPR3_bit at NVIC_ISPR3.B27;
    sbit  SETPEND28_NVIC_ISPR3_bit at NVIC_ISPR3.B28;
    sbit  SETPEND29_NVIC_ISPR3_bit at NVIC_ISPR3.B29;
    sbit  SETPEND30_NVIC_ISPR3_bit at NVIC_ISPR3.B30;
    sbit  SETPEND31_NVIC_ISPR3_bit at NVIC_ISPR3.B31;

sfr far unsigned long   volatile NVIC_ISPR4           absolute 0xE000E210;
    sbit  SETPEND0_NVIC_ISPR4_bit at NVIC_ISPR4.B0;
    sbit  SETPEND1_NVIC_ISPR4_bit at NVIC_ISPR4.B1;
    sbit  SETPEND2_NVIC_ISPR4_bit at NVIC_ISPR4.B2;
    sbit  SETPEND3_NVIC_ISPR4_bit at NVIC_ISPR4.B3;
    sbit  SETPEND4_NVIC_ISPR4_bit at NVIC_ISPR4.B4;
    sbit  SETPEND5_NVIC_ISPR4_bit at NVIC_ISPR4.B5;
    sbit  SETPEND6_NVIC_ISPR4_bit at NVIC_ISPR4.B6;
    sbit  SETPEND7_NVIC_ISPR4_bit at NVIC_ISPR4.B7;
    sbit  SETPEND8_NVIC_ISPR4_bit at NVIC_ISPR4.B8;
    sbit  SETPEND9_NVIC_ISPR4_bit at NVIC_ISPR4.B9;
    sbit  SETPEND10_NVIC_ISPR4_bit at NVIC_ISPR4.B10;
    sbit  SETPEND11_NVIC_ISPR4_bit at NVIC_ISPR4.B11;
    sbit  SETPEND12_NVIC_ISPR4_bit at NVIC_ISPR4.B12;
    sbit  SETPEND13_NVIC_ISPR4_bit at NVIC_ISPR4.B13;
    sbit  SETPEND14_NVIC_ISPR4_bit at NVIC_ISPR4.B14;
    sbit  SETPEND15_NVIC_ISPR4_bit at NVIC_ISPR4.B15;
    sbit  SETPEND16_NVIC_ISPR4_bit at NVIC_ISPR4.B16;
    sbit  SETPEND17_NVIC_ISPR4_bit at NVIC_ISPR4.B17;
    sbit  SETPEND18_NVIC_ISPR4_bit at NVIC_ISPR4.B18;
    sbit  SETPEND19_NVIC_ISPR4_bit at NVIC_ISPR4.B19;
    sbit  SETPEND20_NVIC_ISPR4_bit at NVIC_ISPR4.B20;
    sbit  SETPEND21_NVIC_ISPR4_bit at NVIC_ISPR4.B21;
    sbit  SETPEND22_NVIC_ISPR4_bit at NVIC_ISPR4.B22;
    sbit  SETPEND23_NVIC_ISPR4_bit at NVIC_ISPR4.B23;
    sbit  SETPEND24_NVIC_ISPR4_bit at NVIC_ISPR4.B24;
    sbit  SETPEND25_NVIC_ISPR4_bit at NVIC_ISPR4.B25;
    sbit  SETPEND26_NVIC_ISPR4_bit at NVIC_ISPR4.B26;
    sbit  SETPEND27_NVIC_ISPR4_bit at NVIC_ISPR4.B27;
    sbit  SETPEND28_NVIC_ISPR4_bit at NVIC_ISPR4.B28;
    sbit  SETPEND29_NVIC_ISPR4_bit at NVIC_ISPR4.B29;
    sbit  SETPEND30_NVIC_ISPR4_bit at NVIC_ISPR4.B30;
    sbit  SETPEND31_NVIC_ISPR4_bit at NVIC_ISPR4.B31;

sfr far unsigned long   volatile NVIC_ISPR5           absolute 0xE000E214;
    sbit  SETPEND0_NVIC_ISPR5_bit at NVIC_ISPR5.B0;
    sbit  SETPEND1_NVIC_ISPR5_bit at NVIC_ISPR5.B1;
    sbit  SETPEND2_NVIC_ISPR5_bit at NVIC_ISPR5.B2;
    sbit  SETPEND3_NVIC_ISPR5_bit at NVIC_ISPR5.B3;
    sbit  SETPEND4_NVIC_ISPR5_bit at NVIC_ISPR5.B4;
    sbit  SETPEND5_NVIC_ISPR5_bit at NVIC_ISPR5.B5;
    sbit  SETPEND6_NVIC_ISPR5_bit at NVIC_ISPR5.B6;
    sbit  SETPEND7_NVIC_ISPR5_bit at NVIC_ISPR5.B7;
    sbit  SETPEND8_NVIC_ISPR5_bit at NVIC_ISPR5.B8;
    sbit  SETPEND9_NVIC_ISPR5_bit at NVIC_ISPR5.B9;
    sbit  SETPEND10_NVIC_ISPR5_bit at NVIC_ISPR5.B10;
    sbit  SETPEND11_NVIC_ISPR5_bit at NVIC_ISPR5.B11;
    sbit  SETPEND12_NVIC_ISPR5_bit at NVIC_ISPR5.B12;
    sbit  SETPEND13_NVIC_ISPR5_bit at NVIC_ISPR5.B13;
    sbit  SETPEND14_NVIC_ISPR5_bit at NVIC_ISPR5.B14;
    sbit  SETPEND15_NVIC_ISPR5_bit at NVIC_ISPR5.B15;
    sbit  SETPEND16_NVIC_ISPR5_bit at NVIC_ISPR5.B16;
    sbit  SETPEND17_NVIC_ISPR5_bit at NVIC_ISPR5.B17;
    sbit  SETPEND18_NVIC_ISPR5_bit at NVIC_ISPR5.B18;
    sbit  SETPEND19_NVIC_ISPR5_bit at NVIC_ISPR5.B19;
    sbit  SETPEND20_NVIC_ISPR5_bit at NVIC_ISPR5.B20;
    sbit  SETPEND21_NVIC_ISPR5_bit at NVIC_ISPR5.B21;
    sbit  SETPEND22_NVIC_ISPR5_bit at NVIC_ISPR5.B22;
    sbit  SETPEND23_NVIC_ISPR5_bit at NVIC_ISPR5.B23;
    sbit  SETPEND24_NVIC_ISPR5_bit at NVIC_ISPR5.B24;
    sbit  SETPEND25_NVIC_ISPR5_bit at NVIC_ISPR5.B25;
    sbit  SETPEND26_NVIC_ISPR5_bit at NVIC_ISPR5.B26;
    sbit  SETPEND27_NVIC_ISPR5_bit at NVIC_ISPR5.B27;
    sbit  SETPEND28_NVIC_ISPR5_bit at NVIC_ISPR5.B28;
    sbit  SETPEND29_NVIC_ISPR5_bit at NVIC_ISPR5.B29;
    sbit  SETPEND30_NVIC_ISPR5_bit at NVIC_ISPR5.B30;
    sbit  SETPEND31_NVIC_ISPR5_bit at NVIC_ISPR5.B31;

sfr far unsigned long   volatile NVIC_ISPR6           absolute 0xE000E218;
    sbit  SETPEND0_NVIC_ISPR6_bit at NVIC_ISPR6.B0;
    sbit  SETPEND1_NVIC_ISPR6_bit at NVIC_ISPR6.B1;
    sbit  SETPEND2_NVIC_ISPR6_bit at NVIC_ISPR6.B2;
    sbit  SETPEND3_NVIC_ISPR6_bit at NVIC_ISPR6.B3;
    sbit  SETPEND4_NVIC_ISPR6_bit at NVIC_ISPR6.B4;
    sbit  SETPEND5_NVIC_ISPR6_bit at NVIC_ISPR6.B5;
    sbit  SETPEND6_NVIC_ISPR6_bit at NVIC_ISPR6.B6;
    sbit  SETPEND7_NVIC_ISPR6_bit at NVIC_ISPR6.B7;
    sbit  SETPEND8_NVIC_ISPR6_bit at NVIC_ISPR6.B8;
    sbit  SETPEND9_NVIC_ISPR6_bit at NVIC_ISPR6.B9;
    sbit  SETPEND10_NVIC_ISPR6_bit at NVIC_ISPR6.B10;
    sbit  SETPEND11_NVIC_ISPR6_bit at NVIC_ISPR6.B11;
    sbit  SETPEND12_NVIC_ISPR6_bit at NVIC_ISPR6.B12;
    sbit  SETPEND13_NVIC_ISPR6_bit at NVIC_ISPR6.B13;
    sbit  SETPEND14_NVIC_ISPR6_bit at NVIC_ISPR6.B14;
    sbit  SETPEND15_NVIC_ISPR6_bit at NVIC_ISPR6.B15;
    sbit  SETPEND16_NVIC_ISPR6_bit at NVIC_ISPR6.B16;
    sbit  SETPEND17_NVIC_ISPR6_bit at NVIC_ISPR6.B17;
    sbit  SETPEND18_NVIC_ISPR6_bit at NVIC_ISPR6.B18;
    sbit  SETPEND19_NVIC_ISPR6_bit at NVIC_ISPR6.B19;
    sbit  SETPEND20_NVIC_ISPR6_bit at NVIC_ISPR6.B20;
    sbit  SETPEND21_NVIC_ISPR6_bit at NVIC_ISPR6.B21;
    sbit  SETPEND22_NVIC_ISPR6_bit at NVIC_ISPR6.B22;
    sbit  SETPEND23_NVIC_ISPR6_bit at NVIC_ISPR6.B23;
    sbit  SETPEND24_NVIC_ISPR6_bit at NVIC_ISPR6.B24;
    sbit  SETPEND25_NVIC_ISPR6_bit at NVIC_ISPR6.B25;
    sbit  SETPEND26_NVIC_ISPR6_bit at NVIC_ISPR6.B26;
    sbit  SETPEND27_NVIC_ISPR6_bit at NVIC_ISPR6.B27;
    sbit  SETPEND28_NVIC_ISPR6_bit at NVIC_ISPR6.B28;
    sbit  SETPEND29_NVIC_ISPR6_bit at NVIC_ISPR6.B29;
    sbit  SETPEND30_NVIC_ISPR6_bit at NVIC_ISPR6.B30;
    sbit  SETPEND31_NVIC_ISPR6_bit at NVIC_ISPR6.B31;

sfr far unsigned long   volatile NVIC_ISPR7           absolute 0xE000E21C;
    sbit  SETPEND0_NVIC_ISPR7_bit at NVIC_ISPR7.B0;
    sbit  SETPEND1_NVIC_ISPR7_bit at NVIC_ISPR7.B1;
    sbit  SETPEND2_NVIC_ISPR7_bit at NVIC_ISPR7.B2;
    sbit  SETPEND3_NVIC_ISPR7_bit at NVIC_ISPR7.B3;
    sbit  SETPEND4_NVIC_ISPR7_bit at NVIC_ISPR7.B4;
    sbit  SETPEND5_NVIC_ISPR7_bit at NVIC_ISPR7.B5;
    sbit  SETPEND6_NVIC_ISPR7_bit at NVIC_ISPR7.B6;
    sbit  SETPEND7_NVIC_ISPR7_bit at NVIC_ISPR7.B7;
    sbit  SETPEND8_NVIC_ISPR7_bit at NVIC_ISPR7.B8;
    sbit  SETPEND9_NVIC_ISPR7_bit at NVIC_ISPR7.B9;
    sbit  SETPEND10_NVIC_ISPR7_bit at NVIC_ISPR7.B10;
    sbit  SETPEND11_NVIC_ISPR7_bit at NVIC_ISPR7.B11;
    sbit  SETPEND12_NVIC_ISPR7_bit at NVIC_ISPR7.B12;
    sbit  SETPEND13_NVIC_ISPR7_bit at NVIC_ISPR7.B13;
    sbit  SETPEND14_NVIC_ISPR7_bit at NVIC_ISPR7.B14;
    sbit  SETPEND15_NVIC_ISPR7_bit at NVIC_ISPR7.B15;
    sbit  SETPEND16_NVIC_ISPR7_bit at NVIC_ISPR7.B16;
    sbit  SETPEND17_NVIC_ISPR7_bit at NVIC_ISPR7.B17;
    sbit  SETPEND18_NVIC_ISPR7_bit at NVIC_ISPR7.B18;
    sbit  SETPEND19_NVIC_ISPR7_bit at NVIC_ISPR7.B19;
    sbit  SETPEND20_NVIC_ISPR7_bit at NVIC_ISPR7.B20;
    sbit  SETPEND21_NVIC_ISPR7_bit at NVIC_ISPR7.B21;
    sbit  SETPEND22_NVIC_ISPR7_bit at NVIC_ISPR7.B22;
    sbit  SETPEND23_NVIC_ISPR7_bit at NVIC_ISPR7.B23;
    sbit  SETPEND24_NVIC_ISPR7_bit at NVIC_ISPR7.B24;
    sbit  SETPEND25_NVIC_ISPR7_bit at NVIC_ISPR7.B25;
    sbit  SETPEND26_NVIC_ISPR7_bit at NVIC_ISPR7.B26;
    sbit  SETPEND27_NVIC_ISPR7_bit at NVIC_ISPR7.B27;
    sbit  SETPEND28_NVIC_ISPR7_bit at NVIC_ISPR7.B28;
    sbit  SETPEND29_NVIC_ISPR7_bit at NVIC_ISPR7.B29;
    sbit  SETPEND30_NVIC_ISPR7_bit at NVIC_ISPR7.B30;
    sbit  SETPEND31_NVIC_ISPR7_bit at NVIC_ISPR7.B31;

sfr far unsigned long   volatile NVIC_ISPR8           absolute 0xE000E220;
    sbit  SETPEND0_NVIC_ISPR8_bit at NVIC_ISPR8.B0;
    sbit  SETPEND1_NVIC_ISPR8_bit at NVIC_ISPR8.B1;
    sbit  SETPEND2_NVIC_ISPR8_bit at NVIC_ISPR8.B2;
    sbit  SETPEND3_NVIC_ISPR8_bit at NVIC_ISPR8.B3;
    sbit  SETPEND4_NVIC_ISPR8_bit at NVIC_ISPR8.B4;
    sbit  SETPEND5_NVIC_ISPR8_bit at NVIC_ISPR8.B5;
    sbit  SETPEND6_NVIC_ISPR8_bit at NVIC_ISPR8.B6;
    sbit  SETPEND7_NVIC_ISPR8_bit at NVIC_ISPR8.B7;
    sbit  SETPEND8_NVIC_ISPR8_bit at NVIC_ISPR8.B8;
    sbit  SETPEND9_NVIC_ISPR8_bit at NVIC_ISPR8.B9;
    sbit  SETPEND10_NVIC_ISPR8_bit at NVIC_ISPR8.B10;
    sbit  SETPEND11_NVIC_ISPR8_bit at NVIC_ISPR8.B11;
    sbit  SETPEND12_NVIC_ISPR8_bit at NVIC_ISPR8.B12;
    sbit  SETPEND13_NVIC_ISPR8_bit at NVIC_ISPR8.B13;
    sbit  SETPEND14_NVIC_ISPR8_bit at NVIC_ISPR8.B14;
    sbit  SETPEND15_NVIC_ISPR8_bit at NVIC_ISPR8.B15;
    sbit  SETPEND16_NVIC_ISPR8_bit at NVIC_ISPR8.B16;
    sbit  SETPEND17_NVIC_ISPR8_bit at NVIC_ISPR8.B17;
    sbit  SETPEND18_NVIC_ISPR8_bit at NVIC_ISPR8.B18;
    sbit  SETPEND19_NVIC_ISPR8_bit at NVIC_ISPR8.B19;
    sbit  SETPEND20_NVIC_ISPR8_bit at NVIC_ISPR8.B20;
    sbit  SETPEND21_NVIC_ISPR8_bit at NVIC_ISPR8.B21;
    sbit  SETPEND22_NVIC_ISPR8_bit at NVIC_ISPR8.B22;
    sbit  SETPEND23_NVIC_ISPR8_bit at NVIC_ISPR8.B23;
    sbit  SETPEND24_NVIC_ISPR8_bit at NVIC_ISPR8.B24;
    sbit  SETPEND25_NVIC_ISPR8_bit at NVIC_ISPR8.B25;
    sbit  SETPEND26_NVIC_ISPR8_bit at NVIC_ISPR8.B26;
    sbit  SETPEND27_NVIC_ISPR8_bit at NVIC_ISPR8.B27;
    sbit  SETPEND28_NVIC_ISPR8_bit at NVIC_ISPR8.B28;
    sbit  SETPEND29_NVIC_ISPR8_bit at NVIC_ISPR8.B29;
    sbit  SETPEND30_NVIC_ISPR8_bit at NVIC_ISPR8.B30;
    sbit  SETPEND31_NVIC_ISPR8_bit at NVIC_ISPR8.B31;

sfr far unsigned long   volatile NVIC_ISPR9           absolute 0xE000E224;
    sbit  SETPEND0_NVIC_ISPR9_bit at NVIC_ISPR9.B0;
    sbit  SETPEND1_NVIC_ISPR9_bit at NVIC_ISPR9.B1;
    sbit  SETPEND2_NVIC_ISPR9_bit at NVIC_ISPR9.B2;
    sbit  SETPEND3_NVIC_ISPR9_bit at NVIC_ISPR9.B3;
    sbit  SETPEND4_NVIC_ISPR9_bit at NVIC_ISPR9.B4;
    sbit  SETPEND5_NVIC_ISPR9_bit at NVIC_ISPR9.B5;
    sbit  SETPEND6_NVIC_ISPR9_bit at NVIC_ISPR9.B6;
    sbit  SETPEND7_NVIC_ISPR9_bit at NVIC_ISPR9.B7;
    sbit  SETPEND8_NVIC_ISPR9_bit at NVIC_ISPR9.B8;
    sbit  SETPEND9_NVIC_ISPR9_bit at NVIC_ISPR9.B9;
    sbit  SETPEND10_NVIC_ISPR9_bit at NVIC_ISPR9.B10;
    sbit  SETPEND11_NVIC_ISPR9_bit at NVIC_ISPR9.B11;
    sbit  SETPEND12_NVIC_ISPR9_bit at NVIC_ISPR9.B12;
    sbit  SETPEND13_NVIC_ISPR9_bit at NVIC_ISPR9.B13;
    sbit  SETPEND14_NVIC_ISPR9_bit at NVIC_ISPR9.B14;
    sbit  SETPEND15_NVIC_ISPR9_bit at NVIC_ISPR9.B15;
    sbit  SETPEND16_NVIC_ISPR9_bit at NVIC_ISPR9.B16;
    sbit  SETPEND17_NVIC_ISPR9_bit at NVIC_ISPR9.B17;
    sbit  SETPEND18_NVIC_ISPR9_bit at NVIC_ISPR9.B18;
    sbit  SETPEND19_NVIC_ISPR9_bit at NVIC_ISPR9.B19;
    sbit  SETPEND20_NVIC_ISPR9_bit at NVIC_ISPR9.B20;
    sbit  SETPEND21_NVIC_ISPR9_bit at NVIC_ISPR9.B21;
    sbit  SETPEND22_NVIC_ISPR9_bit at NVIC_ISPR9.B22;
    sbit  SETPEND23_NVIC_ISPR9_bit at NVIC_ISPR9.B23;
    sbit  SETPEND24_NVIC_ISPR9_bit at NVIC_ISPR9.B24;
    sbit  SETPEND25_NVIC_ISPR9_bit at NVIC_ISPR9.B25;
    sbit  SETPEND26_NVIC_ISPR9_bit at NVIC_ISPR9.B26;
    sbit  SETPEND27_NVIC_ISPR9_bit at NVIC_ISPR9.B27;
    sbit  SETPEND28_NVIC_ISPR9_bit at NVIC_ISPR9.B28;
    sbit  SETPEND29_NVIC_ISPR9_bit at NVIC_ISPR9.B29;
    sbit  SETPEND30_NVIC_ISPR9_bit at NVIC_ISPR9.B30;
    sbit  SETPEND31_NVIC_ISPR9_bit at NVIC_ISPR9.B31;

sfr far unsigned long   volatile NVIC_ISPR10          absolute 0xE000E228;
    sbit  SETPEND0_NVIC_ISPR10_bit at NVIC_ISPR10.B0;
    sbit  SETPEND1_NVIC_ISPR10_bit at NVIC_ISPR10.B1;
    sbit  SETPEND2_NVIC_ISPR10_bit at NVIC_ISPR10.B2;
    sbit  SETPEND3_NVIC_ISPR10_bit at NVIC_ISPR10.B3;
    sbit  SETPEND4_NVIC_ISPR10_bit at NVIC_ISPR10.B4;
    sbit  SETPEND5_NVIC_ISPR10_bit at NVIC_ISPR10.B5;
    sbit  SETPEND6_NVIC_ISPR10_bit at NVIC_ISPR10.B6;
    sbit  SETPEND7_NVIC_ISPR10_bit at NVIC_ISPR10.B7;
    sbit  SETPEND8_NVIC_ISPR10_bit at NVIC_ISPR10.B8;
    sbit  SETPEND9_NVIC_ISPR10_bit at NVIC_ISPR10.B9;
    sbit  SETPEND10_NVIC_ISPR10_bit at NVIC_ISPR10.B10;
    sbit  SETPEND11_NVIC_ISPR10_bit at NVIC_ISPR10.B11;
    sbit  SETPEND12_NVIC_ISPR10_bit at NVIC_ISPR10.B12;
    sbit  SETPEND13_NVIC_ISPR10_bit at NVIC_ISPR10.B13;
    sbit  SETPEND14_NVIC_ISPR10_bit at NVIC_ISPR10.B14;
    sbit  SETPEND15_NVIC_ISPR10_bit at NVIC_ISPR10.B15;
    sbit  SETPEND16_NVIC_ISPR10_bit at NVIC_ISPR10.B16;
    sbit  SETPEND17_NVIC_ISPR10_bit at NVIC_ISPR10.B17;
    sbit  SETPEND18_NVIC_ISPR10_bit at NVIC_ISPR10.B18;
    sbit  SETPEND19_NVIC_ISPR10_bit at NVIC_ISPR10.B19;
    sbit  SETPEND20_NVIC_ISPR10_bit at NVIC_ISPR10.B20;
    sbit  SETPEND21_NVIC_ISPR10_bit at NVIC_ISPR10.B21;
    sbit  SETPEND22_NVIC_ISPR10_bit at NVIC_ISPR10.B22;
    sbit  SETPEND23_NVIC_ISPR10_bit at NVIC_ISPR10.B23;
    sbit  SETPEND24_NVIC_ISPR10_bit at NVIC_ISPR10.B24;
    sbit  SETPEND25_NVIC_ISPR10_bit at NVIC_ISPR10.B25;
    sbit  SETPEND26_NVIC_ISPR10_bit at NVIC_ISPR10.B26;
    sbit  SETPEND27_NVIC_ISPR10_bit at NVIC_ISPR10.B27;
    sbit  SETPEND28_NVIC_ISPR10_bit at NVIC_ISPR10.B28;
    sbit  SETPEND29_NVIC_ISPR10_bit at NVIC_ISPR10.B29;
    sbit  SETPEND30_NVIC_ISPR10_bit at NVIC_ISPR10.B30;
    sbit  SETPEND31_NVIC_ISPR10_bit at NVIC_ISPR10.B31;

sfr far unsigned long   volatile NVIC_ISPR11          absolute 0xE000E22C;
    sbit  SETPEND0_NVIC_ISPR11_bit at NVIC_ISPR11.B0;
    sbit  SETPEND1_NVIC_ISPR11_bit at NVIC_ISPR11.B1;
    sbit  SETPEND2_NVIC_ISPR11_bit at NVIC_ISPR11.B2;
    sbit  SETPEND3_NVIC_ISPR11_bit at NVIC_ISPR11.B3;
    sbit  SETPEND4_NVIC_ISPR11_bit at NVIC_ISPR11.B4;
    sbit  SETPEND5_NVIC_ISPR11_bit at NVIC_ISPR11.B5;
    sbit  SETPEND6_NVIC_ISPR11_bit at NVIC_ISPR11.B6;
    sbit  SETPEND7_NVIC_ISPR11_bit at NVIC_ISPR11.B7;
    sbit  SETPEND8_NVIC_ISPR11_bit at NVIC_ISPR11.B8;
    sbit  SETPEND9_NVIC_ISPR11_bit at NVIC_ISPR11.B9;
    sbit  SETPEND10_NVIC_ISPR11_bit at NVIC_ISPR11.B10;
    sbit  SETPEND11_NVIC_ISPR11_bit at NVIC_ISPR11.B11;
    sbit  SETPEND12_NVIC_ISPR11_bit at NVIC_ISPR11.B12;
    sbit  SETPEND13_NVIC_ISPR11_bit at NVIC_ISPR11.B13;
    sbit  SETPEND14_NVIC_ISPR11_bit at NVIC_ISPR11.B14;
    sbit  SETPEND15_NVIC_ISPR11_bit at NVIC_ISPR11.B15;
    sbit  SETPEND16_NVIC_ISPR11_bit at NVIC_ISPR11.B16;
    sbit  SETPEND17_NVIC_ISPR11_bit at NVIC_ISPR11.B17;
    sbit  SETPEND18_NVIC_ISPR11_bit at NVIC_ISPR11.B18;
    sbit  SETPEND19_NVIC_ISPR11_bit at NVIC_ISPR11.B19;
    sbit  SETPEND20_NVIC_ISPR11_bit at NVIC_ISPR11.B20;
    sbit  SETPEND21_NVIC_ISPR11_bit at NVIC_ISPR11.B21;
    sbit  SETPEND22_NVIC_ISPR11_bit at NVIC_ISPR11.B22;
    sbit  SETPEND23_NVIC_ISPR11_bit at NVIC_ISPR11.B23;
    sbit  SETPEND24_NVIC_ISPR11_bit at NVIC_ISPR11.B24;
    sbit  SETPEND25_NVIC_ISPR11_bit at NVIC_ISPR11.B25;
    sbit  SETPEND26_NVIC_ISPR11_bit at NVIC_ISPR11.B26;
    sbit  SETPEND27_NVIC_ISPR11_bit at NVIC_ISPR11.B27;
    sbit  SETPEND28_NVIC_ISPR11_bit at NVIC_ISPR11.B28;
    sbit  SETPEND29_NVIC_ISPR11_bit at NVIC_ISPR11.B29;
    sbit  SETPEND30_NVIC_ISPR11_bit at NVIC_ISPR11.B30;
    sbit  SETPEND31_NVIC_ISPR11_bit at NVIC_ISPR11.B31;

sfr far unsigned long   volatile NVIC_ISPR12          absolute 0xE000E230;
    sbit  SETPEND0_NVIC_ISPR12_bit at NVIC_ISPR12.B0;
    sbit  SETPEND1_NVIC_ISPR12_bit at NVIC_ISPR12.B1;
    sbit  SETPEND2_NVIC_ISPR12_bit at NVIC_ISPR12.B2;
    sbit  SETPEND3_NVIC_ISPR12_bit at NVIC_ISPR12.B3;
    sbit  SETPEND4_NVIC_ISPR12_bit at NVIC_ISPR12.B4;
    sbit  SETPEND5_NVIC_ISPR12_bit at NVIC_ISPR12.B5;
    sbit  SETPEND6_NVIC_ISPR12_bit at NVIC_ISPR12.B6;
    sbit  SETPEND7_NVIC_ISPR12_bit at NVIC_ISPR12.B7;
    sbit  SETPEND8_NVIC_ISPR12_bit at NVIC_ISPR12.B8;
    sbit  SETPEND9_NVIC_ISPR12_bit at NVIC_ISPR12.B9;
    sbit  SETPEND10_NVIC_ISPR12_bit at NVIC_ISPR12.B10;
    sbit  SETPEND11_NVIC_ISPR12_bit at NVIC_ISPR12.B11;
    sbit  SETPEND12_NVIC_ISPR12_bit at NVIC_ISPR12.B12;
    sbit  SETPEND13_NVIC_ISPR12_bit at NVIC_ISPR12.B13;
    sbit  SETPEND14_NVIC_ISPR12_bit at NVIC_ISPR12.B14;
    sbit  SETPEND15_NVIC_ISPR12_bit at NVIC_ISPR12.B15;
    sbit  SETPEND16_NVIC_ISPR12_bit at NVIC_ISPR12.B16;
    sbit  SETPEND17_NVIC_ISPR12_bit at NVIC_ISPR12.B17;
    sbit  SETPEND18_NVIC_ISPR12_bit at NVIC_ISPR12.B18;
    sbit  SETPEND19_NVIC_ISPR12_bit at NVIC_ISPR12.B19;
    sbit  SETPEND20_NVIC_ISPR12_bit at NVIC_ISPR12.B20;
    sbit  SETPEND21_NVIC_ISPR12_bit at NVIC_ISPR12.B21;
    sbit  SETPEND22_NVIC_ISPR12_bit at NVIC_ISPR12.B22;
    sbit  SETPEND23_NVIC_ISPR12_bit at NVIC_ISPR12.B23;
    sbit  SETPEND24_NVIC_ISPR12_bit at NVIC_ISPR12.B24;
    sbit  SETPEND25_NVIC_ISPR12_bit at NVIC_ISPR12.B25;
    sbit  SETPEND26_NVIC_ISPR12_bit at NVIC_ISPR12.B26;
    sbit  SETPEND27_NVIC_ISPR12_bit at NVIC_ISPR12.B27;
    sbit  SETPEND28_NVIC_ISPR12_bit at NVIC_ISPR12.B28;
    sbit  SETPEND29_NVIC_ISPR12_bit at NVIC_ISPR12.B29;
    sbit  SETPEND30_NVIC_ISPR12_bit at NVIC_ISPR12.B30;
    sbit  SETPEND31_NVIC_ISPR12_bit at NVIC_ISPR12.B31;

sfr far unsigned long   volatile NVIC_ISPR13          absolute 0xE000E234;
    sbit  SETPEND0_NVIC_ISPR13_bit at NVIC_ISPR13.B0;
    sbit  SETPEND1_NVIC_ISPR13_bit at NVIC_ISPR13.B1;
    sbit  SETPEND2_NVIC_ISPR13_bit at NVIC_ISPR13.B2;
    sbit  SETPEND3_NVIC_ISPR13_bit at NVIC_ISPR13.B3;
    sbit  SETPEND4_NVIC_ISPR13_bit at NVIC_ISPR13.B4;
    sbit  SETPEND5_NVIC_ISPR13_bit at NVIC_ISPR13.B5;
    sbit  SETPEND6_NVIC_ISPR13_bit at NVIC_ISPR13.B6;
    sbit  SETPEND7_NVIC_ISPR13_bit at NVIC_ISPR13.B7;
    sbit  SETPEND8_NVIC_ISPR13_bit at NVIC_ISPR13.B8;
    sbit  SETPEND9_NVIC_ISPR13_bit at NVIC_ISPR13.B9;
    sbit  SETPEND10_NVIC_ISPR13_bit at NVIC_ISPR13.B10;
    sbit  SETPEND11_NVIC_ISPR13_bit at NVIC_ISPR13.B11;
    sbit  SETPEND12_NVIC_ISPR13_bit at NVIC_ISPR13.B12;
    sbit  SETPEND13_NVIC_ISPR13_bit at NVIC_ISPR13.B13;
    sbit  SETPEND14_NVIC_ISPR13_bit at NVIC_ISPR13.B14;
    sbit  SETPEND15_NVIC_ISPR13_bit at NVIC_ISPR13.B15;
    sbit  SETPEND16_NVIC_ISPR13_bit at NVIC_ISPR13.B16;
    sbit  SETPEND17_NVIC_ISPR13_bit at NVIC_ISPR13.B17;
    sbit  SETPEND18_NVIC_ISPR13_bit at NVIC_ISPR13.B18;
    sbit  SETPEND19_NVIC_ISPR13_bit at NVIC_ISPR13.B19;
    sbit  SETPEND20_NVIC_ISPR13_bit at NVIC_ISPR13.B20;
    sbit  SETPEND21_NVIC_ISPR13_bit at NVIC_ISPR13.B21;
    sbit  SETPEND22_NVIC_ISPR13_bit at NVIC_ISPR13.B22;
    sbit  SETPEND23_NVIC_ISPR13_bit at NVIC_ISPR13.B23;
    sbit  SETPEND24_NVIC_ISPR13_bit at NVIC_ISPR13.B24;
    sbit  SETPEND25_NVIC_ISPR13_bit at NVIC_ISPR13.B25;
    sbit  SETPEND26_NVIC_ISPR13_bit at NVIC_ISPR13.B26;
    sbit  SETPEND27_NVIC_ISPR13_bit at NVIC_ISPR13.B27;
    sbit  SETPEND28_NVIC_ISPR13_bit at NVIC_ISPR13.B28;
    sbit  SETPEND29_NVIC_ISPR13_bit at NVIC_ISPR13.B29;
    sbit  SETPEND30_NVIC_ISPR13_bit at NVIC_ISPR13.B30;
    sbit  SETPEND31_NVIC_ISPR13_bit at NVIC_ISPR13.B31;

sfr far unsigned long   volatile NVIC_ISPR14          absolute 0xE000E238;
    sbit  SETPEND0_NVIC_ISPR14_bit at NVIC_ISPR14.B0;
    sbit  SETPEND1_NVIC_ISPR14_bit at NVIC_ISPR14.B1;
    sbit  SETPEND2_NVIC_ISPR14_bit at NVIC_ISPR14.B2;
    sbit  SETPEND3_NVIC_ISPR14_bit at NVIC_ISPR14.B3;
    sbit  SETPEND4_NVIC_ISPR14_bit at NVIC_ISPR14.B4;
    sbit  SETPEND5_NVIC_ISPR14_bit at NVIC_ISPR14.B5;
    sbit  SETPEND6_NVIC_ISPR14_bit at NVIC_ISPR14.B6;
    sbit  SETPEND7_NVIC_ISPR14_bit at NVIC_ISPR14.B7;
    sbit  SETPEND8_NVIC_ISPR14_bit at NVIC_ISPR14.B8;
    sbit  SETPEND9_NVIC_ISPR14_bit at NVIC_ISPR14.B9;
    sbit  SETPEND10_NVIC_ISPR14_bit at NVIC_ISPR14.B10;
    sbit  SETPEND11_NVIC_ISPR14_bit at NVIC_ISPR14.B11;
    sbit  SETPEND12_NVIC_ISPR14_bit at NVIC_ISPR14.B12;
    sbit  SETPEND13_NVIC_ISPR14_bit at NVIC_ISPR14.B13;
    sbit  SETPEND14_NVIC_ISPR14_bit at NVIC_ISPR14.B14;
    sbit  SETPEND15_NVIC_ISPR14_bit at NVIC_ISPR14.B15;
    sbit  SETPEND16_NVIC_ISPR14_bit at NVIC_ISPR14.B16;
    sbit  SETPEND17_NVIC_ISPR14_bit at NVIC_ISPR14.B17;
    sbit  SETPEND18_NVIC_ISPR14_bit at NVIC_ISPR14.B18;
    sbit  SETPEND19_NVIC_ISPR14_bit at NVIC_ISPR14.B19;
    sbit  SETPEND20_NVIC_ISPR14_bit at NVIC_ISPR14.B20;
    sbit  SETPEND21_NVIC_ISPR14_bit at NVIC_ISPR14.B21;
    sbit  SETPEND22_NVIC_ISPR14_bit at NVIC_ISPR14.B22;
    sbit  SETPEND23_NVIC_ISPR14_bit at NVIC_ISPR14.B23;
    sbit  SETPEND24_NVIC_ISPR14_bit at NVIC_ISPR14.B24;
    sbit  SETPEND25_NVIC_ISPR14_bit at NVIC_ISPR14.B25;
    sbit  SETPEND26_NVIC_ISPR14_bit at NVIC_ISPR14.B26;
    sbit  SETPEND27_NVIC_ISPR14_bit at NVIC_ISPR14.B27;
    sbit  SETPEND28_NVIC_ISPR14_bit at NVIC_ISPR14.B28;
    sbit  SETPEND29_NVIC_ISPR14_bit at NVIC_ISPR14.B29;
    sbit  SETPEND30_NVIC_ISPR14_bit at NVIC_ISPR14.B30;
    sbit  SETPEND31_NVIC_ISPR14_bit at NVIC_ISPR14.B31;

sfr far unsigned long   volatile NVIC_ISPR15          absolute 0xE000E23C;
    sbit  SETPEND0_NVIC_ISPR15_bit at NVIC_ISPR15.B0;
    sbit  SETPEND1_NVIC_ISPR15_bit at NVIC_ISPR15.B1;
    sbit  SETPEND2_NVIC_ISPR15_bit at NVIC_ISPR15.B2;
    sbit  SETPEND3_NVIC_ISPR15_bit at NVIC_ISPR15.B3;
    sbit  SETPEND4_NVIC_ISPR15_bit at NVIC_ISPR15.B4;
    sbit  SETPEND5_NVIC_ISPR15_bit at NVIC_ISPR15.B5;
    sbit  SETPEND6_NVIC_ISPR15_bit at NVIC_ISPR15.B6;
    sbit  SETPEND7_NVIC_ISPR15_bit at NVIC_ISPR15.B7;
    sbit  SETPEND8_NVIC_ISPR15_bit at NVIC_ISPR15.B8;
    sbit  SETPEND9_NVIC_ISPR15_bit at NVIC_ISPR15.B9;
    sbit  SETPEND10_NVIC_ISPR15_bit at NVIC_ISPR15.B10;
    sbit  SETPEND11_NVIC_ISPR15_bit at NVIC_ISPR15.B11;
    sbit  SETPEND12_NVIC_ISPR15_bit at NVIC_ISPR15.B12;
    sbit  SETPEND13_NVIC_ISPR15_bit at NVIC_ISPR15.B13;
    sbit  SETPEND14_NVIC_ISPR15_bit at NVIC_ISPR15.B14;
    sbit  SETPEND15_NVIC_ISPR15_bit at NVIC_ISPR15.B15;
    sbit  SETPEND16_NVIC_ISPR15_bit at NVIC_ISPR15.B16;
    sbit  SETPEND17_NVIC_ISPR15_bit at NVIC_ISPR15.B17;
    sbit  SETPEND18_NVIC_ISPR15_bit at NVIC_ISPR15.B18;
    sbit  SETPEND19_NVIC_ISPR15_bit at NVIC_ISPR15.B19;
    sbit  SETPEND20_NVIC_ISPR15_bit at NVIC_ISPR15.B20;
    sbit  SETPEND21_NVIC_ISPR15_bit at NVIC_ISPR15.B21;
    sbit  SETPEND22_NVIC_ISPR15_bit at NVIC_ISPR15.B22;
    sbit  SETPEND23_NVIC_ISPR15_bit at NVIC_ISPR15.B23;
    sbit  SETPEND24_NVIC_ISPR15_bit at NVIC_ISPR15.B24;
    sbit  SETPEND25_NVIC_ISPR15_bit at NVIC_ISPR15.B25;
    sbit  SETPEND26_NVIC_ISPR15_bit at NVIC_ISPR15.B26;
    sbit  SETPEND27_NVIC_ISPR15_bit at NVIC_ISPR15.B27;
    sbit  SETPEND28_NVIC_ISPR15_bit at NVIC_ISPR15.B28;
    sbit  SETPEND29_NVIC_ISPR15_bit at NVIC_ISPR15.B29;
    sbit  SETPEND30_NVIC_ISPR15_bit at NVIC_ISPR15.B30;
    sbit  SETPEND31_NVIC_ISPR15_bit at NVIC_ISPR15.B31;

sfr far unsigned long   volatile NVIC_ICPR0           absolute 0xE000E280;
    const register unsigned short int CLRPEND0 = 0;
    sbit  CLRPEND0_bit at NVIC_ICPR0.B0;
    const register unsigned short int CLRPEND1 = 1;
    sbit  CLRPEND1_bit at NVIC_ICPR0.B1;
    const register unsigned short int CLRPEND2 = 2;
    sbit  CLRPEND2_bit at NVIC_ICPR0.B2;
    const register unsigned short int CLRPEND3 = 3;
    sbit  CLRPEND3_bit at NVIC_ICPR0.B3;
    const register unsigned short int CLRPEND4 = 4;
    sbit  CLRPEND4_bit at NVIC_ICPR0.B4;
    const register unsigned short int CLRPEND5 = 5;
    sbit  CLRPEND5_bit at NVIC_ICPR0.B5;
    const register unsigned short int CLRPEND6 = 6;
    sbit  CLRPEND6_bit at NVIC_ICPR0.B6;
    const register unsigned short int CLRPEND7 = 7;
    sbit  CLRPEND7_bit at NVIC_ICPR0.B7;
    const register unsigned short int CLRPEND8 = 8;
    sbit  CLRPEND8_bit at NVIC_ICPR0.B8;
    const register unsigned short int CLRPEND9 = 9;
    sbit  CLRPEND9_bit at NVIC_ICPR0.B9;
    const register unsigned short int CLRPEND10 = 10;
    sbit  CLRPEND10_bit at NVIC_ICPR0.B10;
    const register unsigned short int CLRPEND11 = 11;
    sbit  CLRPEND11_bit at NVIC_ICPR0.B11;
    const register unsigned short int CLRPEND12 = 12;
    sbit  CLRPEND12_bit at NVIC_ICPR0.B12;
    const register unsigned short int CLRPEND13 = 13;
    sbit  CLRPEND13_bit at NVIC_ICPR0.B13;
    const register unsigned short int CLRPEND14 = 14;
    sbit  CLRPEND14_bit at NVIC_ICPR0.B14;
    const register unsigned short int CLRPEND15 = 15;
    sbit  CLRPEND15_bit at NVIC_ICPR0.B15;
    const register unsigned short int CLRPEND16 = 16;
    sbit  CLRPEND16_bit at NVIC_ICPR0.B16;
    const register unsigned short int CLRPEND17 = 17;
    sbit  CLRPEND17_bit at NVIC_ICPR0.B17;
    const register unsigned short int CLRPEND18 = 18;
    sbit  CLRPEND18_bit at NVIC_ICPR0.B18;
    const register unsigned short int CLRPEND19 = 19;
    sbit  CLRPEND19_bit at NVIC_ICPR0.B19;
    const register unsigned short int CLRPEND20 = 20;
    sbit  CLRPEND20_bit at NVIC_ICPR0.B20;
    const register unsigned short int CLRPEND21 = 21;
    sbit  CLRPEND21_bit at NVIC_ICPR0.B21;
    const register unsigned short int CLRPEND22 = 22;
    sbit  CLRPEND22_bit at NVIC_ICPR0.B22;
    const register unsigned short int CLRPEND23 = 23;
    sbit  CLRPEND23_bit at NVIC_ICPR0.B23;
    const register unsigned short int CLRPEND24 = 24;
    sbit  CLRPEND24_bit at NVIC_ICPR0.B24;
    const register unsigned short int CLRPEND25 = 25;
    sbit  CLRPEND25_bit at NVIC_ICPR0.B25;
    const register unsigned short int CLRPEND26 = 26;
    sbit  CLRPEND26_bit at NVIC_ICPR0.B26;
    const register unsigned short int CLRPEND27 = 27;
    sbit  CLRPEND27_bit at NVIC_ICPR0.B27;
    const register unsigned short int CLRPEND28 = 28;
    sbit  CLRPEND28_bit at NVIC_ICPR0.B28;
    const register unsigned short int CLRPEND29 = 29;
    sbit  CLRPEND29_bit at NVIC_ICPR0.B29;
    const register unsigned short int CLRPEND30 = 30;
    sbit  CLRPEND30_bit at NVIC_ICPR0.B30;
    const register unsigned short int CLRPEND31 = 31;
    sbit  CLRPEND31_bit at NVIC_ICPR0.B31;

sfr far unsigned long   volatile NVIC_ICPR1           absolute 0xE000E284;
    sbit  CLRPEND0_NVIC_ICPR1_bit at NVIC_ICPR1.B0;
    sbit  CLRPEND1_NVIC_ICPR1_bit at NVIC_ICPR1.B1;
    sbit  CLRPEND2_NVIC_ICPR1_bit at NVIC_ICPR1.B2;
    sbit  CLRPEND3_NVIC_ICPR1_bit at NVIC_ICPR1.B3;
    sbit  CLRPEND4_NVIC_ICPR1_bit at NVIC_ICPR1.B4;
    sbit  CLRPEND5_NVIC_ICPR1_bit at NVIC_ICPR1.B5;
    sbit  CLRPEND6_NVIC_ICPR1_bit at NVIC_ICPR1.B6;
    sbit  CLRPEND7_NVIC_ICPR1_bit at NVIC_ICPR1.B7;
    sbit  CLRPEND8_NVIC_ICPR1_bit at NVIC_ICPR1.B8;
    sbit  CLRPEND9_NVIC_ICPR1_bit at NVIC_ICPR1.B9;
    sbit  CLRPEND10_NVIC_ICPR1_bit at NVIC_ICPR1.B10;
    sbit  CLRPEND11_NVIC_ICPR1_bit at NVIC_ICPR1.B11;
    sbit  CLRPEND12_NVIC_ICPR1_bit at NVIC_ICPR1.B12;
    sbit  CLRPEND13_NVIC_ICPR1_bit at NVIC_ICPR1.B13;
    sbit  CLRPEND14_NVIC_ICPR1_bit at NVIC_ICPR1.B14;
    sbit  CLRPEND15_NVIC_ICPR1_bit at NVIC_ICPR1.B15;
    sbit  CLRPEND16_NVIC_ICPR1_bit at NVIC_ICPR1.B16;
    sbit  CLRPEND17_NVIC_ICPR1_bit at NVIC_ICPR1.B17;
    sbit  CLRPEND18_NVIC_ICPR1_bit at NVIC_ICPR1.B18;
    sbit  CLRPEND19_NVIC_ICPR1_bit at NVIC_ICPR1.B19;
    sbit  CLRPEND20_NVIC_ICPR1_bit at NVIC_ICPR1.B20;
    sbit  CLRPEND21_NVIC_ICPR1_bit at NVIC_ICPR1.B21;
    sbit  CLRPEND22_NVIC_ICPR1_bit at NVIC_ICPR1.B22;
    sbit  CLRPEND23_NVIC_ICPR1_bit at NVIC_ICPR1.B23;
    sbit  CLRPEND24_NVIC_ICPR1_bit at NVIC_ICPR1.B24;
    sbit  CLRPEND25_NVIC_ICPR1_bit at NVIC_ICPR1.B25;
    sbit  CLRPEND26_NVIC_ICPR1_bit at NVIC_ICPR1.B26;
    sbit  CLRPEND27_NVIC_ICPR1_bit at NVIC_ICPR1.B27;
    sbit  CLRPEND28_NVIC_ICPR1_bit at NVIC_ICPR1.B28;
    sbit  CLRPEND29_NVIC_ICPR1_bit at NVIC_ICPR1.B29;
    sbit  CLRPEND30_NVIC_ICPR1_bit at NVIC_ICPR1.B30;
    sbit  CLRPEND31_NVIC_ICPR1_bit at NVIC_ICPR1.B31;

sfr far unsigned long   volatile NVIC_ICPR2           absolute 0xE000E288;
    sbit  CLRPEND0_NVIC_ICPR2_bit at NVIC_ICPR2.B0;
    sbit  CLRPEND1_NVIC_ICPR2_bit at NVIC_ICPR2.B1;
    sbit  CLRPEND2_NVIC_ICPR2_bit at NVIC_ICPR2.B2;
    sbit  CLRPEND3_NVIC_ICPR2_bit at NVIC_ICPR2.B3;
    sbit  CLRPEND4_NVIC_ICPR2_bit at NVIC_ICPR2.B4;
    sbit  CLRPEND5_NVIC_ICPR2_bit at NVIC_ICPR2.B5;
    sbit  CLRPEND6_NVIC_ICPR2_bit at NVIC_ICPR2.B6;
    sbit  CLRPEND7_NVIC_ICPR2_bit at NVIC_ICPR2.B7;
    sbit  CLRPEND8_NVIC_ICPR2_bit at NVIC_ICPR2.B8;
    sbit  CLRPEND9_NVIC_ICPR2_bit at NVIC_ICPR2.B9;
    sbit  CLRPEND10_NVIC_ICPR2_bit at NVIC_ICPR2.B10;
    sbit  CLRPEND11_NVIC_ICPR2_bit at NVIC_ICPR2.B11;
    sbit  CLRPEND12_NVIC_ICPR2_bit at NVIC_ICPR2.B12;
    sbit  CLRPEND13_NVIC_ICPR2_bit at NVIC_ICPR2.B13;
    sbit  CLRPEND14_NVIC_ICPR2_bit at NVIC_ICPR2.B14;
    sbit  CLRPEND15_NVIC_ICPR2_bit at NVIC_ICPR2.B15;
    sbit  CLRPEND16_NVIC_ICPR2_bit at NVIC_ICPR2.B16;
    sbit  CLRPEND17_NVIC_ICPR2_bit at NVIC_ICPR2.B17;
    sbit  CLRPEND18_NVIC_ICPR2_bit at NVIC_ICPR2.B18;
    sbit  CLRPEND19_NVIC_ICPR2_bit at NVIC_ICPR2.B19;
    sbit  CLRPEND20_NVIC_ICPR2_bit at NVIC_ICPR2.B20;
    sbit  CLRPEND21_NVIC_ICPR2_bit at NVIC_ICPR2.B21;
    sbit  CLRPEND22_NVIC_ICPR2_bit at NVIC_ICPR2.B22;
    sbit  CLRPEND23_NVIC_ICPR2_bit at NVIC_ICPR2.B23;
    sbit  CLRPEND24_NVIC_ICPR2_bit at NVIC_ICPR2.B24;
    sbit  CLRPEND25_NVIC_ICPR2_bit at NVIC_ICPR2.B25;
    sbit  CLRPEND26_NVIC_ICPR2_bit at NVIC_ICPR2.B26;
    sbit  CLRPEND27_NVIC_ICPR2_bit at NVIC_ICPR2.B27;
    sbit  CLRPEND28_NVIC_ICPR2_bit at NVIC_ICPR2.B28;
    sbit  CLRPEND29_NVIC_ICPR2_bit at NVIC_ICPR2.B29;
    sbit  CLRPEND30_NVIC_ICPR2_bit at NVIC_ICPR2.B30;
    sbit  CLRPEND31_NVIC_ICPR2_bit at NVIC_ICPR2.B31;

sfr far unsigned long   volatile NVIC_ICPR3           absolute 0xE000E28C;
    sbit  CLRPEND0_NVIC_ICPR3_bit at NVIC_ICPR3.B0;
    sbit  CLRPEND1_NVIC_ICPR3_bit at NVIC_ICPR3.B1;
    sbit  CLRPEND2_NVIC_ICPR3_bit at NVIC_ICPR3.B2;
    sbit  CLRPEND3_NVIC_ICPR3_bit at NVIC_ICPR3.B3;
    sbit  CLRPEND4_NVIC_ICPR3_bit at NVIC_ICPR3.B4;
    sbit  CLRPEND5_NVIC_ICPR3_bit at NVIC_ICPR3.B5;
    sbit  CLRPEND6_NVIC_ICPR3_bit at NVIC_ICPR3.B6;
    sbit  CLRPEND7_NVIC_ICPR3_bit at NVIC_ICPR3.B7;
    sbit  CLRPEND8_NVIC_ICPR3_bit at NVIC_ICPR3.B8;
    sbit  CLRPEND9_NVIC_ICPR3_bit at NVIC_ICPR3.B9;
    sbit  CLRPEND10_NVIC_ICPR3_bit at NVIC_ICPR3.B10;
    sbit  CLRPEND11_NVIC_ICPR3_bit at NVIC_ICPR3.B11;
    sbit  CLRPEND12_NVIC_ICPR3_bit at NVIC_ICPR3.B12;
    sbit  CLRPEND13_NVIC_ICPR3_bit at NVIC_ICPR3.B13;
    sbit  CLRPEND14_NVIC_ICPR3_bit at NVIC_ICPR3.B14;
    sbit  CLRPEND15_NVIC_ICPR3_bit at NVIC_ICPR3.B15;
    sbit  CLRPEND16_NVIC_ICPR3_bit at NVIC_ICPR3.B16;
    sbit  CLRPEND17_NVIC_ICPR3_bit at NVIC_ICPR3.B17;
    sbit  CLRPEND18_NVIC_ICPR3_bit at NVIC_ICPR3.B18;
    sbit  CLRPEND19_NVIC_ICPR3_bit at NVIC_ICPR3.B19;
    sbit  CLRPEND20_NVIC_ICPR3_bit at NVIC_ICPR3.B20;
    sbit  CLRPEND21_NVIC_ICPR3_bit at NVIC_ICPR3.B21;
    sbit  CLRPEND22_NVIC_ICPR3_bit at NVIC_ICPR3.B22;
    sbit  CLRPEND23_NVIC_ICPR3_bit at NVIC_ICPR3.B23;
    sbit  CLRPEND24_NVIC_ICPR3_bit at NVIC_ICPR3.B24;
    sbit  CLRPEND25_NVIC_ICPR3_bit at NVIC_ICPR3.B25;
    sbit  CLRPEND26_NVIC_ICPR3_bit at NVIC_ICPR3.B26;
    sbit  CLRPEND27_NVIC_ICPR3_bit at NVIC_ICPR3.B27;
    sbit  CLRPEND28_NVIC_ICPR3_bit at NVIC_ICPR3.B28;
    sbit  CLRPEND29_NVIC_ICPR3_bit at NVIC_ICPR3.B29;
    sbit  CLRPEND30_NVIC_ICPR3_bit at NVIC_ICPR3.B30;
    sbit  CLRPEND31_NVIC_ICPR3_bit at NVIC_ICPR3.B31;

sfr far unsigned long   volatile NVIC_ICPR4           absolute 0xE000E290;
    sbit  CLRPEND0_NVIC_ICPR4_bit at NVIC_ICPR4.B0;
    sbit  CLRPEND1_NVIC_ICPR4_bit at NVIC_ICPR4.B1;
    sbit  CLRPEND2_NVIC_ICPR4_bit at NVIC_ICPR4.B2;
    sbit  CLRPEND3_NVIC_ICPR4_bit at NVIC_ICPR4.B3;
    sbit  CLRPEND4_NVIC_ICPR4_bit at NVIC_ICPR4.B4;
    sbit  CLRPEND5_NVIC_ICPR4_bit at NVIC_ICPR4.B5;
    sbit  CLRPEND6_NVIC_ICPR4_bit at NVIC_ICPR4.B6;
    sbit  CLRPEND7_NVIC_ICPR4_bit at NVIC_ICPR4.B7;
    sbit  CLRPEND8_NVIC_ICPR4_bit at NVIC_ICPR4.B8;
    sbit  CLRPEND9_NVIC_ICPR4_bit at NVIC_ICPR4.B9;
    sbit  CLRPEND10_NVIC_ICPR4_bit at NVIC_ICPR4.B10;
    sbit  CLRPEND11_NVIC_ICPR4_bit at NVIC_ICPR4.B11;
    sbit  CLRPEND12_NVIC_ICPR4_bit at NVIC_ICPR4.B12;
    sbit  CLRPEND13_NVIC_ICPR4_bit at NVIC_ICPR4.B13;
    sbit  CLRPEND14_NVIC_ICPR4_bit at NVIC_ICPR4.B14;
    sbit  CLRPEND15_NVIC_ICPR4_bit at NVIC_ICPR4.B15;
    sbit  CLRPEND16_NVIC_ICPR4_bit at NVIC_ICPR4.B16;
    sbit  CLRPEND17_NVIC_ICPR4_bit at NVIC_ICPR4.B17;
    sbit  CLRPEND18_NVIC_ICPR4_bit at NVIC_ICPR4.B18;
    sbit  CLRPEND19_NVIC_ICPR4_bit at NVIC_ICPR4.B19;
    sbit  CLRPEND20_NVIC_ICPR4_bit at NVIC_ICPR4.B20;
    sbit  CLRPEND21_NVIC_ICPR4_bit at NVIC_ICPR4.B21;
    sbit  CLRPEND22_NVIC_ICPR4_bit at NVIC_ICPR4.B22;
    sbit  CLRPEND23_NVIC_ICPR4_bit at NVIC_ICPR4.B23;
    sbit  CLRPEND24_NVIC_ICPR4_bit at NVIC_ICPR4.B24;
    sbit  CLRPEND25_NVIC_ICPR4_bit at NVIC_ICPR4.B25;
    sbit  CLRPEND26_NVIC_ICPR4_bit at NVIC_ICPR4.B26;
    sbit  CLRPEND27_NVIC_ICPR4_bit at NVIC_ICPR4.B27;
    sbit  CLRPEND28_NVIC_ICPR4_bit at NVIC_ICPR4.B28;
    sbit  CLRPEND29_NVIC_ICPR4_bit at NVIC_ICPR4.B29;
    sbit  CLRPEND30_NVIC_ICPR4_bit at NVIC_ICPR4.B30;
    sbit  CLRPEND31_NVIC_ICPR4_bit at NVIC_ICPR4.B31;

sfr far unsigned long   volatile NVIC_ICPR5           absolute 0xE000E294;
    sbit  CLRPEND0_NVIC_ICPR5_bit at NVIC_ICPR5.B0;
    sbit  CLRPEND1_NVIC_ICPR5_bit at NVIC_ICPR5.B1;
    sbit  CLRPEND2_NVIC_ICPR5_bit at NVIC_ICPR5.B2;
    sbit  CLRPEND3_NVIC_ICPR5_bit at NVIC_ICPR5.B3;
    sbit  CLRPEND4_NVIC_ICPR5_bit at NVIC_ICPR5.B4;
    sbit  CLRPEND5_NVIC_ICPR5_bit at NVIC_ICPR5.B5;
    sbit  CLRPEND6_NVIC_ICPR5_bit at NVIC_ICPR5.B6;
    sbit  CLRPEND7_NVIC_ICPR5_bit at NVIC_ICPR5.B7;
    sbit  CLRPEND8_NVIC_ICPR5_bit at NVIC_ICPR5.B8;
    sbit  CLRPEND9_NVIC_ICPR5_bit at NVIC_ICPR5.B9;
    sbit  CLRPEND10_NVIC_ICPR5_bit at NVIC_ICPR5.B10;
    sbit  CLRPEND11_NVIC_ICPR5_bit at NVIC_ICPR5.B11;
    sbit  CLRPEND12_NVIC_ICPR5_bit at NVIC_ICPR5.B12;
    sbit  CLRPEND13_NVIC_ICPR5_bit at NVIC_ICPR5.B13;
    sbit  CLRPEND14_NVIC_ICPR5_bit at NVIC_ICPR5.B14;
    sbit  CLRPEND15_NVIC_ICPR5_bit at NVIC_ICPR5.B15;
    sbit  CLRPEND16_NVIC_ICPR5_bit at NVIC_ICPR5.B16;
    sbit  CLRPEND17_NVIC_ICPR5_bit at NVIC_ICPR5.B17;
    sbit  CLRPEND18_NVIC_ICPR5_bit at NVIC_ICPR5.B18;
    sbit  CLRPEND19_NVIC_ICPR5_bit at NVIC_ICPR5.B19;
    sbit  CLRPEND20_NVIC_ICPR5_bit at NVIC_ICPR5.B20;
    sbit  CLRPEND21_NVIC_ICPR5_bit at NVIC_ICPR5.B21;
    sbit  CLRPEND22_NVIC_ICPR5_bit at NVIC_ICPR5.B22;
    sbit  CLRPEND23_NVIC_ICPR5_bit at NVIC_ICPR5.B23;
    sbit  CLRPEND24_NVIC_ICPR5_bit at NVIC_ICPR5.B24;
    sbit  CLRPEND25_NVIC_ICPR5_bit at NVIC_ICPR5.B25;
    sbit  CLRPEND26_NVIC_ICPR5_bit at NVIC_ICPR5.B26;
    sbit  CLRPEND27_NVIC_ICPR5_bit at NVIC_ICPR5.B27;
    sbit  CLRPEND28_NVIC_ICPR5_bit at NVIC_ICPR5.B28;
    sbit  CLRPEND29_NVIC_ICPR5_bit at NVIC_ICPR5.B29;
    sbit  CLRPEND30_NVIC_ICPR5_bit at NVIC_ICPR5.B30;
    sbit  CLRPEND31_NVIC_ICPR5_bit at NVIC_ICPR5.B31;

sfr far unsigned long   volatile NVIC_ICPR6           absolute 0xE000E298;
    sbit  CLRPEND0_NVIC_ICPR6_bit at NVIC_ICPR6.B0;
    sbit  CLRPEND1_NVIC_ICPR6_bit at NVIC_ICPR6.B1;
    sbit  CLRPEND2_NVIC_ICPR6_bit at NVIC_ICPR6.B2;
    sbit  CLRPEND3_NVIC_ICPR6_bit at NVIC_ICPR6.B3;
    sbit  CLRPEND4_NVIC_ICPR6_bit at NVIC_ICPR6.B4;
    sbit  CLRPEND5_NVIC_ICPR6_bit at NVIC_ICPR6.B5;
    sbit  CLRPEND6_NVIC_ICPR6_bit at NVIC_ICPR6.B6;
    sbit  CLRPEND7_NVIC_ICPR6_bit at NVIC_ICPR6.B7;
    sbit  CLRPEND8_NVIC_ICPR6_bit at NVIC_ICPR6.B8;
    sbit  CLRPEND9_NVIC_ICPR6_bit at NVIC_ICPR6.B9;
    sbit  CLRPEND10_NVIC_ICPR6_bit at NVIC_ICPR6.B10;
    sbit  CLRPEND11_NVIC_ICPR6_bit at NVIC_ICPR6.B11;
    sbit  CLRPEND12_NVIC_ICPR6_bit at NVIC_ICPR6.B12;
    sbit  CLRPEND13_NVIC_ICPR6_bit at NVIC_ICPR6.B13;
    sbit  CLRPEND14_NVIC_ICPR6_bit at NVIC_ICPR6.B14;
    sbit  CLRPEND15_NVIC_ICPR6_bit at NVIC_ICPR6.B15;
    sbit  CLRPEND16_NVIC_ICPR6_bit at NVIC_ICPR6.B16;
    sbit  CLRPEND17_NVIC_ICPR6_bit at NVIC_ICPR6.B17;
    sbit  CLRPEND18_NVIC_ICPR6_bit at NVIC_ICPR6.B18;
    sbit  CLRPEND19_NVIC_ICPR6_bit at NVIC_ICPR6.B19;
    sbit  CLRPEND20_NVIC_ICPR6_bit at NVIC_ICPR6.B20;
    sbit  CLRPEND21_NVIC_ICPR6_bit at NVIC_ICPR6.B21;
    sbit  CLRPEND22_NVIC_ICPR6_bit at NVIC_ICPR6.B22;
    sbit  CLRPEND23_NVIC_ICPR6_bit at NVIC_ICPR6.B23;
    sbit  CLRPEND24_NVIC_ICPR6_bit at NVIC_ICPR6.B24;
    sbit  CLRPEND25_NVIC_ICPR6_bit at NVIC_ICPR6.B25;
    sbit  CLRPEND26_NVIC_ICPR6_bit at NVIC_ICPR6.B26;
    sbit  CLRPEND27_NVIC_ICPR6_bit at NVIC_ICPR6.B27;
    sbit  CLRPEND28_NVIC_ICPR6_bit at NVIC_ICPR6.B28;
    sbit  CLRPEND29_NVIC_ICPR6_bit at NVIC_ICPR6.B29;
    sbit  CLRPEND30_NVIC_ICPR6_bit at NVIC_ICPR6.B30;
    sbit  CLRPEND31_NVIC_ICPR6_bit at NVIC_ICPR6.B31;

sfr far unsigned long   volatile NVIC_ICPR7           absolute 0xE000E29C;
    sbit  CLRPEND0_NVIC_ICPR7_bit at NVIC_ICPR7.B0;
    sbit  CLRPEND1_NVIC_ICPR7_bit at NVIC_ICPR7.B1;
    sbit  CLRPEND2_NVIC_ICPR7_bit at NVIC_ICPR7.B2;
    sbit  CLRPEND3_NVIC_ICPR7_bit at NVIC_ICPR7.B3;
    sbit  CLRPEND4_NVIC_ICPR7_bit at NVIC_ICPR7.B4;
    sbit  CLRPEND5_NVIC_ICPR7_bit at NVIC_ICPR7.B5;
    sbit  CLRPEND6_NVIC_ICPR7_bit at NVIC_ICPR7.B6;
    sbit  CLRPEND7_NVIC_ICPR7_bit at NVIC_ICPR7.B7;
    sbit  CLRPEND8_NVIC_ICPR7_bit at NVIC_ICPR7.B8;
    sbit  CLRPEND9_NVIC_ICPR7_bit at NVIC_ICPR7.B9;
    sbit  CLRPEND10_NVIC_ICPR7_bit at NVIC_ICPR7.B10;
    sbit  CLRPEND11_NVIC_ICPR7_bit at NVIC_ICPR7.B11;
    sbit  CLRPEND12_NVIC_ICPR7_bit at NVIC_ICPR7.B12;
    sbit  CLRPEND13_NVIC_ICPR7_bit at NVIC_ICPR7.B13;
    sbit  CLRPEND14_NVIC_ICPR7_bit at NVIC_ICPR7.B14;
    sbit  CLRPEND15_NVIC_ICPR7_bit at NVIC_ICPR7.B15;
    sbit  CLRPEND16_NVIC_ICPR7_bit at NVIC_ICPR7.B16;
    sbit  CLRPEND17_NVIC_ICPR7_bit at NVIC_ICPR7.B17;
    sbit  CLRPEND18_NVIC_ICPR7_bit at NVIC_ICPR7.B18;
    sbit  CLRPEND19_NVIC_ICPR7_bit at NVIC_ICPR7.B19;
    sbit  CLRPEND20_NVIC_ICPR7_bit at NVIC_ICPR7.B20;
    sbit  CLRPEND21_NVIC_ICPR7_bit at NVIC_ICPR7.B21;
    sbit  CLRPEND22_NVIC_ICPR7_bit at NVIC_ICPR7.B22;
    sbit  CLRPEND23_NVIC_ICPR7_bit at NVIC_ICPR7.B23;
    sbit  CLRPEND24_NVIC_ICPR7_bit at NVIC_ICPR7.B24;
    sbit  CLRPEND25_NVIC_ICPR7_bit at NVIC_ICPR7.B25;
    sbit  CLRPEND26_NVIC_ICPR7_bit at NVIC_ICPR7.B26;
    sbit  CLRPEND27_NVIC_ICPR7_bit at NVIC_ICPR7.B27;
    sbit  CLRPEND28_NVIC_ICPR7_bit at NVIC_ICPR7.B28;
    sbit  CLRPEND29_NVIC_ICPR7_bit at NVIC_ICPR7.B29;
    sbit  CLRPEND30_NVIC_ICPR7_bit at NVIC_ICPR7.B30;
    sbit  CLRPEND31_NVIC_ICPR7_bit at NVIC_ICPR7.B31;

sfr far unsigned long   volatile NVIC_ICPR8           absolute 0xE000E2A0;
    sbit  CLRPEND0_NVIC_ICPR8_bit at NVIC_ICPR8.B0;
    sbit  CLRPEND1_NVIC_ICPR8_bit at NVIC_ICPR8.B1;
    sbit  CLRPEND2_NVIC_ICPR8_bit at NVIC_ICPR8.B2;
    sbit  CLRPEND3_NVIC_ICPR8_bit at NVIC_ICPR8.B3;
    sbit  CLRPEND4_NVIC_ICPR8_bit at NVIC_ICPR8.B4;
    sbit  CLRPEND5_NVIC_ICPR8_bit at NVIC_ICPR8.B5;
    sbit  CLRPEND6_NVIC_ICPR8_bit at NVIC_ICPR8.B6;
    sbit  CLRPEND7_NVIC_ICPR8_bit at NVIC_ICPR8.B7;
    sbit  CLRPEND8_NVIC_ICPR8_bit at NVIC_ICPR8.B8;
    sbit  CLRPEND9_NVIC_ICPR8_bit at NVIC_ICPR8.B9;
    sbit  CLRPEND10_NVIC_ICPR8_bit at NVIC_ICPR8.B10;
    sbit  CLRPEND11_NVIC_ICPR8_bit at NVIC_ICPR8.B11;
    sbit  CLRPEND12_NVIC_ICPR8_bit at NVIC_ICPR8.B12;
    sbit  CLRPEND13_NVIC_ICPR8_bit at NVIC_ICPR8.B13;
    sbit  CLRPEND14_NVIC_ICPR8_bit at NVIC_ICPR8.B14;
    sbit  CLRPEND15_NVIC_ICPR8_bit at NVIC_ICPR8.B15;
    sbit  CLRPEND16_NVIC_ICPR8_bit at NVIC_ICPR8.B16;
    sbit  CLRPEND17_NVIC_ICPR8_bit at NVIC_ICPR8.B17;
    sbit  CLRPEND18_NVIC_ICPR8_bit at NVIC_ICPR8.B18;
    sbit  CLRPEND19_NVIC_ICPR8_bit at NVIC_ICPR8.B19;
    sbit  CLRPEND20_NVIC_ICPR8_bit at NVIC_ICPR8.B20;
    sbit  CLRPEND21_NVIC_ICPR8_bit at NVIC_ICPR8.B21;
    sbit  CLRPEND22_NVIC_ICPR8_bit at NVIC_ICPR8.B22;
    sbit  CLRPEND23_NVIC_ICPR8_bit at NVIC_ICPR8.B23;
    sbit  CLRPEND24_NVIC_ICPR8_bit at NVIC_ICPR8.B24;
    sbit  CLRPEND25_NVIC_ICPR8_bit at NVIC_ICPR8.B25;
    sbit  CLRPEND26_NVIC_ICPR8_bit at NVIC_ICPR8.B26;
    sbit  CLRPEND27_NVIC_ICPR8_bit at NVIC_ICPR8.B27;
    sbit  CLRPEND28_NVIC_ICPR8_bit at NVIC_ICPR8.B28;
    sbit  CLRPEND29_NVIC_ICPR8_bit at NVIC_ICPR8.B29;
    sbit  CLRPEND30_NVIC_ICPR8_bit at NVIC_ICPR8.B30;
    sbit  CLRPEND31_NVIC_ICPR8_bit at NVIC_ICPR8.B31;

sfr far unsigned long   volatile NVIC_ICPR9           absolute 0xE000E2A4;
    sbit  CLRPEND0_NVIC_ICPR9_bit at NVIC_ICPR9.B0;
    sbit  CLRPEND1_NVIC_ICPR9_bit at NVIC_ICPR9.B1;
    sbit  CLRPEND2_NVIC_ICPR9_bit at NVIC_ICPR9.B2;
    sbit  CLRPEND3_NVIC_ICPR9_bit at NVIC_ICPR9.B3;
    sbit  CLRPEND4_NVIC_ICPR9_bit at NVIC_ICPR9.B4;
    sbit  CLRPEND5_NVIC_ICPR9_bit at NVIC_ICPR9.B5;
    sbit  CLRPEND6_NVIC_ICPR9_bit at NVIC_ICPR9.B6;
    sbit  CLRPEND7_NVIC_ICPR9_bit at NVIC_ICPR9.B7;
    sbit  CLRPEND8_NVIC_ICPR9_bit at NVIC_ICPR9.B8;
    sbit  CLRPEND9_NVIC_ICPR9_bit at NVIC_ICPR9.B9;
    sbit  CLRPEND10_NVIC_ICPR9_bit at NVIC_ICPR9.B10;
    sbit  CLRPEND11_NVIC_ICPR9_bit at NVIC_ICPR9.B11;
    sbit  CLRPEND12_NVIC_ICPR9_bit at NVIC_ICPR9.B12;
    sbit  CLRPEND13_NVIC_ICPR9_bit at NVIC_ICPR9.B13;
    sbit  CLRPEND14_NVIC_ICPR9_bit at NVIC_ICPR9.B14;
    sbit  CLRPEND15_NVIC_ICPR9_bit at NVIC_ICPR9.B15;
    sbit  CLRPEND16_NVIC_ICPR9_bit at NVIC_ICPR9.B16;
    sbit  CLRPEND17_NVIC_ICPR9_bit at NVIC_ICPR9.B17;
    sbit  CLRPEND18_NVIC_ICPR9_bit at NVIC_ICPR9.B18;
    sbit  CLRPEND19_NVIC_ICPR9_bit at NVIC_ICPR9.B19;
    sbit  CLRPEND20_NVIC_ICPR9_bit at NVIC_ICPR9.B20;
    sbit  CLRPEND21_NVIC_ICPR9_bit at NVIC_ICPR9.B21;
    sbit  CLRPEND22_NVIC_ICPR9_bit at NVIC_ICPR9.B22;
    sbit  CLRPEND23_NVIC_ICPR9_bit at NVIC_ICPR9.B23;
    sbit  CLRPEND24_NVIC_ICPR9_bit at NVIC_ICPR9.B24;
    sbit  CLRPEND25_NVIC_ICPR9_bit at NVIC_ICPR9.B25;
    sbit  CLRPEND26_NVIC_ICPR9_bit at NVIC_ICPR9.B26;
    sbit  CLRPEND27_NVIC_ICPR9_bit at NVIC_ICPR9.B27;
    sbit  CLRPEND28_NVIC_ICPR9_bit at NVIC_ICPR9.B28;
    sbit  CLRPEND29_NVIC_ICPR9_bit at NVIC_ICPR9.B29;
    sbit  CLRPEND30_NVIC_ICPR9_bit at NVIC_ICPR9.B30;
    sbit  CLRPEND31_NVIC_ICPR9_bit at NVIC_ICPR9.B31;

sfr far unsigned long   volatile NVIC_ICPR10          absolute 0xE000E2A8;
    sbit  CLRPEND0_NVIC_ICPR10_bit at NVIC_ICPR10.B0;
    sbit  CLRPEND1_NVIC_ICPR10_bit at NVIC_ICPR10.B1;
    sbit  CLRPEND2_NVIC_ICPR10_bit at NVIC_ICPR10.B2;
    sbit  CLRPEND3_NVIC_ICPR10_bit at NVIC_ICPR10.B3;
    sbit  CLRPEND4_NVIC_ICPR10_bit at NVIC_ICPR10.B4;
    sbit  CLRPEND5_NVIC_ICPR10_bit at NVIC_ICPR10.B5;
    sbit  CLRPEND6_NVIC_ICPR10_bit at NVIC_ICPR10.B6;
    sbit  CLRPEND7_NVIC_ICPR10_bit at NVIC_ICPR10.B7;
    sbit  CLRPEND8_NVIC_ICPR10_bit at NVIC_ICPR10.B8;
    sbit  CLRPEND9_NVIC_ICPR10_bit at NVIC_ICPR10.B9;
    sbit  CLRPEND10_NVIC_ICPR10_bit at NVIC_ICPR10.B10;
    sbit  CLRPEND11_NVIC_ICPR10_bit at NVIC_ICPR10.B11;
    sbit  CLRPEND12_NVIC_ICPR10_bit at NVIC_ICPR10.B12;
    sbit  CLRPEND13_NVIC_ICPR10_bit at NVIC_ICPR10.B13;
    sbit  CLRPEND14_NVIC_ICPR10_bit at NVIC_ICPR10.B14;
    sbit  CLRPEND15_NVIC_ICPR10_bit at NVIC_ICPR10.B15;
    sbit  CLRPEND16_NVIC_ICPR10_bit at NVIC_ICPR10.B16;
    sbit  CLRPEND17_NVIC_ICPR10_bit at NVIC_ICPR10.B17;
    sbit  CLRPEND18_NVIC_ICPR10_bit at NVIC_ICPR10.B18;
    sbit  CLRPEND19_NVIC_ICPR10_bit at NVIC_ICPR10.B19;
    sbit  CLRPEND20_NVIC_ICPR10_bit at NVIC_ICPR10.B20;
    sbit  CLRPEND21_NVIC_ICPR10_bit at NVIC_ICPR10.B21;
    sbit  CLRPEND22_NVIC_ICPR10_bit at NVIC_ICPR10.B22;
    sbit  CLRPEND23_NVIC_ICPR10_bit at NVIC_ICPR10.B23;
    sbit  CLRPEND24_NVIC_ICPR10_bit at NVIC_ICPR10.B24;
    sbit  CLRPEND25_NVIC_ICPR10_bit at NVIC_ICPR10.B25;
    sbit  CLRPEND26_NVIC_ICPR10_bit at NVIC_ICPR10.B26;
    sbit  CLRPEND27_NVIC_ICPR10_bit at NVIC_ICPR10.B27;
    sbit  CLRPEND28_NVIC_ICPR10_bit at NVIC_ICPR10.B28;
    sbit  CLRPEND29_NVIC_ICPR10_bit at NVIC_ICPR10.B29;
    sbit  CLRPEND30_NVIC_ICPR10_bit at NVIC_ICPR10.B30;
    sbit  CLRPEND31_NVIC_ICPR10_bit at NVIC_ICPR10.B31;

sfr far unsigned long   volatile NVIC_ICPR11          absolute 0xE000E2AC;
    sbit  CLRPEND0_NVIC_ICPR11_bit at NVIC_ICPR11.B0;
    sbit  CLRPEND1_NVIC_ICPR11_bit at NVIC_ICPR11.B1;
    sbit  CLRPEND2_NVIC_ICPR11_bit at NVIC_ICPR11.B2;
    sbit  CLRPEND3_NVIC_ICPR11_bit at NVIC_ICPR11.B3;
    sbit  CLRPEND4_NVIC_ICPR11_bit at NVIC_ICPR11.B4;
    sbit  CLRPEND5_NVIC_ICPR11_bit at NVIC_ICPR11.B5;
    sbit  CLRPEND6_NVIC_ICPR11_bit at NVIC_ICPR11.B6;
    sbit  CLRPEND7_NVIC_ICPR11_bit at NVIC_ICPR11.B7;
    sbit  CLRPEND8_NVIC_ICPR11_bit at NVIC_ICPR11.B8;
    sbit  CLRPEND9_NVIC_ICPR11_bit at NVIC_ICPR11.B9;
    sbit  CLRPEND10_NVIC_ICPR11_bit at NVIC_ICPR11.B10;
    sbit  CLRPEND11_NVIC_ICPR11_bit at NVIC_ICPR11.B11;
    sbit  CLRPEND12_NVIC_ICPR11_bit at NVIC_ICPR11.B12;
    sbit  CLRPEND13_NVIC_ICPR11_bit at NVIC_ICPR11.B13;
    sbit  CLRPEND14_NVIC_ICPR11_bit at NVIC_ICPR11.B14;
    sbit  CLRPEND15_NVIC_ICPR11_bit at NVIC_ICPR11.B15;
    sbit  CLRPEND16_NVIC_ICPR11_bit at NVIC_ICPR11.B16;
    sbit  CLRPEND17_NVIC_ICPR11_bit at NVIC_ICPR11.B17;
    sbit  CLRPEND18_NVIC_ICPR11_bit at NVIC_ICPR11.B18;
    sbit  CLRPEND19_NVIC_ICPR11_bit at NVIC_ICPR11.B19;
    sbit  CLRPEND20_NVIC_ICPR11_bit at NVIC_ICPR11.B20;
    sbit  CLRPEND21_NVIC_ICPR11_bit at NVIC_ICPR11.B21;
    sbit  CLRPEND22_NVIC_ICPR11_bit at NVIC_ICPR11.B22;
    sbit  CLRPEND23_NVIC_ICPR11_bit at NVIC_ICPR11.B23;
    sbit  CLRPEND24_NVIC_ICPR11_bit at NVIC_ICPR11.B24;
    sbit  CLRPEND25_NVIC_ICPR11_bit at NVIC_ICPR11.B25;
    sbit  CLRPEND26_NVIC_ICPR11_bit at NVIC_ICPR11.B26;
    sbit  CLRPEND27_NVIC_ICPR11_bit at NVIC_ICPR11.B27;
    sbit  CLRPEND28_NVIC_ICPR11_bit at NVIC_ICPR11.B28;
    sbit  CLRPEND29_NVIC_ICPR11_bit at NVIC_ICPR11.B29;
    sbit  CLRPEND30_NVIC_ICPR11_bit at NVIC_ICPR11.B30;
    sbit  CLRPEND31_NVIC_ICPR11_bit at NVIC_ICPR11.B31;

sfr far unsigned long   volatile NVIC_ICPR12          absolute 0xE000E2B0;
    sbit  CLRPEND0_NVIC_ICPR12_bit at NVIC_ICPR12.B0;
    sbit  CLRPEND1_NVIC_ICPR12_bit at NVIC_ICPR12.B1;
    sbit  CLRPEND2_NVIC_ICPR12_bit at NVIC_ICPR12.B2;
    sbit  CLRPEND3_NVIC_ICPR12_bit at NVIC_ICPR12.B3;
    sbit  CLRPEND4_NVIC_ICPR12_bit at NVIC_ICPR12.B4;
    sbit  CLRPEND5_NVIC_ICPR12_bit at NVIC_ICPR12.B5;
    sbit  CLRPEND6_NVIC_ICPR12_bit at NVIC_ICPR12.B6;
    sbit  CLRPEND7_NVIC_ICPR12_bit at NVIC_ICPR12.B7;
    sbit  CLRPEND8_NVIC_ICPR12_bit at NVIC_ICPR12.B8;
    sbit  CLRPEND9_NVIC_ICPR12_bit at NVIC_ICPR12.B9;
    sbit  CLRPEND10_NVIC_ICPR12_bit at NVIC_ICPR12.B10;
    sbit  CLRPEND11_NVIC_ICPR12_bit at NVIC_ICPR12.B11;
    sbit  CLRPEND12_NVIC_ICPR12_bit at NVIC_ICPR12.B12;
    sbit  CLRPEND13_NVIC_ICPR12_bit at NVIC_ICPR12.B13;
    sbit  CLRPEND14_NVIC_ICPR12_bit at NVIC_ICPR12.B14;
    sbit  CLRPEND15_NVIC_ICPR12_bit at NVIC_ICPR12.B15;
    sbit  CLRPEND16_NVIC_ICPR12_bit at NVIC_ICPR12.B16;
    sbit  CLRPEND17_NVIC_ICPR12_bit at NVIC_ICPR12.B17;
    sbit  CLRPEND18_NVIC_ICPR12_bit at NVIC_ICPR12.B18;
    sbit  CLRPEND19_NVIC_ICPR12_bit at NVIC_ICPR12.B19;
    sbit  CLRPEND20_NVIC_ICPR12_bit at NVIC_ICPR12.B20;
    sbit  CLRPEND21_NVIC_ICPR12_bit at NVIC_ICPR12.B21;
    sbit  CLRPEND22_NVIC_ICPR12_bit at NVIC_ICPR12.B22;
    sbit  CLRPEND23_NVIC_ICPR12_bit at NVIC_ICPR12.B23;
    sbit  CLRPEND24_NVIC_ICPR12_bit at NVIC_ICPR12.B24;
    sbit  CLRPEND25_NVIC_ICPR12_bit at NVIC_ICPR12.B25;
    sbit  CLRPEND26_NVIC_ICPR12_bit at NVIC_ICPR12.B26;
    sbit  CLRPEND27_NVIC_ICPR12_bit at NVIC_ICPR12.B27;
    sbit  CLRPEND28_NVIC_ICPR12_bit at NVIC_ICPR12.B28;
    sbit  CLRPEND29_NVIC_ICPR12_bit at NVIC_ICPR12.B29;
    sbit  CLRPEND30_NVIC_ICPR12_bit at NVIC_ICPR12.B30;
    sbit  CLRPEND31_NVIC_ICPR12_bit at NVIC_ICPR12.B31;

sfr far unsigned long   volatile NVIC_ICPR13          absolute 0xE000E2B4;
    sbit  CLRPEND0_NVIC_ICPR13_bit at NVIC_ICPR13.B0;
    sbit  CLRPEND1_NVIC_ICPR13_bit at NVIC_ICPR13.B1;
    sbit  CLRPEND2_NVIC_ICPR13_bit at NVIC_ICPR13.B2;
    sbit  CLRPEND3_NVIC_ICPR13_bit at NVIC_ICPR13.B3;
    sbit  CLRPEND4_NVIC_ICPR13_bit at NVIC_ICPR13.B4;
    sbit  CLRPEND5_NVIC_ICPR13_bit at NVIC_ICPR13.B5;
    sbit  CLRPEND6_NVIC_ICPR13_bit at NVIC_ICPR13.B6;
    sbit  CLRPEND7_NVIC_ICPR13_bit at NVIC_ICPR13.B7;
    sbit  CLRPEND8_NVIC_ICPR13_bit at NVIC_ICPR13.B8;
    sbit  CLRPEND9_NVIC_ICPR13_bit at NVIC_ICPR13.B9;
    sbit  CLRPEND10_NVIC_ICPR13_bit at NVIC_ICPR13.B10;
    sbit  CLRPEND11_NVIC_ICPR13_bit at NVIC_ICPR13.B11;
    sbit  CLRPEND12_NVIC_ICPR13_bit at NVIC_ICPR13.B12;
    sbit  CLRPEND13_NVIC_ICPR13_bit at NVIC_ICPR13.B13;
    sbit  CLRPEND14_NVIC_ICPR13_bit at NVIC_ICPR13.B14;
    sbit  CLRPEND15_NVIC_ICPR13_bit at NVIC_ICPR13.B15;
    sbit  CLRPEND16_NVIC_ICPR13_bit at NVIC_ICPR13.B16;
    sbit  CLRPEND17_NVIC_ICPR13_bit at NVIC_ICPR13.B17;
    sbit  CLRPEND18_NVIC_ICPR13_bit at NVIC_ICPR13.B18;
    sbit  CLRPEND19_NVIC_ICPR13_bit at NVIC_ICPR13.B19;
    sbit  CLRPEND20_NVIC_ICPR13_bit at NVIC_ICPR13.B20;
    sbit  CLRPEND21_NVIC_ICPR13_bit at NVIC_ICPR13.B21;
    sbit  CLRPEND22_NVIC_ICPR13_bit at NVIC_ICPR13.B22;
    sbit  CLRPEND23_NVIC_ICPR13_bit at NVIC_ICPR13.B23;
    sbit  CLRPEND24_NVIC_ICPR13_bit at NVIC_ICPR13.B24;
    sbit  CLRPEND25_NVIC_ICPR13_bit at NVIC_ICPR13.B25;
    sbit  CLRPEND26_NVIC_ICPR13_bit at NVIC_ICPR13.B26;
    sbit  CLRPEND27_NVIC_ICPR13_bit at NVIC_ICPR13.B27;
    sbit  CLRPEND28_NVIC_ICPR13_bit at NVIC_ICPR13.B28;
    sbit  CLRPEND29_NVIC_ICPR13_bit at NVIC_ICPR13.B29;
    sbit  CLRPEND30_NVIC_ICPR13_bit at NVIC_ICPR13.B30;
    sbit  CLRPEND31_NVIC_ICPR13_bit at NVIC_ICPR13.B31;

sfr far unsigned long   volatile NVIC_ICPR14          absolute 0xE000E2B8;
    sbit  CLRPEND0_NVIC_ICPR14_bit at NVIC_ICPR14.B0;
    sbit  CLRPEND1_NVIC_ICPR14_bit at NVIC_ICPR14.B1;
    sbit  CLRPEND2_NVIC_ICPR14_bit at NVIC_ICPR14.B2;
    sbit  CLRPEND3_NVIC_ICPR14_bit at NVIC_ICPR14.B3;
    sbit  CLRPEND4_NVIC_ICPR14_bit at NVIC_ICPR14.B4;
    sbit  CLRPEND5_NVIC_ICPR14_bit at NVIC_ICPR14.B5;
    sbit  CLRPEND6_NVIC_ICPR14_bit at NVIC_ICPR14.B6;
    sbit  CLRPEND7_NVIC_ICPR14_bit at NVIC_ICPR14.B7;
    sbit  CLRPEND8_NVIC_ICPR14_bit at NVIC_ICPR14.B8;
    sbit  CLRPEND9_NVIC_ICPR14_bit at NVIC_ICPR14.B9;
    sbit  CLRPEND10_NVIC_ICPR14_bit at NVIC_ICPR14.B10;
    sbit  CLRPEND11_NVIC_ICPR14_bit at NVIC_ICPR14.B11;
    sbit  CLRPEND12_NVIC_ICPR14_bit at NVIC_ICPR14.B12;
    sbit  CLRPEND13_NVIC_ICPR14_bit at NVIC_ICPR14.B13;
    sbit  CLRPEND14_NVIC_ICPR14_bit at NVIC_ICPR14.B14;
    sbit  CLRPEND15_NVIC_ICPR14_bit at NVIC_ICPR14.B15;
    sbit  CLRPEND16_NVIC_ICPR14_bit at NVIC_ICPR14.B16;
    sbit  CLRPEND17_NVIC_ICPR14_bit at NVIC_ICPR14.B17;
    sbit  CLRPEND18_NVIC_ICPR14_bit at NVIC_ICPR14.B18;
    sbit  CLRPEND19_NVIC_ICPR14_bit at NVIC_ICPR14.B19;
    sbit  CLRPEND20_NVIC_ICPR14_bit at NVIC_ICPR14.B20;
    sbit  CLRPEND21_NVIC_ICPR14_bit at NVIC_ICPR14.B21;
    sbit  CLRPEND22_NVIC_ICPR14_bit at NVIC_ICPR14.B22;
    sbit  CLRPEND23_NVIC_ICPR14_bit at NVIC_ICPR14.B23;
    sbit  CLRPEND24_NVIC_ICPR14_bit at NVIC_ICPR14.B24;
    sbit  CLRPEND25_NVIC_ICPR14_bit at NVIC_ICPR14.B25;
    sbit  CLRPEND26_NVIC_ICPR14_bit at NVIC_ICPR14.B26;
    sbit  CLRPEND27_NVIC_ICPR14_bit at NVIC_ICPR14.B27;
    sbit  CLRPEND28_NVIC_ICPR14_bit at NVIC_ICPR14.B28;
    sbit  CLRPEND29_NVIC_ICPR14_bit at NVIC_ICPR14.B29;
    sbit  CLRPEND30_NVIC_ICPR14_bit at NVIC_ICPR14.B30;
    sbit  CLRPEND31_NVIC_ICPR14_bit at NVIC_ICPR14.B31;

sfr far unsigned long   volatile NVIC_ICPR15          absolute 0xE000E2BC;
    sbit  CLRPEND0_NVIC_ICPR15_bit at NVIC_ICPR15.B0;
    sbit  CLRPEND1_NVIC_ICPR15_bit at NVIC_ICPR15.B1;
    sbit  CLRPEND2_NVIC_ICPR15_bit at NVIC_ICPR15.B2;
    sbit  CLRPEND3_NVIC_ICPR15_bit at NVIC_ICPR15.B3;
    sbit  CLRPEND4_NVIC_ICPR15_bit at NVIC_ICPR15.B4;
    sbit  CLRPEND5_NVIC_ICPR15_bit at NVIC_ICPR15.B5;
    sbit  CLRPEND6_NVIC_ICPR15_bit at NVIC_ICPR15.B6;
    sbit  CLRPEND7_NVIC_ICPR15_bit at NVIC_ICPR15.B7;
    sbit  CLRPEND8_NVIC_ICPR15_bit at NVIC_ICPR15.B8;
    sbit  CLRPEND9_NVIC_ICPR15_bit at NVIC_ICPR15.B9;
    sbit  CLRPEND10_NVIC_ICPR15_bit at NVIC_ICPR15.B10;
    sbit  CLRPEND11_NVIC_ICPR15_bit at NVIC_ICPR15.B11;
    sbit  CLRPEND12_NVIC_ICPR15_bit at NVIC_ICPR15.B12;
    sbit  CLRPEND13_NVIC_ICPR15_bit at NVIC_ICPR15.B13;
    sbit  CLRPEND14_NVIC_ICPR15_bit at NVIC_ICPR15.B14;
    sbit  CLRPEND15_NVIC_ICPR15_bit at NVIC_ICPR15.B15;
    sbit  CLRPEND16_NVIC_ICPR15_bit at NVIC_ICPR15.B16;
    sbit  CLRPEND17_NVIC_ICPR15_bit at NVIC_ICPR15.B17;
    sbit  CLRPEND18_NVIC_ICPR15_bit at NVIC_ICPR15.B18;
    sbit  CLRPEND19_NVIC_ICPR15_bit at NVIC_ICPR15.B19;
    sbit  CLRPEND20_NVIC_ICPR15_bit at NVIC_ICPR15.B20;
    sbit  CLRPEND21_NVIC_ICPR15_bit at NVIC_ICPR15.B21;
    sbit  CLRPEND22_NVIC_ICPR15_bit at NVIC_ICPR15.B22;
    sbit  CLRPEND23_NVIC_ICPR15_bit at NVIC_ICPR15.B23;
    sbit  CLRPEND24_NVIC_ICPR15_bit at NVIC_ICPR15.B24;
    sbit  CLRPEND25_NVIC_ICPR15_bit at NVIC_ICPR15.B25;
    sbit  CLRPEND26_NVIC_ICPR15_bit at NVIC_ICPR15.B26;
    sbit  CLRPEND27_NVIC_ICPR15_bit at NVIC_ICPR15.B27;
    sbit  CLRPEND28_NVIC_ICPR15_bit at NVIC_ICPR15.B28;
    sbit  CLRPEND29_NVIC_ICPR15_bit at NVIC_ICPR15.B29;
    sbit  CLRPEND30_NVIC_ICPR15_bit at NVIC_ICPR15.B30;
    sbit  CLRPEND31_NVIC_ICPR15_bit at NVIC_ICPR15.B31;

sfr far unsigned long   volatile NVIC_IABR0           absolute 0xE000E300;
    const register unsigned short int ACTIVE0 = 0;
    sbit  ACTIVE0_bit at NVIC_IABR0.B0;
    const register unsigned short int ACTIVE1 = 1;
    sbit  ACTIVE1_bit at NVIC_IABR0.B1;
    const register unsigned short int ACTIVE2 = 2;
    sbit  ACTIVE2_bit at NVIC_IABR0.B2;
    const register unsigned short int ACTIVE3 = 3;
    sbit  ACTIVE3_bit at NVIC_IABR0.B3;
    const register unsigned short int ACTIVE4 = 4;
    sbit  ACTIVE4_bit at NVIC_IABR0.B4;
    const register unsigned short int ACTIVE5 = 5;
    sbit  ACTIVE5_bit at NVIC_IABR0.B5;
    const register unsigned short int ACTIVE6 = 6;
    sbit  ACTIVE6_bit at NVIC_IABR0.B6;
    const register unsigned short int ACTIVE7 = 7;
    sbit  ACTIVE7_bit at NVIC_IABR0.B7;
    const register unsigned short int ACTIVE8 = 8;
    sbit  ACTIVE8_bit at NVIC_IABR0.B8;
    const register unsigned short int ACTIVE9 = 9;
    sbit  ACTIVE9_bit at NVIC_IABR0.B9;
    const register unsigned short int ACTIVE10 = 10;
    sbit  ACTIVE10_bit at NVIC_IABR0.B10;
    const register unsigned short int ACTIVE11 = 11;
    sbit  ACTIVE11_bit at NVIC_IABR0.B11;
    const register unsigned short int ACTIVE12 = 12;
    sbit  ACTIVE12_bit at NVIC_IABR0.B12;
    const register unsigned short int ACTIVE13 = 13;
    sbit  ACTIVE13_bit at NVIC_IABR0.B13;
    const register unsigned short int ACTIVE14 = 14;
    sbit  ACTIVE14_bit at NVIC_IABR0.B14;
    const register unsigned short int ACTIVE15 = 15;
    sbit  ACTIVE15_bit at NVIC_IABR0.B15;
    const register unsigned short int ACTIVE16 = 16;
    sbit  ACTIVE16_bit at NVIC_IABR0.B16;
    const register unsigned short int ACTIVE17 = 17;
    sbit  ACTIVE17_bit at NVIC_IABR0.B17;
    const register unsigned short int ACTIVE18 = 18;
    sbit  ACTIVE18_bit at NVIC_IABR0.B18;
    const register unsigned short int ACTIVE19 = 19;
    sbit  ACTIVE19_bit at NVIC_IABR0.B19;
    const register unsigned short int ACTIVE20 = 20;
    sbit  ACTIVE20_bit at NVIC_IABR0.B20;
    const register unsigned short int ACTIVE21 = 21;
    sbit  ACTIVE21_bit at NVIC_IABR0.B21;
    const register unsigned short int ACTIVE22 = 22;
    sbit  ACTIVE22_bit at NVIC_IABR0.B22;
    const register unsigned short int ACTIVE23 = 23;
    sbit  ACTIVE23_bit at NVIC_IABR0.B23;
    const register unsigned short int ACTIVE24 = 24;
    sbit  ACTIVE24_bit at NVIC_IABR0.B24;
    const register unsigned short int ACTIVE25 = 25;
    sbit  ACTIVE25_bit at NVIC_IABR0.B25;
    const register unsigned short int ACTIVE26 = 26;
    sbit  ACTIVE26_bit at NVIC_IABR0.B26;
    const register unsigned short int ACTIVE27 = 27;
    sbit  ACTIVE27_bit at NVIC_IABR0.B27;
    const register unsigned short int ACTIVE28 = 28;
    sbit  ACTIVE28_bit at NVIC_IABR0.B28;
    const register unsigned short int ACTIVE29 = 29;
    sbit  ACTIVE29_bit at NVIC_IABR0.B29;
    const register unsigned short int ACTIVE30 = 30;
    sbit  ACTIVE30_bit at NVIC_IABR0.B30;
    const register unsigned short int ACTIVE31 = 31;
    sbit  ACTIVE31_bit at NVIC_IABR0.B31;

sfr far unsigned long   volatile NVIC_IABR1           absolute 0xE000E304;
    sbit  ACTIVE0_NVIC_IABR1_bit at NVIC_IABR1.B0;
    sbit  ACTIVE1_NVIC_IABR1_bit at NVIC_IABR1.B1;
    sbit  ACTIVE2_NVIC_IABR1_bit at NVIC_IABR1.B2;
    sbit  ACTIVE3_NVIC_IABR1_bit at NVIC_IABR1.B3;
    sbit  ACTIVE4_NVIC_IABR1_bit at NVIC_IABR1.B4;
    sbit  ACTIVE5_NVIC_IABR1_bit at NVIC_IABR1.B5;
    sbit  ACTIVE6_NVIC_IABR1_bit at NVIC_IABR1.B6;
    sbit  ACTIVE7_NVIC_IABR1_bit at NVIC_IABR1.B7;
    sbit  ACTIVE8_NVIC_IABR1_bit at NVIC_IABR1.B8;
    sbit  ACTIVE9_NVIC_IABR1_bit at NVIC_IABR1.B9;
    sbit  ACTIVE10_NVIC_IABR1_bit at NVIC_IABR1.B10;
    sbit  ACTIVE11_NVIC_IABR1_bit at NVIC_IABR1.B11;
    sbit  ACTIVE12_NVIC_IABR1_bit at NVIC_IABR1.B12;
    sbit  ACTIVE13_NVIC_IABR1_bit at NVIC_IABR1.B13;
    sbit  ACTIVE14_NVIC_IABR1_bit at NVIC_IABR1.B14;
    sbit  ACTIVE15_NVIC_IABR1_bit at NVIC_IABR1.B15;
    sbit  ACTIVE16_NVIC_IABR1_bit at NVIC_IABR1.B16;
    sbit  ACTIVE17_NVIC_IABR1_bit at NVIC_IABR1.B17;
    sbit  ACTIVE18_NVIC_IABR1_bit at NVIC_IABR1.B18;
    sbit  ACTIVE19_NVIC_IABR1_bit at NVIC_IABR1.B19;
    sbit  ACTIVE20_NVIC_IABR1_bit at NVIC_IABR1.B20;
    sbit  ACTIVE21_NVIC_IABR1_bit at NVIC_IABR1.B21;
    sbit  ACTIVE22_NVIC_IABR1_bit at NVIC_IABR1.B22;
    sbit  ACTIVE23_NVIC_IABR1_bit at NVIC_IABR1.B23;
    sbit  ACTIVE24_NVIC_IABR1_bit at NVIC_IABR1.B24;
    sbit  ACTIVE25_NVIC_IABR1_bit at NVIC_IABR1.B25;
    sbit  ACTIVE26_NVIC_IABR1_bit at NVIC_IABR1.B26;
    sbit  ACTIVE27_NVIC_IABR1_bit at NVIC_IABR1.B27;
    sbit  ACTIVE28_NVIC_IABR1_bit at NVIC_IABR1.B28;
    sbit  ACTIVE29_NVIC_IABR1_bit at NVIC_IABR1.B29;
    sbit  ACTIVE30_NVIC_IABR1_bit at NVIC_IABR1.B30;
    sbit  ACTIVE31_NVIC_IABR1_bit at NVIC_IABR1.B31;

sfr far unsigned long   volatile NVIC_IABR2           absolute 0xE000E308;
    sbit  ACTIVE0_NVIC_IABR2_bit at NVIC_IABR2.B0;
    sbit  ACTIVE1_NVIC_IABR2_bit at NVIC_IABR2.B1;
    sbit  ACTIVE2_NVIC_IABR2_bit at NVIC_IABR2.B2;
    sbit  ACTIVE3_NVIC_IABR2_bit at NVIC_IABR2.B3;
    sbit  ACTIVE4_NVIC_IABR2_bit at NVIC_IABR2.B4;
    sbit  ACTIVE5_NVIC_IABR2_bit at NVIC_IABR2.B5;
    sbit  ACTIVE6_NVIC_IABR2_bit at NVIC_IABR2.B6;
    sbit  ACTIVE7_NVIC_IABR2_bit at NVIC_IABR2.B7;
    sbit  ACTIVE8_NVIC_IABR2_bit at NVIC_IABR2.B8;
    sbit  ACTIVE9_NVIC_IABR2_bit at NVIC_IABR2.B9;
    sbit  ACTIVE10_NVIC_IABR2_bit at NVIC_IABR2.B10;
    sbit  ACTIVE11_NVIC_IABR2_bit at NVIC_IABR2.B11;
    sbit  ACTIVE12_NVIC_IABR2_bit at NVIC_IABR2.B12;
    sbit  ACTIVE13_NVIC_IABR2_bit at NVIC_IABR2.B13;
    sbit  ACTIVE14_NVIC_IABR2_bit at NVIC_IABR2.B14;
    sbit  ACTIVE15_NVIC_IABR2_bit at NVIC_IABR2.B15;
    sbit  ACTIVE16_NVIC_IABR2_bit at NVIC_IABR2.B16;
    sbit  ACTIVE17_NVIC_IABR2_bit at NVIC_IABR2.B17;
    sbit  ACTIVE18_NVIC_IABR2_bit at NVIC_IABR2.B18;
    sbit  ACTIVE19_NVIC_IABR2_bit at NVIC_IABR2.B19;
    sbit  ACTIVE20_NVIC_IABR2_bit at NVIC_IABR2.B20;
    sbit  ACTIVE21_NVIC_IABR2_bit at NVIC_IABR2.B21;
    sbit  ACTIVE22_NVIC_IABR2_bit at NVIC_IABR2.B22;
    sbit  ACTIVE23_NVIC_IABR2_bit at NVIC_IABR2.B23;
    sbit  ACTIVE24_NVIC_IABR2_bit at NVIC_IABR2.B24;
    sbit  ACTIVE25_NVIC_IABR2_bit at NVIC_IABR2.B25;
    sbit  ACTIVE26_NVIC_IABR2_bit at NVIC_IABR2.B26;
    sbit  ACTIVE27_NVIC_IABR2_bit at NVIC_IABR2.B27;
    sbit  ACTIVE28_NVIC_IABR2_bit at NVIC_IABR2.B28;
    sbit  ACTIVE29_NVIC_IABR2_bit at NVIC_IABR2.B29;
    sbit  ACTIVE30_NVIC_IABR2_bit at NVIC_IABR2.B30;
    sbit  ACTIVE31_NVIC_IABR2_bit at NVIC_IABR2.B31;

sfr far unsigned long   volatile NVIC_IABR3           absolute 0xE000E30C;
    sbit  ACTIVE0_NVIC_IABR3_bit at NVIC_IABR3.B0;
    sbit  ACTIVE1_NVIC_IABR3_bit at NVIC_IABR3.B1;
    sbit  ACTIVE2_NVIC_IABR3_bit at NVIC_IABR3.B2;
    sbit  ACTIVE3_NVIC_IABR3_bit at NVIC_IABR3.B3;
    sbit  ACTIVE4_NVIC_IABR3_bit at NVIC_IABR3.B4;
    sbit  ACTIVE5_NVIC_IABR3_bit at NVIC_IABR3.B5;
    sbit  ACTIVE6_NVIC_IABR3_bit at NVIC_IABR3.B6;
    sbit  ACTIVE7_NVIC_IABR3_bit at NVIC_IABR3.B7;
    sbit  ACTIVE8_NVIC_IABR3_bit at NVIC_IABR3.B8;
    sbit  ACTIVE9_NVIC_IABR3_bit at NVIC_IABR3.B9;
    sbit  ACTIVE10_NVIC_IABR3_bit at NVIC_IABR3.B10;
    sbit  ACTIVE11_NVIC_IABR3_bit at NVIC_IABR3.B11;
    sbit  ACTIVE12_NVIC_IABR3_bit at NVIC_IABR3.B12;
    sbit  ACTIVE13_NVIC_IABR3_bit at NVIC_IABR3.B13;
    sbit  ACTIVE14_NVIC_IABR3_bit at NVIC_IABR3.B14;
    sbit  ACTIVE15_NVIC_IABR3_bit at NVIC_IABR3.B15;
    sbit  ACTIVE16_NVIC_IABR3_bit at NVIC_IABR3.B16;
    sbit  ACTIVE17_NVIC_IABR3_bit at NVIC_IABR3.B17;
    sbit  ACTIVE18_NVIC_IABR3_bit at NVIC_IABR3.B18;
    sbit  ACTIVE19_NVIC_IABR3_bit at NVIC_IABR3.B19;
    sbit  ACTIVE20_NVIC_IABR3_bit at NVIC_IABR3.B20;
    sbit  ACTIVE21_NVIC_IABR3_bit at NVIC_IABR3.B21;
    sbit  ACTIVE22_NVIC_IABR3_bit at NVIC_IABR3.B22;
    sbit  ACTIVE23_NVIC_IABR3_bit at NVIC_IABR3.B23;
    sbit  ACTIVE24_NVIC_IABR3_bit at NVIC_IABR3.B24;
    sbit  ACTIVE25_NVIC_IABR3_bit at NVIC_IABR3.B25;
    sbit  ACTIVE26_NVIC_IABR3_bit at NVIC_IABR3.B26;
    sbit  ACTIVE27_NVIC_IABR3_bit at NVIC_IABR3.B27;
    sbit  ACTIVE28_NVIC_IABR3_bit at NVIC_IABR3.B28;
    sbit  ACTIVE29_NVIC_IABR3_bit at NVIC_IABR3.B29;
    sbit  ACTIVE30_NVIC_IABR3_bit at NVIC_IABR3.B30;
    sbit  ACTIVE31_NVIC_IABR3_bit at NVIC_IABR3.B31;

sfr far unsigned long   volatile NVIC_IABR4           absolute 0xE000E310;
    sbit  ACTIVE0_NVIC_IABR4_bit at NVIC_IABR4.B0;
    sbit  ACTIVE1_NVIC_IABR4_bit at NVIC_IABR4.B1;
    sbit  ACTIVE2_NVIC_IABR4_bit at NVIC_IABR4.B2;
    sbit  ACTIVE3_NVIC_IABR4_bit at NVIC_IABR4.B3;
    sbit  ACTIVE4_NVIC_IABR4_bit at NVIC_IABR4.B4;
    sbit  ACTIVE5_NVIC_IABR4_bit at NVIC_IABR4.B5;
    sbit  ACTIVE6_NVIC_IABR4_bit at NVIC_IABR4.B6;
    sbit  ACTIVE7_NVIC_IABR4_bit at NVIC_IABR4.B7;
    sbit  ACTIVE8_NVIC_IABR4_bit at NVIC_IABR4.B8;
    sbit  ACTIVE9_NVIC_IABR4_bit at NVIC_IABR4.B9;
    sbit  ACTIVE10_NVIC_IABR4_bit at NVIC_IABR4.B10;
    sbit  ACTIVE11_NVIC_IABR4_bit at NVIC_IABR4.B11;
    sbit  ACTIVE12_NVIC_IABR4_bit at NVIC_IABR4.B12;
    sbit  ACTIVE13_NVIC_IABR4_bit at NVIC_IABR4.B13;
    sbit  ACTIVE14_NVIC_IABR4_bit at NVIC_IABR4.B14;
    sbit  ACTIVE15_NVIC_IABR4_bit at NVIC_IABR4.B15;
    sbit  ACTIVE16_NVIC_IABR4_bit at NVIC_IABR4.B16;
    sbit  ACTIVE17_NVIC_IABR4_bit at NVIC_IABR4.B17;
    sbit  ACTIVE18_NVIC_IABR4_bit at NVIC_IABR4.B18;
    sbit  ACTIVE19_NVIC_IABR4_bit at NVIC_IABR4.B19;
    sbit  ACTIVE20_NVIC_IABR4_bit at NVIC_IABR4.B20;
    sbit  ACTIVE21_NVIC_IABR4_bit at NVIC_IABR4.B21;
    sbit  ACTIVE22_NVIC_IABR4_bit at NVIC_IABR4.B22;
    sbit  ACTIVE23_NVIC_IABR4_bit at NVIC_IABR4.B23;
    sbit  ACTIVE24_NVIC_IABR4_bit at NVIC_IABR4.B24;
    sbit  ACTIVE25_NVIC_IABR4_bit at NVIC_IABR4.B25;
    sbit  ACTIVE26_NVIC_IABR4_bit at NVIC_IABR4.B26;
    sbit  ACTIVE27_NVIC_IABR4_bit at NVIC_IABR4.B27;
    sbit  ACTIVE28_NVIC_IABR4_bit at NVIC_IABR4.B28;
    sbit  ACTIVE29_NVIC_IABR4_bit at NVIC_IABR4.B29;
    sbit  ACTIVE30_NVIC_IABR4_bit at NVIC_IABR4.B30;
    sbit  ACTIVE31_NVIC_IABR4_bit at NVIC_IABR4.B31;

sfr far unsigned long   volatile NVIC_IABR5           absolute 0xE000E314;
    sbit  ACTIVE0_NVIC_IABR5_bit at NVIC_IABR5.B0;
    sbit  ACTIVE1_NVIC_IABR5_bit at NVIC_IABR5.B1;
    sbit  ACTIVE2_NVIC_IABR5_bit at NVIC_IABR5.B2;
    sbit  ACTIVE3_NVIC_IABR5_bit at NVIC_IABR5.B3;
    sbit  ACTIVE4_NVIC_IABR5_bit at NVIC_IABR5.B4;
    sbit  ACTIVE5_NVIC_IABR5_bit at NVIC_IABR5.B5;
    sbit  ACTIVE6_NVIC_IABR5_bit at NVIC_IABR5.B6;
    sbit  ACTIVE7_NVIC_IABR5_bit at NVIC_IABR5.B7;
    sbit  ACTIVE8_NVIC_IABR5_bit at NVIC_IABR5.B8;
    sbit  ACTIVE9_NVIC_IABR5_bit at NVIC_IABR5.B9;
    sbit  ACTIVE10_NVIC_IABR5_bit at NVIC_IABR5.B10;
    sbit  ACTIVE11_NVIC_IABR5_bit at NVIC_IABR5.B11;
    sbit  ACTIVE12_NVIC_IABR5_bit at NVIC_IABR5.B12;
    sbit  ACTIVE13_NVIC_IABR5_bit at NVIC_IABR5.B13;
    sbit  ACTIVE14_NVIC_IABR5_bit at NVIC_IABR5.B14;
    sbit  ACTIVE15_NVIC_IABR5_bit at NVIC_IABR5.B15;
    sbit  ACTIVE16_NVIC_IABR5_bit at NVIC_IABR5.B16;
    sbit  ACTIVE17_NVIC_IABR5_bit at NVIC_IABR5.B17;
    sbit  ACTIVE18_NVIC_IABR5_bit at NVIC_IABR5.B18;
    sbit  ACTIVE19_NVIC_IABR5_bit at NVIC_IABR5.B19;
    sbit  ACTIVE20_NVIC_IABR5_bit at NVIC_IABR5.B20;
    sbit  ACTIVE21_NVIC_IABR5_bit at NVIC_IABR5.B21;
    sbit  ACTIVE22_NVIC_IABR5_bit at NVIC_IABR5.B22;
    sbit  ACTIVE23_NVIC_IABR5_bit at NVIC_IABR5.B23;
    sbit  ACTIVE24_NVIC_IABR5_bit at NVIC_IABR5.B24;
    sbit  ACTIVE25_NVIC_IABR5_bit at NVIC_IABR5.B25;
    sbit  ACTIVE26_NVIC_IABR5_bit at NVIC_IABR5.B26;
    sbit  ACTIVE27_NVIC_IABR5_bit at NVIC_IABR5.B27;
    sbit  ACTIVE28_NVIC_IABR5_bit at NVIC_IABR5.B28;
    sbit  ACTIVE29_NVIC_IABR5_bit at NVIC_IABR5.B29;
    sbit  ACTIVE30_NVIC_IABR5_bit at NVIC_IABR5.B30;
    sbit  ACTIVE31_NVIC_IABR5_bit at NVIC_IABR5.B31;

sfr far unsigned long   volatile NVIC_IABR6           absolute 0xE000E318;
    sbit  ACTIVE0_NVIC_IABR6_bit at NVIC_IABR6.B0;
    sbit  ACTIVE1_NVIC_IABR6_bit at NVIC_IABR6.B1;
    sbit  ACTIVE2_NVIC_IABR6_bit at NVIC_IABR6.B2;
    sbit  ACTIVE3_NVIC_IABR6_bit at NVIC_IABR6.B3;
    sbit  ACTIVE4_NVIC_IABR6_bit at NVIC_IABR6.B4;
    sbit  ACTIVE5_NVIC_IABR6_bit at NVIC_IABR6.B5;
    sbit  ACTIVE6_NVIC_IABR6_bit at NVIC_IABR6.B6;
    sbit  ACTIVE7_NVIC_IABR6_bit at NVIC_IABR6.B7;
    sbit  ACTIVE8_NVIC_IABR6_bit at NVIC_IABR6.B8;
    sbit  ACTIVE9_NVIC_IABR6_bit at NVIC_IABR6.B9;
    sbit  ACTIVE10_NVIC_IABR6_bit at NVIC_IABR6.B10;
    sbit  ACTIVE11_NVIC_IABR6_bit at NVIC_IABR6.B11;
    sbit  ACTIVE12_NVIC_IABR6_bit at NVIC_IABR6.B12;
    sbit  ACTIVE13_NVIC_IABR6_bit at NVIC_IABR6.B13;
    sbit  ACTIVE14_NVIC_IABR6_bit at NVIC_IABR6.B14;
    sbit  ACTIVE15_NVIC_IABR6_bit at NVIC_IABR6.B15;
    sbit  ACTIVE16_NVIC_IABR6_bit at NVIC_IABR6.B16;
    sbit  ACTIVE17_NVIC_IABR6_bit at NVIC_IABR6.B17;
    sbit  ACTIVE18_NVIC_IABR6_bit at NVIC_IABR6.B18;
    sbit  ACTIVE19_NVIC_IABR6_bit at NVIC_IABR6.B19;
    sbit  ACTIVE20_NVIC_IABR6_bit at NVIC_IABR6.B20;
    sbit  ACTIVE21_NVIC_IABR6_bit at NVIC_IABR6.B21;
    sbit  ACTIVE22_NVIC_IABR6_bit at NVIC_IABR6.B22;
    sbit  ACTIVE23_NVIC_IABR6_bit at NVIC_IABR6.B23;
    sbit  ACTIVE24_NVIC_IABR6_bit at NVIC_IABR6.B24;
    sbit  ACTIVE25_NVIC_IABR6_bit at NVIC_IABR6.B25;
    sbit  ACTIVE26_NVIC_IABR6_bit at NVIC_IABR6.B26;
    sbit  ACTIVE27_NVIC_IABR6_bit at NVIC_IABR6.B27;
    sbit  ACTIVE28_NVIC_IABR6_bit at NVIC_IABR6.B28;
    sbit  ACTIVE29_NVIC_IABR6_bit at NVIC_IABR6.B29;
    sbit  ACTIVE30_NVIC_IABR6_bit at NVIC_IABR6.B30;
    sbit  ACTIVE31_NVIC_IABR6_bit at NVIC_IABR6.B31;

sfr far unsigned long   volatile NVIC_IABR7           absolute 0xE000E31C;
    sbit  ACTIVE0_NVIC_IABR7_bit at NVIC_IABR7.B0;
    sbit  ACTIVE1_NVIC_IABR7_bit at NVIC_IABR7.B1;
    sbit  ACTIVE2_NVIC_IABR7_bit at NVIC_IABR7.B2;
    sbit  ACTIVE3_NVIC_IABR7_bit at NVIC_IABR7.B3;
    sbit  ACTIVE4_NVIC_IABR7_bit at NVIC_IABR7.B4;
    sbit  ACTIVE5_NVIC_IABR7_bit at NVIC_IABR7.B5;
    sbit  ACTIVE6_NVIC_IABR7_bit at NVIC_IABR7.B6;
    sbit  ACTIVE7_NVIC_IABR7_bit at NVIC_IABR7.B7;
    sbit  ACTIVE8_NVIC_IABR7_bit at NVIC_IABR7.B8;
    sbit  ACTIVE9_NVIC_IABR7_bit at NVIC_IABR7.B9;
    sbit  ACTIVE10_NVIC_IABR7_bit at NVIC_IABR7.B10;
    sbit  ACTIVE11_NVIC_IABR7_bit at NVIC_IABR7.B11;
    sbit  ACTIVE12_NVIC_IABR7_bit at NVIC_IABR7.B12;
    sbit  ACTIVE13_NVIC_IABR7_bit at NVIC_IABR7.B13;
    sbit  ACTIVE14_NVIC_IABR7_bit at NVIC_IABR7.B14;
    sbit  ACTIVE15_NVIC_IABR7_bit at NVIC_IABR7.B15;
    sbit  ACTIVE16_NVIC_IABR7_bit at NVIC_IABR7.B16;
    sbit  ACTIVE17_NVIC_IABR7_bit at NVIC_IABR7.B17;
    sbit  ACTIVE18_NVIC_IABR7_bit at NVIC_IABR7.B18;
    sbit  ACTIVE19_NVIC_IABR7_bit at NVIC_IABR7.B19;
    sbit  ACTIVE20_NVIC_IABR7_bit at NVIC_IABR7.B20;
    sbit  ACTIVE21_NVIC_IABR7_bit at NVIC_IABR7.B21;
    sbit  ACTIVE22_NVIC_IABR7_bit at NVIC_IABR7.B22;
    sbit  ACTIVE23_NVIC_IABR7_bit at NVIC_IABR7.B23;
    sbit  ACTIVE24_NVIC_IABR7_bit at NVIC_IABR7.B24;
    sbit  ACTIVE25_NVIC_IABR7_bit at NVIC_IABR7.B25;
    sbit  ACTIVE26_NVIC_IABR7_bit at NVIC_IABR7.B26;
    sbit  ACTIVE27_NVIC_IABR7_bit at NVIC_IABR7.B27;
    sbit  ACTIVE28_NVIC_IABR7_bit at NVIC_IABR7.B28;
    sbit  ACTIVE29_NVIC_IABR7_bit at NVIC_IABR7.B29;
    sbit  ACTIVE30_NVIC_IABR7_bit at NVIC_IABR7.B30;
    sbit  ACTIVE31_NVIC_IABR7_bit at NVIC_IABR7.B31;

sfr far unsigned long   volatile NVIC_IABR8           absolute 0xE000E320;
    sbit  ACTIVE0_NVIC_IABR8_bit at NVIC_IABR8.B0;
    sbit  ACTIVE1_NVIC_IABR8_bit at NVIC_IABR8.B1;
    sbit  ACTIVE2_NVIC_IABR8_bit at NVIC_IABR8.B2;
    sbit  ACTIVE3_NVIC_IABR8_bit at NVIC_IABR8.B3;
    sbit  ACTIVE4_NVIC_IABR8_bit at NVIC_IABR8.B4;
    sbit  ACTIVE5_NVIC_IABR8_bit at NVIC_IABR8.B5;
    sbit  ACTIVE6_NVIC_IABR8_bit at NVIC_IABR8.B6;
    sbit  ACTIVE7_NVIC_IABR8_bit at NVIC_IABR8.B7;
    sbit  ACTIVE8_NVIC_IABR8_bit at NVIC_IABR8.B8;
    sbit  ACTIVE9_NVIC_IABR8_bit at NVIC_IABR8.B9;
    sbit  ACTIVE10_NVIC_IABR8_bit at NVIC_IABR8.B10;
    sbit  ACTIVE11_NVIC_IABR8_bit at NVIC_IABR8.B11;
    sbit  ACTIVE12_NVIC_IABR8_bit at NVIC_IABR8.B12;
    sbit  ACTIVE13_NVIC_IABR8_bit at NVIC_IABR8.B13;
    sbit  ACTIVE14_NVIC_IABR8_bit at NVIC_IABR8.B14;
    sbit  ACTIVE15_NVIC_IABR8_bit at NVIC_IABR8.B15;
    sbit  ACTIVE16_NVIC_IABR8_bit at NVIC_IABR8.B16;
    sbit  ACTIVE17_NVIC_IABR8_bit at NVIC_IABR8.B17;
    sbit  ACTIVE18_NVIC_IABR8_bit at NVIC_IABR8.B18;
    sbit  ACTIVE19_NVIC_IABR8_bit at NVIC_IABR8.B19;
    sbit  ACTIVE20_NVIC_IABR8_bit at NVIC_IABR8.B20;
    sbit  ACTIVE21_NVIC_IABR8_bit at NVIC_IABR8.B21;
    sbit  ACTIVE22_NVIC_IABR8_bit at NVIC_IABR8.B22;
    sbit  ACTIVE23_NVIC_IABR8_bit at NVIC_IABR8.B23;
    sbit  ACTIVE24_NVIC_IABR8_bit at NVIC_IABR8.B24;
    sbit  ACTIVE25_NVIC_IABR8_bit at NVIC_IABR8.B25;
    sbit  ACTIVE26_NVIC_IABR8_bit at NVIC_IABR8.B26;
    sbit  ACTIVE27_NVIC_IABR8_bit at NVIC_IABR8.B27;
    sbit  ACTIVE28_NVIC_IABR8_bit at NVIC_IABR8.B28;
    sbit  ACTIVE29_NVIC_IABR8_bit at NVIC_IABR8.B29;
    sbit  ACTIVE30_NVIC_IABR8_bit at NVIC_IABR8.B30;
    sbit  ACTIVE31_NVIC_IABR8_bit at NVIC_IABR8.B31;

sfr far unsigned long   volatile NVIC_IABR9           absolute 0xE000E324;
    sbit  ACTIVE0_NVIC_IABR9_bit at NVIC_IABR9.B0;
    sbit  ACTIVE1_NVIC_IABR9_bit at NVIC_IABR9.B1;
    sbit  ACTIVE2_NVIC_IABR9_bit at NVIC_IABR9.B2;
    sbit  ACTIVE3_NVIC_IABR9_bit at NVIC_IABR9.B3;
    sbit  ACTIVE4_NVIC_IABR9_bit at NVIC_IABR9.B4;
    sbit  ACTIVE5_NVIC_IABR9_bit at NVIC_IABR9.B5;
    sbit  ACTIVE6_NVIC_IABR9_bit at NVIC_IABR9.B6;
    sbit  ACTIVE7_NVIC_IABR9_bit at NVIC_IABR9.B7;
    sbit  ACTIVE8_NVIC_IABR9_bit at NVIC_IABR9.B8;
    sbit  ACTIVE9_NVIC_IABR9_bit at NVIC_IABR9.B9;
    sbit  ACTIVE10_NVIC_IABR9_bit at NVIC_IABR9.B10;
    sbit  ACTIVE11_NVIC_IABR9_bit at NVIC_IABR9.B11;
    sbit  ACTIVE12_NVIC_IABR9_bit at NVIC_IABR9.B12;
    sbit  ACTIVE13_NVIC_IABR9_bit at NVIC_IABR9.B13;
    sbit  ACTIVE14_NVIC_IABR9_bit at NVIC_IABR9.B14;
    sbit  ACTIVE15_NVIC_IABR9_bit at NVIC_IABR9.B15;
    sbit  ACTIVE16_NVIC_IABR9_bit at NVIC_IABR9.B16;
    sbit  ACTIVE17_NVIC_IABR9_bit at NVIC_IABR9.B17;
    sbit  ACTIVE18_NVIC_IABR9_bit at NVIC_IABR9.B18;
    sbit  ACTIVE19_NVIC_IABR9_bit at NVIC_IABR9.B19;
    sbit  ACTIVE20_NVIC_IABR9_bit at NVIC_IABR9.B20;
    sbit  ACTIVE21_NVIC_IABR9_bit at NVIC_IABR9.B21;
    sbit  ACTIVE22_NVIC_IABR9_bit at NVIC_IABR9.B22;
    sbit  ACTIVE23_NVIC_IABR9_bit at NVIC_IABR9.B23;
    sbit  ACTIVE24_NVIC_IABR9_bit at NVIC_IABR9.B24;
    sbit  ACTIVE25_NVIC_IABR9_bit at NVIC_IABR9.B25;
    sbit  ACTIVE26_NVIC_IABR9_bit at NVIC_IABR9.B26;
    sbit  ACTIVE27_NVIC_IABR9_bit at NVIC_IABR9.B27;
    sbit  ACTIVE28_NVIC_IABR9_bit at NVIC_IABR9.B28;
    sbit  ACTIVE29_NVIC_IABR9_bit at NVIC_IABR9.B29;
    sbit  ACTIVE30_NVIC_IABR9_bit at NVIC_IABR9.B30;
    sbit  ACTIVE31_NVIC_IABR9_bit at NVIC_IABR9.B31;

sfr far unsigned long   volatile NVIC_IABR10          absolute 0xE000E328;
    sbit  ACTIVE0_NVIC_IABR10_bit at NVIC_IABR10.B0;
    sbit  ACTIVE1_NVIC_IABR10_bit at NVIC_IABR10.B1;
    sbit  ACTIVE2_NVIC_IABR10_bit at NVIC_IABR10.B2;
    sbit  ACTIVE3_NVIC_IABR10_bit at NVIC_IABR10.B3;
    sbit  ACTIVE4_NVIC_IABR10_bit at NVIC_IABR10.B4;
    sbit  ACTIVE5_NVIC_IABR10_bit at NVIC_IABR10.B5;
    sbit  ACTIVE6_NVIC_IABR10_bit at NVIC_IABR10.B6;
    sbit  ACTIVE7_NVIC_IABR10_bit at NVIC_IABR10.B7;
    sbit  ACTIVE8_NVIC_IABR10_bit at NVIC_IABR10.B8;
    sbit  ACTIVE9_NVIC_IABR10_bit at NVIC_IABR10.B9;
    sbit  ACTIVE10_NVIC_IABR10_bit at NVIC_IABR10.B10;
    sbit  ACTIVE11_NVIC_IABR10_bit at NVIC_IABR10.B11;
    sbit  ACTIVE12_NVIC_IABR10_bit at NVIC_IABR10.B12;
    sbit  ACTIVE13_NVIC_IABR10_bit at NVIC_IABR10.B13;
    sbit  ACTIVE14_NVIC_IABR10_bit at NVIC_IABR10.B14;
    sbit  ACTIVE15_NVIC_IABR10_bit at NVIC_IABR10.B15;
    sbit  ACTIVE16_NVIC_IABR10_bit at NVIC_IABR10.B16;
    sbit  ACTIVE17_NVIC_IABR10_bit at NVIC_IABR10.B17;
    sbit  ACTIVE18_NVIC_IABR10_bit at NVIC_IABR10.B18;
    sbit  ACTIVE19_NVIC_IABR10_bit at NVIC_IABR10.B19;
    sbit  ACTIVE20_NVIC_IABR10_bit at NVIC_IABR10.B20;
    sbit  ACTIVE21_NVIC_IABR10_bit at NVIC_IABR10.B21;
    sbit  ACTIVE22_NVIC_IABR10_bit at NVIC_IABR10.B22;
    sbit  ACTIVE23_NVIC_IABR10_bit at NVIC_IABR10.B23;
    sbit  ACTIVE24_NVIC_IABR10_bit at NVIC_IABR10.B24;
    sbit  ACTIVE25_NVIC_IABR10_bit at NVIC_IABR10.B25;
    sbit  ACTIVE26_NVIC_IABR10_bit at NVIC_IABR10.B26;
    sbit  ACTIVE27_NVIC_IABR10_bit at NVIC_IABR10.B27;
    sbit  ACTIVE28_NVIC_IABR10_bit at NVIC_IABR10.B28;
    sbit  ACTIVE29_NVIC_IABR10_bit at NVIC_IABR10.B29;
    sbit  ACTIVE30_NVIC_IABR10_bit at NVIC_IABR10.B30;
    sbit  ACTIVE31_NVIC_IABR10_bit at NVIC_IABR10.B31;

sfr far unsigned long   volatile NVIC_IABR11          absolute 0xE000E32C;
    sbit  ACTIVE0_NVIC_IABR11_bit at NVIC_IABR11.B0;
    sbit  ACTIVE1_NVIC_IABR11_bit at NVIC_IABR11.B1;
    sbit  ACTIVE2_NVIC_IABR11_bit at NVIC_IABR11.B2;
    sbit  ACTIVE3_NVIC_IABR11_bit at NVIC_IABR11.B3;
    sbit  ACTIVE4_NVIC_IABR11_bit at NVIC_IABR11.B4;
    sbit  ACTIVE5_NVIC_IABR11_bit at NVIC_IABR11.B5;
    sbit  ACTIVE6_NVIC_IABR11_bit at NVIC_IABR11.B6;
    sbit  ACTIVE7_NVIC_IABR11_bit at NVIC_IABR11.B7;
    sbit  ACTIVE8_NVIC_IABR11_bit at NVIC_IABR11.B8;
    sbit  ACTIVE9_NVIC_IABR11_bit at NVIC_IABR11.B9;
    sbit  ACTIVE10_NVIC_IABR11_bit at NVIC_IABR11.B10;
    sbit  ACTIVE11_NVIC_IABR11_bit at NVIC_IABR11.B11;
    sbit  ACTIVE12_NVIC_IABR11_bit at NVIC_IABR11.B12;
    sbit  ACTIVE13_NVIC_IABR11_bit at NVIC_IABR11.B13;
    sbit  ACTIVE14_NVIC_IABR11_bit at NVIC_IABR11.B14;
    sbit  ACTIVE15_NVIC_IABR11_bit at NVIC_IABR11.B15;
    sbit  ACTIVE16_NVIC_IABR11_bit at NVIC_IABR11.B16;
    sbit  ACTIVE17_NVIC_IABR11_bit at NVIC_IABR11.B17;
    sbit  ACTIVE18_NVIC_IABR11_bit at NVIC_IABR11.B18;
    sbit  ACTIVE19_NVIC_IABR11_bit at NVIC_IABR11.B19;
    sbit  ACTIVE20_NVIC_IABR11_bit at NVIC_IABR11.B20;
    sbit  ACTIVE21_NVIC_IABR11_bit at NVIC_IABR11.B21;
    sbit  ACTIVE22_NVIC_IABR11_bit at NVIC_IABR11.B22;
    sbit  ACTIVE23_NVIC_IABR11_bit at NVIC_IABR11.B23;
    sbit  ACTIVE24_NVIC_IABR11_bit at NVIC_IABR11.B24;
    sbit  ACTIVE25_NVIC_IABR11_bit at NVIC_IABR11.B25;
    sbit  ACTIVE26_NVIC_IABR11_bit at NVIC_IABR11.B26;
    sbit  ACTIVE27_NVIC_IABR11_bit at NVIC_IABR11.B27;
    sbit  ACTIVE28_NVIC_IABR11_bit at NVIC_IABR11.B28;
    sbit  ACTIVE29_NVIC_IABR11_bit at NVIC_IABR11.B29;
    sbit  ACTIVE30_NVIC_IABR11_bit at NVIC_IABR11.B30;
    sbit  ACTIVE31_NVIC_IABR11_bit at NVIC_IABR11.B31;

sfr far unsigned long   volatile NVIC_IABR12          absolute 0xE000E330;
    sbit  ACTIVE0_NVIC_IABR12_bit at NVIC_IABR12.B0;
    sbit  ACTIVE1_NVIC_IABR12_bit at NVIC_IABR12.B1;
    sbit  ACTIVE2_NVIC_IABR12_bit at NVIC_IABR12.B2;
    sbit  ACTIVE3_NVIC_IABR12_bit at NVIC_IABR12.B3;
    sbit  ACTIVE4_NVIC_IABR12_bit at NVIC_IABR12.B4;
    sbit  ACTIVE5_NVIC_IABR12_bit at NVIC_IABR12.B5;
    sbit  ACTIVE6_NVIC_IABR12_bit at NVIC_IABR12.B6;
    sbit  ACTIVE7_NVIC_IABR12_bit at NVIC_IABR12.B7;
    sbit  ACTIVE8_NVIC_IABR12_bit at NVIC_IABR12.B8;
    sbit  ACTIVE9_NVIC_IABR12_bit at NVIC_IABR12.B9;
    sbit  ACTIVE10_NVIC_IABR12_bit at NVIC_IABR12.B10;
    sbit  ACTIVE11_NVIC_IABR12_bit at NVIC_IABR12.B11;
    sbit  ACTIVE12_NVIC_IABR12_bit at NVIC_IABR12.B12;
    sbit  ACTIVE13_NVIC_IABR12_bit at NVIC_IABR12.B13;
    sbit  ACTIVE14_NVIC_IABR12_bit at NVIC_IABR12.B14;
    sbit  ACTIVE15_NVIC_IABR12_bit at NVIC_IABR12.B15;
    sbit  ACTIVE16_NVIC_IABR12_bit at NVIC_IABR12.B16;
    sbit  ACTIVE17_NVIC_IABR12_bit at NVIC_IABR12.B17;
    sbit  ACTIVE18_NVIC_IABR12_bit at NVIC_IABR12.B18;
    sbit  ACTIVE19_NVIC_IABR12_bit at NVIC_IABR12.B19;
    sbit  ACTIVE20_NVIC_IABR12_bit at NVIC_IABR12.B20;
    sbit  ACTIVE21_NVIC_IABR12_bit at NVIC_IABR12.B21;
    sbit  ACTIVE22_NVIC_IABR12_bit at NVIC_IABR12.B22;
    sbit  ACTIVE23_NVIC_IABR12_bit at NVIC_IABR12.B23;
    sbit  ACTIVE24_NVIC_IABR12_bit at NVIC_IABR12.B24;
    sbit  ACTIVE25_NVIC_IABR12_bit at NVIC_IABR12.B25;
    sbit  ACTIVE26_NVIC_IABR12_bit at NVIC_IABR12.B26;
    sbit  ACTIVE27_NVIC_IABR12_bit at NVIC_IABR12.B27;
    sbit  ACTIVE28_NVIC_IABR12_bit at NVIC_IABR12.B28;
    sbit  ACTIVE29_NVIC_IABR12_bit at NVIC_IABR12.B29;
    sbit  ACTIVE30_NVIC_IABR12_bit at NVIC_IABR12.B30;
    sbit  ACTIVE31_NVIC_IABR12_bit at NVIC_IABR12.B31;

sfr far unsigned long   volatile NVIC_IABR13          absolute 0xE000E334;
    sbit  ACTIVE0_NVIC_IABR13_bit at NVIC_IABR13.B0;
    sbit  ACTIVE1_NVIC_IABR13_bit at NVIC_IABR13.B1;
    sbit  ACTIVE2_NVIC_IABR13_bit at NVIC_IABR13.B2;
    sbit  ACTIVE3_NVIC_IABR13_bit at NVIC_IABR13.B3;
    sbit  ACTIVE4_NVIC_IABR13_bit at NVIC_IABR13.B4;
    sbit  ACTIVE5_NVIC_IABR13_bit at NVIC_IABR13.B5;
    sbit  ACTIVE6_NVIC_IABR13_bit at NVIC_IABR13.B6;
    sbit  ACTIVE7_NVIC_IABR13_bit at NVIC_IABR13.B7;
    sbit  ACTIVE8_NVIC_IABR13_bit at NVIC_IABR13.B8;
    sbit  ACTIVE9_NVIC_IABR13_bit at NVIC_IABR13.B9;
    sbit  ACTIVE10_NVIC_IABR13_bit at NVIC_IABR13.B10;
    sbit  ACTIVE11_NVIC_IABR13_bit at NVIC_IABR13.B11;
    sbit  ACTIVE12_NVIC_IABR13_bit at NVIC_IABR13.B12;
    sbit  ACTIVE13_NVIC_IABR13_bit at NVIC_IABR13.B13;
    sbit  ACTIVE14_NVIC_IABR13_bit at NVIC_IABR13.B14;
    sbit  ACTIVE15_NVIC_IABR13_bit at NVIC_IABR13.B15;
    sbit  ACTIVE16_NVIC_IABR13_bit at NVIC_IABR13.B16;
    sbit  ACTIVE17_NVIC_IABR13_bit at NVIC_IABR13.B17;
    sbit  ACTIVE18_NVIC_IABR13_bit at NVIC_IABR13.B18;
    sbit  ACTIVE19_NVIC_IABR13_bit at NVIC_IABR13.B19;
    sbit  ACTIVE20_NVIC_IABR13_bit at NVIC_IABR13.B20;
    sbit  ACTIVE21_NVIC_IABR13_bit at NVIC_IABR13.B21;
    sbit  ACTIVE22_NVIC_IABR13_bit at NVIC_IABR13.B22;
    sbit  ACTIVE23_NVIC_IABR13_bit at NVIC_IABR13.B23;
    sbit  ACTIVE24_NVIC_IABR13_bit at NVIC_IABR13.B24;
    sbit  ACTIVE25_NVIC_IABR13_bit at NVIC_IABR13.B25;
    sbit  ACTIVE26_NVIC_IABR13_bit at NVIC_IABR13.B26;
    sbit  ACTIVE27_NVIC_IABR13_bit at NVIC_IABR13.B27;
    sbit  ACTIVE28_NVIC_IABR13_bit at NVIC_IABR13.B28;
    sbit  ACTIVE29_NVIC_IABR13_bit at NVIC_IABR13.B29;
    sbit  ACTIVE30_NVIC_IABR13_bit at NVIC_IABR13.B30;
    sbit  ACTIVE31_NVIC_IABR13_bit at NVIC_IABR13.B31;

sfr far unsigned long   volatile NVIC_IABR14          absolute 0xE000E338;
    sbit  ACTIVE0_NVIC_IABR14_bit at NVIC_IABR14.B0;
    sbit  ACTIVE1_NVIC_IABR14_bit at NVIC_IABR14.B1;
    sbit  ACTIVE2_NVIC_IABR14_bit at NVIC_IABR14.B2;
    sbit  ACTIVE3_NVIC_IABR14_bit at NVIC_IABR14.B3;
    sbit  ACTIVE4_NVIC_IABR14_bit at NVIC_IABR14.B4;
    sbit  ACTIVE5_NVIC_IABR14_bit at NVIC_IABR14.B5;
    sbit  ACTIVE6_NVIC_IABR14_bit at NVIC_IABR14.B6;
    sbit  ACTIVE7_NVIC_IABR14_bit at NVIC_IABR14.B7;
    sbit  ACTIVE8_NVIC_IABR14_bit at NVIC_IABR14.B8;
    sbit  ACTIVE9_NVIC_IABR14_bit at NVIC_IABR14.B9;
    sbit  ACTIVE10_NVIC_IABR14_bit at NVIC_IABR14.B10;
    sbit  ACTIVE11_NVIC_IABR14_bit at NVIC_IABR14.B11;
    sbit  ACTIVE12_NVIC_IABR14_bit at NVIC_IABR14.B12;
    sbit  ACTIVE13_NVIC_IABR14_bit at NVIC_IABR14.B13;
    sbit  ACTIVE14_NVIC_IABR14_bit at NVIC_IABR14.B14;
    sbit  ACTIVE15_NVIC_IABR14_bit at NVIC_IABR14.B15;
    sbit  ACTIVE16_NVIC_IABR14_bit at NVIC_IABR14.B16;
    sbit  ACTIVE17_NVIC_IABR14_bit at NVIC_IABR14.B17;
    sbit  ACTIVE18_NVIC_IABR14_bit at NVIC_IABR14.B18;
    sbit  ACTIVE19_NVIC_IABR14_bit at NVIC_IABR14.B19;
    sbit  ACTIVE20_NVIC_IABR14_bit at NVIC_IABR14.B20;
    sbit  ACTIVE21_NVIC_IABR14_bit at NVIC_IABR14.B21;
    sbit  ACTIVE22_NVIC_IABR14_bit at NVIC_IABR14.B22;
    sbit  ACTIVE23_NVIC_IABR14_bit at NVIC_IABR14.B23;
    sbit  ACTIVE24_NVIC_IABR14_bit at NVIC_IABR14.B24;
    sbit  ACTIVE25_NVIC_IABR14_bit at NVIC_IABR14.B25;
    sbit  ACTIVE26_NVIC_IABR14_bit at NVIC_IABR14.B26;
    sbit  ACTIVE27_NVIC_IABR14_bit at NVIC_IABR14.B27;
    sbit  ACTIVE28_NVIC_IABR14_bit at NVIC_IABR14.B28;
    sbit  ACTIVE29_NVIC_IABR14_bit at NVIC_IABR14.B29;
    sbit  ACTIVE30_NVIC_IABR14_bit at NVIC_IABR14.B30;
    sbit  ACTIVE31_NVIC_IABR14_bit at NVIC_IABR14.B31;

sfr far unsigned long   volatile NVIC_IABR15          absolute 0xE000E33C;
    sbit  ACTIVE0_NVIC_IABR15_bit at NVIC_IABR15.B0;
    sbit  ACTIVE1_NVIC_IABR15_bit at NVIC_IABR15.B1;
    sbit  ACTIVE2_NVIC_IABR15_bit at NVIC_IABR15.B2;
    sbit  ACTIVE3_NVIC_IABR15_bit at NVIC_IABR15.B3;
    sbit  ACTIVE4_NVIC_IABR15_bit at NVIC_IABR15.B4;
    sbit  ACTIVE5_NVIC_IABR15_bit at NVIC_IABR15.B5;
    sbit  ACTIVE6_NVIC_IABR15_bit at NVIC_IABR15.B6;
    sbit  ACTIVE7_NVIC_IABR15_bit at NVIC_IABR15.B7;
    sbit  ACTIVE8_NVIC_IABR15_bit at NVIC_IABR15.B8;
    sbit  ACTIVE9_NVIC_IABR15_bit at NVIC_IABR15.B9;
    sbit  ACTIVE10_NVIC_IABR15_bit at NVIC_IABR15.B10;
    sbit  ACTIVE11_NVIC_IABR15_bit at NVIC_IABR15.B11;
    sbit  ACTIVE12_NVIC_IABR15_bit at NVIC_IABR15.B12;
    sbit  ACTIVE13_NVIC_IABR15_bit at NVIC_IABR15.B13;
    sbit  ACTIVE14_NVIC_IABR15_bit at NVIC_IABR15.B14;
    sbit  ACTIVE15_NVIC_IABR15_bit at NVIC_IABR15.B15;
    sbit  ACTIVE16_NVIC_IABR15_bit at NVIC_IABR15.B16;
    sbit  ACTIVE17_NVIC_IABR15_bit at NVIC_IABR15.B17;
    sbit  ACTIVE18_NVIC_IABR15_bit at NVIC_IABR15.B18;
    sbit  ACTIVE19_NVIC_IABR15_bit at NVIC_IABR15.B19;
    sbit  ACTIVE20_NVIC_IABR15_bit at NVIC_IABR15.B20;
    sbit  ACTIVE21_NVIC_IABR15_bit at NVIC_IABR15.B21;
    sbit  ACTIVE22_NVIC_IABR15_bit at NVIC_IABR15.B22;
    sbit  ACTIVE23_NVIC_IABR15_bit at NVIC_IABR15.B23;
    sbit  ACTIVE24_NVIC_IABR15_bit at NVIC_IABR15.B24;
    sbit  ACTIVE25_NVIC_IABR15_bit at NVIC_IABR15.B25;
    sbit  ACTIVE26_NVIC_IABR15_bit at NVIC_IABR15.B26;
    sbit  ACTIVE27_NVIC_IABR15_bit at NVIC_IABR15.B27;
    sbit  ACTIVE28_NVIC_IABR15_bit at NVIC_IABR15.B28;
    sbit  ACTIVE29_NVIC_IABR15_bit at NVIC_IABR15.B29;
    sbit  ACTIVE30_NVIC_IABR15_bit at NVIC_IABR15.B30;
    sbit  ACTIVE31_NVIC_IABR15_bit at NVIC_IABR15.B31;

sfr far unsigned long   volatile NVIC_IPR0            absolute 0xE000E400;
    const register unsigned short int IPR_N00 = 0;
    sbit  IPR_N00_bit at NVIC_IPR0.B0;
    const register unsigned short int IPR_N01 = 1;
    sbit  IPR_N01_bit at NVIC_IPR0.B1;
    const register unsigned short int IPR_N02 = 2;
    sbit  IPR_N02_bit at NVIC_IPR0.B2;
    const register unsigned short int IPR_N03 = 3;
    sbit  IPR_N03_bit at NVIC_IPR0.B3;
    const register unsigned short int IPR_N04 = 4;
    sbit  IPR_N04_bit at NVIC_IPR0.B4;
    const register unsigned short int IPR_N05 = 5;
    sbit  IPR_N05_bit at NVIC_IPR0.B5;
    const register unsigned short int IPR_N06 = 6;
    sbit  IPR_N06_bit at NVIC_IPR0.B6;
    const register unsigned short int IPR_N07 = 7;
    sbit  IPR_N07_bit at NVIC_IPR0.B7;
    const register unsigned short int IPR_N10 = 8;
    sbit  IPR_N10_bit at NVIC_IPR0.B8;
    const register unsigned short int IPR_N11 = 9;
    sbit  IPR_N11_bit at NVIC_IPR0.B9;
    const register unsigned short int IPR_N12 = 10;
    sbit  IPR_N12_bit at NVIC_IPR0.B10;
    const register unsigned short int IPR_N13 = 11;
    sbit  IPR_N13_bit at NVIC_IPR0.B11;
    const register unsigned short int IPR_N14 = 12;
    sbit  IPR_N14_bit at NVIC_IPR0.B12;
    const register unsigned short int IPR_N15 = 13;
    sbit  IPR_N15_bit at NVIC_IPR0.B13;
    const register unsigned short int IPR_N16 = 14;
    sbit  IPR_N16_bit at NVIC_IPR0.B14;
    const register unsigned short int IPR_N17 = 15;
    sbit  IPR_N17_bit at NVIC_IPR0.B15;
    const register unsigned short int IPR_N20 = 16;
    sbit  IPR_N20_bit at NVIC_IPR0.B16;
    const register unsigned short int IPR_N21 = 17;
    sbit  IPR_N21_bit at NVIC_IPR0.B17;
    const register unsigned short int IPR_N22 = 18;
    sbit  IPR_N22_bit at NVIC_IPR0.B18;
    const register unsigned short int IPR_N23 = 19;
    sbit  IPR_N23_bit at NVIC_IPR0.B19;
    const register unsigned short int IPR_N24 = 20;
    sbit  IPR_N24_bit at NVIC_IPR0.B20;
    const register unsigned short int IPR_N25 = 21;
    sbit  IPR_N25_bit at NVIC_IPR0.B21;
    const register unsigned short int IPR_N26 = 22;
    sbit  IPR_N26_bit at NVIC_IPR0.B22;
    const register unsigned short int IPR_N27 = 23;
    sbit  IPR_N27_bit at NVIC_IPR0.B23;
    const register unsigned short int IPR_N30 = 24;
    sbit  IPR_N30_bit at NVIC_IPR0.B24;
    const register unsigned short int IPR_N31 = 25;
    sbit  IPR_N31_bit at NVIC_IPR0.B25;
    const register unsigned short int IPR_N32 = 26;
    sbit  IPR_N32_bit at NVIC_IPR0.B26;
    const register unsigned short int IPR_N33 = 27;
    sbit  IPR_N33_bit at NVIC_IPR0.B27;
    const register unsigned short int IPR_N34 = 28;
    sbit  IPR_N34_bit at NVIC_IPR0.B28;
    const register unsigned short int IPR_N35 = 29;
    sbit  IPR_N35_bit at NVIC_IPR0.B29;
    const register unsigned short int IPR_N36 = 30;
    sbit  IPR_N36_bit at NVIC_IPR0.B30;
    const register unsigned short int IPR_N37 = 31;
    sbit  IPR_N37_bit at NVIC_IPR0.B31;

sfr far unsigned long   volatile NVIC_IPR1            absolute 0xE000E404;
    sbit  IPR_N00_NVIC_IPR1_bit at NVIC_IPR1.B0;
    sbit  IPR_N01_NVIC_IPR1_bit at NVIC_IPR1.B1;
    sbit  IPR_N02_NVIC_IPR1_bit at NVIC_IPR1.B2;
    sbit  IPR_N03_NVIC_IPR1_bit at NVIC_IPR1.B3;
    sbit  IPR_N04_NVIC_IPR1_bit at NVIC_IPR1.B4;
    sbit  IPR_N05_NVIC_IPR1_bit at NVIC_IPR1.B5;
    sbit  IPR_N06_NVIC_IPR1_bit at NVIC_IPR1.B6;
    sbit  IPR_N07_NVIC_IPR1_bit at NVIC_IPR1.B7;
    sbit  IPR_N10_NVIC_IPR1_bit at NVIC_IPR1.B8;
    sbit  IPR_N11_NVIC_IPR1_bit at NVIC_IPR1.B9;
    sbit  IPR_N12_NVIC_IPR1_bit at NVIC_IPR1.B10;
    sbit  IPR_N13_NVIC_IPR1_bit at NVIC_IPR1.B11;
    sbit  IPR_N14_NVIC_IPR1_bit at NVIC_IPR1.B12;
    sbit  IPR_N15_NVIC_IPR1_bit at NVIC_IPR1.B13;
    sbit  IPR_N16_NVIC_IPR1_bit at NVIC_IPR1.B14;
    sbit  IPR_N17_NVIC_IPR1_bit at NVIC_IPR1.B15;
    sbit  IPR_N20_NVIC_IPR1_bit at NVIC_IPR1.B16;
    sbit  IPR_N21_NVIC_IPR1_bit at NVIC_IPR1.B17;
    sbit  IPR_N22_NVIC_IPR1_bit at NVIC_IPR1.B18;
    sbit  IPR_N23_NVIC_IPR1_bit at NVIC_IPR1.B19;
    sbit  IPR_N24_NVIC_IPR1_bit at NVIC_IPR1.B20;
    sbit  IPR_N25_NVIC_IPR1_bit at NVIC_IPR1.B21;
    sbit  IPR_N26_NVIC_IPR1_bit at NVIC_IPR1.B22;
    sbit  IPR_N27_NVIC_IPR1_bit at NVIC_IPR1.B23;
    sbit  IPR_N30_NVIC_IPR1_bit at NVIC_IPR1.B24;
    sbit  IPR_N31_NVIC_IPR1_bit at NVIC_IPR1.B25;
    sbit  IPR_N32_NVIC_IPR1_bit at NVIC_IPR1.B26;
    sbit  IPR_N33_NVIC_IPR1_bit at NVIC_IPR1.B27;
    sbit  IPR_N34_NVIC_IPR1_bit at NVIC_IPR1.B28;
    sbit  IPR_N35_NVIC_IPR1_bit at NVIC_IPR1.B29;
    sbit  IPR_N36_NVIC_IPR1_bit at NVIC_IPR1.B30;
    sbit  IPR_N37_NVIC_IPR1_bit at NVIC_IPR1.B31;

sfr far unsigned long   volatile NVIC_IPR2            absolute 0xE000E408;
    sbit  IPR_N00_NVIC_IPR2_bit at NVIC_IPR2.B0;
    sbit  IPR_N01_NVIC_IPR2_bit at NVIC_IPR2.B1;
    sbit  IPR_N02_NVIC_IPR2_bit at NVIC_IPR2.B2;
    sbit  IPR_N03_NVIC_IPR2_bit at NVIC_IPR2.B3;
    sbit  IPR_N04_NVIC_IPR2_bit at NVIC_IPR2.B4;
    sbit  IPR_N05_NVIC_IPR2_bit at NVIC_IPR2.B5;
    sbit  IPR_N06_NVIC_IPR2_bit at NVIC_IPR2.B6;
    sbit  IPR_N07_NVIC_IPR2_bit at NVIC_IPR2.B7;
    sbit  IPR_N10_NVIC_IPR2_bit at NVIC_IPR2.B8;
    sbit  IPR_N11_NVIC_IPR2_bit at NVIC_IPR2.B9;
    sbit  IPR_N12_NVIC_IPR2_bit at NVIC_IPR2.B10;
    sbit  IPR_N13_NVIC_IPR2_bit at NVIC_IPR2.B11;
    sbit  IPR_N14_NVIC_IPR2_bit at NVIC_IPR2.B12;
    sbit  IPR_N15_NVIC_IPR2_bit at NVIC_IPR2.B13;
    sbit  IPR_N16_NVIC_IPR2_bit at NVIC_IPR2.B14;
    sbit  IPR_N17_NVIC_IPR2_bit at NVIC_IPR2.B15;
    sbit  IPR_N20_NVIC_IPR2_bit at NVIC_IPR2.B16;
    sbit  IPR_N21_NVIC_IPR2_bit at NVIC_IPR2.B17;
    sbit  IPR_N22_NVIC_IPR2_bit at NVIC_IPR2.B18;
    sbit  IPR_N23_NVIC_IPR2_bit at NVIC_IPR2.B19;
    sbit  IPR_N24_NVIC_IPR2_bit at NVIC_IPR2.B20;
    sbit  IPR_N25_NVIC_IPR2_bit at NVIC_IPR2.B21;
    sbit  IPR_N26_NVIC_IPR2_bit at NVIC_IPR2.B22;
    sbit  IPR_N27_NVIC_IPR2_bit at NVIC_IPR2.B23;
    sbit  IPR_N30_NVIC_IPR2_bit at NVIC_IPR2.B24;
    sbit  IPR_N31_NVIC_IPR2_bit at NVIC_IPR2.B25;
    sbit  IPR_N32_NVIC_IPR2_bit at NVIC_IPR2.B26;
    sbit  IPR_N33_NVIC_IPR2_bit at NVIC_IPR2.B27;
    sbit  IPR_N34_NVIC_IPR2_bit at NVIC_IPR2.B28;
    sbit  IPR_N35_NVIC_IPR2_bit at NVIC_IPR2.B29;
    sbit  IPR_N36_NVIC_IPR2_bit at NVIC_IPR2.B30;
    sbit  IPR_N37_NVIC_IPR2_bit at NVIC_IPR2.B31;

sfr far unsigned long   volatile NVIC_IPR3            absolute 0xE000E40C;
    sbit  IPR_N00_NVIC_IPR3_bit at NVIC_IPR3.B0;
    sbit  IPR_N01_NVIC_IPR3_bit at NVIC_IPR3.B1;
    sbit  IPR_N02_NVIC_IPR3_bit at NVIC_IPR3.B2;
    sbit  IPR_N03_NVIC_IPR3_bit at NVIC_IPR3.B3;
    sbit  IPR_N04_NVIC_IPR3_bit at NVIC_IPR3.B4;
    sbit  IPR_N05_NVIC_IPR3_bit at NVIC_IPR3.B5;
    sbit  IPR_N06_NVIC_IPR3_bit at NVIC_IPR3.B6;
    sbit  IPR_N07_NVIC_IPR3_bit at NVIC_IPR3.B7;
    sbit  IPR_N10_NVIC_IPR3_bit at NVIC_IPR3.B8;
    sbit  IPR_N11_NVIC_IPR3_bit at NVIC_IPR3.B9;
    sbit  IPR_N12_NVIC_IPR3_bit at NVIC_IPR3.B10;
    sbit  IPR_N13_NVIC_IPR3_bit at NVIC_IPR3.B11;
    sbit  IPR_N14_NVIC_IPR3_bit at NVIC_IPR3.B12;
    sbit  IPR_N15_NVIC_IPR3_bit at NVIC_IPR3.B13;
    sbit  IPR_N16_NVIC_IPR3_bit at NVIC_IPR3.B14;
    sbit  IPR_N17_NVIC_IPR3_bit at NVIC_IPR3.B15;
    sbit  IPR_N20_NVIC_IPR3_bit at NVIC_IPR3.B16;
    sbit  IPR_N21_NVIC_IPR3_bit at NVIC_IPR3.B17;
    sbit  IPR_N22_NVIC_IPR3_bit at NVIC_IPR3.B18;
    sbit  IPR_N23_NVIC_IPR3_bit at NVIC_IPR3.B19;
    sbit  IPR_N24_NVIC_IPR3_bit at NVIC_IPR3.B20;
    sbit  IPR_N25_NVIC_IPR3_bit at NVIC_IPR3.B21;
    sbit  IPR_N26_NVIC_IPR3_bit at NVIC_IPR3.B22;
    sbit  IPR_N27_NVIC_IPR3_bit at NVIC_IPR3.B23;
    sbit  IPR_N30_NVIC_IPR3_bit at NVIC_IPR3.B24;
    sbit  IPR_N31_NVIC_IPR3_bit at NVIC_IPR3.B25;
    sbit  IPR_N32_NVIC_IPR3_bit at NVIC_IPR3.B26;
    sbit  IPR_N33_NVIC_IPR3_bit at NVIC_IPR3.B27;
    sbit  IPR_N34_NVIC_IPR3_bit at NVIC_IPR3.B28;
    sbit  IPR_N35_NVIC_IPR3_bit at NVIC_IPR3.B29;
    sbit  IPR_N36_NVIC_IPR3_bit at NVIC_IPR3.B30;
    sbit  IPR_N37_NVIC_IPR3_bit at NVIC_IPR3.B31;

sfr far unsigned long   volatile NVIC_IPR4            absolute 0xE000E410;
    sbit  IPR_N00_NVIC_IPR4_bit at NVIC_IPR4.B0;
    sbit  IPR_N01_NVIC_IPR4_bit at NVIC_IPR4.B1;
    sbit  IPR_N02_NVIC_IPR4_bit at NVIC_IPR4.B2;
    sbit  IPR_N03_NVIC_IPR4_bit at NVIC_IPR4.B3;
    sbit  IPR_N04_NVIC_IPR4_bit at NVIC_IPR4.B4;
    sbit  IPR_N05_NVIC_IPR4_bit at NVIC_IPR4.B5;
    sbit  IPR_N06_NVIC_IPR4_bit at NVIC_IPR4.B6;
    sbit  IPR_N07_NVIC_IPR4_bit at NVIC_IPR4.B7;
    sbit  IPR_N10_NVIC_IPR4_bit at NVIC_IPR4.B8;
    sbit  IPR_N11_NVIC_IPR4_bit at NVIC_IPR4.B9;
    sbit  IPR_N12_NVIC_IPR4_bit at NVIC_IPR4.B10;
    sbit  IPR_N13_NVIC_IPR4_bit at NVIC_IPR4.B11;
    sbit  IPR_N14_NVIC_IPR4_bit at NVIC_IPR4.B12;
    sbit  IPR_N15_NVIC_IPR4_bit at NVIC_IPR4.B13;
    sbit  IPR_N16_NVIC_IPR4_bit at NVIC_IPR4.B14;
    sbit  IPR_N17_NVIC_IPR4_bit at NVIC_IPR4.B15;
    sbit  IPR_N20_NVIC_IPR4_bit at NVIC_IPR4.B16;
    sbit  IPR_N21_NVIC_IPR4_bit at NVIC_IPR4.B17;
    sbit  IPR_N22_NVIC_IPR4_bit at NVIC_IPR4.B18;
    sbit  IPR_N23_NVIC_IPR4_bit at NVIC_IPR4.B19;
    sbit  IPR_N24_NVIC_IPR4_bit at NVIC_IPR4.B20;
    sbit  IPR_N25_NVIC_IPR4_bit at NVIC_IPR4.B21;
    sbit  IPR_N26_NVIC_IPR4_bit at NVIC_IPR4.B22;
    sbit  IPR_N27_NVIC_IPR4_bit at NVIC_IPR4.B23;
    sbit  IPR_N30_NVIC_IPR4_bit at NVIC_IPR4.B24;
    sbit  IPR_N31_NVIC_IPR4_bit at NVIC_IPR4.B25;
    sbit  IPR_N32_NVIC_IPR4_bit at NVIC_IPR4.B26;
    sbit  IPR_N33_NVIC_IPR4_bit at NVIC_IPR4.B27;
    sbit  IPR_N34_NVIC_IPR4_bit at NVIC_IPR4.B28;
    sbit  IPR_N35_NVIC_IPR4_bit at NVIC_IPR4.B29;
    sbit  IPR_N36_NVIC_IPR4_bit at NVIC_IPR4.B30;
    sbit  IPR_N37_NVIC_IPR4_bit at NVIC_IPR4.B31;

sfr far unsigned long   volatile NVIC_IPR5            absolute 0xE000E414;
    sbit  IPR_N00_NVIC_IPR5_bit at NVIC_IPR5.B0;
    sbit  IPR_N01_NVIC_IPR5_bit at NVIC_IPR5.B1;
    sbit  IPR_N02_NVIC_IPR5_bit at NVIC_IPR5.B2;
    sbit  IPR_N03_NVIC_IPR5_bit at NVIC_IPR5.B3;
    sbit  IPR_N04_NVIC_IPR5_bit at NVIC_IPR5.B4;
    sbit  IPR_N05_NVIC_IPR5_bit at NVIC_IPR5.B5;
    sbit  IPR_N06_NVIC_IPR5_bit at NVIC_IPR5.B6;
    sbit  IPR_N07_NVIC_IPR5_bit at NVIC_IPR5.B7;
    sbit  IPR_N10_NVIC_IPR5_bit at NVIC_IPR5.B8;
    sbit  IPR_N11_NVIC_IPR5_bit at NVIC_IPR5.B9;
    sbit  IPR_N12_NVIC_IPR5_bit at NVIC_IPR5.B10;
    sbit  IPR_N13_NVIC_IPR5_bit at NVIC_IPR5.B11;
    sbit  IPR_N14_NVIC_IPR5_bit at NVIC_IPR5.B12;
    sbit  IPR_N15_NVIC_IPR5_bit at NVIC_IPR5.B13;
    sbit  IPR_N16_NVIC_IPR5_bit at NVIC_IPR5.B14;
    sbit  IPR_N17_NVIC_IPR5_bit at NVIC_IPR5.B15;
    sbit  IPR_N20_NVIC_IPR5_bit at NVIC_IPR5.B16;
    sbit  IPR_N21_NVIC_IPR5_bit at NVIC_IPR5.B17;
    sbit  IPR_N22_NVIC_IPR5_bit at NVIC_IPR5.B18;
    sbit  IPR_N23_NVIC_IPR5_bit at NVIC_IPR5.B19;
    sbit  IPR_N24_NVIC_IPR5_bit at NVIC_IPR5.B20;
    sbit  IPR_N25_NVIC_IPR5_bit at NVIC_IPR5.B21;
    sbit  IPR_N26_NVIC_IPR5_bit at NVIC_IPR5.B22;
    sbit  IPR_N27_NVIC_IPR5_bit at NVIC_IPR5.B23;
    sbit  IPR_N30_NVIC_IPR5_bit at NVIC_IPR5.B24;
    sbit  IPR_N31_NVIC_IPR5_bit at NVIC_IPR5.B25;
    sbit  IPR_N32_NVIC_IPR5_bit at NVIC_IPR5.B26;
    sbit  IPR_N33_NVIC_IPR5_bit at NVIC_IPR5.B27;
    sbit  IPR_N34_NVIC_IPR5_bit at NVIC_IPR5.B28;
    sbit  IPR_N35_NVIC_IPR5_bit at NVIC_IPR5.B29;
    sbit  IPR_N36_NVIC_IPR5_bit at NVIC_IPR5.B30;
    sbit  IPR_N37_NVIC_IPR5_bit at NVIC_IPR5.B31;

sfr far unsigned long   volatile NVIC_IPR6            absolute 0xE000E418;
    sbit  IPR_N00_NVIC_IPR6_bit at NVIC_IPR6.B0;
    sbit  IPR_N01_NVIC_IPR6_bit at NVIC_IPR6.B1;
    sbit  IPR_N02_NVIC_IPR6_bit at NVIC_IPR6.B2;
    sbit  IPR_N03_NVIC_IPR6_bit at NVIC_IPR6.B3;
    sbit  IPR_N04_NVIC_IPR6_bit at NVIC_IPR6.B4;
    sbit  IPR_N05_NVIC_IPR6_bit at NVIC_IPR6.B5;
    sbit  IPR_N06_NVIC_IPR6_bit at NVIC_IPR6.B6;
    sbit  IPR_N07_NVIC_IPR6_bit at NVIC_IPR6.B7;
    sbit  IPR_N10_NVIC_IPR6_bit at NVIC_IPR6.B8;
    sbit  IPR_N11_NVIC_IPR6_bit at NVIC_IPR6.B9;
    sbit  IPR_N12_NVIC_IPR6_bit at NVIC_IPR6.B10;
    sbit  IPR_N13_NVIC_IPR6_bit at NVIC_IPR6.B11;
    sbit  IPR_N14_NVIC_IPR6_bit at NVIC_IPR6.B12;
    sbit  IPR_N15_NVIC_IPR6_bit at NVIC_IPR6.B13;
    sbit  IPR_N16_NVIC_IPR6_bit at NVIC_IPR6.B14;
    sbit  IPR_N17_NVIC_IPR6_bit at NVIC_IPR6.B15;
    sbit  IPR_N20_NVIC_IPR6_bit at NVIC_IPR6.B16;
    sbit  IPR_N21_NVIC_IPR6_bit at NVIC_IPR6.B17;
    sbit  IPR_N22_NVIC_IPR6_bit at NVIC_IPR6.B18;
    sbit  IPR_N23_NVIC_IPR6_bit at NVIC_IPR6.B19;
    sbit  IPR_N24_NVIC_IPR6_bit at NVIC_IPR6.B20;
    sbit  IPR_N25_NVIC_IPR6_bit at NVIC_IPR6.B21;
    sbit  IPR_N26_NVIC_IPR6_bit at NVIC_IPR6.B22;
    sbit  IPR_N27_NVIC_IPR6_bit at NVIC_IPR6.B23;
    sbit  IPR_N30_NVIC_IPR6_bit at NVIC_IPR6.B24;
    sbit  IPR_N31_NVIC_IPR6_bit at NVIC_IPR6.B25;
    sbit  IPR_N32_NVIC_IPR6_bit at NVIC_IPR6.B26;
    sbit  IPR_N33_NVIC_IPR6_bit at NVIC_IPR6.B27;
    sbit  IPR_N34_NVIC_IPR6_bit at NVIC_IPR6.B28;
    sbit  IPR_N35_NVIC_IPR6_bit at NVIC_IPR6.B29;
    sbit  IPR_N36_NVIC_IPR6_bit at NVIC_IPR6.B30;
    sbit  IPR_N37_NVIC_IPR6_bit at NVIC_IPR6.B31;

sfr far unsigned long   volatile NVIC_IPR7            absolute 0xE000E41C;
    sbit  IPR_N00_NVIC_IPR7_bit at NVIC_IPR7.B0;
    sbit  IPR_N01_NVIC_IPR7_bit at NVIC_IPR7.B1;
    sbit  IPR_N02_NVIC_IPR7_bit at NVIC_IPR7.B2;
    sbit  IPR_N03_NVIC_IPR7_bit at NVIC_IPR7.B3;
    sbit  IPR_N04_NVIC_IPR7_bit at NVIC_IPR7.B4;
    sbit  IPR_N05_NVIC_IPR7_bit at NVIC_IPR7.B5;
    sbit  IPR_N06_NVIC_IPR7_bit at NVIC_IPR7.B6;
    sbit  IPR_N07_NVIC_IPR7_bit at NVIC_IPR7.B7;
    sbit  IPR_N10_NVIC_IPR7_bit at NVIC_IPR7.B8;
    sbit  IPR_N11_NVIC_IPR7_bit at NVIC_IPR7.B9;
    sbit  IPR_N12_NVIC_IPR7_bit at NVIC_IPR7.B10;
    sbit  IPR_N13_NVIC_IPR7_bit at NVIC_IPR7.B11;
    sbit  IPR_N14_NVIC_IPR7_bit at NVIC_IPR7.B12;
    sbit  IPR_N15_NVIC_IPR7_bit at NVIC_IPR7.B13;
    sbit  IPR_N16_NVIC_IPR7_bit at NVIC_IPR7.B14;
    sbit  IPR_N17_NVIC_IPR7_bit at NVIC_IPR7.B15;
    sbit  IPR_N20_NVIC_IPR7_bit at NVIC_IPR7.B16;
    sbit  IPR_N21_NVIC_IPR7_bit at NVIC_IPR7.B17;
    sbit  IPR_N22_NVIC_IPR7_bit at NVIC_IPR7.B18;
    sbit  IPR_N23_NVIC_IPR7_bit at NVIC_IPR7.B19;
    sbit  IPR_N24_NVIC_IPR7_bit at NVIC_IPR7.B20;
    sbit  IPR_N25_NVIC_IPR7_bit at NVIC_IPR7.B21;
    sbit  IPR_N26_NVIC_IPR7_bit at NVIC_IPR7.B22;
    sbit  IPR_N27_NVIC_IPR7_bit at NVIC_IPR7.B23;
    sbit  IPR_N30_NVIC_IPR7_bit at NVIC_IPR7.B24;
    sbit  IPR_N31_NVIC_IPR7_bit at NVIC_IPR7.B25;
    sbit  IPR_N32_NVIC_IPR7_bit at NVIC_IPR7.B26;
    sbit  IPR_N33_NVIC_IPR7_bit at NVIC_IPR7.B27;
    sbit  IPR_N34_NVIC_IPR7_bit at NVIC_IPR7.B28;
    sbit  IPR_N35_NVIC_IPR7_bit at NVIC_IPR7.B29;
    sbit  IPR_N36_NVIC_IPR7_bit at NVIC_IPR7.B30;
    sbit  IPR_N37_NVIC_IPR7_bit at NVIC_IPR7.B31;

sfr far unsigned long   volatile NVIC_IPR8            absolute 0xE000E420;
    sbit  IPR_N00_NVIC_IPR8_bit at NVIC_IPR8.B0;
    sbit  IPR_N01_NVIC_IPR8_bit at NVIC_IPR8.B1;
    sbit  IPR_N02_NVIC_IPR8_bit at NVIC_IPR8.B2;
    sbit  IPR_N03_NVIC_IPR8_bit at NVIC_IPR8.B3;
    sbit  IPR_N04_NVIC_IPR8_bit at NVIC_IPR8.B4;
    sbit  IPR_N05_NVIC_IPR8_bit at NVIC_IPR8.B5;
    sbit  IPR_N06_NVIC_IPR8_bit at NVIC_IPR8.B6;
    sbit  IPR_N07_NVIC_IPR8_bit at NVIC_IPR8.B7;
    sbit  IPR_N10_NVIC_IPR8_bit at NVIC_IPR8.B8;
    sbit  IPR_N11_NVIC_IPR8_bit at NVIC_IPR8.B9;
    sbit  IPR_N12_NVIC_IPR8_bit at NVIC_IPR8.B10;
    sbit  IPR_N13_NVIC_IPR8_bit at NVIC_IPR8.B11;
    sbit  IPR_N14_NVIC_IPR8_bit at NVIC_IPR8.B12;
    sbit  IPR_N15_NVIC_IPR8_bit at NVIC_IPR8.B13;
    sbit  IPR_N16_NVIC_IPR8_bit at NVIC_IPR8.B14;
    sbit  IPR_N17_NVIC_IPR8_bit at NVIC_IPR8.B15;
    sbit  IPR_N20_NVIC_IPR8_bit at NVIC_IPR8.B16;
    sbit  IPR_N21_NVIC_IPR8_bit at NVIC_IPR8.B17;
    sbit  IPR_N22_NVIC_IPR8_bit at NVIC_IPR8.B18;
    sbit  IPR_N23_NVIC_IPR8_bit at NVIC_IPR8.B19;
    sbit  IPR_N24_NVIC_IPR8_bit at NVIC_IPR8.B20;
    sbit  IPR_N25_NVIC_IPR8_bit at NVIC_IPR8.B21;
    sbit  IPR_N26_NVIC_IPR8_bit at NVIC_IPR8.B22;
    sbit  IPR_N27_NVIC_IPR8_bit at NVIC_IPR8.B23;
    sbit  IPR_N30_NVIC_IPR8_bit at NVIC_IPR8.B24;
    sbit  IPR_N31_NVIC_IPR8_bit at NVIC_IPR8.B25;
    sbit  IPR_N32_NVIC_IPR8_bit at NVIC_IPR8.B26;
    sbit  IPR_N33_NVIC_IPR8_bit at NVIC_IPR8.B27;
    sbit  IPR_N34_NVIC_IPR8_bit at NVIC_IPR8.B28;
    sbit  IPR_N35_NVIC_IPR8_bit at NVIC_IPR8.B29;
    sbit  IPR_N36_NVIC_IPR8_bit at NVIC_IPR8.B30;
    sbit  IPR_N37_NVIC_IPR8_bit at NVIC_IPR8.B31;

sfr far unsigned long   volatile NVIC_IPR9            absolute 0xE000E424;
    sbit  IPR_N00_NVIC_IPR9_bit at NVIC_IPR9.B0;
    sbit  IPR_N01_NVIC_IPR9_bit at NVIC_IPR9.B1;
    sbit  IPR_N02_NVIC_IPR9_bit at NVIC_IPR9.B2;
    sbit  IPR_N03_NVIC_IPR9_bit at NVIC_IPR9.B3;
    sbit  IPR_N04_NVIC_IPR9_bit at NVIC_IPR9.B4;
    sbit  IPR_N05_NVIC_IPR9_bit at NVIC_IPR9.B5;
    sbit  IPR_N06_NVIC_IPR9_bit at NVIC_IPR9.B6;
    sbit  IPR_N07_NVIC_IPR9_bit at NVIC_IPR9.B7;
    sbit  IPR_N10_NVIC_IPR9_bit at NVIC_IPR9.B8;
    sbit  IPR_N11_NVIC_IPR9_bit at NVIC_IPR9.B9;
    sbit  IPR_N12_NVIC_IPR9_bit at NVIC_IPR9.B10;
    sbit  IPR_N13_NVIC_IPR9_bit at NVIC_IPR9.B11;
    sbit  IPR_N14_NVIC_IPR9_bit at NVIC_IPR9.B12;
    sbit  IPR_N15_NVIC_IPR9_bit at NVIC_IPR9.B13;
    sbit  IPR_N16_NVIC_IPR9_bit at NVIC_IPR9.B14;
    sbit  IPR_N17_NVIC_IPR9_bit at NVIC_IPR9.B15;
    sbit  IPR_N20_NVIC_IPR9_bit at NVIC_IPR9.B16;
    sbit  IPR_N21_NVIC_IPR9_bit at NVIC_IPR9.B17;
    sbit  IPR_N22_NVIC_IPR9_bit at NVIC_IPR9.B18;
    sbit  IPR_N23_NVIC_IPR9_bit at NVIC_IPR9.B19;
    sbit  IPR_N24_NVIC_IPR9_bit at NVIC_IPR9.B20;
    sbit  IPR_N25_NVIC_IPR9_bit at NVIC_IPR9.B21;
    sbit  IPR_N26_NVIC_IPR9_bit at NVIC_IPR9.B22;
    sbit  IPR_N27_NVIC_IPR9_bit at NVIC_IPR9.B23;
    sbit  IPR_N30_NVIC_IPR9_bit at NVIC_IPR9.B24;
    sbit  IPR_N31_NVIC_IPR9_bit at NVIC_IPR9.B25;
    sbit  IPR_N32_NVIC_IPR9_bit at NVIC_IPR9.B26;
    sbit  IPR_N33_NVIC_IPR9_bit at NVIC_IPR9.B27;
    sbit  IPR_N34_NVIC_IPR9_bit at NVIC_IPR9.B28;
    sbit  IPR_N35_NVIC_IPR9_bit at NVIC_IPR9.B29;
    sbit  IPR_N36_NVIC_IPR9_bit at NVIC_IPR9.B30;
    sbit  IPR_N37_NVIC_IPR9_bit at NVIC_IPR9.B31;

sfr far unsigned long   volatile NVIC_IPR10           absolute 0xE000E428;
    sbit  IPR_N00_NVIC_IPR10_bit at NVIC_IPR10.B0;
    sbit  IPR_N01_NVIC_IPR10_bit at NVIC_IPR10.B1;
    sbit  IPR_N02_NVIC_IPR10_bit at NVIC_IPR10.B2;
    sbit  IPR_N03_NVIC_IPR10_bit at NVIC_IPR10.B3;
    sbit  IPR_N04_NVIC_IPR10_bit at NVIC_IPR10.B4;
    sbit  IPR_N05_NVIC_IPR10_bit at NVIC_IPR10.B5;
    sbit  IPR_N06_NVIC_IPR10_bit at NVIC_IPR10.B6;
    sbit  IPR_N07_NVIC_IPR10_bit at NVIC_IPR10.B7;
    sbit  IPR_N10_NVIC_IPR10_bit at NVIC_IPR10.B8;
    sbit  IPR_N11_NVIC_IPR10_bit at NVIC_IPR10.B9;
    sbit  IPR_N12_NVIC_IPR10_bit at NVIC_IPR10.B10;
    sbit  IPR_N13_NVIC_IPR10_bit at NVIC_IPR10.B11;
    sbit  IPR_N14_NVIC_IPR10_bit at NVIC_IPR10.B12;
    sbit  IPR_N15_NVIC_IPR10_bit at NVIC_IPR10.B13;
    sbit  IPR_N16_NVIC_IPR10_bit at NVIC_IPR10.B14;
    sbit  IPR_N17_NVIC_IPR10_bit at NVIC_IPR10.B15;
    sbit  IPR_N20_NVIC_IPR10_bit at NVIC_IPR10.B16;
    sbit  IPR_N21_NVIC_IPR10_bit at NVIC_IPR10.B17;
    sbit  IPR_N22_NVIC_IPR10_bit at NVIC_IPR10.B18;
    sbit  IPR_N23_NVIC_IPR10_bit at NVIC_IPR10.B19;
    sbit  IPR_N24_NVIC_IPR10_bit at NVIC_IPR10.B20;
    sbit  IPR_N25_NVIC_IPR10_bit at NVIC_IPR10.B21;
    sbit  IPR_N26_NVIC_IPR10_bit at NVIC_IPR10.B22;
    sbit  IPR_N27_NVIC_IPR10_bit at NVIC_IPR10.B23;
    sbit  IPR_N30_NVIC_IPR10_bit at NVIC_IPR10.B24;
    sbit  IPR_N31_NVIC_IPR10_bit at NVIC_IPR10.B25;
    sbit  IPR_N32_NVIC_IPR10_bit at NVIC_IPR10.B26;
    sbit  IPR_N33_NVIC_IPR10_bit at NVIC_IPR10.B27;
    sbit  IPR_N34_NVIC_IPR10_bit at NVIC_IPR10.B28;
    sbit  IPR_N35_NVIC_IPR10_bit at NVIC_IPR10.B29;
    sbit  IPR_N36_NVIC_IPR10_bit at NVIC_IPR10.B30;
    sbit  IPR_N37_NVIC_IPR10_bit at NVIC_IPR10.B31;

sfr far unsigned long   volatile NVIC_IPR11           absolute 0xE000E42C;
    sbit  IPR_N00_NVIC_IPR11_bit at NVIC_IPR11.B0;
    sbit  IPR_N01_NVIC_IPR11_bit at NVIC_IPR11.B1;
    sbit  IPR_N02_NVIC_IPR11_bit at NVIC_IPR11.B2;
    sbit  IPR_N03_NVIC_IPR11_bit at NVIC_IPR11.B3;
    sbit  IPR_N04_NVIC_IPR11_bit at NVIC_IPR11.B4;
    sbit  IPR_N05_NVIC_IPR11_bit at NVIC_IPR11.B5;
    sbit  IPR_N06_NVIC_IPR11_bit at NVIC_IPR11.B6;
    sbit  IPR_N07_NVIC_IPR11_bit at NVIC_IPR11.B7;
    sbit  IPR_N10_NVIC_IPR11_bit at NVIC_IPR11.B8;
    sbit  IPR_N11_NVIC_IPR11_bit at NVIC_IPR11.B9;
    sbit  IPR_N12_NVIC_IPR11_bit at NVIC_IPR11.B10;
    sbit  IPR_N13_NVIC_IPR11_bit at NVIC_IPR11.B11;
    sbit  IPR_N14_NVIC_IPR11_bit at NVIC_IPR11.B12;
    sbit  IPR_N15_NVIC_IPR11_bit at NVIC_IPR11.B13;
    sbit  IPR_N16_NVIC_IPR11_bit at NVIC_IPR11.B14;
    sbit  IPR_N17_NVIC_IPR11_bit at NVIC_IPR11.B15;
    sbit  IPR_N20_NVIC_IPR11_bit at NVIC_IPR11.B16;
    sbit  IPR_N21_NVIC_IPR11_bit at NVIC_IPR11.B17;
    sbit  IPR_N22_NVIC_IPR11_bit at NVIC_IPR11.B18;
    sbit  IPR_N23_NVIC_IPR11_bit at NVIC_IPR11.B19;
    sbit  IPR_N24_NVIC_IPR11_bit at NVIC_IPR11.B20;
    sbit  IPR_N25_NVIC_IPR11_bit at NVIC_IPR11.B21;
    sbit  IPR_N26_NVIC_IPR11_bit at NVIC_IPR11.B22;
    sbit  IPR_N27_NVIC_IPR11_bit at NVIC_IPR11.B23;
    sbit  IPR_N30_NVIC_IPR11_bit at NVIC_IPR11.B24;
    sbit  IPR_N31_NVIC_IPR11_bit at NVIC_IPR11.B25;
    sbit  IPR_N32_NVIC_IPR11_bit at NVIC_IPR11.B26;
    sbit  IPR_N33_NVIC_IPR11_bit at NVIC_IPR11.B27;
    sbit  IPR_N34_NVIC_IPR11_bit at NVIC_IPR11.B28;
    sbit  IPR_N35_NVIC_IPR11_bit at NVIC_IPR11.B29;
    sbit  IPR_N36_NVIC_IPR11_bit at NVIC_IPR11.B30;
    sbit  IPR_N37_NVIC_IPR11_bit at NVIC_IPR11.B31;

sfr far unsigned long   volatile NVIC_IPR12           absolute 0xE000E430;
    sbit  IPR_N00_NVIC_IPR12_bit at NVIC_IPR12.B0;
    sbit  IPR_N01_NVIC_IPR12_bit at NVIC_IPR12.B1;
    sbit  IPR_N02_NVIC_IPR12_bit at NVIC_IPR12.B2;
    sbit  IPR_N03_NVIC_IPR12_bit at NVIC_IPR12.B3;
    sbit  IPR_N04_NVIC_IPR12_bit at NVIC_IPR12.B4;
    sbit  IPR_N05_NVIC_IPR12_bit at NVIC_IPR12.B5;
    sbit  IPR_N06_NVIC_IPR12_bit at NVIC_IPR12.B6;
    sbit  IPR_N07_NVIC_IPR12_bit at NVIC_IPR12.B7;
    sbit  IPR_N10_NVIC_IPR12_bit at NVIC_IPR12.B8;
    sbit  IPR_N11_NVIC_IPR12_bit at NVIC_IPR12.B9;
    sbit  IPR_N12_NVIC_IPR12_bit at NVIC_IPR12.B10;
    sbit  IPR_N13_NVIC_IPR12_bit at NVIC_IPR12.B11;
    sbit  IPR_N14_NVIC_IPR12_bit at NVIC_IPR12.B12;
    sbit  IPR_N15_NVIC_IPR12_bit at NVIC_IPR12.B13;
    sbit  IPR_N16_NVIC_IPR12_bit at NVIC_IPR12.B14;
    sbit  IPR_N17_NVIC_IPR12_bit at NVIC_IPR12.B15;
    sbit  IPR_N20_NVIC_IPR12_bit at NVIC_IPR12.B16;
    sbit  IPR_N21_NVIC_IPR12_bit at NVIC_IPR12.B17;
    sbit  IPR_N22_NVIC_IPR12_bit at NVIC_IPR12.B18;
    sbit  IPR_N23_NVIC_IPR12_bit at NVIC_IPR12.B19;
    sbit  IPR_N24_NVIC_IPR12_bit at NVIC_IPR12.B20;
    sbit  IPR_N25_NVIC_IPR12_bit at NVIC_IPR12.B21;
    sbit  IPR_N26_NVIC_IPR12_bit at NVIC_IPR12.B22;
    sbit  IPR_N27_NVIC_IPR12_bit at NVIC_IPR12.B23;
    sbit  IPR_N30_NVIC_IPR12_bit at NVIC_IPR12.B24;
    sbit  IPR_N31_NVIC_IPR12_bit at NVIC_IPR12.B25;
    sbit  IPR_N32_NVIC_IPR12_bit at NVIC_IPR12.B26;
    sbit  IPR_N33_NVIC_IPR12_bit at NVIC_IPR12.B27;
    sbit  IPR_N34_NVIC_IPR12_bit at NVIC_IPR12.B28;
    sbit  IPR_N35_NVIC_IPR12_bit at NVIC_IPR12.B29;
    sbit  IPR_N36_NVIC_IPR12_bit at NVIC_IPR12.B30;
    sbit  IPR_N37_NVIC_IPR12_bit at NVIC_IPR12.B31;

sfr far unsigned long   volatile NVIC_IPR13           absolute 0xE000E434;
    sbit  IPR_N00_NVIC_IPR13_bit at NVIC_IPR13.B0;
    sbit  IPR_N01_NVIC_IPR13_bit at NVIC_IPR13.B1;
    sbit  IPR_N02_NVIC_IPR13_bit at NVIC_IPR13.B2;
    sbit  IPR_N03_NVIC_IPR13_bit at NVIC_IPR13.B3;
    sbit  IPR_N04_NVIC_IPR13_bit at NVIC_IPR13.B4;
    sbit  IPR_N05_NVIC_IPR13_bit at NVIC_IPR13.B5;
    sbit  IPR_N06_NVIC_IPR13_bit at NVIC_IPR13.B6;
    sbit  IPR_N07_NVIC_IPR13_bit at NVIC_IPR13.B7;
    sbit  IPR_N10_NVIC_IPR13_bit at NVIC_IPR13.B8;
    sbit  IPR_N11_NVIC_IPR13_bit at NVIC_IPR13.B9;
    sbit  IPR_N12_NVIC_IPR13_bit at NVIC_IPR13.B10;
    sbit  IPR_N13_NVIC_IPR13_bit at NVIC_IPR13.B11;
    sbit  IPR_N14_NVIC_IPR13_bit at NVIC_IPR13.B12;
    sbit  IPR_N15_NVIC_IPR13_bit at NVIC_IPR13.B13;
    sbit  IPR_N16_NVIC_IPR13_bit at NVIC_IPR13.B14;
    sbit  IPR_N17_NVIC_IPR13_bit at NVIC_IPR13.B15;
    sbit  IPR_N20_NVIC_IPR13_bit at NVIC_IPR13.B16;
    sbit  IPR_N21_NVIC_IPR13_bit at NVIC_IPR13.B17;
    sbit  IPR_N22_NVIC_IPR13_bit at NVIC_IPR13.B18;
    sbit  IPR_N23_NVIC_IPR13_bit at NVIC_IPR13.B19;
    sbit  IPR_N24_NVIC_IPR13_bit at NVIC_IPR13.B20;
    sbit  IPR_N25_NVIC_IPR13_bit at NVIC_IPR13.B21;
    sbit  IPR_N26_NVIC_IPR13_bit at NVIC_IPR13.B22;
    sbit  IPR_N27_NVIC_IPR13_bit at NVIC_IPR13.B23;
    sbit  IPR_N30_NVIC_IPR13_bit at NVIC_IPR13.B24;
    sbit  IPR_N31_NVIC_IPR13_bit at NVIC_IPR13.B25;
    sbit  IPR_N32_NVIC_IPR13_bit at NVIC_IPR13.B26;
    sbit  IPR_N33_NVIC_IPR13_bit at NVIC_IPR13.B27;
    sbit  IPR_N34_NVIC_IPR13_bit at NVIC_IPR13.B28;
    sbit  IPR_N35_NVIC_IPR13_bit at NVIC_IPR13.B29;
    sbit  IPR_N36_NVIC_IPR13_bit at NVIC_IPR13.B30;
    sbit  IPR_N37_NVIC_IPR13_bit at NVIC_IPR13.B31;

sfr far unsigned long   volatile NVIC_IPR14           absolute 0xE000E438;
    sbit  IPR_N00_NVIC_IPR14_bit at NVIC_IPR14.B0;
    sbit  IPR_N01_NVIC_IPR14_bit at NVIC_IPR14.B1;
    sbit  IPR_N02_NVIC_IPR14_bit at NVIC_IPR14.B2;
    sbit  IPR_N03_NVIC_IPR14_bit at NVIC_IPR14.B3;
    sbit  IPR_N04_NVIC_IPR14_bit at NVIC_IPR14.B4;
    sbit  IPR_N05_NVIC_IPR14_bit at NVIC_IPR14.B5;
    sbit  IPR_N06_NVIC_IPR14_bit at NVIC_IPR14.B6;
    sbit  IPR_N07_NVIC_IPR14_bit at NVIC_IPR14.B7;
    sbit  IPR_N10_NVIC_IPR14_bit at NVIC_IPR14.B8;
    sbit  IPR_N11_NVIC_IPR14_bit at NVIC_IPR14.B9;
    sbit  IPR_N12_NVIC_IPR14_bit at NVIC_IPR14.B10;
    sbit  IPR_N13_NVIC_IPR14_bit at NVIC_IPR14.B11;
    sbit  IPR_N14_NVIC_IPR14_bit at NVIC_IPR14.B12;
    sbit  IPR_N15_NVIC_IPR14_bit at NVIC_IPR14.B13;
    sbit  IPR_N16_NVIC_IPR14_bit at NVIC_IPR14.B14;
    sbit  IPR_N17_NVIC_IPR14_bit at NVIC_IPR14.B15;
    sbit  IPR_N20_NVIC_IPR14_bit at NVIC_IPR14.B16;
    sbit  IPR_N21_NVIC_IPR14_bit at NVIC_IPR14.B17;
    sbit  IPR_N22_NVIC_IPR14_bit at NVIC_IPR14.B18;
    sbit  IPR_N23_NVIC_IPR14_bit at NVIC_IPR14.B19;
    sbit  IPR_N24_NVIC_IPR14_bit at NVIC_IPR14.B20;
    sbit  IPR_N25_NVIC_IPR14_bit at NVIC_IPR14.B21;
    sbit  IPR_N26_NVIC_IPR14_bit at NVIC_IPR14.B22;
    sbit  IPR_N27_NVIC_IPR14_bit at NVIC_IPR14.B23;
    sbit  IPR_N30_NVIC_IPR14_bit at NVIC_IPR14.B24;
    sbit  IPR_N31_NVIC_IPR14_bit at NVIC_IPR14.B25;
    sbit  IPR_N32_NVIC_IPR14_bit at NVIC_IPR14.B26;
    sbit  IPR_N33_NVIC_IPR14_bit at NVIC_IPR14.B27;
    sbit  IPR_N34_NVIC_IPR14_bit at NVIC_IPR14.B28;
    sbit  IPR_N35_NVIC_IPR14_bit at NVIC_IPR14.B29;
    sbit  IPR_N36_NVIC_IPR14_bit at NVIC_IPR14.B30;
    sbit  IPR_N37_NVIC_IPR14_bit at NVIC_IPR14.B31;

sfr far unsigned long   volatile NVIC_IPR15           absolute 0xE000E43C;
    sbit  IPR_N00_NVIC_IPR15_bit at NVIC_IPR15.B0;
    sbit  IPR_N01_NVIC_IPR15_bit at NVIC_IPR15.B1;
    sbit  IPR_N02_NVIC_IPR15_bit at NVIC_IPR15.B2;
    sbit  IPR_N03_NVIC_IPR15_bit at NVIC_IPR15.B3;
    sbit  IPR_N04_NVIC_IPR15_bit at NVIC_IPR15.B4;
    sbit  IPR_N05_NVIC_IPR15_bit at NVIC_IPR15.B5;
    sbit  IPR_N06_NVIC_IPR15_bit at NVIC_IPR15.B6;
    sbit  IPR_N07_NVIC_IPR15_bit at NVIC_IPR15.B7;
    sbit  IPR_N10_NVIC_IPR15_bit at NVIC_IPR15.B8;
    sbit  IPR_N11_NVIC_IPR15_bit at NVIC_IPR15.B9;
    sbit  IPR_N12_NVIC_IPR15_bit at NVIC_IPR15.B10;
    sbit  IPR_N13_NVIC_IPR15_bit at NVIC_IPR15.B11;
    sbit  IPR_N14_NVIC_IPR15_bit at NVIC_IPR15.B12;
    sbit  IPR_N15_NVIC_IPR15_bit at NVIC_IPR15.B13;
    sbit  IPR_N16_NVIC_IPR15_bit at NVIC_IPR15.B14;
    sbit  IPR_N17_NVIC_IPR15_bit at NVIC_IPR15.B15;
    sbit  IPR_N20_NVIC_IPR15_bit at NVIC_IPR15.B16;
    sbit  IPR_N21_NVIC_IPR15_bit at NVIC_IPR15.B17;
    sbit  IPR_N22_NVIC_IPR15_bit at NVIC_IPR15.B18;
    sbit  IPR_N23_NVIC_IPR15_bit at NVIC_IPR15.B19;
    sbit  IPR_N24_NVIC_IPR15_bit at NVIC_IPR15.B20;
    sbit  IPR_N25_NVIC_IPR15_bit at NVIC_IPR15.B21;
    sbit  IPR_N26_NVIC_IPR15_bit at NVIC_IPR15.B22;
    sbit  IPR_N27_NVIC_IPR15_bit at NVIC_IPR15.B23;
    sbit  IPR_N30_NVIC_IPR15_bit at NVIC_IPR15.B24;
    sbit  IPR_N31_NVIC_IPR15_bit at NVIC_IPR15.B25;
    sbit  IPR_N32_NVIC_IPR15_bit at NVIC_IPR15.B26;
    sbit  IPR_N33_NVIC_IPR15_bit at NVIC_IPR15.B27;
    sbit  IPR_N34_NVIC_IPR15_bit at NVIC_IPR15.B28;
    sbit  IPR_N35_NVIC_IPR15_bit at NVIC_IPR15.B29;
    sbit  IPR_N36_NVIC_IPR15_bit at NVIC_IPR15.B30;
    sbit  IPR_N37_NVIC_IPR15_bit at NVIC_IPR15.B31;

sfr far unsigned long   volatile NVIC_IPR16           absolute 0xE000E440;
    sbit  IPR_N00_NVIC_IPR16_bit at NVIC_IPR16.B0;
    sbit  IPR_N01_NVIC_IPR16_bit at NVIC_IPR16.B1;
    sbit  IPR_N02_NVIC_IPR16_bit at NVIC_IPR16.B2;
    sbit  IPR_N03_NVIC_IPR16_bit at NVIC_IPR16.B3;
    sbit  IPR_N04_NVIC_IPR16_bit at NVIC_IPR16.B4;
    sbit  IPR_N05_NVIC_IPR16_bit at NVIC_IPR16.B5;
    sbit  IPR_N06_NVIC_IPR16_bit at NVIC_IPR16.B6;
    sbit  IPR_N07_NVIC_IPR16_bit at NVIC_IPR16.B7;
    sbit  IPR_N10_NVIC_IPR16_bit at NVIC_IPR16.B8;
    sbit  IPR_N11_NVIC_IPR16_bit at NVIC_IPR16.B9;
    sbit  IPR_N12_NVIC_IPR16_bit at NVIC_IPR16.B10;
    sbit  IPR_N13_NVIC_IPR16_bit at NVIC_IPR16.B11;
    sbit  IPR_N14_NVIC_IPR16_bit at NVIC_IPR16.B12;
    sbit  IPR_N15_NVIC_IPR16_bit at NVIC_IPR16.B13;
    sbit  IPR_N16_NVIC_IPR16_bit at NVIC_IPR16.B14;
    sbit  IPR_N17_NVIC_IPR16_bit at NVIC_IPR16.B15;
    sbit  IPR_N20_NVIC_IPR16_bit at NVIC_IPR16.B16;
    sbit  IPR_N21_NVIC_IPR16_bit at NVIC_IPR16.B17;
    sbit  IPR_N22_NVIC_IPR16_bit at NVIC_IPR16.B18;
    sbit  IPR_N23_NVIC_IPR16_bit at NVIC_IPR16.B19;
    sbit  IPR_N24_NVIC_IPR16_bit at NVIC_IPR16.B20;
    sbit  IPR_N25_NVIC_IPR16_bit at NVIC_IPR16.B21;
    sbit  IPR_N26_NVIC_IPR16_bit at NVIC_IPR16.B22;
    sbit  IPR_N27_NVIC_IPR16_bit at NVIC_IPR16.B23;
    sbit  IPR_N30_NVIC_IPR16_bit at NVIC_IPR16.B24;
    sbit  IPR_N31_NVIC_IPR16_bit at NVIC_IPR16.B25;
    sbit  IPR_N32_NVIC_IPR16_bit at NVIC_IPR16.B26;
    sbit  IPR_N33_NVIC_IPR16_bit at NVIC_IPR16.B27;
    sbit  IPR_N34_NVIC_IPR16_bit at NVIC_IPR16.B28;
    sbit  IPR_N35_NVIC_IPR16_bit at NVIC_IPR16.B29;
    sbit  IPR_N36_NVIC_IPR16_bit at NVIC_IPR16.B30;
    sbit  IPR_N37_NVIC_IPR16_bit at NVIC_IPR16.B31;

sfr far unsigned long   volatile NVIC_IPR17           absolute 0xE000E444;
    sbit  IPR_N00_NVIC_IPR17_bit at NVIC_IPR17.B0;
    sbit  IPR_N01_NVIC_IPR17_bit at NVIC_IPR17.B1;
    sbit  IPR_N02_NVIC_IPR17_bit at NVIC_IPR17.B2;
    sbit  IPR_N03_NVIC_IPR17_bit at NVIC_IPR17.B3;
    sbit  IPR_N04_NVIC_IPR17_bit at NVIC_IPR17.B4;
    sbit  IPR_N05_NVIC_IPR17_bit at NVIC_IPR17.B5;
    sbit  IPR_N06_NVIC_IPR17_bit at NVIC_IPR17.B6;
    sbit  IPR_N07_NVIC_IPR17_bit at NVIC_IPR17.B7;
    sbit  IPR_N10_NVIC_IPR17_bit at NVIC_IPR17.B8;
    sbit  IPR_N11_NVIC_IPR17_bit at NVIC_IPR17.B9;
    sbit  IPR_N12_NVIC_IPR17_bit at NVIC_IPR17.B10;
    sbit  IPR_N13_NVIC_IPR17_bit at NVIC_IPR17.B11;
    sbit  IPR_N14_NVIC_IPR17_bit at NVIC_IPR17.B12;
    sbit  IPR_N15_NVIC_IPR17_bit at NVIC_IPR17.B13;
    sbit  IPR_N16_NVIC_IPR17_bit at NVIC_IPR17.B14;
    sbit  IPR_N17_NVIC_IPR17_bit at NVIC_IPR17.B15;
    sbit  IPR_N20_NVIC_IPR17_bit at NVIC_IPR17.B16;
    sbit  IPR_N21_NVIC_IPR17_bit at NVIC_IPR17.B17;
    sbit  IPR_N22_NVIC_IPR17_bit at NVIC_IPR17.B18;
    sbit  IPR_N23_NVIC_IPR17_bit at NVIC_IPR17.B19;
    sbit  IPR_N24_NVIC_IPR17_bit at NVIC_IPR17.B20;
    sbit  IPR_N25_NVIC_IPR17_bit at NVIC_IPR17.B21;
    sbit  IPR_N26_NVIC_IPR17_bit at NVIC_IPR17.B22;
    sbit  IPR_N27_NVIC_IPR17_bit at NVIC_IPR17.B23;
    sbit  IPR_N30_NVIC_IPR17_bit at NVIC_IPR17.B24;
    sbit  IPR_N31_NVIC_IPR17_bit at NVIC_IPR17.B25;
    sbit  IPR_N32_NVIC_IPR17_bit at NVIC_IPR17.B26;
    sbit  IPR_N33_NVIC_IPR17_bit at NVIC_IPR17.B27;
    sbit  IPR_N34_NVIC_IPR17_bit at NVIC_IPR17.B28;
    sbit  IPR_N35_NVIC_IPR17_bit at NVIC_IPR17.B29;
    sbit  IPR_N36_NVIC_IPR17_bit at NVIC_IPR17.B30;
    sbit  IPR_N37_NVIC_IPR17_bit at NVIC_IPR17.B31;

sfr far unsigned long   volatile NVIC_IPR18           absolute 0xE000E448;
    sbit  IPR_N00_NVIC_IPR18_bit at NVIC_IPR18.B0;
    sbit  IPR_N01_NVIC_IPR18_bit at NVIC_IPR18.B1;
    sbit  IPR_N02_NVIC_IPR18_bit at NVIC_IPR18.B2;
    sbit  IPR_N03_NVIC_IPR18_bit at NVIC_IPR18.B3;
    sbit  IPR_N04_NVIC_IPR18_bit at NVIC_IPR18.B4;
    sbit  IPR_N05_NVIC_IPR18_bit at NVIC_IPR18.B5;
    sbit  IPR_N06_NVIC_IPR18_bit at NVIC_IPR18.B6;
    sbit  IPR_N07_NVIC_IPR18_bit at NVIC_IPR18.B7;
    sbit  IPR_N10_NVIC_IPR18_bit at NVIC_IPR18.B8;
    sbit  IPR_N11_NVIC_IPR18_bit at NVIC_IPR18.B9;
    sbit  IPR_N12_NVIC_IPR18_bit at NVIC_IPR18.B10;
    sbit  IPR_N13_NVIC_IPR18_bit at NVIC_IPR18.B11;
    sbit  IPR_N14_NVIC_IPR18_bit at NVIC_IPR18.B12;
    sbit  IPR_N15_NVIC_IPR18_bit at NVIC_IPR18.B13;
    sbit  IPR_N16_NVIC_IPR18_bit at NVIC_IPR18.B14;
    sbit  IPR_N17_NVIC_IPR18_bit at NVIC_IPR18.B15;
    sbit  IPR_N20_NVIC_IPR18_bit at NVIC_IPR18.B16;
    sbit  IPR_N21_NVIC_IPR18_bit at NVIC_IPR18.B17;
    sbit  IPR_N22_NVIC_IPR18_bit at NVIC_IPR18.B18;
    sbit  IPR_N23_NVIC_IPR18_bit at NVIC_IPR18.B19;
    sbit  IPR_N24_NVIC_IPR18_bit at NVIC_IPR18.B20;
    sbit  IPR_N25_NVIC_IPR18_bit at NVIC_IPR18.B21;
    sbit  IPR_N26_NVIC_IPR18_bit at NVIC_IPR18.B22;
    sbit  IPR_N27_NVIC_IPR18_bit at NVIC_IPR18.B23;
    sbit  IPR_N30_NVIC_IPR18_bit at NVIC_IPR18.B24;
    sbit  IPR_N31_NVIC_IPR18_bit at NVIC_IPR18.B25;
    sbit  IPR_N32_NVIC_IPR18_bit at NVIC_IPR18.B26;
    sbit  IPR_N33_NVIC_IPR18_bit at NVIC_IPR18.B27;
    sbit  IPR_N34_NVIC_IPR18_bit at NVIC_IPR18.B28;
    sbit  IPR_N35_NVIC_IPR18_bit at NVIC_IPR18.B29;
    sbit  IPR_N36_NVIC_IPR18_bit at NVIC_IPR18.B30;
    sbit  IPR_N37_NVIC_IPR18_bit at NVIC_IPR18.B31;

sfr far unsigned long   volatile NVIC_IPR19           absolute 0xE000E44C;
    sbit  IPR_N00_NVIC_IPR19_bit at NVIC_IPR19.B0;
    sbit  IPR_N01_NVIC_IPR19_bit at NVIC_IPR19.B1;
    sbit  IPR_N02_NVIC_IPR19_bit at NVIC_IPR19.B2;
    sbit  IPR_N03_NVIC_IPR19_bit at NVIC_IPR19.B3;
    sbit  IPR_N04_NVIC_IPR19_bit at NVIC_IPR19.B4;
    sbit  IPR_N05_NVIC_IPR19_bit at NVIC_IPR19.B5;
    sbit  IPR_N06_NVIC_IPR19_bit at NVIC_IPR19.B6;
    sbit  IPR_N07_NVIC_IPR19_bit at NVIC_IPR19.B7;
    sbit  IPR_N10_NVIC_IPR19_bit at NVIC_IPR19.B8;
    sbit  IPR_N11_NVIC_IPR19_bit at NVIC_IPR19.B9;
    sbit  IPR_N12_NVIC_IPR19_bit at NVIC_IPR19.B10;
    sbit  IPR_N13_NVIC_IPR19_bit at NVIC_IPR19.B11;
    sbit  IPR_N14_NVIC_IPR19_bit at NVIC_IPR19.B12;
    sbit  IPR_N15_NVIC_IPR19_bit at NVIC_IPR19.B13;
    sbit  IPR_N16_NVIC_IPR19_bit at NVIC_IPR19.B14;
    sbit  IPR_N17_NVIC_IPR19_bit at NVIC_IPR19.B15;
    sbit  IPR_N20_NVIC_IPR19_bit at NVIC_IPR19.B16;
    sbit  IPR_N21_NVIC_IPR19_bit at NVIC_IPR19.B17;
    sbit  IPR_N22_NVIC_IPR19_bit at NVIC_IPR19.B18;
    sbit  IPR_N23_NVIC_IPR19_bit at NVIC_IPR19.B19;
    sbit  IPR_N24_NVIC_IPR19_bit at NVIC_IPR19.B20;
    sbit  IPR_N25_NVIC_IPR19_bit at NVIC_IPR19.B21;
    sbit  IPR_N26_NVIC_IPR19_bit at NVIC_IPR19.B22;
    sbit  IPR_N27_NVIC_IPR19_bit at NVIC_IPR19.B23;
    sbit  IPR_N30_NVIC_IPR19_bit at NVIC_IPR19.B24;
    sbit  IPR_N31_NVIC_IPR19_bit at NVIC_IPR19.B25;
    sbit  IPR_N32_NVIC_IPR19_bit at NVIC_IPR19.B26;
    sbit  IPR_N33_NVIC_IPR19_bit at NVIC_IPR19.B27;
    sbit  IPR_N34_NVIC_IPR19_bit at NVIC_IPR19.B28;
    sbit  IPR_N35_NVIC_IPR19_bit at NVIC_IPR19.B29;
    sbit  IPR_N36_NVIC_IPR19_bit at NVIC_IPR19.B30;
    sbit  IPR_N37_NVIC_IPR19_bit at NVIC_IPR19.B31;

sfr far unsigned long   volatile NVIC_IPR20           absolute 0xE000E450;
    sbit  IPR_N00_NVIC_IPR20_bit at NVIC_IPR20.B0;
    sbit  IPR_N01_NVIC_IPR20_bit at NVIC_IPR20.B1;
    sbit  IPR_N02_NVIC_IPR20_bit at NVIC_IPR20.B2;
    sbit  IPR_N03_NVIC_IPR20_bit at NVIC_IPR20.B3;
    sbit  IPR_N04_NVIC_IPR20_bit at NVIC_IPR20.B4;
    sbit  IPR_N05_NVIC_IPR20_bit at NVIC_IPR20.B5;
    sbit  IPR_N06_NVIC_IPR20_bit at NVIC_IPR20.B6;
    sbit  IPR_N07_NVIC_IPR20_bit at NVIC_IPR20.B7;
    sbit  IPR_N10_NVIC_IPR20_bit at NVIC_IPR20.B8;
    sbit  IPR_N11_NVIC_IPR20_bit at NVIC_IPR20.B9;
    sbit  IPR_N12_NVIC_IPR20_bit at NVIC_IPR20.B10;
    sbit  IPR_N13_NVIC_IPR20_bit at NVIC_IPR20.B11;
    sbit  IPR_N14_NVIC_IPR20_bit at NVIC_IPR20.B12;
    sbit  IPR_N15_NVIC_IPR20_bit at NVIC_IPR20.B13;
    sbit  IPR_N16_NVIC_IPR20_bit at NVIC_IPR20.B14;
    sbit  IPR_N17_NVIC_IPR20_bit at NVIC_IPR20.B15;
    sbit  IPR_N20_NVIC_IPR20_bit at NVIC_IPR20.B16;
    sbit  IPR_N21_NVIC_IPR20_bit at NVIC_IPR20.B17;
    sbit  IPR_N22_NVIC_IPR20_bit at NVIC_IPR20.B18;
    sbit  IPR_N23_NVIC_IPR20_bit at NVIC_IPR20.B19;
    sbit  IPR_N24_NVIC_IPR20_bit at NVIC_IPR20.B20;
    sbit  IPR_N25_NVIC_IPR20_bit at NVIC_IPR20.B21;
    sbit  IPR_N26_NVIC_IPR20_bit at NVIC_IPR20.B22;
    sbit  IPR_N27_NVIC_IPR20_bit at NVIC_IPR20.B23;
    sbit  IPR_N30_NVIC_IPR20_bit at NVIC_IPR20.B24;
    sbit  IPR_N31_NVIC_IPR20_bit at NVIC_IPR20.B25;
    sbit  IPR_N32_NVIC_IPR20_bit at NVIC_IPR20.B26;
    sbit  IPR_N33_NVIC_IPR20_bit at NVIC_IPR20.B27;
    sbit  IPR_N34_NVIC_IPR20_bit at NVIC_IPR20.B28;
    sbit  IPR_N35_NVIC_IPR20_bit at NVIC_IPR20.B29;
    sbit  IPR_N36_NVIC_IPR20_bit at NVIC_IPR20.B30;
    sbit  IPR_N37_NVIC_IPR20_bit at NVIC_IPR20.B31;

sfr far unsigned long   volatile STK_CTRL             absolute 0xE000E010;
    const register unsigned short int COUNTFLAG = 16;
    sbit  COUNTFLAG_bit at STK_CTRL.B16;
    const register unsigned short int CLKSOURCE = 2;
    sbit  CLKSOURCE_bit at STK_CTRL.B2;
    const register unsigned short int TICKINT = 1;
    sbit  TICKINT_bit at STK_CTRL.B1;
    const register unsigned short int ENABLE_ = 0;
    sbit  ENABLE_bit at STK_CTRL.B0;

sfr far unsigned long   volatile STK_LOAD             absolute 0xE000E014;
    const register unsigned short int RELOAD0 = 0;
    sbit  RELOAD0_bit at STK_LOAD.B0;
    const register unsigned short int RELOAD1 = 1;
    sbit  RELOAD1_bit at STK_LOAD.B1;
    const register unsigned short int RELOAD2 = 2;
    sbit  RELOAD2_bit at STK_LOAD.B2;
    const register unsigned short int RELOAD3 = 3;
    sbit  RELOAD3_bit at STK_LOAD.B3;
    const register unsigned short int RELOAD4 = 4;
    sbit  RELOAD4_bit at STK_LOAD.B4;
    const register unsigned short int RELOAD5 = 5;
    sbit  RELOAD5_bit at STK_LOAD.B5;
    const register unsigned short int RELOAD6 = 6;
    sbit  RELOAD6_bit at STK_LOAD.B6;
    const register unsigned short int RELOAD7 = 7;
    sbit  RELOAD7_bit at STK_LOAD.B7;
    const register unsigned short int RELOAD8 = 8;
    sbit  RELOAD8_bit at STK_LOAD.B8;
    const register unsigned short int RELOAD9 = 9;
    sbit  RELOAD9_bit at STK_LOAD.B9;
    const register unsigned short int RELOAD10 = 10;
    sbit  RELOAD10_bit at STK_LOAD.B10;
    const register unsigned short int RELOAD11 = 11;
    sbit  RELOAD11_bit at STK_LOAD.B11;
    const register unsigned short int RELOAD12 = 12;
    sbit  RELOAD12_bit at STK_LOAD.B12;
    const register unsigned short int RELOAD13 = 13;
    sbit  RELOAD13_bit at STK_LOAD.B13;
    const register unsigned short int RELOAD14 = 14;
    sbit  RELOAD14_bit at STK_LOAD.B14;
    const register unsigned short int RELOAD15 = 15;
    sbit  RELOAD15_bit at STK_LOAD.B15;
    const register unsigned short int RELOAD16 = 16;
    sbit  RELOAD16_bit at STK_LOAD.B16;
    const register unsigned short int RELOAD17 = 17;
    sbit  RELOAD17_bit at STK_LOAD.B17;
    const register unsigned short int RELOAD18 = 18;
    sbit  RELOAD18_bit at STK_LOAD.B18;
    const register unsigned short int RELOAD19 = 19;
    sbit  RELOAD19_bit at STK_LOAD.B19;
    const register unsigned short int RELOAD20 = 20;
    sbit  RELOAD20_bit at STK_LOAD.B20;
    const register unsigned short int RELOAD21 = 21;
    sbit  RELOAD21_bit at STK_LOAD.B21;
    const register unsigned short int RELOAD22 = 22;
    sbit  RELOAD22_bit at STK_LOAD.B22;
    const register unsigned short int RELOAD23 = 23;
    sbit  RELOAD23_bit at STK_LOAD.B23;

sfr far unsigned long   volatile STK_VAL              absolute 0xE000E018;
    const register unsigned short int CURRENT0 = 0;
    sbit  CURRENT0_bit at STK_VAL.B0;
    const register unsigned short int CURRENT1 = 1;
    sbit  CURRENT1_bit at STK_VAL.B1;
    const register unsigned short int CURRENT2 = 2;
    sbit  CURRENT2_bit at STK_VAL.B2;
    const register unsigned short int CURRENT3 = 3;
    sbit  CURRENT3_bit at STK_VAL.B3;
    const register unsigned short int CURRENT4 = 4;
    sbit  CURRENT4_bit at STK_VAL.B4;
    const register unsigned short int CURRENT5 = 5;
    sbit  CURRENT5_bit at STK_VAL.B5;
    const register unsigned short int CURRENT6 = 6;
    sbit  CURRENT6_bit at STK_VAL.B6;
    const register unsigned short int CURRENT7 = 7;
    sbit  CURRENT7_bit at STK_VAL.B7;
    const register unsigned short int CURRENT8 = 8;
    sbit  CURRENT8_bit at STK_VAL.B8;
    const register unsigned short int CURRENT9 = 9;
    sbit  CURRENT9_bit at STK_VAL.B9;
    const register unsigned short int CURRENT10 = 10;
    sbit  CURRENT10_bit at STK_VAL.B10;
    const register unsigned short int CURRENT11 = 11;
    sbit  CURRENT11_bit at STK_VAL.B11;
    const register unsigned short int CURRENT12 = 12;
    sbit  CURRENT12_bit at STK_VAL.B12;
    const register unsigned short int CURRENT13 = 13;
    sbit  CURRENT13_bit at STK_VAL.B13;
    const register unsigned short int CURRENT14 = 14;
    sbit  CURRENT14_bit at STK_VAL.B14;
    const register unsigned short int CURRENT15 = 15;
    sbit  CURRENT15_bit at STK_VAL.B15;
    const register unsigned short int CURRENT16 = 16;
    sbit  CURRENT16_bit at STK_VAL.B16;
    const register unsigned short int CURRENT17 = 17;
    sbit  CURRENT17_bit at STK_VAL.B17;
    const register unsigned short int CURRENT18 = 18;
    sbit  CURRENT18_bit at STK_VAL.B18;
    const register unsigned short int CURRENT19 = 19;
    sbit  CURRENT19_bit at STK_VAL.B19;
    const register unsigned short int CURRENT20 = 20;
    sbit  CURRENT20_bit at STK_VAL.B20;
    const register unsigned short int CURRENT21 = 21;
    sbit  CURRENT21_bit at STK_VAL.B21;
    const register unsigned short int CURRENT22 = 22;
    sbit  CURRENT22_bit at STK_VAL.B22;
    const register unsigned short int CURRENT23 = 23;
    sbit  CURRENT23_bit at STK_VAL.B23;

sfr far unsigned long   volatile STK_CALIB            absolute 0xE000E01C;
    const register unsigned short int NOREF = 31;
    sbit  NOREF_bit at STK_CALIB.B31;
    const register unsigned short int SKEW = 30;
    sbit  SKEW_bit at STK_CALIB.B30;
    const register unsigned short int TENMS0 = 0;
    sbit  TENMS0_bit at STK_CALIB.B0;
    const register unsigned short int TENMS1 = 1;
    sbit  TENMS1_bit at STK_CALIB.B1;
    const register unsigned short int TENMS2 = 2;
    sbit  TENMS2_bit at STK_CALIB.B2;
    const register unsigned short int TENMS3 = 3;
    sbit  TENMS3_bit at STK_CALIB.B3;
    const register unsigned short int TENMS4 = 4;
    sbit  TENMS4_bit at STK_CALIB.B4;
    const register unsigned short int TENMS5 = 5;
    sbit  TENMS5_bit at STK_CALIB.B5;
    const register unsigned short int TENMS6 = 6;
    sbit  TENMS6_bit at STK_CALIB.B6;
    const register unsigned short int TENMS7 = 7;
    sbit  TENMS7_bit at STK_CALIB.B7;
    const register unsigned short int TENMS8 = 8;
    sbit  TENMS8_bit at STK_CALIB.B8;
    const register unsigned short int TENMS9 = 9;
    sbit  TENMS9_bit at STK_CALIB.B9;
    const register unsigned short int TENMS10 = 10;
    sbit  TENMS10_bit at STK_CALIB.B10;
    const register unsigned short int TENMS11 = 11;
    sbit  TENMS11_bit at STK_CALIB.B11;
    const register unsigned short int TENMS12 = 12;
    sbit  TENMS12_bit at STK_CALIB.B12;
    const register unsigned short int TENMS13 = 13;
    sbit  TENMS13_bit at STK_CALIB.B13;
    const register unsigned short int TENMS14 = 14;
    sbit  TENMS14_bit at STK_CALIB.B14;
    const register unsigned short int TENMS15 = 15;
    sbit  TENMS15_bit at STK_CALIB.B15;
    const register unsigned short int TENMS16 = 16;
    sbit  TENMS16_bit at STK_CALIB.B16;
    const register unsigned short int TENMS17 = 17;
    sbit  TENMS17_bit at STK_CALIB.B17;
    const register unsigned short int TENMS18 = 18;
    sbit  TENMS18_bit at STK_CALIB.B18;
    const register unsigned short int TENMS19 = 19;
    sbit  TENMS19_bit at STK_CALIB.B19;
    const register unsigned short int TENMS20 = 20;
    sbit  TENMS20_bit at STK_CALIB.B20;
    const register unsigned short int TENMS21 = 21;
    sbit  TENMS21_bit at STK_CALIB.B21;
    const register unsigned short int TENMS22 = 22;
    sbit  TENMS22_bit at STK_CALIB.B22;
    const register unsigned short int TENMS23 = 23;
    sbit  TENMS23_bit at STK_CALIB.B23;

sfr far unsigned long   volatile SCB_CPUID            absolute 0xE000ED00;
    const register unsigned short int IMPLEMENTER0 = 24;
    sbit  IMPLEMENTER0_bit at SCB_CPUID.B24;
    const register unsigned short int IMPLEMENTER1 = 25;
    sbit  IMPLEMENTER1_bit at SCB_CPUID.B25;
    const register unsigned short int IMPLEMENTER2 = 26;
    sbit  IMPLEMENTER2_bit at SCB_CPUID.B26;
    const register unsigned short int IMPLEMENTER3 = 27;
    sbit  IMPLEMENTER3_bit at SCB_CPUID.B27;
    const register unsigned short int IMPLEMENTER4 = 28;
    sbit  IMPLEMENTER4_bit at SCB_CPUID.B28;
    const register unsigned short int IMPLEMENTER5 = 29;
    sbit  IMPLEMENTER5_bit at SCB_CPUID.B29;
    const register unsigned short int IMPLEMENTER6 = 30;
    sbit  IMPLEMENTER6_bit at SCB_CPUID.B30;
    const register unsigned short int IMPLEMENTER7 = 31;
    sbit  IMPLEMENTER7_bit at SCB_CPUID.B31;
    const register unsigned short int VARIANT0 = 20;
    sbit  VARIANT0_bit at SCB_CPUID.B20;
    const register unsigned short int VARIANT1 = 21;
    sbit  VARIANT1_bit at SCB_CPUID.B21;
    const register unsigned short int VARIANT2 = 22;
    sbit  VARIANT2_bit at SCB_CPUID.B22;
    const register unsigned short int VARIANT3 = 23;
    sbit  VARIANT3_bit at SCB_CPUID.B23;
    const register unsigned short int CONSTANT0 = 16;
    sbit  CONSTANT0_bit at SCB_CPUID.B16;
    const register unsigned short int CONSTANT1 = 17;
    sbit  CONSTANT1_bit at SCB_CPUID.B17;
    const register unsigned short int CONSTANT2 = 18;
    sbit  CONSTANT2_bit at SCB_CPUID.B18;
    const register unsigned short int CONSTANT3 = 19;
    sbit  CONSTANT3_bit at SCB_CPUID.B19;
    const register unsigned short int PARTNO0 = 4;
    sbit  PARTNO0_bit at SCB_CPUID.B4;
    const register unsigned short int PARTNO1 = 5;
    sbit  PARTNO1_bit at SCB_CPUID.B5;
    const register unsigned short int PARTNO2 = 6;
    sbit  PARTNO2_bit at SCB_CPUID.B6;
    const register unsigned short int PARTNO3 = 7;
    sbit  PARTNO3_bit at SCB_CPUID.B7;
    const register unsigned short int PARTNO4 = 8;
    sbit  PARTNO4_bit at SCB_CPUID.B8;
    const register unsigned short int PARTNO5 = 9;
    sbit  PARTNO5_bit at SCB_CPUID.B9;
    const register unsigned short int PARTNO6 = 10;
    sbit  PARTNO6_bit at SCB_CPUID.B10;
    const register unsigned short int PARTNO7 = 11;
    sbit  PARTNO7_bit at SCB_CPUID.B11;
    const register unsigned short int PARTNO8 = 12;
    sbit  PARTNO8_bit at SCB_CPUID.B12;
    const register unsigned short int PARTNO9 = 13;
    sbit  PARTNO9_bit at SCB_CPUID.B13;
    const register unsigned short int PARTNO10 = 14;
    sbit  PARTNO10_bit at SCB_CPUID.B14;
    const register unsigned short int PARTNO11 = 15;
    sbit  PARTNO11_bit at SCB_CPUID.B15;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at SCB_CPUID.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at SCB_CPUID.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at SCB_CPUID.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at SCB_CPUID.B3;

sfr far unsigned long   volatile SCB_ICSR             absolute 0xE000ED04;
    const register unsigned short int NMIPENDSET = 31;
    sbit  NMIPENDSET_bit at SCB_ICSR.B31;
    const register unsigned short int PENDSVSET = 28;
    sbit  PENDSVSET_bit at SCB_ICSR.B28;
    const register unsigned short int PENDSVCLR = 27;
    sbit  PENDSVCLR_bit at SCB_ICSR.B27;
    const register unsigned short int PENDSTSET = 26;
    sbit  PENDSTSET_bit at SCB_ICSR.B26;
    const register unsigned short int PENDSTCLR = 25;
    sbit  PENDSTCLR_bit at SCB_ICSR.B25;
    const register unsigned short int ISRPENDING = 22;
    sbit  ISRPENDING_bit at SCB_ICSR.B22;
    const register unsigned short int VECTPENDING0 = 12;
    sbit  VECTPENDING0_bit at SCB_ICSR.B12;
    const register unsigned short int VECTPENDING1 = 13;
    sbit  VECTPENDING1_bit at SCB_ICSR.B13;
    const register unsigned short int VECTPENDING2 = 14;
    sbit  VECTPENDING2_bit at SCB_ICSR.B14;
    const register unsigned short int VECTPENDING3 = 15;
    sbit  VECTPENDING3_bit at SCB_ICSR.B15;
    const register unsigned short int VECTPENDING4 = 16;
    sbit  VECTPENDING4_bit at SCB_ICSR.B16;
    const register unsigned short int VECTPENDING5 = 17;
    sbit  VECTPENDING5_bit at SCB_ICSR.B17;
    const register unsigned short int RETOBASE = 11;
    sbit  RETOBASE_bit at SCB_ICSR.B11;
    const register unsigned short int VECTACTIVE0 = 0;
    sbit  VECTACTIVE0_bit at SCB_ICSR.B0;
    const register unsigned short int VECTACTIVE1 = 1;
    sbit  VECTACTIVE1_bit at SCB_ICSR.B1;
    const register unsigned short int VECTACTIVE2 = 2;
    sbit  VECTACTIVE2_bit at SCB_ICSR.B2;
    const register unsigned short int VECTACTIVE3 = 3;
    sbit  VECTACTIVE3_bit at SCB_ICSR.B3;
    const register unsigned short int VECTACTIVE4 = 4;
    sbit  VECTACTIVE4_bit at SCB_ICSR.B4;
    const register unsigned short int VECTACTIVE5 = 5;
    sbit  VECTACTIVE5_bit at SCB_ICSR.B5;

sfr far unsigned long   volatile SCB_VTOR             absolute 0xE000ED08;
    const register unsigned short int TBLOFF0 = 7;
    sbit  TBLOFF0_bit at SCB_VTOR.B7;
    const register unsigned short int TBLOFF1 = 8;
    sbit  TBLOFF1_bit at SCB_VTOR.B8;
    const register unsigned short int TBLOFF2 = 9;
    sbit  TBLOFF2_bit at SCB_VTOR.B9;
    const register unsigned short int TBLOFF3 = 10;
    sbit  TBLOFF3_bit at SCB_VTOR.B10;
    const register unsigned short int TBLOFF4 = 11;
    sbit  TBLOFF4_bit at SCB_VTOR.B11;
    const register unsigned short int TBLOFF5 = 12;
    sbit  TBLOFF5_bit at SCB_VTOR.B12;
    const register unsigned short int TBLOFF6 = 13;
    sbit  TBLOFF6_bit at SCB_VTOR.B13;
    const register unsigned short int TBLOFF7 = 14;
    sbit  TBLOFF7_bit at SCB_VTOR.B14;
    const register unsigned short int TBLOFF8 = 15;
    sbit  TBLOFF8_bit at SCB_VTOR.B15;
    const register unsigned short int TBLOFF9 = 16;
    sbit  TBLOFF9_bit at SCB_VTOR.B16;
    const register unsigned short int TBLOFF10 = 17;
    sbit  TBLOFF10_bit at SCB_VTOR.B17;
    const register unsigned short int TBLOFF11 = 18;
    sbit  TBLOFF11_bit at SCB_VTOR.B18;
    const register unsigned short int TBLOFF12 = 19;
    sbit  TBLOFF12_bit at SCB_VTOR.B19;
    const register unsigned short int TBLOFF13 = 20;
    sbit  TBLOFF13_bit at SCB_VTOR.B20;
    const register unsigned short int TBLOFF14 = 21;
    sbit  TBLOFF14_bit at SCB_VTOR.B21;
    const register unsigned short int TBLOFF15 = 22;
    sbit  TBLOFF15_bit at SCB_VTOR.B22;
    const register unsigned short int TBLOFF16 = 23;
    sbit  TBLOFF16_bit at SCB_VTOR.B23;
    const register unsigned short int TBLOFF17 = 24;
    sbit  TBLOFF17_bit at SCB_VTOR.B24;
    const register unsigned short int TBLOFF18 = 25;
    sbit  TBLOFF18_bit at SCB_VTOR.B25;
    const register unsigned short int TBLOFF19 = 26;
    sbit  TBLOFF19_bit at SCB_VTOR.B26;
    const register unsigned short int TBLOFF20 = 27;
    sbit  TBLOFF20_bit at SCB_VTOR.B27;
    const register unsigned short int TBLOFF21 = 28;
    sbit  TBLOFF21_bit at SCB_VTOR.B28;
    const register unsigned short int TBLOFF22 = 29;
    sbit  TBLOFF22_bit at SCB_VTOR.B29;
    const register unsigned short int TBLOFF23 = 30;
    sbit  TBLOFF23_bit at SCB_VTOR.B30;
    const register unsigned short int TBLOFF24 = 31;
    sbit  TBLOFF24_bit at SCB_VTOR.B31;

sfr far unsigned long   volatile SCB_AIRCR            absolute 0xE000ED0C;
    const register unsigned short int VECTKEY0 = 16;
    sbit  VECTKEY0_bit at SCB_AIRCR.B16;
    const register unsigned short int VECTKEY1 = 17;
    sbit  VECTKEY1_bit at SCB_AIRCR.B17;
    const register unsigned short int VECTKEY2 = 18;
    sbit  VECTKEY2_bit at SCB_AIRCR.B18;
    const register unsigned short int VECTKEY3 = 19;
    sbit  VECTKEY3_bit at SCB_AIRCR.B19;
    const register unsigned short int VECTKEY4 = 20;
    sbit  VECTKEY4_bit at SCB_AIRCR.B20;
    const register unsigned short int VECTKEY5 = 21;
    sbit  VECTKEY5_bit at SCB_AIRCR.B21;
    const register unsigned short int VECTKEY6 = 22;
    sbit  VECTKEY6_bit at SCB_AIRCR.B22;
    const register unsigned short int VECTKEY7 = 23;
    sbit  VECTKEY7_bit at SCB_AIRCR.B23;
    const register unsigned short int VECTKEY8 = 24;
    sbit  VECTKEY8_bit at SCB_AIRCR.B24;
    const register unsigned short int VECTKEY9 = 25;
    sbit  VECTKEY9_bit at SCB_AIRCR.B25;
    const register unsigned short int VECTKEY10 = 26;
    sbit  VECTKEY10_bit at SCB_AIRCR.B26;
    const register unsigned short int VECTKEY11 = 27;
    sbit  VECTKEY11_bit at SCB_AIRCR.B27;
    const register unsigned short int VECTKEY12 = 28;
    sbit  VECTKEY12_bit at SCB_AIRCR.B28;
    const register unsigned short int VECTKEY13 = 29;
    sbit  VECTKEY13_bit at SCB_AIRCR.B29;
    const register unsigned short int VECTKEY14 = 30;
    sbit  VECTKEY14_bit at SCB_AIRCR.B30;
    const register unsigned short int VECTKEY15 = 31;
    sbit  VECTKEY15_bit at SCB_AIRCR.B31;
    const register unsigned short int ENDIANESS = 15;
    sbit  ENDIANESS_bit at SCB_AIRCR.B15;
    const register unsigned short int PRIGROUP0 = 8;
    sbit  PRIGROUP0_bit at SCB_AIRCR.B8;
    const register unsigned short int PRIGROUP1 = 9;
    sbit  PRIGROUP1_bit at SCB_AIRCR.B9;
    const register unsigned short int PRIGROUP2 = 10;
    sbit  PRIGROUP2_bit at SCB_AIRCR.B10;
    const register unsigned short int SYSRESETREQ = 2;
    sbit  SYSRESETREQ_bit at SCB_AIRCR.B2;
    const register unsigned short int VECTCLRACTIVE = 1;
    sbit  VECTCLRACTIVE_bit at SCB_AIRCR.B1;
    const register unsigned short int VECTRESET = 0;
    sbit  VECTRESET_bit at SCB_AIRCR.B0;

sfr far unsigned long   volatile SCB_SCR              absolute 0xE000ED10;
    const register unsigned short int SEVONPEND = 4;
    sbit  SEVONPEND_bit at SCB_SCR.B4;
    const register unsigned short int SLEEPDEEP = 2;
    sbit  SLEEPDEEP_bit at SCB_SCR.B2;
    const register unsigned short int SLEEPONEXIT = 1;
    sbit  SLEEPONEXIT_bit at SCB_SCR.B1;

sfr far unsigned long   volatile SCB_CCR              absolute 0xE000ED14;
    const register unsigned short int STKALIGN = 9;
    sbit  STKALIGN_bit at SCB_CCR.B9;
    const register unsigned short int BFHFNMIGN = 8;
    sbit  BFHFNMIGN_bit at SCB_CCR.B8;
    const register unsigned short int DIV_0_TRP = 4;
    sbit  DIV_0_TRP_bit at SCB_CCR.B4;
    const register unsigned short int UNALIGN_TRP = 3;
    sbit  UNALIGN_TRP_bit at SCB_CCR.B3;
    const register unsigned short int USERSETMPEND = 1;
    sbit  USERSETMPEND_bit at SCB_CCR.B1;
    const register unsigned short int USENONBASETHRDENARSETMPEND = 0;
    sbit  USENONBASETHRDENARSETMPEND_bit at SCB_CCR.B0;

sfr far unsigned long   volatile SCB_SHPR1            absolute 0xE000ED18;
    const register unsigned short int PRI_60 = 16;
    sbit  PRI_60_bit at SCB_SHPR1.B16;
    const register unsigned short int PRI_61 = 17;
    sbit  PRI_61_bit at SCB_SHPR1.B17;
    const register unsigned short int PRI_62 = 18;
    sbit  PRI_62_bit at SCB_SHPR1.B18;
    const register unsigned short int PRI_63 = 19;
    sbit  PRI_63_bit at SCB_SHPR1.B19;
    const register unsigned short int PRI_64 = 20;
    sbit  PRI_64_bit at SCB_SHPR1.B20;
    const register unsigned short int PRI_65 = 21;
    sbit  PRI_65_bit at SCB_SHPR1.B21;
    const register unsigned short int PRI_66 = 22;
    sbit  PRI_66_bit at SCB_SHPR1.B22;
    const register unsigned short int PRI_67 = 23;
    sbit  PRI_67_bit at SCB_SHPR1.B23;
    const register unsigned short int PRI_50 = 8;
    sbit  PRI_50_bit at SCB_SHPR1.B8;
    const register unsigned short int PRI_51 = 9;
    sbit  PRI_51_bit at SCB_SHPR1.B9;
    const register unsigned short int PRI_52 = 10;
    sbit  PRI_52_bit at SCB_SHPR1.B10;
    const register unsigned short int PRI_53 = 11;
    sbit  PRI_53_bit at SCB_SHPR1.B11;
    const register unsigned short int PRI_54 = 12;
    sbit  PRI_54_bit at SCB_SHPR1.B12;
    const register unsigned short int PRI_55 = 13;
    sbit  PRI_55_bit at SCB_SHPR1.B13;
    const register unsigned short int PRI_56 = 14;
    sbit  PRI_56_bit at SCB_SHPR1.B14;
    const register unsigned short int PRI_57 = 15;
    sbit  PRI_57_bit at SCB_SHPR1.B15;
    const register unsigned short int PRI_40 = 0;
    sbit  PRI_40_bit at SCB_SHPR1.B0;
    const register unsigned short int PRI_41 = 1;
    sbit  PRI_41_bit at SCB_SHPR1.B1;
    const register unsigned short int PRI_42 = 2;
    sbit  PRI_42_bit at SCB_SHPR1.B2;
    const register unsigned short int PRI_43 = 3;
    sbit  PRI_43_bit at SCB_SHPR1.B3;
    const register unsigned short int PRI_44 = 4;
    sbit  PRI_44_bit at SCB_SHPR1.B4;
    const register unsigned short int PRI_45 = 5;
    sbit  PRI_45_bit at SCB_SHPR1.B5;
    const register unsigned short int PRI_46 = 6;
    sbit  PRI_46_bit at SCB_SHPR1.B6;
    const register unsigned short int PRI_47 = 7;
    sbit  PRI_47_bit at SCB_SHPR1.B7;

sfr far unsigned long   volatile SCB_SHPR2            absolute 0xE000ED1C;
    const register unsigned short int PRI_110 = 24;
    sbit  PRI_110_bit at SCB_SHPR2.B24;
    const register unsigned short int PRI_111 = 25;
    sbit  PRI_111_bit at SCB_SHPR2.B25;
    const register unsigned short int PRI_112 = 26;
    sbit  PRI_112_bit at SCB_SHPR2.B26;
    const register unsigned short int PRI_113 = 27;
    sbit  PRI_113_bit at SCB_SHPR2.B27;
    const register unsigned short int PRI_114 = 28;
    sbit  PRI_114_bit at SCB_SHPR2.B28;
    const register unsigned short int PRI_115 = 29;
    sbit  PRI_115_bit at SCB_SHPR2.B29;
    const register unsigned short int PRI_116 = 30;
    sbit  PRI_116_bit at SCB_SHPR2.B30;
    const register unsigned short int PRI_117 = 31;
    sbit  PRI_117_bit at SCB_SHPR2.B31;

sfr far unsigned long   volatile SCB_SHPR3            absolute 0xE000ED20;
    const register unsigned short int PRI_150 = 24;
    sbit  PRI_150_bit at SCB_SHPR3.B24;
    const register unsigned short int PRI_151 = 25;
    sbit  PRI_151_bit at SCB_SHPR3.B25;
    const register unsigned short int PRI_152 = 26;
    sbit  PRI_152_bit at SCB_SHPR3.B26;
    const register unsigned short int PRI_153 = 27;
    sbit  PRI_153_bit at SCB_SHPR3.B27;
    const register unsigned short int PRI_154 = 28;
    sbit  PRI_154_bit at SCB_SHPR3.B28;
    const register unsigned short int PRI_155 = 29;
    sbit  PRI_155_bit at SCB_SHPR3.B29;
    const register unsigned short int PRI_156 = 30;
    sbit  PRI_156_bit at SCB_SHPR3.B30;
    const register unsigned short int PRI_157 = 31;
    sbit  PRI_157_bit at SCB_SHPR3.B31;
    const register unsigned short int PRI_140 = 16;
    sbit  PRI_140_bit at SCB_SHPR3.B16;
    const register unsigned short int PRI_141 = 17;
    sbit  PRI_141_bit at SCB_SHPR3.B17;
    const register unsigned short int PRI_142 = 18;
    sbit  PRI_142_bit at SCB_SHPR3.B18;
    const register unsigned short int PRI_143 = 19;
    sbit  PRI_143_bit at SCB_SHPR3.B19;
    const register unsigned short int PRI_144 = 20;
    sbit  PRI_144_bit at SCB_SHPR3.B20;
    const register unsigned short int PRI_145 = 21;
    sbit  PRI_145_bit at SCB_SHPR3.B21;
    const register unsigned short int PRI_146 = 22;
    sbit  PRI_146_bit at SCB_SHPR3.B22;
    const register unsigned short int PRI_147 = 23;
    sbit  PRI_147_bit at SCB_SHPR3.B23;

sfr far unsigned long   volatile SCB_SHCRS            absolute 0xE000ED24;
    const register unsigned short int USGFAULTENA = 18;
    sbit  USGFAULTENA_bit at SCB_SHCRS.B18;
    const register unsigned short int BUSFAULTENA = 17;
    sbit  BUSFAULTENA_bit at SCB_SHCRS.B17;
    const register unsigned short int MEMFAULTENA = 16;
    sbit  MEMFAULTENA_bit at SCB_SHCRS.B16;
    const register unsigned short int SVCALLPENDED = 15;
    sbit  SVCALLPENDED_bit at SCB_SHCRS.B15;
    const register unsigned short int BUSFAULTPENDED = 14;
    sbit  BUSFAULTPENDED_bit at SCB_SHCRS.B14;
    const register unsigned short int MEMFAULTPENDED = 13;
    sbit  MEMFAULTPENDED_bit at SCB_SHCRS.B13;
    const register unsigned short int USGFAULTPENDED = 12;
    sbit  USGFAULTPENDED_bit at SCB_SHCRS.B12;
    const register unsigned short int SYSTICKACT = 11;
    sbit  SYSTICKACT_bit at SCB_SHCRS.B11;
    const register unsigned short int PENDSVACT = 10;
    sbit  PENDSVACT_bit at SCB_SHCRS.B10;
    const register unsigned short int MONITORACT = 8;
    sbit  MONITORACT_bit at SCB_SHCRS.B8;
    const register unsigned short int SVCALLACT = 7;
    sbit  SVCALLACT_bit at SCB_SHCRS.B7;
    const register unsigned short int USGFAULTACT = 3;
    sbit  USGFAULTACT_bit at SCB_SHCRS.B3;
    const register unsigned short int BUSFAULTACT = 1;
    sbit  BUSFAULTACT_bit at SCB_SHCRS.B1;
    const register unsigned short int MEMFAULTACT = 0;
    sbit  MEMFAULTACT_bit at SCB_SHCRS.B0;


 typedef struct tagAIPS0_MPRABITS {
  union {
    struct {
      unsigned : 16;
      unsigned MPL3 : 1;
      unsigned MTW3 : 1;
      unsigned MTR3 : 1;
      unsigned : 1;
      unsigned MPL2 : 1;
      unsigned MTW2 : 1;
      unsigned MTR2 : 1;
      unsigned : 1;
      unsigned MPL1 : 1;
      unsigned MTW1 : 1;
      unsigned MTR1 : 1;
      unsigned : 1;
      unsigned MPL0 : 1;
      unsigned MTW0 : 1;
      unsigned MTR0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_MPRABITS;
sfr volatile typeAIPS0_MPRABITS AIPS0_MPRAbits absolute 0x40000000;

 typedef struct tagAIPS0_PACRABITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRABITS;
sfr volatile typeAIPS0_PACRABITS AIPS0_PACRAbits absolute 0x40000020;

 typedef struct tagAIPS0_PACRBBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRBBITS;
sfr volatile typeAIPS0_PACRBBITS AIPS0_PACRBbits absolute 0x40000024;

 typedef struct tagAIPS0_PACRCBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRCBITS;
sfr volatile typeAIPS0_PACRCBITS AIPS0_PACRCbits absolute 0x40000028;

 typedef struct tagAIPS0_PACRDBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRDBITS;
sfr volatile typeAIPS0_PACRDBITS AIPS0_PACRDbits absolute 0x4000002C;

 typedef struct tagAIPS0_PACREBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACREBITS;
sfr volatile typeAIPS0_PACREBITS AIPS0_PACREbits absolute 0x40000040;

 typedef struct tagAIPS0_PACRFBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRFBITS;
sfr volatile typeAIPS0_PACRFBITS AIPS0_PACRFbits absolute 0x40000044;

 typedef struct tagAIPS0_PACRGBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRGBITS;
sfr volatile typeAIPS0_PACRGBITS AIPS0_PACRGbits absolute 0x40000048;

 typedef struct tagAIPS0_PACRHBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRHBITS;
sfr volatile typeAIPS0_PACRHBITS AIPS0_PACRHbits absolute 0x4000004C;

 typedef struct tagAIPS0_PACRIBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRIBITS;
sfr volatile typeAIPS0_PACRIBITS AIPS0_PACRIbits absolute 0x40000050;

 typedef struct tagAIPS0_PACRJBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRJBITS;
sfr volatile typeAIPS0_PACRJBITS AIPS0_PACRJbits absolute 0x40000054;

 typedef struct tagAIPS0_PACRKBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRKBITS;
sfr volatile typeAIPS0_PACRKBITS AIPS0_PACRKbits absolute 0x40000058;

 typedef struct tagAIPS0_PACRLBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRLBITS;
sfr volatile typeAIPS0_PACRLBITS AIPS0_PACRLbits absolute 0x4000005C;

 typedef struct tagAIPS0_PACRMBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRMBITS;
sfr volatile typeAIPS0_PACRMBITS AIPS0_PACRMbits absolute 0x40000060;

 typedef struct tagAIPS0_PACRNBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRNBITS;
sfr volatile typeAIPS0_PACRNBITS AIPS0_PACRNbits absolute 0x40000064;

 typedef struct tagAIPS0_PACROBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACROBITS;
sfr volatile typeAIPS0_PACROBITS AIPS0_PACRObits absolute 0x40000068;

 typedef struct tagAIPS0_PACRPBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRPBITS;
sfr volatile typeAIPS0_PACRPBITS AIPS0_PACRPbits absolute 0x4000006C;

 typedef struct tagAIPS1_MPRABITS {
  union {
    struct {
      unsigned : 16;
      unsigned MPL3 : 1;
      unsigned MTW3 : 1;
      unsigned MTR3 : 1;
      unsigned : 1;
      unsigned MPL2 : 1;
      unsigned MTW2 : 1;
      unsigned MTR2 : 1;
      unsigned : 1;
      unsigned MPL1 : 1;
      unsigned MTW1 : 1;
      unsigned MTR1 : 1;
      unsigned : 1;
      unsigned MPL0 : 1;
      unsigned MTW0 : 1;
      unsigned MTR0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_MPRABITS;
sfr volatile typeAIPS1_MPRABITS AIPS1_MPRAbits absolute 0x40080000;

 typedef struct tagAIPS1_PACRABITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRABITS;
sfr volatile typeAIPS1_PACRABITS AIPS1_PACRAbits absolute 0x40080020;

 typedef struct tagAIPS1_PACRBBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRBBITS;
sfr volatile typeAIPS1_PACRBBITS AIPS1_PACRBbits absolute 0x40080024;

 typedef struct tagAIPS1_PACRCBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRCBITS;
sfr volatile typeAIPS1_PACRCBITS AIPS1_PACRCbits absolute 0x40080028;

 typedef struct tagAIPS1_PACRDBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRDBITS;
sfr volatile typeAIPS1_PACRDBITS AIPS1_PACRDbits absolute 0x4008002C;

 typedef struct tagAIPS1_PACREBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACREBITS;
sfr volatile typeAIPS1_PACREBITS AIPS1_PACREbits absolute 0x40080040;

 typedef struct tagAIPS1_PACRFBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRFBITS;
sfr volatile typeAIPS1_PACRFBITS AIPS1_PACRFbits absolute 0x40080044;

 typedef struct tagAIPS1_PACRGBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRGBITS;
sfr volatile typeAIPS1_PACRGBITS AIPS1_PACRGbits absolute 0x40080048;

 typedef struct tagAIPS1_PACRHBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRHBITS;
sfr volatile typeAIPS1_PACRHBITS AIPS1_PACRHbits absolute 0x4008004C;

 typedef struct tagAIPS1_PACRIBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRIBITS;
sfr volatile typeAIPS1_PACRIBITS AIPS1_PACRIbits absolute 0x40080050;

 typedef struct tagAIPS1_PACRJBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRJBITS;
sfr volatile typeAIPS1_PACRJBITS AIPS1_PACRJbits absolute 0x40080054;

 typedef struct tagAIPS1_PACRKBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRKBITS;
sfr volatile typeAIPS1_PACRKBITS AIPS1_PACRKbits absolute 0x40080058;

 typedef struct tagAIPS1_PACRLBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRLBITS;
sfr volatile typeAIPS1_PACRLBITS AIPS1_PACRLbits absolute 0x4008005C;

 typedef struct tagAIPS1_PACRMBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRMBITS;
sfr volatile typeAIPS1_PACRMBITS AIPS1_PACRMbits absolute 0x40080060;

 typedef struct tagAIPS1_PACRNBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRNBITS;
sfr volatile typeAIPS1_PACRNBITS AIPS1_PACRNbits absolute 0x40080064;

 typedef struct tagAIPS1_PACROBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACROBITS;
sfr volatile typeAIPS1_PACROBITS AIPS1_PACRObits absolute 0x40080068;

 typedef struct tagAIPS1_PACRPBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRPBITS;
sfr volatile typeAIPS1_PACRPBITS AIPS1_PACRPbits absolute 0x4008006C;

 typedef struct tagMSCM_CPxTYPEBITS {
  union {
    struct {
      unsigned RYPZ : 8;
      unsigned PERSONALITY : 24;
    };
  };
} typeMSCM_CPxTYPEBITS;
sfr volatile typeMSCM_CPxTYPEBITS MSCM_CPxTYPEbits absolute 0x40001000;

 typedef struct tagMSCM_CPxNUMBITS {
  union {
    struct {
      unsigned CPN : 1;
      unsigned : 31;
    };
  };
} typeMSCM_CPxNUMBITS;
sfr volatile typeMSCM_CPxNUMBITS MSCM_CPxNUMbits absolute 0x40001004;

 typedef struct tagMSCM_CPxMASTERBITS {
  union {
    struct {
      unsigned PPN : 6;
      unsigned : 26;
    };
  };
} typeMSCM_CPxMASTERBITS;
sfr volatile typeMSCM_CPxMASTERBITS MSCM_CPxMASTERbits absolute 0x40001008;

 typedef struct tagMSCM_CPxCOUNTBITS {
  union {
    struct {
      unsigned PCNT : 2;
      unsigned : 30;
    };
  };
} typeMSCM_CPxCOUNTBITS;
sfr volatile typeMSCM_CPxCOUNTBITS MSCM_CPxCOUNTbits absolute 0x4000100C;

 typedef struct tagMSCM_CPxCFG1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned L2WY : 8;
      unsigned L2SZ : 8;
    };
  };
} typeMSCM_CPxCFG1BITS;
sfr volatile typeMSCM_CPxCFG1BITS MSCM_CPxCFG1bits absolute 0x40001014;

 typedef struct tagMSCM_CPxCFG3BITS {
  union {
    struct {
      unsigned FPU : 1;
      unsigned SIMD : 1;
      unsigned JAZ : 1;
      unsigned MMU : 1;
      unsigned TZ : 1;
      unsigned CMP : 1;
      unsigned BB : 1;
      unsigned : 1;
      unsigned SBP : 2;
      unsigned : 22;
    };
  };
} typeMSCM_CPxCFG3BITS;
sfr volatile typeMSCM_CPxCFG3BITS MSCM_CPxCFG3bits absolute 0x4000101C;

 typedef struct tagMSCM_CP0TYPEBITS {
  union {
    struct {
      unsigned RYPZ : 8;
      unsigned PERSONALITY : 24;
    };
  };
} typeMSCM_CP0TYPEBITS;
sfr volatile typeMSCM_CP0TYPEBITS MSCM_CP0TYPEbits absolute 0x40001020;

 typedef struct tagMSCM_CP0NUMBITS {
  union {
    struct {
      unsigned CPN : 1;
      unsigned : 31;
    };
  };
} typeMSCM_CP0NUMBITS;
sfr volatile typeMSCM_CP0NUMBITS MSCM_CP0NUMbits absolute 0x40001024;

 typedef struct tagMSCM_CP0MASTERBITS {
  union {
    struct {
      unsigned PPN : 6;
      unsigned : 26;
    };
  };
} typeMSCM_CP0MASTERBITS;
sfr volatile typeMSCM_CP0MASTERBITS MSCM_CP0MASTERbits absolute 0x40001028;

 typedef struct tagMSCM_CP0COUNTBITS {
  union {
    struct {
      unsigned PCNT : 2;
      unsigned : 30;
    };
  };
} typeMSCM_CP0COUNTBITS;
sfr volatile typeMSCM_CP0COUNTBITS MSCM_CP0COUNTbits absolute 0x4000102C;

 typedef struct tagMSCM_CP0CFG1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned L2WY : 8;
      unsigned L2SZ : 8;
    };
  };
} typeMSCM_CP0CFG1BITS;
sfr volatile typeMSCM_CP0CFG1BITS MSCM_CP0CFG1bits absolute 0x40001034;

 typedef struct tagMSCM_CP0CFG3BITS {
  union {
    struct {
      unsigned FPU : 1;
      unsigned SIMD : 1;
      unsigned JAZ : 1;
      unsigned MMU : 1;
      unsigned TZ : 1;
      unsigned CMP : 1;
      unsigned BB : 1;
      unsigned : 1;
      unsigned SBP : 2;
      unsigned : 22;
    };
  };
} typeMSCM_CP0CFG3BITS;
sfr volatile typeMSCM_CP0CFG3BITS MSCM_CP0CFG3bits absolute 0x4000103C;

 typedef struct tagMSCM_CP1TYPEBITS {
  union {
    struct {
      unsigned RYPZ : 8;
      unsigned PERSONALITY : 24;
    };
  };
} typeMSCM_CP1TYPEBITS;
sfr volatile typeMSCM_CP1TYPEBITS MSCM_CP1TYPEbits absolute 0x40001040;

 typedef struct tagMSCM_CP1NUMBITS {
  union {
    struct {
      unsigned CPN : 1;
      unsigned : 31;
    };
  };
} typeMSCM_CP1NUMBITS;
sfr volatile typeMSCM_CP1NUMBITS MSCM_CP1NUMbits absolute 0x40001044;

 typedef struct tagMSCM_CP1MASTERBITS {
  union {
    struct {
      unsigned PPN : 6;
      unsigned : 26;
    };
  };
} typeMSCM_CP1MASTERBITS;
sfr volatile typeMSCM_CP1MASTERBITS MSCM_CP1MASTERbits absolute 0x40001048;

 typedef struct tagMSCM_CP1COUNTBITS {
  union {
    struct {
      unsigned PCNT : 2;
      unsigned : 30;
    };
  };
} typeMSCM_CP1COUNTBITS;
sfr volatile typeMSCM_CP1COUNTBITS MSCM_CP1COUNTbits absolute 0x4000104C;

 typedef struct tagMSCM_CP1CFG1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned L2WY : 8;
      unsigned L2SZ : 8;
    };
  };
} typeMSCM_CP1CFG1BITS;
sfr volatile typeMSCM_CP1CFG1BITS MSCM_CP1CFG1bits absolute 0x40001054;

 typedef struct tagMSCM_CP1CFG3BITS {
  union {
    struct {
      unsigned FPU : 1;
      unsigned SIMD : 1;
      unsigned JAZ : 1;
      unsigned MMU : 1;
      unsigned TZ : 1;
      unsigned CMP : 1;
      unsigned BB : 1;
      unsigned : 1;
      unsigned SBP : 2;
      unsigned : 22;
    };
  };
} typeMSCM_CP1CFG3BITS;
sfr volatile typeMSCM_CP1CFG3BITS MSCM_CP1CFG3bits absolute 0x4000105C;

 typedef struct tagMSCM_OCMDR0BITS {
  union {
    struct {
      unsigned : 12;
      unsigned OCMPU : 1;
      unsigned OCMT : 3;
      unsigned : 1;
      unsigned OCMW : 3;
      unsigned : 4;
      unsigned OCMSZ : 4;
      unsigned OCMSZH : 1;
      unsigned : 1;
      unsigned FMT : 1;
      unsigned V : 1;
    };
  };
} typeMSCM_OCMDR0BITS;
sfr volatile typeMSCM_OCMDR0BITS MSCM_OCMDR0bits absolute 0x40001400;

 typedef struct tagMSCM_OCMDR1BITS {
  union {
    struct {
      unsigned : 12;
      unsigned OCMPU : 1;
      unsigned OCMT : 3;
      unsigned : 1;
      unsigned OCMW : 3;
      unsigned : 4;
      unsigned OCMSZ : 4;
      unsigned OCMSZH : 1;
      unsigned : 1;
      unsigned FMT : 1;
      unsigned V : 1;
    };
  };
} typeMSCM_OCMDR1BITS;
sfr volatile typeMSCM_OCMDR1BITS MSCM_OCMDR1bits absolute 0x40001404;

 typedef struct tagMSCM_OCMDR2BITS {
  union {
    struct {
      unsigned : 12;
      unsigned OCMPU : 1;
      unsigned OCMT : 3;
      unsigned : 1;
      unsigned OCMW : 3;
      unsigned : 4;
      unsigned OCMSZ : 4;
      unsigned OCMSZH : 1;
      unsigned : 1;
      unsigned FMT : 1;
      unsigned V : 1;
    };
  };
} typeMSCM_OCMDR2BITS;
sfr volatile typeMSCM_OCMDR2BITS MSCM_OCMDR2bits absolute 0x40001408;

 typedef struct tagAXBS_PRS0BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS0BITS;
sfr volatile typeAXBS_PRS0BITS AXBS_PRS0bits absolute 0x40004000;

 typedef struct tagAXBS_PRS1BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS1BITS;
sfr volatile typeAXBS_PRS1BITS AXBS_PRS1bits absolute 0x40004100;

 typedef struct tagAXBS_PRS2BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS2BITS;
sfr volatile typeAXBS_PRS2BITS AXBS_PRS2bits absolute 0x40004200;

 typedef struct tagAXBS_PRS3BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS3BITS;
sfr volatile typeAXBS_PRS3BITS AXBS_PRS3bits absolute 0x40004300;

 typedef struct tagAXBS_PRS4BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS4BITS;
sfr volatile typeAXBS_PRS4BITS AXBS_PRS4bits absolute 0x40004400;

 typedef struct tagAXBS_PRS5BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS5BITS;
sfr volatile typeAXBS_PRS5BITS AXBS_PRS5bits absolute 0x40004500;

 typedef struct tagAXBS_PRS6BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 17;
    };
  };
} typeAXBS_PRS6BITS;
sfr volatile typeAXBS_PRS6BITS AXBS_PRS6bits absolute 0x40004600;

 typedef struct tagAXBS_CRS0BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS0BITS;
sfr volatile typeAXBS_CRS0BITS AXBS_CRS0bits absolute 0x40004010;

 typedef struct tagAXBS_CRS1BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS1BITS;
sfr volatile typeAXBS_CRS1BITS AXBS_CRS1bits absolute 0x40004110;

 typedef struct tagAXBS_CRS2BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS2BITS;
sfr volatile typeAXBS_CRS2BITS AXBS_CRS2bits absolute 0x40004210;

 typedef struct tagAXBS_CRS3BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS3BITS;
sfr volatile typeAXBS_CRS3BITS AXBS_CRS3bits absolute 0x40004310;

 typedef struct tagAXBS_CRS4BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS4BITS;
sfr volatile typeAXBS_CRS4BITS AXBS_CRS4bits absolute 0x40004410;

 typedef struct tagAXBS_CRS5BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS5BITS;
sfr volatile typeAXBS_CRS5BITS AXBS_CRS5bits absolute 0x40004510;

 typedef struct tagAXBS_CRS6BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS6BITS;
sfr volatile typeAXBS_CRS6BITS AXBS_CRS6bits absolute 0x40004610;

 typedef struct tagAXBS_MGPCR0BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR0BITS;
sfr volatile typeAXBS_MGPCR0BITS AXBS_MGPCR0bits absolute 0x40004800;

 typedef struct tagAXBS_MGPCR1BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR1BITS;
sfr volatile typeAXBS_MGPCR1BITS AXBS_MGPCR1bits absolute 0x40004900;

 typedef struct tagAXBS_MGPCR2BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR2BITS;
sfr volatile typeAXBS_MGPCR2BITS AXBS_MGPCR2bits absolute 0x40004A00;

 typedef struct tagAXBS_MGPCR3BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR3BITS;
sfr volatile typeAXBS_MGPCR3BITS AXBS_MGPCR3bits absolute 0x40004B00;

 typedef struct tagDMA_CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EDBG : 1;
      unsigned ERCA : 1;
      unsigned ERGA : 1;
      unsigned HOE : 1;
      unsigned HALT : 1;
      unsigned CLM : 1;
      unsigned EMLM : 1;
      unsigned GRP0PRI : 1;
      unsigned : 1;
      unsigned GRP1PRI : 1;
      unsigned : 5;
      unsigned ECX : 1;
      unsigned CX : 1;
      unsigned : 14;
    };
  };
} typeDMA_CRBITS;
sfr volatile typeDMA_CRBITS DMA_CRbits absolute 0x40008000;

 typedef struct tagDMA_ESBITS {
  union {
    struct {
      unsigned DBE : 1;
      unsigned SBE : 1;
      unsigned SGE : 1;
      unsigned NCE : 1;
      unsigned DOE : 1;
      unsigned DAE : 1;
      unsigned SOE : 1;
      unsigned SAE : 1;
      unsigned ERRCHN : 5;
      unsigned : 1;
      unsigned CPE : 1;
      unsigned GPE : 1;
      unsigned ECX : 1;
      unsigned : 14;
      unsigned VLD : 1;
    };
  };
} typeDMA_ESBITS;
sfr volatile typeDMA_ESBITS DMA_ESbits absolute 0x40008004;

 typedef struct tagDMA_ERQBITS {
  union {
    struct {
      unsigned ERQ0 : 1;
      unsigned ERQ1 : 1;
      unsigned ERQ2 : 1;
      unsigned ERQ3 : 1;
      unsigned ERQ4 : 1;
      unsigned ERQ5 : 1;
      unsigned ERQ6 : 1;
      unsigned ERQ7 : 1;
      unsigned ERQ8 : 1;
      unsigned ERQ9 : 1;
      unsigned ERQ10 : 1;
      unsigned ERQ11 : 1;
      unsigned ERQ12 : 1;
      unsigned ERQ13 : 1;
      unsigned ERQ14 : 1;
      unsigned ERQ15 : 1;
      unsigned ERQ16 : 1;
      unsigned ERQ17 : 1;
      unsigned ERQ18 : 1;
      unsigned ERQ19 : 1;
      unsigned ERQ20 : 1;
      unsigned ERQ21 : 1;
      unsigned ERQ22 : 1;
      unsigned ERQ23 : 1;
      unsigned ERQ24 : 1;
      unsigned ERQ25 : 1;
      unsigned ERQ26 : 1;
      unsigned ERQ27 : 1;
      unsigned ERQ28 : 1;
      unsigned ERQ29 : 1;
      unsigned ERQ30 : 1;
      unsigned ERQ31 : 1;
    };
  };
} typeDMA_ERQBITS;
sfr volatile typeDMA_ERQBITS DMA_ERQbits absolute 0x4000800C;

 typedef struct tagDMA_EEIBITS {
  union {
    struct {
      unsigned EEI0 : 1;
      unsigned EEI1 : 1;
      unsigned EEI2 : 1;
      unsigned EEI3 : 1;
      unsigned EEI4 : 1;
      unsigned EEI5 : 1;
      unsigned EEI6 : 1;
      unsigned EEI7 : 1;
      unsigned EEI8 : 1;
      unsigned EEI9 : 1;
      unsigned EEI10 : 1;
      unsigned EEI11 : 1;
      unsigned EEI12 : 1;
      unsigned EEI13 : 1;
      unsigned EEI14 : 1;
      unsigned EEI15 : 1;
      unsigned EEI16 : 1;
      unsigned EEI17 : 1;
      unsigned EEI18 : 1;
      unsigned EEI19 : 1;
      unsigned EEI20 : 1;
      unsigned EEI21 : 1;
      unsigned EEI22 : 1;
      unsigned EEI23 : 1;
      unsigned EEI24 : 1;
      unsigned EEI25 : 1;
      unsigned EEI26 : 1;
      unsigned EEI27 : 1;
      unsigned EEI28 : 1;
      unsigned EEI29 : 1;
      unsigned EEI30 : 1;
      unsigned EEI31 : 1;
    };
  };
} typeDMA_EEIBITS;
sfr volatile typeDMA_EEIBITS DMA_EEIbits absolute 0x40008014;

 typedef struct tagDMA_CEEIBITS {
  union {
    struct {
      unsigned CEEI : 5;
      unsigned : 1;
      unsigned CAEE : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CEEIBITS;
sfr volatile typeDMA_CEEIBITS DMA_CEEIbits absolute 0x40008018;

 typedef struct tagDMA_SEEIBITS {
  union {
    struct {
      unsigned SEEI : 5;
      unsigned : 1;
      unsigned SAEE : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_SEEIBITS;
sfr volatile typeDMA_SEEIBITS DMA_SEEIbits absolute 0x40008019;

 typedef struct tagDMA_CERQBITS {
  union {
    struct {
      unsigned CERQ : 5;
      unsigned : 1;
      unsigned CAER : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CERQBITS;
sfr volatile typeDMA_CERQBITS DMA_CERQbits absolute 0x4000801A;

 typedef struct tagDMA_SERQBITS {
  union {
    struct {
      unsigned SERQ : 5;
      unsigned : 1;
      unsigned SAER : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_SERQBITS;
sfr volatile typeDMA_SERQBITS DMA_SERQbits absolute 0x4000801B;

 typedef struct tagDMA_CDNEBITS {
  union {
    struct {
      unsigned CDNE : 5;
      unsigned : 1;
      unsigned CADN : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CDNEBITS;
sfr volatile typeDMA_CDNEBITS DMA_CDNEbits absolute 0x4000801C;

 typedef struct tagDMA_SSRTBITS {
  union {
    struct {
      unsigned SSRT : 5;
      unsigned : 1;
      unsigned SAST : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_SSRTBITS;
sfr volatile typeDMA_SSRTBITS DMA_SSRTbits absolute 0x4000801D;

 typedef struct tagDMA_CERRBITS {
  union {
    struct {
      unsigned CERR : 5;
      unsigned : 1;
      unsigned CAEI : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CERRBITS;
sfr volatile typeDMA_CERRBITS DMA_CERRbits absolute 0x4000801E;

 typedef struct tagDMA_CINTBITS {
  union {
    struct {
      unsigned CINT : 5;
      unsigned : 1;
      unsigned CAIR : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CINTBITS;
sfr volatile typeDMA_CINTBITS DMA_CINTbits absolute 0x4000801F;

 typedef struct tagDMA_INTBITS {
  union {
    struct {
      unsigned INT0 : 1;
      unsigned INT1 : 1;
      unsigned INT2 : 1;
      unsigned INT3 : 1;
      unsigned INT4 : 1;
      unsigned INT5 : 1;
      unsigned INT6 : 1;
      unsigned INT7 : 1;
      unsigned INT8_ : 1;
      unsigned INT9 : 1;
      unsigned INT10 : 1;
      unsigned INT11 : 1;
      unsigned INT12 : 1;
      unsigned INT13 : 1;
      unsigned INT14 : 1;
      unsigned INT15 : 1;
      unsigned INT16 : 1;
      unsigned INT17 : 1;
      unsigned INT18 : 1;
      unsigned INT19 : 1;
      unsigned INT20 : 1;
      unsigned INT21 : 1;
      unsigned INT22 : 1;
      unsigned INT23 : 1;
      unsigned INT24 : 1;
      unsigned INT25 : 1;
      unsigned INT26 : 1;
      unsigned INT27 : 1;
      unsigned INT28 : 1;
      unsigned INT29 : 1;
      unsigned INT30 : 1;
      unsigned INT31 : 1;
    };
  };
} typeDMA_INTBITS;
sfr volatile typeDMA_INTBITS DMA_INTbits absolute 0x40008024;

 typedef struct tagDMA_ERRBITS {
  union {
    struct {
      unsigned ERR0 : 1;
      unsigned ERR1 : 1;
      unsigned ERR2 : 1;
      unsigned ERR3 : 1;
      unsigned ERR4 : 1;
      unsigned ERR5 : 1;
      unsigned ERR6 : 1;
      unsigned ERR7 : 1;
      unsigned ERR8 : 1;
      unsigned ERR9 : 1;
      unsigned ERR10 : 1;
      unsigned ERR11 : 1;
      unsigned ERR12 : 1;
      unsigned ERR13 : 1;
      unsigned ERR14 : 1;
      unsigned ERR15 : 1;
      unsigned ERR16 : 1;
      unsigned ERR17 : 1;
      unsigned ERR18 : 1;
      unsigned ERR19 : 1;
      unsigned ERR20 : 1;
      unsigned ERR21 : 1;
      unsigned ERR22 : 1;
      unsigned ERR23 : 1;
      unsigned ERR24 : 1;
      unsigned ERR25 : 1;
      unsigned ERR26 : 1;
      unsigned ERR27 : 1;
      unsigned ERR28 : 1;
      unsigned ERR29 : 1;
      unsigned ERR30 : 1;
      unsigned ERR31 : 1;
    };
  };
} typeDMA_ERRBITS;
sfr volatile typeDMA_ERRBITS DMA_ERRbits absolute 0x4000802C;

 typedef struct tagDMA_HRSBITS {
  union {
    struct {
      unsigned HRS0 : 1;
      unsigned HRS1 : 1;
      unsigned HRS2 : 1;
      unsigned HRS3 : 1;
      unsigned HRS4 : 1;
      unsigned HRS5 : 1;
      unsigned HRS6 : 1;
      unsigned HRS7 : 1;
      unsigned HRS8 : 1;
      unsigned HRS9 : 1;
      unsigned HRS10 : 1;
      unsigned HRS11 : 1;
      unsigned HRS12 : 1;
      unsigned HRS13 : 1;
      unsigned HRS14 : 1;
      unsigned HRS15 : 1;
      unsigned HRS16 : 1;
      unsigned HRS17 : 1;
      unsigned HRS18 : 1;
      unsigned HRS19 : 1;
      unsigned HRS20 : 1;
      unsigned HRS21 : 1;
      unsigned HRS22 : 1;
      unsigned HRS23 : 1;
      unsigned HRS24 : 1;
      unsigned HRS25 : 1;
      unsigned HRS26 : 1;
      unsigned HRS27 : 1;
      unsigned HRS28 : 1;
      unsigned HRS29 : 1;
      unsigned HRS30 : 1;
      unsigned HRS31 : 1;
    };
  };
} typeDMA_HRSBITS;
sfr volatile typeDMA_HRSBITS DMA_HRSbits absolute 0x40008034;

 typedef struct tagDMA_EARSBITS {
  union {
    struct {
      unsigned EDREQ_0 : 1;
      unsigned EDREQ_1 : 1;
      unsigned EDREQ_2 : 1;
      unsigned EDREQ_3 : 1;
      unsigned EDREQ_4 : 1;
      unsigned EDREQ_5 : 1;
      unsigned EDREQ_6 : 1;
      unsigned EDREQ_7 : 1;
      unsigned EDREQ_8 : 1;
      unsigned EDREQ_9 : 1;
      unsigned EDREQ_10 : 1;
      unsigned EDREQ_11 : 1;
      unsigned EDREQ_12 : 1;
      unsigned EDREQ_13 : 1;
      unsigned EDREQ_14 : 1;
      unsigned EDREQ_15 : 1;
      unsigned EDREQ_16 : 1;
      unsigned EDREQ_17 : 1;
      unsigned EDREQ_18 : 1;
      unsigned EDREQ_19 : 1;
      unsigned EDREQ_20 : 1;
      unsigned EDREQ_21 : 1;
      unsigned EDREQ_22 : 1;
      unsigned EDREQ_23 : 1;
      unsigned EDREQ_24 : 1;
      unsigned EDREQ_25 : 1;
      unsigned EDREQ_26 : 1;
      unsigned EDREQ_27 : 1;
      unsigned EDREQ_28 : 1;
      unsigned EDREQ_29 : 1;
      unsigned EDREQ_30 : 1;
      unsigned EDREQ_31 : 1;
    };
  };
} typeDMA_EARSBITS;
sfr volatile typeDMA_EARSBITS DMA_EARSbits absolute 0x40008044;

 typedef struct tagDMA_DCHPRI3BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI3BITS;
sfr volatile typeDMA_DCHPRI3BITS DMA_DCHPRI3bits absolute 0x40008100;

 typedef struct tagDMA_DCHPRI2BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI2BITS;
sfr volatile typeDMA_DCHPRI2BITS DMA_DCHPRI2bits absolute 0x40008101;

 typedef struct tagDMA_DCHPRI1BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI1BITS;
sfr volatile typeDMA_DCHPRI1BITS DMA_DCHPRI1bits absolute 0x40008102;

 typedef struct tagDMA_DCHPRI0BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI0BITS;
sfr volatile typeDMA_DCHPRI0BITS DMA_DCHPRI0bits absolute 0x40008103;

 typedef struct tagDMA_DCHPRI7BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI7BITS;
sfr volatile typeDMA_DCHPRI7BITS DMA_DCHPRI7bits absolute 0x40008104;

 typedef struct tagDMA_DCHPRI6BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI6BITS;
sfr volatile typeDMA_DCHPRI6BITS DMA_DCHPRI6bits absolute 0x40008105;

 typedef struct tagDMA_DCHPRI5BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI5BITS;
sfr volatile typeDMA_DCHPRI5BITS DMA_DCHPRI5bits absolute 0x40008106;

 typedef struct tagDMA_DCHPRI4BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI4BITS;
sfr volatile typeDMA_DCHPRI4BITS DMA_DCHPRI4bits absolute 0x40008107;

 typedef struct tagDMA_DCHPRI11BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI11BITS;
sfr volatile typeDMA_DCHPRI11BITS DMA_DCHPRI11bits absolute 0x40008108;

 typedef struct tagDMA_DCHPRI10BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI10BITS;
sfr volatile typeDMA_DCHPRI10BITS DMA_DCHPRI10bits absolute 0x40008109;

 typedef struct tagDMA_DCHPRI9BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI9BITS;
sfr volatile typeDMA_DCHPRI9BITS DMA_DCHPRI9bits absolute 0x4000810A;

 typedef struct tagDMA_DCHPRI8BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI8BITS;
sfr volatile typeDMA_DCHPRI8BITS DMA_DCHPRI8bits absolute 0x4000810B;

 typedef struct tagDMA_DCHPRI15BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI15BITS;
sfr volatile typeDMA_DCHPRI15BITS DMA_DCHPRI15bits absolute 0x4000810C;

 typedef struct tagDMA_DCHPRI14BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI14BITS;
sfr volatile typeDMA_DCHPRI14BITS DMA_DCHPRI14bits absolute 0x4000810D;

 typedef struct tagDMA_DCHPRI13BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI13BITS;
sfr volatile typeDMA_DCHPRI13BITS DMA_DCHPRI13bits absolute 0x4000810E;

 typedef struct tagDMA_DCHPRI12BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI12BITS;
sfr volatile typeDMA_DCHPRI12BITS DMA_DCHPRI12bits absolute 0x4000810F;

 typedef struct tagDMA_DCHPRI19BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI19BITS;
sfr volatile typeDMA_DCHPRI19BITS DMA_DCHPRI19bits absolute 0x40008110;

 typedef struct tagDMA_DCHPRI18BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI18BITS;
sfr volatile typeDMA_DCHPRI18BITS DMA_DCHPRI18bits absolute 0x40008111;

 typedef struct tagDMA_DCHPRI17BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI17BITS;
sfr volatile typeDMA_DCHPRI17BITS DMA_DCHPRI17bits absolute 0x40008112;

 typedef struct tagDMA_DCHPRI16BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI16BITS;
sfr volatile typeDMA_DCHPRI16BITS DMA_DCHPRI16bits absolute 0x40008113;

 typedef struct tagDMA_DCHPRI23BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI23BITS;
sfr volatile typeDMA_DCHPRI23BITS DMA_DCHPRI23bits absolute 0x40008114;

 typedef struct tagDMA_DCHPRI22BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI22BITS;
sfr volatile typeDMA_DCHPRI22BITS DMA_DCHPRI22bits absolute 0x40008115;

 typedef struct tagDMA_DCHPRI21BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI21BITS;
sfr volatile typeDMA_DCHPRI21BITS DMA_DCHPRI21bits absolute 0x40008116;

 typedef struct tagDMA_DCHPRI20BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI20BITS;
sfr volatile typeDMA_DCHPRI20BITS DMA_DCHPRI20bits absolute 0x40008117;

 typedef struct tagDMA_DCHPRI27BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI27BITS;
sfr volatile typeDMA_DCHPRI27BITS DMA_DCHPRI27bits absolute 0x40008118;

 typedef struct tagDMA_DCHPRI26BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI26BITS;
sfr volatile typeDMA_DCHPRI26BITS DMA_DCHPRI26bits absolute 0x40008119;

 typedef struct tagDMA_DCHPRI25BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI25BITS;
sfr volatile typeDMA_DCHPRI25BITS DMA_DCHPRI25bits absolute 0x4000811A;

 typedef struct tagDMA_DCHPRI24BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI24BITS;
sfr volatile typeDMA_DCHPRI24BITS DMA_DCHPRI24bits absolute 0x4000811B;

 typedef struct tagDMA_DCHPRI31BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI31BITS;
sfr volatile typeDMA_DCHPRI31BITS DMA_DCHPRI31bits absolute 0x4000811C;

 typedef struct tagDMA_DCHPRI30BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI30BITS;
sfr volatile typeDMA_DCHPRI30BITS DMA_DCHPRI30bits absolute 0x4000811D;

 typedef struct tagDMA_DCHPRI29BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI29BITS;
sfr volatile typeDMA_DCHPRI29BITS DMA_DCHPRI29bits absolute 0x4000811E;

 typedef struct tagDMA_DCHPRI28BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI28BITS;
sfr volatile typeDMA_DCHPRI28BITS DMA_DCHPRI28bits absolute 0x4000811F;

 typedef struct tagDMA_TCD0_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD0_SADDRBITS;
sfr volatile typeDMA_TCD0_SADDRBITS DMA_TCD0_SADDRbits absolute 0x40009000;

 typedef struct tagDMA_TCD1_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD1_SADDRBITS;
sfr volatile typeDMA_TCD1_SADDRBITS DMA_TCD1_SADDRbits absolute 0x40009020;

 typedef struct tagDMA_TCD2_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD2_SADDRBITS;
sfr volatile typeDMA_TCD2_SADDRBITS DMA_TCD2_SADDRbits absolute 0x40009040;

 typedef struct tagDMA_TCD3_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD3_SADDRBITS;
sfr volatile typeDMA_TCD3_SADDRBITS DMA_TCD3_SADDRbits absolute 0x40009060;

 typedef struct tagDMA_TCD4_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD4_SADDRBITS;
sfr volatile typeDMA_TCD4_SADDRBITS DMA_TCD4_SADDRbits absolute 0x40009080;

 typedef struct tagDMA_TCD5_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD5_SADDRBITS;
sfr volatile typeDMA_TCD5_SADDRBITS DMA_TCD5_SADDRbits absolute 0x400090A0;

 typedef struct tagDMA_TCD6_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD6_SADDRBITS;
sfr volatile typeDMA_TCD6_SADDRBITS DMA_TCD6_SADDRbits absolute 0x400090C0;

 typedef struct tagDMA_TCD7_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD7_SADDRBITS;
sfr volatile typeDMA_TCD7_SADDRBITS DMA_TCD7_SADDRbits absolute 0x400090E0;

 typedef struct tagDMA_TCD8_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD8_SADDRBITS;
sfr volatile typeDMA_TCD8_SADDRBITS DMA_TCD8_SADDRbits absolute 0x40009100;

 typedef struct tagDMA_TCD9_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD9_SADDRBITS;
sfr volatile typeDMA_TCD9_SADDRBITS DMA_TCD9_SADDRbits absolute 0x40009120;

 typedef struct tagDMA_TCD10_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD10_SADDRBITS;
sfr volatile typeDMA_TCD10_SADDRBITS DMA_TCD10_SADDRbits absolute 0x40009140;

 typedef struct tagDMA_TCD11_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD11_SADDRBITS;
sfr volatile typeDMA_TCD11_SADDRBITS DMA_TCD11_SADDRbits absolute 0x40009160;

 typedef struct tagDMA_TCD12_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD12_SADDRBITS;
sfr volatile typeDMA_TCD12_SADDRBITS DMA_TCD12_SADDRbits absolute 0x40009180;

 typedef struct tagDMA_TCD13_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD13_SADDRBITS;
sfr volatile typeDMA_TCD13_SADDRBITS DMA_TCD13_SADDRbits absolute 0x400091A0;

 typedef struct tagDMA_TCD14_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD14_SADDRBITS;
sfr volatile typeDMA_TCD14_SADDRBITS DMA_TCD14_SADDRbits absolute 0x400091C0;

 typedef struct tagDMA_TCD15_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD15_SADDRBITS;
sfr volatile typeDMA_TCD15_SADDRBITS DMA_TCD15_SADDRbits absolute 0x400091E0;

 typedef struct tagDMA_TCD16_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD16_SADDRBITS;
sfr volatile typeDMA_TCD16_SADDRBITS DMA_TCD16_SADDRbits absolute 0x40009200;

 typedef struct tagDMA_TCD17_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD17_SADDRBITS;
sfr volatile typeDMA_TCD17_SADDRBITS DMA_TCD17_SADDRbits absolute 0x40009220;

 typedef struct tagDMA_TCD18_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD18_SADDRBITS;
sfr volatile typeDMA_TCD18_SADDRBITS DMA_TCD18_SADDRbits absolute 0x40009240;

 typedef struct tagDMA_TCD19_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD19_SADDRBITS;
sfr volatile typeDMA_TCD19_SADDRBITS DMA_TCD19_SADDRbits absolute 0x40009260;

 typedef struct tagDMA_TCD20_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD20_SADDRBITS;
sfr volatile typeDMA_TCD20_SADDRBITS DMA_TCD20_SADDRbits absolute 0x40009280;

 typedef struct tagDMA_TCD21_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD21_SADDRBITS;
sfr volatile typeDMA_TCD21_SADDRBITS DMA_TCD21_SADDRbits absolute 0x400092A0;

 typedef struct tagDMA_TCD22_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD22_SADDRBITS;
sfr volatile typeDMA_TCD22_SADDRBITS DMA_TCD22_SADDRbits absolute 0x400092C0;

 typedef struct tagDMA_TCD23_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD23_SADDRBITS;
sfr volatile typeDMA_TCD23_SADDRBITS DMA_TCD23_SADDRbits absolute 0x400092E0;

 typedef struct tagDMA_TCD24_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD24_SADDRBITS;
sfr volatile typeDMA_TCD24_SADDRBITS DMA_TCD24_SADDRbits absolute 0x40009300;

 typedef struct tagDMA_TCD25_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD25_SADDRBITS;
sfr volatile typeDMA_TCD25_SADDRBITS DMA_TCD25_SADDRbits absolute 0x40009320;

 typedef struct tagDMA_TCD26_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD26_SADDRBITS;
sfr volatile typeDMA_TCD26_SADDRBITS DMA_TCD26_SADDRbits absolute 0x40009340;

 typedef struct tagDMA_TCD27_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD27_SADDRBITS;
sfr volatile typeDMA_TCD27_SADDRBITS DMA_TCD27_SADDRbits absolute 0x40009360;

 typedef struct tagDMA_TCD28_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD28_SADDRBITS;
sfr volatile typeDMA_TCD28_SADDRBITS DMA_TCD28_SADDRbits absolute 0x40009380;

 typedef struct tagDMA_TCD29_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD29_SADDRBITS;
sfr volatile typeDMA_TCD29_SADDRBITS DMA_TCD29_SADDRbits absolute 0x400093A0;

 typedef struct tagDMA_TCD30_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD30_SADDRBITS;
sfr volatile typeDMA_TCD30_SADDRBITS DMA_TCD30_SADDRbits absolute 0x400093C0;

 typedef struct tagDMA_TCD31_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD31_SADDRBITS;
sfr volatile typeDMA_TCD31_SADDRBITS DMA_TCD31_SADDRbits absolute 0x400093E0;

 typedef struct tagDMA_TCD0_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD0_SOFFBITS;
sfr volatile typeDMA_TCD0_SOFFBITS DMA_TCD0_SOFFbits absolute 0x40009004;

 typedef struct tagDMA_TCD1_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD1_SOFFBITS;
sfr volatile typeDMA_TCD1_SOFFBITS DMA_TCD1_SOFFbits absolute 0x40009024;

 typedef struct tagDMA_TCD2_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD2_SOFFBITS;
sfr volatile typeDMA_TCD2_SOFFBITS DMA_TCD2_SOFFbits absolute 0x40009044;

 typedef struct tagDMA_TCD3_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD3_SOFFBITS;
sfr volatile typeDMA_TCD3_SOFFBITS DMA_TCD3_SOFFbits absolute 0x40009064;

 typedef struct tagDMA_TCD4_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD4_SOFFBITS;
sfr volatile typeDMA_TCD4_SOFFBITS DMA_TCD4_SOFFbits absolute 0x40009084;

 typedef struct tagDMA_TCD5_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD5_SOFFBITS;
sfr volatile typeDMA_TCD5_SOFFBITS DMA_TCD5_SOFFbits absolute 0x400090A4;

 typedef struct tagDMA_TCD6_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD6_SOFFBITS;
sfr volatile typeDMA_TCD6_SOFFBITS DMA_TCD6_SOFFbits absolute 0x400090C4;

 typedef struct tagDMA_TCD7_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD7_SOFFBITS;
sfr volatile typeDMA_TCD7_SOFFBITS DMA_TCD7_SOFFbits absolute 0x400090E4;

 typedef struct tagDMA_TCD8_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD8_SOFFBITS;
sfr volatile typeDMA_TCD8_SOFFBITS DMA_TCD8_SOFFbits absolute 0x40009104;

 typedef struct tagDMA_TCD9_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD9_SOFFBITS;
sfr volatile typeDMA_TCD9_SOFFBITS DMA_TCD9_SOFFbits absolute 0x40009124;

 typedef struct tagDMA_TCD10_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD10_SOFFBITS;
sfr volatile typeDMA_TCD10_SOFFBITS DMA_TCD10_SOFFbits absolute 0x40009144;

 typedef struct tagDMA_TCD11_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD11_SOFFBITS;
sfr volatile typeDMA_TCD11_SOFFBITS DMA_TCD11_SOFFbits absolute 0x40009164;

 typedef struct tagDMA_TCD12_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD12_SOFFBITS;
sfr volatile typeDMA_TCD12_SOFFBITS DMA_TCD12_SOFFbits absolute 0x40009184;

 typedef struct tagDMA_TCD13_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD13_SOFFBITS;
sfr volatile typeDMA_TCD13_SOFFBITS DMA_TCD13_SOFFbits absolute 0x400091A4;

 typedef struct tagDMA_TCD14_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD14_SOFFBITS;
sfr volatile typeDMA_TCD14_SOFFBITS DMA_TCD14_SOFFbits absolute 0x400091C4;

 typedef struct tagDMA_TCD15_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD15_SOFFBITS;
sfr volatile typeDMA_TCD15_SOFFBITS DMA_TCD15_SOFFbits absolute 0x400091E4;

 typedef struct tagDMA_TCD16_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD16_SOFFBITS;
sfr volatile typeDMA_TCD16_SOFFBITS DMA_TCD16_SOFFbits absolute 0x40009204;

 typedef struct tagDMA_TCD17_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD17_SOFFBITS;
sfr volatile typeDMA_TCD17_SOFFBITS DMA_TCD17_SOFFbits absolute 0x40009224;

 typedef struct tagDMA_TCD18_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD18_SOFFBITS;
sfr volatile typeDMA_TCD18_SOFFBITS DMA_TCD18_SOFFbits absolute 0x40009244;

 typedef struct tagDMA_TCD19_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD19_SOFFBITS;
sfr volatile typeDMA_TCD19_SOFFBITS DMA_TCD19_SOFFbits absolute 0x40009264;

 typedef struct tagDMA_TCD20_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD20_SOFFBITS;
sfr volatile typeDMA_TCD20_SOFFBITS DMA_TCD20_SOFFbits absolute 0x40009284;

 typedef struct tagDMA_TCD21_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD21_SOFFBITS;
sfr volatile typeDMA_TCD21_SOFFBITS DMA_TCD21_SOFFbits absolute 0x400092A4;

 typedef struct tagDMA_TCD22_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD22_SOFFBITS;
sfr volatile typeDMA_TCD22_SOFFBITS DMA_TCD22_SOFFbits absolute 0x400092C4;

 typedef struct tagDMA_TCD23_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD23_SOFFBITS;
sfr volatile typeDMA_TCD23_SOFFBITS DMA_TCD23_SOFFbits absolute 0x400092E4;

 typedef struct tagDMA_TCD24_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD24_SOFFBITS;
sfr volatile typeDMA_TCD24_SOFFBITS DMA_TCD24_SOFFbits absolute 0x40009304;

 typedef struct tagDMA_TCD25_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD25_SOFFBITS;
sfr volatile typeDMA_TCD25_SOFFBITS DMA_TCD25_SOFFbits absolute 0x40009324;

 typedef struct tagDMA_TCD26_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD26_SOFFBITS;
sfr volatile typeDMA_TCD26_SOFFBITS DMA_TCD26_SOFFbits absolute 0x40009344;

 typedef struct tagDMA_TCD27_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD27_SOFFBITS;
sfr volatile typeDMA_TCD27_SOFFBITS DMA_TCD27_SOFFbits absolute 0x40009364;

 typedef struct tagDMA_TCD28_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD28_SOFFBITS;
sfr volatile typeDMA_TCD28_SOFFBITS DMA_TCD28_SOFFbits absolute 0x40009384;

 typedef struct tagDMA_TCD29_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD29_SOFFBITS;
sfr volatile typeDMA_TCD29_SOFFBITS DMA_TCD29_SOFFbits absolute 0x400093A4;

 typedef struct tagDMA_TCD30_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD30_SOFFBITS;
sfr volatile typeDMA_TCD30_SOFFBITS DMA_TCD30_SOFFbits absolute 0x400093C4;

 typedef struct tagDMA_TCD31_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD31_SOFFBITS;
sfr volatile typeDMA_TCD31_SOFFBITS DMA_TCD31_SOFFbits absolute 0x400093E4;

 typedef struct tagDMA_TCD0_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD0_ATTRBITS;
sfr volatile typeDMA_TCD0_ATTRBITS DMA_TCD0_ATTRbits absolute 0x40009006;

 typedef struct tagDMA_TCD1_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD1_ATTRBITS;
sfr volatile typeDMA_TCD1_ATTRBITS DMA_TCD1_ATTRbits absolute 0x40009026;

 typedef struct tagDMA_TCD2_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD2_ATTRBITS;
sfr volatile typeDMA_TCD2_ATTRBITS DMA_TCD2_ATTRbits absolute 0x40009046;

 typedef struct tagDMA_TCD3_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD3_ATTRBITS;
sfr volatile typeDMA_TCD3_ATTRBITS DMA_TCD3_ATTRbits absolute 0x40009066;

 typedef struct tagDMA_TCD4_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD4_ATTRBITS;
sfr volatile typeDMA_TCD4_ATTRBITS DMA_TCD4_ATTRbits absolute 0x40009086;

 typedef struct tagDMA_TCD5_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD5_ATTRBITS;
sfr volatile typeDMA_TCD5_ATTRBITS DMA_TCD5_ATTRbits absolute 0x400090A6;

 typedef struct tagDMA_TCD6_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD6_ATTRBITS;
sfr volatile typeDMA_TCD6_ATTRBITS DMA_TCD6_ATTRbits absolute 0x400090C6;

 typedef struct tagDMA_TCD7_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD7_ATTRBITS;
sfr volatile typeDMA_TCD7_ATTRBITS DMA_TCD7_ATTRbits absolute 0x400090E6;

 typedef struct tagDMA_TCD8_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD8_ATTRBITS;
sfr volatile typeDMA_TCD8_ATTRBITS DMA_TCD8_ATTRbits absolute 0x40009106;

 typedef struct tagDMA_TCD9_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD9_ATTRBITS;
sfr volatile typeDMA_TCD9_ATTRBITS DMA_TCD9_ATTRbits absolute 0x40009126;

 typedef struct tagDMA_TCD10_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD10_ATTRBITS;
sfr volatile typeDMA_TCD10_ATTRBITS DMA_TCD10_ATTRbits absolute 0x40009146;

 typedef struct tagDMA_TCD11_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD11_ATTRBITS;
sfr volatile typeDMA_TCD11_ATTRBITS DMA_TCD11_ATTRbits absolute 0x40009166;

 typedef struct tagDMA_TCD12_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD12_ATTRBITS;
sfr volatile typeDMA_TCD12_ATTRBITS DMA_TCD12_ATTRbits absolute 0x40009186;

 typedef struct tagDMA_TCD13_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD13_ATTRBITS;
sfr volatile typeDMA_TCD13_ATTRBITS DMA_TCD13_ATTRbits absolute 0x400091A6;

 typedef struct tagDMA_TCD14_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD14_ATTRBITS;
sfr volatile typeDMA_TCD14_ATTRBITS DMA_TCD14_ATTRbits absolute 0x400091C6;

 typedef struct tagDMA_TCD15_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD15_ATTRBITS;
sfr volatile typeDMA_TCD15_ATTRBITS DMA_TCD15_ATTRbits absolute 0x400091E6;

 typedef struct tagDMA_TCD16_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD16_ATTRBITS;
sfr volatile typeDMA_TCD16_ATTRBITS DMA_TCD16_ATTRbits absolute 0x40009206;

 typedef struct tagDMA_TCD17_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD17_ATTRBITS;
sfr volatile typeDMA_TCD17_ATTRBITS DMA_TCD17_ATTRbits absolute 0x40009226;

 typedef struct tagDMA_TCD18_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD18_ATTRBITS;
sfr volatile typeDMA_TCD18_ATTRBITS DMA_TCD18_ATTRbits absolute 0x40009246;

 typedef struct tagDMA_TCD19_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD19_ATTRBITS;
sfr volatile typeDMA_TCD19_ATTRBITS DMA_TCD19_ATTRbits absolute 0x40009266;

 typedef struct tagDMA_TCD20_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD20_ATTRBITS;
sfr volatile typeDMA_TCD20_ATTRBITS DMA_TCD20_ATTRbits absolute 0x40009286;

 typedef struct tagDMA_TCD21_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD21_ATTRBITS;
sfr volatile typeDMA_TCD21_ATTRBITS DMA_TCD21_ATTRbits absolute 0x400092A6;

 typedef struct tagDMA_TCD22_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD22_ATTRBITS;
sfr volatile typeDMA_TCD22_ATTRBITS DMA_TCD22_ATTRbits absolute 0x400092C6;

 typedef struct tagDMA_TCD23_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD23_ATTRBITS;
sfr volatile typeDMA_TCD23_ATTRBITS DMA_TCD23_ATTRbits absolute 0x400092E6;

 typedef struct tagDMA_TCD24_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD24_ATTRBITS;
sfr volatile typeDMA_TCD24_ATTRBITS DMA_TCD24_ATTRbits absolute 0x40009306;

 typedef struct tagDMA_TCD25_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD25_ATTRBITS;
sfr volatile typeDMA_TCD25_ATTRBITS DMA_TCD25_ATTRbits absolute 0x40009326;

 typedef struct tagDMA_TCD26_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD26_ATTRBITS;
sfr volatile typeDMA_TCD26_ATTRBITS DMA_TCD26_ATTRbits absolute 0x40009346;

 typedef struct tagDMA_TCD27_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD27_ATTRBITS;
sfr volatile typeDMA_TCD27_ATTRBITS DMA_TCD27_ATTRbits absolute 0x40009366;

 typedef struct tagDMA_TCD28_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD28_ATTRBITS;
sfr volatile typeDMA_TCD28_ATTRBITS DMA_TCD28_ATTRbits absolute 0x40009386;

 typedef struct tagDMA_TCD29_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD29_ATTRBITS;
sfr volatile typeDMA_TCD29_ATTRBITS DMA_TCD29_ATTRbits absolute 0x400093A6;

 typedef struct tagDMA_TCD30_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD30_ATTRBITS;
sfr volatile typeDMA_TCD30_ATTRBITS DMA_TCD30_ATTRbits absolute 0x400093C6;

 typedef struct tagDMA_TCD31_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD31_ATTRBITS;
sfr volatile typeDMA_TCD31_ATTRBITS DMA_TCD31_ATTRbits absolute 0x400093E6;

 typedef struct tagDMA_TCD0_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD0_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD0_NBYTES_MLNOBITS DMA_TCD0_NBYTES_MLNObits absolute 0x40009008;

 typedef struct tagDMA_TCD1_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD1_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD1_NBYTES_MLNOBITS DMA_TCD1_NBYTES_MLNObits absolute 0x40009028;

 typedef struct tagDMA_TCD2_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD2_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD2_NBYTES_MLNOBITS DMA_TCD2_NBYTES_MLNObits absolute 0x40009048;

 typedef struct tagDMA_TCD3_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD3_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD3_NBYTES_MLNOBITS DMA_TCD3_NBYTES_MLNObits absolute 0x40009068;

 typedef struct tagDMA_TCD4_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD4_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD4_NBYTES_MLNOBITS DMA_TCD4_NBYTES_MLNObits absolute 0x40009088;

 typedef struct tagDMA_TCD5_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD5_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD5_NBYTES_MLNOBITS DMA_TCD5_NBYTES_MLNObits absolute 0x400090A8;

 typedef struct tagDMA_TCD6_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD6_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD6_NBYTES_MLNOBITS DMA_TCD6_NBYTES_MLNObits absolute 0x400090C8;

 typedef struct tagDMA_TCD7_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD7_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD7_NBYTES_MLNOBITS DMA_TCD7_NBYTES_MLNObits absolute 0x400090E8;

 typedef struct tagDMA_TCD8_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD8_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD8_NBYTES_MLNOBITS DMA_TCD8_NBYTES_MLNObits absolute 0x40009108;

 typedef struct tagDMA_TCD9_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD9_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD9_NBYTES_MLNOBITS DMA_TCD9_NBYTES_MLNObits absolute 0x40009128;

 typedef struct tagDMA_TCD10_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD10_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD10_NBYTES_MLNOBITS DMA_TCD10_NBYTES_MLNObits absolute 0x40009148;

 typedef struct tagDMA_TCD11_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD11_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD11_NBYTES_MLNOBITS DMA_TCD11_NBYTES_MLNObits absolute 0x40009168;

 typedef struct tagDMA_TCD12_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD12_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD12_NBYTES_MLNOBITS DMA_TCD12_NBYTES_MLNObits absolute 0x40009188;

 typedef struct tagDMA_TCD13_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD13_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD13_NBYTES_MLNOBITS DMA_TCD13_NBYTES_MLNObits absolute 0x400091A8;

 typedef struct tagDMA_TCD14_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD14_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD14_NBYTES_MLNOBITS DMA_TCD14_NBYTES_MLNObits absolute 0x400091C8;

 typedef struct tagDMA_TCD15_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD15_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD15_NBYTES_MLNOBITS DMA_TCD15_NBYTES_MLNObits absolute 0x400091E8;

 typedef struct tagDMA_TCD16_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD16_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD16_NBYTES_MLNOBITS DMA_TCD16_NBYTES_MLNObits absolute 0x40009208;

 typedef struct tagDMA_TCD17_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD17_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD17_NBYTES_MLNOBITS DMA_TCD17_NBYTES_MLNObits absolute 0x40009228;

 typedef struct tagDMA_TCD18_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD18_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD18_NBYTES_MLNOBITS DMA_TCD18_NBYTES_MLNObits absolute 0x40009248;

 typedef struct tagDMA_TCD19_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD19_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD19_NBYTES_MLNOBITS DMA_TCD19_NBYTES_MLNObits absolute 0x40009268;

 typedef struct tagDMA_TCD20_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD20_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD20_NBYTES_MLNOBITS DMA_TCD20_NBYTES_MLNObits absolute 0x40009288;

 typedef struct tagDMA_TCD21_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD21_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD21_NBYTES_MLNOBITS DMA_TCD21_NBYTES_MLNObits absolute 0x400092A8;

 typedef struct tagDMA_TCD22_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD22_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD22_NBYTES_MLNOBITS DMA_TCD22_NBYTES_MLNObits absolute 0x400092C8;

 typedef struct tagDMA_TCD23_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD23_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD23_NBYTES_MLNOBITS DMA_TCD23_NBYTES_MLNObits absolute 0x400092E8;

 typedef struct tagDMA_TCD24_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD24_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD24_NBYTES_MLNOBITS DMA_TCD24_NBYTES_MLNObits absolute 0x40009308;

 typedef struct tagDMA_TCD25_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD25_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD25_NBYTES_MLNOBITS DMA_TCD25_NBYTES_MLNObits absolute 0x40009328;

 typedef struct tagDMA_TCD26_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD26_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD26_NBYTES_MLNOBITS DMA_TCD26_NBYTES_MLNObits absolute 0x40009348;

 typedef struct tagDMA_TCD27_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD27_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD27_NBYTES_MLNOBITS DMA_TCD27_NBYTES_MLNObits absolute 0x40009368;

 typedef struct tagDMA_TCD28_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD28_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD28_NBYTES_MLNOBITS DMA_TCD28_NBYTES_MLNObits absolute 0x40009388;

 typedef struct tagDMA_TCD29_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD29_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD29_NBYTES_MLNOBITS DMA_TCD29_NBYTES_MLNObits absolute 0x400093A8;

 typedef struct tagDMA_TCD30_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD30_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD30_NBYTES_MLNOBITS DMA_TCD30_NBYTES_MLNObits absolute 0x400093C8;

 typedef struct tagDMA_TCD31_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD31_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD31_NBYTES_MLNOBITS DMA_TCD31_NBYTES_MLNObits absolute 0x400093E8;

 typedef struct tagDMA_TCD0_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD0_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD0_NBYTES_MLOFFNOBITS DMA_TCD0_NBYTES_MLOFFNObits absolute 0x40009008;

 typedef struct tagDMA_TCD1_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD1_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD1_NBYTES_MLOFFNOBITS DMA_TCD1_NBYTES_MLOFFNObits absolute 0x40009028;

 typedef struct tagDMA_TCD2_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD2_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD2_NBYTES_MLOFFNOBITS DMA_TCD2_NBYTES_MLOFFNObits absolute 0x40009048;

 typedef struct tagDMA_TCD3_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD3_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD3_NBYTES_MLOFFNOBITS DMA_TCD3_NBYTES_MLOFFNObits absolute 0x40009068;

 typedef struct tagDMA_TCD4_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD4_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD4_NBYTES_MLOFFNOBITS DMA_TCD4_NBYTES_MLOFFNObits absolute 0x40009088;

 typedef struct tagDMA_TCD5_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD5_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD5_NBYTES_MLOFFNOBITS DMA_TCD5_NBYTES_MLOFFNObits absolute 0x400090A8;

 typedef struct tagDMA_TCD6_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD6_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD6_NBYTES_MLOFFNOBITS DMA_TCD6_NBYTES_MLOFFNObits absolute 0x400090C8;

 typedef struct tagDMA_TCD7_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD7_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD7_NBYTES_MLOFFNOBITS DMA_TCD7_NBYTES_MLOFFNObits absolute 0x400090E8;

 typedef struct tagDMA_TCD8_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD8_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD8_NBYTES_MLOFFNOBITS DMA_TCD8_NBYTES_MLOFFNObits absolute 0x40009108;

 typedef struct tagDMA_TCD9_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD9_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD9_NBYTES_MLOFFNOBITS DMA_TCD9_NBYTES_MLOFFNObits absolute 0x40009128;

 typedef struct tagDMA_TCD10_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD10_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD10_NBYTES_MLOFFNOBITS DMA_TCD10_NBYTES_MLOFFNObits absolute 0x40009148;

 typedef struct tagDMA_TCD11_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD11_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD11_NBYTES_MLOFFNOBITS DMA_TCD11_NBYTES_MLOFFNObits absolute 0x40009168;

 typedef struct tagDMA_TCD12_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD12_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD12_NBYTES_MLOFFNOBITS DMA_TCD12_NBYTES_MLOFFNObits absolute 0x40009188;

 typedef struct tagDMA_TCD13_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD13_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD13_NBYTES_MLOFFNOBITS DMA_TCD13_NBYTES_MLOFFNObits absolute 0x400091A8;

 typedef struct tagDMA_TCD14_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD14_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD14_NBYTES_MLOFFNOBITS DMA_TCD14_NBYTES_MLOFFNObits absolute 0x400091C8;

 typedef struct tagDMA_TCD15_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD15_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD15_NBYTES_MLOFFNOBITS DMA_TCD15_NBYTES_MLOFFNObits absolute 0x400091E8;

 typedef struct tagDMA_TCD16_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD16_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD16_NBYTES_MLOFFNOBITS DMA_TCD16_NBYTES_MLOFFNObits absolute 0x40009208;

 typedef struct tagDMA_TCD17_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD17_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD17_NBYTES_MLOFFNOBITS DMA_TCD17_NBYTES_MLOFFNObits absolute 0x40009228;

 typedef struct tagDMA_TCD18_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD18_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD18_NBYTES_MLOFFNOBITS DMA_TCD18_NBYTES_MLOFFNObits absolute 0x40009248;

 typedef struct tagDMA_TCD19_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD19_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD19_NBYTES_MLOFFNOBITS DMA_TCD19_NBYTES_MLOFFNObits absolute 0x40009268;

 typedef struct tagDMA_TCD20_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD20_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD20_NBYTES_MLOFFNOBITS DMA_TCD20_NBYTES_MLOFFNObits absolute 0x40009288;

 typedef struct tagDMA_TCD21_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD21_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD21_NBYTES_MLOFFNOBITS DMA_TCD21_NBYTES_MLOFFNObits absolute 0x400092A8;

 typedef struct tagDMA_TCD22_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD22_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD22_NBYTES_MLOFFNOBITS DMA_TCD22_NBYTES_MLOFFNObits absolute 0x400092C8;

 typedef struct tagDMA_TCD23_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD23_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD23_NBYTES_MLOFFNOBITS DMA_TCD23_NBYTES_MLOFFNObits absolute 0x400092E8;

 typedef struct tagDMA_TCD24_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD24_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD24_NBYTES_MLOFFNOBITS DMA_TCD24_NBYTES_MLOFFNObits absolute 0x40009308;

 typedef struct tagDMA_TCD25_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD25_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD25_NBYTES_MLOFFNOBITS DMA_TCD25_NBYTES_MLOFFNObits absolute 0x40009328;

 typedef struct tagDMA_TCD26_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD26_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD26_NBYTES_MLOFFNOBITS DMA_TCD26_NBYTES_MLOFFNObits absolute 0x40009348;

 typedef struct tagDMA_TCD27_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD27_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD27_NBYTES_MLOFFNOBITS DMA_TCD27_NBYTES_MLOFFNObits absolute 0x40009368;

 typedef struct tagDMA_TCD28_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD28_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD28_NBYTES_MLOFFNOBITS DMA_TCD28_NBYTES_MLOFFNObits absolute 0x40009388;

 typedef struct tagDMA_TCD29_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD29_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD29_NBYTES_MLOFFNOBITS DMA_TCD29_NBYTES_MLOFFNObits absolute 0x400093A8;

 typedef struct tagDMA_TCD30_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD30_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD30_NBYTES_MLOFFNOBITS DMA_TCD30_NBYTES_MLOFFNObits absolute 0x400093C8;

 typedef struct tagDMA_TCD31_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD31_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD31_NBYTES_MLOFFNOBITS DMA_TCD31_NBYTES_MLOFFNObits absolute 0x400093E8;

 typedef struct tagDMA_TCD0_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD0_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD0_NBYTES_MLOFFYESBITS DMA_TCD0_NBYTES_MLOFFYESbits absolute 0x40009008;

 typedef struct tagDMA_TCD1_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD1_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD1_NBYTES_MLOFFYESBITS DMA_TCD1_NBYTES_MLOFFYESbits absolute 0x40009028;

 typedef struct tagDMA_TCD2_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD2_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD2_NBYTES_MLOFFYESBITS DMA_TCD2_NBYTES_MLOFFYESbits absolute 0x40009048;

 typedef struct tagDMA_TCD3_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD3_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD3_NBYTES_MLOFFYESBITS DMA_TCD3_NBYTES_MLOFFYESbits absolute 0x40009068;

 typedef struct tagDMA_TCD4_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD4_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD4_NBYTES_MLOFFYESBITS DMA_TCD4_NBYTES_MLOFFYESbits absolute 0x40009088;

 typedef struct tagDMA_TCD5_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD5_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD5_NBYTES_MLOFFYESBITS DMA_TCD5_NBYTES_MLOFFYESbits absolute 0x400090A8;

 typedef struct tagDMA_TCD6_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD6_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD6_NBYTES_MLOFFYESBITS DMA_TCD6_NBYTES_MLOFFYESbits absolute 0x400090C8;

 typedef struct tagDMA_TCD7_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD7_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD7_NBYTES_MLOFFYESBITS DMA_TCD7_NBYTES_MLOFFYESbits absolute 0x400090E8;

 typedef struct tagDMA_TCD8_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD8_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD8_NBYTES_MLOFFYESBITS DMA_TCD8_NBYTES_MLOFFYESbits absolute 0x40009108;

 typedef struct tagDMA_TCD9_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD9_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD9_NBYTES_MLOFFYESBITS DMA_TCD9_NBYTES_MLOFFYESbits absolute 0x40009128;

 typedef struct tagDMA_TCD10_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD10_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD10_NBYTES_MLOFFYESBITS DMA_TCD10_NBYTES_MLOFFYESbits absolute 0x40009148;

 typedef struct tagDMA_TCD11_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD11_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD11_NBYTES_MLOFFYESBITS DMA_TCD11_NBYTES_MLOFFYESbits absolute 0x40009168;

 typedef struct tagDMA_TCD12_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD12_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD12_NBYTES_MLOFFYESBITS DMA_TCD12_NBYTES_MLOFFYESbits absolute 0x40009188;

 typedef struct tagDMA_TCD13_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD13_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD13_NBYTES_MLOFFYESBITS DMA_TCD13_NBYTES_MLOFFYESbits absolute 0x400091A8;

 typedef struct tagDMA_TCD14_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD14_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD14_NBYTES_MLOFFYESBITS DMA_TCD14_NBYTES_MLOFFYESbits absolute 0x400091C8;

 typedef struct tagDMA_TCD15_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD15_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD15_NBYTES_MLOFFYESBITS DMA_TCD15_NBYTES_MLOFFYESbits absolute 0x400091E8;

 typedef struct tagDMA_TCD16_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD16_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD16_NBYTES_MLOFFYESBITS DMA_TCD16_NBYTES_MLOFFYESbits absolute 0x40009208;

 typedef struct tagDMA_TCD17_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD17_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD17_NBYTES_MLOFFYESBITS DMA_TCD17_NBYTES_MLOFFYESbits absolute 0x40009228;

 typedef struct tagDMA_TCD18_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD18_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD18_NBYTES_MLOFFYESBITS DMA_TCD18_NBYTES_MLOFFYESbits absolute 0x40009248;

 typedef struct tagDMA_TCD19_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD19_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD19_NBYTES_MLOFFYESBITS DMA_TCD19_NBYTES_MLOFFYESbits absolute 0x40009268;

 typedef struct tagDMA_TCD20_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD20_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD20_NBYTES_MLOFFYESBITS DMA_TCD20_NBYTES_MLOFFYESbits absolute 0x40009288;

 typedef struct tagDMA_TCD21_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD21_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD21_NBYTES_MLOFFYESBITS DMA_TCD21_NBYTES_MLOFFYESbits absolute 0x400092A8;

 typedef struct tagDMA_TCD22_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD22_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD22_NBYTES_MLOFFYESBITS DMA_TCD22_NBYTES_MLOFFYESbits absolute 0x400092C8;

 typedef struct tagDMA_TCD23_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD23_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD23_NBYTES_MLOFFYESBITS DMA_TCD23_NBYTES_MLOFFYESbits absolute 0x400092E8;

 typedef struct tagDMA_TCD24_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD24_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD24_NBYTES_MLOFFYESBITS DMA_TCD24_NBYTES_MLOFFYESbits absolute 0x40009308;

 typedef struct tagDMA_TCD25_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD25_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD25_NBYTES_MLOFFYESBITS DMA_TCD25_NBYTES_MLOFFYESbits absolute 0x40009328;

 typedef struct tagDMA_TCD26_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD26_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD26_NBYTES_MLOFFYESBITS DMA_TCD26_NBYTES_MLOFFYESbits absolute 0x40009348;

 typedef struct tagDMA_TCD27_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD27_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD27_NBYTES_MLOFFYESBITS DMA_TCD27_NBYTES_MLOFFYESbits absolute 0x40009368;

 typedef struct tagDMA_TCD28_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD28_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD28_NBYTES_MLOFFYESBITS DMA_TCD28_NBYTES_MLOFFYESbits absolute 0x40009388;

 typedef struct tagDMA_TCD29_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD29_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD29_NBYTES_MLOFFYESBITS DMA_TCD29_NBYTES_MLOFFYESbits absolute 0x400093A8;

 typedef struct tagDMA_TCD30_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD30_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD30_NBYTES_MLOFFYESBITS DMA_TCD30_NBYTES_MLOFFYESbits absolute 0x400093C8;

 typedef struct tagDMA_TCD31_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD31_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD31_NBYTES_MLOFFYESBITS DMA_TCD31_NBYTES_MLOFFYESbits absolute 0x400093E8;

 typedef struct tagDMA_TCD0_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD0_SLASTBITS;
sfr volatile typeDMA_TCD0_SLASTBITS DMA_TCD0_SLASTbits absolute 0x4000900C;

 typedef struct tagDMA_TCD1_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD1_SLASTBITS;
sfr volatile typeDMA_TCD1_SLASTBITS DMA_TCD1_SLASTbits absolute 0x4000902C;

 typedef struct tagDMA_TCD2_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD2_SLASTBITS;
sfr volatile typeDMA_TCD2_SLASTBITS DMA_TCD2_SLASTbits absolute 0x4000904C;

 typedef struct tagDMA_TCD3_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD3_SLASTBITS;
sfr volatile typeDMA_TCD3_SLASTBITS DMA_TCD3_SLASTbits absolute 0x4000906C;

 typedef struct tagDMA_TCD4_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD4_SLASTBITS;
sfr volatile typeDMA_TCD4_SLASTBITS DMA_TCD4_SLASTbits absolute 0x4000908C;

 typedef struct tagDMA_TCD5_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD5_SLASTBITS;
sfr volatile typeDMA_TCD5_SLASTBITS DMA_TCD5_SLASTbits absolute 0x400090AC;

 typedef struct tagDMA_TCD6_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD6_SLASTBITS;
sfr volatile typeDMA_TCD6_SLASTBITS DMA_TCD6_SLASTbits absolute 0x400090CC;

 typedef struct tagDMA_TCD7_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD7_SLASTBITS;
sfr volatile typeDMA_TCD7_SLASTBITS DMA_TCD7_SLASTbits absolute 0x400090EC;

 typedef struct tagDMA_TCD8_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD8_SLASTBITS;
sfr volatile typeDMA_TCD8_SLASTBITS DMA_TCD8_SLASTbits absolute 0x4000910C;

 typedef struct tagDMA_TCD9_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD9_SLASTBITS;
sfr volatile typeDMA_TCD9_SLASTBITS DMA_TCD9_SLASTbits absolute 0x4000912C;

 typedef struct tagDMA_TCD10_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD10_SLASTBITS;
sfr volatile typeDMA_TCD10_SLASTBITS DMA_TCD10_SLASTbits absolute 0x4000914C;

 typedef struct tagDMA_TCD11_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD11_SLASTBITS;
sfr volatile typeDMA_TCD11_SLASTBITS DMA_TCD11_SLASTbits absolute 0x4000916C;

 typedef struct tagDMA_TCD12_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD12_SLASTBITS;
sfr volatile typeDMA_TCD12_SLASTBITS DMA_TCD12_SLASTbits absolute 0x4000918C;

 typedef struct tagDMA_TCD13_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD13_SLASTBITS;
sfr volatile typeDMA_TCD13_SLASTBITS DMA_TCD13_SLASTbits absolute 0x400091AC;

 typedef struct tagDMA_TCD14_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD14_SLASTBITS;
sfr volatile typeDMA_TCD14_SLASTBITS DMA_TCD14_SLASTbits absolute 0x400091CC;

 typedef struct tagDMA_TCD15_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD15_SLASTBITS;
sfr volatile typeDMA_TCD15_SLASTBITS DMA_TCD15_SLASTbits absolute 0x400091EC;

 typedef struct tagDMA_TCD16_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD16_SLASTBITS;
sfr volatile typeDMA_TCD16_SLASTBITS DMA_TCD16_SLASTbits absolute 0x4000920C;

 typedef struct tagDMA_TCD17_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD17_SLASTBITS;
sfr volatile typeDMA_TCD17_SLASTBITS DMA_TCD17_SLASTbits absolute 0x4000922C;

 typedef struct tagDMA_TCD18_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD18_SLASTBITS;
sfr volatile typeDMA_TCD18_SLASTBITS DMA_TCD18_SLASTbits absolute 0x4000924C;

 typedef struct tagDMA_TCD19_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD19_SLASTBITS;
sfr volatile typeDMA_TCD19_SLASTBITS DMA_TCD19_SLASTbits absolute 0x4000926C;

 typedef struct tagDMA_TCD20_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD20_SLASTBITS;
sfr volatile typeDMA_TCD20_SLASTBITS DMA_TCD20_SLASTbits absolute 0x4000928C;

 typedef struct tagDMA_TCD21_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD21_SLASTBITS;
sfr volatile typeDMA_TCD21_SLASTBITS DMA_TCD21_SLASTbits absolute 0x400092AC;

 typedef struct tagDMA_TCD22_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD22_SLASTBITS;
sfr volatile typeDMA_TCD22_SLASTBITS DMA_TCD22_SLASTbits absolute 0x400092CC;

 typedef struct tagDMA_TCD23_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD23_SLASTBITS;
sfr volatile typeDMA_TCD23_SLASTBITS DMA_TCD23_SLASTbits absolute 0x400092EC;

 typedef struct tagDMA_TCD24_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD24_SLASTBITS;
sfr volatile typeDMA_TCD24_SLASTBITS DMA_TCD24_SLASTbits absolute 0x4000930C;

 typedef struct tagDMA_TCD25_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD25_SLASTBITS;
sfr volatile typeDMA_TCD25_SLASTBITS DMA_TCD25_SLASTbits absolute 0x4000932C;

 typedef struct tagDMA_TCD26_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD26_SLASTBITS;
sfr volatile typeDMA_TCD26_SLASTBITS DMA_TCD26_SLASTbits absolute 0x4000934C;

 typedef struct tagDMA_TCD27_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD27_SLASTBITS;
sfr volatile typeDMA_TCD27_SLASTBITS DMA_TCD27_SLASTbits absolute 0x4000936C;

 typedef struct tagDMA_TCD28_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD28_SLASTBITS;
sfr volatile typeDMA_TCD28_SLASTBITS DMA_TCD28_SLASTbits absolute 0x4000938C;

 typedef struct tagDMA_TCD29_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD29_SLASTBITS;
sfr volatile typeDMA_TCD29_SLASTBITS DMA_TCD29_SLASTbits absolute 0x400093AC;

 typedef struct tagDMA_TCD30_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD30_SLASTBITS;
sfr volatile typeDMA_TCD30_SLASTBITS DMA_TCD30_SLASTbits absolute 0x400093CC;

 typedef struct tagDMA_TCD31_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD31_SLASTBITS;
sfr volatile typeDMA_TCD31_SLASTBITS DMA_TCD31_SLASTbits absolute 0x400093EC;

 typedef struct tagDMA_TCD0_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD0_DADDRBITS;
sfr volatile typeDMA_TCD0_DADDRBITS DMA_TCD0_DADDRbits absolute 0x40009010;

 typedef struct tagDMA_TCD1_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD1_DADDRBITS;
sfr volatile typeDMA_TCD1_DADDRBITS DMA_TCD1_DADDRbits absolute 0x40009030;

 typedef struct tagDMA_TCD2_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD2_DADDRBITS;
sfr volatile typeDMA_TCD2_DADDRBITS DMA_TCD2_DADDRbits absolute 0x40009050;

 typedef struct tagDMA_TCD3_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD3_DADDRBITS;
sfr volatile typeDMA_TCD3_DADDRBITS DMA_TCD3_DADDRbits absolute 0x40009070;

 typedef struct tagDMA_TCD4_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD4_DADDRBITS;
sfr volatile typeDMA_TCD4_DADDRBITS DMA_TCD4_DADDRbits absolute 0x40009090;

 typedef struct tagDMA_TCD5_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD5_DADDRBITS;
sfr volatile typeDMA_TCD5_DADDRBITS DMA_TCD5_DADDRbits absolute 0x400090B0;

 typedef struct tagDMA_TCD6_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD6_DADDRBITS;
sfr volatile typeDMA_TCD6_DADDRBITS DMA_TCD6_DADDRbits absolute 0x400090D0;

 typedef struct tagDMA_TCD7_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD7_DADDRBITS;
sfr volatile typeDMA_TCD7_DADDRBITS DMA_TCD7_DADDRbits absolute 0x400090F0;

 typedef struct tagDMA_TCD8_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD8_DADDRBITS;
sfr volatile typeDMA_TCD8_DADDRBITS DMA_TCD8_DADDRbits absolute 0x40009110;

 typedef struct tagDMA_TCD9_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD9_DADDRBITS;
sfr volatile typeDMA_TCD9_DADDRBITS DMA_TCD9_DADDRbits absolute 0x40009130;

 typedef struct tagDMA_TCD10_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD10_DADDRBITS;
sfr volatile typeDMA_TCD10_DADDRBITS DMA_TCD10_DADDRbits absolute 0x40009150;

 typedef struct tagDMA_TCD11_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD11_DADDRBITS;
sfr volatile typeDMA_TCD11_DADDRBITS DMA_TCD11_DADDRbits absolute 0x40009170;

 typedef struct tagDMA_TCD12_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD12_DADDRBITS;
sfr volatile typeDMA_TCD12_DADDRBITS DMA_TCD12_DADDRbits absolute 0x40009190;

 typedef struct tagDMA_TCD13_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD13_DADDRBITS;
sfr volatile typeDMA_TCD13_DADDRBITS DMA_TCD13_DADDRbits absolute 0x400091B0;

 typedef struct tagDMA_TCD14_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD14_DADDRBITS;
sfr volatile typeDMA_TCD14_DADDRBITS DMA_TCD14_DADDRbits absolute 0x400091D0;

 typedef struct tagDMA_TCD15_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD15_DADDRBITS;
sfr volatile typeDMA_TCD15_DADDRBITS DMA_TCD15_DADDRbits absolute 0x400091F0;

 typedef struct tagDMA_TCD16_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD16_DADDRBITS;
sfr volatile typeDMA_TCD16_DADDRBITS DMA_TCD16_DADDRbits absolute 0x40009210;

 typedef struct tagDMA_TCD17_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD17_DADDRBITS;
sfr volatile typeDMA_TCD17_DADDRBITS DMA_TCD17_DADDRbits absolute 0x40009230;

 typedef struct tagDMA_TCD18_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD18_DADDRBITS;
sfr volatile typeDMA_TCD18_DADDRBITS DMA_TCD18_DADDRbits absolute 0x40009250;

 typedef struct tagDMA_TCD19_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD19_DADDRBITS;
sfr volatile typeDMA_TCD19_DADDRBITS DMA_TCD19_DADDRbits absolute 0x40009270;

 typedef struct tagDMA_TCD20_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD20_DADDRBITS;
sfr volatile typeDMA_TCD20_DADDRBITS DMA_TCD20_DADDRbits absolute 0x40009290;

 typedef struct tagDMA_TCD21_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD21_DADDRBITS;
sfr volatile typeDMA_TCD21_DADDRBITS DMA_TCD21_DADDRbits absolute 0x400092B0;

 typedef struct tagDMA_TCD22_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD22_DADDRBITS;
sfr volatile typeDMA_TCD22_DADDRBITS DMA_TCD22_DADDRbits absolute 0x400092D0;

 typedef struct tagDMA_TCD23_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD23_DADDRBITS;
sfr volatile typeDMA_TCD23_DADDRBITS DMA_TCD23_DADDRbits absolute 0x400092F0;

 typedef struct tagDMA_TCD24_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD24_DADDRBITS;
sfr volatile typeDMA_TCD24_DADDRBITS DMA_TCD24_DADDRbits absolute 0x40009310;

 typedef struct tagDMA_TCD25_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD25_DADDRBITS;
sfr volatile typeDMA_TCD25_DADDRBITS DMA_TCD25_DADDRbits absolute 0x40009330;

 typedef struct tagDMA_TCD26_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD26_DADDRBITS;
sfr volatile typeDMA_TCD26_DADDRBITS DMA_TCD26_DADDRbits absolute 0x40009350;

 typedef struct tagDMA_TCD27_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD27_DADDRBITS;
sfr volatile typeDMA_TCD27_DADDRBITS DMA_TCD27_DADDRbits absolute 0x40009370;

 typedef struct tagDMA_TCD28_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD28_DADDRBITS;
sfr volatile typeDMA_TCD28_DADDRBITS DMA_TCD28_DADDRbits absolute 0x40009390;

 typedef struct tagDMA_TCD29_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD29_DADDRBITS;
sfr volatile typeDMA_TCD29_DADDRBITS DMA_TCD29_DADDRbits absolute 0x400093B0;

 typedef struct tagDMA_TCD30_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD30_DADDRBITS;
sfr volatile typeDMA_TCD30_DADDRBITS DMA_TCD30_DADDRbits absolute 0x400093D0;

 typedef struct tagDMA_TCD31_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD31_DADDRBITS;
sfr volatile typeDMA_TCD31_DADDRBITS DMA_TCD31_DADDRbits absolute 0x400093F0;

 typedef struct tagDMA_TCD0_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD0_DOFFBITS;
sfr volatile typeDMA_TCD0_DOFFBITS DMA_TCD0_DOFFbits absolute 0x40009014;

 typedef struct tagDMA_TCD1_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD1_DOFFBITS;
sfr volatile typeDMA_TCD1_DOFFBITS DMA_TCD1_DOFFbits absolute 0x40009034;

 typedef struct tagDMA_TCD2_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD2_DOFFBITS;
sfr volatile typeDMA_TCD2_DOFFBITS DMA_TCD2_DOFFbits absolute 0x40009054;

 typedef struct tagDMA_TCD3_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD3_DOFFBITS;
sfr volatile typeDMA_TCD3_DOFFBITS DMA_TCD3_DOFFbits absolute 0x40009074;

 typedef struct tagDMA_TCD4_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD4_DOFFBITS;
sfr volatile typeDMA_TCD4_DOFFBITS DMA_TCD4_DOFFbits absolute 0x40009094;

 typedef struct tagDMA_TCD5_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD5_DOFFBITS;
sfr volatile typeDMA_TCD5_DOFFBITS DMA_TCD5_DOFFbits absolute 0x400090B4;

 typedef struct tagDMA_TCD6_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD6_DOFFBITS;
sfr volatile typeDMA_TCD6_DOFFBITS DMA_TCD6_DOFFbits absolute 0x400090D4;

 typedef struct tagDMA_TCD7_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD7_DOFFBITS;
sfr volatile typeDMA_TCD7_DOFFBITS DMA_TCD7_DOFFbits absolute 0x400090F4;

 typedef struct tagDMA_TCD8_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD8_DOFFBITS;
sfr volatile typeDMA_TCD8_DOFFBITS DMA_TCD8_DOFFbits absolute 0x40009114;

 typedef struct tagDMA_TCD9_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD9_DOFFBITS;
sfr volatile typeDMA_TCD9_DOFFBITS DMA_TCD9_DOFFbits absolute 0x40009134;

 typedef struct tagDMA_TCD10_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD10_DOFFBITS;
sfr volatile typeDMA_TCD10_DOFFBITS DMA_TCD10_DOFFbits absolute 0x40009154;

 typedef struct tagDMA_TCD11_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD11_DOFFBITS;
sfr volatile typeDMA_TCD11_DOFFBITS DMA_TCD11_DOFFbits absolute 0x40009174;

 typedef struct tagDMA_TCD12_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD12_DOFFBITS;
sfr volatile typeDMA_TCD12_DOFFBITS DMA_TCD12_DOFFbits absolute 0x40009194;

 typedef struct tagDMA_TCD13_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD13_DOFFBITS;
sfr volatile typeDMA_TCD13_DOFFBITS DMA_TCD13_DOFFbits absolute 0x400091B4;

 typedef struct tagDMA_TCD14_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD14_DOFFBITS;
sfr volatile typeDMA_TCD14_DOFFBITS DMA_TCD14_DOFFbits absolute 0x400091D4;

 typedef struct tagDMA_TCD15_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD15_DOFFBITS;
sfr volatile typeDMA_TCD15_DOFFBITS DMA_TCD15_DOFFbits absolute 0x400091F4;

 typedef struct tagDMA_TCD16_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD16_DOFFBITS;
sfr volatile typeDMA_TCD16_DOFFBITS DMA_TCD16_DOFFbits absolute 0x40009214;

 typedef struct tagDMA_TCD17_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD17_DOFFBITS;
sfr volatile typeDMA_TCD17_DOFFBITS DMA_TCD17_DOFFbits absolute 0x40009234;

 typedef struct tagDMA_TCD18_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD18_DOFFBITS;
sfr volatile typeDMA_TCD18_DOFFBITS DMA_TCD18_DOFFbits absolute 0x40009254;

 typedef struct tagDMA_TCD19_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD19_DOFFBITS;
sfr volatile typeDMA_TCD19_DOFFBITS DMA_TCD19_DOFFbits absolute 0x40009274;

 typedef struct tagDMA_TCD20_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD20_DOFFBITS;
sfr volatile typeDMA_TCD20_DOFFBITS DMA_TCD20_DOFFbits absolute 0x40009294;

 typedef struct tagDMA_TCD21_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD21_DOFFBITS;
sfr volatile typeDMA_TCD21_DOFFBITS DMA_TCD21_DOFFbits absolute 0x400092B4;

 typedef struct tagDMA_TCD22_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD22_DOFFBITS;
sfr volatile typeDMA_TCD22_DOFFBITS DMA_TCD22_DOFFbits absolute 0x400092D4;

 typedef struct tagDMA_TCD23_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD23_DOFFBITS;
sfr volatile typeDMA_TCD23_DOFFBITS DMA_TCD23_DOFFbits absolute 0x400092F4;

 typedef struct tagDMA_TCD24_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD24_DOFFBITS;
sfr volatile typeDMA_TCD24_DOFFBITS DMA_TCD24_DOFFbits absolute 0x40009314;

 typedef struct tagDMA_TCD25_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD25_DOFFBITS;
sfr volatile typeDMA_TCD25_DOFFBITS DMA_TCD25_DOFFbits absolute 0x40009334;

 typedef struct tagDMA_TCD26_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD26_DOFFBITS;
sfr volatile typeDMA_TCD26_DOFFBITS DMA_TCD26_DOFFbits absolute 0x40009354;

 typedef struct tagDMA_TCD27_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD27_DOFFBITS;
sfr volatile typeDMA_TCD27_DOFFBITS DMA_TCD27_DOFFbits absolute 0x40009374;

 typedef struct tagDMA_TCD28_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD28_DOFFBITS;
sfr volatile typeDMA_TCD28_DOFFBITS DMA_TCD28_DOFFbits absolute 0x40009394;

 typedef struct tagDMA_TCD29_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD29_DOFFBITS;
sfr volatile typeDMA_TCD29_DOFFBITS DMA_TCD29_DOFFbits absolute 0x400093B4;

 typedef struct tagDMA_TCD30_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD30_DOFFBITS;
sfr volatile typeDMA_TCD30_DOFFBITS DMA_TCD30_DOFFbits absolute 0x400093D4;

 typedef struct tagDMA_TCD31_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD31_DOFFBITS;
sfr volatile typeDMA_TCD31_DOFFBITS DMA_TCD31_DOFFbits absolute 0x400093F4;

 typedef struct tagDMA_TCD0_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD0_CITER_ELINKNOBITS DMA_TCD0_CITER_ELINKNObits absolute 0x40009016;

 typedef struct tagDMA_TCD1_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD1_CITER_ELINKNOBITS DMA_TCD1_CITER_ELINKNObits absolute 0x40009036;

 typedef struct tagDMA_TCD2_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD2_CITER_ELINKNOBITS DMA_TCD2_CITER_ELINKNObits absolute 0x40009056;

 typedef struct tagDMA_TCD3_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD3_CITER_ELINKNOBITS DMA_TCD3_CITER_ELINKNObits absolute 0x40009076;

 typedef struct tagDMA_TCD4_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD4_CITER_ELINKNOBITS DMA_TCD4_CITER_ELINKNObits absolute 0x40009096;

 typedef struct tagDMA_TCD5_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD5_CITER_ELINKNOBITS DMA_TCD5_CITER_ELINKNObits absolute 0x400090B6;

 typedef struct tagDMA_TCD6_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD6_CITER_ELINKNOBITS DMA_TCD6_CITER_ELINKNObits absolute 0x400090D6;

 typedef struct tagDMA_TCD7_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD7_CITER_ELINKNOBITS DMA_TCD7_CITER_ELINKNObits absolute 0x400090F6;

 typedef struct tagDMA_TCD8_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD8_CITER_ELINKNOBITS DMA_TCD8_CITER_ELINKNObits absolute 0x40009116;

 typedef struct tagDMA_TCD9_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD9_CITER_ELINKNOBITS DMA_TCD9_CITER_ELINKNObits absolute 0x40009136;

 typedef struct tagDMA_TCD10_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD10_CITER_ELINKNOBITS DMA_TCD10_CITER_ELINKNObits absolute 0x40009156;

 typedef struct tagDMA_TCD11_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD11_CITER_ELINKNOBITS DMA_TCD11_CITER_ELINKNObits absolute 0x40009176;

 typedef struct tagDMA_TCD12_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD12_CITER_ELINKNOBITS DMA_TCD12_CITER_ELINKNObits absolute 0x40009196;

 typedef struct tagDMA_TCD13_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD13_CITER_ELINKNOBITS DMA_TCD13_CITER_ELINKNObits absolute 0x400091B6;

 typedef struct tagDMA_TCD14_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD14_CITER_ELINKNOBITS DMA_TCD14_CITER_ELINKNObits absolute 0x400091D6;

 typedef struct tagDMA_TCD15_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD15_CITER_ELINKNOBITS DMA_TCD15_CITER_ELINKNObits absolute 0x400091F6;

 typedef struct tagDMA_TCD16_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD16_CITER_ELINKNOBITS DMA_TCD16_CITER_ELINKNObits absolute 0x40009216;

 typedef struct tagDMA_TCD17_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD17_CITER_ELINKNOBITS DMA_TCD17_CITER_ELINKNObits absolute 0x40009236;

 typedef struct tagDMA_TCD18_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD18_CITER_ELINKNOBITS DMA_TCD18_CITER_ELINKNObits absolute 0x40009256;

 typedef struct tagDMA_TCD19_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD19_CITER_ELINKNOBITS DMA_TCD19_CITER_ELINKNObits absolute 0x40009276;

 typedef struct tagDMA_TCD20_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD20_CITER_ELINKNOBITS DMA_TCD20_CITER_ELINKNObits absolute 0x40009296;

 typedef struct tagDMA_TCD21_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD21_CITER_ELINKNOBITS DMA_TCD21_CITER_ELINKNObits absolute 0x400092B6;

 typedef struct tagDMA_TCD22_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD22_CITER_ELINKNOBITS DMA_TCD22_CITER_ELINKNObits absolute 0x400092D6;

 typedef struct tagDMA_TCD23_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD23_CITER_ELINKNOBITS DMA_TCD23_CITER_ELINKNObits absolute 0x400092F6;

 typedef struct tagDMA_TCD24_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD24_CITER_ELINKNOBITS DMA_TCD24_CITER_ELINKNObits absolute 0x40009316;

 typedef struct tagDMA_TCD25_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD25_CITER_ELINKNOBITS DMA_TCD25_CITER_ELINKNObits absolute 0x40009336;

 typedef struct tagDMA_TCD26_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD26_CITER_ELINKNOBITS DMA_TCD26_CITER_ELINKNObits absolute 0x40009356;

 typedef struct tagDMA_TCD27_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD27_CITER_ELINKNOBITS DMA_TCD27_CITER_ELINKNObits absolute 0x40009376;

 typedef struct tagDMA_TCD28_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD28_CITER_ELINKNOBITS DMA_TCD28_CITER_ELINKNObits absolute 0x40009396;

 typedef struct tagDMA_TCD29_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD29_CITER_ELINKNOBITS DMA_TCD29_CITER_ELINKNObits absolute 0x400093B6;

 typedef struct tagDMA_TCD30_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD30_CITER_ELINKNOBITS DMA_TCD30_CITER_ELINKNObits absolute 0x400093D6;

 typedef struct tagDMA_TCD31_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD31_CITER_ELINKNOBITS DMA_TCD31_CITER_ELINKNObits absolute 0x400093F6;

 typedef struct tagDMA_TCD0_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD0_CITER_ELINKYESBITS DMA_TCD0_CITER_ELINKYESbits absolute 0x40009016;

 typedef struct tagDMA_TCD1_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD1_CITER_ELINKYESBITS DMA_TCD1_CITER_ELINKYESbits absolute 0x40009036;

 typedef struct tagDMA_TCD2_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD2_CITER_ELINKYESBITS DMA_TCD2_CITER_ELINKYESbits absolute 0x40009056;

 typedef struct tagDMA_TCD3_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD3_CITER_ELINKYESBITS DMA_TCD3_CITER_ELINKYESbits absolute 0x40009076;

 typedef struct tagDMA_TCD4_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD4_CITER_ELINKYESBITS DMA_TCD4_CITER_ELINKYESbits absolute 0x40009096;

 typedef struct tagDMA_TCD5_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD5_CITER_ELINKYESBITS DMA_TCD5_CITER_ELINKYESbits absolute 0x400090B6;

 typedef struct tagDMA_TCD6_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD6_CITER_ELINKYESBITS DMA_TCD6_CITER_ELINKYESbits absolute 0x400090D6;

 typedef struct tagDMA_TCD7_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD7_CITER_ELINKYESBITS DMA_TCD7_CITER_ELINKYESbits absolute 0x400090F6;

 typedef struct tagDMA_TCD8_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD8_CITER_ELINKYESBITS DMA_TCD8_CITER_ELINKYESbits absolute 0x40009116;

 typedef struct tagDMA_TCD9_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD9_CITER_ELINKYESBITS DMA_TCD9_CITER_ELINKYESbits absolute 0x40009136;

 typedef struct tagDMA_TCD10_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD10_CITER_ELINKYESBITS DMA_TCD10_CITER_ELINKYESbits absolute 0x40009156;

 typedef struct tagDMA_TCD11_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD11_CITER_ELINKYESBITS DMA_TCD11_CITER_ELINKYESbits absolute 0x40009176;

 typedef struct tagDMA_TCD12_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD12_CITER_ELINKYESBITS DMA_TCD12_CITER_ELINKYESbits absolute 0x40009196;

 typedef struct tagDMA_TCD13_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD13_CITER_ELINKYESBITS DMA_TCD13_CITER_ELINKYESbits absolute 0x400091B6;

 typedef struct tagDMA_TCD14_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD14_CITER_ELINKYESBITS DMA_TCD14_CITER_ELINKYESbits absolute 0x400091D6;

 typedef struct tagDMA_TCD15_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD15_CITER_ELINKYESBITS DMA_TCD15_CITER_ELINKYESbits absolute 0x400091F6;

 typedef struct tagDMA_TCD16_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD16_CITER_ELINKYESBITS DMA_TCD16_CITER_ELINKYESbits absolute 0x40009216;

 typedef struct tagDMA_TCD17_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD17_CITER_ELINKYESBITS DMA_TCD17_CITER_ELINKYESbits absolute 0x40009236;

 typedef struct tagDMA_TCD18_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD18_CITER_ELINKYESBITS DMA_TCD18_CITER_ELINKYESbits absolute 0x40009256;

 typedef struct tagDMA_TCD19_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD19_CITER_ELINKYESBITS DMA_TCD19_CITER_ELINKYESbits absolute 0x40009276;

 typedef struct tagDMA_TCD20_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD20_CITER_ELINKYESBITS DMA_TCD20_CITER_ELINKYESbits absolute 0x40009296;

 typedef struct tagDMA_TCD21_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD21_CITER_ELINKYESBITS DMA_TCD21_CITER_ELINKYESbits absolute 0x400092B6;

 typedef struct tagDMA_TCD22_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD22_CITER_ELINKYESBITS DMA_TCD22_CITER_ELINKYESbits absolute 0x400092D6;

 typedef struct tagDMA_TCD23_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD23_CITER_ELINKYESBITS DMA_TCD23_CITER_ELINKYESbits absolute 0x400092F6;

 typedef struct tagDMA_TCD24_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD24_CITER_ELINKYESBITS DMA_TCD24_CITER_ELINKYESbits absolute 0x40009316;

 typedef struct tagDMA_TCD25_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD25_CITER_ELINKYESBITS DMA_TCD25_CITER_ELINKYESbits absolute 0x40009336;

 typedef struct tagDMA_TCD26_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD26_CITER_ELINKYESBITS DMA_TCD26_CITER_ELINKYESbits absolute 0x40009356;

 typedef struct tagDMA_TCD27_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD27_CITER_ELINKYESBITS DMA_TCD27_CITER_ELINKYESbits absolute 0x40009376;

 typedef struct tagDMA_TCD28_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD28_CITER_ELINKYESBITS DMA_TCD28_CITER_ELINKYESbits absolute 0x40009396;

 typedef struct tagDMA_TCD29_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD29_CITER_ELINKYESBITS DMA_TCD29_CITER_ELINKYESbits absolute 0x400093B6;

 typedef struct tagDMA_TCD30_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD30_CITER_ELINKYESBITS DMA_TCD30_CITER_ELINKYESbits absolute 0x400093D6;

 typedef struct tagDMA_TCD31_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD31_CITER_ELINKYESBITS DMA_TCD31_CITER_ELINKYESbits absolute 0x400093F6;

 typedef struct tagDMA_TCD0_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD0_DLASTSGABITS;
sfr volatile typeDMA_TCD0_DLASTSGABITS DMA_TCD0_DLASTSGAbits absolute 0x40009018;

 typedef struct tagDMA_TCD1_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD1_DLASTSGABITS;
sfr volatile typeDMA_TCD1_DLASTSGABITS DMA_TCD1_DLASTSGAbits absolute 0x40009038;

 typedef struct tagDMA_TCD2_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD2_DLASTSGABITS;
sfr volatile typeDMA_TCD2_DLASTSGABITS DMA_TCD2_DLASTSGAbits absolute 0x40009058;

 typedef struct tagDMA_TCD3_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD3_DLASTSGABITS;
sfr volatile typeDMA_TCD3_DLASTSGABITS DMA_TCD3_DLASTSGAbits absolute 0x40009078;

 typedef struct tagDMA_TCD4_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD4_DLASTSGABITS;
sfr volatile typeDMA_TCD4_DLASTSGABITS DMA_TCD4_DLASTSGAbits absolute 0x40009098;

 typedef struct tagDMA_TCD5_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD5_DLASTSGABITS;
sfr volatile typeDMA_TCD5_DLASTSGABITS DMA_TCD5_DLASTSGAbits absolute 0x400090B8;

 typedef struct tagDMA_TCD6_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD6_DLASTSGABITS;
sfr volatile typeDMA_TCD6_DLASTSGABITS DMA_TCD6_DLASTSGAbits absolute 0x400090D8;

 typedef struct tagDMA_TCD7_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD7_DLASTSGABITS;
sfr volatile typeDMA_TCD7_DLASTSGABITS DMA_TCD7_DLASTSGAbits absolute 0x400090F8;

 typedef struct tagDMA_TCD8_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD8_DLASTSGABITS;
sfr volatile typeDMA_TCD8_DLASTSGABITS DMA_TCD8_DLASTSGAbits absolute 0x40009118;

 typedef struct tagDMA_TCD9_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD9_DLASTSGABITS;
sfr volatile typeDMA_TCD9_DLASTSGABITS DMA_TCD9_DLASTSGAbits absolute 0x40009138;

 typedef struct tagDMA_TCD10_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD10_DLASTSGABITS;
sfr volatile typeDMA_TCD10_DLASTSGABITS DMA_TCD10_DLASTSGAbits absolute 0x40009158;

 typedef struct tagDMA_TCD11_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD11_DLASTSGABITS;
sfr volatile typeDMA_TCD11_DLASTSGABITS DMA_TCD11_DLASTSGAbits absolute 0x40009178;

 typedef struct tagDMA_TCD12_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD12_DLASTSGABITS;
sfr volatile typeDMA_TCD12_DLASTSGABITS DMA_TCD12_DLASTSGAbits absolute 0x40009198;

 typedef struct tagDMA_TCD13_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD13_DLASTSGABITS;
sfr volatile typeDMA_TCD13_DLASTSGABITS DMA_TCD13_DLASTSGAbits absolute 0x400091B8;

 typedef struct tagDMA_TCD14_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD14_DLASTSGABITS;
sfr volatile typeDMA_TCD14_DLASTSGABITS DMA_TCD14_DLASTSGAbits absolute 0x400091D8;

 typedef struct tagDMA_TCD15_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD15_DLASTSGABITS;
sfr volatile typeDMA_TCD15_DLASTSGABITS DMA_TCD15_DLASTSGAbits absolute 0x400091F8;

 typedef struct tagDMA_TCD16_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD16_DLASTSGABITS;
sfr volatile typeDMA_TCD16_DLASTSGABITS DMA_TCD16_DLASTSGAbits absolute 0x40009218;

 typedef struct tagDMA_TCD17_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD17_DLASTSGABITS;
sfr volatile typeDMA_TCD17_DLASTSGABITS DMA_TCD17_DLASTSGAbits absolute 0x40009238;

 typedef struct tagDMA_TCD18_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD18_DLASTSGABITS;
sfr volatile typeDMA_TCD18_DLASTSGABITS DMA_TCD18_DLASTSGAbits absolute 0x40009258;

 typedef struct tagDMA_TCD19_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD19_DLASTSGABITS;
sfr volatile typeDMA_TCD19_DLASTSGABITS DMA_TCD19_DLASTSGAbits absolute 0x40009278;

 typedef struct tagDMA_TCD20_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD20_DLASTSGABITS;
sfr volatile typeDMA_TCD20_DLASTSGABITS DMA_TCD20_DLASTSGAbits absolute 0x40009298;

 typedef struct tagDMA_TCD21_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD21_DLASTSGABITS;
sfr volatile typeDMA_TCD21_DLASTSGABITS DMA_TCD21_DLASTSGAbits absolute 0x400092B8;

 typedef struct tagDMA_TCD22_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD22_DLASTSGABITS;
sfr volatile typeDMA_TCD22_DLASTSGABITS DMA_TCD22_DLASTSGAbits absolute 0x400092D8;

 typedef struct tagDMA_TCD23_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD23_DLASTSGABITS;
sfr volatile typeDMA_TCD23_DLASTSGABITS DMA_TCD23_DLASTSGAbits absolute 0x400092F8;

 typedef struct tagDMA_TCD24_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD24_DLASTSGABITS;
sfr volatile typeDMA_TCD24_DLASTSGABITS DMA_TCD24_DLASTSGAbits absolute 0x40009318;

 typedef struct tagDMA_TCD25_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD25_DLASTSGABITS;
sfr volatile typeDMA_TCD25_DLASTSGABITS DMA_TCD25_DLASTSGAbits absolute 0x40009338;

 typedef struct tagDMA_TCD26_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD26_DLASTSGABITS;
sfr volatile typeDMA_TCD26_DLASTSGABITS DMA_TCD26_DLASTSGAbits absolute 0x40009358;

 typedef struct tagDMA_TCD27_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD27_DLASTSGABITS;
sfr volatile typeDMA_TCD27_DLASTSGABITS DMA_TCD27_DLASTSGAbits absolute 0x40009378;

 typedef struct tagDMA_TCD28_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD28_DLASTSGABITS;
sfr volatile typeDMA_TCD28_DLASTSGABITS DMA_TCD28_DLASTSGAbits absolute 0x40009398;

 typedef struct tagDMA_TCD29_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD29_DLASTSGABITS;
sfr volatile typeDMA_TCD29_DLASTSGABITS DMA_TCD29_DLASTSGAbits absolute 0x400093B8;

 typedef struct tagDMA_TCD30_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD30_DLASTSGABITS;
sfr volatile typeDMA_TCD30_DLASTSGABITS DMA_TCD30_DLASTSGAbits absolute 0x400093D8;

 typedef struct tagDMA_TCD31_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD31_DLASTSGABITS;
sfr volatile typeDMA_TCD31_DLASTSGABITS DMA_TCD31_DLASTSGAbits absolute 0x400093F8;

 typedef struct tagDMA_TCD0_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD0_CSRBITS;
sfr volatile typeDMA_TCD0_CSRBITS DMA_TCD0_CSRbits absolute 0x4000901C;

 typedef struct tagDMA_TCD1_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD1_CSRBITS;
sfr volatile typeDMA_TCD1_CSRBITS DMA_TCD1_CSRbits absolute 0x4000903C;

 typedef struct tagDMA_TCD2_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD2_CSRBITS;
sfr volatile typeDMA_TCD2_CSRBITS DMA_TCD2_CSRbits absolute 0x4000905C;

 typedef struct tagDMA_TCD3_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD3_CSRBITS;
sfr volatile typeDMA_TCD3_CSRBITS DMA_TCD3_CSRbits absolute 0x4000907C;

 typedef struct tagDMA_TCD4_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD4_CSRBITS;
sfr volatile typeDMA_TCD4_CSRBITS DMA_TCD4_CSRbits absolute 0x4000909C;

 typedef struct tagDMA_TCD5_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD5_CSRBITS;
sfr volatile typeDMA_TCD5_CSRBITS DMA_TCD5_CSRbits absolute 0x400090BC;

 typedef struct tagDMA_TCD6_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD6_CSRBITS;
sfr volatile typeDMA_TCD6_CSRBITS DMA_TCD6_CSRbits absolute 0x400090DC;

 typedef struct tagDMA_TCD7_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD7_CSRBITS;
sfr volatile typeDMA_TCD7_CSRBITS DMA_TCD7_CSRbits absolute 0x400090FC;

 typedef struct tagDMA_TCD8_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD8_CSRBITS;
sfr volatile typeDMA_TCD8_CSRBITS DMA_TCD8_CSRbits absolute 0x4000911C;

 typedef struct tagDMA_TCD9_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD9_CSRBITS;
sfr volatile typeDMA_TCD9_CSRBITS DMA_TCD9_CSRbits absolute 0x4000913C;

 typedef struct tagDMA_TCD10_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD10_CSRBITS;
sfr volatile typeDMA_TCD10_CSRBITS DMA_TCD10_CSRbits absolute 0x4000915C;

 typedef struct tagDMA_TCD11_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD11_CSRBITS;
sfr volatile typeDMA_TCD11_CSRBITS DMA_TCD11_CSRbits absolute 0x4000917C;

 typedef struct tagDMA_TCD12_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD12_CSRBITS;
sfr volatile typeDMA_TCD12_CSRBITS DMA_TCD12_CSRbits absolute 0x4000919C;

 typedef struct tagDMA_TCD13_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD13_CSRBITS;
sfr volatile typeDMA_TCD13_CSRBITS DMA_TCD13_CSRbits absolute 0x400091BC;

 typedef struct tagDMA_TCD14_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD14_CSRBITS;
sfr volatile typeDMA_TCD14_CSRBITS DMA_TCD14_CSRbits absolute 0x400091DC;

 typedef struct tagDMA_TCD15_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD15_CSRBITS;
sfr volatile typeDMA_TCD15_CSRBITS DMA_TCD15_CSRbits absolute 0x400091FC;

 typedef struct tagDMA_TCD16_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD16_CSRBITS;
sfr volatile typeDMA_TCD16_CSRBITS DMA_TCD16_CSRbits absolute 0x4000921C;

 typedef struct tagDMA_TCD17_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD17_CSRBITS;
sfr volatile typeDMA_TCD17_CSRBITS DMA_TCD17_CSRbits absolute 0x4000923C;

 typedef struct tagDMA_TCD18_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD18_CSRBITS;
sfr volatile typeDMA_TCD18_CSRBITS DMA_TCD18_CSRbits absolute 0x4000925C;

 typedef struct tagDMA_TCD19_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD19_CSRBITS;
sfr volatile typeDMA_TCD19_CSRBITS DMA_TCD19_CSRbits absolute 0x4000927C;

 typedef struct tagDMA_TCD20_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD20_CSRBITS;
sfr volatile typeDMA_TCD20_CSRBITS DMA_TCD20_CSRbits absolute 0x4000929C;

 typedef struct tagDMA_TCD21_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD21_CSRBITS;
sfr volatile typeDMA_TCD21_CSRBITS DMA_TCD21_CSRbits absolute 0x400092BC;

 typedef struct tagDMA_TCD22_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD22_CSRBITS;
sfr volatile typeDMA_TCD22_CSRBITS DMA_TCD22_CSRbits absolute 0x400092DC;

 typedef struct tagDMA_TCD23_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD23_CSRBITS;
sfr volatile typeDMA_TCD23_CSRBITS DMA_TCD23_CSRbits absolute 0x400092FC;

 typedef struct tagDMA_TCD24_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD24_CSRBITS;
sfr volatile typeDMA_TCD24_CSRBITS DMA_TCD24_CSRbits absolute 0x4000931C;

 typedef struct tagDMA_TCD25_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD25_CSRBITS;
sfr volatile typeDMA_TCD25_CSRBITS DMA_TCD25_CSRbits absolute 0x4000933C;

 typedef struct tagDMA_TCD26_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD26_CSRBITS;
sfr volatile typeDMA_TCD26_CSRBITS DMA_TCD26_CSRbits absolute 0x4000935C;

 typedef struct tagDMA_TCD27_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD27_CSRBITS;
sfr volatile typeDMA_TCD27_CSRBITS DMA_TCD27_CSRbits absolute 0x4000937C;

 typedef struct tagDMA_TCD28_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD28_CSRBITS;
sfr volatile typeDMA_TCD28_CSRBITS DMA_TCD28_CSRbits absolute 0x4000939C;

 typedef struct tagDMA_TCD29_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD29_CSRBITS;
sfr volatile typeDMA_TCD29_CSRBITS DMA_TCD29_CSRbits absolute 0x400093BC;

 typedef struct tagDMA_TCD30_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD30_CSRBITS;
sfr volatile typeDMA_TCD30_CSRBITS DMA_TCD30_CSRbits absolute 0x400093DC;

 typedef struct tagDMA_TCD31_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD31_CSRBITS;
sfr volatile typeDMA_TCD31_CSRBITS DMA_TCD31_CSRbits absolute 0x400093FC;

 typedef struct tagDMA_TCD0_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD0_BITER_ELINKNOBITS DMA_TCD0_BITER_ELINKNObits absolute 0x4000901E;

 typedef struct tagDMA_TCD1_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD1_BITER_ELINKNOBITS DMA_TCD1_BITER_ELINKNObits absolute 0x4000903E;

 typedef struct tagDMA_TCD2_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD2_BITER_ELINKNOBITS DMA_TCD2_BITER_ELINKNObits absolute 0x4000905E;

 typedef struct tagDMA_TCD3_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD3_BITER_ELINKNOBITS DMA_TCD3_BITER_ELINKNObits absolute 0x4000907E;

 typedef struct tagDMA_TCD4_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD4_BITER_ELINKNOBITS DMA_TCD4_BITER_ELINKNObits absolute 0x4000909E;

 typedef struct tagDMA_TCD5_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD5_BITER_ELINKNOBITS DMA_TCD5_BITER_ELINKNObits absolute 0x400090BE;

 typedef struct tagDMA_TCD6_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD6_BITER_ELINKNOBITS DMA_TCD6_BITER_ELINKNObits absolute 0x400090DE;

 typedef struct tagDMA_TCD7_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD7_BITER_ELINKNOBITS DMA_TCD7_BITER_ELINKNObits absolute 0x400090FE;

 typedef struct tagDMA_TCD8_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD8_BITER_ELINKNOBITS DMA_TCD8_BITER_ELINKNObits absolute 0x4000911E;

 typedef struct tagDMA_TCD9_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD9_BITER_ELINKNOBITS DMA_TCD9_BITER_ELINKNObits absolute 0x4000913E;

 typedef struct tagDMA_TCD10_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD10_BITER_ELINKNOBITS DMA_TCD10_BITER_ELINKNObits absolute 0x4000915E;

 typedef struct tagDMA_TCD11_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD11_BITER_ELINKNOBITS DMA_TCD11_BITER_ELINKNObits absolute 0x4000917E;

 typedef struct tagDMA_TCD12_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD12_BITER_ELINKNOBITS DMA_TCD12_BITER_ELINKNObits absolute 0x4000919E;

 typedef struct tagDMA_TCD13_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD13_BITER_ELINKNOBITS DMA_TCD13_BITER_ELINKNObits absolute 0x400091BE;

 typedef struct tagDMA_TCD14_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD14_BITER_ELINKNOBITS DMA_TCD14_BITER_ELINKNObits absolute 0x400091DE;

 typedef struct tagDMA_TCD15_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD15_BITER_ELINKNOBITS DMA_TCD15_BITER_ELINKNObits absolute 0x400091FE;

 typedef struct tagDMA_TCD16_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD16_BITER_ELINKNOBITS DMA_TCD16_BITER_ELINKNObits absolute 0x4000921E;

 typedef struct tagDMA_TCD17_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD17_BITER_ELINKNOBITS DMA_TCD17_BITER_ELINKNObits absolute 0x4000923E;

 typedef struct tagDMA_TCD18_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD18_BITER_ELINKNOBITS DMA_TCD18_BITER_ELINKNObits absolute 0x4000925E;

 typedef struct tagDMA_TCD19_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD19_BITER_ELINKNOBITS DMA_TCD19_BITER_ELINKNObits absolute 0x4000927E;

 typedef struct tagDMA_TCD20_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD20_BITER_ELINKNOBITS DMA_TCD20_BITER_ELINKNObits absolute 0x4000929E;

 typedef struct tagDMA_TCD21_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD21_BITER_ELINKNOBITS DMA_TCD21_BITER_ELINKNObits absolute 0x400092BE;

 typedef struct tagDMA_TCD22_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD22_BITER_ELINKNOBITS DMA_TCD22_BITER_ELINKNObits absolute 0x400092DE;

 typedef struct tagDMA_TCD23_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD23_BITER_ELINKNOBITS DMA_TCD23_BITER_ELINKNObits absolute 0x400092FE;

 typedef struct tagDMA_TCD24_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD24_BITER_ELINKNOBITS DMA_TCD24_BITER_ELINKNObits absolute 0x4000931E;

 typedef struct tagDMA_TCD25_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD25_BITER_ELINKNOBITS DMA_TCD25_BITER_ELINKNObits absolute 0x4000933E;

 typedef struct tagDMA_TCD26_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD26_BITER_ELINKNOBITS DMA_TCD26_BITER_ELINKNObits absolute 0x4000935E;

 typedef struct tagDMA_TCD27_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD27_BITER_ELINKNOBITS DMA_TCD27_BITER_ELINKNObits absolute 0x4000937E;

 typedef struct tagDMA_TCD28_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD28_BITER_ELINKNOBITS DMA_TCD28_BITER_ELINKNObits absolute 0x4000939E;

 typedef struct tagDMA_TCD29_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD29_BITER_ELINKNOBITS DMA_TCD29_BITER_ELINKNObits absolute 0x400093BE;

 typedef struct tagDMA_TCD30_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD30_BITER_ELINKNOBITS DMA_TCD30_BITER_ELINKNObits absolute 0x400093DE;

 typedef struct tagDMA_TCD31_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD31_BITER_ELINKNOBITS DMA_TCD31_BITER_ELINKNObits absolute 0x400093FE;

 typedef struct tagDMA_TCD0_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD0_BITER_ELINKYESBITS DMA_TCD0_BITER_ELINKYESbits absolute 0x4000901E;

 typedef struct tagDMA_TCD1_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD1_BITER_ELINKYESBITS DMA_TCD1_BITER_ELINKYESbits absolute 0x4000903E;

 typedef struct tagDMA_TCD2_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD2_BITER_ELINKYESBITS DMA_TCD2_BITER_ELINKYESbits absolute 0x4000905E;

 typedef struct tagDMA_TCD3_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD3_BITER_ELINKYESBITS DMA_TCD3_BITER_ELINKYESbits absolute 0x4000907E;

 typedef struct tagDMA_TCD4_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD4_BITER_ELINKYESBITS DMA_TCD4_BITER_ELINKYESbits absolute 0x4000909E;

 typedef struct tagDMA_TCD5_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD5_BITER_ELINKYESBITS DMA_TCD5_BITER_ELINKYESbits absolute 0x400090BE;

 typedef struct tagDMA_TCD6_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD6_BITER_ELINKYESBITS DMA_TCD6_BITER_ELINKYESbits absolute 0x400090DE;

 typedef struct tagDMA_TCD7_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD7_BITER_ELINKYESBITS DMA_TCD7_BITER_ELINKYESbits absolute 0x400090FE;

 typedef struct tagDMA_TCD8_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD8_BITER_ELINKYESBITS DMA_TCD8_BITER_ELINKYESbits absolute 0x4000911E;

 typedef struct tagDMA_TCD9_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD9_BITER_ELINKYESBITS DMA_TCD9_BITER_ELINKYESbits absolute 0x4000913E;

 typedef struct tagDMA_TCD10_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD10_BITER_ELINKYESBITS DMA_TCD10_BITER_ELINKYESbits absolute 0x4000915E;

 typedef struct tagDMA_TCD11_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD11_BITER_ELINKYESBITS DMA_TCD11_BITER_ELINKYESbits absolute 0x4000917E;

 typedef struct tagDMA_TCD12_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD12_BITER_ELINKYESBITS DMA_TCD12_BITER_ELINKYESbits absolute 0x4000919E;

 typedef struct tagDMA_TCD13_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD13_BITER_ELINKYESBITS DMA_TCD13_BITER_ELINKYESbits absolute 0x400091BE;

 typedef struct tagDMA_TCD14_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD14_BITER_ELINKYESBITS DMA_TCD14_BITER_ELINKYESbits absolute 0x400091DE;

 typedef struct tagDMA_TCD15_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD15_BITER_ELINKYESBITS DMA_TCD15_BITER_ELINKYESbits absolute 0x400091FE;

 typedef struct tagDMA_TCD16_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD16_BITER_ELINKYESBITS DMA_TCD16_BITER_ELINKYESbits absolute 0x4000921E;

 typedef struct tagDMA_TCD17_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD17_BITER_ELINKYESBITS DMA_TCD17_BITER_ELINKYESbits absolute 0x4000923E;

 typedef struct tagDMA_TCD18_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD18_BITER_ELINKYESBITS DMA_TCD18_BITER_ELINKYESbits absolute 0x4000925E;

 typedef struct tagDMA_TCD19_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD19_BITER_ELINKYESBITS DMA_TCD19_BITER_ELINKYESbits absolute 0x4000927E;

 typedef struct tagDMA_TCD20_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD20_BITER_ELINKYESBITS DMA_TCD20_BITER_ELINKYESbits absolute 0x4000929E;

 typedef struct tagDMA_TCD21_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD21_BITER_ELINKYESBITS DMA_TCD21_BITER_ELINKYESbits absolute 0x400092BE;

 typedef struct tagDMA_TCD22_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD22_BITER_ELINKYESBITS DMA_TCD22_BITER_ELINKYESbits absolute 0x400092DE;

 typedef struct tagDMA_TCD23_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD23_BITER_ELINKYESBITS DMA_TCD23_BITER_ELINKYESbits absolute 0x400092FE;

 typedef struct tagDMA_TCD24_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD24_BITER_ELINKYESBITS DMA_TCD24_BITER_ELINKYESbits absolute 0x4000931E;

 typedef struct tagDMA_TCD25_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD25_BITER_ELINKYESBITS DMA_TCD25_BITER_ELINKYESbits absolute 0x4000933E;

 typedef struct tagDMA_TCD26_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD26_BITER_ELINKYESBITS DMA_TCD26_BITER_ELINKYESbits absolute 0x4000935E;

 typedef struct tagDMA_TCD27_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD27_BITER_ELINKYESBITS DMA_TCD27_BITER_ELINKYESbits absolute 0x4000937E;

 typedef struct tagDMA_TCD28_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD28_BITER_ELINKYESBITS DMA_TCD28_BITER_ELINKYESbits absolute 0x4000939E;

 typedef struct tagDMA_TCD29_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD29_BITER_ELINKYESBITS DMA_TCD29_BITER_ELINKYESbits absolute 0x400093BE;

 typedef struct tagDMA_TCD30_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD30_BITER_ELINKYESBITS DMA_TCD30_BITER_ELINKYESbits absolute 0x400093DE;

 typedef struct tagDMA_TCD31_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD31_BITER_ELINKYESBITS DMA_TCD31_BITER_ELINKYESbits absolute 0x400093FE;

 typedef struct tagFB_CSAR0BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR0BITS;
sfr volatile typeFB_CSAR0BITS FB_CSAR0bits absolute 0x4000C000;

 typedef struct tagFB_CSAR1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR1BITS;
sfr volatile typeFB_CSAR1BITS FB_CSAR1bits absolute 0x4000C00C;

 typedef struct tagFB_CSAR2BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR2BITS;
sfr volatile typeFB_CSAR2BITS FB_CSAR2bits absolute 0x4000C018;

 typedef struct tagFB_CSAR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR3BITS;
sfr volatile typeFB_CSAR3BITS FB_CSAR3bits absolute 0x4000C024;

 typedef struct tagFB_CSAR4BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR4BITS;
sfr volatile typeFB_CSAR4BITS FB_CSAR4bits absolute 0x4000C030;

 typedef struct tagFB_CSAR5BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR5BITS;
sfr volatile typeFB_CSAR5BITS FB_CSAR5bits absolute 0x4000C03C;

 typedef struct tagFB_CSMR0BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR0BITS;
sfr volatile typeFB_CSMR0BITS FB_CSMR0bits absolute 0x4000C004;

 typedef struct tagFB_CSMR1BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR1BITS;
sfr volatile typeFB_CSMR1BITS FB_CSMR1bits absolute 0x4000C010;

 typedef struct tagFB_CSMR2BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR2BITS;
sfr volatile typeFB_CSMR2BITS FB_CSMR2bits absolute 0x4000C01C;

 typedef struct tagFB_CSMR3BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR3BITS;
sfr volatile typeFB_CSMR3BITS FB_CSMR3bits absolute 0x4000C028;

 typedef struct tagFB_CSMR4BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR4BITS;
sfr volatile typeFB_CSMR4BITS FB_CSMR4bits absolute 0x4000C034;

 typedef struct tagFB_CSMR5BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR5BITS;
sfr volatile typeFB_CSMR5BITS FB_CSMR5bits absolute 0x4000C040;

 typedef struct tagFB_CSCR0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR0BITS;
sfr volatile typeFB_CSCR0BITS FB_CSCR0bits absolute 0x4000C008;

 typedef struct tagFB_CSCR1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR1BITS;
sfr volatile typeFB_CSCR1BITS FB_CSCR1bits absolute 0x4000C014;

 typedef struct tagFB_CSCR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR2BITS;
sfr volatile typeFB_CSCR2BITS FB_CSCR2bits absolute 0x4000C020;

 typedef struct tagFB_CSCR3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR3BITS;
sfr volatile typeFB_CSCR3BITS FB_CSCR3bits absolute 0x4000C02C;

 typedef struct tagFB_CSCR4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR4BITS;
sfr volatile typeFB_CSCR4BITS FB_CSCR4bits absolute 0x4000C038;

 typedef struct tagFB_CSCR5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR5BITS;
sfr volatile typeFB_CSCR5BITS FB_CSCR5bits absolute 0x4000C044;

 typedef struct tagFB_CSPMCRBITS {
  union {
    struct {
      unsigned : 12;
      unsigned GROUP5 : 4;
      unsigned GROUP4 : 4;
      unsigned GROUP3 : 4;
      unsigned GROUP2 : 4;
      unsigned GROUP1 : 4;
    };
  };
} typeFB_CSPMCRBITS;
sfr volatile typeFB_CSPMCRBITS FB_CSPMCRbits absolute 0x4000C060;

 typedef struct tagMPU_CESRBITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 7;
      unsigned NRGD : 4;
      unsigned NSP : 4;
      unsigned HRL : 4;
      unsigned : 7;
      unsigned SPERR : 5;
    };
  };
} typeMPU_CESRBITS;
sfr volatile typeMPU_CESRBITS MPU_CESRbits absolute 0x4000D000;

 typedef struct tagMPU_EAR0BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR0BITS;
sfr volatile typeMPU_EAR0BITS MPU_EAR0bits absolute 0x4000D010;

 typedef struct tagMPU_EAR1BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR1BITS;
sfr volatile typeMPU_EAR1BITS MPU_EAR1bits absolute 0x4000D018;

 typedef struct tagMPU_EAR2BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR2BITS;
sfr volatile typeMPU_EAR2BITS MPU_EAR2bits absolute 0x4000D020;

 typedef struct tagMPU_EAR3BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR3BITS;
sfr volatile typeMPU_EAR3BITS MPU_EAR3bits absolute 0x4000D028;

 typedef struct tagMPU_EAR4BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR4BITS;
sfr volatile typeMPU_EAR4BITS MPU_EAR4bits absolute 0x4000D030;

 typedef struct tagMPU_EDR0BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR0BITS;
sfr volatile typeMPU_EDR0BITS MPU_EDR0bits absolute 0x4000D014;

 typedef struct tagMPU_EDR1BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR1BITS;
sfr volatile typeMPU_EDR1BITS MPU_EDR1bits absolute 0x4000D01C;

 typedef struct tagMPU_EDR2BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR2BITS;
sfr volatile typeMPU_EDR2BITS MPU_EDR2bits absolute 0x4000D024;

 typedef struct tagMPU_EDR3BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR3BITS;
sfr volatile typeMPU_EDR3BITS MPU_EDR3bits absolute 0x4000D02C;

 typedef struct tagMPU_EDR4BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR4BITS;
sfr volatile typeMPU_EDR4BITS MPU_EDR4bits absolute 0x4000D034;

 typedef struct tagMPU_RGD0_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD0_WORD0BITS;
sfr volatile typeMPU_RGD0_WORD0BITS MPU_RGD0_WORD0bits absolute 0x4000D400;

 typedef struct tagMPU_RGD1_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD1_WORD0BITS;
sfr volatile typeMPU_RGD1_WORD0BITS MPU_RGD1_WORD0bits absolute 0x4000D410;

 typedef struct tagMPU_RGD2_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD2_WORD0BITS;
sfr volatile typeMPU_RGD2_WORD0BITS MPU_RGD2_WORD0bits absolute 0x4000D420;

 typedef struct tagMPU_RGD3_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD3_WORD0BITS;
sfr volatile typeMPU_RGD3_WORD0BITS MPU_RGD3_WORD0bits absolute 0x4000D430;

 typedef struct tagMPU_RGD4_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD4_WORD0BITS;
sfr volatile typeMPU_RGD4_WORD0BITS MPU_RGD4_WORD0bits absolute 0x4000D440;

 typedef struct tagMPU_RGD5_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD5_WORD0BITS;
sfr volatile typeMPU_RGD5_WORD0BITS MPU_RGD5_WORD0bits absolute 0x4000D450;

 typedef struct tagMPU_RGD6_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD6_WORD0BITS;
sfr volatile typeMPU_RGD6_WORD0BITS MPU_RGD6_WORD0bits absolute 0x4000D460;

 typedef struct tagMPU_RGD7_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD7_WORD0BITS;
sfr volatile typeMPU_RGD7_WORD0BITS MPU_RGD7_WORD0bits absolute 0x4000D470;

 typedef struct tagMPU_RGD8_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD8_WORD0BITS;
sfr volatile typeMPU_RGD8_WORD0BITS MPU_RGD8_WORD0bits absolute 0x4000D480;

 typedef struct tagMPU_RGD9_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD9_WORD0BITS;
sfr volatile typeMPU_RGD9_WORD0BITS MPU_RGD9_WORD0bits absolute 0x4000D490;

 typedef struct tagMPU_RGD10_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD10_WORD0BITS;
sfr volatile typeMPU_RGD10_WORD0BITS MPU_RGD10_WORD0bits absolute 0x4000D4A0;

 typedef struct tagMPU_RGD11_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD11_WORD0BITS;
sfr volatile typeMPU_RGD11_WORD0BITS MPU_RGD11_WORD0bits absolute 0x4000D4B0;

 typedef struct tagMPU_RGD0_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD0_WORD1BITS;
sfr volatile typeMPU_RGD0_WORD1BITS MPU_RGD0_WORD1bits absolute 0x4000D404;

 typedef struct tagMPU_RGD1_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD1_WORD1BITS;
sfr volatile typeMPU_RGD1_WORD1BITS MPU_RGD1_WORD1bits absolute 0x4000D414;

 typedef struct tagMPU_RGD2_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD2_WORD1BITS;
sfr volatile typeMPU_RGD2_WORD1BITS MPU_RGD2_WORD1bits absolute 0x4000D424;

 typedef struct tagMPU_RGD3_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD3_WORD1BITS;
sfr volatile typeMPU_RGD3_WORD1BITS MPU_RGD3_WORD1bits absolute 0x4000D434;

 typedef struct tagMPU_RGD4_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD4_WORD1BITS;
sfr volatile typeMPU_RGD4_WORD1BITS MPU_RGD4_WORD1bits absolute 0x4000D444;

 typedef struct tagMPU_RGD5_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD5_WORD1BITS;
sfr volatile typeMPU_RGD5_WORD1BITS MPU_RGD5_WORD1bits absolute 0x4000D454;

 typedef struct tagMPU_RGD6_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD6_WORD1BITS;
sfr volatile typeMPU_RGD6_WORD1BITS MPU_RGD6_WORD1bits absolute 0x4000D464;

 typedef struct tagMPU_RGD7_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD7_WORD1BITS;
sfr volatile typeMPU_RGD7_WORD1BITS MPU_RGD7_WORD1bits absolute 0x4000D474;

 typedef struct tagMPU_RGD8_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD8_WORD1BITS;
sfr volatile typeMPU_RGD8_WORD1BITS MPU_RGD8_WORD1bits absolute 0x4000D484;

 typedef struct tagMPU_RGD9_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD9_WORD1BITS;
sfr volatile typeMPU_RGD9_WORD1BITS MPU_RGD9_WORD1bits absolute 0x4000D494;

 typedef struct tagMPU_RGD10_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD10_WORD1BITS;
sfr volatile typeMPU_RGD10_WORD1BITS MPU_RGD10_WORD1bits absolute 0x4000D4A4;

 typedef struct tagMPU_RGD11_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD11_WORD1BITS;
sfr volatile typeMPU_RGD11_WORD1BITS MPU_RGD11_WORD1bits absolute 0x4000D4B4;

 typedef struct tagMPU_RGD0_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD0_WORD2BITS;
sfr volatile typeMPU_RGD0_WORD2BITS MPU_RGD0_WORD2bits absolute 0x4000D408;

 typedef struct tagMPU_RGD1_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD1_WORD2BITS;
sfr volatile typeMPU_RGD1_WORD2BITS MPU_RGD1_WORD2bits absolute 0x4000D418;

 typedef struct tagMPU_RGD2_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD2_WORD2BITS;
sfr volatile typeMPU_RGD2_WORD2BITS MPU_RGD2_WORD2bits absolute 0x4000D428;

 typedef struct tagMPU_RGD3_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD3_WORD2BITS;
sfr volatile typeMPU_RGD3_WORD2BITS MPU_RGD3_WORD2bits absolute 0x4000D438;

 typedef struct tagMPU_RGD4_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD4_WORD2BITS;
sfr volatile typeMPU_RGD4_WORD2BITS MPU_RGD4_WORD2bits absolute 0x4000D448;

 typedef struct tagMPU_RGD5_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD5_WORD2BITS;
sfr volatile typeMPU_RGD5_WORD2BITS MPU_RGD5_WORD2bits absolute 0x4000D458;

 typedef struct tagMPU_RGD6_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD6_WORD2BITS;
sfr volatile typeMPU_RGD6_WORD2BITS MPU_RGD6_WORD2bits absolute 0x4000D468;

 typedef struct tagMPU_RGD7_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD7_WORD2BITS;
sfr volatile typeMPU_RGD7_WORD2BITS MPU_RGD7_WORD2bits absolute 0x4000D478;

 typedef struct tagMPU_RGD8_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD8_WORD2BITS;
sfr volatile typeMPU_RGD8_WORD2BITS MPU_RGD8_WORD2bits absolute 0x4000D488;

 typedef struct tagMPU_RGD9_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD9_WORD2BITS;
sfr volatile typeMPU_RGD9_WORD2BITS MPU_RGD9_WORD2bits absolute 0x4000D498;

 typedef struct tagMPU_RGD10_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD10_WORD2BITS;
sfr volatile typeMPU_RGD10_WORD2BITS MPU_RGD10_WORD2bits absolute 0x4000D4A8;

 typedef struct tagMPU_RGD11_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD11_WORD2BITS;
sfr volatile typeMPU_RGD11_WORD2BITS MPU_RGD11_WORD2bits absolute 0x4000D4B8;

 typedef struct tagMPU_RGD0_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD0_WORD3BITS;
sfr volatile typeMPU_RGD0_WORD3BITS MPU_RGD0_WORD3bits absolute 0x4000D40C;

 typedef struct tagMPU_RGD1_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD1_WORD3BITS;
sfr volatile typeMPU_RGD1_WORD3BITS MPU_RGD1_WORD3bits absolute 0x4000D41C;

 typedef struct tagMPU_RGD2_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD2_WORD3BITS;
sfr volatile typeMPU_RGD2_WORD3BITS MPU_RGD2_WORD3bits absolute 0x4000D42C;

 typedef struct tagMPU_RGD3_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD3_WORD3BITS;
sfr volatile typeMPU_RGD3_WORD3BITS MPU_RGD3_WORD3bits absolute 0x4000D43C;

 typedef struct tagMPU_RGD4_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD4_WORD3BITS;
sfr volatile typeMPU_RGD4_WORD3BITS MPU_RGD4_WORD3bits absolute 0x4000D44C;

 typedef struct tagMPU_RGD5_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD5_WORD3BITS;
sfr volatile typeMPU_RGD5_WORD3BITS MPU_RGD5_WORD3bits absolute 0x4000D45C;

 typedef struct tagMPU_RGD6_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD6_WORD3BITS;
sfr volatile typeMPU_RGD6_WORD3BITS MPU_RGD6_WORD3bits absolute 0x4000D46C;

 typedef struct tagMPU_RGD7_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD7_WORD3BITS;
sfr volatile typeMPU_RGD7_WORD3BITS MPU_RGD7_WORD3bits absolute 0x4000D47C;

 typedef struct tagMPU_RGD8_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD8_WORD3BITS;
sfr volatile typeMPU_RGD8_WORD3BITS MPU_RGD8_WORD3bits absolute 0x4000D48C;

 typedef struct tagMPU_RGD9_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD9_WORD3BITS;
sfr volatile typeMPU_RGD9_WORD3BITS MPU_RGD9_WORD3bits absolute 0x4000D49C;

 typedef struct tagMPU_RGD10_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD10_WORD3BITS;
sfr volatile typeMPU_RGD10_WORD3BITS MPU_RGD10_WORD3bits absolute 0x4000D4AC;

 typedef struct tagMPU_RGD11_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD11_WORD3BITS;
sfr volatile typeMPU_RGD11_WORD3BITS MPU_RGD11_WORD3bits absolute 0x4000D4BC;

 typedef struct tagMPU_RGDAAC0BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC0BITS;
sfr volatile typeMPU_RGDAAC0BITS MPU_RGDAAC0bits absolute 0x4000D800;

 typedef struct tagMPU_RGDAAC1BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC1BITS;
sfr volatile typeMPU_RGDAAC1BITS MPU_RGDAAC1bits absolute 0x4000D804;

 typedef struct tagMPU_RGDAAC2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC2BITS;
sfr volatile typeMPU_RGDAAC2BITS MPU_RGDAAC2bits absolute 0x4000D808;

 typedef struct tagMPU_RGDAAC3BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC3BITS;
sfr volatile typeMPU_RGDAAC3BITS MPU_RGDAAC3bits absolute 0x4000D80C;

 typedef struct tagMPU_RGDAAC4BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC4BITS;
sfr volatile typeMPU_RGDAAC4BITS MPU_RGDAAC4bits absolute 0x4000D810;

 typedef struct tagMPU_RGDAAC5BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC5BITS;
sfr volatile typeMPU_RGDAAC5BITS MPU_RGDAAC5bits absolute 0x4000D814;

 typedef struct tagMPU_RGDAAC6BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC6BITS;
sfr volatile typeMPU_RGDAAC6BITS MPU_RGDAAC6bits absolute 0x4000D818;

 typedef struct tagMPU_RGDAAC7BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC7BITS;
sfr volatile typeMPU_RGDAAC7BITS MPU_RGDAAC7bits absolute 0x4000D81C;

 typedef struct tagMPU_RGDAAC8BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC8BITS;
sfr volatile typeMPU_RGDAAC8BITS MPU_RGDAAC8bits absolute 0x4000D820;

 typedef struct tagMPU_RGDAAC9BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC9BITS;
sfr volatile typeMPU_RGDAAC9BITS MPU_RGDAAC9bits absolute 0x4000D824;

 typedef struct tagMPU_RGDAAC10BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC10BITS;
sfr volatile typeMPU_RGDAAC10BITS MPU_RGDAAC10bits absolute 0x4000D828;

 typedef struct tagMPU_RGDAAC11BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC11BITS;
sfr volatile typeMPU_RGDAAC11BITS MPU_RGDAAC11bits absolute 0x4000D82C;

 typedef struct tagFMC_PFAPRBITS {
  union {
    struct {
      unsigned M0AP : 2;
      unsigned M1AP : 2;
      unsigned M2AP : 2;
      unsigned M3AP : 2;
      unsigned : 8;
      unsigned M0PFD : 1;
      unsigned M1PFD : 1;
      unsigned M2PFD : 1;
      unsigned M3PFD : 1;
      unsigned : 12;
    };
  };
} typeFMC_PFAPRBITS;
sfr volatile typeFMC_PFAPRBITS FMC_PFAPRbits absolute 0x4001F000;

 typedef struct tagFMC_PFB0CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned B0IPE : 1;
      unsigned B0DPE : 1;
      unsigned : 14;
      unsigned B0MW : 2;
      unsigned S_INV : 1;
      unsigned : 8;
      unsigned B0RWSC : 4;
    };
  };
} typeFMC_PFB0CRBITS;
sfr volatile typeFMC_PFB0CRBITS FMC_PFB0CRbits absolute 0x4001F004;

 typedef struct tagFTFE_FSTATBITS {
  union {
    struct {
      unsigned MGSTAT0 : 1;
      unsigned : 3;
      unsigned FPVIOL : 1;
      unsigned ACCERR : 1;
      unsigned RDCOLERR : 1;
      unsigned CCIF : 1;
    };
  };
} typeFTFE_FSTATBITS;
sfr volatile typeFTFE_FSTATBITS FTFE_FSTATbits absolute 0x40020000;

 typedef struct tagFTFE_FCNFGBITS {
  union {
    struct {
      unsigned EEERDY : 1;
      unsigned RAMRDY : 1;
      unsigned PFLSH : 1;
      unsigned : 1;
      unsigned ERSSUSP : 1;
      unsigned ERSAREQ : 1;
      unsigned RDCOLLIE : 1;
      unsigned CCIE : 1;
    };
  };
} typeFTFE_FCNFGBITS;
sfr volatile typeFTFE_FCNFGBITS FTFE_FCNFGbits absolute 0x40020001;

 typedef struct tagFTFE_FSECBITS {
  union {
    struct {
      unsigned SEC : 2;
      unsigned FSLACC : 2;
      unsigned MEEN : 2;
      unsigned KEYEN : 2;
    };
  };
} typeFTFE_FSECBITS;
sfr volatile typeFTFE_FSECBITS FTFE_FSECbits absolute 0x40020002;

 typedef struct tagFTFE_FOPTBITS {
  union {
    struct {
      unsigned OPT : 8;
    };
  };
} typeFTFE_FOPTBITS;
sfr volatile typeFTFE_FOPTBITS FTFE_FOPTbits absolute 0x40020003;

 typedef struct tagFTFE_FCCOB3BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB3BITS;
sfr volatile typeFTFE_FCCOB3BITS FTFE_FCCOB3bits absolute 0x40020004;

 typedef struct tagFTFE_FCCOB2BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB2BITS;
sfr volatile typeFTFE_FCCOB2BITS FTFE_FCCOB2bits absolute 0x40020005;

 typedef struct tagFTFE_FCCOB1BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB1BITS;
sfr volatile typeFTFE_FCCOB1BITS FTFE_FCCOB1bits absolute 0x40020006;

 typedef struct tagFTFE_FCCOB0BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB0BITS;
sfr volatile typeFTFE_FCCOB0BITS FTFE_FCCOB0bits absolute 0x40020007;

 typedef struct tagFTFE_FCCOB7BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB7BITS;
sfr volatile typeFTFE_FCCOB7BITS FTFE_FCCOB7bits absolute 0x40020008;

 typedef struct tagFTFE_FCCOB6BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB6BITS;
sfr volatile typeFTFE_FCCOB6BITS FTFE_FCCOB6bits absolute 0x40020009;

 typedef struct tagFTFE_FCCOB5BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB5BITS;
sfr volatile typeFTFE_FCCOB5BITS FTFE_FCCOB5bits absolute 0x4002000A;

 typedef struct tagFTFE_FCCOB4BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB4BITS;
sfr volatile typeFTFE_FCCOB4BITS FTFE_FCCOB4bits absolute 0x4002000B;

 typedef struct tagFTFE_FCCOBBBITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOBBBITS;
sfr volatile typeFTFE_FCCOBBBITS FTFE_FCCOBBbits absolute 0x4002000C;

 typedef struct tagFTFE_FCCOBABITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOBABITS;
sfr volatile typeFTFE_FCCOBABITS FTFE_FCCOBAbits absolute 0x4002000D;

 typedef struct tagFTFE_FCCOB9BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB9BITS;
sfr volatile typeFTFE_FCCOB9BITS FTFE_FCCOB9bits absolute 0x4002000E;

 typedef struct tagFTFE_FCCOB8BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFE_FCCOB8BITS;
sfr volatile typeFTFE_FCCOB8BITS FTFE_FCCOB8bits absolute 0x4002000F;

 typedef struct tagFTFE_FPROT3BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFE_FPROT3BITS;
sfr volatile typeFTFE_FPROT3BITS FTFE_FPROT3bits absolute 0x40020010;

 typedef struct tagFTFE_FPROT2BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFE_FPROT2BITS;
sfr volatile typeFTFE_FPROT2BITS FTFE_FPROT2bits absolute 0x40020011;

 typedef struct tagFTFE_FPROT1BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFE_FPROT1BITS;
sfr volatile typeFTFE_FPROT1BITS FTFE_FPROT1bits absolute 0x40020012;

 typedef struct tagFTFE_FPROT0BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFE_FPROT0BITS;
sfr volatile typeFTFE_FPROT0BITS FTFE_FPROT0bits absolute 0x40020013;

 typedef struct tagDMAMUX_CHCFG0BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG0BITS;
sfr volatile typeDMAMUX_CHCFG0BITS DMAMUX_CHCFG0bits absolute 0x40021000;

 typedef struct tagDMAMUX_CHCFG1BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG1BITS;
sfr volatile typeDMAMUX_CHCFG1BITS DMAMUX_CHCFG1bits absolute 0x40021001;

 typedef struct tagDMAMUX_CHCFG2BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG2BITS;
sfr volatile typeDMAMUX_CHCFG2BITS DMAMUX_CHCFG2bits absolute 0x40021002;

 typedef struct tagDMAMUX_CHCFG3BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG3BITS;
sfr volatile typeDMAMUX_CHCFG3BITS DMAMUX_CHCFG3bits absolute 0x40021003;

 typedef struct tagDMAMUX_CHCFG4BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG4BITS;
sfr volatile typeDMAMUX_CHCFG4BITS DMAMUX_CHCFG4bits absolute 0x40021004;

 typedef struct tagDMAMUX_CHCFG5BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG5BITS;
sfr volatile typeDMAMUX_CHCFG5BITS DMAMUX_CHCFG5bits absolute 0x40021005;

 typedef struct tagDMAMUX_CHCFG6BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG6BITS;
sfr volatile typeDMAMUX_CHCFG6BITS DMAMUX_CHCFG6bits absolute 0x40021006;

 typedef struct tagDMAMUX_CHCFG7BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG7BITS;
sfr volatile typeDMAMUX_CHCFG7BITS DMAMUX_CHCFG7bits absolute 0x40021007;

 typedef struct tagDMAMUX_CHCFG8BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG8BITS;
sfr volatile typeDMAMUX_CHCFG8BITS DMAMUX_CHCFG8bits absolute 0x40021008;

 typedef struct tagDMAMUX_CHCFG9BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG9BITS;
sfr volatile typeDMAMUX_CHCFG9BITS DMAMUX_CHCFG9bits absolute 0x40021009;

 typedef struct tagDMAMUX_CHCFG10BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG10BITS;
sfr volatile typeDMAMUX_CHCFG10BITS DMAMUX_CHCFG10bits absolute 0x4002100A;

 typedef struct tagDMAMUX_CHCFG11BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG11BITS;
sfr volatile typeDMAMUX_CHCFG11BITS DMAMUX_CHCFG11bits absolute 0x4002100B;

 typedef struct tagDMAMUX_CHCFG12BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG12BITS;
sfr volatile typeDMAMUX_CHCFG12BITS DMAMUX_CHCFG12bits absolute 0x4002100C;

 typedef struct tagDMAMUX_CHCFG13BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG13BITS;
sfr volatile typeDMAMUX_CHCFG13BITS DMAMUX_CHCFG13bits absolute 0x4002100D;

 typedef struct tagDMAMUX_CHCFG14BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG14BITS;
sfr volatile typeDMAMUX_CHCFG14BITS DMAMUX_CHCFG14bits absolute 0x4002100E;

 typedef struct tagDMAMUX_CHCFG15BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG15BITS;
sfr volatile typeDMAMUX_CHCFG15BITS DMAMUX_CHCFG15bits absolute 0x4002100F;

 typedef struct tagDMAMUX_CHCFG16BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG16BITS;
sfr volatile typeDMAMUX_CHCFG16BITS DMAMUX_CHCFG16bits absolute 0x40021010;

 typedef struct tagDMAMUX_CHCFG17BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG17BITS;
sfr volatile typeDMAMUX_CHCFG17BITS DMAMUX_CHCFG17bits absolute 0x40021011;

 typedef struct tagDMAMUX_CHCFG18BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG18BITS;
sfr volatile typeDMAMUX_CHCFG18BITS DMAMUX_CHCFG18bits absolute 0x40021012;

 typedef struct tagDMAMUX_CHCFG19BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG19BITS;
sfr volatile typeDMAMUX_CHCFG19BITS DMAMUX_CHCFG19bits absolute 0x40021013;

 typedef struct tagDMAMUX_CHCFG20BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG20BITS;
sfr volatile typeDMAMUX_CHCFG20BITS DMAMUX_CHCFG20bits absolute 0x40021014;

 typedef struct tagDMAMUX_CHCFG21BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG21BITS;
sfr volatile typeDMAMUX_CHCFG21BITS DMAMUX_CHCFG21bits absolute 0x40021015;

 typedef struct tagDMAMUX_CHCFG22BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG22BITS;
sfr volatile typeDMAMUX_CHCFG22BITS DMAMUX_CHCFG22bits absolute 0x40021016;

 typedef struct tagDMAMUX_CHCFG23BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG23BITS;
sfr volatile typeDMAMUX_CHCFG23BITS DMAMUX_CHCFG23bits absolute 0x40021017;

 typedef struct tagDMAMUX_CHCFG24BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG24BITS;
sfr volatile typeDMAMUX_CHCFG24BITS DMAMUX_CHCFG24bits absolute 0x40021018;

 typedef struct tagDMAMUX_CHCFG25BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG25BITS;
sfr volatile typeDMAMUX_CHCFG25BITS DMAMUX_CHCFG25bits absolute 0x40021019;

 typedef struct tagDMAMUX_CHCFG26BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG26BITS;
sfr volatile typeDMAMUX_CHCFG26BITS DMAMUX_CHCFG26bits absolute 0x4002101A;

 typedef struct tagDMAMUX_CHCFG27BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG27BITS;
sfr volatile typeDMAMUX_CHCFG27BITS DMAMUX_CHCFG27bits absolute 0x4002101B;

 typedef struct tagDMAMUX_CHCFG28BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG28BITS;
sfr volatile typeDMAMUX_CHCFG28BITS DMAMUX_CHCFG28bits absolute 0x4002101C;

 typedef struct tagDMAMUX_CHCFG29BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG29BITS;
sfr volatile typeDMAMUX_CHCFG29BITS DMAMUX_CHCFG29bits absolute 0x4002101D;

 typedef struct tagDMAMUX_CHCFG30BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG30BITS;
sfr volatile typeDMAMUX_CHCFG30BITS DMAMUX_CHCFG30bits absolute 0x4002101E;

 typedef struct tagDMAMUX_CHCFG31BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG31BITS;
sfr volatile typeDMAMUX_CHCFG31BITS DMAMUX_CHCFG31bits absolute 0x4002101F;

 typedef struct tagCAN0_MCRBITS {
  union {
    struct {
      unsigned MAXMB : 7;
      unsigned : 1;
      unsigned IDAM : 2;
      unsigned : 2;
      unsigned AEN : 1;
      unsigned LPRIOEN : 1;
      unsigned : 1;
      unsigned DMA_ : 1;
      unsigned IRMQ : 1;
      unsigned SRXDIS : 1;
      unsigned DOZE : 1;
      unsigned WAKSRC : 1;
      unsigned LPMACK : 1;
      unsigned WRNEN : 1;
      unsigned SLFWAK : 1;
      unsigned SUPV : 1;
      unsigned FRZACK : 1;
      unsigned SOFTRST : 1;
      unsigned WAKMSK : 1;
      unsigned NOTRDY : 1;
      unsigned HALT : 1;
      unsigned RFEN : 1;
      unsigned FRZ : 1;
      unsigned MDIS : 1;
    };
  };
} typeCAN0_MCRBITS;
sfr volatile typeCAN0_MCRBITS CAN0_MCRbits absolute 0x40024000;

 typedef struct tagCAN0_CTRL1BITS {
  union {
    struct {
      unsigned PROPSEG : 3;
      unsigned LOM : 1;
      unsigned LBUF : 1;
      unsigned TSYN : 1;
      unsigned BOFFREC : 1;
      unsigned SMP : 1;
      unsigned : 2;
      unsigned RWRNMSK : 1;
      unsigned TWRNMSK : 1;
      unsigned LPB : 1;
      unsigned CLKSRC : 1;
      unsigned ERRMSK : 1;
      unsigned BOFFMSK : 1;
      unsigned PSEG2 : 3;
      unsigned PSEG1 : 3;
      unsigned RJW : 2;
      unsigned PRESDIV : 8;
    };
  };
} typeCAN0_CTRL1BITS;
sfr volatile typeCAN0_CTRL1BITS CAN0_CTRL1bits absolute 0x40024004;

 typedef struct tagCAN0_TIMERBITS {
  union {
    struct {
      unsigned TIMER : 16;
      unsigned : 16;
    };
  };
} typeCAN0_TIMERBITS;
sfr volatile typeCAN0_TIMERBITS CAN0_TIMERbits absolute 0x40024008;

 typedef struct tagCAN0_RXMGMASKBITS {
  union {
    struct {
      unsigned MG0 : 1;
      unsigned MG1 : 1;
      unsigned MG2 : 1;
      unsigned MG3 : 1;
      unsigned MG4 : 1;
      unsigned MG5 : 1;
      unsigned MG6 : 1;
      unsigned MG7 : 1;
      unsigned MG8 : 1;
      unsigned MG9 : 1;
      unsigned MG10 : 1;
      unsigned MG11 : 1;
      unsigned MG12 : 1;
      unsigned MG13 : 1;
      unsigned MG14 : 1;
      unsigned MG15 : 1;
      unsigned MG16 : 1;
      unsigned MG17 : 1;
      unsigned MG18 : 1;
      unsigned MG19 : 1;
      unsigned MG20 : 1;
      unsigned MG21 : 1;
      unsigned MG22 : 1;
      unsigned MG23 : 1;
      unsigned MG24 : 1;
      unsigned MG25 : 1;
      unsigned MG26 : 1;
      unsigned MG27 : 1;
      unsigned MG28 : 1;
      unsigned MG29 : 1;
      unsigned MG30 : 1;
      unsigned MG31 : 1;
    };
  };
} typeCAN0_RXMGMASKBITS;
sfr volatile typeCAN0_RXMGMASKBITS CAN0_RXMGMASKbits absolute 0x40024010;

 typedef struct tagCAN0_RX14MASKBITS {
  union {
    struct {
      unsigned RX14M0 : 1;
      unsigned RX14M1 : 1;
      unsigned RX14M2 : 1;
      unsigned RX14M3 : 1;
      unsigned RX14M4 : 1;
      unsigned RX14M5 : 1;
      unsigned RX14M6 : 1;
      unsigned RX14M7 : 1;
      unsigned RX14M8 : 1;
      unsigned RX14M9 : 1;
      unsigned RX14M10 : 1;
      unsigned RX14M11 : 1;
      unsigned RX14M12 : 1;
      unsigned RX14M13 : 1;
      unsigned RX14M14 : 1;
      unsigned RX14M15 : 1;
      unsigned RX14M16 : 1;
      unsigned RX14M17 : 1;
      unsigned RX14M18 : 1;
      unsigned RX14M19 : 1;
      unsigned RX14M20 : 1;
      unsigned RX14M21 : 1;
      unsigned RX14M22 : 1;
      unsigned RX14M23 : 1;
      unsigned RX14M24 : 1;
      unsigned RX14M25 : 1;
      unsigned RX14M26 : 1;
      unsigned RX14M27 : 1;
      unsigned RX14M28 : 1;
      unsigned RX14M29 : 1;
      unsigned RX14M30 : 1;
      unsigned RX14M31 : 1;
    };
  };
} typeCAN0_RX14MASKBITS;
sfr volatile typeCAN0_RX14MASKBITS CAN0_RX14MASKbits absolute 0x40024014;

 typedef struct tagCAN0_RX15MASKBITS {
  union {
    struct {
      unsigned RX15M0 : 1;
      unsigned RX15M1 : 1;
      unsigned RX15M2 : 1;
      unsigned RX15M3 : 1;
      unsigned RX15M4 : 1;
      unsigned RX15M5 : 1;
      unsigned RX15M6 : 1;
      unsigned RX15M7 : 1;
      unsigned RX15M8 : 1;
      unsigned RX15M9 : 1;
      unsigned RX15M10 : 1;
      unsigned RX15M11 : 1;
      unsigned RX15M12 : 1;
      unsigned RX15M13 : 1;
      unsigned RX15M14 : 1;
      unsigned RX15M15 : 1;
      unsigned RX15M16 : 1;
      unsigned RX15M17 : 1;
      unsigned RX15M18 : 1;
      unsigned RX15M19 : 1;
      unsigned RX15M20 : 1;
      unsigned RX15M21 : 1;
      unsigned RX15M22 : 1;
      unsigned RX15M23 : 1;
      unsigned RX15M24 : 1;
      unsigned RX15M25 : 1;
      unsigned RX15M26 : 1;
      unsigned RX15M27 : 1;
      unsigned RX15M28 : 1;
      unsigned RX15M29 : 1;
      unsigned RX15M30 : 1;
      unsigned RX15M31 : 1;
    };
  };
} typeCAN0_RX15MASKBITS;
sfr volatile typeCAN0_RX15MASKBITS CAN0_RX15MASKbits absolute 0x40024018;

 typedef struct tagCAN0_ECRBITS {
  union {
    struct {
      unsigned TXERRCNT : 8;
      unsigned RXERRCNT : 8;
      unsigned : 16;
    };
  };
} typeCAN0_ECRBITS;
sfr volatile typeCAN0_ECRBITS CAN0_ECRbits absolute 0x4002401C;

 typedef struct tagCAN0_ESR1BITS {
  union {
    struct {
      unsigned WAKINT : 1;
      unsigned ERRINT : 1;
      unsigned BOFFINT : 1;
      unsigned RX_ : 1;
      unsigned FLTCONF : 2;
      unsigned TX : 1;
      unsigned IDLE : 1;
      unsigned RXWRN : 1;
      unsigned TXWRN : 1;
      unsigned STFERR : 1;
      unsigned FRMERR : 1;
      unsigned CRCERR : 1;
      unsigned ACKERR : 1;
      unsigned BIT0ERR : 1;
      unsigned BIT1ERR : 1;
      unsigned RWRNINT : 1;
      unsigned TWRNINT : 1;
      unsigned SYNCH : 1;
      unsigned BOFFDONEINT : 1;
      unsigned : 1;
      unsigned ERROVR : 1;
      unsigned : 10;
    };
  };
} typeCAN0_ESR1BITS;
sfr volatile typeCAN0_ESR1BITS CAN0_ESR1bits absolute 0x40024020;

 typedef struct tagCAN0_IMASK1BITS {
  union {
    struct {
      unsigned BUF31TO0M0 : 1;
      unsigned BUF31TO0M1 : 1;
      unsigned BUF31TO0M2 : 1;
      unsigned BUF31TO0M3 : 1;
      unsigned BUF31TO0M4 : 1;
      unsigned BUF31TO0M5 : 1;
      unsigned BUF31TO0M6 : 1;
      unsigned BUF31TO0M7 : 1;
      unsigned BUF31TO0M8 : 1;
      unsigned BUF31TO0M9 : 1;
      unsigned BUF31TO0M10 : 1;
      unsigned BUF31TO0M11 : 1;
      unsigned BUF31TO0M12 : 1;
      unsigned BUF31TO0M13 : 1;
      unsigned BUF31TO0M14 : 1;
      unsigned BUF31TO0M15 : 1;
      unsigned BUF31TO0M16 : 1;
      unsigned BUF31TO0M17 : 1;
      unsigned BUF31TO0M18 : 1;
      unsigned BUF31TO0M19 : 1;
      unsigned BUF31TO0M20 : 1;
      unsigned BUF31TO0M21 : 1;
      unsigned BUF31TO0M22 : 1;
      unsigned BUF31TO0M23 : 1;
      unsigned BUF31TO0M24 : 1;
      unsigned BUF31TO0M25 : 1;
      unsigned BUF31TO0M26 : 1;
      unsigned BUF31TO0M27 : 1;
      unsigned BUF31TO0M28 : 1;
      unsigned BUF31TO0M29 : 1;
      unsigned BUF31TO0M30 : 1;
      unsigned BUF31TO0M31 : 1;
    };
  };
} typeCAN0_IMASK1BITS;
sfr volatile typeCAN0_IMASK1BITS CAN0_IMASK1bits absolute 0x40024028;

 typedef struct tagCAN0_IFLAG1BITS {
  union {
    struct {
      unsigned BUF0I : 1;
      unsigned BUF4TO1I0 : 1;
      unsigned BUF4TO1I1 : 1;
      unsigned BUF4TO1I2 : 1;
      unsigned BUF4TO1I3 : 1;
      unsigned BUF5I : 1;
      unsigned BUF6I : 1;
      unsigned BUF7I : 1;
      unsigned BUF31TO8I0 : 1;
      unsigned BUF31TO8I1 : 1;
      unsigned BUF31TO8I2 : 1;
      unsigned BUF31TO8I3 : 1;
      unsigned BUF31TO8I4 : 1;
      unsigned BUF31TO8I5 : 1;
      unsigned BUF31TO8I6 : 1;
      unsigned BUF31TO8I7 : 1;
      unsigned BUF31TO8I8 : 1;
      unsigned BUF31TO8I9 : 1;
      unsigned BUF31TO8I10 : 1;
      unsigned BUF31TO8I11 : 1;
      unsigned BUF31TO8I12 : 1;
      unsigned BUF31TO8I13 : 1;
      unsigned BUF31TO8I14 : 1;
      unsigned BUF31TO8I15 : 1;
      unsigned BUF31TO8I16 : 1;
      unsigned BUF31TO8I17 : 1;
      unsigned BUF31TO8I18 : 1;
      unsigned BUF31TO8I19 : 1;
      unsigned BUF31TO8I20 : 1;
      unsigned BUF31TO8I21 : 1;
      unsigned BUF31TO8I22 : 1;
      unsigned BUF31TO8I23 : 1;
    };
  };
} typeCAN0_IFLAG1BITS;
sfr volatile typeCAN0_IFLAG1BITS CAN0_IFLAG1bits absolute 0x40024030;

 typedef struct tagCAN0_CTRL2BITS {
  union {
    struct {
      unsigned : 16;
      unsigned EACEN : 1;
      unsigned RRS : 1;
      unsigned MRP : 1;
      unsigned TASD : 5;
      unsigned RFFN : 4;
      unsigned : 2;
      unsigned BOFFDONEMSK : 1;
      unsigned : 1;
    };
  };
} typeCAN0_CTRL2BITS;
sfr volatile typeCAN0_CTRL2BITS CAN0_CTRL2bits absolute 0x40024034;

 typedef struct tagCAN0_ESR2BITS {
  union {
    struct {
      unsigned : 13;
      unsigned IMB : 1;
      unsigned VPS : 1;
      unsigned : 1;
      unsigned LPTM : 7;
      unsigned : 9;
    };
  };
} typeCAN0_ESR2BITS;
sfr volatile typeCAN0_ESR2BITS CAN0_ESR2bits absolute 0x40024038;

 typedef struct tagCAN0_CRCRBITS {
  union {
    struct {
      unsigned TXCRC : 15;
      unsigned : 1;
      unsigned MBCRC : 7;
      unsigned : 9;
    };
  };
} typeCAN0_CRCRBITS;
sfr volatile typeCAN0_CRCRBITS CAN0_CRCRbits absolute 0x40024044;

 typedef struct tagCAN0_RXFGMASKBITS {
  union {
    struct {
      unsigned FGM0 : 1;
      unsigned FGM1 : 1;
      unsigned FGM2 : 1;
      unsigned FGM3 : 1;
      unsigned FGM4 : 1;
      unsigned FGM5 : 1;
      unsigned FGM6 : 1;
      unsigned FGM7 : 1;
      unsigned FGM8 : 1;
      unsigned FGM9 : 1;
      unsigned FGM10 : 1;
      unsigned FGM11 : 1;
      unsigned FGM12 : 1;
      unsigned FGM13 : 1;
      unsigned FGM14 : 1;
      unsigned FGM15 : 1;
      unsigned FGM16 : 1;
      unsigned FGM17 : 1;
      unsigned FGM18 : 1;
      unsigned FGM19 : 1;
      unsigned FGM20 : 1;
      unsigned FGM21 : 1;
      unsigned FGM22 : 1;
      unsigned FGM23 : 1;
      unsigned FGM24 : 1;
      unsigned FGM25 : 1;
      unsigned FGM26 : 1;
      unsigned FGM27 : 1;
      unsigned FGM28 : 1;
      unsigned FGM29 : 1;
      unsigned FGM30 : 1;
      unsigned FGM31 : 1;
    };
  };
} typeCAN0_RXFGMASKBITS;
sfr volatile typeCAN0_RXFGMASKBITS CAN0_RXFGMASKbits absolute 0x40024048;

 typedef struct tagCAN0_RXFIRBITS {
  union {
    struct {
      unsigned IDHIT : 9;
      unsigned : 23;
    };
  };
} typeCAN0_RXFIRBITS;
sfr volatile typeCAN0_RXFIRBITS CAN0_RXFIRbits absolute 0x4002404C;

 typedef struct tagCAN0_CBTBITS {
  union {
    struct {
      unsigned EPSEG2 : 5;
      unsigned EPSEG1 : 5;
      unsigned EPROPSEG : 6;
      unsigned ERJW : 4;
      unsigned : 1;
      unsigned EPRESDIV : 10;
      unsigned BTF : 1;
    };
  };
} typeCAN0_CBTBITS;
sfr volatile typeCAN0_CBTBITS CAN0_CBTbits absolute 0x40024050;

 typedef struct tagCAN0_CS0BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS0BITS;
sfr volatile typeCAN0_CS0BITS CAN0_CS0bits absolute 0x40024080;

 typedef struct tagCAN0_ID0BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID0BITS;
sfr volatile typeCAN0_ID0BITS CAN0_ID0bits absolute 0x40024084;

 typedef struct tagCAN0_WORD00BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD00BITS;
sfr volatile typeCAN0_WORD00BITS CAN0_WORD00bits absolute 0x40024088;

 typedef struct tagCAN0_WORD10BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD10BITS;
sfr volatile typeCAN0_WORD10BITS CAN0_WORD10bits absolute 0x4002408C;

 typedef struct tagCAN0_CS1BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS1BITS;
sfr volatile typeCAN0_CS1BITS CAN0_CS1bits absolute 0x40024090;

 typedef struct tagCAN0_ID1BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID1BITS;
sfr volatile typeCAN0_ID1BITS CAN0_ID1bits absolute 0x40024094;

 typedef struct tagCAN0_WORD01BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD01BITS;
sfr volatile typeCAN0_WORD01BITS CAN0_WORD01bits absolute 0x40024098;

 typedef struct tagCAN0_WORD11BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD11BITS;
sfr volatile typeCAN0_WORD11BITS CAN0_WORD11bits absolute 0x4002409C;

 typedef struct tagCAN0_CS2BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS2BITS;
sfr volatile typeCAN0_CS2BITS CAN0_CS2bits absolute 0x400240A0;

 typedef struct tagCAN0_ID2BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID2BITS;
sfr volatile typeCAN0_ID2BITS CAN0_ID2bits absolute 0x400240A4;

 typedef struct tagCAN0_WORD02BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD02BITS;
sfr volatile typeCAN0_WORD02BITS CAN0_WORD02bits absolute 0x400240A8;

 typedef struct tagCAN0_WORD12BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD12BITS;
sfr volatile typeCAN0_WORD12BITS CAN0_WORD12bits absolute 0x400240AC;

 typedef struct tagCAN0_CS3BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS3BITS;
sfr volatile typeCAN0_CS3BITS CAN0_CS3bits absolute 0x400240B0;

 typedef struct tagCAN0_ID3BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID3BITS;
sfr volatile typeCAN0_ID3BITS CAN0_ID3bits absolute 0x400240B4;

 typedef struct tagCAN0_WORD03BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD03BITS;
sfr volatile typeCAN0_WORD03BITS CAN0_WORD03bits absolute 0x400240B8;

 typedef struct tagCAN0_WORD13BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD13BITS;
sfr volatile typeCAN0_WORD13BITS CAN0_WORD13bits absolute 0x400240BC;

 typedef struct tagCAN0_CS4BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS4BITS;
sfr volatile typeCAN0_CS4BITS CAN0_CS4bits absolute 0x400240C0;

 typedef struct tagCAN0_ID4BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID4BITS;
sfr volatile typeCAN0_ID4BITS CAN0_ID4bits absolute 0x400240C4;

 typedef struct tagCAN0_WORD04BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD04BITS;
sfr volatile typeCAN0_WORD04BITS CAN0_WORD04bits absolute 0x400240C8;

 typedef struct tagCAN0_WORD14BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD14BITS;
sfr volatile typeCAN0_WORD14BITS CAN0_WORD14bits absolute 0x400240CC;

 typedef struct tagCAN0_CS5BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS5BITS;
sfr volatile typeCAN0_CS5BITS CAN0_CS5bits absolute 0x400240D0;

 typedef struct tagCAN0_ID5BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID5BITS;
sfr volatile typeCAN0_ID5BITS CAN0_ID5bits absolute 0x400240D4;

 typedef struct tagCAN0_WORD05BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD05BITS;
sfr volatile typeCAN0_WORD05BITS CAN0_WORD05bits absolute 0x400240D8;

 typedef struct tagCAN0_WORD15BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD15BITS;
sfr volatile typeCAN0_WORD15BITS CAN0_WORD15bits absolute 0x400240DC;

 typedef struct tagCAN0_CS6BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS6BITS;
sfr volatile typeCAN0_CS6BITS CAN0_CS6bits absolute 0x400240E0;

 typedef struct tagCAN0_ID6BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID6BITS;
sfr volatile typeCAN0_ID6BITS CAN0_ID6bits absolute 0x400240E4;

 typedef struct tagCAN0_WORD06BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD06BITS;
sfr volatile typeCAN0_WORD06BITS CAN0_WORD06bits absolute 0x400240E8;

 typedef struct tagCAN0_WORD16BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD16BITS;
sfr volatile typeCAN0_WORD16BITS CAN0_WORD16bits absolute 0x400240EC;

 typedef struct tagCAN0_CS7BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS7BITS;
sfr volatile typeCAN0_CS7BITS CAN0_CS7bits absolute 0x400240F0;

 typedef struct tagCAN0_ID7BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID7BITS;
sfr volatile typeCAN0_ID7BITS CAN0_ID7bits absolute 0x400240F4;

 typedef struct tagCAN0_WORD07BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD07BITS;
sfr volatile typeCAN0_WORD07BITS CAN0_WORD07bits absolute 0x400240F8;

 typedef struct tagCAN0_WORD17BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD17BITS;
sfr volatile typeCAN0_WORD17BITS CAN0_WORD17bits absolute 0x400240FC;

 typedef struct tagCAN0_CS8BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS8BITS;
sfr volatile typeCAN0_CS8BITS CAN0_CS8bits absolute 0x40024100;

 typedef struct tagCAN0_ID8BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID8BITS;
sfr volatile typeCAN0_ID8BITS CAN0_ID8bits absolute 0x40024104;

 typedef struct tagCAN0_WORD08BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD08BITS;
sfr volatile typeCAN0_WORD08BITS CAN0_WORD08bits absolute 0x40024108;

 typedef struct tagCAN0_WORD18BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD18BITS;
sfr volatile typeCAN0_WORD18BITS CAN0_WORD18bits absolute 0x4002410C;

 typedef struct tagCAN0_CS9BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS9BITS;
sfr volatile typeCAN0_CS9BITS CAN0_CS9bits absolute 0x40024110;

 typedef struct tagCAN0_ID9BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID9BITS;
sfr volatile typeCAN0_ID9BITS CAN0_ID9bits absolute 0x40024114;

 typedef struct tagCAN0_WORD09BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD09BITS;
sfr volatile typeCAN0_WORD09BITS CAN0_WORD09bits absolute 0x40024118;

 typedef struct tagCAN0_WORD19BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD19BITS;
sfr volatile typeCAN0_WORD19BITS CAN0_WORD19bits absolute 0x4002411C;

 typedef struct tagCAN0_CS10BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS10BITS;
sfr volatile typeCAN0_CS10BITS CAN0_CS10bits absolute 0x40024120;

 typedef struct tagCAN0_ID10BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID10BITS;
sfr volatile typeCAN0_ID10BITS CAN0_ID10bits absolute 0x40024124;

 typedef struct tagCAN0_WORD010BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD010BITS;
sfr volatile typeCAN0_WORD010BITS CAN0_WORD010bits absolute 0x40024128;

 typedef struct tagCAN0_WORD110BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD110BITS;
sfr volatile typeCAN0_WORD110BITS CAN0_WORD110bits absolute 0x4002412C;

 typedef struct tagCAN0_CS11BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS11BITS;
sfr volatile typeCAN0_CS11BITS CAN0_CS11bits absolute 0x40024130;

 typedef struct tagCAN0_ID11BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID11BITS;
sfr volatile typeCAN0_ID11BITS CAN0_ID11bits absolute 0x40024134;

 typedef struct tagCAN0_WORD011BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD011BITS;
sfr volatile typeCAN0_WORD011BITS CAN0_WORD011bits absolute 0x40024138;

 typedef struct tagCAN0_WORD111BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD111BITS;
sfr volatile typeCAN0_WORD111BITS CAN0_WORD111bits absolute 0x4002413C;

 typedef struct tagCAN0_CS12BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS12BITS;
sfr volatile typeCAN0_CS12BITS CAN0_CS12bits absolute 0x40024140;

 typedef struct tagCAN0_ID12BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID12BITS;
sfr volatile typeCAN0_ID12BITS CAN0_ID12bits absolute 0x40024144;

 typedef struct tagCAN0_WORD012BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD012BITS;
sfr volatile typeCAN0_WORD012BITS CAN0_WORD012bits absolute 0x40024148;

 typedef struct tagCAN0_WORD112BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD112BITS;
sfr volatile typeCAN0_WORD112BITS CAN0_WORD112bits absolute 0x4002414C;

 typedef struct tagCAN0_CS13BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS13BITS;
sfr volatile typeCAN0_CS13BITS CAN0_CS13bits absolute 0x40024150;

 typedef struct tagCAN0_ID13BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID13BITS;
sfr volatile typeCAN0_ID13BITS CAN0_ID13bits absolute 0x40024154;

 typedef struct tagCAN0_WORD013BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD013BITS;
sfr volatile typeCAN0_WORD013BITS CAN0_WORD013bits absolute 0x40024158;

 typedef struct tagCAN0_WORD113BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD113BITS;
sfr volatile typeCAN0_WORD113BITS CAN0_WORD113bits absolute 0x4002415C;

 typedef struct tagCAN0_CS14BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS14BITS;
sfr volatile typeCAN0_CS14BITS CAN0_CS14bits absolute 0x40024160;

 typedef struct tagCAN0_ID14BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID14BITS;
sfr volatile typeCAN0_ID14BITS CAN0_ID14bits absolute 0x40024164;

 typedef struct tagCAN0_WORD014BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD014BITS;
sfr volatile typeCAN0_WORD014BITS CAN0_WORD014bits absolute 0x40024168;

 typedef struct tagCAN0_WORD114BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD114BITS;
sfr volatile typeCAN0_WORD114BITS CAN0_WORD114bits absolute 0x4002416C;

 typedef struct tagCAN0_CS15BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN0_CS15BITS;
sfr volatile typeCAN0_CS15BITS CAN0_CS15bits absolute 0x40024170;

 typedef struct tagCAN0_ID15BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN0_ID15BITS;
sfr volatile typeCAN0_ID15BITS CAN0_ID15bits absolute 0x40024174;

 typedef struct tagCAN0_WORD015BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN0_WORD015BITS;
sfr volatile typeCAN0_WORD015BITS CAN0_WORD015bits absolute 0x40024178;

 typedef struct tagCAN0_WORD115BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN0_WORD115BITS;
sfr volatile typeCAN0_WORD115BITS CAN0_WORD115bits absolute 0x4002417C;

 typedef struct tagCAN0_RXIMR0BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR0BITS;
sfr volatile typeCAN0_RXIMR0BITS CAN0_RXIMR0bits absolute 0x40024880;

 typedef struct tagCAN0_RXIMR1BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR1BITS;
sfr volatile typeCAN0_RXIMR1BITS CAN0_RXIMR1bits absolute 0x40024884;

 typedef struct tagCAN0_RXIMR2BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR2BITS;
sfr volatile typeCAN0_RXIMR2BITS CAN0_RXIMR2bits absolute 0x40024888;

 typedef struct tagCAN0_RXIMR3BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR3BITS;
sfr volatile typeCAN0_RXIMR3BITS CAN0_RXIMR3bits absolute 0x4002488C;

 typedef struct tagCAN0_RXIMR4BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR4BITS;
sfr volatile typeCAN0_RXIMR4BITS CAN0_RXIMR4bits absolute 0x40024890;

 typedef struct tagCAN0_RXIMR5BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR5BITS;
sfr volatile typeCAN0_RXIMR5BITS CAN0_RXIMR5bits absolute 0x40024894;

 typedef struct tagCAN0_RXIMR6BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR6BITS;
sfr volatile typeCAN0_RXIMR6BITS CAN0_RXIMR6bits absolute 0x40024898;

 typedef struct tagCAN0_RXIMR7BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR7BITS;
sfr volatile typeCAN0_RXIMR7BITS CAN0_RXIMR7bits absolute 0x4002489C;

 typedef struct tagCAN0_RXIMR8BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR8BITS;
sfr volatile typeCAN0_RXIMR8BITS CAN0_RXIMR8bits absolute 0x400248A0;

 typedef struct tagCAN0_RXIMR9BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR9BITS;
sfr volatile typeCAN0_RXIMR9BITS CAN0_RXIMR9bits absolute 0x400248A4;

 typedef struct tagCAN0_RXIMR10BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR10BITS;
sfr volatile typeCAN0_RXIMR10BITS CAN0_RXIMR10bits absolute 0x400248A8;

 typedef struct tagCAN0_RXIMR11BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR11BITS;
sfr volatile typeCAN0_RXIMR11BITS CAN0_RXIMR11bits absolute 0x400248AC;

 typedef struct tagCAN0_RXIMR12BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR12BITS;
sfr volatile typeCAN0_RXIMR12BITS CAN0_RXIMR12bits absolute 0x400248B0;

 typedef struct tagCAN0_RXIMR13BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR13BITS;
sfr volatile typeCAN0_RXIMR13BITS CAN0_RXIMR13bits absolute 0x400248B4;

 typedef struct tagCAN0_RXIMR14BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR14BITS;
sfr volatile typeCAN0_RXIMR14BITS CAN0_RXIMR14bits absolute 0x400248B8;

 typedef struct tagCAN0_RXIMR15BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN0_RXIMR15BITS;
sfr volatile typeCAN0_RXIMR15BITS CAN0_RXIMR15bits absolute 0x400248BC;

 typedef struct tagCAN1_MCRBITS {
  union {
    struct {
      unsigned MAXMB : 7;
      unsigned : 1;
      unsigned IDAM : 2;
      unsigned : 2;
      unsigned AEN : 1;
      unsigned LPRIOEN : 1;
      unsigned : 1;
      unsigned DMA_ : 1;
      unsigned IRMQ : 1;
      unsigned SRXDIS : 1;
      unsigned DOZE : 1;
      unsigned WAKSRC : 1;
      unsigned LPMACK : 1;
      unsigned WRNEN : 1;
      unsigned SLFWAK : 1;
      unsigned SUPV : 1;
      unsigned FRZACK : 1;
      unsigned SOFTRST : 1;
      unsigned WAKMSK : 1;
      unsigned NOTRDY : 1;
      unsigned HALT : 1;
      unsigned RFEN : 1;
      unsigned FRZ : 1;
      unsigned MDIS : 1;
    };
  };
} typeCAN1_MCRBITS;
sfr volatile typeCAN1_MCRBITS CAN1_MCRbits absolute 0x40025000;

 typedef struct tagCAN1_CTRL1BITS {
  union {
    struct {
      unsigned PROPSEG : 3;
      unsigned LOM : 1;
      unsigned LBUF : 1;
      unsigned TSYN : 1;
      unsigned BOFFREC : 1;
      unsigned SMP : 1;
      unsigned : 2;
      unsigned RWRNMSK : 1;
      unsigned TWRNMSK : 1;
      unsigned LPB : 1;
      unsigned CLKSRC : 1;
      unsigned ERRMSK : 1;
      unsigned BOFFMSK : 1;
      unsigned PSEG2 : 3;
      unsigned PSEG1 : 3;
      unsigned RJW : 2;
      unsigned PRESDIV : 8;
    };
  };
} typeCAN1_CTRL1BITS;
sfr volatile typeCAN1_CTRL1BITS CAN1_CTRL1bits absolute 0x40025004;

 typedef struct tagCAN1_TIMERBITS {
  union {
    struct {
      unsigned TIMER : 16;
      unsigned : 16;
    };
  };
} typeCAN1_TIMERBITS;
sfr volatile typeCAN1_TIMERBITS CAN1_TIMERbits absolute 0x40025008;

 typedef struct tagCAN1_RXMGMASKBITS {
  union {
    struct {
      unsigned MG0 : 1;
      unsigned MG1 : 1;
      unsigned MG2 : 1;
      unsigned MG3 : 1;
      unsigned MG4 : 1;
      unsigned MG5 : 1;
      unsigned MG6 : 1;
      unsigned MG7 : 1;
      unsigned MG8 : 1;
      unsigned MG9 : 1;
      unsigned MG10 : 1;
      unsigned MG11 : 1;
      unsigned MG12 : 1;
      unsigned MG13 : 1;
      unsigned MG14 : 1;
      unsigned MG15 : 1;
      unsigned MG16 : 1;
      unsigned MG17 : 1;
      unsigned MG18 : 1;
      unsigned MG19 : 1;
      unsigned MG20 : 1;
      unsigned MG21 : 1;
      unsigned MG22 : 1;
      unsigned MG23 : 1;
      unsigned MG24 : 1;
      unsigned MG25 : 1;
      unsigned MG26 : 1;
      unsigned MG27 : 1;
      unsigned MG28 : 1;
      unsigned MG29 : 1;
      unsigned MG30 : 1;
      unsigned MG31 : 1;
    };
  };
} typeCAN1_RXMGMASKBITS;
sfr volatile typeCAN1_RXMGMASKBITS CAN1_RXMGMASKbits absolute 0x40025010;

 typedef struct tagCAN1_RX14MASKBITS {
  union {
    struct {
      unsigned RX14M0 : 1;
      unsigned RX14M1 : 1;
      unsigned RX14M2 : 1;
      unsigned RX14M3 : 1;
      unsigned RX14M4 : 1;
      unsigned RX14M5 : 1;
      unsigned RX14M6 : 1;
      unsigned RX14M7 : 1;
      unsigned RX14M8 : 1;
      unsigned RX14M9 : 1;
      unsigned RX14M10 : 1;
      unsigned RX14M11 : 1;
      unsigned RX14M12 : 1;
      unsigned RX14M13 : 1;
      unsigned RX14M14 : 1;
      unsigned RX14M15 : 1;
      unsigned RX14M16 : 1;
      unsigned RX14M17 : 1;
      unsigned RX14M18 : 1;
      unsigned RX14M19 : 1;
      unsigned RX14M20 : 1;
      unsigned RX14M21 : 1;
      unsigned RX14M22 : 1;
      unsigned RX14M23 : 1;
      unsigned RX14M24 : 1;
      unsigned RX14M25 : 1;
      unsigned RX14M26 : 1;
      unsigned RX14M27 : 1;
      unsigned RX14M28 : 1;
      unsigned RX14M29 : 1;
      unsigned RX14M30 : 1;
      unsigned RX14M31 : 1;
    };
  };
} typeCAN1_RX14MASKBITS;
sfr volatile typeCAN1_RX14MASKBITS CAN1_RX14MASKbits absolute 0x40025014;

 typedef struct tagCAN1_RX15MASKBITS {
  union {
    struct {
      unsigned RX15M0 : 1;
      unsigned RX15M1 : 1;
      unsigned RX15M2 : 1;
      unsigned RX15M3 : 1;
      unsigned RX15M4 : 1;
      unsigned RX15M5 : 1;
      unsigned RX15M6 : 1;
      unsigned RX15M7 : 1;
      unsigned RX15M8 : 1;
      unsigned RX15M9 : 1;
      unsigned RX15M10 : 1;
      unsigned RX15M11 : 1;
      unsigned RX15M12 : 1;
      unsigned RX15M13 : 1;
      unsigned RX15M14 : 1;
      unsigned RX15M15 : 1;
      unsigned RX15M16 : 1;
      unsigned RX15M17 : 1;
      unsigned RX15M18 : 1;
      unsigned RX15M19 : 1;
      unsigned RX15M20 : 1;
      unsigned RX15M21 : 1;
      unsigned RX15M22 : 1;
      unsigned RX15M23 : 1;
      unsigned RX15M24 : 1;
      unsigned RX15M25 : 1;
      unsigned RX15M26 : 1;
      unsigned RX15M27 : 1;
      unsigned RX15M28 : 1;
      unsigned RX15M29 : 1;
      unsigned RX15M30 : 1;
      unsigned RX15M31 : 1;
    };
  };
} typeCAN1_RX15MASKBITS;
sfr volatile typeCAN1_RX15MASKBITS CAN1_RX15MASKbits absolute 0x40025018;

 typedef struct tagCAN1_ECRBITS {
  union {
    struct {
      unsigned TXERRCNT : 8;
      unsigned RXERRCNT : 8;
      unsigned : 16;
    };
  };
} typeCAN1_ECRBITS;
sfr volatile typeCAN1_ECRBITS CAN1_ECRbits absolute 0x4002501C;

 typedef struct tagCAN1_ESR1BITS {
  union {
    struct {
      unsigned WAKINT : 1;
      unsigned ERRINT : 1;
      unsigned BOFFINT : 1;
      unsigned RX_ : 1;
      unsigned FLTCONF : 2;
      unsigned TX : 1;
      unsigned IDLE : 1;
      unsigned RXWRN : 1;
      unsigned TXWRN : 1;
      unsigned STFERR : 1;
      unsigned FRMERR : 1;
      unsigned CRCERR : 1;
      unsigned ACKERR : 1;
      unsigned BIT0ERR : 1;
      unsigned BIT1ERR : 1;
      unsigned RWRNINT : 1;
      unsigned TWRNINT : 1;
      unsigned SYNCH : 1;
      unsigned BOFFDONEINT : 1;
      unsigned : 1;
      unsigned ERROVR : 1;
      unsigned : 10;
    };
  };
} typeCAN1_ESR1BITS;
sfr volatile typeCAN1_ESR1BITS CAN1_ESR1bits absolute 0x40025020;

 typedef struct tagCAN1_IMASK1BITS {
  union {
    struct {
      unsigned BUF31TO0M0 : 1;
      unsigned BUF31TO0M1 : 1;
      unsigned BUF31TO0M2 : 1;
      unsigned BUF31TO0M3 : 1;
      unsigned BUF31TO0M4 : 1;
      unsigned BUF31TO0M5 : 1;
      unsigned BUF31TO0M6 : 1;
      unsigned BUF31TO0M7 : 1;
      unsigned BUF31TO0M8 : 1;
      unsigned BUF31TO0M9 : 1;
      unsigned BUF31TO0M10 : 1;
      unsigned BUF31TO0M11 : 1;
      unsigned BUF31TO0M12 : 1;
      unsigned BUF31TO0M13 : 1;
      unsigned BUF31TO0M14 : 1;
      unsigned BUF31TO0M15 : 1;
      unsigned BUF31TO0M16 : 1;
      unsigned BUF31TO0M17 : 1;
      unsigned BUF31TO0M18 : 1;
      unsigned BUF31TO0M19 : 1;
      unsigned BUF31TO0M20 : 1;
      unsigned BUF31TO0M21 : 1;
      unsigned BUF31TO0M22 : 1;
      unsigned BUF31TO0M23 : 1;
      unsigned BUF31TO0M24 : 1;
      unsigned BUF31TO0M25 : 1;
      unsigned BUF31TO0M26 : 1;
      unsigned BUF31TO0M27 : 1;
      unsigned BUF31TO0M28 : 1;
      unsigned BUF31TO0M29 : 1;
      unsigned BUF31TO0M30 : 1;
      unsigned BUF31TO0M31 : 1;
    };
  };
} typeCAN1_IMASK1BITS;
sfr volatile typeCAN1_IMASK1BITS CAN1_IMASK1bits absolute 0x40025028;

 typedef struct tagCAN1_IFLAG1BITS {
  union {
    struct {
      unsigned BUF0I : 1;
      unsigned BUF4TO1I0 : 1;
      unsigned BUF4TO1I1 : 1;
      unsigned BUF4TO1I2 : 1;
      unsigned BUF4TO1I3 : 1;
      unsigned BUF5I : 1;
      unsigned BUF6I : 1;
      unsigned BUF7I : 1;
      unsigned BUF31TO8I0 : 1;
      unsigned BUF31TO8I1 : 1;
      unsigned BUF31TO8I2 : 1;
      unsigned BUF31TO8I3 : 1;
      unsigned BUF31TO8I4 : 1;
      unsigned BUF31TO8I5 : 1;
      unsigned BUF31TO8I6 : 1;
      unsigned BUF31TO8I7 : 1;
      unsigned BUF31TO8I8 : 1;
      unsigned BUF31TO8I9 : 1;
      unsigned BUF31TO8I10 : 1;
      unsigned BUF31TO8I11 : 1;
      unsigned BUF31TO8I12 : 1;
      unsigned BUF31TO8I13 : 1;
      unsigned BUF31TO8I14 : 1;
      unsigned BUF31TO8I15 : 1;
      unsigned BUF31TO8I16 : 1;
      unsigned BUF31TO8I17 : 1;
      unsigned BUF31TO8I18 : 1;
      unsigned BUF31TO8I19 : 1;
      unsigned BUF31TO8I20 : 1;
      unsigned BUF31TO8I21 : 1;
      unsigned BUF31TO8I22 : 1;
      unsigned BUF31TO8I23 : 1;
    };
  };
} typeCAN1_IFLAG1BITS;
sfr volatile typeCAN1_IFLAG1BITS CAN1_IFLAG1bits absolute 0x40025030;

 typedef struct tagCAN1_CTRL2BITS {
  union {
    struct {
      unsigned : 16;
      unsigned EACEN : 1;
      unsigned RRS : 1;
      unsigned MRP : 1;
      unsigned TASD : 5;
      unsigned RFFN : 4;
      unsigned : 2;
      unsigned BOFFDONEMSK : 1;
      unsigned : 1;
    };
  };
} typeCAN1_CTRL2BITS;
sfr volatile typeCAN1_CTRL2BITS CAN1_CTRL2bits absolute 0x40025034;

 typedef struct tagCAN1_ESR2BITS {
  union {
    struct {
      unsigned : 13;
      unsigned IMB : 1;
      unsigned VPS : 1;
      unsigned : 1;
      unsigned LPTM : 7;
      unsigned : 9;
    };
  };
} typeCAN1_ESR2BITS;
sfr volatile typeCAN1_ESR2BITS CAN1_ESR2bits absolute 0x40025038;

 typedef struct tagCAN1_CRCRBITS {
  union {
    struct {
      unsigned TXCRC : 15;
      unsigned : 1;
      unsigned MBCRC : 7;
      unsigned : 9;
    };
  };
} typeCAN1_CRCRBITS;
sfr volatile typeCAN1_CRCRBITS CAN1_CRCRbits absolute 0x40025044;

 typedef struct tagCAN1_RXFGMASKBITS {
  union {
    struct {
      unsigned FGM0 : 1;
      unsigned FGM1 : 1;
      unsigned FGM2 : 1;
      unsigned FGM3 : 1;
      unsigned FGM4 : 1;
      unsigned FGM5 : 1;
      unsigned FGM6 : 1;
      unsigned FGM7 : 1;
      unsigned FGM8 : 1;
      unsigned FGM9 : 1;
      unsigned FGM10 : 1;
      unsigned FGM11 : 1;
      unsigned FGM12 : 1;
      unsigned FGM13 : 1;
      unsigned FGM14 : 1;
      unsigned FGM15 : 1;
      unsigned FGM16 : 1;
      unsigned FGM17 : 1;
      unsigned FGM18 : 1;
      unsigned FGM19 : 1;
      unsigned FGM20 : 1;
      unsigned FGM21 : 1;
      unsigned FGM22 : 1;
      unsigned FGM23 : 1;
      unsigned FGM24 : 1;
      unsigned FGM25 : 1;
      unsigned FGM26 : 1;
      unsigned FGM27 : 1;
      unsigned FGM28 : 1;
      unsigned FGM29 : 1;
      unsigned FGM30 : 1;
      unsigned FGM31 : 1;
    };
  };
} typeCAN1_RXFGMASKBITS;
sfr volatile typeCAN1_RXFGMASKBITS CAN1_RXFGMASKbits absolute 0x40025048;

 typedef struct tagCAN1_RXFIRBITS {
  union {
    struct {
      unsigned IDHIT : 9;
      unsigned : 23;
    };
  };
} typeCAN1_RXFIRBITS;
sfr volatile typeCAN1_RXFIRBITS CAN1_RXFIRbits absolute 0x4002504C;

 typedef struct tagCAN1_CBTBITS {
  union {
    struct {
      unsigned EPSEG2 : 5;
      unsigned EPSEG1 : 5;
      unsigned EPROPSEG : 6;
      unsigned ERJW : 4;
      unsigned : 1;
      unsigned EPRESDIV : 10;
      unsigned BTF : 1;
    };
  };
} typeCAN1_CBTBITS;
sfr volatile typeCAN1_CBTBITS CAN1_CBTbits absolute 0x40025050;

 typedef struct tagCAN1_CS0BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS0BITS;
sfr volatile typeCAN1_CS0BITS CAN1_CS0bits absolute 0x40025080;

 typedef struct tagCAN1_ID0BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID0BITS;
sfr volatile typeCAN1_ID0BITS CAN1_ID0bits absolute 0x40025084;

 typedef struct tagCAN1_WORD00BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD00BITS;
sfr volatile typeCAN1_WORD00BITS CAN1_WORD00bits absolute 0x40025088;

 typedef struct tagCAN1_WORD10BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD10BITS;
sfr volatile typeCAN1_WORD10BITS CAN1_WORD10bits absolute 0x4002508C;

 typedef struct tagCAN1_CS1BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS1BITS;
sfr volatile typeCAN1_CS1BITS CAN1_CS1bits absolute 0x40025090;

 typedef struct tagCAN1_ID1BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID1BITS;
sfr volatile typeCAN1_ID1BITS CAN1_ID1bits absolute 0x40025094;

 typedef struct tagCAN1_WORD01BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD01BITS;
sfr volatile typeCAN1_WORD01BITS CAN1_WORD01bits absolute 0x40025098;

 typedef struct tagCAN1_WORD11BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD11BITS;
sfr volatile typeCAN1_WORD11BITS CAN1_WORD11bits absolute 0x4002509C;

 typedef struct tagCAN1_CS2BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS2BITS;
sfr volatile typeCAN1_CS2BITS CAN1_CS2bits absolute 0x400250A0;

 typedef struct tagCAN1_ID2BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID2BITS;
sfr volatile typeCAN1_ID2BITS CAN1_ID2bits absolute 0x400250A4;

 typedef struct tagCAN1_WORD02BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD02BITS;
sfr volatile typeCAN1_WORD02BITS CAN1_WORD02bits absolute 0x400250A8;

 typedef struct tagCAN1_WORD12BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD12BITS;
sfr volatile typeCAN1_WORD12BITS CAN1_WORD12bits absolute 0x400250AC;

 typedef struct tagCAN1_CS3BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS3BITS;
sfr volatile typeCAN1_CS3BITS CAN1_CS3bits absolute 0x400250B0;

 typedef struct tagCAN1_ID3BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID3BITS;
sfr volatile typeCAN1_ID3BITS CAN1_ID3bits absolute 0x400250B4;

 typedef struct tagCAN1_WORD03BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD03BITS;
sfr volatile typeCAN1_WORD03BITS CAN1_WORD03bits absolute 0x400250B8;

 typedef struct tagCAN1_WORD13BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD13BITS;
sfr volatile typeCAN1_WORD13BITS CAN1_WORD13bits absolute 0x400250BC;

 typedef struct tagCAN1_CS4BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS4BITS;
sfr volatile typeCAN1_CS4BITS CAN1_CS4bits absolute 0x400250C0;

 typedef struct tagCAN1_ID4BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID4BITS;
sfr volatile typeCAN1_ID4BITS CAN1_ID4bits absolute 0x400250C4;

 typedef struct tagCAN1_WORD04BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD04BITS;
sfr volatile typeCAN1_WORD04BITS CAN1_WORD04bits absolute 0x400250C8;

 typedef struct tagCAN1_WORD14BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD14BITS;
sfr volatile typeCAN1_WORD14BITS CAN1_WORD14bits absolute 0x400250CC;

 typedef struct tagCAN1_CS5BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS5BITS;
sfr volatile typeCAN1_CS5BITS CAN1_CS5bits absolute 0x400250D0;

 typedef struct tagCAN1_ID5BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID5BITS;
sfr volatile typeCAN1_ID5BITS CAN1_ID5bits absolute 0x400250D4;

 typedef struct tagCAN1_WORD05BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD05BITS;
sfr volatile typeCAN1_WORD05BITS CAN1_WORD05bits absolute 0x400250D8;

 typedef struct tagCAN1_WORD15BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD15BITS;
sfr volatile typeCAN1_WORD15BITS CAN1_WORD15bits absolute 0x400250DC;

 typedef struct tagCAN1_CS6BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS6BITS;
sfr volatile typeCAN1_CS6BITS CAN1_CS6bits absolute 0x400250E0;

 typedef struct tagCAN1_ID6BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID6BITS;
sfr volatile typeCAN1_ID6BITS CAN1_ID6bits absolute 0x400250E4;

 typedef struct tagCAN1_WORD06BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD06BITS;
sfr volatile typeCAN1_WORD06BITS CAN1_WORD06bits absolute 0x400250E8;

 typedef struct tagCAN1_WORD16BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD16BITS;
sfr volatile typeCAN1_WORD16BITS CAN1_WORD16bits absolute 0x400250EC;

 typedef struct tagCAN1_CS7BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS7BITS;
sfr volatile typeCAN1_CS7BITS CAN1_CS7bits absolute 0x400250F0;

 typedef struct tagCAN1_ID7BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID7BITS;
sfr volatile typeCAN1_ID7BITS CAN1_ID7bits absolute 0x400250F4;

 typedef struct tagCAN1_WORD07BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD07BITS;
sfr volatile typeCAN1_WORD07BITS CAN1_WORD07bits absolute 0x400250F8;

 typedef struct tagCAN1_WORD17BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD17BITS;
sfr volatile typeCAN1_WORD17BITS CAN1_WORD17bits absolute 0x400250FC;

 typedef struct tagCAN1_CS8BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS8BITS;
sfr volatile typeCAN1_CS8BITS CAN1_CS8bits absolute 0x40025100;

 typedef struct tagCAN1_ID8BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID8BITS;
sfr volatile typeCAN1_ID8BITS CAN1_ID8bits absolute 0x40025104;

 typedef struct tagCAN1_WORD08BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD08BITS;
sfr volatile typeCAN1_WORD08BITS CAN1_WORD08bits absolute 0x40025108;

 typedef struct tagCAN1_WORD18BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD18BITS;
sfr volatile typeCAN1_WORD18BITS CAN1_WORD18bits absolute 0x4002510C;

 typedef struct tagCAN1_CS9BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS9BITS;
sfr volatile typeCAN1_CS9BITS CAN1_CS9bits absolute 0x40025110;

 typedef struct tagCAN1_ID9BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID9BITS;
sfr volatile typeCAN1_ID9BITS CAN1_ID9bits absolute 0x40025114;

 typedef struct tagCAN1_WORD09BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD09BITS;
sfr volatile typeCAN1_WORD09BITS CAN1_WORD09bits absolute 0x40025118;

 typedef struct tagCAN1_WORD19BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD19BITS;
sfr volatile typeCAN1_WORD19BITS CAN1_WORD19bits absolute 0x4002511C;

 typedef struct tagCAN1_CS10BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS10BITS;
sfr volatile typeCAN1_CS10BITS CAN1_CS10bits absolute 0x40025120;

 typedef struct tagCAN1_ID10BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID10BITS;
sfr volatile typeCAN1_ID10BITS CAN1_ID10bits absolute 0x40025124;

 typedef struct tagCAN1_WORD010BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD010BITS;
sfr volatile typeCAN1_WORD010BITS CAN1_WORD010bits absolute 0x40025128;

 typedef struct tagCAN1_WORD110BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD110BITS;
sfr volatile typeCAN1_WORD110BITS CAN1_WORD110bits absolute 0x4002512C;

 typedef struct tagCAN1_CS11BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS11BITS;
sfr volatile typeCAN1_CS11BITS CAN1_CS11bits absolute 0x40025130;

 typedef struct tagCAN1_ID11BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID11BITS;
sfr volatile typeCAN1_ID11BITS CAN1_ID11bits absolute 0x40025134;

 typedef struct tagCAN1_WORD011BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD011BITS;
sfr volatile typeCAN1_WORD011BITS CAN1_WORD011bits absolute 0x40025138;

 typedef struct tagCAN1_WORD111BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD111BITS;
sfr volatile typeCAN1_WORD111BITS CAN1_WORD111bits absolute 0x4002513C;

 typedef struct tagCAN1_CS12BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS12BITS;
sfr volatile typeCAN1_CS12BITS CAN1_CS12bits absolute 0x40025140;

 typedef struct tagCAN1_ID12BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID12BITS;
sfr volatile typeCAN1_ID12BITS CAN1_ID12bits absolute 0x40025144;

 typedef struct tagCAN1_WORD012BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD012BITS;
sfr volatile typeCAN1_WORD012BITS CAN1_WORD012bits absolute 0x40025148;

 typedef struct tagCAN1_WORD112BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD112BITS;
sfr volatile typeCAN1_WORD112BITS CAN1_WORD112bits absolute 0x4002514C;

 typedef struct tagCAN1_CS13BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS13BITS;
sfr volatile typeCAN1_CS13BITS CAN1_CS13bits absolute 0x40025150;

 typedef struct tagCAN1_ID13BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID13BITS;
sfr volatile typeCAN1_ID13BITS CAN1_ID13bits absolute 0x40025154;

 typedef struct tagCAN1_WORD013BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD013BITS;
sfr volatile typeCAN1_WORD013BITS CAN1_WORD013bits absolute 0x40025158;

 typedef struct tagCAN1_WORD113BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD113BITS;
sfr volatile typeCAN1_WORD113BITS CAN1_WORD113bits absolute 0x4002515C;

 typedef struct tagCAN1_CS14BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS14BITS;
sfr volatile typeCAN1_CS14BITS CAN1_CS14bits absolute 0x40025160;

 typedef struct tagCAN1_ID14BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID14BITS;
sfr volatile typeCAN1_ID14BITS CAN1_ID14bits absolute 0x40025164;

 typedef struct tagCAN1_WORD014BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD014BITS;
sfr volatile typeCAN1_WORD014BITS CAN1_WORD014bits absolute 0x40025168;

 typedef struct tagCAN1_WORD114BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD114BITS;
sfr volatile typeCAN1_WORD114BITS CAN1_WORD114bits absolute 0x4002516C;

 typedef struct tagCAN1_CS15BITS {
  union {
    struct {
      unsigned TIME_STAMP : 16;
      unsigned DLC : 4;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned SRR : 1;
      unsigned : 1;
      unsigned CODE : 4;
      unsigned : 1;
      unsigned ESI : 1;
      unsigned BRS : 1;
      unsigned EDL : 1;
    };
  };
} typeCAN1_CS15BITS;
sfr volatile typeCAN1_CS15BITS CAN1_CS15bits absolute 0x40025170;

 typedef struct tagCAN1_ID15BITS {
  union {
    struct {
      unsigned EXT : 18;
      unsigned STD : 11;
      unsigned PRIO : 3;
    };
  };
} typeCAN1_ID15BITS;
sfr volatile typeCAN1_ID15BITS CAN1_ID15bits absolute 0x40025174;

 typedef struct tagCAN1_WORD015BITS {
  union {
    struct {
      unsigned DATA_BYTE_3 : 8;
      unsigned DATA_BYTE_2 : 8;
      unsigned DATA_BYTE_1 : 8;
      unsigned DATA_BYTE_0 : 8;
    };
  };
} typeCAN1_WORD015BITS;
sfr volatile typeCAN1_WORD015BITS CAN1_WORD015bits absolute 0x40025178;

 typedef struct tagCAN1_WORD115BITS {
  union {
    struct {
      unsigned DATA_BYTE_7 : 8;
      unsigned DATA_BYTE_6 : 8;
      unsigned DATA_BYTE_5 : 8;
      unsigned DATA_BYTE_4 : 8;
    };
  };
} typeCAN1_WORD115BITS;
sfr volatile typeCAN1_WORD115BITS CAN1_WORD115bits absolute 0x4002517C;

 typedef struct tagCAN1_RXIMR0BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR0BITS;
sfr volatile typeCAN1_RXIMR0BITS CAN1_RXIMR0bits absolute 0x40025880;

 typedef struct tagCAN1_RXIMR1BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR1BITS;
sfr volatile typeCAN1_RXIMR1BITS CAN1_RXIMR1bits absolute 0x40025884;

 typedef struct tagCAN1_RXIMR2BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR2BITS;
sfr volatile typeCAN1_RXIMR2BITS CAN1_RXIMR2bits absolute 0x40025888;

 typedef struct tagCAN1_RXIMR3BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR3BITS;
sfr volatile typeCAN1_RXIMR3BITS CAN1_RXIMR3bits absolute 0x4002588C;

 typedef struct tagCAN1_RXIMR4BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR4BITS;
sfr volatile typeCAN1_RXIMR4BITS CAN1_RXIMR4bits absolute 0x40025890;

 typedef struct tagCAN1_RXIMR5BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR5BITS;
sfr volatile typeCAN1_RXIMR5BITS CAN1_RXIMR5bits absolute 0x40025894;

 typedef struct tagCAN1_RXIMR6BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR6BITS;
sfr volatile typeCAN1_RXIMR6BITS CAN1_RXIMR6bits absolute 0x40025898;

 typedef struct tagCAN1_RXIMR7BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR7BITS;
sfr volatile typeCAN1_RXIMR7BITS CAN1_RXIMR7bits absolute 0x4002589C;

 typedef struct tagCAN1_RXIMR8BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR8BITS;
sfr volatile typeCAN1_RXIMR8BITS CAN1_RXIMR8bits absolute 0x400258A0;

 typedef struct tagCAN1_RXIMR9BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR9BITS;
sfr volatile typeCAN1_RXIMR9BITS CAN1_RXIMR9bits absolute 0x400258A4;

 typedef struct tagCAN1_RXIMR10BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR10BITS;
sfr volatile typeCAN1_RXIMR10BITS CAN1_RXIMR10bits absolute 0x400258A8;

 typedef struct tagCAN1_RXIMR11BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR11BITS;
sfr volatile typeCAN1_RXIMR11BITS CAN1_RXIMR11bits absolute 0x400258AC;

 typedef struct tagCAN1_RXIMR12BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR12BITS;
sfr volatile typeCAN1_RXIMR12BITS CAN1_RXIMR12bits absolute 0x400258B0;

 typedef struct tagCAN1_RXIMR13BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR13BITS;
sfr volatile typeCAN1_RXIMR13BITS CAN1_RXIMR13bits absolute 0x400258B4;

 typedef struct tagCAN1_RXIMR14BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR14BITS;
sfr volatile typeCAN1_RXIMR14BITS CAN1_RXIMR14bits absolute 0x400258B8;

 typedef struct tagCAN1_RXIMR15BITS {
  union {
    struct {
      unsigned MI0 : 1;
      unsigned MI1 : 1;
      unsigned MI2 : 1;
      unsigned MI3 : 1;
      unsigned MI4 : 1;
      unsigned MI5 : 1;
      unsigned MI6 : 1;
      unsigned MI7 : 1;
      unsigned MI8 : 1;
      unsigned MI9 : 1;
      unsigned MI10 : 1;
      unsigned MI11 : 1;
      unsigned MI12 : 1;
      unsigned MI13 : 1;
      unsigned MI14 : 1;
      unsigned MI15 : 1;
      unsigned MI16 : 1;
      unsigned MI17 : 1;
      unsigned MI18 : 1;
      unsigned MI19 : 1;
      unsigned MI20 : 1;
      unsigned MI21 : 1;
      unsigned MI22 : 1;
      unsigned MI23 : 1;
      unsigned MI24 : 1;
      unsigned MI25 : 1;
      unsigned MI26 : 1;
      unsigned MI27 : 1;
      unsigned MI28 : 1;
      unsigned MI29 : 1;
      unsigned MI30 : 1;
      unsigned MI31 : 1;
    };
  };
} typeCAN1_RXIMR15BITS;
sfr volatile typeCAN1_RXIMR15BITS CAN1_RXIMR15bits absolute 0x400258BC;

 typedef struct tagFTM3_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_SCBITS;
sfr volatile typeFTM3_SCBITS FTM3_SCbits absolute 0x40026000;

 typedef struct tagFTM3_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM3_CNTBITS;
sfr volatile typeFTM3_CNTBITS FTM3_CNTbits absolute 0x40026004;

 typedef struct tagFTM3_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM3_MODBITS;
sfr volatile typeFTM3_MODBITS FTM3_MODbits absolute 0x40026008;

 typedef struct tagFTM3_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C0SCBITS;
sfr volatile typeFTM3_C0SCBITS FTM3_C0SCbits absolute 0x4002600C;

 typedef struct tagFTM3_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C1SCBITS;
sfr volatile typeFTM3_C1SCBITS FTM3_C1SCbits absolute 0x40026014;

 typedef struct tagFTM3_C2SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C2SCBITS;
sfr volatile typeFTM3_C2SCBITS FTM3_C2SCbits absolute 0x4002601C;

 typedef struct tagFTM3_C3SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C3SCBITS;
sfr volatile typeFTM3_C3SCBITS FTM3_C3SCbits absolute 0x40026024;

 typedef struct tagFTM3_C4SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C4SCBITS;
sfr volatile typeFTM3_C4SCBITS FTM3_C4SCbits absolute 0x4002602C;

 typedef struct tagFTM3_C5SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C5SCBITS;
sfr volatile typeFTM3_C5SCBITS FTM3_C5SCbits absolute 0x40026034;

 typedef struct tagFTM3_C6SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C6SCBITS;
sfr volatile typeFTM3_C6SCBITS FTM3_C6SCbits absolute 0x4002603C;

 typedef struct tagFTM3_C7SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C7SCBITS;
sfr volatile typeFTM3_C7SCBITS FTM3_C7SCbits absolute 0x40026044;

 typedef struct tagFTM3_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C0VBITS;
sfr volatile typeFTM3_C0VBITS FTM3_C0Vbits absolute 0x40026010;

 typedef struct tagFTM3_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C1VBITS;
sfr volatile typeFTM3_C1VBITS FTM3_C1Vbits absolute 0x40026018;

 typedef struct tagFTM3_C2VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C2VBITS;
sfr volatile typeFTM3_C2VBITS FTM3_C2Vbits absolute 0x40026020;

 typedef struct tagFTM3_C3VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C3VBITS;
sfr volatile typeFTM3_C3VBITS FTM3_C3Vbits absolute 0x40026028;

 typedef struct tagFTM3_C4VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C4VBITS;
sfr volatile typeFTM3_C4VBITS FTM3_C4Vbits absolute 0x40026030;

 typedef struct tagFTM3_C5VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C5VBITS;
sfr volatile typeFTM3_C5VBITS FTM3_C5Vbits absolute 0x40026038;

 typedef struct tagFTM3_C6VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C6VBITS;
sfr volatile typeFTM3_C6VBITS FTM3_C6Vbits absolute 0x40026040;

 typedef struct tagFTM3_C7VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C7VBITS;
sfr volatile typeFTM3_C7VBITS FTM3_C7Vbits absolute 0x40026048;

 typedef struct tagFTM3_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM3_CNTINBITS;
sfr volatile typeFTM3_CNTINBITS FTM3_CNTINbits absolute 0x4002604C;

 typedef struct tagFTM3_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM3_STATUSBITS;
sfr volatile typeFTM3_STATUSBITS FTM3_STATUSbits absolute 0x40026050;

 typedef struct tagFTM3_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM3_MODEBITS;
sfr volatile typeFTM3_MODEBITS FTM3_MODEbits absolute 0x40026054;

 typedef struct tagFTM3_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM3_SYNCBITS;
sfr volatile typeFTM3_SYNCBITS FTM3_SYNCbits absolute 0x40026058;

 typedef struct tagFTM3_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM3_OUTINITBITS;
sfr volatile typeFTM3_OUTINITBITS FTM3_OUTINITbits absolute 0x4002605C;

 typedef struct tagFTM3_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM3_OUTMASKBITS;
sfr volatile typeFTM3_OUTMASKBITS FTM3_OUTMASKbits absolute 0x40026060;

 typedef struct tagFTM3_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM3_COMBINEBITS;
sfr volatile typeFTM3_COMBINEBITS FTM3_COMBINEbits absolute 0x40026064;

 typedef struct tagFTM3_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM3_DEADTIMEBITS;
sfr volatile typeFTM3_DEADTIMEBITS FTM3_DEADTIMEbits absolute 0x40026068;

 typedef struct tagFTM3_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_EXTTRIGBITS;
sfr volatile typeFTM3_EXTTRIGBITS FTM3_EXTTRIGbits absolute 0x4002606C;

 typedef struct tagFTM3_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM3_POLBITS;
sfr volatile typeFTM3_POLBITS FTM3_POLbits absolute 0x40026070;

 typedef struct tagFTM3_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_FMSBITS;
sfr volatile typeFTM3_FMSBITS FTM3_FMSbits absolute 0x40026074;

 typedef struct tagFTM3_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM3_FILTERBITS;
sfr volatile typeFTM3_FILTERBITS FTM3_FILTERbits absolute 0x40026078;

 typedef struct tagFTM3_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM3_FLTCTRLBITS;
sfr volatile typeFTM3_FLTCTRLBITS FTM3_FLTCTRLbits absolute 0x4002607C;

 typedef struct tagFTM3_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM3_QDCTRLBITS;
sfr volatile typeFTM3_QDCTRLBITS FTM3_QDCTRLbits absolute 0x40026080;

 typedef struct tagFTM3_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM3_CONFBITS;
sfr volatile typeFTM3_CONFBITS FTM3_CONFbits absolute 0x40026084;

 typedef struct tagFTM3_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM3_FLTPOLBITS;
sfr volatile typeFTM3_FLTPOLBITS FTM3_FLTPOLbits absolute 0x40026088;

 typedef struct tagFTM3_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM3_SYNCONFBITS;
sfr volatile typeFTM3_SYNCONFBITS FTM3_SYNCONFbits absolute 0x4002608C;

 typedef struct tagFTM3_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM3_INVCTRLBITS;
sfr volatile typeFTM3_INVCTRLBITS FTM3_INVCTRLbits absolute 0x40026090;

 typedef struct tagFTM3_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM3_SWOCTRLBITS;
sfr volatile typeFTM3_SWOCTRLBITS FTM3_SWOCTRLbits absolute 0x40026094;

 typedef struct tagFTM3_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM3_PWMLOADBITS;
sfr volatile typeFTM3_PWMLOADBITS FTM3_PWMLOADbits absolute 0x40026098;

 typedef struct tagFTM0_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_SCBITS;
sfr volatile typeFTM0_SCBITS FTM0_SCbits absolute 0x40038000;

 typedef struct tagFTM0_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM0_CNTBITS;
sfr volatile typeFTM0_CNTBITS FTM0_CNTbits absolute 0x40038004;

 typedef struct tagFTM0_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM0_MODBITS;
sfr volatile typeFTM0_MODBITS FTM0_MODbits absolute 0x40038008;

 typedef struct tagFTM0_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C0SCBITS;
sfr volatile typeFTM0_C0SCBITS FTM0_C0SCbits absolute 0x4003800C;

 typedef struct tagFTM0_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C1SCBITS;
sfr volatile typeFTM0_C1SCBITS FTM0_C1SCbits absolute 0x40038014;

 typedef struct tagFTM0_C2SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C2SCBITS;
sfr volatile typeFTM0_C2SCBITS FTM0_C2SCbits absolute 0x4003801C;

 typedef struct tagFTM0_C3SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C3SCBITS;
sfr volatile typeFTM0_C3SCBITS FTM0_C3SCbits absolute 0x40038024;

 typedef struct tagFTM0_C4SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C4SCBITS;
sfr volatile typeFTM0_C4SCBITS FTM0_C4SCbits absolute 0x4003802C;

 typedef struct tagFTM0_C5SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C5SCBITS;
sfr volatile typeFTM0_C5SCBITS FTM0_C5SCbits absolute 0x40038034;

 typedef struct tagFTM0_C6SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C6SCBITS;
sfr volatile typeFTM0_C6SCBITS FTM0_C6SCbits absolute 0x4003803C;

 typedef struct tagFTM0_C7SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C7SCBITS;
sfr volatile typeFTM0_C7SCBITS FTM0_C7SCbits absolute 0x40038044;

 typedef struct tagFTM0_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C0VBITS;
sfr volatile typeFTM0_C0VBITS FTM0_C0Vbits absolute 0x40038010;

 typedef struct tagFTM0_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C1VBITS;
sfr volatile typeFTM0_C1VBITS FTM0_C1Vbits absolute 0x40038018;

 typedef struct tagFTM0_C2VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C2VBITS;
sfr volatile typeFTM0_C2VBITS FTM0_C2Vbits absolute 0x40038020;

 typedef struct tagFTM0_C3VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C3VBITS;
sfr volatile typeFTM0_C3VBITS FTM0_C3Vbits absolute 0x40038028;

 typedef struct tagFTM0_C4VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C4VBITS;
sfr volatile typeFTM0_C4VBITS FTM0_C4Vbits absolute 0x40038030;

 typedef struct tagFTM0_C5VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C5VBITS;
sfr volatile typeFTM0_C5VBITS FTM0_C5Vbits absolute 0x40038038;

 typedef struct tagFTM0_C6VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C6VBITS;
sfr volatile typeFTM0_C6VBITS FTM0_C6Vbits absolute 0x40038040;

 typedef struct tagFTM0_C7VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C7VBITS;
sfr volatile typeFTM0_C7VBITS FTM0_C7Vbits absolute 0x40038048;

 typedef struct tagFTM0_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM0_CNTINBITS;
sfr volatile typeFTM0_CNTINBITS FTM0_CNTINbits absolute 0x4003804C;

 typedef struct tagFTM0_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM0_STATUSBITS;
sfr volatile typeFTM0_STATUSBITS FTM0_STATUSbits absolute 0x40038050;

 typedef struct tagFTM0_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM0_MODEBITS;
sfr volatile typeFTM0_MODEBITS FTM0_MODEbits absolute 0x40038054;

 typedef struct tagFTM0_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM0_SYNCBITS;
sfr volatile typeFTM0_SYNCBITS FTM0_SYNCbits absolute 0x40038058;

 typedef struct tagFTM0_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM0_OUTINITBITS;
sfr volatile typeFTM0_OUTINITBITS FTM0_OUTINITbits absolute 0x4003805C;

 typedef struct tagFTM0_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM0_OUTMASKBITS;
sfr volatile typeFTM0_OUTMASKBITS FTM0_OUTMASKbits absolute 0x40038060;

 typedef struct tagFTM0_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM0_COMBINEBITS;
sfr volatile typeFTM0_COMBINEBITS FTM0_COMBINEbits absolute 0x40038064;

 typedef struct tagFTM0_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM0_DEADTIMEBITS;
sfr volatile typeFTM0_DEADTIMEBITS FTM0_DEADTIMEbits absolute 0x40038068;

 typedef struct tagFTM0_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_EXTTRIGBITS;
sfr volatile typeFTM0_EXTTRIGBITS FTM0_EXTTRIGbits absolute 0x4003806C;

 typedef struct tagFTM0_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM0_POLBITS;
sfr volatile typeFTM0_POLBITS FTM0_POLbits absolute 0x40038070;

 typedef struct tagFTM0_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_FMSBITS;
sfr volatile typeFTM0_FMSBITS FTM0_FMSbits absolute 0x40038074;

 typedef struct tagFTM0_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM0_FILTERBITS;
sfr volatile typeFTM0_FILTERBITS FTM0_FILTERbits absolute 0x40038078;

 typedef struct tagFTM0_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM0_FLTCTRLBITS;
sfr volatile typeFTM0_FLTCTRLBITS FTM0_FLTCTRLbits absolute 0x4003807C;

 typedef struct tagFTM0_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM0_QDCTRLBITS;
sfr volatile typeFTM0_QDCTRLBITS FTM0_QDCTRLbits absolute 0x40038080;

 typedef struct tagFTM0_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM0_CONFBITS;
sfr volatile typeFTM0_CONFBITS FTM0_CONFbits absolute 0x40038084;

 typedef struct tagFTM0_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM0_FLTPOLBITS;
sfr volatile typeFTM0_FLTPOLBITS FTM0_FLTPOLbits absolute 0x40038088;

 typedef struct tagFTM0_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM0_SYNCONFBITS;
sfr volatile typeFTM0_SYNCONFBITS FTM0_SYNCONFbits absolute 0x4003808C;

 typedef struct tagFTM0_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM0_INVCTRLBITS;
sfr volatile typeFTM0_INVCTRLBITS FTM0_INVCTRLbits absolute 0x40038090;

 typedef struct tagFTM0_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM0_SWOCTRLBITS;
sfr volatile typeFTM0_SWOCTRLBITS FTM0_SWOCTRLbits absolute 0x40038094;

 typedef struct tagFTM0_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM0_PWMLOADBITS;
sfr volatile typeFTM0_PWMLOADBITS FTM0_PWMLOADbits absolute 0x40038098;

 typedef struct tagFTM1_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_SCBITS;
sfr volatile typeFTM1_SCBITS FTM1_SCbits absolute 0x40039000;

 typedef struct tagFTM1_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM1_CNTBITS;
sfr volatile typeFTM1_CNTBITS FTM1_CNTbits absolute 0x40039004;

 typedef struct tagFTM1_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM1_MODBITS;
sfr volatile typeFTM1_MODBITS FTM1_MODbits absolute 0x40039008;

 typedef struct tagFTM1_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_C0SCBITS;
sfr volatile typeFTM1_C0SCBITS FTM1_C0SCbits absolute 0x4003900C;

 typedef struct tagFTM1_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_C1SCBITS;
sfr volatile typeFTM1_C1SCBITS FTM1_C1SCbits absolute 0x40039014;

 typedef struct tagFTM1_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM1_C0VBITS;
sfr volatile typeFTM1_C0VBITS FTM1_C0Vbits absolute 0x40039010;

 typedef struct tagFTM1_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM1_C1VBITS;
sfr volatile typeFTM1_C1VBITS FTM1_C1Vbits absolute 0x40039018;

 typedef struct tagFTM1_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM1_CNTINBITS;
sfr volatile typeFTM1_CNTINBITS FTM1_CNTINbits absolute 0x4003904C;

 typedef struct tagFTM1_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM1_STATUSBITS;
sfr volatile typeFTM1_STATUSBITS FTM1_STATUSbits absolute 0x40039050;

 typedef struct tagFTM1_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM1_MODEBITS;
sfr volatile typeFTM1_MODEBITS FTM1_MODEbits absolute 0x40039054;

 typedef struct tagFTM1_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM1_SYNCBITS;
sfr volatile typeFTM1_SYNCBITS FTM1_SYNCbits absolute 0x40039058;

 typedef struct tagFTM1_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM1_OUTINITBITS;
sfr volatile typeFTM1_OUTINITBITS FTM1_OUTINITbits absolute 0x4003905C;

 typedef struct tagFTM1_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM1_OUTMASKBITS;
sfr volatile typeFTM1_OUTMASKBITS FTM1_OUTMASKbits absolute 0x40039060;

 typedef struct tagFTM1_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM1_COMBINEBITS;
sfr volatile typeFTM1_COMBINEBITS FTM1_COMBINEbits absolute 0x40039064;

 typedef struct tagFTM1_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM1_DEADTIMEBITS;
sfr volatile typeFTM1_DEADTIMEBITS FTM1_DEADTIMEbits absolute 0x40039068;

 typedef struct tagFTM1_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_EXTTRIGBITS;
sfr volatile typeFTM1_EXTTRIGBITS FTM1_EXTTRIGbits absolute 0x4003906C;

 typedef struct tagFTM1_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM1_POLBITS;
sfr volatile typeFTM1_POLBITS FTM1_POLbits absolute 0x40039070;

 typedef struct tagFTM1_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_FMSBITS;
sfr volatile typeFTM1_FMSBITS FTM1_FMSbits absolute 0x40039074;

 typedef struct tagFTM1_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM1_FILTERBITS;
sfr volatile typeFTM1_FILTERBITS FTM1_FILTERbits absolute 0x40039078;

 typedef struct tagFTM1_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM1_FLTCTRLBITS;
sfr volatile typeFTM1_FLTCTRLBITS FTM1_FLTCTRLbits absolute 0x4003907C;

 typedef struct tagFTM1_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM1_QDCTRLBITS;
sfr volatile typeFTM1_QDCTRLBITS FTM1_QDCTRLbits absolute 0x40039080;

 typedef struct tagFTM1_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM1_CONFBITS;
sfr volatile typeFTM1_CONFBITS FTM1_CONFbits absolute 0x40039084;

 typedef struct tagFTM1_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM1_FLTPOLBITS;
sfr volatile typeFTM1_FLTPOLBITS FTM1_FLTPOLbits absolute 0x40039088;

 typedef struct tagFTM1_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM1_SYNCONFBITS;
sfr volatile typeFTM1_SYNCONFBITS FTM1_SYNCONFbits absolute 0x4003908C;

 typedef struct tagFTM1_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM1_INVCTRLBITS;
sfr volatile typeFTM1_INVCTRLBITS FTM1_INVCTRLbits absolute 0x40039090;

 typedef struct tagFTM1_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM1_SWOCTRLBITS;
sfr volatile typeFTM1_SWOCTRLBITS FTM1_SWOCTRLbits absolute 0x40039094;

 typedef struct tagFTM1_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM1_PWMLOADBITS;
sfr volatile typeFTM1_PWMLOADBITS FTM1_PWMLOADbits absolute 0x40039098;

 typedef struct tagFTM2_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_SCBITS;
sfr volatile typeFTM2_SCBITS FTM2_SCbits absolute 0x4003A000;

 typedef struct tagFTM2_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM2_CNTBITS;
sfr volatile typeFTM2_CNTBITS FTM2_CNTbits absolute 0x4003A004;

 typedef struct tagFTM2_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM2_MODBITS;
sfr volatile typeFTM2_MODBITS FTM2_MODbits absolute 0x4003A008;

 typedef struct tagFTM2_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_C0SCBITS;
sfr volatile typeFTM2_C0SCBITS FTM2_C0SCbits absolute 0x4003A00C;

 typedef struct tagFTM2_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_C1SCBITS;
sfr volatile typeFTM2_C1SCBITS FTM2_C1SCbits absolute 0x4003A014;

 typedef struct tagFTM2_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM2_C0VBITS;
sfr volatile typeFTM2_C0VBITS FTM2_C0Vbits absolute 0x4003A010;

 typedef struct tagFTM2_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM2_C1VBITS;
sfr volatile typeFTM2_C1VBITS FTM2_C1Vbits absolute 0x4003A018;

 typedef struct tagFTM2_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM2_CNTINBITS;
sfr volatile typeFTM2_CNTINBITS FTM2_CNTINbits absolute 0x4003A04C;

 typedef struct tagFTM2_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM2_STATUSBITS;
sfr volatile typeFTM2_STATUSBITS FTM2_STATUSbits absolute 0x4003A050;

 typedef struct tagFTM2_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM2_MODEBITS;
sfr volatile typeFTM2_MODEBITS FTM2_MODEbits absolute 0x4003A054;

 typedef struct tagFTM2_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM2_SYNCBITS;
sfr volatile typeFTM2_SYNCBITS FTM2_SYNCbits absolute 0x4003A058;

 typedef struct tagFTM2_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM2_OUTINITBITS;
sfr volatile typeFTM2_OUTINITBITS FTM2_OUTINITbits absolute 0x4003A05C;

 typedef struct tagFTM2_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM2_OUTMASKBITS;
sfr volatile typeFTM2_OUTMASKBITS FTM2_OUTMASKbits absolute 0x4003A060;

 typedef struct tagFTM2_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM2_COMBINEBITS;
sfr volatile typeFTM2_COMBINEBITS FTM2_COMBINEbits absolute 0x4003A064;

 typedef struct tagFTM2_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM2_DEADTIMEBITS;
sfr volatile typeFTM2_DEADTIMEBITS FTM2_DEADTIMEbits absolute 0x4003A068;

 typedef struct tagFTM2_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_EXTTRIGBITS;
sfr volatile typeFTM2_EXTTRIGBITS FTM2_EXTTRIGbits absolute 0x4003A06C;

 typedef struct tagFTM2_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM2_POLBITS;
sfr volatile typeFTM2_POLBITS FTM2_POLbits absolute 0x4003A070;

 typedef struct tagFTM2_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_FMSBITS;
sfr volatile typeFTM2_FMSBITS FTM2_FMSbits absolute 0x4003A074;

 typedef struct tagFTM2_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM2_FILTERBITS;
sfr volatile typeFTM2_FILTERBITS FTM2_FILTERbits absolute 0x4003A078;

 typedef struct tagFTM2_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM2_FLTCTRLBITS;
sfr volatile typeFTM2_FLTCTRLBITS FTM2_FLTCTRLbits absolute 0x4003A07C;

 typedef struct tagFTM2_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM2_QDCTRLBITS;
sfr volatile typeFTM2_QDCTRLBITS FTM2_QDCTRLbits absolute 0x4003A080;

 typedef struct tagFTM2_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM2_CONFBITS;
sfr volatile typeFTM2_CONFBITS FTM2_CONFbits absolute 0x4003A084;

 typedef struct tagFTM2_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM2_FLTPOLBITS;
sfr volatile typeFTM2_FLTPOLBITS FTM2_FLTPOLbits absolute 0x4003A088;

 typedef struct tagFTM2_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM2_SYNCONFBITS;
sfr volatile typeFTM2_SYNCONFBITS FTM2_SYNCONFbits absolute 0x4003A08C;

 typedef struct tagFTM2_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM2_INVCTRLBITS;
sfr volatile typeFTM2_INVCTRLBITS FTM2_INVCTRLbits absolute 0x4003A090;

 typedef struct tagFTM2_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM2_SWOCTRLBITS;
sfr volatile typeFTM2_SWOCTRLBITS FTM2_SWOCTRLbits absolute 0x4003A094;

 typedef struct tagFTM2_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM2_PWMLOADBITS;
sfr volatile typeFTM2_PWMLOADBITS FTM2_PWMLOADbits absolute 0x4003A098;

 typedef struct tagSPI0_MCRBITS {
  union {
    struct {
      unsigned HALT : 1;
      unsigned : 7;
      unsigned SMPL_PT : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned DIS_RXF : 1;
      unsigned DIS_TXF : 1;
      unsigned MDIS : 1;
      unsigned DOZE : 1;
      unsigned PCSIS0 : 1;
      unsigned PCSIS1 : 1;
      unsigned PCSIS2 : 1;
      unsigned PCSIS3 : 1;
      unsigned PCSIS4 : 1;
      unsigned PCSIS5 : 1;
      unsigned : 2;
      unsigned ROOE : 1;
      unsigned PCSSE : 1;
      unsigned MTFE : 1;
      unsigned FRZ : 1;
      unsigned DCONF : 2;
      unsigned CONT_SCKE : 1;
      unsigned MSTR : 1;
    };
  };
} typeSPI0_MCRBITS;
sfr volatile typeSPI0_MCRBITS SPI0_MCRbits absolute 0x4002C000;

 typedef struct tagSPI0_TCRBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SPI_TCNT : 16;
    };
  };
} typeSPI0_TCRBITS;
sfr volatile typeSPI0_TCRBITS SPI0_TCRbits absolute 0x4002C008;

 typedef struct tagSPI0_CTAR0BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI0_CTAR0BITS;
sfr volatile typeSPI0_CTAR0BITS SPI0_CTAR0bits absolute 0x4002C00C;

 typedef struct tagSPI0_CTAR1BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI0_CTAR1BITS;
sfr volatile typeSPI0_CTAR1BITS SPI0_CTAR1bits absolute 0x4002C010;

 typedef struct tagSPI0_CTAR_SLAVEBITS {
  union {
    struct {
      unsigned : 25;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned : 1;
    };
  };
} typeSPI0_CTAR_SLAVEBITS;
sfr volatile typeSPI0_CTAR_SLAVEBITS SPI0_CTAR_SLAVEbits absolute 0x4002C00C;

 typedef struct tagSPI0_SRBITS {
  union {
    struct {
      unsigned POPNXTPTR : 4;
      unsigned RXCTR : 4;
      unsigned TXNXTPTR : 4;
      unsigned TXCTR : 4;
      unsigned : 1;
      unsigned RFDF : 1;
      unsigned : 1;
      unsigned RFOF : 1;
      unsigned : 5;
      unsigned TFFF : 1;
      unsigned : 1;
      unsigned TFUF : 1;
      unsigned EOQF : 1;
      unsigned : 1;
      unsigned TXRXS : 1;
      unsigned TCF : 1;
    };
  };
} typeSPI0_SRBITS;
sfr volatile typeSPI0_SRBITS SPI0_SRbits absolute 0x4002C02C;

 typedef struct tagSPI0_RSERBITS {
  union {
    struct {
      unsigned : 16;
      unsigned RFDF_DIRS : 1;
      unsigned RFDF_RE : 1;
      unsigned : 1;
      unsigned RFOF_RE : 1;
      unsigned : 4;
      unsigned TFFF_DIRS : 1;
      unsigned TFFF_RE : 1;
      unsigned : 1;
      unsigned TFUF_RE : 1;
      unsigned EOQF_RE : 1;
      unsigned : 2;
      unsigned TCF_RE : 1;
    };
  };
} typeSPI0_RSERBITS;
sfr volatile typeSPI0_RSERBITS SPI0_RSERbits absolute 0x4002C030;

 typedef struct tagSPI0_PUSHRBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned PCS0 : 1;
      unsigned PCS1 : 1;
      unsigned PCS2 : 1;
      unsigned PCS3 : 1;
      unsigned PCS4 : 1;
      unsigned PCS5 : 1;
      unsigned : 4;
      unsigned CTCNT : 1;
      unsigned EOQ : 1;
      unsigned CTAS : 3;
      unsigned CONT : 1;
    };
  };
} typeSPI0_PUSHRBITS;
sfr volatile typeSPI0_PUSHRBITS SPI0_PUSHRbits absolute 0x4002C034;

 typedef struct tagSPI0_PUSHR_SLAVEBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned : 16;
    };
  };
} typeSPI0_PUSHR_SLAVEBITS;
sfr volatile typeSPI0_PUSHR_SLAVEBITS SPI0_PUSHR_SLAVEbits absolute 0x4002C034;

 typedef struct tagSPI0_POPRBITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_POPRBITS;
sfr volatile typeSPI0_POPRBITS SPI0_POPRbits absolute 0x4002C038;

 typedef struct tagSPI0_TXFR0BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR0BITS;
sfr volatile typeSPI0_TXFR0BITS SPI0_TXFR0bits absolute 0x4002C03C;

 typedef struct tagSPI0_TXFR1BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR1BITS;
sfr volatile typeSPI0_TXFR1BITS SPI0_TXFR1bits absolute 0x4002C040;

 typedef struct tagSPI0_TXFR2BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR2BITS;
sfr volatile typeSPI0_TXFR2BITS SPI0_TXFR2bits absolute 0x4002C044;

 typedef struct tagSPI0_TXFR3BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR3BITS;
sfr volatile typeSPI0_TXFR3BITS SPI0_TXFR3bits absolute 0x4002C048;

 typedef struct tagSPI0_RXFR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR0BITS;
sfr volatile typeSPI0_RXFR0BITS SPI0_RXFR0bits absolute 0x4002C07C;

 typedef struct tagSPI0_RXFR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR1BITS;
sfr volatile typeSPI0_RXFR1BITS SPI0_RXFR1bits absolute 0x4002C080;

 typedef struct tagSPI0_RXFR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR2BITS;
sfr volatile typeSPI0_RXFR2BITS SPI0_RXFR2bits absolute 0x4002C084;

 typedef struct tagSPI0_RXFR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR3BITS;
sfr volatile typeSPI0_RXFR3BITS SPI0_RXFR3bits absolute 0x4002C088;

 typedef struct tagSPI1_MCRBITS {
  union {
    struct {
      unsigned HALT : 1;
      unsigned : 7;
      unsigned SMPL_PT : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned DIS_RXF : 1;
      unsigned DIS_TXF : 1;
      unsigned MDIS : 1;
      unsigned DOZE : 1;
      unsigned PCSIS0 : 1;
      unsigned PCSIS1 : 1;
      unsigned PCSIS2 : 1;
      unsigned PCSIS3 : 1;
      unsigned PCSIS4 : 1;
      unsigned PCSIS5 : 1;
      unsigned : 2;
      unsigned ROOE : 1;
      unsigned PCSSE : 1;
      unsigned MTFE : 1;
      unsigned FRZ : 1;
      unsigned DCONF : 2;
      unsigned CONT_SCKE : 1;
      unsigned MSTR : 1;
    };
  };
} typeSPI1_MCRBITS;
sfr volatile typeSPI1_MCRBITS SPI1_MCRbits absolute 0x4002D000;

 typedef struct tagSPI1_TCRBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SPI_TCNT : 16;
    };
  };
} typeSPI1_TCRBITS;
sfr volatile typeSPI1_TCRBITS SPI1_TCRbits absolute 0x4002D008;

 typedef struct tagSPI1_CTAR0BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI1_CTAR0BITS;
sfr volatile typeSPI1_CTAR0BITS SPI1_CTAR0bits absolute 0x4002D00C;

 typedef struct tagSPI1_CTAR1BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI1_CTAR1BITS;
sfr volatile typeSPI1_CTAR1BITS SPI1_CTAR1bits absolute 0x4002D010;

 typedef struct tagSPI1_CTAR_SLAVEBITS {
  union {
    struct {
      unsigned : 25;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned : 1;
    };
  };
} typeSPI1_CTAR_SLAVEBITS;
sfr volatile typeSPI1_CTAR_SLAVEBITS SPI1_CTAR_SLAVEbits absolute 0x4002D00C;

 typedef struct tagSPI1_SRBITS {
  union {
    struct {
      unsigned POPNXTPTR : 4;
      unsigned RXCTR : 4;
      unsigned TXNXTPTR : 4;
      unsigned TXCTR : 4;
      unsigned : 1;
      unsigned RFDF : 1;
      unsigned : 1;
      unsigned RFOF : 1;
      unsigned : 5;
      unsigned TFFF : 1;
      unsigned : 1;
      unsigned TFUF : 1;
      unsigned EOQF : 1;
      unsigned : 1;
      unsigned TXRXS : 1;
      unsigned TCF : 1;
    };
  };
} typeSPI1_SRBITS;
sfr volatile typeSPI1_SRBITS SPI1_SRbits absolute 0x4002D02C;

 typedef struct tagSPI1_RSERBITS {
  union {
    struct {
      unsigned : 16;
      unsigned RFDF_DIRS : 1;
      unsigned RFDF_RE : 1;
      unsigned : 1;
      unsigned RFOF_RE : 1;
      unsigned : 4;
      unsigned TFFF_DIRS : 1;
      unsigned TFFF_RE : 1;
      unsigned : 1;
      unsigned TFUF_RE : 1;
      unsigned EOQF_RE : 1;
      unsigned : 2;
      unsigned TCF_RE : 1;
    };
  };
} typeSPI1_RSERBITS;
sfr volatile typeSPI1_RSERBITS SPI1_RSERbits absolute 0x4002D030;

 typedef struct tagSPI1_PUSHRBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned PCS0 : 1;
      unsigned PCS1 : 1;
      unsigned PCS2 : 1;
      unsigned PCS3 : 1;
      unsigned PCS4 : 1;
      unsigned PCS5 : 1;
      unsigned : 4;
      unsigned CTCNT : 1;
      unsigned EOQ : 1;
      unsigned CTAS : 3;
      unsigned CONT : 1;
    };
  };
} typeSPI1_PUSHRBITS;
sfr volatile typeSPI1_PUSHRBITS SPI1_PUSHRbits absolute 0x4002D034;

 typedef struct tagSPI1_PUSHR_SLAVEBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned : 16;
    };
  };
} typeSPI1_PUSHR_SLAVEBITS;
sfr volatile typeSPI1_PUSHR_SLAVEBITS SPI1_PUSHR_SLAVEbits absolute 0x4002D034;

 typedef struct tagSPI1_POPRBITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_POPRBITS;
sfr volatile typeSPI1_POPRBITS SPI1_POPRbits absolute 0x4002D038;

 typedef struct tagSPI1_TXFR0BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR0BITS;
sfr volatile typeSPI1_TXFR0BITS SPI1_TXFR0bits absolute 0x4002D03C;

 typedef struct tagSPI1_TXFR1BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR1BITS;
sfr volatile typeSPI1_TXFR1BITS SPI1_TXFR1bits absolute 0x4002D040;

 typedef struct tagSPI1_TXFR2BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR2BITS;
sfr volatile typeSPI1_TXFR2BITS SPI1_TXFR2bits absolute 0x4002D044;

 typedef struct tagSPI1_TXFR3BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR3BITS;
sfr volatile typeSPI1_TXFR3BITS SPI1_TXFR3bits absolute 0x4002D048;

 typedef struct tagSPI1_RXFR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR0BITS;
sfr volatile typeSPI1_RXFR0BITS SPI1_RXFR0bits absolute 0x4002D07C;

 typedef struct tagSPI1_RXFR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR1BITS;
sfr volatile typeSPI1_RXFR1BITS SPI1_RXFR1bits absolute 0x4002D080;

 typedef struct tagSPI1_RXFR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR2BITS;
sfr volatile typeSPI1_RXFR2BITS SPI1_RXFR2bits absolute 0x4002D084;

 typedef struct tagSPI1_RXFR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR3BITS;
sfr volatile typeSPI1_RXFR3BITS SPI1_RXFR3bits absolute 0x4002D088;

 typedef struct tagSPI2_MCRBITS {
  union {
    struct {
      unsigned HALT : 1;
      unsigned : 7;
      unsigned SMPL_PT : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned DIS_RXF : 1;
      unsigned DIS_TXF : 1;
      unsigned MDIS : 1;
      unsigned DOZE : 1;
      unsigned PCSIS0 : 1;
      unsigned PCSIS1 : 1;
      unsigned PCSIS2 : 1;
      unsigned PCSIS3 : 1;
      unsigned PCSIS4 : 1;
      unsigned PCSIS5 : 1;
      unsigned : 2;
      unsigned ROOE : 1;
      unsigned PCSSE : 1;
      unsigned MTFE : 1;
      unsigned FRZ : 1;
      unsigned DCONF : 2;
      unsigned CONT_SCKE : 1;
      unsigned MSTR : 1;
    };
  };
} typeSPI2_MCRBITS;
sfr volatile typeSPI2_MCRBITS SPI2_MCRbits absolute 0x400AC000;

 typedef struct tagSPI2_TCRBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SPI_TCNT : 16;
    };
  };
} typeSPI2_TCRBITS;
sfr volatile typeSPI2_TCRBITS SPI2_TCRbits absolute 0x400AC008;

 typedef struct tagSPI2_CTAR0BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI2_CTAR0BITS;
sfr volatile typeSPI2_CTAR0BITS SPI2_CTAR0bits absolute 0x400AC00C;

 typedef struct tagSPI2_CTAR1BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI2_CTAR1BITS;
sfr volatile typeSPI2_CTAR1BITS SPI2_CTAR1bits absolute 0x400AC010;

 typedef struct tagSPI2_CTAR_SLAVEBITS {
  union {
    struct {
      unsigned : 25;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned : 1;
    };
  };
} typeSPI2_CTAR_SLAVEBITS;
sfr volatile typeSPI2_CTAR_SLAVEBITS SPI2_CTAR_SLAVEbits absolute 0x400AC00C;

 typedef struct tagSPI2_SRBITS {
  union {
    struct {
      unsigned POPNXTPTR : 4;
      unsigned RXCTR : 4;
      unsigned TXNXTPTR : 4;
      unsigned TXCTR : 4;
      unsigned : 1;
      unsigned RFDF : 1;
      unsigned : 1;
      unsigned RFOF : 1;
      unsigned : 5;
      unsigned TFFF : 1;
      unsigned : 1;
      unsigned TFUF : 1;
      unsigned EOQF : 1;
      unsigned : 1;
      unsigned TXRXS : 1;
      unsigned TCF : 1;
    };
  };
} typeSPI2_SRBITS;
sfr volatile typeSPI2_SRBITS SPI2_SRbits absolute 0x400AC02C;

 typedef struct tagSPI2_RSERBITS {
  union {
    struct {
      unsigned : 16;
      unsigned RFDF_DIRS : 1;
      unsigned RFDF_RE : 1;
      unsigned : 1;
      unsigned RFOF_RE : 1;
      unsigned : 4;
      unsigned TFFF_DIRS : 1;
      unsigned TFFF_RE : 1;
      unsigned : 1;
      unsigned TFUF_RE : 1;
      unsigned EOQF_RE : 1;
      unsigned : 2;
      unsigned TCF_RE : 1;
    };
  };
} typeSPI2_RSERBITS;
sfr volatile typeSPI2_RSERBITS SPI2_RSERbits absolute 0x400AC030;

 typedef struct tagSPI2_PUSHRBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned PCS0 : 1;
      unsigned PCS1 : 1;
      unsigned PCS2 : 1;
      unsigned PCS3 : 1;
      unsigned PCS4 : 1;
      unsigned PCS5 : 1;
      unsigned : 4;
      unsigned CTCNT : 1;
      unsigned EOQ : 1;
      unsigned CTAS : 3;
      unsigned CONT : 1;
    };
  };
} typeSPI2_PUSHRBITS;
sfr volatile typeSPI2_PUSHRBITS SPI2_PUSHRbits absolute 0x400AC034;

 typedef struct tagSPI2_PUSHR_SLAVEBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned : 16;
    };
  };
} typeSPI2_PUSHR_SLAVEBITS;
sfr volatile typeSPI2_PUSHR_SLAVEBITS SPI2_PUSHR_SLAVEbits absolute 0x400AC034;

 typedef struct tagSPI2_POPRBITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_POPRBITS;
sfr volatile typeSPI2_POPRBITS SPI2_POPRbits absolute 0x400AC038;

 typedef struct tagSPI2_TXFR0BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR0BITS;
sfr volatile typeSPI2_TXFR0BITS SPI2_TXFR0bits absolute 0x400AC03C;

 typedef struct tagSPI2_TXFR1BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR1BITS;
sfr volatile typeSPI2_TXFR1BITS SPI2_TXFR1bits absolute 0x400AC040;

 typedef struct tagSPI2_TXFR2BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR2BITS;
sfr volatile typeSPI2_TXFR2BITS SPI2_TXFR2bits absolute 0x400AC044;

 typedef struct tagSPI2_TXFR3BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR3BITS;
sfr volatile typeSPI2_TXFR3BITS SPI2_TXFR3bits absolute 0x400AC048;

 typedef struct tagSPI2_RXFR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR0BITS;
sfr volatile typeSPI2_RXFR0BITS SPI2_RXFR0bits absolute 0x400AC07C;

 typedef struct tagSPI2_RXFR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR1BITS;
sfr volatile typeSPI2_RXFR1BITS SPI2_RXFR1bits absolute 0x400AC080;

 typedef struct tagSPI2_RXFR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR2BITS;
sfr volatile typeSPI2_RXFR2BITS SPI2_RXFR2bits absolute 0x400AC084;

 typedef struct tagSPI2_RXFR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR3BITS;
sfr volatile typeSPI2_RXFR3BITS SPI2_RXFR3bits absolute 0x400AC088;

 typedef struct tagPDB1_SCBITS {
  union {
    struct {
      unsigned LDOK : 1;
      unsigned CONT : 1;
      unsigned MULT : 2;
      unsigned : 1;
      unsigned PDBIE : 1;
      unsigned PDBIF : 1;
      unsigned PDBEN : 1;
      unsigned TRGSEL : 4;
      unsigned PRESCALER : 3;
      unsigned DMAEN : 1;
      unsigned SWTRIG : 1;
      unsigned PDBEIE : 1;
      unsigned LDMOD : 2;
      unsigned : 12;
    };
  };
} typePDB1_SCBITS;
sfr volatile typePDB1_SCBITS PDB1_SCbits absolute 0x40031000;

 typedef struct tagPDB1_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typePDB1_MODBITS;
sfr volatile typePDB1_MODBITS PDB1_MODbits absolute 0x40031004;

 typedef struct tagPDB1_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typePDB1_CNTBITS;
sfr volatile typePDB1_CNTBITS PDB1_CNTbits absolute 0x40031008;

 typedef struct tagPDB1_IDLYBITS {
  union {
    struct {
      unsigned IDLY : 16;
      unsigned : 16;
    };
  };
} typePDB1_IDLYBITS;
sfr volatile typePDB1_IDLYBITS PDB1_IDLYbits absolute 0x4003100C;

 typedef struct tagPDB1_CH0C1BITS {
  union {
    struct {
      unsigned EN0 : 1;
      unsigned EN1 : 1;
      unsigned EN2 : 1;
      unsigned EN3 : 1;
      unsigned EN4 : 1;
      unsigned EN5 : 1;
      unsigned EN6 : 1;
      unsigned EN7 : 1;
      unsigned TOS0 : 1;
      unsigned TOS1 : 1;
      unsigned TOS2 : 1;
      unsigned TOS3 : 1;
      unsigned TOS4 : 1;
      unsigned TOS5 : 1;
      unsigned TOS6 : 1;
      unsigned TOS7 : 1;
      unsigned BB0 : 1;
      unsigned BB1 : 1;
      unsigned BB2 : 1;
      unsigned BB3 : 1;
      unsigned BB4 : 1;
      unsigned BB5 : 1;
      unsigned BB6 : 1;
      unsigned BB7 : 1;
      unsigned : 8;
    };
  };
} typePDB1_CH0C1BITS;
sfr volatile typePDB1_CH0C1BITS PDB1_CH0C1bits absolute 0x40031010;

 typedef struct tagPDB1_CH1C1BITS {
  union {
    struct {
      unsigned EN0 : 1;
      unsigned EN1 : 1;
      unsigned EN2 : 1;
      unsigned EN3 : 1;
      unsigned EN4 : 1;
      unsigned EN5 : 1;
      unsigned EN6 : 1;
      unsigned EN7 : 1;
      unsigned TOS0 : 1;
      unsigned TOS1 : 1;
      unsigned TOS2 : 1;
      unsigned TOS3 : 1;
      unsigned TOS4 : 1;
      unsigned TOS5 : 1;
      unsigned TOS6 : 1;
      unsigned TOS7 : 1;
      unsigned BB0 : 1;
      unsigned BB1 : 1;
      unsigned BB2 : 1;
      unsigned BB3 : 1;
      unsigned BB4 : 1;
      unsigned BB5 : 1;
      unsigned BB6 : 1;
      unsigned BB7 : 1;
      unsigned : 8;
    };
  };
} typePDB1_CH1C1BITS;
sfr volatile typePDB1_CH1C1BITS PDB1_CH1C1bits absolute 0x40031038;

 typedef struct tagPDB1_CH0SBITS {
  union {
    struct {
      unsigned ERR0 : 1;
      unsigned ERR1 : 1;
      unsigned ERR2 : 1;
      unsigned ERR3 : 1;
      unsigned ERR4 : 1;
      unsigned ERR5 : 1;
      unsigned ERR6 : 1;
      unsigned ERR7 : 1;
      unsigned : 8;
      unsigned CF : 8;
      unsigned : 8;
    };
  };
} typePDB1_CH0SBITS;
sfr volatile typePDB1_CH0SBITS PDB1_CH0Sbits absolute 0x40031014;

 typedef struct tagPDB1_CH1SBITS {
  union {
    struct {
      unsigned ERR0 : 1;
      unsigned ERR1 : 1;
      unsigned ERR2 : 1;
      unsigned ERR3 : 1;
      unsigned ERR4 : 1;
      unsigned ERR5 : 1;
      unsigned ERR6 : 1;
      unsigned ERR7 : 1;
      unsigned : 8;
      unsigned CF : 8;
      unsigned : 8;
    };
  };
} typePDB1_CH1SBITS;
sfr volatile typePDB1_CH1SBITS PDB1_CH1Sbits absolute 0x4003103C;

 typedef struct tagPDB1_CH0DLY0BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB1_CH0DLY0BITS;
sfr volatile typePDB1_CH0DLY0BITS PDB1_CH0DLY0bits absolute 0x40031018;

 typedef struct tagPDB1_CH1DLY0BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB1_CH1DLY0BITS;
sfr volatile typePDB1_CH1DLY0BITS PDB1_CH1DLY0bits absolute 0x40031040;

 typedef struct tagPDB1_CH0DLY1BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB1_CH0DLY1BITS;
sfr volatile typePDB1_CH0DLY1BITS PDB1_CH0DLY1bits absolute 0x4003101C;

 typedef struct tagPDB1_CH1DLY1BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB1_CH1DLY1BITS;
sfr volatile typePDB1_CH1DLY1BITS PDB1_CH1DLY1bits absolute 0x40031044;

 typedef struct tagPDB1_DACINTCBITS {
  union {
    struct {
      unsigned TOE : 1;
      unsigned EXT : 1;
      unsigned : 30;
    };
  };
} typePDB1_DACINTCBITS;
sfr volatile typePDB1_DACINTCBITS PDB1_DACINTCbits absolute 0x40031150;

 typedef struct tagPDB1_DACINTBITS {
  union {
    struct {
      unsigned INT : 16;
      unsigned : 16;
    };
  };
} typePDB1_DACINTBITS;
sfr volatile typePDB1_DACINTBITS PDB1_DACINTbits absolute 0x40031154;

 typedef struct tagPDB1_POENBITS {
  union {
    struct {
      unsigned POEN0 : 1;
      unsigned POEN1 : 1;
      unsigned POEN2 : 1;
      unsigned POEN3 : 1;
      unsigned POEN4 : 1;
      unsigned POEN5 : 1;
      unsigned POEN6 : 1;
      unsigned POEN7 : 1;
      unsigned : 24;
    };
  };
} typePDB1_POENBITS;
sfr volatile typePDB1_POENBITS PDB1_POENbits absolute 0x40031190;

 typedef struct tagPDB1_PO0DLYBITS {
  union {
    struct {
      unsigned DLY2 : 16;
      unsigned DLY1 : 16;
    };
  };
} typePDB1_PO0DLYBITS;
sfr volatile typePDB1_PO0DLYBITS PDB1_PO0DLYbits absolute 0x40031194;

 typedef struct tagPDB1_PO1DLYBITS {
  union {
    struct {
      unsigned DLY2 : 16;
      unsigned DLY1 : 16;
    };
  };
} typePDB1_PO1DLYBITS;
sfr volatile typePDB1_PO1DLYBITS PDB1_PO1DLYbits absolute 0x40031198;

 typedef struct tagPDB0_SCBITS {
  union {
    struct {
      unsigned LDOK : 1;
      unsigned CONT : 1;
      unsigned MULT : 2;
      unsigned : 1;
      unsigned PDBIE : 1;
      unsigned PDBIF : 1;
      unsigned PDBEN : 1;
      unsigned TRGSEL : 4;
      unsigned PRESCALER : 3;
      unsigned DMAEN : 1;
      unsigned SWTRIG : 1;
      unsigned PDBEIE : 1;
      unsigned LDMOD : 2;
      unsigned : 12;
    };
  };
} typePDB0_SCBITS;
sfr volatile typePDB0_SCBITS PDB0_SCbits absolute 0x40036000;

 typedef struct tagPDB0_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typePDB0_MODBITS;
sfr volatile typePDB0_MODBITS PDB0_MODbits absolute 0x40036004;

 typedef struct tagPDB0_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typePDB0_CNTBITS;
sfr volatile typePDB0_CNTBITS PDB0_CNTbits absolute 0x40036008;

 typedef struct tagPDB0_IDLYBITS {
  union {
    struct {
      unsigned IDLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_IDLYBITS;
sfr volatile typePDB0_IDLYBITS PDB0_IDLYbits absolute 0x4003600C;

 typedef struct tagPDB0_CH0C1BITS {
  union {
    struct {
      unsigned EN0 : 1;
      unsigned EN1 : 1;
      unsigned EN2 : 1;
      unsigned EN3 : 1;
      unsigned EN4 : 1;
      unsigned EN5 : 1;
      unsigned EN6 : 1;
      unsigned EN7 : 1;
      unsigned TOS0 : 1;
      unsigned TOS1 : 1;
      unsigned TOS2 : 1;
      unsigned TOS3 : 1;
      unsigned TOS4 : 1;
      unsigned TOS5 : 1;
      unsigned TOS6 : 1;
      unsigned TOS7 : 1;
      unsigned BB0 : 1;
      unsigned BB1 : 1;
      unsigned BB2 : 1;
      unsigned BB3 : 1;
      unsigned BB4 : 1;
      unsigned BB5 : 1;
      unsigned BB6 : 1;
      unsigned BB7 : 1;
      unsigned : 8;
    };
  };
} typePDB0_CH0C1BITS;
sfr volatile typePDB0_CH0C1BITS PDB0_CH0C1bits absolute 0x40036010;

 typedef struct tagPDB0_CH1C1BITS {
  union {
    struct {
      unsigned EN0 : 1;
      unsigned EN1 : 1;
      unsigned EN2 : 1;
      unsigned EN3 : 1;
      unsigned EN4 : 1;
      unsigned EN5 : 1;
      unsigned EN6 : 1;
      unsigned EN7 : 1;
      unsigned TOS0 : 1;
      unsigned TOS1 : 1;
      unsigned TOS2 : 1;
      unsigned TOS3 : 1;
      unsigned TOS4 : 1;
      unsigned TOS5 : 1;
      unsigned TOS6 : 1;
      unsigned TOS7 : 1;
      unsigned BB0 : 1;
      unsigned BB1 : 1;
      unsigned BB2 : 1;
      unsigned BB3 : 1;
      unsigned BB4 : 1;
      unsigned BB5 : 1;
      unsigned BB6 : 1;
      unsigned BB7 : 1;
      unsigned : 8;
    };
  };
} typePDB0_CH1C1BITS;
sfr volatile typePDB0_CH1C1BITS PDB0_CH1C1bits absolute 0x40036038;

 typedef struct tagPDB0_CH0SBITS {
  union {
    struct {
      unsigned ERR0 : 1;
      unsigned ERR1 : 1;
      unsigned ERR2 : 1;
      unsigned ERR3 : 1;
      unsigned ERR4 : 1;
      unsigned ERR5 : 1;
      unsigned ERR6 : 1;
      unsigned ERR7 : 1;
      unsigned : 8;
      unsigned CF : 8;
      unsigned : 8;
    };
  };
} typePDB0_CH0SBITS;
sfr volatile typePDB0_CH0SBITS PDB0_CH0Sbits absolute 0x40036014;

 typedef struct tagPDB0_CH1SBITS {
  union {
    struct {
      unsigned ERR0 : 1;
      unsigned ERR1 : 1;
      unsigned ERR2 : 1;
      unsigned ERR3 : 1;
      unsigned ERR4 : 1;
      unsigned ERR5 : 1;
      unsigned ERR6 : 1;
      unsigned ERR7 : 1;
      unsigned : 8;
      unsigned CF : 8;
      unsigned : 8;
    };
  };
} typePDB0_CH1SBITS;
sfr volatile typePDB0_CH1SBITS PDB0_CH1Sbits absolute 0x4003603C;

 typedef struct tagPDB0_CH0DLY0BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_CH0DLY0BITS;
sfr volatile typePDB0_CH0DLY0BITS PDB0_CH0DLY0bits absolute 0x40036018;

 typedef struct tagPDB0_CH1DLY0BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_CH1DLY0BITS;
sfr volatile typePDB0_CH1DLY0BITS PDB0_CH1DLY0bits absolute 0x40036040;

 typedef struct tagPDB0_CH0DLY1BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_CH0DLY1BITS;
sfr volatile typePDB0_CH0DLY1BITS PDB0_CH0DLY1bits absolute 0x4003601C;

 typedef struct tagPDB0_CH1DLY1BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_CH1DLY1BITS;
sfr volatile typePDB0_CH1DLY1BITS PDB0_CH1DLY1bits absolute 0x40036044;

 typedef struct tagPDB0_DACINTCBITS {
  union {
    struct {
      unsigned TOE : 1;
      unsigned EXT : 1;
      unsigned : 30;
    };
  };
} typePDB0_DACINTCBITS;
sfr volatile typePDB0_DACINTCBITS PDB0_DACINTCbits absolute 0x40036150;

 typedef struct tagPDB0_DACINTBITS {
  union {
    struct {
      unsigned INT : 16;
      unsigned : 16;
    };
  };
} typePDB0_DACINTBITS;
sfr volatile typePDB0_DACINTBITS PDB0_DACINTbits absolute 0x40036154;

 typedef struct tagPDB0_POENBITS {
  union {
    struct {
      unsigned POEN0 : 1;
      unsigned POEN1 : 1;
      unsigned POEN2 : 1;
      unsigned POEN3 : 1;
      unsigned POEN4 : 1;
      unsigned POEN5 : 1;
      unsigned POEN6 : 1;
      unsigned POEN7 : 1;
      unsigned : 24;
    };
  };
} typePDB0_POENBITS;
sfr volatile typePDB0_POENBITS PDB0_POENbits absolute 0x40036190;

 typedef struct tagPDB0_PO0DLYBITS {
  union {
    struct {
      unsigned DLY2 : 16;
      unsigned DLY1 : 16;
    };
  };
} typePDB0_PO0DLYBITS;
sfr volatile typePDB0_PO0DLYBITS PDB0_PO0DLYbits absolute 0x40036194;

 typedef struct tagPDB0_PO1DLYBITS {
  union {
    struct {
      unsigned DLY2 : 16;
      unsigned DLY1 : 16;
    };
  };
} typePDB0_PO1DLYBITS;
sfr volatile typePDB0_PO1DLYBITS PDB0_PO1DLYbits absolute 0x40036198;

 typedef struct tagCRC_DATABITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LU : 8;
      unsigned HL : 8;
      unsigned HU : 8;
    };
  };
} typeCRC_DATABITS;
sfr volatile typeCRC_DATABITS CRC_DATAbits absolute 0x40032000;

 typedef struct tagCRC_DATALBITS {
  union {
    struct {
      unsigned DATAL : 16;
    };
  };
} typeCRC_DATALBITS;
sfr volatile typeCRC_DATALBITS CRC_DATALbits absolute 0x40032000;

 typedef struct tagCRC_DATALLBITS {
  union {
    struct {
      unsigned DATALL : 8;
    };
  };
} typeCRC_DATALLBITS;
sfr volatile typeCRC_DATALLBITS CRC_DATALLbits absolute 0x40032000;

 typedef struct tagCRC_DATALUBITS {
  union {
    struct {
      unsigned DATALU : 8;
    };
  };
} typeCRC_DATALUBITS;
sfr volatile typeCRC_DATALUBITS CRC_DATALUbits absolute 0x40032001;

 typedef struct tagCRC_DATAHBITS {
  union {
    struct {
      unsigned DATAH : 16;
    };
  };
} typeCRC_DATAHBITS;
sfr volatile typeCRC_DATAHBITS CRC_DATAHbits absolute 0x40032002;

 typedef struct tagCRC_DATAHLBITS {
  union {
    struct {
      unsigned DATAHL : 8;
    };
  };
} typeCRC_DATAHLBITS;
sfr volatile typeCRC_DATAHLBITS CRC_DATAHLbits absolute 0x40032002;

 typedef struct tagCRC_DATAHUBITS {
  union {
    struct {
      unsigned DATAHU : 8;
    };
  };
} typeCRC_DATAHUBITS;
sfr volatile typeCRC_DATAHUBITS CRC_DATAHUbits absolute 0x40032003;

 typedef struct tagCRC_GPOLYBITS {
  union {
    struct {
      unsigned LOW : 16;
      unsigned HIGH : 16;
    };
  };
} typeCRC_GPOLYBITS;
sfr volatile typeCRC_GPOLYBITS CRC_GPOLYbits absolute 0x40032004;

 typedef struct tagCRC_GPOLYLBITS {
  union {
    struct {
      unsigned GPOLYL : 16;
    };
  };
} typeCRC_GPOLYLBITS;
sfr volatile typeCRC_GPOLYLBITS CRC_GPOLYLbits absolute 0x40032004;

 typedef struct tagCRC_GPOLYLLBITS {
  union {
    struct {
      unsigned GPOLYLL : 8;
    };
  };
} typeCRC_GPOLYLLBITS;
sfr volatile typeCRC_GPOLYLLBITS CRC_GPOLYLLbits absolute 0x40032004;

 typedef struct tagCRC_GPOLYLUBITS {
  union {
    struct {
      unsigned GPOLYLU : 8;
    };
  };
} typeCRC_GPOLYLUBITS;
sfr volatile typeCRC_GPOLYLUBITS CRC_GPOLYLUbits absolute 0x40032005;

 typedef struct tagCRC_GPOLYHBITS {
  union {
    struct {
      unsigned GPOLYH : 16;
    };
  };
} typeCRC_GPOLYHBITS;
sfr volatile typeCRC_GPOLYHBITS CRC_GPOLYHbits absolute 0x40032006;

 typedef struct tagCRC_GPOLYHLBITS {
  union {
    struct {
      unsigned GPOLYHL : 8;
    };
  };
} typeCRC_GPOLYHLBITS;
sfr volatile typeCRC_GPOLYHLBITS CRC_GPOLYHLbits absolute 0x40032006;

 typedef struct tagCRC_GPOLYHUBITS {
  union {
    struct {
      unsigned GPOLYHU : 8;
    };
  };
} typeCRC_GPOLYHUBITS;
sfr volatile typeCRC_GPOLYHUBITS CRC_GPOLYHUbits absolute 0x40032007;

 typedef struct tagCRC_CTRLBITS {
  union {
    struct {
      unsigned : 24;
      unsigned TCRC : 1;
      unsigned WAS : 1;
      unsigned FXOR : 1;
      unsigned : 1;
      unsigned TOTR : 2;
      unsigned TOT : 2;
    };
  };
} typeCRC_CTRLBITS;
sfr volatile typeCRC_CTRLBITS CRC_CTRLbits absolute 0x40032008;

 typedef struct tagCRC_CTRLHUBITS {
  union {
    struct {
      unsigned TCRC : 1;
      unsigned WAS : 1;
      unsigned FXOR : 1;
      unsigned : 1;
      unsigned TOTR : 2;
      unsigned TOT : 2;
    };
  };
} typeCRC_CTRLHUBITS;
sfr volatile typeCRC_CTRLHUBITS CRC_CTRLHUbits absolute 0x4003200B;

 typedef struct tagPWM0_SM0CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM0_SM0CNTBITS;
sfr volatile typePWM0_SM0CNTBITS PWM0_SM0CNTbits absolute 0x40033000;

 typedef struct tagPWM0_SM1CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM0_SM1CNTBITS;
sfr volatile typePWM0_SM1CNTBITS PWM0_SM1CNTbits absolute 0x40033060;

 typedef struct tagPWM0_SM2CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM0_SM2CNTBITS;
sfr volatile typePWM0_SM2CNTBITS PWM0_SM2CNTbits absolute 0x400330C0;

 typedef struct tagPWM0_SM3CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM0_SM3CNTBITS;
sfr volatile typePWM0_SM3CNTBITS PWM0_SM3CNTbits absolute 0x40033120;

 typedef struct tagPWM0_SM0INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM0_SM0INITBITS;
sfr volatile typePWM0_SM0INITBITS PWM0_SM0INITbits absolute 0x40033002;

 typedef struct tagPWM0_SM1INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM0_SM1INITBITS;
sfr volatile typePWM0_SM1INITBITS PWM0_SM1INITbits absolute 0x40033062;

 typedef struct tagPWM0_SM2INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM0_SM2INITBITS;
sfr volatile typePWM0_SM2INITBITS PWM0_SM2INITbits absolute 0x400330C2;

 typedef struct tagPWM0_SM3INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM0_SM3INITBITS;
sfr volatile typePWM0_SM3INITBITS PWM0_SM3INITbits absolute 0x40033122;

 typedef struct tagPWM0_SM0CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM0_SM0CTRL2BITS;
sfr volatile typePWM0_SM0CTRL2BITS PWM0_SM0CTRL2bits absolute 0x40033004;

 typedef struct tagPWM0_SM1CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM0_SM1CTRL2BITS;
sfr volatile typePWM0_SM1CTRL2BITS PWM0_SM1CTRL2bits absolute 0x40033064;

 typedef struct tagPWM0_SM2CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM0_SM2CTRL2BITS;
sfr volatile typePWM0_SM2CTRL2BITS PWM0_SM2CTRL2bits absolute 0x400330C4;

 typedef struct tagPWM0_SM3CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM0_SM3CTRL2BITS;
sfr volatile typePWM0_SM3CTRL2BITS PWM0_SM3CTRL2bits absolute 0x40033124;

 typedef struct tagPWM0_SM0CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM0_SM0CTRLBITS;
sfr volatile typePWM0_SM0CTRLBITS PWM0_SM0CTRLbits absolute 0x40033006;

 typedef struct tagPWM0_SM1CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM0_SM1CTRLBITS;
sfr volatile typePWM0_SM1CTRLBITS PWM0_SM1CTRLbits absolute 0x40033066;

 typedef struct tagPWM0_SM2CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM0_SM2CTRLBITS;
sfr volatile typePWM0_SM2CTRLBITS PWM0_SM2CTRLbits absolute 0x400330C6;

 typedef struct tagPWM0_SM3CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM0_SM3CTRLBITS;
sfr volatile typePWM0_SM3CTRLBITS PWM0_SM3CTRLbits absolute 0x40033126;

 typedef struct tagPWM0_SM0VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM0_SM0VAL0BITS;
sfr volatile typePWM0_SM0VAL0BITS PWM0_SM0VAL0bits absolute 0x4003300A;

 typedef struct tagPWM0_SM1VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM0_SM1VAL0BITS;
sfr volatile typePWM0_SM1VAL0BITS PWM0_SM1VAL0bits absolute 0x4003306A;

 typedef struct tagPWM0_SM2VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM0_SM2VAL0BITS;
sfr volatile typePWM0_SM2VAL0BITS PWM0_SM2VAL0bits absolute 0x400330CA;

 typedef struct tagPWM0_SM3VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM0_SM3VAL0BITS;
sfr volatile typePWM0_SM3VAL0BITS PWM0_SM3VAL0bits absolute 0x4003312A;

 typedef struct tagPWM0_SM0FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM0_SM0FRACVAL1BITS;
sfr volatile typePWM0_SM0FRACVAL1BITS PWM0_SM0FRACVAL1bits absolute 0x4003300C;

 typedef struct tagPWM0_SM1FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM0_SM1FRACVAL1BITS;
sfr volatile typePWM0_SM1FRACVAL1BITS PWM0_SM1FRACVAL1bits absolute 0x4003306C;

 typedef struct tagPWM0_SM2FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM0_SM2FRACVAL1BITS;
sfr volatile typePWM0_SM2FRACVAL1BITS PWM0_SM2FRACVAL1bits absolute 0x400330CC;

 typedef struct tagPWM0_SM3FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM0_SM3FRACVAL1BITS;
sfr volatile typePWM0_SM3FRACVAL1BITS PWM0_SM3FRACVAL1bits absolute 0x4003312C;

 typedef struct tagPWM0_SM0VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM0_SM0VAL1BITS;
sfr volatile typePWM0_SM0VAL1BITS PWM0_SM0VAL1bits absolute 0x4003300E;

 typedef struct tagPWM0_SM1VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM0_SM1VAL1BITS;
sfr volatile typePWM0_SM1VAL1BITS PWM0_SM1VAL1bits absolute 0x4003306E;

 typedef struct tagPWM0_SM2VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM0_SM2VAL1BITS;
sfr volatile typePWM0_SM2VAL1BITS PWM0_SM2VAL1bits absolute 0x400330CE;

 typedef struct tagPWM0_SM3VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM0_SM3VAL1BITS;
sfr volatile typePWM0_SM3VAL1BITS PWM0_SM3VAL1bits absolute 0x4003312E;

 typedef struct tagPWM0_SM0FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM0_SM0FRACVAL2BITS;
sfr volatile typePWM0_SM0FRACVAL2BITS PWM0_SM0FRACVAL2bits absolute 0x40033010;

 typedef struct tagPWM0_SM1FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM0_SM1FRACVAL2BITS;
sfr volatile typePWM0_SM1FRACVAL2BITS PWM0_SM1FRACVAL2bits absolute 0x40033070;

 typedef struct tagPWM0_SM2FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM0_SM2FRACVAL2BITS;
sfr volatile typePWM0_SM2FRACVAL2BITS PWM0_SM2FRACVAL2bits absolute 0x400330D0;

 typedef struct tagPWM0_SM3FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM0_SM3FRACVAL2BITS;
sfr volatile typePWM0_SM3FRACVAL2BITS PWM0_SM3FRACVAL2bits absolute 0x40033130;

 typedef struct tagPWM0_SM0VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM0_SM0VAL2BITS;
sfr volatile typePWM0_SM0VAL2BITS PWM0_SM0VAL2bits absolute 0x40033012;

 typedef struct tagPWM0_SM1VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM0_SM1VAL2BITS;
sfr volatile typePWM0_SM1VAL2BITS PWM0_SM1VAL2bits absolute 0x40033072;

 typedef struct tagPWM0_SM2VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM0_SM2VAL2BITS;
sfr volatile typePWM0_SM2VAL2BITS PWM0_SM2VAL2bits absolute 0x400330D2;

 typedef struct tagPWM0_SM3VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM0_SM3VAL2BITS;
sfr volatile typePWM0_SM3VAL2BITS PWM0_SM3VAL2bits absolute 0x40033132;

 typedef struct tagPWM0_SM0FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM0_SM0FRACVAL3BITS;
sfr volatile typePWM0_SM0FRACVAL3BITS PWM0_SM0FRACVAL3bits absolute 0x40033014;

 typedef struct tagPWM0_SM1FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM0_SM1FRACVAL3BITS;
sfr volatile typePWM0_SM1FRACVAL3BITS PWM0_SM1FRACVAL3bits absolute 0x40033074;

 typedef struct tagPWM0_SM2FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM0_SM2FRACVAL3BITS;
sfr volatile typePWM0_SM2FRACVAL3BITS PWM0_SM2FRACVAL3bits absolute 0x400330D4;

 typedef struct tagPWM0_SM3FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM0_SM3FRACVAL3BITS;
sfr volatile typePWM0_SM3FRACVAL3BITS PWM0_SM3FRACVAL3bits absolute 0x40033134;

 typedef struct tagPWM0_SM0VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM0_SM0VAL3BITS;
sfr volatile typePWM0_SM0VAL3BITS PWM0_SM0VAL3bits absolute 0x40033016;

 typedef struct tagPWM0_SM1VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM0_SM1VAL3BITS;
sfr volatile typePWM0_SM1VAL3BITS PWM0_SM1VAL3bits absolute 0x40033076;

 typedef struct tagPWM0_SM2VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM0_SM2VAL3BITS;
sfr volatile typePWM0_SM2VAL3BITS PWM0_SM2VAL3bits absolute 0x400330D6;

 typedef struct tagPWM0_SM3VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM0_SM3VAL3BITS;
sfr volatile typePWM0_SM3VAL3BITS PWM0_SM3VAL3bits absolute 0x40033136;

 typedef struct tagPWM0_SM0FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM0_SM0FRACVAL4BITS;
sfr volatile typePWM0_SM0FRACVAL4BITS PWM0_SM0FRACVAL4bits absolute 0x40033018;

 typedef struct tagPWM0_SM1FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM0_SM1FRACVAL4BITS;
sfr volatile typePWM0_SM1FRACVAL4BITS PWM0_SM1FRACVAL4bits absolute 0x40033078;

 typedef struct tagPWM0_SM2FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM0_SM2FRACVAL4BITS;
sfr volatile typePWM0_SM2FRACVAL4BITS PWM0_SM2FRACVAL4bits absolute 0x400330D8;

 typedef struct tagPWM0_SM3FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM0_SM3FRACVAL4BITS;
sfr volatile typePWM0_SM3FRACVAL4BITS PWM0_SM3FRACVAL4bits absolute 0x40033138;

 typedef struct tagPWM0_SM0VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM0_SM0VAL4BITS;
sfr volatile typePWM0_SM0VAL4BITS PWM0_SM0VAL4bits absolute 0x4003301A;

 typedef struct tagPWM0_SM1VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM0_SM1VAL4BITS;
sfr volatile typePWM0_SM1VAL4BITS PWM0_SM1VAL4bits absolute 0x4003307A;

 typedef struct tagPWM0_SM2VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM0_SM2VAL4BITS;
sfr volatile typePWM0_SM2VAL4BITS PWM0_SM2VAL4bits absolute 0x400330DA;

 typedef struct tagPWM0_SM3VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM0_SM3VAL4BITS;
sfr volatile typePWM0_SM3VAL4BITS PWM0_SM3VAL4bits absolute 0x4003313A;

 typedef struct tagPWM0_SM0FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM0_SM0FRACVAL5BITS;
sfr volatile typePWM0_SM0FRACVAL5BITS PWM0_SM0FRACVAL5bits absolute 0x4003301C;

 typedef struct tagPWM0_SM1FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM0_SM1FRACVAL5BITS;
sfr volatile typePWM0_SM1FRACVAL5BITS PWM0_SM1FRACVAL5bits absolute 0x4003307C;

 typedef struct tagPWM0_SM2FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM0_SM2FRACVAL5BITS;
sfr volatile typePWM0_SM2FRACVAL5BITS PWM0_SM2FRACVAL5bits absolute 0x400330DC;

 typedef struct tagPWM0_SM3FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM0_SM3FRACVAL5BITS;
sfr volatile typePWM0_SM3FRACVAL5BITS PWM0_SM3FRACVAL5bits absolute 0x4003313C;

 typedef struct tagPWM0_SM0VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM0_SM0VAL5BITS;
sfr volatile typePWM0_SM0VAL5BITS PWM0_SM0VAL5bits absolute 0x4003301E;

 typedef struct tagPWM0_SM1VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM0_SM1VAL5BITS;
sfr volatile typePWM0_SM1VAL5BITS PWM0_SM1VAL5bits absolute 0x4003307E;

 typedef struct tagPWM0_SM2VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM0_SM2VAL5BITS;
sfr volatile typePWM0_SM2VAL5BITS PWM0_SM2VAL5bits absolute 0x400330DE;

 typedef struct tagPWM0_SM3VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM0_SM3VAL5BITS;
sfr volatile typePWM0_SM3VAL5BITS PWM0_SM3VAL5bits absolute 0x4003313E;

 typedef struct tagPWM0_SM0FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM0_SM0FRCTRLBITS;
sfr volatile typePWM0_SM0FRCTRLBITS PWM0_SM0FRCTRLbits absolute 0x40033020;

 typedef struct tagPWM0_SM1FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM0_SM1FRCTRLBITS;
sfr volatile typePWM0_SM1FRCTRLBITS PWM0_SM1FRCTRLbits absolute 0x40033080;

 typedef struct tagPWM0_SM2FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM0_SM2FRCTRLBITS;
sfr volatile typePWM0_SM2FRCTRLBITS PWM0_SM2FRCTRLbits absolute 0x400330E0;

 typedef struct tagPWM0_SM3FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM0_SM3FRCTRLBITS;
sfr volatile typePWM0_SM3FRCTRLBITS PWM0_SM3FRCTRLbits absolute 0x40033140;

 typedef struct tagPWM0_SM0OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM0_SM0OCTRLBITS;
sfr volatile typePWM0_SM0OCTRLBITS PWM0_SM0OCTRLbits absolute 0x40033022;

 typedef struct tagPWM0_SM1OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM0_SM1OCTRLBITS;
sfr volatile typePWM0_SM1OCTRLBITS PWM0_SM1OCTRLbits absolute 0x40033082;

 typedef struct tagPWM0_SM2OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM0_SM2OCTRLBITS;
sfr volatile typePWM0_SM2OCTRLBITS PWM0_SM2OCTRLbits absolute 0x400330E2;

 typedef struct tagPWM0_SM3OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM0_SM3OCTRLBITS;
sfr volatile typePWM0_SM3OCTRLBITS PWM0_SM3OCTRLbits absolute 0x40033142;

 typedef struct tagPWM0_SM0STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM0_SM0STSBITS;
sfr volatile typePWM0_SM0STSBITS PWM0_SM0STSbits absolute 0x40033024;

 typedef struct tagPWM0_SM1STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM0_SM1STSBITS;
sfr volatile typePWM0_SM1STSBITS PWM0_SM1STSbits absolute 0x40033084;

 typedef struct tagPWM0_SM2STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM0_SM2STSBITS;
sfr volatile typePWM0_SM2STSBITS PWM0_SM2STSbits absolute 0x400330E4;

 typedef struct tagPWM0_SM3STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM0_SM3STSBITS;
sfr volatile typePWM0_SM3STSBITS PWM0_SM3STSbits absolute 0x40033144;

 typedef struct tagPWM0_SM0INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM0_SM0INTENBITS;
sfr volatile typePWM0_SM0INTENBITS PWM0_SM0INTENbits absolute 0x40033026;

 typedef struct tagPWM0_SM1INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM0_SM1INTENBITS;
sfr volatile typePWM0_SM1INTENBITS PWM0_SM1INTENbits absolute 0x40033086;

 typedef struct tagPWM0_SM2INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM0_SM2INTENBITS;
sfr volatile typePWM0_SM2INTENBITS PWM0_SM2INTENbits absolute 0x400330E6;

 typedef struct tagPWM0_SM3INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM0_SM3INTENBITS;
sfr volatile typePWM0_SM3INTENBITS PWM0_SM3INTENbits absolute 0x40033146;

 typedef struct tagPWM0_SM0DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM0_SM0DMAENBITS;
sfr volatile typePWM0_SM0DMAENBITS PWM0_SM0DMAENbits absolute 0x40033028;

 typedef struct tagPWM0_SM1DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM0_SM1DMAENBITS;
sfr volatile typePWM0_SM1DMAENBITS PWM0_SM1DMAENbits absolute 0x40033088;

 typedef struct tagPWM0_SM2DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM0_SM2DMAENBITS;
sfr volatile typePWM0_SM2DMAENBITS PWM0_SM2DMAENbits absolute 0x400330E8;

 typedef struct tagPWM0_SM3DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM0_SM3DMAENBITS;
sfr volatile typePWM0_SM3DMAENBITS PWM0_SM3DMAENbits absolute 0x40033148;

 typedef struct tagPWM0_SM0TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM0_SM0TCTRLBITS;
sfr volatile typePWM0_SM0TCTRLBITS PWM0_SM0TCTRLbits absolute 0x4003302A;

 typedef struct tagPWM0_SM1TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM0_SM1TCTRLBITS;
sfr volatile typePWM0_SM1TCTRLBITS PWM0_SM1TCTRLbits absolute 0x4003308A;

 typedef struct tagPWM0_SM2TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM0_SM2TCTRLBITS;
sfr volatile typePWM0_SM2TCTRLBITS PWM0_SM2TCTRLbits absolute 0x400330EA;

 typedef struct tagPWM0_SM3TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM0_SM3TCTRLBITS;
sfr volatile typePWM0_SM3TCTRLBITS PWM0_SM3TCTRLbits absolute 0x4003314A;

 typedef struct tagPWM0_SM0DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM0_SM0DISMAP0BITS;
sfr volatile typePWM0_SM0DISMAP0BITS PWM0_SM0DISMAP0bits absolute 0x4003302C;

 typedef struct tagPWM0_SM1DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM0_SM1DISMAP0BITS;
sfr volatile typePWM0_SM1DISMAP0BITS PWM0_SM1DISMAP0bits absolute 0x4003308C;

 typedef struct tagPWM0_SM2DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM0_SM2DISMAP0BITS;
sfr volatile typePWM0_SM2DISMAP0BITS PWM0_SM2DISMAP0bits absolute 0x400330EC;

 typedef struct tagPWM0_SM3DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM0_SM3DISMAP0BITS;
sfr volatile typePWM0_SM3DISMAP0BITS PWM0_SM3DISMAP0bits absolute 0x4003314C;

 typedef struct tagPWM0_SM0DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM0_SM0DTCNT0BITS;
sfr volatile typePWM0_SM0DTCNT0BITS PWM0_SM0DTCNT0bits absolute 0x40033030;

 typedef struct tagPWM0_SM1DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM0_SM1DTCNT0BITS;
sfr volatile typePWM0_SM1DTCNT0BITS PWM0_SM1DTCNT0bits absolute 0x40033090;

 typedef struct tagPWM0_SM2DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM0_SM2DTCNT0BITS;
sfr volatile typePWM0_SM2DTCNT0BITS PWM0_SM2DTCNT0bits absolute 0x400330F0;

 typedef struct tagPWM0_SM3DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM0_SM3DTCNT0BITS;
sfr volatile typePWM0_SM3DTCNT0BITS PWM0_SM3DTCNT0bits absolute 0x40033150;

 typedef struct tagPWM0_SM0DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM0_SM0DTCNT1BITS;
sfr volatile typePWM0_SM0DTCNT1BITS PWM0_SM0DTCNT1bits absolute 0x40033032;

 typedef struct tagPWM0_SM1DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM0_SM1DTCNT1BITS;
sfr volatile typePWM0_SM1DTCNT1BITS PWM0_SM1DTCNT1bits absolute 0x40033092;

 typedef struct tagPWM0_SM2DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM0_SM2DTCNT1BITS;
sfr volatile typePWM0_SM2DTCNT1BITS PWM0_SM2DTCNT1bits absolute 0x400330F2;

 typedef struct tagPWM0_SM3DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM0_SM3DTCNT1BITS;
sfr volatile typePWM0_SM3DTCNT1BITS PWM0_SM3DTCNT1bits absolute 0x40033152;

 typedef struct tagPWM0_SM0CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM0_SM0CAPTCTRLABITS;
sfr volatile typePWM0_SM0CAPTCTRLABITS PWM0_SM0CAPTCTRLAbits absolute 0x40033034;

 typedef struct tagPWM0_SM1CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM0_SM1CAPTCTRLABITS;
sfr volatile typePWM0_SM1CAPTCTRLABITS PWM0_SM1CAPTCTRLAbits absolute 0x40033094;

 typedef struct tagPWM0_SM2CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM0_SM2CAPTCTRLABITS;
sfr volatile typePWM0_SM2CAPTCTRLABITS PWM0_SM2CAPTCTRLAbits absolute 0x400330F4;

 typedef struct tagPWM0_SM3CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM0_SM3CAPTCTRLABITS;
sfr volatile typePWM0_SM3CAPTCTRLABITS PWM0_SM3CAPTCTRLAbits absolute 0x40033154;

 typedef struct tagPWM0_SM0CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM0_SM0CAPTCOMPABITS;
sfr volatile typePWM0_SM0CAPTCOMPABITS PWM0_SM0CAPTCOMPAbits absolute 0x40033036;

 typedef struct tagPWM0_SM1CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM0_SM1CAPTCOMPABITS;
sfr volatile typePWM0_SM1CAPTCOMPABITS PWM0_SM1CAPTCOMPAbits absolute 0x40033096;

 typedef struct tagPWM0_SM2CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM0_SM2CAPTCOMPABITS;
sfr volatile typePWM0_SM2CAPTCOMPABITS PWM0_SM2CAPTCOMPAbits absolute 0x400330F6;

 typedef struct tagPWM0_SM3CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM0_SM3CAPTCOMPABITS;
sfr volatile typePWM0_SM3CAPTCOMPABITS PWM0_SM3CAPTCOMPAbits absolute 0x40033156;

 typedef struct tagPWM0_SM0CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM0_SM0CAPTCTRLBBITS;
sfr volatile typePWM0_SM0CAPTCTRLBBITS PWM0_SM0CAPTCTRLBbits absolute 0x40033038;

 typedef struct tagPWM0_SM1CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM0_SM1CAPTCTRLBBITS;
sfr volatile typePWM0_SM1CAPTCTRLBBITS PWM0_SM1CAPTCTRLBbits absolute 0x40033098;

 typedef struct tagPWM0_SM2CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM0_SM2CAPTCTRLBBITS;
sfr volatile typePWM0_SM2CAPTCTRLBBITS PWM0_SM2CAPTCTRLBbits absolute 0x400330F8;

 typedef struct tagPWM0_SM3CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM0_SM3CAPTCTRLBBITS;
sfr volatile typePWM0_SM3CAPTCTRLBBITS PWM0_SM3CAPTCTRLBbits absolute 0x40033158;

 typedef struct tagPWM0_SM0CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM0_SM0CAPTCOMPBBITS;
sfr volatile typePWM0_SM0CAPTCOMPBBITS PWM0_SM0CAPTCOMPBbits absolute 0x4003303A;

 typedef struct tagPWM0_SM1CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM0_SM1CAPTCOMPBBITS;
sfr volatile typePWM0_SM1CAPTCOMPBBITS PWM0_SM1CAPTCOMPBbits absolute 0x4003309A;

 typedef struct tagPWM0_SM2CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM0_SM2CAPTCOMPBBITS;
sfr volatile typePWM0_SM2CAPTCOMPBBITS PWM0_SM2CAPTCOMPBbits absolute 0x400330FA;

 typedef struct tagPWM0_SM3CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM0_SM3CAPTCOMPBBITS;
sfr volatile typePWM0_SM3CAPTCOMPBBITS PWM0_SM3CAPTCOMPBbits absolute 0x4003315A;

 typedef struct tagPWM0_SM0CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM0_SM0CAPTCTRLXBITS;
sfr volatile typePWM0_SM0CAPTCTRLXBITS PWM0_SM0CAPTCTRLXbits absolute 0x4003303C;

 typedef struct tagPWM0_SM1CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM0_SM1CAPTCTRLXBITS;
sfr volatile typePWM0_SM1CAPTCTRLXBITS PWM0_SM1CAPTCTRLXbits absolute 0x4003309C;

 typedef struct tagPWM0_SM2CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM0_SM2CAPTCTRLXBITS;
sfr volatile typePWM0_SM2CAPTCTRLXBITS PWM0_SM2CAPTCTRLXbits absolute 0x400330FC;

 typedef struct tagPWM0_SM3CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM0_SM3CAPTCTRLXBITS;
sfr volatile typePWM0_SM3CAPTCTRLXBITS PWM0_SM3CAPTCTRLXbits absolute 0x4003315C;

 typedef struct tagPWM0_SM0CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM0_SM0CAPTCOMPXBITS;
sfr volatile typePWM0_SM0CAPTCOMPXBITS PWM0_SM0CAPTCOMPXbits absolute 0x4003303E;

 typedef struct tagPWM0_SM1CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM0_SM1CAPTCOMPXBITS;
sfr volatile typePWM0_SM1CAPTCOMPXBITS PWM0_SM1CAPTCOMPXbits absolute 0x4003309E;

 typedef struct tagPWM0_SM2CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM0_SM2CAPTCOMPXBITS;
sfr volatile typePWM0_SM2CAPTCOMPXBITS PWM0_SM2CAPTCOMPXbits absolute 0x400330FE;

 typedef struct tagPWM0_SM3CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM0_SM3CAPTCOMPXBITS;
sfr volatile typePWM0_SM3CAPTCOMPXBITS PWM0_SM3CAPTCOMPXbits absolute 0x4003315E;

 typedef struct tagPWM0_SM0CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM0_SM0CVAL0BITS;
sfr volatile typePWM0_SM0CVAL0BITS PWM0_SM0CVAL0bits absolute 0x40033040;

 typedef struct tagPWM0_SM1CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM0_SM1CVAL0BITS;
sfr volatile typePWM0_SM1CVAL0BITS PWM0_SM1CVAL0bits absolute 0x400330A0;

 typedef struct tagPWM0_SM2CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM0_SM2CVAL0BITS;
sfr volatile typePWM0_SM2CVAL0BITS PWM0_SM2CVAL0bits absolute 0x40033100;

 typedef struct tagPWM0_SM3CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM0_SM3CVAL0BITS;
sfr volatile typePWM0_SM3CVAL0BITS PWM0_SM3CVAL0bits absolute 0x40033160;

 typedef struct tagPWM0_SM0CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM0CVAL0CYCBITS;
sfr volatile typePWM0_SM0CVAL0CYCBITS PWM0_SM0CVAL0CYCbits absolute 0x40033042;

 typedef struct tagPWM0_SM1CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM1CVAL0CYCBITS;
sfr volatile typePWM0_SM1CVAL0CYCBITS PWM0_SM1CVAL0CYCbits absolute 0x400330A2;

 typedef struct tagPWM0_SM2CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM2CVAL0CYCBITS;
sfr volatile typePWM0_SM2CVAL0CYCBITS PWM0_SM2CVAL0CYCbits absolute 0x40033102;

 typedef struct tagPWM0_SM3CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM3CVAL0CYCBITS;
sfr volatile typePWM0_SM3CVAL0CYCBITS PWM0_SM3CVAL0CYCbits absolute 0x40033162;

 typedef struct tagPWM0_SM0CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM0_SM0CVAL1BITS;
sfr volatile typePWM0_SM0CVAL1BITS PWM0_SM0CVAL1bits absolute 0x40033044;

 typedef struct tagPWM0_SM1CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM0_SM1CVAL1BITS;
sfr volatile typePWM0_SM1CVAL1BITS PWM0_SM1CVAL1bits absolute 0x400330A4;

 typedef struct tagPWM0_SM2CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM0_SM2CVAL1BITS;
sfr volatile typePWM0_SM2CVAL1BITS PWM0_SM2CVAL1bits absolute 0x40033104;

 typedef struct tagPWM0_SM3CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM0_SM3CVAL1BITS;
sfr volatile typePWM0_SM3CVAL1BITS PWM0_SM3CVAL1bits absolute 0x40033164;

 typedef struct tagPWM0_SM0CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM0CVAL1CYCBITS;
sfr volatile typePWM0_SM0CVAL1CYCBITS PWM0_SM0CVAL1CYCbits absolute 0x40033046;

 typedef struct tagPWM0_SM1CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM1CVAL1CYCBITS;
sfr volatile typePWM0_SM1CVAL1CYCBITS PWM0_SM1CVAL1CYCbits absolute 0x400330A6;

 typedef struct tagPWM0_SM2CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM2CVAL1CYCBITS;
sfr volatile typePWM0_SM2CVAL1CYCBITS PWM0_SM2CVAL1CYCbits absolute 0x40033106;

 typedef struct tagPWM0_SM3CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM3CVAL1CYCBITS;
sfr volatile typePWM0_SM3CVAL1CYCBITS PWM0_SM3CVAL1CYCbits absolute 0x40033166;

 typedef struct tagPWM0_SM0CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM0_SM0CVAL2BITS;
sfr volatile typePWM0_SM0CVAL2BITS PWM0_SM0CVAL2bits absolute 0x40033048;

 typedef struct tagPWM0_SM1CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM0_SM1CVAL2BITS;
sfr volatile typePWM0_SM1CVAL2BITS PWM0_SM1CVAL2bits absolute 0x400330A8;

 typedef struct tagPWM0_SM2CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM0_SM2CVAL2BITS;
sfr volatile typePWM0_SM2CVAL2BITS PWM0_SM2CVAL2bits absolute 0x40033108;

 typedef struct tagPWM0_SM3CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM0_SM3CVAL2BITS;
sfr volatile typePWM0_SM3CVAL2BITS PWM0_SM3CVAL2bits absolute 0x40033168;

 typedef struct tagPWM0_SM0CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM0CVAL2CYCBITS;
sfr volatile typePWM0_SM0CVAL2CYCBITS PWM0_SM0CVAL2CYCbits absolute 0x4003304A;

 typedef struct tagPWM0_SM1CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM1CVAL2CYCBITS;
sfr volatile typePWM0_SM1CVAL2CYCBITS PWM0_SM1CVAL2CYCbits absolute 0x400330AA;

 typedef struct tagPWM0_SM2CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM2CVAL2CYCBITS;
sfr volatile typePWM0_SM2CVAL2CYCBITS PWM0_SM2CVAL2CYCbits absolute 0x4003310A;

 typedef struct tagPWM0_SM3CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM3CVAL2CYCBITS;
sfr volatile typePWM0_SM3CVAL2CYCBITS PWM0_SM3CVAL2CYCbits absolute 0x4003316A;

 typedef struct tagPWM0_SM0CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM0_SM0CVAL3BITS;
sfr volatile typePWM0_SM0CVAL3BITS PWM0_SM0CVAL3bits absolute 0x4003304C;

 typedef struct tagPWM0_SM1CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM0_SM1CVAL3BITS;
sfr volatile typePWM0_SM1CVAL3BITS PWM0_SM1CVAL3bits absolute 0x400330AC;

 typedef struct tagPWM0_SM2CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM0_SM2CVAL3BITS;
sfr volatile typePWM0_SM2CVAL3BITS PWM0_SM2CVAL3bits absolute 0x4003310C;

 typedef struct tagPWM0_SM3CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM0_SM3CVAL3BITS;
sfr volatile typePWM0_SM3CVAL3BITS PWM0_SM3CVAL3bits absolute 0x4003316C;

 typedef struct tagPWM0_SM0CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM0CVAL3CYCBITS;
sfr volatile typePWM0_SM0CVAL3CYCBITS PWM0_SM0CVAL3CYCbits absolute 0x4003304E;

 typedef struct tagPWM0_SM1CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM1CVAL3CYCBITS;
sfr volatile typePWM0_SM1CVAL3CYCBITS PWM0_SM1CVAL3CYCbits absolute 0x400330AE;

 typedef struct tagPWM0_SM2CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM2CVAL3CYCBITS;
sfr volatile typePWM0_SM2CVAL3CYCBITS PWM0_SM2CVAL3CYCbits absolute 0x4003310E;

 typedef struct tagPWM0_SM3CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM3CVAL3CYCBITS;
sfr volatile typePWM0_SM3CVAL3CYCBITS PWM0_SM3CVAL3CYCbits absolute 0x4003316E;

 typedef struct tagPWM0_SM0CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM0_SM0CVAL4BITS;
sfr volatile typePWM0_SM0CVAL4BITS PWM0_SM0CVAL4bits absolute 0x40033050;

 typedef struct tagPWM0_SM1CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM0_SM1CVAL4BITS;
sfr volatile typePWM0_SM1CVAL4BITS PWM0_SM1CVAL4bits absolute 0x400330B0;

 typedef struct tagPWM0_SM2CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM0_SM2CVAL4BITS;
sfr volatile typePWM0_SM2CVAL4BITS PWM0_SM2CVAL4bits absolute 0x40033110;

 typedef struct tagPWM0_SM3CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM0_SM3CVAL4BITS;
sfr volatile typePWM0_SM3CVAL4BITS PWM0_SM3CVAL4bits absolute 0x40033170;

 typedef struct tagPWM0_SM0CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM0CVAL4CYCBITS;
sfr volatile typePWM0_SM0CVAL4CYCBITS PWM0_SM0CVAL4CYCbits absolute 0x40033052;

 typedef struct tagPWM0_SM1CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM1CVAL4CYCBITS;
sfr volatile typePWM0_SM1CVAL4CYCBITS PWM0_SM1CVAL4CYCbits absolute 0x400330B2;

 typedef struct tagPWM0_SM2CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM2CVAL4CYCBITS;
sfr volatile typePWM0_SM2CVAL4CYCBITS PWM0_SM2CVAL4CYCbits absolute 0x40033112;

 typedef struct tagPWM0_SM3CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM3CVAL4CYCBITS;
sfr volatile typePWM0_SM3CVAL4CYCBITS PWM0_SM3CVAL4CYCbits absolute 0x40033172;

 typedef struct tagPWM0_SM0CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM0_SM0CVAL5BITS;
sfr volatile typePWM0_SM0CVAL5BITS PWM0_SM0CVAL5bits absolute 0x40033054;

 typedef struct tagPWM0_SM1CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM0_SM1CVAL5BITS;
sfr volatile typePWM0_SM1CVAL5BITS PWM0_SM1CVAL5bits absolute 0x400330B4;

 typedef struct tagPWM0_SM2CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM0_SM2CVAL5BITS;
sfr volatile typePWM0_SM2CVAL5BITS PWM0_SM2CVAL5bits absolute 0x40033114;

 typedef struct tagPWM0_SM3CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM0_SM3CVAL5BITS;
sfr volatile typePWM0_SM3CVAL5BITS PWM0_SM3CVAL5bits absolute 0x40033174;

 typedef struct tagPWM0_SM0CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM0CVAL5CYCBITS;
sfr volatile typePWM0_SM0CVAL5CYCBITS PWM0_SM0CVAL5CYCbits absolute 0x40033056;

 typedef struct tagPWM0_SM1CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM1CVAL5CYCBITS;
sfr volatile typePWM0_SM1CVAL5CYCBITS PWM0_SM1CVAL5CYCbits absolute 0x400330B6;

 typedef struct tagPWM0_SM2CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM2CVAL5CYCBITS;
sfr volatile typePWM0_SM2CVAL5CYCBITS PWM0_SM2CVAL5CYCbits absolute 0x40033116;

 typedef struct tagPWM0_SM3CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM0_SM3CVAL5CYCBITS;
sfr volatile typePWM0_SM3CVAL5CYCBITS PWM0_SM3CVAL5CYCbits absolute 0x40033176;

 typedef struct tagPWM0_OUTENBITS {
  union {
    struct {
      unsigned PWMX_EN : 4;
      unsigned PWMB_EN : 4;
      unsigned PWMA_EN : 4;
      unsigned : 4;
    };
  };
} typePWM0_OUTENBITS;
sfr volatile typePWM0_OUTENBITS PWM0_OUTENbits absolute 0x40033180;

 typedef struct tagPWM0_MASKBITS {
  union {
    struct {
      unsigned MASKX : 4;
      unsigned MASKB : 4;
      unsigned MASKA : 4;
      unsigned UPDATE_MASK : 4;
    };
  };
} typePWM0_MASKBITS;
sfr volatile typePWM0_MASKBITS PWM0_MASKbits absolute 0x40033182;

 typedef struct tagPWM0_SWCOUTBITS {
  union {
    struct {
      unsigned SM0OUT45 : 1;
      unsigned SM0OUT23 : 1;
      unsigned SM1OUT45 : 1;
      unsigned SM1OUT23 : 1;
      unsigned SM2OUT45 : 1;
      unsigned SM2OUT23 : 1;
      unsigned SM3OUT45 : 1;
      unsigned SM3OUT23 : 1;
      unsigned : 8;
    };
  };
} typePWM0_SWCOUTBITS;
sfr volatile typePWM0_SWCOUTBITS PWM0_SWCOUTbits absolute 0x40033184;

 typedef struct tagPWM0_DTSRCSELBITS {
  union {
    struct {
      unsigned SM0SEL45 : 2;
      unsigned SM0SEL23 : 2;
      unsigned SM1SEL45 : 2;
      unsigned SM1SEL23 : 2;
      unsigned SM2SEL45 : 2;
      unsigned SM2SEL23 : 2;
      unsigned SM3SEL45 : 2;
      unsigned SM3SEL23 : 2;
    };
  };
} typePWM0_DTSRCSELBITS;
sfr volatile typePWM0_DTSRCSELBITS PWM0_DTSRCSELbits absolute 0x40033186;

 typedef struct tagPWM0_MCTRL0BITS {
  union {
    struct {
      unsigned LDOK : 4;
      unsigned CLDOK : 4;
      unsigned RUN : 4;
      unsigned IPOL : 4;
    };
  };
} typePWM0_MCTRL0BITS;
sfr volatile typePWM0_MCTRL0BITS PWM0_MCTRL0bits absolute 0x40033188;

 typedef struct tagPWM0_MCTRL1BITS {
  union {
    struct {
      unsigned MONPLL : 2;
      unsigned : 14;
    };
  };
} typePWM0_MCTRL1BITS;
sfr volatile typePWM0_MCTRL1BITS PWM0_MCTRL1bits absolute 0x4003318A;

 typedef struct tagPWM0_FCTRLBITS {
  union {
    struct {
      unsigned FIE : 4;
      unsigned FSAFE : 4;
      unsigned FAUTO : 4;
      unsigned FLVL : 4;
    };
  };
} typePWM0_FCTRLBITS;
sfr volatile typePWM0_FCTRLBITS PWM0_FCTRLbits absolute 0x4003318C;

 typedef struct tagPWM0_FSTSBITS {
  union {
    struct {
      unsigned FFLAG : 4;
      unsigned FFULL : 4;
      unsigned FFPIN : 4;
      unsigned FHALF : 4;
    };
  };
} typePWM0_FSTSBITS;
sfr volatile typePWM0_FSTSBITS PWM0_FSTSbits absolute 0x4003318E;

 typedef struct tagPWM0_FFILTBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
      unsigned FILT_CNT : 3;
      unsigned : 4;
      unsigned GSTR : 1;
    };
  };
} typePWM0_FFILTBITS;
sfr volatile typePWM0_FFILTBITS PWM0_FFILTbits absolute 0x40033190;

 typedef struct tagPWM0_FTSTBITS {
  union {
    struct {
      unsigned FTEST : 1;
      unsigned : 15;
    };
  };
} typePWM0_FTSTBITS;
sfr volatile typePWM0_FTSTBITS PWM0_FTSTbits absolute 0x40033192;

 typedef struct tagPWM0_FCTRL2BITS {
  union {
    struct {
      unsigned NOCOMB : 4;
      unsigned : 12;
    };
  };
} typePWM0_FCTRL2BITS;
sfr volatile typePWM0_FCTRL2BITS PWM0_FCTRL2bits absolute 0x40033194;

 typedef struct tagPWM1_SM0CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM1_SM0CNTBITS;
sfr volatile typePWM1_SM0CNTBITS PWM1_SM0CNTbits absolute 0x400B3000;

 typedef struct tagPWM1_SM1CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM1_SM1CNTBITS;
sfr volatile typePWM1_SM1CNTBITS PWM1_SM1CNTbits absolute 0x400B3060;

 typedef struct tagPWM1_SM2CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM1_SM2CNTBITS;
sfr volatile typePWM1_SM2CNTBITS PWM1_SM2CNTbits absolute 0x400B30C0;

 typedef struct tagPWM1_SM3CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
    };
  };
} typePWM1_SM3CNTBITS;
sfr volatile typePWM1_SM3CNTBITS PWM1_SM3CNTbits absolute 0x400B3120;

 typedef struct tagPWM1_SM0INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM1_SM0INITBITS;
sfr volatile typePWM1_SM0INITBITS PWM1_SM0INITbits absolute 0x400B3002;

 typedef struct tagPWM1_SM1INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM1_SM1INITBITS;
sfr volatile typePWM1_SM1INITBITS PWM1_SM1INITbits absolute 0x400B3062;

 typedef struct tagPWM1_SM2INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM1_SM2INITBITS;
sfr volatile typePWM1_SM2INITBITS PWM1_SM2INITbits absolute 0x400B30C2;

 typedef struct tagPWM1_SM3INITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typePWM1_SM3INITBITS;
sfr volatile typePWM1_SM3INITBITS PWM1_SM3INITbits absolute 0x400B3122;

 typedef struct tagPWM1_SM0CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM1_SM0CTRL2BITS;
sfr volatile typePWM1_SM0CTRL2BITS PWM1_SM0CTRL2bits absolute 0x400B3004;

 typedef struct tagPWM1_SM1CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM1_SM1CTRL2BITS;
sfr volatile typePWM1_SM1CTRL2BITS PWM1_SM1CTRL2bits absolute 0x400B3064;

 typedef struct tagPWM1_SM2CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM1_SM2CTRL2BITS;
sfr volatile typePWM1_SM2CTRL2BITS PWM1_SM2CTRL2bits absolute 0x400B30C4;

 typedef struct tagPWM1_SM3CTRL2BITS {
  union {
    struct {
      unsigned CLK_SEL : 2;
      unsigned RELOAD_SEL : 1;
      unsigned FORCE_SEL : 3;
      unsigned FORCE : 1;
      unsigned FRCEN : 1;
      unsigned INIT_SEL : 2;
      unsigned PWMX_INIT : 1;
      unsigned PWM45_INIT : 1;
      unsigned PWM23_INIT : 1;
      unsigned INDEP : 1;
      unsigned WAITEN : 1;
      unsigned DBGEN : 1;
    };
  };
} typePWM1_SM3CTRL2BITS;
sfr volatile typePWM1_SM3CTRL2BITS PWM1_SM3CTRL2bits absolute 0x400B3124;

 typedef struct tagPWM1_SM0CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM1_SM0CTRLBITS;
sfr volatile typePWM1_SM0CTRLBITS PWM1_SM0CTRLbits absolute 0x400B3006;

 typedef struct tagPWM1_SM1CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM1_SM1CTRLBITS;
sfr volatile typePWM1_SM1CTRLBITS PWM1_SM1CTRLbits absolute 0x400B3066;

 typedef struct tagPWM1_SM2CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM1_SM2CTRLBITS;
sfr volatile typePWM1_SM2CTRLBITS PWM1_SM2CTRLbits absolute 0x400B30C6;

 typedef struct tagPWM1_SM3CTRLBITS {
  union {
    struct {
      unsigned DBLEN : 1;
      unsigned DBLX : 1;
      unsigned LDMOD : 1;
      unsigned : 1;
      unsigned PRSC : 3;
      unsigned : 1;
      unsigned DT : 2;
      unsigned FULL : 1;
      unsigned HALF : 1;
      unsigned LDFQ : 4;
    };
  };
} typePWM1_SM3CTRLBITS;
sfr volatile typePWM1_SM3CTRLBITS PWM1_SM3CTRLbits absolute 0x400B3126;

 typedef struct tagPWM1_SM0VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM1_SM0VAL0BITS;
sfr volatile typePWM1_SM0VAL0BITS PWM1_SM0VAL0bits absolute 0x400B300A;

 typedef struct tagPWM1_SM1VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM1_SM1VAL0BITS;
sfr volatile typePWM1_SM1VAL0BITS PWM1_SM1VAL0bits absolute 0x400B306A;

 typedef struct tagPWM1_SM2VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM1_SM2VAL0BITS;
sfr volatile typePWM1_SM2VAL0BITS PWM1_SM2VAL0bits absolute 0x400B30CA;

 typedef struct tagPWM1_SM3VAL0BITS {
  union {
    struct {
      unsigned VAL0 : 16;
    };
  };
} typePWM1_SM3VAL0BITS;
sfr volatile typePWM1_SM3VAL0BITS PWM1_SM3VAL0bits absolute 0x400B312A;

 typedef struct tagPWM1_SM0FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM1_SM0FRACVAL1BITS;
sfr volatile typePWM1_SM0FRACVAL1BITS PWM1_SM0FRACVAL1bits absolute 0x400B300C;

 typedef struct tagPWM1_SM1FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM1_SM1FRACVAL1BITS;
sfr volatile typePWM1_SM1FRACVAL1BITS PWM1_SM1FRACVAL1bits absolute 0x400B306C;

 typedef struct tagPWM1_SM2FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM1_SM2FRACVAL1BITS;
sfr volatile typePWM1_SM2FRACVAL1BITS PWM1_SM2FRACVAL1bits absolute 0x400B30CC;

 typedef struct tagPWM1_SM3FRACVAL1BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL1 : 5;
    };
  };
} typePWM1_SM3FRACVAL1BITS;
sfr volatile typePWM1_SM3FRACVAL1BITS PWM1_SM3FRACVAL1bits absolute 0x400B312C;

 typedef struct tagPWM1_SM0VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM1_SM0VAL1BITS;
sfr volatile typePWM1_SM0VAL1BITS PWM1_SM0VAL1bits absolute 0x400B300E;

 typedef struct tagPWM1_SM1VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM1_SM1VAL1BITS;
sfr volatile typePWM1_SM1VAL1BITS PWM1_SM1VAL1bits absolute 0x400B306E;

 typedef struct tagPWM1_SM2VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM1_SM2VAL1BITS;
sfr volatile typePWM1_SM2VAL1BITS PWM1_SM2VAL1bits absolute 0x400B30CE;

 typedef struct tagPWM1_SM3VAL1BITS {
  union {
    struct {
      unsigned VAL1 : 16;
    };
  };
} typePWM1_SM3VAL1BITS;
sfr volatile typePWM1_SM3VAL1BITS PWM1_SM3VAL1bits absolute 0x400B312E;

 typedef struct tagPWM1_SM0FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM1_SM0FRACVAL2BITS;
sfr volatile typePWM1_SM0FRACVAL2BITS PWM1_SM0FRACVAL2bits absolute 0x400B3010;

 typedef struct tagPWM1_SM1FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM1_SM1FRACVAL2BITS;
sfr volatile typePWM1_SM1FRACVAL2BITS PWM1_SM1FRACVAL2bits absolute 0x400B3070;

 typedef struct tagPWM1_SM2FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM1_SM2FRACVAL2BITS;
sfr volatile typePWM1_SM2FRACVAL2BITS PWM1_SM2FRACVAL2bits absolute 0x400B30D0;

 typedef struct tagPWM1_SM3FRACVAL2BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL2 : 5;
    };
  };
} typePWM1_SM3FRACVAL2BITS;
sfr volatile typePWM1_SM3FRACVAL2BITS PWM1_SM3FRACVAL2bits absolute 0x400B3130;

 typedef struct tagPWM1_SM0VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM1_SM0VAL2BITS;
sfr volatile typePWM1_SM0VAL2BITS PWM1_SM0VAL2bits absolute 0x400B3012;

 typedef struct tagPWM1_SM1VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM1_SM1VAL2BITS;
sfr volatile typePWM1_SM1VAL2BITS PWM1_SM1VAL2bits absolute 0x400B3072;

 typedef struct tagPWM1_SM2VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM1_SM2VAL2BITS;
sfr volatile typePWM1_SM2VAL2BITS PWM1_SM2VAL2bits absolute 0x400B30D2;

 typedef struct tagPWM1_SM3VAL2BITS {
  union {
    struct {
      unsigned VAL2 : 16;
    };
  };
} typePWM1_SM3VAL2BITS;
sfr volatile typePWM1_SM3VAL2BITS PWM1_SM3VAL2bits absolute 0x400B3132;

 typedef struct tagPWM1_SM0FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM1_SM0FRACVAL3BITS;
sfr volatile typePWM1_SM0FRACVAL3BITS PWM1_SM0FRACVAL3bits absolute 0x400B3014;

 typedef struct tagPWM1_SM1FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM1_SM1FRACVAL3BITS;
sfr volatile typePWM1_SM1FRACVAL3BITS PWM1_SM1FRACVAL3bits absolute 0x400B3074;

 typedef struct tagPWM1_SM2FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM1_SM2FRACVAL3BITS;
sfr volatile typePWM1_SM2FRACVAL3BITS PWM1_SM2FRACVAL3bits absolute 0x400B30D4;

 typedef struct tagPWM1_SM3FRACVAL3BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL3 : 5;
    };
  };
} typePWM1_SM3FRACVAL3BITS;
sfr volatile typePWM1_SM3FRACVAL3BITS PWM1_SM3FRACVAL3bits absolute 0x400B3134;

 typedef struct tagPWM1_SM0VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM1_SM0VAL3BITS;
sfr volatile typePWM1_SM0VAL3BITS PWM1_SM0VAL3bits absolute 0x400B3016;

 typedef struct tagPWM1_SM1VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM1_SM1VAL3BITS;
sfr volatile typePWM1_SM1VAL3BITS PWM1_SM1VAL3bits absolute 0x400B3076;

 typedef struct tagPWM1_SM2VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM1_SM2VAL3BITS;
sfr volatile typePWM1_SM2VAL3BITS PWM1_SM2VAL3bits absolute 0x400B30D6;

 typedef struct tagPWM1_SM3VAL3BITS {
  union {
    struct {
      unsigned VAL3 : 16;
    };
  };
} typePWM1_SM3VAL3BITS;
sfr volatile typePWM1_SM3VAL3BITS PWM1_SM3VAL3bits absolute 0x400B3136;

 typedef struct tagPWM1_SM0FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM1_SM0FRACVAL4BITS;
sfr volatile typePWM1_SM0FRACVAL4BITS PWM1_SM0FRACVAL4bits absolute 0x400B3018;

 typedef struct tagPWM1_SM1FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM1_SM1FRACVAL4BITS;
sfr volatile typePWM1_SM1FRACVAL4BITS PWM1_SM1FRACVAL4bits absolute 0x400B3078;

 typedef struct tagPWM1_SM2FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM1_SM2FRACVAL4BITS;
sfr volatile typePWM1_SM2FRACVAL4BITS PWM1_SM2FRACVAL4bits absolute 0x400B30D8;

 typedef struct tagPWM1_SM3FRACVAL4BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL4 : 5;
    };
  };
} typePWM1_SM3FRACVAL4BITS;
sfr volatile typePWM1_SM3FRACVAL4BITS PWM1_SM3FRACVAL4bits absolute 0x400B3138;

 typedef struct tagPWM1_SM0VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM1_SM0VAL4BITS;
sfr volatile typePWM1_SM0VAL4BITS PWM1_SM0VAL4bits absolute 0x400B301A;

 typedef struct tagPWM1_SM1VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM1_SM1VAL4BITS;
sfr volatile typePWM1_SM1VAL4BITS PWM1_SM1VAL4bits absolute 0x400B307A;

 typedef struct tagPWM1_SM2VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM1_SM2VAL4BITS;
sfr volatile typePWM1_SM2VAL4BITS PWM1_SM2VAL4bits absolute 0x400B30DA;

 typedef struct tagPWM1_SM3VAL4BITS {
  union {
    struct {
      unsigned VAL4 : 16;
    };
  };
} typePWM1_SM3VAL4BITS;
sfr volatile typePWM1_SM3VAL4BITS PWM1_SM3VAL4bits absolute 0x400B313A;

 typedef struct tagPWM1_SM0FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM1_SM0FRACVAL5BITS;
sfr volatile typePWM1_SM0FRACVAL5BITS PWM1_SM0FRACVAL5bits absolute 0x400B301C;

 typedef struct tagPWM1_SM1FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM1_SM1FRACVAL5BITS;
sfr volatile typePWM1_SM1FRACVAL5BITS PWM1_SM1FRACVAL5bits absolute 0x400B307C;

 typedef struct tagPWM1_SM2FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM1_SM2FRACVAL5BITS;
sfr volatile typePWM1_SM2FRACVAL5BITS PWM1_SM2FRACVAL5bits absolute 0x400B30DC;

 typedef struct tagPWM1_SM3FRACVAL5BITS {
  union {
    struct {
      unsigned : 11;
      unsigned FRACVAL5 : 5;
    };
  };
} typePWM1_SM3FRACVAL5BITS;
sfr volatile typePWM1_SM3FRACVAL5BITS PWM1_SM3FRACVAL5bits absolute 0x400B313C;

 typedef struct tagPWM1_SM0VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM1_SM0VAL5BITS;
sfr volatile typePWM1_SM0VAL5BITS PWM1_SM0VAL5bits absolute 0x400B301E;

 typedef struct tagPWM1_SM1VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM1_SM1VAL5BITS;
sfr volatile typePWM1_SM1VAL5BITS PWM1_SM1VAL5bits absolute 0x400B307E;

 typedef struct tagPWM1_SM2VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM1_SM2VAL5BITS;
sfr volatile typePWM1_SM2VAL5BITS PWM1_SM2VAL5bits absolute 0x400B30DE;

 typedef struct tagPWM1_SM3VAL5BITS {
  union {
    struct {
      unsigned VAL5 : 16;
    };
  };
} typePWM1_SM3VAL5BITS;
sfr volatile typePWM1_SM3VAL5BITS PWM1_SM3VAL5bits absolute 0x400B313E;

 typedef struct tagPWM1_SM0FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM1_SM0FRCTRLBITS;
sfr volatile typePWM1_SM0FRCTRLBITS PWM1_SM0FRCTRLbits absolute 0x400B3020;

 typedef struct tagPWM1_SM1FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM1_SM1FRCTRLBITS;
sfr volatile typePWM1_SM1FRCTRLBITS PWM1_SM1FRCTRLbits absolute 0x400B3080;

 typedef struct tagPWM1_SM2FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM1_SM2FRCTRLBITS;
sfr volatile typePWM1_SM2FRCTRLBITS PWM1_SM2FRCTRLbits absolute 0x400B30E0;

 typedef struct tagPWM1_SM3FRCTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FRAC1_EN : 1;
      unsigned FRAC23_EN : 1;
      unsigned : 1;
      unsigned FRAC45_EN : 1;
      unsigned : 3;
      unsigned FRAC_PU : 1;
      unsigned : 6;
      unsigned TEST : 1;
    };
  };
} typePWM1_SM3FRCTRLBITS;
sfr volatile typePWM1_SM3FRCTRLBITS PWM1_SM3FRCTRLbits absolute 0x400B3140;

 typedef struct tagPWM1_SM0OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM1_SM0OCTRLBITS;
sfr volatile typePWM1_SM0OCTRLBITS PWM1_SM0OCTRLbits absolute 0x400B3022;

 typedef struct tagPWM1_SM1OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM1_SM1OCTRLBITS;
sfr volatile typePWM1_SM1OCTRLBITS PWM1_SM1OCTRLbits absolute 0x400B3082;

 typedef struct tagPWM1_SM2OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM1_SM2OCTRLBITS;
sfr volatile typePWM1_SM2OCTRLBITS PWM1_SM2OCTRLbits absolute 0x400B30E2;

 typedef struct tagPWM1_SM3OCTRLBITS {
  union {
    struct {
      unsigned PWMXFS : 2;
      unsigned PWMBFS : 2;
      unsigned PWMAFS : 2;
      unsigned : 2;
      unsigned POLX : 1;
      unsigned POLB : 1;
      unsigned POLA : 1;
      unsigned : 2;
      unsigned PWMX_IN : 1;
      unsigned PWMB_IN : 1;
      unsigned PWMA_IN : 1;
    };
  };
} typePWM1_SM3OCTRLBITS;
sfr volatile typePWM1_SM3OCTRLBITS PWM1_SM3OCTRLbits absolute 0x400B3142;

 typedef struct tagPWM1_SM0STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM1_SM0STSBITS;
sfr volatile typePWM1_SM0STSBITS PWM1_SM0STSbits absolute 0x400B3024;

 typedef struct tagPWM1_SM1STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM1_SM1STSBITS;
sfr volatile typePWM1_SM1STSBITS PWM1_SM1STSbits absolute 0x400B3084;

 typedef struct tagPWM1_SM2STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM1_SM2STSBITS;
sfr volatile typePWM1_SM2STSBITS PWM1_SM2STSbits absolute 0x400B30E4;

 typedef struct tagPWM1_SM3STSBITS {
  union {
    struct {
      unsigned CMPF : 6;
      unsigned CFX0 : 1;
      unsigned CFX1 : 1;
      unsigned CFB0 : 1;
      unsigned CFB1 : 1;
      unsigned CFA0 : 1;
      unsigned CFA1 : 1;
      unsigned RF : 1;
      unsigned REF : 1;
      unsigned RUF : 1;
      unsigned : 1;
    };
  };
} typePWM1_SM3STSBITS;
sfr volatile typePWM1_SM3STSBITS PWM1_SM3STSbits absolute 0x400B3144;

 typedef struct tagPWM1_SM0INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM1_SM0INTENBITS;
sfr volatile typePWM1_SM0INTENBITS PWM1_SM0INTENbits absolute 0x400B3026;

 typedef struct tagPWM1_SM1INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM1_SM1INTENBITS;
sfr volatile typePWM1_SM1INTENBITS PWM1_SM1INTENbits absolute 0x400B3086;

 typedef struct tagPWM1_SM2INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM1_SM2INTENBITS;
sfr volatile typePWM1_SM2INTENBITS PWM1_SM2INTENbits absolute 0x400B30E6;

 typedef struct tagPWM1_SM3INTENBITS {
  union {
    struct {
      unsigned CMPIE : 6;
      unsigned CX0IE : 1;
      unsigned CX1IE : 1;
      unsigned CB0IE : 1;
      unsigned CB1IE : 1;
      unsigned CA0IE : 1;
      unsigned CA1IE : 1;
      unsigned RIE : 1;
      unsigned REIE : 1;
      unsigned : 2;
    };
  };
} typePWM1_SM3INTENBITS;
sfr volatile typePWM1_SM3INTENBITS PWM1_SM3INTENbits absolute 0x400B3146;

 typedef struct tagPWM1_SM0DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM1_SM0DMAENBITS;
sfr volatile typePWM1_SM0DMAENBITS PWM1_SM0DMAENbits absolute 0x400B3028;

 typedef struct tagPWM1_SM1DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM1_SM1DMAENBITS;
sfr volatile typePWM1_SM1DMAENBITS PWM1_SM1DMAENbits absolute 0x400B3088;

 typedef struct tagPWM1_SM2DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM1_SM2DMAENBITS;
sfr volatile typePWM1_SM2DMAENBITS PWM1_SM2DMAENbits absolute 0x400B30E8;

 typedef struct tagPWM1_SM3DMAENBITS {
  union {
    struct {
      unsigned CX0DE : 1;
      unsigned CX1DE : 1;
      unsigned CB0DE : 1;
      unsigned CB1DE : 1;
      unsigned CA0DE : 1;
      unsigned CA1DE : 1;
      unsigned CAPTDE : 2;
      unsigned FAND : 1;
      unsigned VALDE : 1;
      unsigned : 6;
    };
  };
} typePWM1_SM3DMAENBITS;
sfr volatile typePWM1_SM3DMAENBITS PWM1_SM3DMAENbits absolute 0x400B3148;

 typedef struct tagPWM1_SM0TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM1_SM0TCTRLBITS;
sfr volatile typePWM1_SM0TCTRLBITS PWM1_SM0TCTRLbits absolute 0x400B302A;

 typedef struct tagPWM1_SM1TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM1_SM1TCTRLBITS;
sfr volatile typePWM1_SM1TCTRLBITS PWM1_SM1TCTRLbits absolute 0x400B308A;

 typedef struct tagPWM1_SM2TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM1_SM2TCTRLBITS;
sfr volatile typePWM1_SM2TCTRLBITS PWM1_SM2TCTRLbits absolute 0x400B30EA;

 typedef struct tagPWM1_SM3TCTRLBITS {
  union {
    struct {
      unsigned OUT_TRIG_EN : 6;
      unsigned : 6;
      unsigned TRGFRQ : 1;
      unsigned : 1;
      unsigned PWBOT1 : 1;
      unsigned PWAOT0 : 1;
    };
  };
} typePWM1_SM3TCTRLBITS;
sfr volatile typePWM1_SM3TCTRLBITS PWM1_SM3TCTRLbits absolute 0x400B314A;

 typedef struct tagPWM1_SM0DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM1_SM0DISMAP0BITS;
sfr volatile typePWM1_SM0DISMAP0BITS PWM1_SM0DISMAP0bits absolute 0x400B302C;

 typedef struct tagPWM1_SM1DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM1_SM1DISMAP0BITS;
sfr volatile typePWM1_SM1DISMAP0BITS PWM1_SM1DISMAP0bits absolute 0x400B308C;

 typedef struct tagPWM1_SM2DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM1_SM2DISMAP0BITS;
sfr volatile typePWM1_SM2DISMAP0BITS PWM1_SM2DISMAP0bits absolute 0x400B30EC;

 typedef struct tagPWM1_SM3DISMAP0BITS {
  union {
    struct {
      unsigned DIS0A : 4;
      unsigned DIS0B : 4;
      unsigned DIS0X : 4;
      unsigned : 4;
    };
  };
} typePWM1_SM3DISMAP0BITS;
sfr volatile typePWM1_SM3DISMAP0BITS PWM1_SM3DISMAP0bits absolute 0x400B314C;

 typedef struct tagPWM1_SM0DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM1_SM0DTCNT0BITS;
sfr volatile typePWM1_SM0DTCNT0BITS PWM1_SM0DTCNT0bits absolute 0x400B3030;

 typedef struct tagPWM1_SM1DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM1_SM1DTCNT0BITS;
sfr volatile typePWM1_SM1DTCNT0BITS PWM1_SM1DTCNT0bits absolute 0x400B3090;

 typedef struct tagPWM1_SM2DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM1_SM2DTCNT0BITS;
sfr volatile typePWM1_SM2DTCNT0BITS PWM1_SM2DTCNT0bits absolute 0x400B30F0;

 typedef struct tagPWM1_SM3DTCNT0BITS {
  union {
    struct {
      unsigned DTCNT0 : 16;
    };
  };
} typePWM1_SM3DTCNT0BITS;
sfr volatile typePWM1_SM3DTCNT0BITS PWM1_SM3DTCNT0bits absolute 0x400B3150;

 typedef struct tagPWM1_SM0DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM1_SM0DTCNT1BITS;
sfr volatile typePWM1_SM0DTCNT1BITS PWM1_SM0DTCNT1bits absolute 0x400B3032;

 typedef struct tagPWM1_SM1DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM1_SM1DTCNT1BITS;
sfr volatile typePWM1_SM1DTCNT1BITS PWM1_SM1DTCNT1bits absolute 0x400B3092;

 typedef struct tagPWM1_SM2DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM1_SM2DTCNT1BITS;
sfr volatile typePWM1_SM2DTCNT1BITS PWM1_SM2DTCNT1bits absolute 0x400B30F2;

 typedef struct tagPWM1_SM3DTCNT1BITS {
  union {
    struct {
      unsigned DTCNT1 : 16;
    };
  };
} typePWM1_SM3DTCNT1BITS;
sfr volatile typePWM1_SM3DTCNT1BITS PWM1_SM3DTCNT1bits absolute 0x400B3152;

 typedef struct tagPWM1_SM0CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM1_SM0CAPTCTRLABITS;
sfr volatile typePWM1_SM0CAPTCTRLABITS PWM1_SM0CAPTCTRLAbits absolute 0x400B3034;

 typedef struct tagPWM1_SM1CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM1_SM1CAPTCTRLABITS;
sfr volatile typePWM1_SM1CAPTCTRLABITS PWM1_SM1CAPTCTRLAbits absolute 0x400B3094;

 typedef struct tagPWM1_SM2CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM1_SM2CAPTCTRLABITS;
sfr volatile typePWM1_SM2CAPTCTRLABITS PWM1_SM2CAPTCTRLAbits absolute 0x400B30F4;

 typedef struct tagPWM1_SM3CAPTCTRLABITS {
  union {
    struct {
      unsigned ARMA : 1;
      unsigned ONESHOTA : 1;
      unsigned EDGA0 : 2;
      unsigned EDGA1 : 2;
      unsigned INP_SELA : 1;
      unsigned EDGCNTA_EN : 1;
      unsigned CFAWM : 2;
      unsigned CA0CNT : 3;
      unsigned CA1CNT : 3;
    };
  };
} typePWM1_SM3CAPTCTRLABITS;
sfr volatile typePWM1_SM3CAPTCTRLABITS PWM1_SM3CAPTCTRLAbits absolute 0x400B3154;

 typedef struct tagPWM1_SM0CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM1_SM0CAPTCOMPABITS;
sfr volatile typePWM1_SM0CAPTCOMPABITS PWM1_SM0CAPTCOMPAbits absolute 0x400B3036;

 typedef struct tagPWM1_SM1CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM1_SM1CAPTCOMPABITS;
sfr volatile typePWM1_SM1CAPTCOMPABITS PWM1_SM1CAPTCOMPAbits absolute 0x400B3096;

 typedef struct tagPWM1_SM2CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM1_SM2CAPTCOMPABITS;
sfr volatile typePWM1_SM2CAPTCOMPABITS PWM1_SM2CAPTCOMPAbits absolute 0x400B30F6;

 typedef struct tagPWM1_SM3CAPTCOMPABITS {
  union {
    struct {
      unsigned EDGCMPA : 8;
      unsigned EDGCNTA : 8;
    };
  };
} typePWM1_SM3CAPTCOMPABITS;
sfr volatile typePWM1_SM3CAPTCOMPABITS PWM1_SM3CAPTCOMPAbits absolute 0x400B3156;

 typedef struct tagPWM1_SM0CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM1_SM0CAPTCTRLBBITS;
sfr volatile typePWM1_SM0CAPTCTRLBBITS PWM1_SM0CAPTCTRLBbits absolute 0x400B3038;

 typedef struct tagPWM1_SM1CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM1_SM1CAPTCTRLBBITS;
sfr volatile typePWM1_SM1CAPTCTRLBBITS PWM1_SM1CAPTCTRLBbits absolute 0x400B3098;

 typedef struct tagPWM1_SM2CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM1_SM2CAPTCTRLBBITS;
sfr volatile typePWM1_SM2CAPTCTRLBBITS PWM1_SM2CAPTCTRLBbits absolute 0x400B30F8;

 typedef struct tagPWM1_SM3CAPTCTRLBBITS {
  union {
    struct {
      unsigned ARMB : 1;
      unsigned ONESHOTB : 1;
      unsigned EDGB0 : 2;
      unsigned EDGB1 : 2;
      unsigned INP_SELB : 1;
      unsigned EDGCNTB_EN : 1;
      unsigned CFBWM : 2;
      unsigned CB0CNT : 3;
      unsigned CB1CNT : 3;
    };
  };
} typePWM1_SM3CAPTCTRLBBITS;
sfr volatile typePWM1_SM3CAPTCTRLBBITS PWM1_SM3CAPTCTRLBbits absolute 0x400B3158;

 typedef struct tagPWM1_SM0CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM1_SM0CAPTCOMPBBITS;
sfr volatile typePWM1_SM0CAPTCOMPBBITS PWM1_SM0CAPTCOMPBbits absolute 0x400B303A;

 typedef struct tagPWM1_SM1CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM1_SM1CAPTCOMPBBITS;
sfr volatile typePWM1_SM1CAPTCOMPBBITS PWM1_SM1CAPTCOMPBbits absolute 0x400B309A;

 typedef struct tagPWM1_SM2CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM1_SM2CAPTCOMPBBITS;
sfr volatile typePWM1_SM2CAPTCOMPBBITS PWM1_SM2CAPTCOMPBbits absolute 0x400B30FA;

 typedef struct tagPWM1_SM3CAPTCOMPBBITS {
  union {
    struct {
      unsigned EDGCMPB : 8;
      unsigned EDGCNTB : 8;
    };
  };
} typePWM1_SM3CAPTCOMPBBITS;
sfr volatile typePWM1_SM3CAPTCOMPBBITS PWM1_SM3CAPTCOMPBbits absolute 0x400B315A;

 typedef struct tagPWM1_SM0CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM1_SM0CAPTCTRLXBITS;
sfr volatile typePWM1_SM0CAPTCTRLXBITS PWM1_SM0CAPTCTRLXbits absolute 0x400B303C;

 typedef struct tagPWM1_SM1CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM1_SM1CAPTCTRLXBITS;
sfr volatile typePWM1_SM1CAPTCTRLXBITS PWM1_SM1CAPTCTRLXbits absolute 0x400B309C;

 typedef struct tagPWM1_SM2CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM1_SM2CAPTCTRLXBITS;
sfr volatile typePWM1_SM2CAPTCTRLXBITS PWM1_SM2CAPTCTRLXbits absolute 0x400B30FC;

 typedef struct tagPWM1_SM3CAPTCTRLXBITS {
  union {
    struct {
      unsigned ARMX : 1;
      unsigned ONESHOTX : 1;
      unsigned EDGX0 : 2;
      unsigned EDGX1 : 2;
      unsigned INP_SELX : 1;
      unsigned EDGCNTX_EN : 1;
      unsigned CFXWM : 2;
      unsigned CX0CNT : 3;
      unsigned CX1CNT : 3;
    };
  };
} typePWM1_SM3CAPTCTRLXBITS;
sfr volatile typePWM1_SM3CAPTCTRLXBITS PWM1_SM3CAPTCTRLXbits absolute 0x400B315C;

 typedef struct tagPWM1_SM0CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM1_SM0CAPTCOMPXBITS;
sfr volatile typePWM1_SM0CAPTCOMPXBITS PWM1_SM0CAPTCOMPXbits absolute 0x400B303E;

 typedef struct tagPWM1_SM1CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM1_SM1CAPTCOMPXBITS;
sfr volatile typePWM1_SM1CAPTCOMPXBITS PWM1_SM1CAPTCOMPXbits absolute 0x400B309E;

 typedef struct tagPWM1_SM2CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM1_SM2CAPTCOMPXBITS;
sfr volatile typePWM1_SM2CAPTCOMPXBITS PWM1_SM2CAPTCOMPXbits absolute 0x400B30FE;

 typedef struct tagPWM1_SM3CAPTCOMPXBITS {
  union {
    struct {
      unsigned EDGCMPX : 8;
      unsigned EDGCNTX : 8;
    };
  };
} typePWM1_SM3CAPTCOMPXBITS;
sfr volatile typePWM1_SM3CAPTCOMPXBITS PWM1_SM3CAPTCOMPXbits absolute 0x400B315E;

 typedef struct tagPWM1_SM0CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM1_SM0CVAL0BITS;
sfr volatile typePWM1_SM0CVAL0BITS PWM1_SM0CVAL0bits absolute 0x400B3040;

 typedef struct tagPWM1_SM1CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM1_SM1CVAL0BITS;
sfr volatile typePWM1_SM1CVAL0BITS PWM1_SM1CVAL0bits absolute 0x400B30A0;

 typedef struct tagPWM1_SM2CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM1_SM2CVAL0BITS;
sfr volatile typePWM1_SM2CVAL0BITS PWM1_SM2CVAL0bits absolute 0x400B3100;

 typedef struct tagPWM1_SM3CVAL0BITS {
  union {
    struct {
      unsigned CAPTVAL0 : 16;
    };
  };
} typePWM1_SM3CVAL0BITS;
sfr volatile typePWM1_SM3CVAL0BITS PWM1_SM3CVAL0bits absolute 0x400B3160;

 typedef struct tagPWM1_SM0CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM0CVAL0CYCBITS;
sfr volatile typePWM1_SM0CVAL0CYCBITS PWM1_SM0CVAL0CYCbits absolute 0x400B3042;

 typedef struct tagPWM1_SM1CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM1CVAL0CYCBITS;
sfr volatile typePWM1_SM1CVAL0CYCBITS PWM1_SM1CVAL0CYCbits absolute 0x400B30A2;

 typedef struct tagPWM1_SM2CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM2CVAL0CYCBITS;
sfr volatile typePWM1_SM2CVAL0CYCBITS PWM1_SM2CVAL0CYCbits absolute 0x400B3102;

 typedef struct tagPWM1_SM3CVAL0CYCBITS {
  union {
    struct {
      unsigned CVAL0CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM3CVAL0CYCBITS;
sfr volatile typePWM1_SM3CVAL0CYCBITS PWM1_SM3CVAL0CYCbits absolute 0x400B3162;

 typedef struct tagPWM1_SM0CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM1_SM0CVAL1BITS;
sfr volatile typePWM1_SM0CVAL1BITS PWM1_SM0CVAL1bits absolute 0x400B3044;

 typedef struct tagPWM1_SM1CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM1_SM1CVAL1BITS;
sfr volatile typePWM1_SM1CVAL1BITS PWM1_SM1CVAL1bits absolute 0x400B30A4;

 typedef struct tagPWM1_SM2CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM1_SM2CVAL1BITS;
sfr volatile typePWM1_SM2CVAL1BITS PWM1_SM2CVAL1bits absolute 0x400B3104;

 typedef struct tagPWM1_SM3CVAL1BITS {
  union {
    struct {
      unsigned CAPTVAL1 : 16;
    };
  };
} typePWM1_SM3CVAL1BITS;
sfr volatile typePWM1_SM3CVAL1BITS PWM1_SM3CVAL1bits absolute 0x400B3164;

 typedef struct tagPWM1_SM0CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM0CVAL1CYCBITS;
sfr volatile typePWM1_SM0CVAL1CYCBITS PWM1_SM0CVAL1CYCbits absolute 0x400B3046;

 typedef struct tagPWM1_SM1CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM1CVAL1CYCBITS;
sfr volatile typePWM1_SM1CVAL1CYCBITS PWM1_SM1CVAL1CYCbits absolute 0x400B30A6;

 typedef struct tagPWM1_SM2CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM2CVAL1CYCBITS;
sfr volatile typePWM1_SM2CVAL1CYCBITS PWM1_SM2CVAL1CYCbits absolute 0x400B3106;

 typedef struct tagPWM1_SM3CVAL1CYCBITS {
  union {
    struct {
      unsigned CVAL1CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM3CVAL1CYCBITS;
sfr volatile typePWM1_SM3CVAL1CYCBITS PWM1_SM3CVAL1CYCbits absolute 0x400B3166;

 typedef struct tagPWM1_SM0CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM1_SM0CVAL2BITS;
sfr volatile typePWM1_SM0CVAL2BITS PWM1_SM0CVAL2bits absolute 0x400B3048;

 typedef struct tagPWM1_SM1CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM1_SM1CVAL2BITS;
sfr volatile typePWM1_SM1CVAL2BITS PWM1_SM1CVAL2bits absolute 0x400B30A8;

 typedef struct tagPWM1_SM2CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM1_SM2CVAL2BITS;
sfr volatile typePWM1_SM2CVAL2BITS PWM1_SM2CVAL2bits absolute 0x400B3108;

 typedef struct tagPWM1_SM3CVAL2BITS {
  union {
    struct {
      unsigned CAPTVAL2 : 16;
    };
  };
} typePWM1_SM3CVAL2BITS;
sfr volatile typePWM1_SM3CVAL2BITS PWM1_SM3CVAL2bits absolute 0x400B3168;

 typedef struct tagPWM1_SM0CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM0CVAL2CYCBITS;
sfr volatile typePWM1_SM0CVAL2CYCBITS PWM1_SM0CVAL2CYCbits absolute 0x400B304A;

 typedef struct tagPWM1_SM1CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM1CVAL2CYCBITS;
sfr volatile typePWM1_SM1CVAL2CYCBITS PWM1_SM1CVAL2CYCbits absolute 0x400B30AA;

 typedef struct tagPWM1_SM2CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM2CVAL2CYCBITS;
sfr volatile typePWM1_SM2CVAL2CYCBITS PWM1_SM2CVAL2CYCbits absolute 0x400B310A;

 typedef struct tagPWM1_SM3CVAL2CYCBITS {
  union {
    struct {
      unsigned CVAL2CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM3CVAL2CYCBITS;
sfr volatile typePWM1_SM3CVAL2CYCBITS PWM1_SM3CVAL2CYCbits absolute 0x400B316A;

 typedef struct tagPWM1_SM0CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM1_SM0CVAL3BITS;
sfr volatile typePWM1_SM0CVAL3BITS PWM1_SM0CVAL3bits absolute 0x400B304C;

 typedef struct tagPWM1_SM1CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM1_SM1CVAL3BITS;
sfr volatile typePWM1_SM1CVAL3BITS PWM1_SM1CVAL3bits absolute 0x400B30AC;

 typedef struct tagPWM1_SM2CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM1_SM2CVAL3BITS;
sfr volatile typePWM1_SM2CVAL3BITS PWM1_SM2CVAL3bits absolute 0x400B310C;

 typedef struct tagPWM1_SM3CVAL3BITS {
  union {
    struct {
      unsigned CAPTVAL3 : 16;
    };
  };
} typePWM1_SM3CVAL3BITS;
sfr volatile typePWM1_SM3CVAL3BITS PWM1_SM3CVAL3bits absolute 0x400B316C;

 typedef struct tagPWM1_SM0CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM0CVAL3CYCBITS;
sfr volatile typePWM1_SM0CVAL3CYCBITS PWM1_SM0CVAL3CYCbits absolute 0x400B304E;

 typedef struct tagPWM1_SM1CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM1CVAL3CYCBITS;
sfr volatile typePWM1_SM1CVAL3CYCBITS PWM1_SM1CVAL3CYCbits absolute 0x400B30AE;

 typedef struct tagPWM1_SM2CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM2CVAL3CYCBITS;
sfr volatile typePWM1_SM2CVAL3CYCBITS PWM1_SM2CVAL3CYCbits absolute 0x400B310E;

 typedef struct tagPWM1_SM3CVAL3CYCBITS {
  union {
    struct {
      unsigned CVAL3CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM3CVAL3CYCBITS;
sfr volatile typePWM1_SM3CVAL3CYCBITS PWM1_SM3CVAL3CYCbits absolute 0x400B316E;

 typedef struct tagPWM1_SM0CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM1_SM0CVAL4BITS;
sfr volatile typePWM1_SM0CVAL4BITS PWM1_SM0CVAL4bits absolute 0x400B3050;

 typedef struct tagPWM1_SM1CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM1_SM1CVAL4BITS;
sfr volatile typePWM1_SM1CVAL4BITS PWM1_SM1CVAL4bits absolute 0x400B30B0;

 typedef struct tagPWM1_SM2CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM1_SM2CVAL4BITS;
sfr volatile typePWM1_SM2CVAL4BITS PWM1_SM2CVAL4bits absolute 0x400B3110;

 typedef struct tagPWM1_SM3CVAL4BITS {
  union {
    struct {
      unsigned CAPTVAL4 : 16;
    };
  };
} typePWM1_SM3CVAL4BITS;
sfr volatile typePWM1_SM3CVAL4BITS PWM1_SM3CVAL4bits absolute 0x400B3170;

 typedef struct tagPWM1_SM0CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM0CVAL4CYCBITS;
sfr volatile typePWM1_SM0CVAL4CYCBITS PWM1_SM0CVAL4CYCbits absolute 0x400B3052;

 typedef struct tagPWM1_SM1CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM1CVAL4CYCBITS;
sfr volatile typePWM1_SM1CVAL4CYCBITS PWM1_SM1CVAL4CYCbits absolute 0x400B30B2;

 typedef struct tagPWM1_SM2CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM2CVAL4CYCBITS;
sfr volatile typePWM1_SM2CVAL4CYCBITS PWM1_SM2CVAL4CYCbits absolute 0x400B3112;

 typedef struct tagPWM1_SM3CVAL4CYCBITS {
  union {
    struct {
      unsigned CVAL4CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM3CVAL4CYCBITS;
sfr volatile typePWM1_SM3CVAL4CYCBITS PWM1_SM3CVAL4CYCbits absolute 0x400B3172;

 typedef struct tagPWM1_SM0CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM1_SM0CVAL5BITS;
sfr volatile typePWM1_SM0CVAL5BITS PWM1_SM0CVAL5bits absolute 0x400B3054;

 typedef struct tagPWM1_SM1CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM1_SM1CVAL5BITS;
sfr volatile typePWM1_SM1CVAL5BITS PWM1_SM1CVAL5bits absolute 0x400B30B4;

 typedef struct tagPWM1_SM2CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM1_SM2CVAL5BITS;
sfr volatile typePWM1_SM2CVAL5BITS PWM1_SM2CVAL5bits absolute 0x400B3114;

 typedef struct tagPWM1_SM3CVAL5BITS {
  union {
    struct {
      unsigned CAPTVAL5 : 16;
    };
  };
} typePWM1_SM3CVAL5BITS;
sfr volatile typePWM1_SM3CVAL5BITS PWM1_SM3CVAL5bits absolute 0x400B3174;

 typedef struct tagPWM1_SM0CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM0CVAL5CYCBITS;
sfr volatile typePWM1_SM0CVAL5CYCBITS PWM1_SM0CVAL5CYCbits absolute 0x400B3056;

 typedef struct tagPWM1_SM1CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM1CVAL5CYCBITS;
sfr volatile typePWM1_SM1CVAL5CYCBITS PWM1_SM1CVAL5CYCbits absolute 0x400B30B6;

 typedef struct tagPWM1_SM2CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM2CVAL5CYCBITS;
sfr volatile typePWM1_SM2CVAL5CYCBITS PWM1_SM2CVAL5CYCbits absolute 0x400B3116;

 typedef struct tagPWM1_SM3CVAL5CYCBITS {
  union {
    struct {
      unsigned CVAL5CYC : 4;
      unsigned : 12;
    };
  };
} typePWM1_SM3CVAL5CYCBITS;
sfr volatile typePWM1_SM3CVAL5CYCBITS PWM1_SM3CVAL5CYCbits absolute 0x400B3176;

 typedef struct tagPWM1_OUTENBITS {
  union {
    struct {
      unsigned PWMX_EN : 4;
      unsigned PWMB_EN : 4;
      unsigned PWMA_EN : 4;
      unsigned : 4;
    };
  };
} typePWM1_OUTENBITS;
sfr volatile typePWM1_OUTENBITS PWM1_OUTENbits absolute 0x400B3180;

 typedef struct tagPWM1_MASKBITS {
  union {
    struct {
      unsigned MASKX : 4;
      unsigned MASKB : 4;
      unsigned MASKA : 4;
      unsigned UPDATE_MASK : 4;
    };
  };
} typePWM1_MASKBITS;
sfr volatile typePWM1_MASKBITS PWM1_MASKbits absolute 0x400B3182;

 typedef struct tagPWM1_SWCOUTBITS {
  union {
    struct {
      unsigned SM0OUT45 : 1;
      unsigned SM0OUT23 : 1;
      unsigned SM1OUT45 : 1;
      unsigned SM1OUT23 : 1;
      unsigned SM2OUT45 : 1;
      unsigned SM2OUT23 : 1;
      unsigned SM3OUT45 : 1;
      unsigned SM3OUT23 : 1;
      unsigned : 8;
    };
  };
} typePWM1_SWCOUTBITS;
sfr volatile typePWM1_SWCOUTBITS PWM1_SWCOUTbits absolute 0x400B3184;

 typedef struct tagPWM1_DTSRCSELBITS {
  union {
    struct {
      unsigned SM0SEL45 : 2;
      unsigned SM0SEL23 : 2;
      unsigned SM1SEL45 : 2;
      unsigned SM1SEL23 : 2;
      unsigned SM2SEL45 : 2;
      unsigned SM2SEL23 : 2;
      unsigned SM3SEL45 : 2;
      unsigned SM3SEL23 : 2;
    };
  };
} typePWM1_DTSRCSELBITS;
sfr volatile typePWM1_DTSRCSELBITS PWM1_DTSRCSELbits absolute 0x400B3186;

 typedef struct tagPWM1_MCTRL0BITS {
  union {
    struct {
      unsigned LDOK : 4;
      unsigned CLDOK : 4;
      unsigned RUN : 4;
      unsigned IPOL : 4;
    };
  };
} typePWM1_MCTRL0BITS;
sfr volatile typePWM1_MCTRL0BITS PWM1_MCTRL0bits absolute 0x400B3188;

 typedef struct tagPWM1_MCTRL1BITS {
  union {
    struct {
      unsigned MONPLL : 2;
      unsigned : 14;
    };
  };
} typePWM1_MCTRL1BITS;
sfr volatile typePWM1_MCTRL1BITS PWM1_MCTRL1bits absolute 0x400B318A;

 typedef struct tagPWM1_FCTRLBITS {
  union {
    struct {
      unsigned FIE : 4;
      unsigned FSAFE : 4;
      unsigned FAUTO : 4;
      unsigned FLVL : 4;
    };
  };
} typePWM1_FCTRLBITS;
sfr volatile typePWM1_FCTRLBITS PWM1_FCTRLbits absolute 0x400B318C;

 typedef struct tagPWM1_FSTSBITS {
  union {
    struct {
      unsigned FFLAG : 4;
      unsigned FFULL : 4;
      unsigned FFPIN : 4;
      unsigned FHALF : 4;
    };
  };
} typePWM1_FSTSBITS;
sfr volatile typePWM1_FSTSBITS PWM1_FSTSbits absolute 0x400B318E;

 typedef struct tagPWM1_FFILTBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
      unsigned FILT_CNT : 3;
      unsigned : 4;
      unsigned GSTR : 1;
    };
  };
} typePWM1_FFILTBITS;
sfr volatile typePWM1_FFILTBITS PWM1_FFILTbits absolute 0x400B3190;

 typedef struct tagPWM1_FTSTBITS {
  union {
    struct {
      unsigned FTEST : 1;
      unsigned : 15;
    };
  };
} typePWM1_FTSTBITS;
sfr volatile typePWM1_FTSTBITS PWM1_FTSTbits absolute 0x400B3192;

 typedef struct tagPWM1_FCTRL2BITS {
  union {
    struct {
      unsigned NOCOMB : 4;
      unsigned : 12;
    };
  };
} typePWM1_FCTRL2BITS;
sfr volatile typePWM1_FCTRL2BITS PWM1_FCTRL2bits absolute 0x400B3194;

 typedef struct tagPIT_MCRBITS {
  union {
    struct {
      unsigned FRZ : 1;
      unsigned MDIS : 1;
      unsigned : 30;
    };
  };
} typePIT_MCRBITS;
sfr volatile typePIT_MCRBITS PIT_MCRbits absolute 0x40037000;

 typedef struct tagPIT_LTMR64HBITS {
  union {
    struct {
      unsigned LTH : 32;
    };
  };
} typePIT_LTMR64HBITS;
sfr volatile typePIT_LTMR64HBITS PIT_LTMR64Hbits absolute 0x400370E0;

 typedef struct tagPIT_LTMR64LBITS {
  union {
    struct {
      unsigned LTL : 32;
    };
  };
} typePIT_LTMR64LBITS;
sfr volatile typePIT_LTMR64LBITS PIT_LTMR64Lbits absolute 0x400370E4;

 typedef struct tagPIT_LDVAL0BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT_LDVAL0BITS;
sfr volatile typePIT_LDVAL0BITS PIT_LDVAL0bits absolute 0x40037100;

 typedef struct tagPIT_LDVAL1BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT_LDVAL1BITS;
sfr volatile typePIT_LDVAL1BITS PIT_LDVAL1bits absolute 0x40037110;

 typedef struct tagPIT_LDVAL2BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT_LDVAL2BITS;
sfr volatile typePIT_LDVAL2BITS PIT_LDVAL2bits absolute 0x40037120;

 typedef struct tagPIT_LDVAL3BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT_LDVAL3BITS;
sfr volatile typePIT_LDVAL3BITS PIT_LDVAL3bits absolute 0x40037130;

 typedef struct tagPIT_CVAL0BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT_CVAL0BITS;
sfr volatile typePIT_CVAL0BITS PIT_CVAL0bits absolute 0x40037104;

 typedef struct tagPIT_CVAL1BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT_CVAL1BITS;
sfr volatile typePIT_CVAL1BITS PIT_CVAL1bits absolute 0x40037114;

 typedef struct tagPIT_CVAL2BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT_CVAL2BITS;
sfr volatile typePIT_CVAL2BITS PIT_CVAL2bits absolute 0x40037124;

 typedef struct tagPIT_CVAL3BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT_CVAL3BITS;
sfr volatile typePIT_CVAL3BITS PIT_CVAL3bits absolute 0x40037134;

 typedef struct tagPIT_TCTRL0BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT_TCTRL0BITS;
sfr volatile typePIT_TCTRL0BITS PIT_TCTRL0bits absolute 0x40037108;

 typedef struct tagPIT_TCTRL1BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT_TCTRL1BITS;
sfr volatile typePIT_TCTRL1BITS PIT_TCTRL1bits absolute 0x40037118;

 typedef struct tagPIT_TCTRL2BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT_TCTRL2BITS;
sfr volatile typePIT_TCTRL2BITS PIT_TCTRL2bits absolute 0x40037128;

 typedef struct tagPIT_TCTRL3BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT_TCTRL3BITS;
sfr volatile typePIT_TCTRL3BITS PIT_TCTRL3bits absolute 0x40037138;

 typedef struct tagPIT_TFLG0BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT_TFLG0BITS;
sfr volatile typePIT_TFLG0BITS PIT_TFLG0bits absolute 0x4003710C;

 typedef struct tagPIT_TFLG1BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT_TFLG1BITS;
sfr volatile typePIT_TFLG1BITS PIT_TFLG1bits absolute 0x4003711C;

 typedef struct tagPIT_TFLG2BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT_TFLG2BITS;
sfr volatile typePIT_TFLG2BITS PIT_TFLG2bits absolute 0x4003712C;

 typedef struct tagPIT_TFLG3BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT_TFLG3BITS;
sfr volatile typePIT_TFLG3BITS PIT_TFLG3bits absolute 0x4003713C;

 typedef struct tagADC0_SC1ABITS {
  union {
    struct {
      unsigned ADCH : 5;
      unsigned DIFF : 1;
      unsigned AIEN : 1;
      unsigned COCO : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC1ABITS;
sfr volatile typeADC0_SC1ABITS ADC0_SC1Abits absolute 0x4003B000;

 typedef struct tagADC0_SC1BBITS {
  union {
    struct {
      unsigned ADCH : 5;
      unsigned DIFF : 1;
      unsigned AIEN : 1;
      unsigned COCO : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC1BBITS;
sfr volatile typeADC0_SC1BBITS ADC0_SC1Bbits absolute 0x4003B004;

 typedef struct tagADC0_CFG1BITS {
  union {
    struct {
      unsigned ADICLK : 2;
      unsigned MODE : 2;
      unsigned ADLSMP : 1;
      unsigned ADIV : 2;
      unsigned ADLPC : 1;
      unsigned : 24;
    };
  };
} typeADC0_CFG1BITS;
sfr volatile typeADC0_CFG1BITS ADC0_CFG1bits absolute 0x4003B008;

 typedef struct tagADC0_CFG2BITS {
  union {
    struct {
      unsigned ADLSTS : 2;
      unsigned ADHSC : 1;
      unsigned ADACKEN : 1;
      unsigned MUXSEL : 1;
      unsigned : 27;
    };
  };
} typeADC0_CFG2BITS;
sfr volatile typeADC0_CFG2BITS ADC0_CFG2bits absolute 0x4003B00C;

 typedef struct tagADC0_RABITS {
  union {
    struct {
      unsigned D : 16;
      unsigned : 16;
    };
  };
} typeADC0_RABITS;
sfr volatile typeADC0_RABITS ADC0_RAbits absolute 0x4003B010;

 typedef struct tagADC0_RBBITS {
  union {
    struct {
      unsigned D : 16;
      unsigned : 16;
    };
  };
} typeADC0_RBBITS;
sfr volatile typeADC0_RBBITS ADC0_RBbits absolute 0x4003B014;

 typedef struct tagADC0_CV1BITS {
  union {
    struct {
      unsigned CV : 16;
      unsigned : 16;
    };
  };
} typeADC0_CV1BITS;
sfr volatile typeADC0_CV1BITS ADC0_CV1bits absolute 0x4003B018;

 typedef struct tagADC0_CV2BITS {
  union {
    struct {
      unsigned CV : 16;
      unsigned : 16;
    };
  };
} typeADC0_CV2BITS;
sfr volatile typeADC0_CV2BITS ADC0_CV2bits absolute 0x4003B01C;

 typedef struct tagADC0_SC2BITS {
  union {
    struct {
      unsigned REFSEL : 2;
      unsigned DMAEN : 1;
      unsigned ACREN : 1;
      unsigned ACFGT : 1;
      unsigned ACFE : 1;
      unsigned ADTRG : 1;
      unsigned ADACT : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC2BITS;
sfr volatile typeADC0_SC2BITS ADC0_SC2bits absolute 0x4003B020;

 typedef struct tagADC0_SC3BITS {
  union {
    struct {
      unsigned AVGS : 2;
      unsigned AVGE : 1;
      unsigned ADCO : 1;
      unsigned : 2;
      unsigned CALF : 1;
      unsigned CAL : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC3BITS;
sfr volatile typeADC0_SC3BITS ADC0_SC3bits absolute 0x4003B024;

 typedef struct tagADC0_OFSBITS {
  union {
    struct {
      unsigned OFS : 16;
      unsigned : 16;
    };
  };
} typeADC0_OFSBITS;
sfr volatile typeADC0_OFSBITS ADC0_OFSbits absolute 0x4003B028;

 typedef struct tagADC0_PGBITS {
  union {
    struct {
      unsigned PG : 16;
      unsigned : 16;
    };
  };
} typeADC0_PGBITS;
sfr volatile typeADC0_PGBITS ADC0_PGbits absolute 0x4003B02C;

 typedef struct tagADC0_MGBITS {
  union {
    struct {
      unsigned MG : 16;
      unsigned : 16;
    };
  };
} typeADC0_MGBITS;
sfr volatile typeADC0_MGBITS ADC0_MGbits absolute 0x4003B030;

 typedef struct tagADC0_CLPDBITS {
  union {
    struct {
      unsigned CLPD : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLPDBITS;
sfr volatile typeADC0_CLPDBITS ADC0_CLPDbits absolute 0x4003B034;

 typedef struct tagADC0_CLPSBITS {
  union {
    struct {
      unsigned CLPS : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLPSBITS;
sfr volatile typeADC0_CLPSBITS ADC0_CLPSbits absolute 0x4003B038;

 typedef struct tagADC0_CLP4BITS {
  union {
    struct {
      unsigned CLP4 : 10;
      unsigned : 22;
    };
  };
} typeADC0_CLP4BITS;
sfr volatile typeADC0_CLP4BITS ADC0_CLP4bits absolute 0x4003B03C;

 typedef struct tagADC0_CLP3BITS {
  union {
    struct {
      unsigned CLP3 : 9;
      unsigned : 23;
    };
  };
} typeADC0_CLP3BITS;
sfr volatile typeADC0_CLP3BITS ADC0_CLP3bits absolute 0x4003B040;

 typedef struct tagADC0_CLP2BITS {
  union {
    struct {
      unsigned CLP2 : 8;
      unsigned : 24;
    };
  };
} typeADC0_CLP2BITS;
sfr volatile typeADC0_CLP2BITS ADC0_CLP2bits absolute 0x4003B044;

 typedef struct tagADC0_CLP1BITS {
  union {
    struct {
      unsigned CLP1 : 7;
      unsigned : 25;
    };
  };
} typeADC0_CLP1BITS;
sfr volatile typeADC0_CLP1BITS ADC0_CLP1bits absolute 0x4003B048;

 typedef struct tagADC0_CLP0BITS {
  union {
    struct {
      unsigned CLP0 : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLP0BITS;
sfr volatile typeADC0_CLP0BITS ADC0_CLP0bits absolute 0x4003B04C;

 typedef struct tagADC0_CLMDBITS {
  union {
    struct {
      unsigned CLMD : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLMDBITS;
sfr volatile typeADC0_CLMDBITS ADC0_CLMDbits absolute 0x4003B054;

 typedef struct tagADC0_CLMSBITS {
  union {
    struct {
      unsigned CLMS : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLMSBITS;
sfr volatile typeADC0_CLMSBITS ADC0_CLMSbits absolute 0x4003B058;

 typedef struct tagADC0_CLM4BITS {
  union {
    struct {
      unsigned CLM4 : 10;
      unsigned : 22;
    };
  };
} typeADC0_CLM4BITS;
sfr volatile typeADC0_CLM4BITS ADC0_CLM4bits absolute 0x4003B05C;

 typedef struct tagADC0_CLM3BITS {
  union {
    struct {
      unsigned CLM3 : 9;
      unsigned : 23;
    };
  };
} typeADC0_CLM3BITS;
sfr volatile typeADC0_CLM3BITS ADC0_CLM3bits absolute 0x4003B060;

 typedef struct tagADC0_CLM2BITS {
  union {
    struct {
      unsigned CLM2 : 8;
      unsigned : 24;
    };
  };
} typeADC0_CLM2BITS;
sfr volatile typeADC0_CLM2BITS ADC0_CLM2bits absolute 0x4003B064;

 typedef struct tagADC0_CLM1BITS {
  union {
    struct {
      unsigned CLM1 : 7;
      unsigned : 25;
    };
  };
} typeADC0_CLM1BITS;
sfr volatile typeADC0_CLM1BITS ADC0_CLM1bits absolute 0x4003B068;

 typedef struct tagADC0_CLM0BITS {
  union {
    struct {
      unsigned CLM0 : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLM0BITS;
sfr volatile typeADC0_CLM0BITS ADC0_CLM0bits absolute 0x4003B06C;

 typedef struct tagRFVBAT_REG0BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG0BITS;
sfr volatile typeRFVBAT_REG0BITS RFVBAT_REG0bits absolute 0x4003E000;

 typedef struct tagRFVBAT_REG1BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG1BITS;
sfr volatile typeRFVBAT_REG1BITS RFVBAT_REG1bits absolute 0x4003E004;

 typedef struct tagRFVBAT_REG2BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG2BITS;
sfr volatile typeRFVBAT_REG2BITS RFVBAT_REG2bits absolute 0x4003E008;

 typedef struct tagRFVBAT_REG3BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG3BITS;
sfr volatile typeRFVBAT_REG3BITS RFVBAT_REG3bits absolute 0x4003E00C;

 typedef struct tagRFVBAT_REG4BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG4BITS;
sfr volatile typeRFVBAT_REG4BITS RFVBAT_REG4bits absolute 0x4003E010;

 typedef struct tagRFVBAT_REG5BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG5BITS;
sfr volatile typeRFVBAT_REG5BITS RFVBAT_REG5bits absolute 0x4003E014;

 typedef struct tagRFVBAT_REG6BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG6BITS;
sfr volatile typeRFVBAT_REG6BITS RFVBAT_REG6bits absolute 0x4003E018;

 typedef struct tagRFVBAT_REG7BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG7BITS;
sfr volatile typeRFVBAT_REG7BITS RFVBAT_REG7bits absolute 0x4003E01C;

 typedef struct tagDAC0_DAT0LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT0LBITS;
sfr volatile typeDAC0_DAT0LBITS DAC0_DAT0Lbits absolute 0x4003F000;

 typedef struct tagDAC0_DAT1LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT1LBITS;
sfr volatile typeDAC0_DAT1LBITS DAC0_DAT1Lbits absolute 0x4003F002;

 typedef struct tagDAC0_DAT2LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT2LBITS;
sfr volatile typeDAC0_DAT2LBITS DAC0_DAT2Lbits absolute 0x4003F004;

 typedef struct tagDAC0_DAT3LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT3LBITS;
sfr volatile typeDAC0_DAT3LBITS DAC0_DAT3Lbits absolute 0x4003F006;

 typedef struct tagDAC0_DAT4LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT4LBITS;
sfr volatile typeDAC0_DAT4LBITS DAC0_DAT4Lbits absolute 0x4003F008;

 typedef struct tagDAC0_DAT5LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT5LBITS;
sfr volatile typeDAC0_DAT5LBITS DAC0_DAT5Lbits absolute 0x4003F00A;

 typedef struct tagDAC0_DAT6LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT6LBITS;
sfr volatile typeDAC0_DAT6LBITS DAC0_DAT6Lbits absolute 0x4003F00C;

 typedef struct tagDAC0_DAT7LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT7LBITS;
sfr volatile typeDAC0_DAT7LBITS DAC0_DAT7Lbits absolute 0x4003F00E;

 typedef struct tagDAC0_DAT8LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT8LBITS;
sfr volatile typeDAC0_DAT8LBITS DAC0_DAT8Lbits absolute 0x4003F010;

 typedef struct tagDAC0_DAT9LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT9LBITS;
sfr volatile typeDAC0_DAT9LBITS DAC0_DAT9Lbits absolute 0x4003F012;

 typedef struct tagDAC0_DAT10LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT10LBITS;
sfr volatile typeDAC0_DAT10LBITS DAC0_DAT10Lbits absolute 0x4003F014;

 typedef struct tagDAC0_DAT11LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT11LBITS;
sfr volatile typeDAC0_DAT11LBITS DAC0_DAT11Lbits absolute 0x4003F016;

 typedef struct tagDAC0_DAT12LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT12LBITS;
sfr volatile typeDAC0_DAT12LBITS DAC0_DAT12Lbits absolute 0x4003F018;

 typedef struct tagDAC0_DAT13LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT13LBITS;
sfr volatile typeDAC0_DAT13LBITS DAC0_DAT13Lbits absolute 0x4003F01A;

 typedef struct tagDAC0_DAT14LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT14LBITS;
sfr volatile typeDAC0_DAT14LBITS DAC0_DAT14Lbits absolute 0x4003F01C;

 typedef struct tagDAC0_DAT15LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT15LBITS;
sfr volatile typeDAC0_DAT15LBITS DAC0_DAT15Lbits absolute 0x4003F01E;

 typedef struct tagDAC0_DAT0HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT0HBITS;
sfr volatile typeDAC0_DAT0HBITS DAC0_DAT0Hbits absolute 0x4003F001;

 typedef struct tagDAC0_DAT1HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT1HBITS;
sfr volatile typeDAC0_DAT1HBITS DAC0_DAT1Hbits absolute 0x4003F003;

 typedef struct tagDAC0_DAT2HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT2HBITS;
sfr volatile typeDAC0_DAT2HBITS DAC0_DAT2Hbits absolute 0x4003F005;

 typedef struct tagDAC0_DAT3HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT3HBITS;
sfr volatile typeDAC0_DAT3HBITS DAC0_DAT3Hbits absolute 0x4003F007;

 typedef struct tagDAC0_DAT4HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT4HBITS;
sfr volatile typeDAC0_DAT4HBITS DAC0_DAT4Hbits absolute 0x4003F009;

 typedef struct tagDAC0_DAT5HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT5HBITS;
sfr volatile typeDAC0_DAT5HBITS DAC0_DAT5Hbits absolute 0x4003F00B;

 typedef struct tagDAC0_DAT6HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT6HBITS;
sfr volatile typeDAC0_DAT6HBITS DAC0_DAT6Hbits absolute 0x4003F00D;

 typedef struct tagDAC0_DAT7HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT7HBITS;
sfr volatile typeDAC0_DAT7HBITS DAC0_DAT7Hbits absolute 0x4003F00F;

 typedef struct tagDAC0_DAT8HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT8HBITS;
sfr volatile typeDAC0_DAT8HBITS DAC0_DAT8Hbits absolute 0x4003F011;

 typedef struct tagDAC0_DAT9HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT9HBITS;
sfr volatile typeDAC0_DAT9HBITS DAC0_DAT9Hbits absolute 0x4003F013;

 typedef struct tagDAC0_DAT10HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT10HBITS;
sfr volatile typeDAC0_DAT10HBITS DAC0_DAT10Hbits absolute 0x4003F015;

 typedef struct tagDAC0_DAT11HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT11HBITS;
sfr volatile typeDAC0_DAT11HBITS DAC0_DAT11Hbits absolute 0x4003F017;

 typedef struct tagDAC0_DAT12HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT12HBITS;
sfr volatile typeDAC0_DAT12HBITS DAC0_DAT12Hbits absolute 0x4003F019;

 typedef struct tagDAC0_DAT13HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT13HBITS;
sfr volatile typeDAC0_DAT13HBITS DAC0_DAT13Hbits absolute 0x4003F01B;

 typedef struct tagDAC0_DAT14HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT14HBITS;
sfr volatile typeDAC0_DAT14HBITS DAC0_DAT14Hbits absolute 0x4003F01D;

 typedef struct tagDAC0_DAT15HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT15HBITS;
sfr volatile typeDAC0_DAT15HBITS DAC0_DAT15Hbits absolute 0x4003F01F;

 typedef struct tagDAC0_SRBITS {
  union {
    struct {
      unsigned DACBFRPBF : 1;
      unsigned DACBFRPTF : 1;
      unsigned DACBFWMF : 1;
      unsigned : 5;
    };
  };
} typeDAC0_SRBITS;
sfr volatile typeDAC0_SRBITS DAC0_SRbits absolute 0x4003F020;

 typedef struct tagDAC0_C0BITS {
  union {
    struct {
      unsigned DACBBIEN : 1;
      unsigned DACBTIEN : 1;
      unsigned DACBWIEN : 1;
      unsigned LPEN : 1;
      unsigned DACSWTRG : 1;
      unsigned DACTRGSEL : 1;
      unsigned DACRFS : 1;
      unsigned DACEN : 1;
    };
  };
} typeDAC0_C0BITS;
sfr volatile typeDAC0_C0BITS DAC0_C0bits absolute 0x4003F021;

 typedef struct tagDAC0_C1BITS {
  union {
    struct {
      unsigned DACBFEN : 1;
      unsigned DACBFMD : 2;
      unsigned DACBFWM : 2;
      unsigned : 2;
      unsigned DMAEN : 1;
    };
  };
} typeDAC0_C1BITS;
sfr volatile typeDAC0_C1BITS DAC0_C1bits absolute 0x4003F022;

 typedef struct tagDAC0_C2BITS {
  union {
    struct {
      unsigned DACBFUP : 4;
      unsigned DACBFRP : 4;
    };
  };
} typeDAC0_C2BITS;
sfr volatile typeDAC0_C2BITS DAC0_C2bits absolute 0x4003F023;

 typedef struct tagLPTMR0_CSRBITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TMS : 1;
      unsigned TFC : 1;
      unsigned TPP : 1;
      unsigned TPS : 2;
      unsigned TIE : 1;
      unsigned TCF : 1;
      unsigned : 24;
    };
  };
} typeLPTMR0_CSRBITS;
sfr volatile typeLPTMR0_CSRBITS LPTMR0_CSRbits absolute 0x40040000;

 typedef struct tagLPTMR0_PSRBITS {
  union {
    struct {
      unsigned PCS : 2;
      unsigned PBYP : 1;
      unsigned PRESCALE : 4;
      unsigned : 25;
    };
  };
} typeLPTMR0_PSRBITS;
sfr volatile typeLPTMR0_PSRBITS LPTMR0_PSRbits absolute 0x40040004;

 typedef struct tagLPTMR0_CMRBITS {
  union {
    struct {
      unsigned COMPARE : 16;
      unsigned : 16;
    };
  };
} typeLPTMR0_CMRBITS;
sfr volatile typeLPTMR0_CMRBITS LPTMR0_CMRbits absolute 0x40040008;

 typedef struct tagLPTMR0_CNRBITS {
  union {
    struct {
      unsigned COUNTER : 16;
      unsigned : 16;
    };
  };
} typeLPTMR0_CNRBITS;
sfr volatile typeLPTMR0_CNRBITS LPTMR0_CNRbits absolute 0x4004000C;

 typedef struct tagRFSYS_REG0BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG0BITS;
sfr volatile typeRFSYS_REG0BITS RFSYS_REG0bits absolute 0x40041000;

 typedef struct tagRFSYS_REG1BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG1BITS;
sfr volatile typeRFSYS_REG1BITS RFSYS_REG1bits absolute 0x40041004;

 typedef struct tagRFSYS_REG2BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG2BITS;
sfr volatile typeRFSYS_REG2BITS RFSYS_REG2bits absolute 0x40041008;

 typedef struct tagRFSYS_REG3BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG3BITS;
sfr volatile typeRFSYS_REG3BITS RFSYS_REG3bits absolute 0x4004100C;

 typedef struct tagRFSYS_REG4BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG4BITS;
sfr volatile typeRFSYS_REG4BITS RFSYS_REG4bits absolute 0x40041010;

 typedef struct tagRFSYS_REG5BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG5BITS;
sfr volatile typeRFSYS_REG5BITS RFSYS_REG5bits absolute 0x40041014;

 typedef struct tagRFSYS_REG6BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG6BITS;
sfr volatile typeRFSYS_REG6BITS RFSYS_REG6bits absolute 0x40041018;

 typedef struct tagRFSYS_REG7BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG7BITS;
sfr volatile typeRFSYS_REG7BITS RFSYS_REG7bits absolute 0x4004101C;

 typedef struct tagSIM_SOPT1BITS {
  union {
    struct {
      unsigned : 12;
      unsigned RAMSIZE : 4;
      unsigned : 2;
      unsigned OSC32KSEL : 2;
      unsigned : 12;
    };
  };
} typeSIM_SOPT1BITS;
sfr volatile typeSIM_SOPT1BITS SIM_SOPT1bits absolute 0x40047000;

 typedef struct tagSIM_SOPT2BITS {
  union {
    struct {
      unsigned : 5;
      unsigned CLKOUTSEL : 3;
      unsigned FBSL : 2;
      unsigned : 2;
      unsigned TRACECLKSEL : 1;
      unsigned : 3;
      unsigned PLLFLLSEL : 2;
      unsigned : 1;
      unsigned RMIISRC : 1;
      unsigned TIMESRC : 2;
      unsigned : 10;
    };
  };
} typeSIM_SOPT2BITS;
sfr volatile typeSIM_SOPT2BITS SIM_SOPT2bits absolute 0x40048004;

 typedef struct tagSIM_SOPT4BITS {
  union {
    struct {
      unsigned FTM0FLT0 : 1;
      unsigned FTM0FLT1 : 1;
      unsigned FTM0FLT2 : 1;
      unsigned FTM0FLT3 : 1;
      unsigned FTM1FLT0 : 1;
      unsigned : 3;
      unsigned FTM2FLT0 : 1;
      unsigned : 3;
      unsigned FTM3FLT0 : 1;
      unsigned : 3;
      unsigned FTM0TRG0SRC : 1;
      unsigned FTM0TRG1SRC : 1;
      unsigned FTM0TRG2SRC : 1;
      unsigned : 1;
      unsigned FTM1TRG0SRC : 1;
      unsigned : 1;
      unsigned FTM1TRG2SRC : 1;
      unsigned : 1;
      unsigned FTM2TRG0SRC : 1;
      unsigned : 1;
      unsigned FTM2TRG2SRC : 1;
      unsigned : 1;
      unsigned FTM3TRG0SRC : 1;
      unsigned FTM3TRG1SRC : 1;
      unsigned FTM3TRG2SRC : 1;
      unsigned : 1;
    };
  };
} typeSIM_SOPT4BITS;
sfr volatile typeSIM_SOPT4BITS SIM_SOPT4bits absolute 0x4004800C;

 typedef struct tagSIM_SOPT5BITS {
  union {
    struct {
      unsigned UART0TXSRC : 2;
      unsigned UART0RXSRC : 2;
      unsigned UART1TXSRC : 2;
      unsigned UART1RXSRC : 2;
      unsigned : 24;
    };
  };
} typeSIM_SOPT5BITS;
sfr volatile typeSIM_SOPT5BITS SIM_SOPT5bits absolute 0x40048010;

 typedef struct tagSIM_SOPT7BITS {
  union {
    struct {
      unsigned HSADC0ATRGSEL : 4;
      unsigned : 2;
      unsigned HSADC0AALTTRGEN : 2;
      unsigned HSADC0BTRGSEL : 4;
      unsigned : 2;
      unsigned HSADC0BALTTRGEN : 2;
      unsigned HSADC1ATRGSEL : 4;
      unsigned : 2;
      unsigned HSADC1AALTTRGEN : 2;
      unsigned HSADC1BTRGSEL : 4;
      unsigned : 2;
      unsigned HSADC1BALTTRGEN : 2;
    };
  };
} typeSIM_SOPT7BITS;
sfr volatile typeSIM_SOPT7BITS SIM_SOPT7bits absolute 0x40048018;

 typedef struct tagSIM_SOPT8BITS {
  union {
    struct {
      unsigned FTM0SYNCBIT : 1;
      unsigned FTM1SYNCBIT : 1;
      unsigned FTM2SYNCBIT : 1;
      unsigned FTM3SYNCBIT : 1;
      unsigned : 4;
      unsigned FTM0CFSEL : 1;
      unsigned FTM3CFSEL : 1;
      unsigned : 6;
      unsigned FTM0OCH0SRC : 1;
      unsigned FTM0OCH1SRC : 1;
      unsigned FTM0OCH2SRC : 1;
      unsigned FTM0OCH3SRC : 1;
      unsigned FTM0OCH4SRC : 1;
      unsigned FTM0OCH5SRC : 1;
      unsigned FTM0OCH6SRC : 1;
      unsigned FTM0OCH7SRC : 1;
      unsigned FTM3OCH0SRC : 1;
      unsigned FTM3OCH1SRC : 1;
      unsigned FTM3OCH2SRC : 1;
      unsigned FTM3OCH3SRC : 1;
      unsigned FTM3OCH4SRC : 1;
      unsigned FTM3OCH5SRC : 1;
      unsigned FTM3OCH6SRC : 1;
      unsigned FTM3OCH7SRC : 1;
    };
  };
} typeSIM_SOPT8BITS;
sfr volatile typeSIM_SOPT8BITS SIM_SOPT8bits absolute 0x4004801C;

 typedef struct tagSIM_SOPT9BITS {
  union {
    struct {
      unsigned : 4;
      unsigned FTM1ICH0SRC : 2;
      unsigned FTM1ICH1SRC : 1;
      unsigned : 1;
      unsigned FTM2ICH0SRC : 2;
      unsigned FTM2ICH1SRC : 1;
      unsigned : 13;
      unsigned FTM0CLKSEL : 2;
      unsigned FTM1CLKSEL : 2;
      unsigned FTM2CLKSEL : 2;
      unsigned FTM3CLKSEL : 2;
    };
  };
} typeSIM_SOPT9BITS;
sfr volatile typeSIM_SOPT9BITS SIM_SOPT9bits absolute 0x40048020;

 typedef struct tagSIM_SDIDBITS {
  union {
    struct {
      unsigned PINID : 4;
      unsigned : 3;
      unsigned DIEID : 5;
      unsigned REVID : 4;
      unsigned : 4;
      unsigned SERIESID : 4;
      unsigned SUBFAMID : 4;
      unsigned FAMILYID : 4;
    };
  };
} typeSIM_SDIDBITS;
sfr volatile typeSIM_SDIDBITS SIM_SDIDbits absolute 0x40048024;

 typedef struct tagSIM_SCGC1BITS {
  union {
    struct {
      unsigned : 10;
      unsigned UART4 : 1;
      unsigned UART5 : 1;
      unsigned : 12;
      unsigned PWM1_SM0 : 1;
      unsigned PWM1_SM1 : 1;
      unsigned PWM1_SM2 : 1;
      unsigned PWM1_SM3 : 1;
      unsigned : 4;
    };
  };
} typeSIM_SCGC1BITS;
sfr volatile typeSIM_SCGC1BITS SIM_SCGC1bits absolute 0x40048028;

 typedef struct tagSIM_SCGC2BITS {
  union {
    struct {
      unsigned ENET : 1;
      unsigned : 27;
      unsigned HSADC1 : 1;
      unsigned : 3;
    };
  };
} typeSIM_SCGC2BITS;
sfr volatile typeSIM_SCGC2BITS SIM_SCGC2bits absolute 0x4004802C;

 typedef struct tagSIM_SCGC3BITS {
  union {
    struct {
      unsigned TRNG : 1;
      unsigned : 3;
      unsigned FLEXCAN2 : 1;
      unsigned : 7;
      unsigned SPI2 : 1;
      unsigned : 19;
    };
  };
} typeSIM_SCGC3BITS;
sfr volatile typeSIM_SCGC3BITS SIM_SCGC3bits absolute 0x40048030;

 typedef struct tagSIM_SCGC4BITS {
  union {
    struct {
      unsigned : 1;
      unsigned EWM : 1;
      unsigned : 4;
      unsigned I2C0 : 1;
      unsigned I2C1 : 1;
      unsigned : 2;
      unsigned UART0 : 1;
      unsigned UART1 : 1;
      unsigned UART2 : 1;
      unsigned UART3 : 1;
      unsigned : 5;
      unsigned CMP : 1;
      unsigned : 4;
      unsigned PWM0_SM0 : 1;
      unsigned PWM0_SM1 : 1;
      unsigned PWM0_SM2 : 1;
      unsigned PWM0_SM3 : 1;
      unsigned : 4;
    };
  };
} typeSIM_SCGC4BITS;
sfr volatile typeSIM_SCGC4BITS SIM_SCGC4bits absolute 0x40048034;

 typedef struct tagSIM_SCGC5BITS {
  union {
    struct {
      unsigned LPTMR : 1;
      unsigned : 8;
      unsigned PORTA : 1;
      unsigned PORTB : 1;
      unsigned PORTC : 1;
      unsigned PORTD : 1;
      unsigned PORTE : 1;
      unsigned : 7;
      unsigned ENC : 1;
      unsigned : 3;
      unsigned XBARA : 1;
      unsigned XBARB : 1;
      unsigned AOI : 1;
      unsigned HSADC0 : 1;
      unsigned : 3;
    };
  };
} typeSIM_SCGC5BITS;
sfr volatile typeSIM_SCGC5BITS SIM_SCGC5bits absolute 0x40048038;

 typedef struct tagSIM_SCGC6BITS {
  union {
    struct {
      unsigned FTF : 1;
      unsigned DMAMUX : 1;
      unsigned : 2;
      unsigned FLEXCAN0 : 1;
      unsigned FLEXCAN1 : 1;
      unsigned FTM3 : 1;
      unsigned : 5;
      unsigned SPI0 : 1;
      unsigned SPI1 : 1;
      unsigned : 3;
      unsigned PDB1 : 1;
      unsigned CRC : 1;
      unsigned : 3;
      unsigned PDB0 : 1;
      unsigned PIT : 1;
      unsigned FTM0 : 1;
      unsigned FTM1 : 1;
      unsigned FTM2 : 1;
      unsigned ADC0 : 1;
      unsigned : 3;
      unsigned DAC0 : 1;
    };
  };
} typeSIM_SCGC6BITS;
sfr volatile typeSIM_SCGC6BITS SIM_SCGC6bits absolute 0x4004803C;

 typedef struct tagSIM_SCGC7BITS {
  union {
    struct {
      unsigned FLEXBUS : 1;
      unsigned : 1;
      unsigned SMPU : 1;
      unsigned : 5;
      unsigned DMA_ : 1;
      unsigned : 23;
    };
  };
} typeSIM_SCGC7BITS;
sfr volatile typeSIM_SCGC7BITS SIM_SCGC7bits absolute 0x40048040;

 typedef struct tagSIM_CLKDIV1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned OUTDIV4 : 4;
      unsigned OUTDIV3 : 4;
      unsigned OUTDIV2 : 4;
      unsigned OUTDIV1 : 4;
    };
  };
} typeSIM_CLKDIV1BITS;
sfr volatile typeSIM_CLKDIV1BITS SIM_CLKDIV1bits absolute 0x40048044;

 typedef struct tagSIM_FCFG1BITS {
  union {
    struct {
      unsigned FLASHDIS : 1;
      unsigned FLASHDOZE : 1;
      unsigned : 22;
      unsigned PFSIZE : 4;
      unsigned : 4;
    };
  };
} typeSIM_FCFG1BITS;
sfr volatile typeSIM_FCFG1BITS SIM_FCFG1bits absolute 0x4004804C;

 typedef struct tagSIM_FCFG2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned MAXADDR0 : 7;
      unsigned : 1;
    };
  };
} typeSIM_FCFG2BITS;
sfr volatile typeSIM_FCFG2BITS SIM_FCFG2bits absolute 0x40048050;

 typedef struct tagSIM_UIDHBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDHBITS;
sfr volatile typeSIM_UIDHBITS SIM_UIDHbits absolute 0x40048054;

 typedef struct tagSIM_UIDMHBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDMHBITS;
sfr volatile typeSIM_UIDMHBITS SIM_UIDMHbits absolute 0x40048058;

 typedef struct tagSIM_UIDMLBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDMLBITS;
sfr volatile typeSIM_UIDMLBITS SIM_UIDMLbits absolute 0x4004805C;

 typedef struct tagSIM_UIDLBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDLBITS;
sfr volatile typeSIM_UIDLBITS SIM_UIDLbits absolute 0x40048060;

 typedef struct tagSIM_CLKDIV4BITS {
  union {
    struct {
      unsigned TRACEFRAC : 1;
      unsigned TRACEDIV : 3;
      unsigned : 24;
      unsigned TRACEDIVEN : 1;
      unsigned : 3;
    };
  };
} typeSIM_CLKDIV4BITS;
sfr volatile typeSIM_CLKDIV4BITS SIM_CLKDIV4bits absolute 0x40048068;

 typedef struct tagSIM_MISCTRL0BITS {
  union {
    struct {
      unsigned : 8;
      unsigned CMPWIN0SRC : 2;
      unsigned CMPWIN1SRC : 2;
      unsigned CMPWIN2SRC : 2;
      unsigned CMPWIN3SRC : 2;
      unsigned EWMINSRC : 1;
      unsigned : 1;
      unsigned DACTRIGSRC : 2;
      unsigned : 12;
    };
  };
} typeSIM_MISCTRL0BITS;
sfr volatile typeSIM_MISCTRL0BITS SIM_MISCTRL0bits absolute 0x4004806C;

 typedef struct tagSIM_MISCTRL1BITS {
  union {
    struct {
      unsigned : 8;
      unsigned SYNCXBARAPITTRIG0 : 1;
      unsigned SYNCXBARAPITTRIG1 : 1;
      unsigned SYNCXBARAPITTRIG2 : 1;
      unsigned SYNCXBARAPITTRIG3 : 1;
      unsigned SYNCXBARBPITTRIG0 : 1;
      unsigned SYNCXBARBPITTRIG1 : 1;
      unsigned : 2;
      unsigned SYNCDACHWTRIG : 1;
      unsigned SYNCEWMIN : 1;
      unsigned : 2;
      unsigned SYNCCMP0SAMPLEWIN : 1;
      unsigned SYNCCMP1SAMPLEWIN : 1;
      unsigned SYNCCMP2SAMPLEWIN : 1;
      unsigned SYNCCMP3SAMPLEWIN : 1;
      unsigned : 8;
    };
  };
} typeSIM_MISCTRL1BITS;
sfr volatile typeSIM_MISCTRL1BITS SIM_MISCTRL1bits absolute 0x40048070;

 typedef struct tagSIM_WDOGCBITS {
  union {
    struct {
      unsigned : 1;
      unsigned WDOGCLKS : 1;
      unsigned : 30;
    };
  };
} typeSIM_WDOGCBITS;
sfr volatile typeSIM_WDOGCBITS SIM_WDOGCbits absolute 0x40048100;

 typedef struct tagSIM_PWRCBITS {
  union {
    struct {
      unsigned SRPDN : 2;
      unsigned SR27STDBY : 2;
      unsigned : 2;
      unsigned SR12STDBY : 2;
      unsigned SRPWRDETEN : 1;
      unsigned SRPWRRDY : 1;
      unsigned : 6;
      unsigned SRPWROK : 1;
      unsigned : 15;
    };
  };
} typeSIM_PWRCBITS;
sfr volatile typeSIM_PWRCBITS SIM_PWRCbits absolute 0x40048104;

 typedef struct tagSIM_ADCOPTBITS {
  union {
    struct {
      unsigned : 16;
      unsigned ADC0TRGSEL : 4;
      unsigned ADC0PRETRGSEL : 1;
      unsigned : 1;
      unsigned ADC0ALTTRGEN : 2;
      unsigned : 1;
      unsigned HSADCIRCLK : 1;
      unsigned HSADCSTOPEN : 1;
      unsigned : 5;
    };
  };
} typeSIM_ADCOPTBITS;
sfr volatile typeSIM_ADCOPTBITS SIM_ADCOPTbits absolute 0x40048108;

 typedef struct tagPORTA_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR0BITS;
sfr volatile typePORTA_PCR0BITS PORTA_PCR0bits absolute 0x40049000;

 typedef struct tagPORTA_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR1BITS;
sfr volatile typePORTA_PCR1BITS PORTA_PCR1bits absolute 0x40049004;

 typedef struct tagPORTA_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR2BITS;
sfr volatile typePORTA_PCR2BITS PORTA_PCR2bits absolute 0x40049008;

 typedef struct tagPORTA_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR3BITS;
sfr volatile typePORTA_PCR3BITS PORTA_PCR3bits absolute 0x4004900C;

 typedef struct tagPORTA_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR4BITS;
sfr volatile typePORTA_PCR4BITS PORTA_PCR4bits absolute 0x40049010;

 typedef struct tagPORTA_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR5BITS;
sfr volatile typePORTA_PCR5BITS PORTA_PCR5bits absolute 0x40049014;

 typedef struct tagPORTA_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR6BITS;
sfr volatile typePORTA_PCR6BITS PORTA_PCR6bits absolute 0x40049018;

 typedef struct tagPORTA_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR7BITS;
sfr volatile typePORTA_PCR7BITS PORTA_PCR7bits absolute 0x4004901C;

 typedef struct tagPORTA_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR8BITS;
sfr volatile typePORTA_PCR8BITS PORTA_PCR8bits absolute 0x40049020;

 typedef struct tagPORTA_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR9BITS;
sfr volatile typePORTA_PCR9BITS PORTA_PCR9bits absolute 0x40049024;

 typedef struct tagPORTA_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR10BITS;
sfr volatile typePORTA_PCR10BITS PORTA_PCR10bits absolute 0x40049028;

 typedef struct tagPORTA_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR11BITS;
sfr volatile typePORTA_PCR11BITS PORTA_PCR11bits absolute 0x4004902C;

 typedef struct tagPORTA_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR12BITS;
sfr volatile typePORTA_PCR12BITS PORTA_PCR12bits absolute 0x40049030;

 typedef struct tagPORTA_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR13BITS;
sfr volatile typePORTA_PCR13BITS PORTA_PCR13bits absolute 0x40049034;

 typedef struct tagPORTA_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR14BITS;
sfr volatile typePORTA_PCR14BITS PORTA_PCR14bits absolute 0x40049038;

 typedef struct tagPORTA_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR15BITS;
sfr volatile typePORTA_PCR15BITS PORTA_PCR15bits absolute 0x4004903C;

 typedef struct tagPORTA_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR16BITS;
sfr volatile typePORTA_PCR16BITS PORTA_PCR16bits absolute 0x40049040;

 typedef struct tagPORTA_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR17BITS;
sfr volatile typePORTA_PCR17BITS PORTA_PCR17bits absolute 0x40049044;

 typedef struct tagPORTA_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR18BITS;
sfr volatile typePORTA_PCR18BITS PORTA_PCR18bits absolute 0x40049048;

 typedef struct tagPORTA_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR19BITS;
sfr volatile typePORTA_PCR19BITS PORTA_PCR19bits absolute 0x4004904C;

 typedef struct tagPORTA_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR20BITS;
sfr volatile typePORTA_PCR20BITS PORTA_PCR20bits absolute 0x40049050;

 typedef struct tagPORTA_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR21BITS;
sfr volatile typePORTA_PCR21BITS PORTA_PCR21bits absolute 0x40049054;

 typedef struct tagPORTA_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR22BITS;
sfr volatile typePORTA_PCR22BITS PORTA_PCR22bits absolute 0x40049058;

 typedef struct tagPORTA_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR23BITS;
sfr volatile typePORTA_PCR23BITS PORTA_PCR23bits absolute 0x4004905C;

 typedef struct tagPORTA_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR24BITS;
sfr volatile typePORTA_PCR24BITS PORTA_PCR24bits absolute 0x40049060;

 typedef struct tagPORTA_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR25BITS;
sfr volatile typePORTA_PCR25BITS PORTA_PCR25bits absolute 0x40049064;

 typedef struct tagPORTA_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR26BITS;
sfr volatile typePORTA_PCR26BITS PORTA_PCR26bits absolute 0x40049068;

 typedef struct tagPORTA_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR27BITS;
sfr volatile typePORTA_PCR27BITS PORTA_PCR27bits absolute 0x4004906C;

 typedef struct tagPORTA_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR28BITS;
sfr volatile typePORTA_PCR28BITS PORTA_PCR28bits absolute 0x40049070;

 typedef struct tagPORTA_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR29BITS;
sfr volatile typePORTA_PCR29BITS PORTA_PCR29bits absolute 0x40049074;

 typedef struct tagPORTA_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR30BITS;
sfr volatile typePORTA_PCR30BITS PORTA_PCR30bits absolute 0x40049078;

 typedef struct tagPORTA_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR31BITS;
sfr volatile typePORTA_PCR31BITS PORTA_PCR31bits absolute 0x4004907C;

 typedef struct tagPORTA_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTA_GPCLRBITS;
sfr volatile typePORTA_GPCLRBITS PORTA_GPCLRbits absolute 0x40049080;

 typedef struct tagPORTA_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTA_GPCHRBITS;
sfr volatile typePORTA_GPCHRBITS PORTA_GPCHRbits absolute 0x40049084;

 typedef struct tagPORTA_ISFRBITS {
  union {
    struct {
      unsigned ISF0 : 1;
      unsigned ISF1 : 1;
      unsigned ISF2 : 1;
      unsigned ISF3 : 1;
      unsigned ISF4 : 1;
      unsigned ISF5 : 1;
      unsigned ISF6 : 1;
      unsigned ISF7 : 1;
      unsigned ISF8 : 1;
      unsigned ISF9 : 1;
      unsigned ISF10 : 1;
      unsigned ISF11 : 1;
      unsigned ISF12 : 1;
      unsigned ISF13 : 1;
      unsigned ISF14 : 1;
      unsigned ISF15 : 1;
      unsigned ISF16 : 1;
      unsigned ISF17 : 1;
      unsigned ISF18 : 1;
      unsigned ISF19 : 1;
      unsigned ISF20 : 1;
      unsigned ISF21 : 1;
      unsigned ISF22 : 1;
      unsigned ISF23 : 1;
      unsigned ISF24 : 1;
      unsigned ISF25 : 1;
      unsigned ISF26 : 1;
      unsigned ISF27 : 1;
      unsigned ISF28 : 1;
      unsigned ISF29 : 1;
      unsigned ISF30 : 1;
      unsigned ISF31 : 1;
    };
  };
} typePORTA_ISFRBITS;
sfr volatile typePORTA_ISFRBITS PORTA_ISFRbits absolute 0x400490A0;

 typedef struct tagPORTB_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR0BITS;
sfr volatile typePORTB_PCR0BITS PORTB_PCR0bits absolute 0x4004A000;

 typedef struct tagPORTB_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR1BITS;
sfr volatile typePORTB_PCR1BITS PORTB_PCR1bits absolute 0x4004A004;

 typedef struct tagPORTB_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR2BITS;
sfr volatile typePORTB_PCR2BITS PORTB_PCR2bits absolute 0x4004A008;

 typedef struct tagPORTB_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR3BITS;
sfr volatile typePORTB_PCR3BITS PORTB_PCR3bits absolute 0x4004A00C;

 typedef struct tagPORTB_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR4BITS;
sfr volatile typePORTB_PCR4BITS PORTB_PCR4bits absolute 0x4004A010;

 typedef struct tagPORTB_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR5BITS;
sfr volatile typePORTB_PCR5BITS PORTB_PCR5bits absolute 0x4004A014;

 typedef struct tagPORTB_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR6BITS;
sfr volatile typePORTB_PCR6BITS PORTB_PCR6bits absolute 0x4004A018;

 typedef struct tagPORTB_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR7BITS;
sfr volatile typePORTB_PCR7BITS PORTB_PCR7bits absolute 0x4004A01C;

 typedef struct tagPORTB_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR8BITS;
sfr volatile typePORTB_PCR8BITS PORTB_PCR8bits absolute 0x4004A020;

 typedef struct tagPORTB_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR9BITS;
sfr volatile typePORTB_PCR9BITS PORTB_PCR9bits absolute 0x4004A024;

 typedef struct tagPORTB_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR10BITS;
sfr volatile typePORTB_PCR10BITS PORTB_PCR10bits absolute 0x4004A028;

 typedef struct tagPORTB_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR11BITS;
sfr volatile typePORTB_PCR11BITS PORTB_PCR11bits absolute 0x4004A02C;

 typedef struct tagPORTB_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR12BITS;
sfr volatile typePORTB_PCR12BITS PORTB_PCR12bits absolute 0x4004A030;

 typedef struct tagPORTB_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR13BITS;
sfr volatile typePORTB_PCR13BITS PORTB_PCR13bits absolute 0x4004A034;

 typedef struct tagPORTB_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR14BITS;
sfr volatile typePORTB_PCR14BITS PORTB_PCR14bits absolute 0x4004A038;

 typedef struct tagPORTB_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR15BITS;
sfr volatile typePORTB_PCR15BITS PORTB_PCR15bits absolute 0x4004A03C;

 typedef struct tagPORTB_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR16BITS;
sfr volatile typePORTB_PCR16BITS PORTB_PCR16bits absolute 0x4004A040;

 typedef struct tagPORTB_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR17BITS;
sfr volatile typePORTB_PCR17BITS PORTB_PCR17bits absolute 0x4004A044;

 typedef struct tagPORTB_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR18BITS;
sfr volatile typePORTB_PCR18BITS PORTB_PCR18bits absolute 0x4004A048;

 typedef struct tagPORTB_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR19BITS;
sfr volatile typePORTB_PCR19BITS PORTB_PCR19bits absolute 0x4004A04C;

 typedef struct tagPORTB_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR20BITS;
sfr volatile typePORTB_PCR20BITS PORTB_PCR20bits absolute 0x4004A050;

 typedef struct tagPORTB_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR21BITS;
sfr volatile typePORTB_PCR21BITS PORTB_PCR21bits absolute 0x4004A054;

 typedef struct tagPORTB_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR22BITS;
sfr volatile typePORTB_PCR22BITS PORTB_PCR22bits absolute 0x4004A058;

 typedef struct tagPORTB_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR23BITS;
sfr volatile typePORTB_PCR23BITS PORTB_PCR23bits absolute 0x4004A05C;

 typedef struct tagPORTB_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR24BITS;
sfr volatile typePORTB_PCR24BITS PORTB_PCR24bits absolute 0x4004A060;

 typedef struct tagPORTB_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR25BITS;
sfr volatile typePORTB_PCR25BITS PORTB_PCR25bits absolute 0x4004A064;

 typedef struct tagPORTB_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR26BITS;
sfr volatile typePORTB_PCR26BITS PORTB_PCR26bits absolute 0x4004A068;

 typedef struct tagPORTB_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR27BITS;
sfr volatile typePORTB_PCR27BITS PORTB_PCR27bits absolute 0x4004A06C;

 typedef struct tagPORTB_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR28BITS;
sfr volatile typePORTB_PCR28BITS PORTB_PCR28bits absolute 0x4004A070;

 typedef struct tagPORTB_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR29BITS;
sfr volatile typePORTB_PCR29BITS PORTB_PCR29bits absolute 0x4004A074;

 typedef struct tagPORTB_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR30BITS;
sfr volatile typePORTB_PCR30BITS PORTB_PCR30bits absolute 0x4004A078;

 typedef struct tagPORTB_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR31BITS;
sfr volatile typePORTB_PCR31BITS PORTB_PCR31bits absolute 0x4004A07C;

 typedef struct tagPORTB_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTB_GPCLRBITS;
sfr volatile typePORTB_GPCLRBITS PORTB_GPCLRbits absolute 0x4004A080;

 typedef struct tagPORTB_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTB_GPCHRBITS;
sfr volatile typePORTB_GPCHRBITS PORTB_GPCHRbits absolute 0x4004A084;

 typedef struct tagPORTB_ISFRBITS {
  union {
    struct {
      unsigned ISF0 : 1;
      unsigned ISF1 : 1;
      unsigned ISF2 : 1;
      unsigned ISF3 : 1;
      unsigned ISF4 : 1;
      unsigned ISF5 : 1;
      unsigned ISF6 : 1;
      unsigned ISF7 : 1;
      unsigned ISF8 : 1;
      unsigned ISF9 : 1;
      unsigned ISF10 : 1;
      unsigned ISF11 : 1;
      unsigned ISF12 : 1;
      unsigned ISF13 : 1;
      unsigned ISF14 : 1;
      unsigned ISF15 : 1;
      unsigned ISF16 : 1;
      unsigned ISF17 : 1;
      unsigned ISF18 : 1;
      unsigned ISF19 : 1;
      unsigned ISF20 : 1;
      unsigned ISF21 : 1;
      unsigned ISF22 : 1;
      unsigned ISF23 : 1;
      unsigned ISF24 : 1;
      unsigned ISF25 : 1;
      unsigned ISF26 : 1;
      unsigned ISF27 : 1;
      unsigned ISF28 : 1;
      unsigned ISF29 : 1;
      unsigned ISF30 : 1;
      unsigned ISF31 : 1;
    };
  };
} typePORTB_ISFRBITS;
sfr volatile typePORTB_ISFRBITS PORTB_ISFRbits absolute 0x4004A0A0;

 typedef struct tagPORTC_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR0BITS;
sfr volatile typePORTC_PCR0BITS PORTC_PCR0bits absolute 0x4004B000;

 typedef struct tagPORTC_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR1BITS;
sfr volatile typePORTC_PCR1BITS PORTC_PCR1bits absolute 0x4004B004;

 typedef struct tagPORTC_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR2BITS;
sfr volatile typePORTC_PCR2BITS PORTC_PCR2bits absolute 0x4004B008;

 typedef struct tagPORTC_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR3BITS;
sfr volatile typePORTC_PCR3BITS PORTC_PCR3bits absolute 0x4004B00C;

 typedef struct tagPORTC_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR4BITS;
sfr volatile typePORTC_PCR4BITS PORTC_PCR4bits absolute 0x4004B010;

 typedef struct tagPORTC_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR5BITS;
sfr volatile typePORTC_PCR5BITS PORTC_PCR5bits absolute 0x4004B014;

 typedef struct tagPORTC_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR6BITS;
sfr volatile typePORTC_PCR6BITS PORTC_PCR6bits absolute 0x4004B018;

 typedef struct tagPORTC_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR7BITS;
sfr volatile typePORTC_PCR7BITS PORTC_PCR7bits absolute 0x4004B01C;

 typedef struct tagPORTC_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR8BITS;
sfr volatile typePORTC_PCR8BITS PORTC_PCR8bits absolute 0x4004B020;

 typedef struct tagPORTC_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR9BITS;
sfr volatile typePORTC_PCR9BITS PORTC_PCR9bits absolute 0x4004B024;

 typedef struct tagPORTC_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR10BITS;
sfr volatile typePORTC_PCR10BITS PORTC_PCR10bits absolute 0x4004B028;

 typedef struct tagPORTC_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR11BITS;
sfr volatile typePORTC_PCR11BITS PORTC_PCR11bits absolute 0x4004B02C;

 typedef struct tagPORTC_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR12BITS;
sfr volatile typePORTC_PCR12BITS PORTC_PCR12bits absolute 0x4004B030;

 typedef struct tagPORTC_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR13BITS;
sfr volatile typePORTC_PCR13BITS PORTC_PCR13bits absolute 0x4004B034;

 typedef struct tagPORTC_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR14BITS;
sfr volatile typePORTC_PCR14BITS PORTC_PCR14bits absolute 0x4004B038;

 typedef struct tagPORTC_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR15BITS;
sfr volatile typePORTC_PCR15BITS PORTC_PCR15bits absolute 0x4004B03C;

 typedef struct tagPORTC_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR16BITS;
sfr volatile typePORTC_PCR16BITS PORTC_PCR16bits absolute 0x4004B040;

 typedef struct tagPORTC_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR17BITS;
sfr volatile typePORTC_PCR17BITS PORTC_PCR17bits absolute 0x4004B044;

 typedef struct tagPORTC_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR18BITS;
sfr volatile typePORTC_PCR18BITS PORTC_PCR18bits absolute 0x4004B048;

 typedef struct tagPORTC_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR19BITS;
sfr volatile typePORTC_PCR19BITS PORTC_PCR19bits absolute 0x4004B04C;

 typedef struct tagPORTC_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR20BITS;
sfr volatile typePORTC_PCR20BITS PORTC_PCR20bits absolute 0x4004B050;

 typedef struct tagPORTC_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR21BITS;
sfr volatile typePORTC_PCR21BITS PORTC_PCR21bits absolute 0x4004B054;

 typedef struct tagPORTC_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR22BITS;
sfr volatile typePORTC_PCR22BITS PORTC_PCR22bits absolute 0x4004B058;

 typedef struct tagPORTC_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR23BITS;
sfr volatile typePORTC_PCR23BITS PORTC_PCR23bits absolute 0x4004B05C;

 typedef struct tagPORTC_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR24BITS;
sfr volatile typePORTC_PCR24BITS PORTC_PCR24bits absolute 0x4004B060;

 typedef struct tagPORTC_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR25BITS;
sfr volatile typePORTC_PCR25BITS PORTC_PCR25bits absolute 0x4004B064;

 typedef struct tagPORTC_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR26BITS;
sfr volatile typePORTC_PCR26BITS PORTC_PCR26bits absolute 0x4004B068;

 typedef struct tagPORTC_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR27BITS;
sfr volatile typePORTC_PCR27BITS PORTC_PCR27bits absolute 0x4004B06C;

 typedef struct tagPORTC_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR28BITS;
sfr volatile typePORTC_PCR28BITS PORTC_PCR28bits absolute 0x4004B070;

 typedef struct tagPORTC_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR29BITS;
sfr volatile typePORTC_PCR29BITS PORTC_PCR29bits absolute 0x4004B074;

 typedef struct tagPORTC_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR30BITS;
sfr volatile typePORTC_PCR30BITS PORTC_PCR30bits absolute 0x4004B078;

 typedef struct tagPORTC_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR31BITS;
sfr volatile typePORTC_PCR31BITS PORTC_PCR31bits absolute 0x4004B07C;

 typedef struct tagPORTC_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTC_GPCLRBITS;
sfr volatile typePORTC_GPCLRBITS PORTC_GPCLRbits absolute 0x4004B080;

 typedef struct tagPORTC_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTC_GPCHRBITS;
sfr volatile typePORTC_GPCHRBITS PORTC_GPCHRbits absolute 0x4004B084;

 typedef struct tagPORTC_ISFRBITS {
  union {
    struct {
      unsigned ISF0 : 1;
      unsigned ISF1 : 1;
      unsigned ISF2 : 1;
      unsigned ISF3 : 1;
      unsigned ISF4 : 1;
      unsigned ISF5 : 1;
      unsigned ISF6 : 1;
      unsigned ISF7 : 1;
      unsigned ISF8 : 1;
      unsigned ISF9 : 1;
      unsigned ISF10 : 1;
      unsigned ISF11 : 1;
      unsigned ISF12 : 1;
      unsigned ISF13 : 1;
      unsigned ISF14 : 1;
      unsigned ISF15 : 1;
      unsigned ISF16 : 1;
      unsigned ISF17 : 1;
      unsigned ISF18 : 1;
      unsigned ISF19 : 1;
      unsigned ISF20 : 1;
      unsigned ISF21 : 1;
      unsigned ISF22 : 1;
      unsigned ISF23 : 1;
      unsigned ISF24 : 1;
      unsigned ISF25 : 1;
      unsigned ISF26 : 1;
      unsigned ISF27 : 1;
      unsigned ISF28 : 1;
      unsigned ISF29 : 1;
      unsigned ISF30 : 1;
      unsigned ISF31 : 1;
    };
  };
} typePORTC_ISFRBITS;
sfr volatile typePORTC_ISFRBITS PORTC_ISFRbits absolute 0x4004B0A0;

 typedef struct tagPORTD_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR0BITS;
sfr volatile typePORTD_PCR0BITS PORTD_PCR0bits absolute 0x4004C000;

 typedef struct tagPORTD_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR1BITS;
sfr volatile typePORTD_PCR1BITS PORTD_PCR1bits absolute 0x4004C004;

 typedef struct tagPORTD_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR2BITS;
sfr volatile typePORTD_PCR2BITS PORTD_PCR2bits absolute 0x4004C008;

 typedef struct tagPORTD_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR3BITS;
sfr volatile typePORTD_PCR3BITS PORTD_PCR3bits absolute 0x4004C00C;

 typedef struct tagPORTD_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR4BITS;
sfr volatile typePORTD_PCR4BITS PORTD_PCR4bits absolute 0x4004C010;

 typedef struct tagPORTD_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR5BITS;
sfr volatile typePORTD_PCR5BITS PORTD_PCR5bits absolute 0x4004C014;

 typedef struct tagPORTD_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR6BITS;
sfr volatile typePORTD_PCR6BITS PORTD_PCR6bits absolute 0x4004C018;

 typedef struct tagPORTD_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR7BITS;
sfr volatile typePORTD_PCR7BITS PORTD_PCR7bits absolute 0x4004C01C;

 typedef struct tagPORTD_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR8BITS;
sfr volatile typePORTD_PCR8BITS PORTD_PCR8bits absolute 0x4004C020;

 typedef struct tagPORTD_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR9BITS;
sfr volatile typePORTD_PCR9BITS PORTD_PCR9bits absolute 0x4004C024;

 typedef struct tagPORTD_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR10BITS;
sfr volatile typePORTD_PCR10BITS PORTD_PCR10bits absolute 0x4004C028;

 typedef struct tagPORTD_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR11BITS;
sfr volatile typePORTD_PCR11BITS PORTD_PCR11bits absolute 0x4004C02C;

 typedef struct tagPORTD_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR12BITS;
sfr volatile typePORTD_PCR12BITS PORTD_PCR12bits absolute 0x4004C030;

 typedef struct tagPORTD_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR13BITS;
sfr volatile typePORTD_PCR13BITS PORTD_PCR13bits absolute 0x4004C034;

 typedef struct tagPORTD_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR14BITS;
sfr volatile typePORTD_PCR14BITS PORTD_PCR14bits absolute 0x4004C038;

 typedef struct tagPORTD_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR15BITS;
sfr volatile typePORTD_PCR15BITS PORTD_PCR15bits absolute 0x4004C03C;

 typedef struct tagPORTD_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR16BITS;
sfr volatile typePORTD_PCR16BITS PORTD_PCR16bits absolute 0x4004C040;

 typedef struct tagPORTD_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR17BITS;
sfr volatile typePORTD_PCR17BITS PORTD_PCR17bits absolute 0x4004C044;

 typedef struct tagPORTD_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR18BITS;
sfr volatile typePORTD_PCR18BITS PORTD_PCR18bits absolute 0x4004C048;

 typedef struct tagPORTD_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR19BITS;
sfr volatile typePORTD_PCR19BITS PORTD_PCR19bits absolute 0x4004C04C;

 typedef struct tagPORTD_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR20BITS;
sfr volatile typePORTD_PCR20BITS PORTD_PCR20bits absolute 0x4004C050;

 typedef struct tagPORTD_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR21BITS;
sfr volatile typePORTD_PCR21BITS PORTD_PCR21bits absolute 0x4004C054;

 typedef struct tagPORTD_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR22BITS;
sfr volatile typePORTD_PCR22BITS PORTD_PCR22bits absolute 0x4004C058;

 typedef struct tagPORTD_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR23BITS;
sfr volatile typePORTD_PCR23BITS PORTD_PCR23bits absolute 0x4004C05C;

 typedef struct tagPORTD_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR24BITS;
sfr volatile typePORTD_PCR24BITS PORTD_PCR24bits absolute 0x4004C060;

 typedef struct tagPORTD_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR25BITS;
sfr volatile typePORTD_PCR25BITS PORTD_PCR25bits absolute 0x4004C064;

 typedef struct tagPORTD_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR26BITS;
sfr volatile typePORTD_PCR26BITS PORTD_PCR26bits absolute 0x4004C068;

 typedef struct tagPORTD_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR27BITS;
sfr volatile typePORTD_PCR27BITS PORTD_PCR27bits absolute 0x4004C06C;

 typedef struct tagPORTD_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR28BITS;
sfr volatile typePORTD_PCR28BITS PORTD_PCR28bits absolute 0x4004C070;

 typedef struct tagPORTD_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR29BITS;
sfr volatile typePORTD_PCR29BITS PORTD_PCR29bits absolute 0x4004C074;

 typedef struct tagPORTD_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR30BITS;
sfr volatile typePORTD_PCR30BITS PORTD_PCR30bits absolute 0x4004C078;

 typedef struct tagPORTD_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR31BITS;
sfr volatile typePORTD_PCR31BITS PORTD_PCR31bits absolute 0x4004C07C;

 typedef struct tagPORTD_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTD_GPCLRBITS;
sfr volatile typePORTD_GPCLRBITS PORTD_GPCLRbits absolute 0x4004C080;

 typedef struct tagPORTD_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTD_GPCHRBITS;
sfr volatile typePORTD_GPCHRBITS PORTD_GPCHRbits absolute 0x4004C084;

 typedef struct tagPORTD_ISFRBITS {
  union {
    struct {
      unsigned ISF0 : 1;
      unsigned ISF1 : 1;
      unsigned ISF2 : 1;
      unsigned ISF3 : 1;
      unsigned ISF4 : 1;
      unsigned ISF5 : 1;
      unsigned ISF6 : 1;
      unsigned ISF7 : 1;
      unsigned ISF8 : 1;
      unsigned ISF9 : 1;
      unsigned ISF10 : 1;
      unsigned ISF11 : 1;
      unsigned ISF12 : 1;
      unsigned ISF13 : 1;
      unsigned ISF14 : 1;
      unsigned ISF15 : 1;
      unsigned ISF16 : 1;
      unsigned ISF17 : 1;
      unsigned ISF18 : 1;
      unsigned ISF19 : 1;
      unsigned ISF20 : 1;
      unsigned ISF21 : 1;
      unsigned ISF22 : 1;
      unsigned ISF23 : 1;
      unsigned ISF24 : 1;
      unsigned ISF25 : 1;
      unsigned ISF26 : 1;
      unsigned ISF27 : 1;
      unsigned ISF28 : 1;
      unsigned ISF29 : 1;
      unsigned ISF30 : 1;
      unsigned ISF31 : 1;
    };
  };
} typePORTD_ISFRBITS;
sfr volatile typePORTD_ISFRBITS PORTD_ISFRbits absolute 0x4004C0A0;

 typedef struct tagPORTD_DFERBITS {
  union {
    struct {
      unsigned DFE0 : 1;
      unsigned DFE1 : 1;
      unsigned DFE2 : 1;
      unsigned DFE3 : 1;
      unsigned DFE4 : 1;
      unsigned DFE5 : 1;
      unsigned DFE6 : 1;
      unsigned DFE7 : 1;
      unsigned DFE8 : 1;
      unsigned DFE9 : 1;
      unsigned DFE10 : 1;
      unsigned DFE11 : 1;
      unsigned DFE12 : 1;
      unsigned DFE13 : 1;
      unsigned DFE14 : 1;
      unsigned DFE15 : 1;
      unsigned DFE16 : 1;
      unsigned DFE17 : 1;
      unsigned DFE18 : 1;
      unsigned DFE19 : 1;
      unsigned DFE20 : 1;
      unsigned DFE21 : 1;
      unsigned DFE22 : 1;
      unsigned DFE23 : 1;
      unsigned DFE24 : 1;
      unsigned DFE25 : 1;
      unsigned DFE26 : 1;
      unsigned DFE27 : 1;
      unsigned DFE28 : 1;
      unsigned DFE29 : 1;
      unsigned DFE30 : 1;
      unsigned DFE31 : 1;
    };
  };
} typePORTD_DFERBITS;
sfr volatile typePORTD_DFERBITS PORTD_DFERbits absolute 0x4004C0C0;

 typedef struct tagPORTD_DFCRBITS {
  union {
    struct {
      unsigned CS : 1;
      unsigned : 31;
    };
  };
} typePORTD_DFCRBITS;
sfr volatile typePORTD_DFCRBITS PORTD_DFCRbits absolute 0x4004C0C4;

 typedef struct tagPORTD_DFWRBITS {
  union {
    struct {
      unsigned FILT : 5;
      unsigned : 27;
    };
  };
} typePORTD_DFWRBITS;
sfr volatile typePORTD_DFWRBITS PORTD_DFWRbits absolute 0x4004C0C8;

 typedef struct tagPORTE_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR0BITS;
sfr volatile typePORTE_PCR0BITS PORTE_PCR0bits absolute 0x4004D000;

 typedef struct tagPORTE_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR1BITS;
sfr volatile typePORTE_PCR1BITS PORTE_PCR1bits absolute 0x4004D004;

 typedef struct tagPORTE_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR2BITS;
sfr volatile typePORTE_PCR2BITS PORTE_PCR2bits absolute 0x4004D008;

 typedef struct tagPORTE_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR3BITS;
sfr volatile typePORTE_PCR3BITS PORTE_PCR3bits absolute 0x4004D00C;

 typedef struct tagPORTE_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR4BITS;
sfr volatile typePORTE_PCR4BITS PORTE_PCR4bits absolute 0x4004D010;

 typedef struct tagPORTE_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR5BITS;
sfr volatile typePORTE_PCR5BITS PORTE_PCR5bits absolute 0x4004D014;

 typedef struct tagPORTE_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR6BITS;
sfr volatile typePORTE_PCR6BITS PORTE_PCR6bits absolute 0x4004D018;

 typedef struct tagPORTE_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR7BITS;
sfr volatile typePORTE_PCR7BITS PORTE_PCR7bits absolute 0x4004D01C;

 typedef struct tagPORTE_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR8BITS;
sfr volatile typePORTE_PCR8BITS PORTE_PCR8bits absolute 0x4004D020;

 typedef struct tagPORTE_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR9BITS;
sfr volatile typePORTE_PCR9BITS PORTE_PCR9bits absolute 0x4004D024;

 typedef struct tagPORTE_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR10BITS;
sfr volatile typePORTE_PCR10BITS PORTE_PCR10bits absolute 0x4004D028;

 typedef struct tagPORTE_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR11BITS;
sfr volatile typePORTE_PCR11BITS PORTE_PCR11bits absolute 0x4004D02C;

 typedef struct tagPORTE_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR12BITS;
sfr volatile typePORTE_PCR12BITS PORTE_PCR12bits absolute 0x4004D030;

 typedef struct tagPORTE_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR13BITS;
sfr volatile typePORTE_PCR13BITS PORTE_PCR13bits absolute 0x4004D034;

 typedef struct tagPORTE_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR14BITS;
sfr volatile typePORTE_PCR14BITS PORTE_PCR14bits absolute 0x4004D038;

 typedef struct tagPORTE_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR15BITS;
sfr volatile typePORTE_PCR15BITS PORTE_PCR15bits absolute 0x4004D03C;

 typedef struct tagPORTE_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR16BITS;
sfr volatile typePORTE_PCR16BITS PORTE_PCR16bits absolute 0x4004D040;

 typedef struct tagPORTE_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR17BITS;
sfr volatile typePORTE_PCR17BITS PORTE_PCR17bits absolute 0x4004D044;

 typedef struct tagPORTE_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR18BITS;
sfr volatile typePORTE_PCR18BITS PORTE_PCR18bits absolute 0x4004D048;

 typedef struct tagPORTE_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR19BITS;
sfr volatile typePORTE_PCR19BITS PORTE_PCR19bits absolute 0x4004D04C;

 typedef struct tagPORTE_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR20BITS;
sfr volatile typePORTE_PCR20BITS PORTE_PCR20bits absolute 0x4004D050;

 typedef struct tagPORTE_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR21BITS;
sfr volatile typePORTE_PCR21BITS PORTE_PCR21bits absolute 0x4004D054;

 typedef struct tagPORTE_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR22BITS;
sfr volatile typePORTE_PCR22BITS PORTE_PCR22bits absolute 0x4004D058;

 typedef struct tagPORTE_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR23BITS;
sfr volatile typePORTE_PCR23BITS PORTE_PCR23bits absolute 0x4004D05C;

 typedef struct tagPORTE_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR24BITS;
sfr volatile typePORTE_PCR24BITS PORTE_PCR24bits absolute 0x4004D060;

 typedef struct tagPORTE_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR25BITS;
sfr volatile typePORTE_PCR25BITS PORTE_PCR25bits absolute 0x4004D064;

 typedef struct tagPORTE_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR26BITS;
sfr volatile typePORTE_PCR26BITS PORTE_PCR26bits absolute 0x4004D068;

 typedef struct tagPORTE_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR27BITS;
sfr volatile typePORTE_PCR27BITS PORTE_PCR27bits absolute 0x4004D06C;

 typedef struct tagPORTE_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR28BITS;
sfr volatile typePORTE_PCR28BITS PORTE_PCR28bits absolute 0x4004D070;

 typedef struct tagPORTE_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR29BITS;
sfr volatile typePORTE_PCR29BITS PORTE_PCR29bits absolute 0x4004D074;

 typedef struct tagPORTE_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR30BITS;
sfr volatile typePORTE_PCR30BITS PORTE_PCR30bits absolute 0x4004D078;

 typedef struct tagPORTE_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 4;
      unsigned : 3;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR31BITS;
sfr volatile typePORTE_PCR31BITS PORTE_PCR31bits absolute 0x4004D07C;

 typedef struct tagPORTE_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTE_GPCLRBITS;
sfr volatile typePORTE_GPCLRBITS PORTE_GPCLRbits absolute 0x4004D080;

 typedef struct tagPORTE_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE0 : 1;
      unsigned GPWE1 : 1;
      unsigned GPWE2 : 1;
      unsigned GPWE3 : 1;
      unsigned GPWE4 : 1;
      unsigned GPWE5 : 1;
      unsigned GPWE6 : 1;
      unsigned GPWE7 : 1;
      unsigned GPWE8 : 1;
      unsigned GPWE9 : 1;
      unsigned GPWE10 : 1;
      unsigned GPWE11 : 1;
      unsigned GPWE12 : 1;
      unsigned GPWE13 : 1;
      unsigned GPWE14 : 1;
      unsigned GPWE15 : 1;
    };
  };
} typePORTE_GPCHRBITS;
sfr volatile typePORTE_GPCHRBITS PORTE_GPCHRbits absolute 0x4004D084;

 typedef struct tagPORTE_ISFRBITS {
  union {
    struct {
      unsigned ISF0 : 1;
      unsigned ISF1 : 1;
      unsigned ISF2 : 1;
      unsigned ISF3 : 1;
      unsigned ISF4 : 1;
      unsigned ISF5 : 1;
      unsigned ISF6 : 1;
      unsigned ISF7 : 1;
      unsigned ISF8 : 1;
      unsigned ISF9 : 1;
      unsigned ISF10 : 1;
      unsigned ISF11 : 1;
      unsigned ISF12 : 1;
      unsigned ISF13 : 1;
      unsigned ISF14 : 1;
      unsigned ISF15 : 1;
      unsigned ISF16 : 1;
      unsigned ISF17 : 1;
      unsigned ISF18 : 1;
      unsigned ISF19 : 1;
      unsigned ISF20 : 1;
      unsigned ISF21 : 1;
      unsigned ISF22 : 1;
      unsigned ISF23 : 1;
      unsigned ISF24 : 1;
      unsigned ISF25 : 1;
      unsigned ISF26 : 1;
      unsigned ISF27 : 1;
      unsigned ISF28 : 1;
      unsigned ISF29 : 1;
      unsigned ISF30 : 1;
      unsigned ISF31 : 1;
    };
  };
} typePORTE_ISFRBITS;
sfr volatile typePORTE_ISFRBITS PORTE_ISFRbits absolute 0x4004D0A0;

 typedef struct tagWDOG_STCTRLHBITS {
  union {
    struct {
      unsigned WDOGEN : 1;
      unsigned CLKSRC : 1;
      unsigned IRQRSTEN : 1;
      unsigned WINEN : 1;
      unsigned ALLOWUPDATE : 1;
      unsigned DBGEN : 1;
      unsigned STOPEN : 1;
      unsigned WAITEN : 1;
      unsigned : 2;
      unsigned TESTWDOG : 1;
      unsigned TESTSEL : 1;
      unsigned BYTESEL : 2;
      unsigned DISTESTWDOG : 1;
      unsigned : 1;
    };
  };
} typeWDOG_STCTRLHBITS;
sfr volatile typeWDOG_STCTRLHBITS WDOG_STCTRLHbits absolute 0x40052000;

 typedef struct tagWDOG_STCTRLLBITS {
  union {
    struct {
      unsigned : 15;
      unsigned INTFLG : 1;
    };
  };
} typeWDOG_STCTRLLBITS;
sfr volatile typeWDOG_STCTRLLBITS WDOG_STCTRLLbits absolute 0x40052002;

 typedef struct tagWDOG_TOVALHBITS {
  union {
    struct {
      unsigned TOVALHIGH : 16;
    };
  };
} typeWDOG_TOVALHBITS;
sfr volatile typeWDOG_TOVALHBITS WDOG_TOVALHbits absolute 0x40052004;

 typedef struct tagWDOG_TOVALLBITS {
  union {
    struct {
      unsigned TOVALLOW : 16;
    };
  };
} typeWDOG_TOVALLBITS;
sfr volatile typeWDOG_TOVALLBITS WDOG_TOVALLbits absolute 0x40052006;

 typedef struct tagWDOG_WINHBITS {
  union {
    struct {
      unsigned WINHIGH : 16;
    };
  };
} typeWDOG_WINHBITS;
sfr volatile typeWDOG_WINHBITS WDOG_WINHbits absolute 0x40052008;

 typedef struct tagWDOG_WINLBITS {
  union {
    struct {
      unsigned WINLOW : 16;
    };
  };
} typeWDOG_WINLBITS;
sfr volatile typeWDOG_WINLBITS WDOG_WINLbits absolute 0x4005200A;

 typedef struct tagWDOG_REFRESHBITS {
  union {
    struct {
      unsigned WDOGREFRESH : 16;
    };
  };
} typeWDOG_REFRESHBITS;
sfr volatile typeWDOG_REFRESHBITS WDOG_REFRESHbits absolute 0x4005200C;

 typedef struct tagWDOG_UNLOCKBITS {
  union {
    struct {
      unsigned WDOGUNLOCK : 16;
    };
  };
} typeWDOG_UNLOCKBITS;
sfr volatile typeWDOG_UNLOCKBITS WDOG_UNLOCKbits absolute 0x4005200E;

 typedef struct tagWDOG_TMROUTHBITS {
  union {
    struct {
      unsigned TIMEROUTHIGH : 16;
    };
  };
} typeWDOG_TMROUTHBITS;
sfr volatile typeWDOG_TMROUTHBITS WDOG_TMROUTHbits absolute 0x40052010;

 typedef struct tagWDOG_TMROUTLBITS {
  union {
    struct {
      unsigned TIMEROUTLOW : 16;
    };
  };
} typeWDOG_TMROUTLBITS;
sfr volatile typeWDOG_TMROUTLBITS WDOG_TMROUTLbits absolute 0x40052012;

 typedef struct tagWDOG_RSTCNTBITS {
  union {
    struct {
      unsigned RSTCNT : 16;
    };
  };
} typeWDOG_RSTCNTBITS;
sfr volatile typeWDOG_RSTCNTBITS WDOG_RSTCNTbits absolute 0x40052014;

 typedef struct tagWDOG_PRESCBITS {
  union {
    struct {
      unsigned : 8;
      unsigned PRESCVAL : 3;
      unsigned : 5;
    };
  };
} typeWDOG_PRESCBITS;
sfr volatile typeWDOG_PRESCBITS WDOG_PRESCbits absolute 0x40052016;

 typedef struct tagENC_CTRLBITS {
  union {
    struct {
      unsigned CMPIE : 1;
      unsigned CMPIRQ : 1;
      unsigned WDE : 1;
      unsigned DIE : 1;
      unsigned DIRQ : 1;
      unsigned XNE : 1;
      unsigned XIP : 1;
      unsigned XIE : 1;
      unsigned XIRQ : 1;
      unsigned PH1 : 1;
      unsigned REV : 1;
      unsigned SWIP : 1;
      unsigned HNE : 1;
      unsigned HIP : 1;
      unsigned HIE : 1;
      unsigned HIRQ : 1;
    };
  };
} typeENC_CTRLBITS;
sfr volatile typeENC_CTRLBITS ENC_CTRLbits absolute 0x40055000;

 typedef struct tagENC_FILTBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
      unsigned FILT_CNT : 3;
      unsigned : 5;
    };
  };
} typeENC_FILTBITS;
sfr volatile typeENC_FILTBITS ENC_FILTbits absolute 0x40055002;

 typedef struct tagENC_WTRBITS {
  union {
    struct {
      unsigned WDOG : 16;
    };
  };
} typeENC_WTRBITS;
sfr volatile typeENC_WTRBITS ENC_WTRbits absolute 0x40055004;

 typedef struct tagENC_POSDBITS {
  union {
    struct {
      unsigned POSD : 16;
    };
  };
} typeENC_POSDBITS;
sfr volatile typeENC_POSDBITS ENC_POSDbits absolute 0x40055006;

 typedef struct tagENC_POSDHBITS {
  union {
    struct {
      unsigned POSDH : 16;
    };
  };
} typeENC_POSDHBITS;
sfr volatile typeENC_POSDHBITS ENC_POSDHbits absolute 0x40055008;

 typedef struct tagENC_REVBITS {
  union {
    struct {
      unsigned REV : 16;
    };
  };
} typeENC_REVBITS;
sfr volatile typeENC_REVBITS ENC_REVbits absolute 0x4005500A;

 typedef struct tagENC_REVHBITS {
  union {
    struct {
      unsigned REVH : 16;
    };
  };
} typeENC_REVHBITS;
sfr volatile typeENC_REVHBITS ENC_REVHbits absolute 0x4005500C;

 typedef struct tagENC_UPOSBITS {
  union {
    struct {
      unsigned POS : 16;
    };
  };
} typeENC_UPOSBITS;
sfr volatile typeENC_UPOSBITS ENC_UPOSbits absolute 0x4005500E;

 typedef struct tagENC_LPOSBITS {
  union {
    struct {
      unsigned POS : 16;
    };
  };
} typeENC_LPOSBITS;
sfr volatile typeENC_LPOSBITS ENC_LPOSbits absolute 0x40055010;

 typedef struct tagENC_UPOSHBITS {
  union {
    struct {
      unsigned POSH : 16;
    };
  };
} typeENC_UPOSHBITS;
sfr volatile typeENC_UPOSHBITS ENC_UPOSHbits absolute 0x40055012;

 typedef struct tagENC_LPOSHBITS {
  union {
    struct {
      unsigned POSH : 16;
    };
  };
} typeENC_LPOSHBITS;
sfr volatile typeENC_LPOSHBITS ENC_LPOSHbits absolute 0x40055014;

 typedef struct tagENC_UINITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typeENC_UINITBITS;
sfr volatile typeENC_UINITBITS ENC_UINITbits absolute 0x40055016;

 typedef struct tagENC_LINITBITS {
  union {
    struct {
      unsigned INIT : 16;
    };
  };
} typeENC_LINITBITS;
sfr volatile typeENC_LINITBITS ENC_LINITbits absolute 0x40055018;

 typedef struct tagENC_IMRBITS {
  union {
    struct {
      unsigned HOME : 1;
      unsigned INDEX_ : 1;
      unsigned PHB : 1;
      unsigned PHA : 1;
      unsigned FHOM : 1;
      unsigned FIND : 1;
      unsigned FPHB : 1;
      unsigned FPHA : 1;
      unsigned : 8;
    };
  };
} typeENC_IMRBITS;
sfr volatile typeENC_IMRBITS ENC_IMRbits absolute 0x4005501A;

 typedef struct tagENC_TSTBITS {
  union {
    struct {
      unsigned TEST_COUNT : 8;
      unsigned TEST_PERIOD : 5;
      unsigned QDN : 1;
      unsigned TCE : 1;
      unsigned TEN : 1;
    };
  };
} typeENC_TSTBITS;
sfr volatile typeENC_TSTBITS ENC_TSTbits absolute 0x4005501C;

 typedef struct tagENC_CTRL2BITS {
  union {
    struct {
      unsigned UPDHLD : 1;
      unsigned UPDPOS : 1;
      unsigned MOD_ : 1;
      unsigned DIR_ : 1;
      unsigned RUIE : 1;
      unsigned RUIRQ : 1;
      unsigned ROIE : 1;
      unsigned ROIRQ : 1;
      unsigned REVMOD : 1;
      unsigned OUTCTL : 1;
      unsigned SABIE : 1;
      unsigned SABIRQ : 1;
      unsigned : 4;
    };
  };
} typeENC_CTRL2BITS;
sfr volatile typeENC_CTRL2BITS ENC_CTRL2bits absolute 0x4005501E;

 typedef struct tagENC_UMODBITS {
  union {
    struct {
      unsigned MOD : 16;
    };
  };
} typeENC_UMODBITS;
sfr volatile typeENC_UMODBITS ENC_UMODbits absolute 0x40055020;

 typedef struct tagENC_LMODBITS {
  union {
    struct {
      unsigned MOD : 16;
    };
  };
} typeENC_LMODBITS;
sfr volatile typeENC_LMODBITS ENC_LMODbits absolute 0x40055022;

 typedef struct tagENC_UCOMPBITS {
  union {
    struct {
      unsigned COMP : 16;
    };
  };
} typeENC_UCOMPBITS;
sfr volatile typeENC_UCOMPBITS ENC_UCOMPbits absolute 0x40055024;

 typedef struct tagENC_LCOMPBITS {
  union {
    struct {
      unsigned COMP : 16;
    };
  };
} typeENC_LCOMPBITS;
sfr volatile typeENC_LCOMPBITS ENC_LCOMPbits absolute 0x40055026;

 typedef struct tagXBARA_SEL0BITS {
  union {
    struct {
      unsigned SEL0 : 6;
      unsigned : 2;
      unsigned SEL1 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL0BITS;
sfr volatile typeXBARA_SEL0BITS XBARA_SEL0bits absolute 0x40059000;

 typedef struct tagXBARA_SEL1BITS {
  union {
    struct {
      unsigned SEL2 : 6;
      unsigned : 2;
      unsigned SEL3 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL1BITS;
sfr volatile typeXBARA_SEL1BITS XBARA_SEL1bits absolute 0x40059002;

 typedef struct tagXBARA_SEL2BITS {
  union {
    struct {
      unsigned SEL4 : 6;
      unsigned : 2;
      unsigned SEL5 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL2BITS;
sfr volatile typeXBARA_SEL2BITS XBARA_SEL2bits absolute 0x40059004;

 typedef struct tagXBARA_SEL3BITS {
  union {
    struct {
      unsigned SEL6 : 6;
      unsigned : 2;
      unsigned SEL7 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL3BITS;
sfr volatile typeXBARA_SEL3BITS XBARA_SEL3bits absolute 0x40059006;

 typedef struct tagXBARA_SEL4BITS {
  union {
    struct {
      unsigned SEL8 : 6;
      unsigned : 2;
      unsigned SEL9 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL4BITS;
sfr volatile typeXBARA_SEL4BITS XBARA_SEL4bits absolute 0x40059008;

 typedef struct tagXBARA_SEL5BITS {
  union {
    struct {
      unsigned SEL10 : 6;
      unsigned : 2;
      unsigned SEL11 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL5BITS;
sfr volatile typeXBARA_SEL5BITS XBARA_SEL5bits absolute 0x4005900A;

 typedef struct tagXBARA_SEL6BITS {
  union {
    struct {
      unsigned SEL12 : 6;
      unsigned : 2;
      unsigned SEL13 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL6BITS;
sfr volatile typeXBARA_SEL6BITS XBARA_SEL6bits absolute 0x4005900C;

 typedef struct tagXBARA_SEL7BITS {
  union {
    struct {
      unsigned SEL14 : 6;
      unsigned : 2;
      unsigned SEL15 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL7BITS;
sfr volatile typeXBARA_SEL7BITS XBARA_SEL7bits absolute 0x4005900E;

 typedef struct tagXBARA_SEL8BITS {
  union {
    struct {
      unsigned SEL16 : 6;
      unsigned : 2;
      unsigned SEL17 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL8BITS;
sfr volatile typeXBARA_SEL8BITS XBARA_SEL8bits absolute 0x40059010;

 typedef struct tagXBARA_SEL9BITS {
  union {
    struct {
      unsigned SEL18 : 6;
      unsigned : 2;
      unsigned SEL19 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL9BITS;
sfr volatile typeXBARA_SEL9BITS XBARA_SEL9bits absolute 0x40059012;

 typedef struct tagXBARA_SEL10BITS {
  union {
    struct {
      unsigned SEL20 : 6;
      unsigned : 2;
      unsigned SEL21 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL10BITS;
sfr volatile typeXBARA_SEL10BITS XBARA_SEL10bits absolute 0x40059014;

 typedef struct tagXBARA_SEL11BITS {
  union {
    struct {
      unsigned SEL22 : 6;
      unsigned : 2;
      unsigned SEL23 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL11BITS;
sfr volatile typeXBARA_SEL11BITS XBARA_SEL11bits absolute 0x40059016;

 typedef struct tagXBARA_SEL12BITS {
  union {
    struct {
      unsigned SEL24 : 6;
      unsigned : 2;
      unsigned SEL25 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL12BITS;
sfr volatile typeXBARA_SEL12BITS XBARA_SEL12bits absolute 0x40059018;

 typedef struct tagXBARA_SEL13BITS {
  union {
    struct {
      unsigned SEL26 : 6;
      unsigned : 2;
      unsigned SEL27 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL13BITS;
sfr volatile typeXBARA_SEL13BITS XBARA_SEL13bits absolute 0x4005901A;

 typedef struct tagXBARA_SEL14BITS {
  union {
    struct {
      unsigned SEL28 : 6;
      unsigned : 2;
      unsigned SEL29 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL14BITS;
sfr volatile typeXBARA_SEL14BITS XBARA_SEL14bits absolute 0x4005901C;

 typedef struct tagXBARA_SEL15BITS {
  union {
    struct {
      unsigned SEL30 : 6;
      unsigned : 2;
      unsigned SEL31 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL15BITS;
sfr volatile typeXBARA_SEL15BITS XBARA_SEL15bits absolute 0x4005901E;

 typedef struct tagXBARA_SEL16BITS {
  union {
    struct {
      unsigned SEL32 : 6;
      unsigned : 2;
      unsigned SEL33 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL16BITS;
sfr volatile typeXBARA_SEL16BITS XBARA_SEL16bits absolute 0x40059020;

 typedef struct tagXBARA_SEL17BITS {
  union {
    struct {
      unsigned SEL34 : 6;
      unsigned : 2;
      unsigned SEL35 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL17BITS;
sfr volatile typeXBARA_SEL17BITS XBARA_SEL17bits absolute 0x40059022;

 typedef struct tagXBARA_SEL18BITS {
  union {
    struct {
      unsigned SEL36 : 6;
      unsigned : 2;
      unsigned SEL37 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL18BITS;
sfr volatile typeXBARA_SEL18BITS XBARA_SEL18bits absolute 0x40059024;

 typedef struct tagXBARA_SEL19BITS {
  union {
    struct {
      unsigned SEL38 : 6;
      unsigned : 2;
      unsigned SEL39 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL19BITS;
sfr volatile typeXBARA_SEL19BITS XBARA_SEL19bits absolute 0x40059026;

 typedef struct tagXBARA_SEL20BITS {
  union {
    struct {
      unsigned SEL40 : 6;
      unsigned : 2;
      unsigned SEL41 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL20BITS;
sfr volatile typeXBARA_SEL20BITS XBARA_SEL20bits absolute 0x40059028;

 typedef struct tagXBARA_SEL21BITS {
  union {
    struct {
      unsigned SEL42 : 6;
      unsigned : 2;
      unsigned SEL43 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL21BITS;
sfr volatile typeXBARA_SEL21BITS XBARA_SEL21bits absolute 0x4005902A;

 typedef struct tagXBARA_SEL22BITS {
  union {
    struct {
      unsigned SEL44 : 6;
      unsigned : 2;
      unsigned SEL45 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL22BITS;
sfr volatile typeXBARA_SEL22BITS XBARA_SEL22bits absolute 0x4005902C;

 typedef struct tagXBARA_SEL23BITS {
  union {
    struct {
      unsigned SEL46 : 6;
      unsigned : 2;
      unsigned SEL47 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL23BITS;
sfr volatile typeXBARA_SEL23BITS XBARA_SEL23bits absolute 0x4005902E;

 typedef struct tagXBARA_SEL24BITS {
  union {
    struct {
      unsigned SEL48 : 6;
      unsigned : 2;
      unsigned SEL49 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL24BITS;
sfr volatile typeXBARA_SEL24BITS XBARA_SEL24bits absolute 0x40059030;

 typedef struct tagXBARA_SEL25BITS {
  union {
    struct {
      unsigned SEL50 : 6;
      unsigned : 2;
      unsigned SEL51 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL25BITS;
sfr volatile typeXBARA_SEL25BITS XBARA_SEL25bits absolute 0x40059032;

 typedef struct tagXBARA_SEL26BITS {
  union {
    struct {
      unsigned SEL52 : 6;
      unsigned : 2;
      unsigned SEL53 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL26BITS;
sfr volatile typeXBARA_SEL26BITS XBARA_SEL26bits absolute 0x40059034;

 typedef struct tagXBARA_SEL27BITS {
  union {
    struct {
      unsigned SEL54 : 6;
      unsigned : 2;
      unsigned SEL55 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL27BITS;
sfr volatile typeXBARA_SEL27BITS XBARA_SEL27bits absolute 0x40059036;

 typedef struct tagXBARA_SEL28BITS {
  union {
    struct {
      unsigned SEL56 : 6;
      unsigned : 2;
      unsigned SEL57 : 6;
      unsigned : 2;
    };
  };
} typeXBARA_SEL28BITS;
sfr volatile typeXBARA_SEL28BITS XBARA_SEL28bits absolute 0x40059038;

 typedef struct tagXBARA_SEL29BITS {
  union {
    struct {
      unsigned SEL58 : 6;
      unsigned : 10;
    };
  };
} typeXBARA_SEL29BITS;
sfr volatile typeXBARA_SEL29BITS XBARA_SEL29bits absolute 0x4005903A;

 typedef struct tagXBARA_CTRL0BITS {
  union {
    struct {
      unsigned DEN0 : 1;
      unsigned IEN0 : 1;
      unsigned EDGE0 : 2;
      unsigned STS0 : 1;
      unsigned : 3;
      unsigned DEN1 : 1;
      unsigned IEN1 : 1;
      unsigned EDGE1 : 2;
      unsigned STS1 : 1;
      unsigned : 3;
    };
  };
} typeXBARA_CTRL0BITS;
sfr volatile typeXBARA_CTRL0BITS XBARA_CTRL0bits absolute 0x4005903C;

 typedef struct tagXBARA_CTRL1BITS {
  union {
    struct {
      unsigned DEN2 : 1;
      unsigned IEN2 : 1;
      unsigned EDGE2 : 2;
      unsigned STS2 : 1;
      unsigned : 3;
      unsigned DEN3 : 1;
      unsigned IEN3 : 1;
      unsigned EDGE3 : 2;
      unsigned STS3 : 1;
      unsigned : 3;
    };
  };
} typeXBARA_CTRL1BITS;
sfr volatile typeXBARA_CTRL1BITS XBARA_CTRL1bits absolute 0x4005903E;

 typedef struct tagXBARB_SEL0BITS {
  union {
    struct {
      unsigned SEL0 : 6;
      unsigned : 2;
      unsigned SEL1 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL0BITS;
sfr volatile typeXBARB_SEL0BITS XBARB_SEL0bits absolute 0x4005A000;

 typedef struct tagXBARB_SEL1BITS {
  union {
    struct {
      unsigned SEL2 : 6;
      unsigned : 2;
      unsigned SEL3 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL1BITS;
sfr volatile typeXBARB_SEL1BITS XBARB_SEL1bits absolute 0x4005A002;

 typedef struct tagXBARB_SEL2BITS {
  union {
    struct {
      unsigned SEL4 : 6;
      unsigned : 2;
      unsigned SEL5 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL2BITS;
sfr volatile typeXBARB_SEL2BITS XBARB_SEL2bits absolute 0x4005A004;

 typedef struct tagXBARB_SEL3BITS {
  union {
    struct {
      unsigned SEL6 : 6;
      unsigned : 2;
      unsigned SEL7 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL3BITS;
sfr volatile typeXBARB_SEL3BITS XBARB_SEL3bits absolute 0x4005A006;

 typedef struct tagXBARB_SEL4BITS {
  union {
    struct {
      unsigned SEL8 : 6;
      unsigned : 2;
      unsigned SEL9 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL4BITS;
sfr volatile typeXBARB_SEL4BITS XBARB_SEL4bits absolute 0x4005A008;

 typedef struct tagXBARB_SEL5BITS {
  union {
    struct {
      unsigned SEL10 : 6;
      unsigned : 2;
      unsigned SEL11 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL5BITS;
sfr volatile typeXBARB_SEL5BITS XBARB_SEL5bits absolute 0x4005A00A;

 typedef struct tagXBARB_SEL6BITS {
  union {
    struct {
      unsigned SEL12 : 6;
      unsigned : 2;
      unsigned SEL13 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL6BITS;
sfr volatile typeXBARB_SEL6BITS XBARB_SEL6bits absolute 0x4005A00C;

 typedef struct tagXBARB_SEL7BITS {
  union {
    struct {
      unsigned SEL14 : 6;
      unsigned : 2;
      unsigned SEL15 : 6;
      unsigned : 2;
    };
  };
} typeXBARB_SEL7BITS;
sfr volatile typeXBARB_SEL7BITS XBARB_SEL7bits absolute 0x4005A00E;

 typedef struct tagAOI0_BFCRT010BITS {
  union {
    struct {
      unsigned PT1_DC : 2;
      unsigned PT1_CC : 2;
      unsigned PT1_BC : 2;
      unsigned PT1_AC : 2;
      unsigned PT0_DC : 2;
      unsigned PT0_CC : 2;
      unsigned PT0_BC : 2;
      unsigned PT0_AC : 2;
    };
  };
} typeAOI0_BFCRT010BITS;
sfr volatile typeAOI0_BFCRT010BITS AOI0_BFCRT010bits absolute 0x4005B000;

 typedef struct tagAOI0_BFCRT011BITS {
  union {
    struct {
      unsigned PT1_DC : 2;
      unsigned PT1_CC : 2;
      unsigned PT1_BC : 2;
      unsigned PT1_AC : 2;
      unsigned PT0_DC : 2;
      unsigned PT0_CC : 2;
      unsigned PT0_BC : 2;
      unsigned PT0_AC : 2;
    };
  };
} typeAOI0_BFCRT011BITS;
sfr volatile typeAOI0_BFCRT011BITS AOI0_BFCRT011bits absolute 0x4005B004;

 typedef struct tagAOI0_BFCRT012BITS {
  union {
    struct {
      unsigned PT1_DC : 2;
      unsigned PT1_CC : 2;
      unsigned PT1_BC : 2;
      unsigned PT1_AC : 2;
      unsigned PT0_DC : 2;
      unsigned PT0_CC : 2;
      unsigned PT0_BC : 2;
      unsigned PT0_AC : 2;
    };
  };
} typeAOI0_BFCRT012BITS;
sfr volatile typeAOI0_BFCRT012BITS AOI0_BFCRT012bits absolute 0x4005B008;

 typedef struct tagAOI0_BFCRT013BITS {
  union {
    struct {
      unsigned PT1_DC : 2;
      unsigned PT1_CC : 2;
      unsigned PT1_BC : 2;
      unsigned PT1_AC : 2;
      unsigned PT0_DC : 2;
      unsigned PT0_CC : 2;
      unsigned PT0_BC : 2;
      unsigned PT0_AC : 2;
    };
  };
} typeAOI0_BFCRT013BITS;
sfr volatile typeAOI0_BFCRT013BITS AOI0_BFCRT013bits absolute 0x4005B00C;

 typedef struct tagAOI0_BFCRT230BITS {
  union {
    struct {
      unsigned PT3_DC : 2;
      unsigned PT3_CC : 2;
      unsigned PT3_BC : 2;
      unsigned PT3_AC : 2;
      unsigned PT2_DC : 2;
      unsigned PT2_CC : 2;
      unsigned PT2_BC : 2;
      unsigned PT2_AC : 2;
    };
  };
} typeAOI0_BFCRT230BITS;
sfr volatile typeAOI0_BFCRT230BITS AOI0_BFCRT230bits absolute 0x4005B002;

 typedef struct tagAOI0_BFCRT231BITS {
  union {
    struct {
      unsigned PT3_DC : 2;
      unsigned PT3_CC : 2;
      unsigned PT3_BC : 2;
      unsigned PT3_AC : 2;
      unsigned PT2_DC : 2;
      unsigned PT2_CC : 2;
      unsigned PT2_BC : 2;
      unsigned PT2_AC : 2;
    };
  };
} typeAOI0_BFCRT231BITS;
sfr volatile typeAOI0_BFCRT231BITS AOI0_BFCRT231bits absolute 0x4005B006;

 typedef struct tagAOI0_BFCRT232BITS {
  union {
    struct {
      unsigned PT3_DC : 2;
      unsigned PT3_CC : 2;
      unsigned PT3_BC : 2;
      unsigned PT3_AC : 2;
      unsigned PT2_DC : 2;
      unsigned PT2_CC : 2;
      unsigned PT2_BC : 2;
      unsigned PT2_AC : 2;
    };
  };
} typeAOI0_BFCRT232BITS;
sfr volatile typeAOI0_BFCRT232BITS AOI0_BFCRT232bits absolute 0x4005B00A;

 typedef struct tagAOI0_BFCRT233BITS {
  union {
    struct {
      unsigned PT3_DC : 2;
      unsigned PT3_CC : 2;
      unsigned PT3_BC : 2;
      unsigned PT3_AC : 2;
      unsigned PT2_DC : 2;
      unsigned PT2_CC : 2;
      unsigned PT2_BC : 2;
      unsigned PT2_AC : 2;
    };
  };
} typeAOI0_BFCRT233BITS;
sfr volatile typeAOI0_BFCRT233BITS AOI0_BFCRT233bits absolute 0x4005B00E;

 typedef struct tagHSADC0_CTRL1BITS {
  union {
    struct {
      unsigned SMODE : 3;
      unsigned : 1;
      unsigned CHNCFG_L : 4;
      unsigned HLMTIE : 1;
      unsigned LLMTIE : 1;
      unsigned ZCIE : 1;
      unsigned EOSIEA : 1;
      unsigned SYNCA : 1;
      unsigned STARTA : 1;
      unsigned STOPA : 1;
      unsigned DMAENA : 1;
    };
  };
} typeHSADC0_CTRL1BITS;
sfr volatile typeHSADC0_CTRL1BITS HSADC0_CTRL1bits absolute 0x4005C000;

 typedef struct tagHSADC0_CTRL2BITS {
  union {
    struct {
      unsigned DIVA : 6;
      unsigned SIMULT : 1;
      unsigned CHNCFG_H : 4;
      unsigned EOSIEB : 1;
      unsigned SYNCB : 1;
      unsigned STARTB : 1;
      unsigned STOPB : 1;
      unsigned DMAENB : 1;
    };
  };
} typeHSADC0_CTRL2BITS;
sfr volatile typeHSADC0_CTRL2BITS HSADC0_CTRL2bits absolute 0x4005C002;

 typedef struct tagHSADC0_ZXCTRL1BITS {
  union {
    struct {
      unsigned ZCE0 : 2;
      unsigned ZCE1 : 2;
      unsigned ZCE2 : 2;
      unsigned ZCE3 : 2;
      unsigned ZCE4 : 2;
      unsigned ZCE5 : 2;
      unsigned ZCE6 : 2;
      unsigned ZCE7 : 2;
    };
  };
} typeHSADC0_ZXCTRL1BITS;
sfr volatile typeHSADC0_ZXCTRL1BITS HSADC0_ZXCTRL1bits absolute 0x4005C004;

 typedef struct tagHSADC0_ZXCTRL2BITS {
  union {
    struct {
      unsigned ZCE8 : 2;
      unsigned ZCE9 : 2;
      unsigned ZCE10 : 2;
      unsigned ZCE11 : 2;
      unsigned ZCE12 : 2;
      unsigned ZCE13 : 2;
      unsigned ZCE14 : 2;
      unsigned ZCE15 : 2;
    };
  };
} typeHSADC0_ZXCTRL2BITS;
sfr volatile typeHSADC0_ZXCTRL2BITS HSADC0_ZXCTRL2bits absolute 0x4005C006;

 typedef struct tagHSADC0_CLIST1BITS {
  union {
    struct {
      unsigned SAMPLE0 : 4;
      unsigned SAMPLE1 : 4;
      unsigned SAMPLE2 : 4;
      unsigned SAMPLE3 : 4;
    };
  };
} typeHSADC0_CLIST1BITS;
sfr volatile typeHSADC0_CLIST1BITS HSADC0_CLIST1bits absolute 0x4005C008;

 typedef struct tagHSADC0_CLIST2BITS {
  union {
    struct {
      unsigned SAMPLE4 : 4;
      unsigned SAMPLE5 : 4;
      unsigned SAMPLE6 : 4;
      unsigned SAMPLE7 : 4;
    };
  };
} typeHSADC0_CLIST2BITS;
sfr volatile typeHSADC0_CLIST2BITS HSADC0_CLIST2bits absolute 0x4005C00A;

 typedef struct tagHSADC0_CLIST3BITS {
  union {
    struct {
      unsigned SAMPLE8 : 4;
      unsigned SAMPLE9 : 4;
      unsigned SAMPLE10 : 4;
      unsigned SAMPLE11 : 4;
    };
  };
} typeHSADC0_CLIST3BITS;
sfr volatile typeHSADC0_CLIST3BITS HSADC0_CLIST3bits absolute 0x4005C00C;

 typedef struct tagHSADC0_CLIST4BITS {
  union {
    struct {
      unsigned SAMPLE12 : 4;
      unsigned SAMPLE13 : 4;
      unsigned SAMPLE14 : 4;
      unsigned SAMPLE15 : 4;
    };
  };
} typeHSADC0_CLIST4BITS;
sfr volatile typeHSADC0_CLIST4BITS HSADC0_CLIST4bits absolute 0x4005C00E;

 typedef struct tagHSADC0_SDISBITS {
  union {
    struct {
      unsigned DS : 16;
    };
  };
} typeHSADC0_SDISBITS;
sfr volatile typeHSADC0_SDISBITS HSADC0_SDISbits absolute 0x4005C010;

 typedef struct tagHSADC0_STATBITS {
  union {
    struct {
      unsigned CALONA : 1;
      unsigned CALONB : 1;
      unsigned DUMMYA : 1;
      unsigned DUMMYB : 1;
      unsigned EOCALIA : 1;
      unsigned EOCALIB : 1;
      unsigned : 2;
      unsigned HLMTI : 1;
      unsigned LLMTI : 1;
      unsigned ZCI : 1;
      unsigned EOSIA : 1;
      unsigned EOSIB : 1;
      unsigned : 1;
      unsigned CIPB : 1;
      unsigned CIPA : 1;
    };
  };
} typeHSADC0_STATBITS;
sfr volatile typeHSADC0_STATBITS HSADC0_STATbits absolute 0x4005C012;

 typedef struct tagHSADC0_RDYBITS {
  union {
    struct {
      unsigned RDY : 16;
    };
  };
} typeHSADC0_RDYBITS;
sfr volatile typeHSADC0_RDYBITS HSADC0_RDYbits absolute 0x4005C014;

 typedef struct tagHSADC0_LOLIMSTATBITS {
  union {
    struct {
      unsigned LLS : 16;
    };
  };
} typeHSADC0_LOLIMSTATBITS;
sfr volatile typeHSADC0_LOLIMSTATBITS HSADC0_LOLIMSTATbits absolute 0x4005C016;

 typedef struct tagHSADC0_HILIMSTATBITS {
  union {
    struct {
      unsigned HLS : 16;
    };
  };
} typeHSADC0_HILIMSTATBITS;
sfr volatile typeHSADC0_HILIMSTATBITS HSADC0_HILIMSTATbits absolute 0x4005C018;

 typedef struct tagHSADC0_ZXSTATBITS {
  union {
    struct {
      unsigned ZCS : 16;
    };
  };
} typeHSADC0_ZXSTATBITS;
sfr volatile typeHSADC0_ZXSTATBITS HSADC0_ZXSTATbits absolute 0x4005C01A;

 typedef struct tagHSADC0_RSLT0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT0BITS;
sfr volatile typeHSADC0_RSLT0BITS HSADC0_RSLT0bits absolute 0x4005C01C;

 typedef struct tagHSADC0_RSLT1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT1BITS;
sfr volatile typeHSADC0_RSLT1BITS HSADC0_RSLT1bits absolute 0x4005C01E;

 typedef struct tagHSADC0_RSLT2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT2BITS;
sfr volatile typeHSADC0_RSLT2BITS HSADC0_RSLT2bits absolute 0x4005C020;

 typedef struct tagHSADC0_RSLT3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT3BITS;
sfr volatile typeHSADC0_RSLT3BITS HSADC0_RSLT3bits absolute 0x4005C022;

 typedef struct tagHSADC0_RSLT4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT4BITS;
sfr volatile typeHSADC0_RSLT4BITS HSADC0_RSLT4bits absolute 0x4005C024;

 typedef struct tagHSADC0_RSLT5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT5BITS;
sfr volatile typeHSADC0_RSLT5BITS HSADC0_RSLT5bits absolute 0x4005C026;

 typedef struct tagHSADC0_RSLT6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT6BITS;
sfr volatile typeHSADC0_RSLT6BITS HSADC0_RSLT6bits absolute 0x4005C028;

 typedef struct tagHSADC0_RSLT7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT7BITS;
sfr volatile typeHSADC0_RSLT7BITS HSADC0_RSLT7bits absolute 0x4005C02A;

 typedef struct tagHSADC0_RSLT8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT8BITS;
sfr volatile typeHSADC0_RSLT8BITS HSADC0_RSLT8bits absolute 0x4005C02C;

 typedef struct tagHSADC0_RSLT9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT9BITS;
sfr volatile typeHSADC0_RSLT9BITS HSADC0_RSLT9bits absolute 0x4005C02E;

 typedef struct tagHSADC0_RSLT10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT10BITS;
sfr volatile typeHSADC0_RSLT10BITS HSADC0_RSLT10bits absolute 0x4005C030;

 typedef struct tagHSADC0_RSLT11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT11BITS;
sfr volatile typeHSADC0_RSLT11BITS HSADC0_RSLT11bits absolute 0x4005C032;

 typedef struct tagHSADC0_RSLT12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT12BITS;
sfr volatile typeHSADC0_RSLT12BITS HSADC0_RSLT12bits absolute 0x4005C034;

 typedef struct tagHSADC0_RSLT13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT13BITS;
sfr volatile typeHSADC0_RSLT13BITS HSADC0_RSLT13bits absolute 0x4005C036;

 typedef struct tagHSADC0_RSLT14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT14BITS;
sfr volatile typeHSADC0_RSLT14BITS HSADC0_RSLT14bits absolute 0x4005C038;

 typedef struct tagHSADC0_RSLT15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC0_RSLT15BITS;
sfr volatile typeHSADC0_RSLT15BITS HSADC0_RSLT15bits absolute 0x4005C03A;

 typedef struct tagHSADC0_LOLIM0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM0BITS;
sfr volatile typeHSADC0_LOLIM0BITS HSADC0_LOLIM0bits absolute 0x4005C03C;

 typedef struct tagHSADC0_LOLIM1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM1BITS;
sfr volatile typeHSADC0_LOLIM1BITS HSADC0_LOLIM1bits absolute 0x4005C03E;

 typedef struct tagHSADC0_LOLIM2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM2BITS;
sfr volatile typeHSADC0_LOLIM2BITS HSADC0_LOLIM2bits absolute 0x4005C040;

 typedef struct tagHSADC0_LOLIM3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM3BITS;
sfr volatile typeHSADC0_LOLIM3BITS HSADC0_LOLIM3bits absolute 0x4005C042;

 typedef struct tagHSADC0_LOLIM4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM4BITS;
sfr volatile typeHSADC0_LOLIM4BITS HSADC0_LOLIM4bits absolute 0x4005C044;

 typedef struct tagHSADC0_LOLIM5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM5BITS;
sfr volatile typeHSADC0_LOLIM5BITS HSADC0_LOLIM5bits absolute 0x4005C046;

 typedef struct tagHSADC0_LOLIM6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM6BITS;
sfr volatile typeHSADC0_LOLIM6BITS HSADC0_LOLIM6bits absolute 0x4005C048;

 typedef struct tagHSADC0_LOLIM7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM7BITS;
sfr volatile typeHSADC0_LOLIM7BITS HSADC0_LOLIM7bits absolute 0x4005C04A;

 typedef struct tagHSADC0_LOLIM8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM8BITS;
sfr volatile typeHSADC0_LOLIM8BITS HSADC0_LOLIM8bits absolute 0x4005C04C;

 typedef struct tagHSADC0_LOLIM9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM9BITS;
sfr volatile typeHSADC0_LOLIM9BITS HSADC0_LOLIM9bits absolute 0x4005C04E;

 typedef struct tagHSADC0_LOLIM10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM10BITS;
sfr volatile typeHSADC0_LOLIM10BITS HSADC0_LOLIM10bits absolute 0x4005C050;

 typedef struct tagHSADC0_LOLIM11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM11BITS;
sfr volatile typeHSADC0_LOLIM11BITS HSADC0_LOLIM11bits absolute 0x4005C052;

 typedef struct tagHSADC0_LOLIM12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM12BITS;
sfr volatile typeHSADC0_LOLIM12BITS HSADC0_LOLIM12bits absolute 0x4005C054;

 typedef struct tagHSADC0_LOLIM13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM13BITS;
sfr volatile typeHSADC0_LOLIM13BITS HSADC0_LOLIM13bits absolute 0x4005C056;

 typedef struct tagHSADC0_LOLIM14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM14BITS;
sfr volatile typeHSADC0_LOLIM14BITS HSADC0_LOLIM14bits absolute 0x4005C058;

 typedef struct tagHSADC0_LOLIM15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_LOLIM15BITS;
sfr volatile typeHSADC0_LOLIM15BITS HSADC0_LOLIM15bits absolute 0x4005C05A;

 typedef struct tagHSADC0_HILIM0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM0BITS;
sfr volatile typeHSADC0_HILIM0BITS HSADC0_HILIM0bits absolute 0x4005C05C;

 typedef struct tagHSADC0_HILIM1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM1BITS;
sfr volatile typeHSADC0_HILIM1BITS HSADC0_HILIM1bits absolute 0x4005C05E;

 typedef struct tagHSADC0_HILIM2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM2BITS;
sfr volatile typeHSADC0_HILIM2BITS HSADC0_HILIM2bits absolute 0x4005C060;

 typedef struct tagHSADC0_HILIM3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM3BITS;
sfr volatile typeHSADC0_HILIM3BITS HSADC0_HILIM3bits absolute 0x4005C062;

 typedef struct tagHSADC0_HILIM4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM4BITS;
sfr volatile typeHSADC0_HILIM4BITS HSADC0_HILIM4bits absolute 0x4005C064;

 typedef struct tagHSADC0_HILIM5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM5BITS;
sfr volatile typeHSADC0_HILIM5BITS HSADC0_HILIM5bits absolute 0x4005C066;

 typedef struct tagHSADC0_HILIM6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM6BITS;
sfr volatile typeHSADC0_HILIM6BITS HSADC0_HILIM6bits absolute 0x4005C068;

 typedef struct tagHSADC0_HILIM7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM7BITS;
sfr volatile typeHSADC0_HILIM7BITS HSADC0_HILIM7bits absolute 0x4005C06A;

 typedef struct tagHSADC0_HILIM8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM8BITS;
sfr volatile typeHSADC0_HILIM8BITS HSADC0_HILIM8bits absolute 0x4005C06C;

 typedef struct tagHSADC0_HILIM9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM9BITS;
sfr volatile typeHSADC0_HILIM9BITS HSADC0_HILIM9bits absolute 0x4005C06E;

 typedef struct tagHSADC0_HILIM10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM10BITS;
sfr volatile typeHSADC0_HILIM10BITS HSADC0_HILIM10bits absolute 0x4005C070;

 typedef struct tagHSADC0_HILIM11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM11BITS;
sfr volatile typeHSADC0_HILIM11BITS HSADC0_HILIM11bits absolute 0x4005C072;

 typedef struct tagHSADC0_HILIM12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM12BITS;
sfr volatile typeHSADC0_HILIM12BITS HSADC0_HILIM12bits absolute 0x4005C074;

 typedef struct tagHSADC0_HILIM13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM13BITS;
sfr volatile typeHSADC0_HILIM13BITS HSADC0_HILIM13bits absolute 0x4005C076;

 typedef struct tagHSADC0_HILIM14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM14BITS;
sfr volatile typeHSADC0_HILIM14BITS HSADC0_HILIM14bits absolute 0x4005C078;

 typedef struct tagHSADC0_HILIM15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_HILIM15BITS;
sfr volatile typeHSADC0_HILIM15BITS HSADC0_HILIM15bits absolute 0x4005C07A;

 typedef struct tagHSADC0_OFFST0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST0BITS;
sfr volatile typeHSADC0_OFFST0BITS HSADC0_OFFST0bits absolute 0x4005C07C;

 typedef struct tagHSADC0_OFFST1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST1BITS;
sfr volatile typeHSADC0_OFFST1BITS HSADC0_OFFST1bits absolute 0x4005C07E;

 typedef struct tagHSADC0_OFFST2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST2BITS;
sfr volatile typeHSADC0_OFFST2BITS HSADC0_OFFST2bits absolute 0x4005C080;

 typedef struct tagHSADC0_OFFST3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST3BITS;
sfr volatile typeHSADC0_OFFST3BITS HSADC0_OFFST3bits absolute 0x4005C082;

 typedef struct tagHSADC0_OFFST4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST4BITS;
sfr volatile typeHSADC0_OFFST4BITS HSADC0_OFFST4bits absolute 0x4005C084;

 typedef struct tagHSADC0_OFFST5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST5BITS;
sfr volatile typeHSADC0_OFFST5BITS HSADC0_OFFST5bits absolute 0x4005C086;

 typedef struct tagHSADC0_OFFST6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST6BITS;
sfr volatile typeHSADC0_OFFST6BITS HSADC0_OFFST6bits absolute 0x4005C088;

 typedef struct tagHSADC0_OFFST7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST7BITS;
sfr volatile typeHSADC0_OFFST7BITS HSADC0_OFFST7bits absolute 0x4005C08A;

 typedef struct tagHSADC0_OFFST8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST8BITS;
sfr volatile typeHSADC0_OFFST8BITS HSADC0_OFFST8bits absolute 0x4005C08C;

 typedef struct tagHSADC0_OFFST9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST9BITS;
sfr volatile typeHSADC0_OFFST9BITS HSADC0_OFFST9bits absolute 0x4005C08E;

 typedef struct tagHSADC0_OFFST10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST10BITS;
sfr volatile typeHSADC0_OFFST10BITS HSADC0_OFFST10bits absolute 0x4005C090;

 typedef struct tagHSADC0_OFFST11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST11BITS;
sfr volatile typeHSADC0_OFFST11BITS HSADC0_OFFST11bits absolute 0x4005C092;

 typedef struct tagHSADC0_OFFST12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST12BITS;
sfr volatile typeHSADC0_OFFST12BITS HSADC0_OFFST12bits absolute 0x4005C094;

 typedef struct tagHSADC0_OFFST13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST13BITS;
sfr volatile typeHSADC0_OFFST13BITS HSADC0_OFFST13bits absolute 0x4005C096;

 typedef struct tagHSADC0_OFFST14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST14BITS;
sfr volatile typeHSADC0_OFFST14BITS HSADC0_OFFST14bits absolute 0x4005C098;

 typedef struct tagHSADC0_OFFST15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC0_OFFST15BITS;
sfr volatile typeHSADC0_OFFST15BITS HSADC0_OFFST15bits absolute 0x4005C09A;

 typedef struct tagHSADC0_PWRBITS {
  union {
    struct {
      unsigned PDA : 1;
      unsigned PDB : 1;
      unsigned : 1;
      unsigned APD : 1;
      unsigned PUDELAY : 6;
      unsigned PSTSA : 1;
      unsigned PSTSB : 1;
      unsigned : 3;
      unsigned ASB : 1;
    };
  };
} typeHSADC0_PWRBITS;
sfr volatile typeHSADC0_PWRBITS HSADC0_PWRbits absolute 0x4005C09C;

 typedef struct tagHSADC0_SCTRLBITS {
  union {
    struct {
      unsigned SC : 16;
    };
  };
} typeHSADC0_SCTRLBITS;
sfr volatile typeHSADC0_SCTRLBITS HSADC0_SCTRLbits absolute 0x4005C0A4;

 typedef struct tagHSADC0_PWR2BITS {
  union {
    struct {
      unsigned : 8;
      unsigned DIVB : 6;
      unsigned : 2;
    };
  };
} typeHSADC0_PWR2BITS;
sfr volatile typeHSADC0_PWR2BITS HSADC0_PWR2bits absolute 0x4005C0A6;

 typedef struct tagHSADC0_CTRL3BITS {
  union {
    struct {
      unsigned : 6;
      unsigned DMASRC : 1;
      unsigned : 1;
      unsigned ADCRES : 2;
      unsigned : 6;
    };
  };
} typeHSADC0_CTRL3BITS;
sfr volatile typeHSADC0_CTRL3BITS HSADC0_CTRL3bits absolute 0x4005C0A8;

 typedef struct tagHSADC0_SCINTENBITS {
  union {
    struct {
      unsigned SCINTEN : 16;
    };
  };
} typeHSADC0_SCINTENBITS;
sfr volatile typeHSADC0_SCINTENBITS HSADC0_SCINTENbits absolute 0x4005C0AA;

 typedef struct tagHSADC0_SAMPTIMBITS {
  union {
    struct {
      unsigned SAMPT_A : 8;
      unsigned SAMPT_B : 8;
    };
  };
} typeHSADC0_SAMPTIMBITS;
sfr volatile typeHSADC0_SAMPTIMBITS HSADC0_SAMPTIMbits absolute 0x4005C0AC;

 typedef struct tagHSADC0_CALIBBITS {
  union {
    struct {
      unsigned REQSINGA : 1;
      unsigned REQDIFA : 1;
      unsigned BYPA : 1;
      unsigned CAL_REQA : 1;
      unsigned REQSINGB : 1;
      unsigned REQDIFB : 1;
      unsigned BYPB : 1;
      unsigned CAL_REQB : 1;
      unsigned EOCALIEA : 1;
      unsigned EOCALIEB : 1;
      unsigned : 6;
    };
  };
} typeHSADC0_CALIBBITS;
sfr volatile typeHSADC0_CALIBBITS HSADC0_CALIBbits absolute 0x4005C0AE;

 typedef struct tagHSADC0_CALVAL_ABITS {
  union {
    struct {
      unsigned CALVSING : 7;
      unsigned : 1;
      unsigned CALVDIF : 7;
      unsigned : 1;
    };
  };
} typeHSADC0_CALVAL_ABITS;
sfr volatile typeHSADC0_CALVAL_ABITS HSADC0_CALVAL_Abits absolute 0x4005C0B0;

 typedef struct tagHSADC0_CALVAL_BBITS {
  union {
    struct {
      unsigned CALVSING : 7;
      unsigned : 1;
      unsigned CALVDIF : 7;
      unsigned : 1;
    };
  };
} typeHSADC0_CALVAL_BBITS;
sfr volatile typeHSADC0_CALVAL_BBITS HSADC0_CALVAL_Bbits absolute 0x4005C0B2;

 typedef struct tagHSADC0_MUX67_SELBITS {
  union {
    struct {
      unsigned CH6_SELA : 3;
      unsigned : 1;
      unsigned CH7_SELA : 3;
      unsigned : 1;
      unsigned CH6_SELB : 3;
      unsigned : 1;
      unsigned CH7_SELB : 3;
      unsigned : 1;
    };
  };
} typeHSADC0_MUX67_SELBITS;
sfr volatile typeHSADC0_MUX67_SELBITS HSADC0_MUX67_SELbits absolute 0x4005C0BA;

 typedef struct tagHSADC1_CTRL1BITS {
  union {
    struct {
      unsigned SMODE : 3;
      unsigned : 1;
      unsigned CHNCFG_L : 4;
      unsigned HLMTIE : 1;
      unsigned LLMTIE : 1;
      unsigned ZCIE : 1;
      unsigned EOSIEA : 1;
      unsigned SYNCA : 1;
      unsigned STARTA : 1;
      unsigned STOPA : 1;
      unsigned DMAENA : 1;
    };
  };
} typeHSADC1_CTRL1BITS;
sfr volatile typeHSADC1_CTRL1BITS HSADC1_CTRL1bits absolute 0x400DC000;

 typedef struct tagHSADC1_CTRL2BITS {
  union {
    struct {
      unsigned DIVA : 6;
      unsigned SIMULT : 1;
      unsigned CHNCFG_H : 4;
      unsigned EOSIEB : 1;
      unsigned SYNCB : 1;
      unsigned STARTB : 1;
      unsigned STOPB : 1;
      unsigned DMAENB : 1;
    };
  };
} typeHSADC1_CTRL2BITS;
sfr volatile typeHSADC1_CTRL2BITS HSADC1_CTRL2bits absolute 0x400DC002;

 typedef struct tagHSADC1_ZXCTRL1BITS {
  union {
    struct {
      unsigned ZCE0 : 2;
      unsigned ZCE1 : 2;
      unsigned ZCE2 : 2;
      unsigned ZCE3 : 2;
      unsigned ZCE4 : 2;
      unsigned ZCE5 : 2;
      unsigned ZCE6 : 2;
      unsigned ZCE7 : 2;
    };
  };
} typeHSADC1_ZXCTRL1BITS;
sfr volatile typeHSADC1_ZXCTRL1BITS HSADC1_ZXCTRL1bits absolute 0x400DC004;

 typedef struct tagHSADC1_ZXCTRL2BITS {
  union {
    struct {
      unsigned ZCE8 : 2;
      unsigned ZCE9 : 2;
      unsigned ZCE10 : 2;
      unsigned ZCE11 : 2;
      unsigned ZCE12 : 2;
      unsigned ZCE13 : 2;
      unsigned ZCE14 : 2;
      unsigned ZCE15 : 2;
    };
  };
} typeHSADC1_ZXCTRL2BITS;
sfr volatile typeHSADC1_ZXCTRL2BITS HSADC1_ZXCTRL2bits absolute 0x400DC006;

 typedef struct tagHSADC1_CLIST1BITS {
  union {
    struct {
      unsigned SAMPLE0 : 4;
      unsigned SAMPLE1 : 4;
      unsigned SAMPLE2 : 4;
      unsigned SAMPLE3 : 4;
    };
  };
} typeHSADC1_CLIST1BITS;
sfr volatile typeHSADC1_CLIST1BITS HSADC1_CLIST1bits absolute 0x400DC008;

 typedef struct tagHSADC1_CLIST2BITS {
  union {
    struct {
      unsigned SAMPLE4 : 4;
      unsigned SAMPLE5 : 4;
      unsigned SAMPLE6 : 4;
      unsigned SAMPLE7 : 4;
    };
  };
} typeHSADC1_CLIST2BITS;
sfr volatile typeHSADC1_CLIST2BITS HSADC1_CLIST2bits absolute 0x400DC00A;

 typedef struct tagHSADC1_CLIST3BITS {
  union {
    struct {
      unsigned SAMPLE8 : 4;
      unsigned SAMPLE9 : 4;
      unsigned SAMPLE10 : 4;
      unsigned SAMPLE11 : 4;
    };
  };
} typeHSADC1_CLIST3BITS;
sfr volatile typeHSADC1_CLIST3BITS HSADC1_CLIST3bits absolute 0x400DC00C;

 typedef struct tagHSADC1_CLIST4BITS {
  union {
    struct {
      unsigned SAMPLE12 : 4;
      unsigned SAMPLE13 : 4;
      unsigned SAMPLE14 : 4;
      unsigned SAMPLE15 : 4;
    };
  };
} typeHSADC1_CLIST4BITS;
sfr volatile typeHSADC1_CLIST4BITS HSADC1_CLIST4bits absolute 0x400DC00E;

 typedef struct tagHSADC1_SDISBITS {
  union {
    struct {
      unsigned DS : 16;
    };
  };
} typeHSADC1_SDISBITS;
sfr volatile typeHSADC1_SDISBITS HSADC1_SDISbits absolute 0x400DC010;

 typedef struct tagHSADC1_STATBITS {
  union {
    struct {
      unsigned CALONA : 1;
      unsigned CALONB : 1;
      unsigned DUMMYA : 1;
      unsigned DUMMYB : 1;
      unsigned EOCALIA : 1;
      unsigned EOCALIB : 1;
      unsigned : 2;
      unsigned HLMTI : 1;
      unsigned LLMTI : 1;
      unsigned ZCI : 1;
      unsigned EOSIA : 1;
      unsigned EOSIB : 1;
      unsigned : 1;
      unsigned CIPB : 1;
      unsigned CIPA : 1;
    };
  };
} typeHSADC1_STATBITS;
sfr volatile typeHSADC1_STATBITS HSADC1_STATbits absolute 0x400DC012;

 typedef struct tagHSADC1_RDYBITS {
  union {
    struct {
      unsigned RDY : 16;
    };
  };
} typeHSADC1_RDYBITS;
sfr volatile typeHSADC1_RDYBITS HSADC1_RDYbits absolute 0x400DC014;

 typedef struct tagHSADC1_LOLIMSTATBITS {
  union {
    struct {
      unsigned LLS : 16;
    };
  };
} typeHSADC1_LOLIMSTATBITS;
sfr volatile typeHSADC1_LOLIMSTATBITS HSADC1_LOLIMSTATbits absolute 0x400DC016;

 typedef struct tagHSADC1_HILIMSTATBITS {
  union {
    struct {
      unsigned HLS : 16;
    };
  };
} typeHSADC1_HILIMSTATBITS;
sfr volatile typeHSADC1_HILIMSTATBITS HSADC1_HILIMSTATbits absolute 0x400DC018;

 typedef struct tagHSADC1_ZXSTATBITS {
  union {
    struct {
      unsigned ZCS : 16;
    };
  };
} typeHSADC1_ZXSTATBITS;
sfr volatile typeHSADC1_ZXSTATBITS HSADC1_ZXSTATbits absolute 0x400DC01A;

 typedef struct tagHSADC1_RSLT0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT0BITS;
sfr volatile typeHSADC1_RSLT0BITS HSADC1_RSLT0bits absolute 0x400DC01C;

 typedef struct tagHSADC1_RSLT1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT1BITS;
sfr volatile typeHSADC1_RSLT1BITS HSADC1_RSLT1bits absolute 0x400DC01E;

 typedef struct tagHSADC1_RSLT2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT2BITS;
sfr volatile typeHSADC1_RSLT2BITS HSADC1_RSLT2bits absolute 0x400DC020;

 typedef struct tagHSADC1_RSLT3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT3BITS;
sfr volatile typeHSADC1_RSLT3BITS HSADC1_RSLT3bits absolute 0x400DC022;

 typedef struct tagHSADC1_RSLT4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT4BITS;
sfr volatile typeHSADC1_RSLT4BITS HSADC1_RSLT4bits absolute 0x400DC024;

 typedef struct tagHSADC1_RSLT5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT5BITS;
sfr volatile typeHSADC1_RSLT5BITS HSADC1_RSLT5bits absolute 0x400DC026;

 typedef struct tagHSADC1_RSLT6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT6BITS;
sfr volatile typeHSADC1_RSLT6BITS HSADC1_RSLT6bits absolute 0x400DC028;

 typedef struct tagHSADC1_RSLT7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT7BITS;
sfr volatile typeHSADC1_RSLT7BITS HSADC1_RSLT7bits absolute 0x400DC02A;

 typedef struct tagHSADC1_RSLT8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT8BITS;
sfr volatile typeHSADC1_RSLT8BITS HSADC1_RSLT8bits absolute 0x400DC02C;

 typedef struct tagHSADC1_RSLT9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT9BITS;
sfr volatile typeHSADC1_RSLT9BITS HSADC1_RSLT9bits absolute 0x400DC02E;

 typedef struct tagHSADC1_RSLT10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT10BITS;
sfr volatile typeHSADC1_RSLT10BITS HSADC1_RSLT10bits absolute 0x400DC030;

 typedef struct tagHSADC1_RSLT11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT11BITS;
sfr volatile typeHSADC1_RSLT11BITS HSADC1_RSLT11bits absolute 0x400DC032;

 typedef struct tagHSADC1_RSLT12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT12BITS;
sfr volatile typeHSADC1_RSLT12BITS HSADC1_RSLT12bits absolute 0x400DC034;

 typedef struct tagHSADC1_RSLT13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT13BITS;
sfr volatile typeHSADC1_RSLT13BITS HSADC1_RSLT13bits absolute 0x400DC036;

 typedef struct tagHSADC1_RSLT14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT14BITS;
sfr volatile typeHSADC1_RSLT14BITS HSADC1_RSLT14bits absolute 0x400DC038;

 typedef struct tagHSADC1_RSLT15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned RSLT : 12;
      unsigned SEXT : 1;
    };
  };
} typeHSADC1_RSLT15BITS;
sfr volatile typeHSADC1_RSLT15BITS HSADC1_RSLT15bits absolute 0x400DC03A;

 typedef struct tagHSADC1_LOLIM0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM0BITS;
sfr volatile typeHSADC1_LOLIM0BITS HSADC1_LOLIM0bits absolute 0x400DC03C;

 typedef struct tagHSADC1_LOLIM1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM1BITS;
sfr volatile typeHSADC1_LOLIM1BITS HSADC1_LOLIM1bits absolute 0x400DC03E;

 typedef struct tagHSADC1_LOLIM2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM2BITS;
sfr volatile typeHSADC1_LOLIM2BITS HSADC1_LOLIM2bits absolute 0x400DC040;

 typedef struct tagHSADC1_LOLIM3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM3BITS;
sfr volatile typeHSADC1_LOLIM3BITS HSADC1_LOLIM3bits absolute 0x400DC042;

 typedef struct tagHSADC1_LOLIM4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM4BITS;
sfr volatile typeHSADC1_LOLIM4BITS HSADC1_LOLIM4bits absolute 0x400DC044;

 typedef struct tagHSADC1_LOLIM5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM5BITS;
sfr volatile typeHSADC1_LOLIM5BITS HSADC1_LOLIM5bits absolute 0x400DC046;

 typedef struct tagHSADC1_LOLIM6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM6BITS;
sfr volatile typeHSADC1_LOLIM6BITS HSADC1_LOLIM6bits absolute 0x400DC048;

 typedef struct tagHSADC1_LOLIM7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM7BITS;
sfr volatile typeHSADC1_LOLIM7BITS HSADC1_LOLIM7bits absolute 0x400DC04A;

 typedef struct tagHSADC1_LOLIM8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM8BITS;
sfr volatile typeHSADC1_LOLIM8BITS HSADC1_LOLIM8bits absolute 0x400DC04C;

 typedef struct tagHSADC1_LOLIM9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM9BITS;
sfr volatile typeHSADC1_LOLIM9BITS HSADC1_LOLIM9bits absolute 0x400DC04E;

 typedef struct tagHSADC1_LOLIM10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM10BITS;
sfr volatile typeHSADC1_LOLIM10BITS HSADC1_LOLIM10bits absolute 0x400DC050;

 typedef struct tagHSADC1_LOLIM11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM11BITS;
sfr volatile typeHSADC1_LOLIM11BITS HSADC1_LOLIM11bits absolute 0x400DC052;

 typedef struct tagHSADC1_LOLIM12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM12BITS;
sfr volatile typeHSADC1_LOLIM12BITS HSADC1_LOLIM12bits absolute 0x400DC054;

 typedef struct tagHSADC1_LOLIM13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM13BITS;
sfr volatile typeHSADC1_LOLIM13BITS HSADC1_LOLIM13bits absolute 0x400DC056;

 typedef struct tagHSADC1_LOLIM14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM14BITS;
sfr volatile typeHSADC1_LOLIM14BITS HSADC1_LOLIM14bits absolute 0x400DC058;

 typedef struct tagHSADC1_LOLIM15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_LOLIM15BITS;
sfr volatile typeHSADC1_LOLIM15BITS HSADC1_LOLIM15bits absolute 0x400DC05A;

 typedef struct tagHSADC1_HILIM0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM0BITS;
sfr volatile typeHSADC1_HILIM0BITS HSADC1_HILIM0bits absolute 0x400DC05C;

 typedef struct tagHSADC1_HILIM1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM1BITS;
sfr volatile typeHSADC1_HILIM1BITS HSADC1_HILIM1bits absolute 0x400DC05E;

 typedef struct tagHSADC1_HILIM2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM2BITS;
sfr volatile typeHSADC1_HILIM2BITS HSADC1_HILIM2bits absolute 0x400DC060;

 typedef struct tagHSADC1_HILIM3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM3BITS;
sfr volatile typeHSADC1_HILIM3BITS HSADC1_HILIM3bits absolute 0x400DC062;

 typedef struct tagHSADC1_HILIM4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM4BITS;
sfr volatile typeHSADC1_HILIM4BITS HSADC1_HILIM4bits absolute 0x400DC064;

 typedef struct tagHSADC1_HILIM5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM5BITS;
sfr volatile typeHSADC1_HILIM5BITS HSADC1_HILIM5bits absolute 0x400DC066;

 typedef struct tagHSADC1_HILIM6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM6BITS;
sfr volatile typeHSADC1_HILIM6BITS HSADC1_HILIM6bits absolute 0x400DC068;

 typedef struct tagHSADC1_HILIM7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM7BITS;
sfr volatile typeHSADC1_HILIM7BITS HSADC1_HILIM7bits absolute 0x400DC06A;

 typedef struct tagHSADC1_HILIM8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM8BITS;
sfr volatile typeHSADC1_HILIM8BITS HSADC1_HILIM8bits absolute 0x400DC06C;

 typedef struct tagHSADC1_HILIM9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM9BITS;
sfr volatile typeHSADC1_HILIM9BITS HSADC1_HILIM9bits absolute 0x400DC06E;

 typedef struct tagHSADC1_HILIM10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM10BITS;
sfr volatile typeHSADC1_HILIM10BITS HSADC1_HILIM10bits absolute 0x400DC070;

 typedef struct tagHSADC1_HILIM11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM11BITS;
sfr volatile typeHSADC1_HILIM11BITS HSADC1_HILIM11bits absolute 0x400DC072;

 typedef struct tagHSADC1_HILIM12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM12BITS;
sfr volatile typeHSADC1_HILIM12BITS HSADC1_HILIM12bits absolute 0x400DC074;

 typedef struct tagHSADC1_HILIM13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM13BITS;
sfr volatile typeHSADC1_HILIM13BITS HSADC1_HILIM13bits absolute 0x400DC076;

 typedef struct tagHSADC1_HILIM14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM14BITS;
sfr volatile typeHSADC1_HILIM14BITS HSADC1_HILIM14bits absolute 0x400DC078;

 typedef struct tagHSADC1_HILIM15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned HLMT : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_HILIM15BITS;
sfr volatile typeHSADC1_HILIM15BITS HSADC1_HILIM15bits absolute 0x400DC07A;

 typedef struct tagHSADC1_OFFST0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST0BITS;
sfr volatile typeHSADC1_OFFST0BITS HSADC1_OFFST0bits absolute 0x400DC07C;

 typedef struct tagHSADC1_OFFST1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST1BITS;
sfr volatile typeHSADC1_OFFST1BITS HSADC1_OFFST1bits absolute 0x400DC07E;

 typedef struct tagHSADC1_OFFST2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST2BITS;
sfr volatile typeHSADC1_OFFST2BITS HSADC1_OFFST2bits absolute 0x400DC080;

 typedef struct tagHSADC1_OFFST3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST3BITS;
sfr volatile typeHSADC1_OFFST3BITS HSADC1_OFFST3bits absolute 0x400DC082;

 typedef struct tagHSADC1_OFFST4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST4BITS;
sfr volatile typeHSADC1_OFFST4BITS HSADC1_OFFST4bits absolute 0x400DC084;

 typedef struct tagHSADC1_OFFST5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST5BITS;
sfr volatile typeHSADC1_OFFST5BITS HSADC1_OFFST5bits absolute 0x400DC086;

 typedef struct tagHSADC1_OFFST6BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST6BITS;
sfr volatile typeHSADC1_OFFST6BITS HSADC1_OFFST6bits absolute 0x400DC088;

 typedef struct tagHSADC1_OFFST7BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST7BITS;
sfr volatile typeHSADC1_OFFST7BITS HSADC1_OFFST7bits absolute 0x400DC08A;

 typedef struct tagHSADC1_OFFST8BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST8BITS;
sfr volatile typeHSADC1_OFFST8BITS HSADC1_OFFST8bits absolute 0x400DC08C;

 typedef struct tagHSADC1_OFFST9BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST9BITS;
sfr volatile typeHSADC1_OFFST9BITS HSADC1_OFFST9bits absolute 0x400DC08E;

 typedef struct tagHSADC1_OFFST10BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST10BITS;
sfr volatile typeHSADC1_OFFST10BITS HSADC1_OFFST10bits absolute 0x400DC090;

 typedef struct tagHSADC1_OFFST11BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST11BITS;
sfr volatile typeHSADC1_OFFST11BITS HSADC1_OFFST11bits absolute 0x400DC092;

 typedef struct tagHSADC1_OFFST12BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST12BITS;
sfr volatile typeHSADC1_OFFST12BITS HSADC1_OFFST12bits absolute 0x400DC094;

 typedef struct tagHSADC1_OFFST13BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST13BITS;
sfr volatile typeHSADC1_OFFST13BITS HSADC1_OFFST13bits absolute 0x400DC096;

 typedef struct tagHSADC1_OFFST14BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST14BITS;
sfr volatile typeHSADC1_OFFST14BITS HSADC1_OFFST14bits absolute 0x400DC098;

 typedef struct tagHSADC1_OFFST15BITS {
  union {
    struct {
      unsigned : 3;
      unsigned OFFSET : 12;
      unsigned : 1;
    };
  };
} typeHSADC1_OFFST15BITS;
sfr volatile typeHSADC1_OFFST15BITS HSADC1_OFFST15bits absolute 0x400DC09A;

 typedef struct tagHSADC1_PWRBITS {
  union {
    struct {
      unsigned PDA : 1;
      unsigned PDB : 1;
      unsigned : 1;
      unsigned APD : 1;
      unsigned PUDELAY : 6;
      unsigned PSTSA : 1;
      unsigned PSTSB : 1;
      unsigned : 3;
      unsigned ASB : 1;
    };
  };
} typeHSADC1_PWRBITS;
sfr volatile typeHSADC1_PWRBITS HSADC1_PWRbits absolute 0x400DC09C;

 typedef struct tagHSADC1_SCTRLBITS {
  union {
    struct {
      unsigned SC : 16;
    };
  };
} typeHSADC1_SCTRLBITS;
sfr volatile typeHSADC1_SCTRLBITS HSADC1_SCTRLbits absolute 0x400DC0A4;

 typedef struct tagHSADC1_PWR2BITS {
  union {
    struct {
      unsigned : 8;
      unsigned DIVB : 6;
      unsigned : 2;
    };
  };
} typeHSADC1_PWR2BITS;
sfr volatile typeHSADC1_PWR2BITS HSADC1_PWR2bits absolute 0x400DC0A6;

 typedef struct tagHSADC1_CTRL3BITS {
  union {
    struct {
      unsigned : 6;
      unsigned DMASRC : 1;
      unsigned : 1;
      unsigned ADCRES : 2;
      unsigned : 6;
    };
  };
} typeHSADC1_CTRL3BITS;
sfr volatile typeHSADC1_CTRL3BITS HSADC1_CTRL3bits absolute 0x400DC0A8;

 typedef struct tagHSADC1_SCINTENBITS {
  union {
    struct {
      unsigned SCINTEN : 16;
    };
  };
} typeHSADC1_SCINTENBITS;
sfr volatile typeHSADC1_SCINTENBITS HSADC1_SCINTENbits absolute 0x400DC0AA;

 typedef struct tagHSADC1_SAMPTIMBITS {
  union {
    struct {
      unsigned SAMPT_A : 8;
      unsigned SAMPT_B : 8;
    };
  };
} typeHSADC1_SAMPTIMBITS;
sfr volatile typeHSADC1_SAMPTIMBITS HSADC1_SAMPTIMbits absolute 0x400DC0AC;

 typedef struct tagHSADC1_CALIBBITS {
  union {
    struct {
      unsigned REQSINGA : 1;
      unsigned REQDIFA : 1;
      unsigned BYPA : 1;
      unsigned CAL_REQA : 1;
      unsigned REQSINGB : 1;
      unsigned REQDIFB : 1;
      unsigned BYPB : 1;
      unsigned CAL_REQB : 1;
      unsigned EOCALIEA : 1;
      unsigned EOCALIEB : 1;
      unsigned : 6;
    };
  };
} typeHSADC1_CALIBBITS;
sfr volatile typeHSADC1_CALIBBITS HSADC1_CALIBbits absolute 0x400DC0AE;

 typedef struct tagHSADC1_CALVAL_ABITS {
  union {
    struct {
      unsigned CALVSING : 7;
      unsigned : 1;
      unsigned CALVDIF : 7;
      unsigned : 1;
    };
  };
} typeHSADC1_CALVAL_ABITS;
sfr volatile typeHSADC1_CALVAL_ABITS HSADC1_CALVAL_Abits absolute 0x400DC0B0;

 typedef struct tagHSADC1_CALVAL_BBITS {
  union {
    struct {
      unsigned CALVSING : 7;
      unsigned : 1;
      unsigned CALVDIF : 7;
      unsigned : 1;
    };
  };
} typeHSADC1_CALVAL_BBITS;
sfr volatile typeHSADC1_CALVAL_BBITS HSADC1_CALVAL_Bbits absolute 0x400DC0B2;

 typedef struct tagHSADC1_MUX67_SELBITS {
  union {
    struct {
      unsigned CH6_SELA : 3;
      unsigned : 1;
      unsigned CH7_SELA : 3;
      unsigned : 1;
      unsigned CH6_SELB : 3;
      unsigned : 1;
      unsigned CH7_SELB : 3;
      unsigned : 1;
    };
  };
} typeHSADC1_MUX67_SELBITS;
sfr volatile typeHSADC1_MUX67_SELBITS HSADC1_MUX67_SELbits absolute 0x400DC0BA;

 typedef struct tagEWM_CTRLBITS {
  union {
    struct {
      unsigned EWMEN : 1;
      unsigned ASSIN : 1;
      unsigned INEN : 1;
      unsigned INTEN : 1;
      unsigned : 4;
    };
  };
} typeEWM_CTRLBITS;
sfr volatile typeEWM_CTRLBITS EWM_CTRLbits absolute 0x40061000;

 typedef struct tagEWM_SERVBITS {
  union {
    struct {
      unsigned SERVICE : 8;
    };
  };
} typeEWM_SERVBITS;
sfr volatile typeEWM_SERVBITS EWM_SERVbits absolute 0x40061001;

 typedef struct tagEWM_CMPLBITS {
  union {
    struct {
      unsigned COMPAREL : 8;
    };
  };
} typeEWM_CMPLBITS;
sfr volatile typeEWM_CMPLBITS EWM_CMPLbits absolute 0x40061002;

 typedef struct tagEWM_CMPHBITS {
  union {
    struct {
      unsigned COMPAREH : 8;
    };
  };
} typeEWM_CMPHBITS;
sfr volatile typeEWM_CMPHBITS EWM_CMPHbits absolute 0x40061003;

 typedef struct tagEWM_CLKCTRLBITS {
  union {
    struct {
      unsigned CLKSEL : 2;
      unsigned : 6;
    };
  };
} typeEWM_CLKCTRLBITS;
sfr volatile typeEWM_CLKCTRLBITS EWM_CLKCTRLbits absolute 0x40061004;

 typedef struct tagEWM_CLKPRESCALERBITS {
  union {
    struct {
      unsigned CLK_DIV : 8;
    };
  };
} typeEWM_CLKPRESCALERBITS;
sfr volatile typeEWM_CLKPRESCALERBITS EWM_CLKPRESCALERbits absolute 0x40061005;

 typedef struct tagMCG_C1BITS {
  union {
    struct {
      unsigned IREFSTEN : 1;
      unsigned IRCLKEN : 1;
      unsigned IREFS : 1;
      unsigned FRDIV : 3;
      unsigned CLKS : 2;
    };
  };
} typeMCG_C1BITS;
sfr volatile typeMCG_C1BITS MCG_C1bits absolute 0x40064000;

 typedef struct tagMCG_C2BITS {
  union {
    struct {
      unsigned IRCS : 1;
      unsigned LP : 1;
      unsigned EREFS : 1;
      unsigned HGO : 1;
      unsigned RANGE : 2;
      unsigned FCFTRIM : 1;
      unsigned LOCRE0 : 1;
    };
  };
} typeMCG_C2BITS;
sfr volatile typeMCG_C2BITS MCG_C2bits absolute 0x40064001;

 typedef struct tagMCG_C3BITS {
  union {
    struct {
      unsigned SCTRIM : 8;
    };
  };
} typeMCG_C3BITS;
sfr volatile typeMCG_C3BITS MCG_C3bits absolute 0x40064002;

 typedef struct tagMCG_C4BITS {
  union {
    struct {
      unsigned SCFTRIM : 1;
      unsigned FCTRIM : 4;
      unsigned DRST_DRS : 2;
      unsigned DMX32 : 1;
    };
  };
} typeMCG_C4BITS;
sfr volatile typeMCG_C4BITS MCG_C4bits absolute 0x40064003;

 typedef struct tagMCG_C5BITS {
  union {
    struct {
      unsigned PRDIV : 3;
      unsigned : 2;
      unsigned PLLSTEN : 1;
      unsigned PLLCLKEN : 1;
      unsigned : 1;
    };
  };
} typeMCG_C5BITS;
sfr volatile typeMCG_C5BITS MCG_C5bits absolute 0x40064004;

 typedef struct tagMCG_C6BITS {
  union {
    struct {
      unsigned VDIV : 5;
      unsigned CME0 : 1;
      unsigned PLLS : 1;
      unsigned LOLIE0 : 1;
    };
  };
} typeMCG_C6BITS;
sfr volatile typeMCG_C6BITS MCG_C6bits absolute 0x40064005;

 typedef struct tagMCG_SBITS {
  union {
    struct {
      unsigned IRCST : 1;
      unsigned OSCINIT0 : 1;
      unsigned CLKST : 2;
      unsigned IREFST : 1;
      unsigned PLLST : 1;
      unsigned LOCK0 : 1;
      unsigned LOLS0 : 1;
    };
  };
} typeMCG_SBITS;
sfr volatile typeMCG_SBITS MCG_Sbits absolute 0x40064006;

 typedef struct tagMCG_SCBITS {
  union {
    struct {
      unsigned LOCS0 : 1;
      unsigned FCRDIV : 3;
      unsigned FLTPRSRV : 1;
      unsigned ATMF : 1;
      unsigned ATMS : 1;
      unsigned ATME : 1;
    };
  };
} typeMCG_SCBITS;
sfr volatile typeMCG_SCBITS MCG_SCbits absolute 0x40064008;

 typedef struct tagMCG_ATCVHBITS {
  union {
    struct {
      unsigned ATCVH : 8;
    };
  };
} typeMCG_ATCVHBITS;
sfr volatile typeMCG_ATCVHBITS MCG_ATCVHbits absolute 0x4006400A;

 typedef struct tagMCG_ATCVLBITS {
  union {
    struct {
      unsigned ATCVL : 8;
    };
  };
} typeMCG_ATCVLBITS;
sfr volatile typeMCG_ATCVLBITS MCG_ATCVLbits absolute 0x4006400B;

 typedef struct tagMCG_C8BITS {
  union {
    struct {
      unsigned : 6;
      unsigned LOLRE : 1;
      unsigned : 1;
    };
  };
} typeMCG_C8BITS;
sfr volatile typeMCG_C8BITS MCG_C8bits absolute 0x4006400D;

 typedef struct tagOSC0_CRBITS {
  union {
    struct {
      unsigned SC16P : 1;
      unsigned SC8P : 1;
      unsigned SC4P : 1;
      unsigned SC2P : 1;
      unsigned : 1;
      unsigned EREFSTEN : 1;
      unsigned : 1;
      unsigned ERCLKEN : 1;
    };
  };
} typeOSC0_CRBITS;
sfr volatile typeOSC0_CRBITS OSC0_CRbits absolute 0x40065000;

 typedef struct tagOSC0_OSC_DIVBITS {
  union {
    struct {
      unsigned : 6;
      unsigned ERPS : 2;
    };
  };
} typeOSC0_OSC_DIVBITS;
sfr volatile typeOSC0_OSC_DIVBITS OSC0_OSC_DIVbits absolute 0x40065002;

 typedef struct tagI2C0_A1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned AD : 7;
    };
  };
} typeI2C0_A1BITS;
sfr volatile typeI2C0_A1BITS I2C0_A1bits absolute 0x40066000;

 typedef struct tagI2C0_FBITS {
  union {
    struct {
      unsigned ICR : 6;
      unsigned MULT : 2;
    };
  };
} typeI2C0_FBITS;
sfr volatile typeI2C0_FBITS I2C0_Fbits absolute 0x40066001;

 typedef struct tagI2C0_C1BITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned WUEN : 1;
      unsigned RSTA : 1;
      unsigned TXAK : 1;
      unsigned TX : 1;
      unsigned MST : 1;
      unsigned IICIE : 1;
      unsigned IICEN : 1;
    };
  };
} typeI2C0_C1BITS;
sfr volatile typeI2C0_C1BITS I2C0_C1bits absolute 0x40066002;

 typedef struct tagI2C0_SBITS {
  union {
    struct {
      unsigned RXAK : 1;
      unsigned IICIF : 1;
      unsigned SRW : 1;
      unsigned RAM : 1;
      unsigned ARBL : 1;
      unsigned BUSY : 1;
      unsigned IAAS : 1;
      unsigned TCF : 1;
    };
  };
} typeI2C0_SBITS;
sfr volatile typeI2C0_SBITS I2C0_Sbits absolute 0x40066003;

 typedef struct tagI2C0_DBITS {
  union {
    struct {
      unsigned DATA : 8;
    };
  };
} typeI2C0_DBITS;
sfr volatile typeI2C0_DBITS I2C0_Dbits absolute 0x40066004;

 typedef struct tagI2C0_C2BITS {
  union {
    struct {
      unsigned AD : 3;
      unsigned RMEN : 1;
      unsigned SBRC : 1;
      unsigned HDRS : 1;
      unsigned ADEXT : 1;
      unsigned GCAEN : 1;
    };
  };
} typeI2C0_C2BITS;
sfr volatile typeI2C0_C2BITS I2C0_C2bits absolute 0x40066005;

 typedef struct tagI2C0_FLTBITS {
  union {
    struct {
      unsigned FLT : 4;
      unsigned STARTF : 1;
      unsigned SSIE : 1;
      unsigned STOPF : 1;
      unsigned SHEN : 1;
    };
  };
} typeI2C0_FLTBITS;
sfr volatile typeI2C0_FLTBITS I2C0_FLTbits absolute 0x40066006;

 typedef struct tagI2C0_RABITS {
  union {
    struct {
      unsigned : 1;
      unsigned RAD : 7;
    };
  };
} typeI2C0_RABITS;
sfr volatile typeI2C0_RABITS I2C0_RAbits absolute 0x40066007;

 typedef struct tagI2C0_SMBBITS {
  union {
    struct {
      unsigned SHTF2IE : 1;
      unsigned SHTF2 : 1;
      unsigned SHTF1 : 1;
      unsigned SLTF : 1;
      unsigned TCKSEL : 1;
      unsigned SIICAEN : 1;
      unsigned ALERTEN : 1;
      unsigned FACK : 1;
    };
  };
} typeI2C0_SMBBITS;
sfr volatile typeI2C0_SMBBITS I2C0_SMBbits absolute 0x40066008;

 typedef struct tagI2C0_A2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned SAD : 7;
    };
  };
} typeI2C0_A2BITS;
sfr volatile typeI2C0_A2BITS I2C0_A2bits absolute 0x40066009;

 typedef struct tagI2C0_SLTHBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C0_SLTHBITS;
sfr volatile typeI2C0_SLTHBITS I2C0_SLTHbits absolute 0x4006600A;

 typedef struct tagI2C0_SLTLBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C0_SLTLBITS;
sfr volatile typeI2C0_SLTLBITS I2C0_SLTLbits absolute 0x4006600B;

 typedef struct tagI2C1_A1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned AD : 7;
    };
  };
} typeI2C1_A1BITS;
sfr volatile typeI2C1_A1BITS I2C1_A1bits absolute 0x40067000;

 typedef struct tagI2C1_FBITS {
  union {
    struct {
      unsigned ICR : 6;
      unsigned MULT : 2;
    };
  };
} typeI2C1_FBITS;
sfr volatile typeI2C1_FBITS I2C1_Fbits absolute 0x40067001;

 typedef struct tagI2C1_C1BITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned WUEN : 1;
      unsigned RSTA : 1;
      unsigned TXAK : 1;
      unsigned TX : 1;
      unsigned MST : 1;
      unsigned IICIE : 1;
      unsigned IICEN : 1;
    };
  };
} typeI2C1_C1BITS;
sfr volatile typeI2C1_C1BITS I2C1_C1bits absolute 0x40067002;

 typedef struct tagI2C1_SBITS {
  union {
    struct {
      unsigned RXAK : 1;
      unsigned IICIF : 1;
      unsigned SRW : 1;
      unsigned RAM : 1;
      unsigned ARBL : 1;
      unsigned BUSY : 1;
      unsigned IAAS : 1;
      unsigned TCF : 1;
    };
  };
} typeI2C1_SBITS;
sfr volatile typeI2C1_SBITS I2C1_Sbits absolute 0x40067003;

 typedef struct tagI2C1_DBITS {
  union {
    struct {
      unsigned DATA : 8;
    };
  };
} typeI2C1_DBITS;
sfr volatile typeI2C1_DBITS I2C1_Dbits absolute 0x40067004;

 typedef struct tagI2C1_C2BITS {
  union {
    struct {
      unsigned AD : 3;
      unsigned RMEN : 1;
      unsigned SBRC : 1;
      unsigned HDRS : 1;
      unsigned ADEXT : 1;
      unsigned GCAEN : 1;
    };
  };
} typeI2C1_C2BITS;
sfr volatile typeI2C1_C2BITS I2C1_C2bits absolute 0x40067005;

 typedef struct tagI2C1_FLTBITS {
  union {
    struct {
      unsigned FLT : 4;
      unsigned STARTF : 1;
      unsigned SSIE : 1;
      unsigned STOPF : 1;
      unsigned SHEN : 1;
    };
  };
} typeI2C1_FLTBITS;
sfr volatile typeI2C1_FLTBITS I2C1_FLTbits absolute 0x40067006;

 typedef struct tagI2C1_RABITS {
  union {
    struct {
      unsigned : 1;
      unsigned RAD : 7;
    };
  };
} typeI2C1_RABITS;
sfr volatile typeI2C1_RABITS I2C1_RAbits absolute 0x40067007;

 typedef struct tagI2C1_SMBBITS {
  union {
    struct {
      unsigned SHTF2IE : 1;
      unsigned SHTF2 : 1;
      unsigned SHTF1 : 1;
      unsigned SLTF : 1;
      unsigned TCKSEL : 1;
      unsigned SIICAEN : 1;
      unsigned ALERTEN : 1;
      unsigned FACK : 1;
    };
  };
} typeI2C1_SMBBITS;
sfr volatile typeI2C1_SMBBITS I2C1_SMBbits absolute 0x40067008;

 typedef struct tagI2C1_A2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned SAD : 7;
    };
  };
} typeI2C1_A2BITS;
sfr volatile typeI2C1_A2BITS I2C1_A2bits absolute 0x40067009;

 typedef struct tagI2C1_SLTHBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C1_SLTHBITS;
sfr volatile typeI2C1_SLTHBITS I2C1_SLTHbits absolute 0x4006700A;

 typedef struct tagI2C1_SLTLBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C1_SLTLBITS;
sfr volatile typeI2C1_SLTLBITS I2C1_SLTLbits absolute 0x4006700B;

 typedef struct tagUART0_BDHBITS {
  union {
    struct {
      unsigned SBR : 5;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
    };
  };
} typeUART0_BDHBITS;
sfr volatile typeUART0_BDHBITS UART0_BDHbits absolute 0x4006A000;

 typedef struct tagUART0_BDLBITS {
  union {
    struct {
      unsigned SBR : 8;
    };
  };
} typeUART0_BDLBITS;
sfr volatile typeUART0_BDLBITS UART0_BDLbits absolute 0x4006A001;

 typedef struct tagUART0_C1BITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned UARTSWAI : 1;
      unsigned LOOPS : 1;
    };
  };
} typeUART0_C1BITS;
sfr volatile typeUART0_C1BITS UART0_C1bits absolute 0x4006A002;

 typedef struct tagUART0_C2BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
    };
  };
} typeUART0_C2BITS;
sfr volatile typeUART0_C2BITS UART0_C2bits absolute 0x4006A003;

 typedef struct tagUART0_S1BITS {
  union {
    struct {
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
    };
  };
} typeUART0_S1BITS;
sfr volatile typeUART0_S1BITS UART0_S1bits absolute 0x4006A004;

 typedef struct tagUART0_S2BITS {
  union {
    struct {
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeUART0_S2BITS;
sfr volatile typeUART0_S2BITS UART0_S2bits absolute 0x4006A005;

 typedef struct tagUART0_C3BITS {
  union {
    struct {
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned T8 : 1;
      unsigned R8_ : 1;
    };
  };
} typeUART0_C3BITS;
sfr volatile typeUART0_C3BITS UART0_C3bits absolute 0x4006A006;

 typedef struct tagUART0_DBITS {
  union {
    struct {
      unsigned RT : 8;
    };
  };
} typeUART0_DBITS;
sfr volatile typeUART0_DBITS UART0_Dbits absolute 0x4006A007;

 typedef struct tagUART0_MA1BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART0_MA1BITS;
sfr volatile typeUART0_MA1BITS UART0_MA1bits absolute 0x4006A008;

 typedef struct tagUART0_MA2BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART0_MA2BITS;
sfr volatile typeUART0_MA2BITS UART0_MA2bits absolute 0x4006A009;

 typedef struct tagUART0_C4BITS {
  union {
    struct {
      unsigned BRFA : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeUART0_C4BITS;
sfr volatile typeUART0_C4BITS UART0_C4bits absolute 0x4006A00A;

 typedef struct tagUART0_C5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LBKDDMAS : 1;
      unsigned : 1;
      unsigned RDMAS : 1;
      unsigned : 1;
      unsigned TDMAS : 1;
    };
  };
} typeUART0_C5BITS;
sfr volatile typeUART0_C5BITS UART0_C5bits absolute 0x4006A00B;

 typedef struct tagUART0_EDBITS {
  union {
    struct {
      unsigned : 6;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
    };
  };
} typeUART0_EDBITS;
sfr volatile typeUART0_EDBITS UART0_EDbits absolute 0x4006A00C;

 typedef struct tagUART0_MODEMBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned : 4;
    };
  };
} typeUART0_MODEMBITS;
sfr volatile typeUART0_MODEMBITS UART0_MODEMbits absolute 0x4006A00D;

 typedef struct tagUART0_IRBITS {
  union {
    struct {
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 5;
    };
  };
} typeUART0_IRBITS;
sfr volatile typeUART0_IRBITS UART0_IRbits absolute 0x4006A00E;

 typedef struct tagUART0_PFIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
    };
  };
} typeUART0_PFIFOBITS;
sfr volatile typeUART0_PFIFOBITS UART0_PFIFObits absolute 0x4006A010;

 typedef struct tagUART0_CFIFOBITS {
  union {
    struct {
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXOFE : 1;
      unsigned : 3;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
    };
  };
} typeUART0_CFIFOBITS;
sfr volatile typeUART0_CFIFOBITS UART0_CFIFObits absolute 0x4006A011;

 typedef struct tagUART0_SFIFOBITS {
  union {
    struct {
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned RXOF : 1;
      unsigned : 3;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
    };
  };
} typeUART0_SFIFOBITS;
sfr volatile typeUART0_SFIFOBITS UART0_SFIFObits absolute 0x4006A012;

 typedef struct tagUART0_TWFIFOBITS {
  union {
    struct {
      unsigned TXWATER : 8;
    };
  };
} typeUART0_TWFIFOBITS;
sfr volatile typeUART0_TWFIFOBITS UART0_TWFIFObits absolute 0x4006A013;

 typedef struct tagUART0_TCFIFOBITS {
  union {
    struct {
      unsigned TXCOUNT : 8;
    };
  };
} typeUART0_TCFIFOBITS;
sfr volatile typeUART0_TCFIFOBITS UART0_TCFIFObits absolute 0x4006A014;

 typedef struct tagUART0_RWFIFOBITS {
  union {
    struct {
      unsigned RXWATER : 8;
    };
  };
} typeUART0_RWFIFOBITS;
sfr volatile typeUART0_RWFIFOBITS UART0_RWFIFObits absolute 0x4006A015;

 typedef struct tagUART0_RCFIFOBITS {
  union {
    struct {
      unsigned RXCOUNT : 8;
    };
  };
} typeUART0_RCFIFOBITS;
sfr volatile typeUART0_RCFIFOBITS UART0_RCFIFObits absolute 0x4006A016;

 typedef struct tagUART0_C7816BITS {
  union {
    struct {
      unsigned ISO_7816E : 1;
      unsigned TTYPE : 1;
      unsigned INIT : 1;
      unsigned ANACK : 1;
      unsigned ONACK : 1;
      unsigned : 3;
    };
  };
} typeUART0_C7816BITS;
sfr volatile typeUART0_C7816BITS UART0_C7816bits absolute 0x4006A018;

 typedef struct tagUART0_IE7816BITS {
  union {
    struct {
      unsigned RXTE : 1;
      unsigned TXTE : 1;
      unsigned GTVE : 1;
      unsigned ADTE : 1;
      unsigned INITDE : 1;
      unsigned BWTE : 1;
      unsigned CWTE : 1;
      unsigned WTE : 1;
    };
  };
} typeUART0_IE7816BITS;
sfr volatile typeUART0_IE7816BITS UART0_IE7816bits absolute 0x4006A019;

 typedef struct tagUART0_IS7816BITS {
  union {
    struct {
      unsigned RXT : 1;
      unsigned TXT : 1;
      unsigned GTV : 1;
      unsigned ADT : 1;
      unsigned INITD : 1;
      unsigned BWT : 1;
      unsigned CWT : 1;
      unsigned WT : 1;
    };
  };
} typeUART0_IS7816BITS;
sfr volatile typeUART0_IS7816BITS UART0_IS7816bits absolute 0x4006A01A;

 typedef struct tagUART0_WP7816BITS {
  union {
    struct {
      unsigned WTX : 8;
    };
  };
} typeUART0_WP7816BITS;
sfr volatile typeUART0_WP7816BITS UART0_WP7816bits absolute 0x4006A01B;

 typedef struct tagUART0_WN7816BITS {
  union {
    struct {
      unsigned GTN : 8;
    };
  };
} typeUART0_WN7816BITS;
sfr volatile typeUART0_WN7816BITS UART0_WN7816bits absolute 0x4006A01C;

 typedef struct tagUART0_WF7816BITS {
  union {
    struct {
      unsigned GTFD : 8;
    };
  };
} typeUART0_WF7816BITS;
sfr volatile typeUART0_WF7816BITS UART0_WF7816bits absolute 0x4006A01D;

 typedef struct tagUART0_ET7816BITS {
  union {
    struct {
      unsigned RXTHRESHOLD : 4;
      unsigned TXTHRESHOLD : 4;
    };
  };
} typeUART0_ET7816BITS;
sfr volatile typeUART0_ET7816BITS UART0_ET7816bits absolute 0x4006A01E;

 typedef struct tagUART0_TL7816BITS {
  union {
    struct {
      unsigned TLEN : 8;
    };
  };
} typeUART0_TL7816BITS;
sfr volatile typeUART0_TL7816BITS UART0_TL7816bits absolute 0x4006A01F;

 typedef struct tagUART0_AP7816A_T0BITS {
  union {
    struct {
      unsigned ADTI_H : 8;
    };
  };
} typeUART0_AP7816A_T0BITS;
sfr volatile typeUART0_AP7816A_T0BITS UART0_AP7816A_T0bits absolute 0x4006A03A;

 typedef struct tagUART0_AP7816B_T0BITS {
  union {
    struct {
      unsigned ADTI_L : 8;
    };
  };
} typeUART0_AP7816B_T0BITS;
sfr volatile typeUART0_AP7816B_T0BITS UART0_AP7816B_T0bits absolute 0x4006A03B;

 typedef struct tagUART0_WP7816A_T0BITS {
  union {
    struct {
      unsigned WI_H : 8;
    };
  };
} typeUART0_WP7816A_T0BITS;
sfr volatile typeUART0_WP7816A_T0BITS UART0_WP7816A_T0bits absolute 0x4006A03C;

 typedef struct tagUART0_WP7816A_T1BITS {
  union {
    struct {
      unsigned BWI_H : 8;
    };
  };
} typeUART0_WP7816A_T1BITS;
sfr volatile typeUART0_WP7816A_T1BITS UART0_WP7816A_T1bits absolute 0x4006A03C;

 typedef struct tagUART0_WP7816B_T0BITS {
  union {
    struct {
      unsigned WI_L : 8;
    };
  };
} typeUART0_WP7816B_T0BITS;
sfr volatile typeUART0_WP7816B_T0BITS UART0_WP7816B_T0bits absolute 0x4006A03D;

 typedef struct tagUART0_WP7816B_T1BITS {
  union {
    struct {
      unsigned BWI_L : 8;
    };
  };
} typeUART0_WP7816B_T1BITS;
sfr volatile typeUART0_WP7816B_T1BITS UART0_WP7816B_T1bits absolute 0x4006A03D;

 typedef struct tagUART0_WGP7816_T1BITS {
  union {
    struct {
      unsigned BGI : 4;
      unsigned CWI1 : 4;
    };
  };
} typeUART0_WGP7816_T1BITS;
sfr volatile typeUART0_WGP7816_T1BITS UART0_WGP7816_T1bits absolute 0x4006A03E;

 typedef struct tagUART0_WP7816C_T1BITS {
  union {
    struct {
      unsigned CWI2 : 5;
      unsigned : 3;
    };
  };
} typeUART0_WP7816C_T1BITS;
sfr volatile typeUART0_WP7816C_T1BITS UART0_WP7816C_T1bits absolute 0x4006A03F;

 typedef struct tagUART1_BDHBITS {
  union {
    struct {
      unsigned SBR : 5;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
    };
  };
} typeUART1_BDHBITS;
sfr volatile typeUART1_BDHBITS UART1_BDHbits absolute 0x4006B000;

 typedef struct tagUART1_BDLBITS {
  union {
    struct {
      unsigned SBR : 8;
    };
  };
} typeUART1_BDLBITS;
sfr volatile typeUART1_BDLBITS UART1_BDLbits absolute 0x4006B001;

 typedef struct tagUART1_C1BITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned UARTSWAI : 1;
      unsigned LOOPS : 1;
    };
  };
} typeUART1_C1BITS;
sfr volatile typeUART1_C1BITS UART1_C1bits absolute 0x4006B002;

 typedef struct tagUART1_C2BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
    };
  };
} typeUART1_C2BITS;
sfr volatile typeUART1_C2BITS UART1_C2bits absolute 0x4006B003;

 typedef struct tagUART1_S1BITS {
  union {
    struct {
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
    };
  };
} typeUART1_S1BITS;
sfr volatile typeUART1_S1BITS UART1_S1bits absolute 0x4006B004;

 typedef struct tagUART1_S2BITS {
  union {
    struct {
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeUART1_S2BITS;
sfr volatile typeUART1_S2BITS UART1_S2bits absolute 0x4006B005;

 typedef struct tagUART1_C3BITS {
  union {
    struct {
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned T8 : 1;
      unsigned R8_ : 1;
    };
  };
} typeUART1_C3BITS;
sfr volatile typeUART1_C3BITS UART1_C3bits absolute 0x4006B006;

 typedef struct tagUART1_DBITS {
  union {
    struct {
      unsigned RT : 8;
    };
  };
} typeUART1_DBITS;
sfr volatile typeUART1_DBITS UART1_Dbits absolute 0x4006B007;

 typedef struct tagUART1_MA1BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART1_MA1BITS;
sfr volatile typeUART1_MA1BITS UART1_MA1bits absolute 0x4006B008;

 typedef struct tagUART1_MA2BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART1_MA2BITS;
sfr volatile typeUART1_MA2BITS UART1_MA2bits absolute 0x4006B009;

 typedef struct tagUART1_C4BITS {
  union {
    struct {
      unsigned BRFA : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeUART1_C4BITS;
sfr volatile typeUART1_C4BITS UART1_C4bits absolute 0x4006B00A;

 typedef struct tagUART1_C5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LBKDDMAS : 1;
      unsigned : 1;
      unsigned RDMAS : 1;
      unsigned : 1;
      unsigned TDMAS : 1;
    };
  };
} typeUART1_C5BITS;
sfr volatile typeUART1_C5BITS UART1_C5bits absolute 0x4006B00B;

 typedef struct tagUART1_EDBITS {
  union {
    struct {
      unsigned : 6;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
    };
  };
} typeUART1_EDBITS;
sfr volatile typeUART1_EDBITS UART1_EDbits absolute 0x4006B00C;

 typedef struct tagUART1_MODEMBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned : 4;
    };
  };
} typeUART1_MODEMBITS;
sfr volatile typeUART1_MODEMBITS UART1_MODEMbits absolute 0x4006B00D;

 typedef struct tagUART1_IRBITS {
  union {
    struct {
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 5;
    };
  };
} typeUART1_IRBITS;
sfr volatile typeUART1_IRBITS UART1_IRbits absolute 0x4006B00E;

 typedef struct tagUART1_PFIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
    };
  };
} typeUART1_PFIFOBITS;
sfr volatile typeUART1_PFIFOBITS UART1_PFIFObits absolute 0x4006B010;

 typedef struct tagUART1_CFIFOBITS {
  union {
    struct {
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXOFE : 1;
      unsigned : 3;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
    };
  };
} typeUART1_CFIFOBITS;
sfr volatile typeUART1_CFIFOBITS UART1_CFIFObits absolute 0x4006B011;

 typedef struct tagUART1_SFIFOBITS {
  union {
    struct {
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned RXOF : 1;
      unsigned : 3;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
    };
  };
} typeUART1_SFIFOBITS;
sfr volatile typeUART1_SFIFOBITS UART1_SFIFObits absolute 0x4006B012;

 typedef struct tagUART1_TWFIFOBITS {
  union {
    struct {
      unsigned TXWATER : 8;
    };
  };
} typeUART1_TWFIFOBITS;
sfr volatile typeUART1_TWFIFOBITS UART1_TWFIFObits absolute 0x4006B013;

 typedef struct tagUART1_TCFIFOBITS {
  union {
    struct {
      unsigned TXCOUNT : 8;
    };
  };
} typeUART1_TCFIFOBITS;
sfr volatile typeUART1_TCFIFOBITS UART1_TCFIFObits absolute 0x4006B014;

 typedef struct tagUART1_RWFIFOBITS {
  union {
    struct {
      unsigned RXWATER : 8;
    };
  };
} typeUART1_RWFIFOBITS;
sfr volatile typeUART1_RWFIFOBITS UART1_RWFIFObits absolute 0x4006B015;

 typedef struct tagUART1_RCFIFOBITS {
  union {
    struct {
      unsigned RXCOUNT : 8;
    };
  };
} typeUART1_RCFIFOBITS;
sfr volatile typeUART1_RCFIFOBITS UART1_RCFIFObits absolute 0x4006B016;

 typedef struct tagUART1_C7816BITS {
  union {
    struct {
      unsigned ISO_7816E : 1;
      unsigned TTYPE : 1;
      unsigned INIT : 1;
      unsigned ANACK : 1;
      unsigned ONACK : 1;
      unsigned : 3;
    };
  };
} typeUART1_C7816BITS;
sfr volatile typeUART1_C7816BITS UART1_C7816bits absolute 0x4006B018;

 typedef struct tagUART1_IE7816BITS {
  union {
    struct {
      unsigned RXTE : 1;
      unsigned TXTE : 1;
      unsigned GTVE : 1;
      unsigned ADTE : 1;
      unsigned INITDE : 1;
      unsigned BWTE : 1;
      unsigned CWTE : 1;
      unsigned WTE : 1;
    };
  };
} typeUART1_IE7816BITS;
sfr volatile typeUART1_IE7816BITS UART1_IE7816bits absolute 0x4006B019;

 typedef struct tagUART1_IS7816BITS {
  union {
    struct {
      unsigned RXT : 1;
      unsigned TXT : 1;
      unsigned GTV : 1;
      unsigned ADT : 1;
      unsigned INITD : 1;
      unsigned BWT : 1;
      unsigned CWT : 1;
      unsigned WT : 1;
    };
  };
} typeUART1_IS7816BITS;
sfr volatile typeUART1_IS7816BITS UART1_IS7816bits absolute 0x4006B01A;

 typedef struct tagUART1_WP7816BITS {
  union {
    struct {
      unsigned WTX : 8;
    };
  };
} typeUART1_WP7816BITS;
sfr volatile typeUART1_WP7816BITS UART1_WP7816bits absolute 0x4006B01B;

 typedef struct tagUART1_WN7816BITS {
  union {
    struct {
      unsigned GTN : 8;
    };
  };
} typeUART1_WN7816BITS;
sfr volatile typeUART1_WN7816BITS UART1_WN7816bits absolute 0x4006B01C;

 typedef struct tagUART1_WF7816BITS {
  union {
    struct {
      unsigned GTFD : 8;
    };
  };
} typeUART1_WF7816BITS;
sfr volatile typeUART1_WF7816BITS UART1_WF7816bits absolute 0x4006B01D;

 typedef struct tagUART1_ET7816BITS {
  union {
    struct {
      unsigned RXTHRESHOLD : 4;
      unsigned TXTHRESHOLD : 4;
    };
  };
} typeUART1_ET7816BITS;
sfr volatile typeUART1_ET7816BITS UART1_ET7816bits absolute 0x4006B01E;

 typedef struct tagUART1_TL7816BITS {
  union {
    struct {
      unsigned TLEN : 8;
    };
  };
} typeUART1_TL7816BITS;
sfr volatile typeUART1_TL7816BITS UART1_TL7816bits absolute 0x4006B01F;

 typedef struct tagUART1_AP7816A_T0BITS {
  union {
    struct {
      unsigned ADTI_H : 8;
    };
  };
} typeUART1_AP7816A_T0BITS;
sfr volatile typeUART1_AP7816A_T0BITS UART1_AP7816A_T0bits absolute 0x4006B03A;

 typedef struct tagUART1_AP7816B_T0BITS {
  union {
    struct {
      unsigned ADTI_L : 8;
    };
  };
} typeUART1_AP7816B_T0BITS;
sfr volatile typeUART1_AP7816B_T0BITS UART1_AP7816B_T0bits absolute 0x4006B03B;

 typedef struct tagUART1_WP7816A_T0BITS {
  union {
    struct {
      unsigned WI_H : 8;
    };
  };
} typeUART1_WP7816A_T0BITS;
sfr volatile typeUART1_WP7816A_T0BITS UART1_WP7816A_T0bits absolute 0x4006B03C;

 typedef struct tagUART1_WP7816A_T1BITS {
  union {
    struct {
      unsigned BWI_H : 8;
    };
  };
} typeUART1_WP7816A_T1BITS;
sfr volatile typeUART1_WP7816A_T1BITS UART1_WP7816A_T1bits absolute 0x4006B03C;

 typedef struct tagUART1_WP7816B_T0BITS {
  union {
    struct {
      unsigned WI_L : 8;
    };
  };
} typeUART1_WP7816B_T0BITS;
sfr volatile typeUART1_WP7816B_T0BITS UART1_WP7816B_T0bits absolute 0x4006B03D;

 typedef struct tagUART1_WP7816B_T1BITS {
  union {
    struct {
      unsigned BWI_L : 8;
    };
  };
} typeUART1_WP7816B_T1BITS;
sfr volatile typeUART1_WP7816B_T1BITS UART1_WP7816B_T1bits absolute 0x4006B03D;

 typedef struct tagUART1_WGP7816_T1BITS {
  union {
    struct {
      unsigned BGI : 4;
      unsigned CWI1 : 4;
    };
  };
} typeUART1_WGP7816_T1BITS;
sfr volatile typeUART1_WGP7816_T1BITS UART1_WGP7816_T1bits absolute 0x4006B03E;

 typedef struct tagUART1_WP7816C_T1BITS {
  union {
    struct {
      unsigned CWI2 : 5;
      unsigned : 3;
    };
  };
} typeUART1_WP7816C_T1BITS;
sfr volatile typeUART1_WP7816C_T1BITS UART1_WP7816C_T1bits absolute 0x4006B03F;

 typedef struct tagUART2_BDHBITS {
  union {
    struct {
      unsigned SBR : 5;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
    };
  };
} typeUART2_BDHBITS;
sfr volatile typeUART2_BDHBITS UART2_BDHbits absolute 0x4006C000;

 typedef struct tagUART2_BDLBITS {
  union {
    struct {
      unsigned SBR : 8;
    };
  };
} typeUART2_BDLBITS;
sfr volatile typeUART2_BDLBITS UART2_BDLbits absolute 0x4006C001;

 typedef struct tagUART2_C1BITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned UARTSWAI : 1;
      unsigned LOOPS : 1;
    };
  };
} typeUART2_C1BITS;
sfr volatile typeUART2_C1BITS UART2_C1bits absolute 0x4006C002;

 typedef struct tagUART2_C2BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
    };
  };
} typeUART2_C2BITS;
sfr volatile typeUART2_C2BITS UART2_C2bits absolute 0x4006C003;

 typedef struct tagUART2_S1BITS {
  union {
    struct {
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
    };
  };
} typeUART2_S1BITS;
sfr volatile typeUART2_S1BITS UART2_S1bits absolute 0x4006C004;

 typedef struct tagUART2_S2BITS {
  union {
    struct {
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeUART2_S2BITS;
sfr volatile typeUART2_S2BITS UART2_S2bits absolute 0x4006C005;

 typedef struct tagUART2_C3BITS {
  union {
    struct {
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned T8 : 1;
      unsigned R8_ : 1;
    };
  };
} typeUART2_C3BITS;
sfr volatile typeUART2_C3BITS UART2_C3bits absolute 0x4006C006;

 typedef struct tagUART2_DBITS {
  union {
    struct {
      unsigned RT : 8;
    };
  };
} typeUART2_DBITS;
sfr volatile typeUART2_DBITS UART2_Dbits absolute 0x4006C007;

 typedef struct tagUART2_MA1BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART2_MA1BITS;
sfr volatile typeUART2_MA1BITS UART2_MA1bits absolute 0x4006C008;

 typedef struct tagUART2_MA2BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART2_MA2BITS;
sfr volatile typeUART2_MA2BITS UART2_MA2bits absolute 0x4006C009;

 typedef struct tagUART2_C4BITS {
  union {
    struct {
      unsigned BRFA : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeUART2_C4BITS;
sfr volatile typeUART2_C4BITS UART2_C4bits absolute 0x4006C00A;

 typedef struct tagUART2_C5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LBKDDMAS : 1;
      unsigned : 1;
      unsigned RDMAS : 1;
      unsigned : 1;
      unsigned TDMAS : 1;
    };
  };
} typeUART2_C5BITS;
sfr volatile typeUART2_C5BITS UART2_C5bits absolute 0x4006C00B;

 typedef struct tagUART2_EDBITS {
  union {
    struct {
      unsigned : 6;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
    };
  };
} typeUART2_EDBITS;
sfr volatile typeUART2_EDBITS UART2_EDbits absolute 0x4006C00C;

 typedef struct tagUART2_MODEMBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned : 4;
    };
  };
} typeUART2_MODEMBITS;
sfr volatile typeUART2_MODEMBITS UART2_MODEMbits absolute 0x4006C00D;

 typedef struct tagUART2_IRBITS {
  union {
    struct {
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 5;
    };
  };
} typeUART2_IRBITS;
sfr volatile typeUART2_IRBITS UART2_IRbits absolute 0x4006C00E;

 typedef struct tagUART2_PFIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
    };
  };
} typeUART2_PFIFOBITS;
sfr volatile typeUART2_PFIFOBITS UART2_PFIFObits absolute 0x4006C010;

 typedef struct tagUART2_CFIFOBITS {
  union {
    struct {
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXOFE : 1;
      unsigned : 3;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
    };
  };
} typeUART2_CFIFOBITS;
sfr volatile typeUART2_CFIFOBITS UART2_CFIFObits absolute 0x4006C011;

 typedef struct tagUART2_SFIFOBITS {
  union {
    struct {
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned RXOF : 1;
      unsigned : 3;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
    };
  };
} typeUART2_SFIFOBITS;
sfr volatile typeUART2_SFIFOBITS UART2_SFIFObits absolute 0x4006C012;

 typedef struct tagUART2_TWFIFOBITS {
  union {
    struct {
      unsigned TXWATER : 8;
    };
  };
} typeUART2_TWFIFOBITS;
sfr volatile typeUART2_TWFIFOBITS UART2_TWFIFObits absolute 0x4006C013;

 typedef struct tagUART2_TCFIFOBITS {
  union {
    struct {
      unsigned TXCOUNT : 8;
    };
  };
} typeUART2_TCFIFOBITS;
sfr volatile typeUART2_TCFIFOBITS UART2_TCFIFObits absolute 0x4006C014;

 typedef struct tagUART2_RWFIFOBITS {
  union {
    struct {
      unsigned RXWATER : 8;
    };
  };
} typeUART2_RWFIFOBITS;
sfr volatile typeUART2_RWFIFOBITS UART2_RWFIFObits absolute 0x4006C015;

 typedef struct tagUART2_RCFIFOBITS {
  union {
    struct {
      unsigned RXCOUNT : 8;
    };
  };
} typeUART2_RCFIFOBITS;
sfr volatile typeUART2_RCFIFOBITS UART2_RCFIFObits absolute 0x4006C016;

 typedef struct tagUART3_BDHBITS {
  union {
    struct {
      unsigned SBR : 5;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
    };
  };
} typeUART3_BDHBITS;
sfr volatile typeUART3_BDHBITS UART3_BDHbits absolute 0x4006D000;

 typedef struct tagUART3_BDLBITS {
  union {
    struct {
      unsigned SBR : 8;
    };
  };
} typeUART3_BDLBITS;
sfr volatile typeUART3_BDLBITS UART3_BDLbits absolute 0x4006D001;

 typedef struct tagUART3_C1BITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned UARTSWAI : 1;
      unsigned LOOPS : 1;
    };
  };
} typeUART3_C1BITS;
sfr volatile typeUART3_C1BITS UART3_C1bits absolute 0x4006D002;

 typedef struct tagUART3_C2BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
    };
  };
} typeUART3_C2BITS;
sfr volatile typeUART3_C2BITS UART3_C2bits absolute 0x4006D003;

 typedef struct tagUART3_S1BITS {
  union {
    struct {
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
    };
  };
} typeUART3_S1BITS;
sfr volatile typeUART3_S1BITS UART3_S1bits absolute 0x4006D004;

 typedef struct tagUART3_S2BITS {
  union {
    struct {
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeUART3_S2BITS;
sfr volatile typeUART3_S2BITS UART3_S2bits absolute 0x4006D005;

 typedef struct tagUART3_C3BITS {
  union {
    struct {
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned T8 : 1;
      unsigned R8_ : 1;
    };
  };
} typeUART3_C3BITS;
sfr volatile typeUART3_C3BITS UART3_C3bits absolute 0x4006D006;

 typedef struct tagUART3_DBITS {
  union {
    struct {
      unsigned RT : 8;
    };
  };
} typeUART3_DBITS;
sfr volatile typeUART3_DBITS UART3_Dbits absolute 0x4006D007;

 typedef struct tagUART3_MA1BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART3_MA1BITS;
sfr volatile typeUART3_MA1BITS UART3_MA1bits absolute 0x4006D008;

 typedef struct tagUART3_MA2BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART3_MA2BITS;
sfr volatile typeUART3_MA2BITS UART3_MA2bits absolute 0x4006D009;

 typedef struct tagUART3_C4BITS {
  union {
    struct {
      unsigned BRFA : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeUART3_C4BITS;
sfr volatile typeUART3_C4BITS UART3_C4bits absolute 0x4006D00A;

 typedef struct tagUART3_C5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LBKDDMAS : 1;
      unsigned : 1;
      unsigned RDMAS : 1;
      unsigned : 1;
      unsigned TDMAS : 1;
    };
  };
} typeUART3_C5BITS;
sfr volatile typeUART3_C5BITS UART3_C5bits absolute 0x4006D00B;

 typedef struct tagUART3_EDBITS {
  union {
    struct {
      unsigned : 6;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
    };
  };
} typeUART3_EDBITS;
sfr volatile typeUART3_EDBITS UART3_EDbits absolute 0x4006D00C;

 typedef struct tagUART3_MODEMBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned : 4;
    };
  };
} typeUART3_MODEMBITS;
sfr volatile typeUART3_MODEMBITS UART3_MODEMbits absolute 0x4006D00D;

 typedef struct tagUART3_IRBITS {
  union {
    struct {
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 5;
    };
  };
} typeUART3_IRBITS;
sfr volatile typeUART3_IRBITS UART3_IRbits absolute 0x4006D00E;

 typedef struct tagUART3_PFIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
    };
  };
} typeUART3_PFIFOBITS;
sfr volatile typeUART3_PFIFOBITS UART3_PFIFObits absolute 0x4006D010;

 typedef struct tagUART3_CFIFOBITS {
  union {
    struct {
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXOFE : 1;
      unsigned : 3;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
    };
  };
} typeUART3_CFIFOBITS;
sfr volatile typeUART3_CFIFOBITS UART3_CFIFObits absolute 0x4006D011;

 typedef struct tagUART3_SFIFOBITS {
  union {
    struct {
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned RXOF : 1;
      unsigned : 3;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
    };
  };
} typeUART3_SFIFOBITS;
sfr volatile typeUART3_SFIFOBITS UART3_SFIFObits absolute 0x4006D012;

 typedef struct tagUART3_TWFIFOBITS {
  union {
    struct {
      unsigned TXWATER : 8;
    };
  };
} typeUART3_TWFIFOBITS;
sfr volatile typeUART3_TWFIFOBITS UART3_TWFIFObits absolute 0x4006D013;

 typedef struct tagUART3_TCFIFOBITS {
  union {
    struct {
      unsigned TXCOUNT : 8;
    };
  };
} typeUART3_TCFIFOBITS;
sfr volatile typeUART3_TCFIFOBITS UART3_TCFIFObits absolute 0x4006D014;

 typedef struct tagUART3_RWFIFOBITS {
  union {
    struct {
      unsigned RXWATER : 8;
    };
  };
} typeUART3_RWFIFOBITS;
sfr volatile typeUART3_RWFIFOBITS UART3_RWFIFObits absolute 0x4006D015;

 typedef struct tagUART3_RCFIFOBITS {
  union {
    struct {
      unsigned RXCOUNT : 8;
    };
  };
} typeUART3_RCFIFOBITS;
sfr volatile typeUART3_RCFIFOBITS UART3_RCFIFObits absolute 0x4006D016;

 typedef struct tagUART4_BDHBITS {
  union {
    struct {
      unsigned SBR : 5;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
    };
  };
} typeUART4_BDHBITS;
sfr volatile typeUART4_BDHBITS UART4_BDHbits absolute 0x400EA000;

 typedef struct tagUART4_BDLBITS {
  union {
    struct {
      unsigned SBR : 8;
    };
  };
} typeUART4_BDLBITS;
sfr volatile typeUART4_BDLBITS UART4_BDLbits absolute 0x400EA001;

 typedef struct tagUART4_C1BITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned UARTSWAI : 1;
      unsigned LOOPS : 1;
    };
  };
} typeUART4_C1BITS;
sfr volatile typeUART4_C1BITS UART4_C1bits absolute 0x400EA002;

 typedef struct tagUART4_C2BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
    };
  };
} typeUART4_C2BITS;
sfr volatile typeUART4_C2BITS UART4_C2bits absolute 0x400EA003;

 typedef struct tagUART4_S1BITS {
  union {
    struct {
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
    };
  };
} typeUART4_S1BITS;
sfr volatile typeUART4_S1BITS UART4_S1bits absolute 0x400EA004;

 typedef struct tagUART4_S2BITS {
  union {
    struct {
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeUART4_S2BITS;
sfr volatile typeUART4_S2BITS UART4_S2bits absolute 0x400EA005;

 typedef struct tagUART4_C3BITS {
  union {
    struct {
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned T8 : 1;
      unsigned R8_ : 1;
    };
  };
} typeUART4_C3BITS;
sfr volatile typeUART4_C3BITS UART4_C3bits absolute 0x400EA006;

 typedef struct tagUART4_DBITS {
  union {
    struct {
      unsigned RT : 8;
    };
  };
} typeUART4_DBITS;
sfr volatile typeUART4_DBITS UART4_Dbits absolute 0x400EA007;

 typedef struct tagUART4_MA1BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART4_MA1BITS;
sfr volatile typeUART4_MA1BITS UART4_MA1bits absolute 0x400EA008;

 typedef struct tagUART4_MA2BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART4_MA2BITS;
sfr volatile typeUART4_MA2BITS UART4_MA2bits absolute 0x400EA009;

 typedef struct tagUART4_C4BITS {
  union {
    struct {
      unsigned BRFA : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeUART4_C4BITS;
sfr volatile typeUART4_C4BITS UART4_C4bits absolute 0x400EA00A;

 typedef struct tagUART4_C5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LBKDDMAS : 1;
      unsigned : 1;
      unsigned RDMAS : 1;
      unsigned : 1;
      unsigned TDMAS : 1;
    };
  };
} typeUART4_C5BITS;
sfr volatile typeUART4_C5BITS UART4_C5bits absolute 0x400EA00B;

 typedef struct tagUART4_EDBITS {
  union {
    struct {
      unsigned : 6;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
    };
  };
} typeUART4_EDBITS;
sfr volatile typeUART4_EDBITS UART4_EDbits absolute 0x400EA00C;

 typedef struct tagUART4_MODEMBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned : 4;
    };
  };
} typeUART4_MODEMBITS;
sfr volatile typeUART4_MODEMBITS UART4_MODEMbits absolute 0x400EA00D;

 typedef struct tagUART4_IRBITS {
  union {
    struct {
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 5;
    };
  };
} typeUART4_IRBITS;
sfr volatile typeUART4_IRBITS UART4_IRbits absolute 0x400EA00E;

 typedef struct tagUART4_PFIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
    };
  };
} typeUART4_PFIFOBITS;
sfr volatile typeUART4_PFIFOBITS UART4_PFIFObits absolute 0x400EA010;

 typedef struct tagUART4_CFIFOBITS {
  union {
    struct {
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXOFE : 1;
      unsigned : 3;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
    };
  };
} typeUART4_CFIFOBITS;
sfr volatile typeUART4_CFIFOBITS UART4_CFIFObits absolute 0x400EA011;

 typedef struct tagUART4_SFIFOBITS {
  union {
    struct {
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned RXOF : 1;
      unsigned : 3;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
    };
  };
} typeUART4_SFIFOBITS;
sfr volatile typeUART4_SFIFOBITS UART4_SFIFObits absolute 0x400EA012;

 typedef struct tagUART4_TWFIFOBITS {
  union {
    struct {
      unsigned TXWATER : 8;
    };
  };
} typeUART4_TWFIFOBITS;
sfr volatile typeUART4_TWFIFOBITS UART4_TWFIFObits absolute 0x400EA013;

 typedef struct tagUART4_TCFIFOBITS {
  union {
    struct {
      unsigned TXCOUNT : 8;
    };
  };
} typeUART4_TCFIFOBITS;
sfr volatile typeUART4_TCFIFOBITS UART4_TCFIFObits absolute 0x400EA014;

 typedef struct tagUART4_RWFIFOBITS {
  union {
    struct {
      unsigned RXWATER : 8;
    };
  };
} typeUART4_RWFIFOBITS;
sfr volatile typeUART4_RWFIFOBITS UART4_RWFIFObits absolute 0x400EA015;

 typedef struct tagUART4_RCFIFOBITS {
  union {
    struct {
      unsigned RXCOUNT : 8;
    };
  };
} typeUART4_RCFIFOBITS;
sfr volatile typeUART4_RCFIFOBITS UART4_RCFIFObits absolute 0x400EA016;

 typedef struct tagUART5_BDHBITS {
  union {
    struct {
      unsigned SBR : 5;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
    };
  };
} typeUART5_BDHBITS;
sfr volatile typeUART5_BDHBITS UART5_BDHbits absolute 0x400EB000;

 typedef struct tagUART5_BDLBITS {
  union {
    struct {
      unsigned SBR : 8;
    };
  };
} typeUART5_BDLBITS;
sfr volatile typeUART5_BDLBITS UART5_BDLbits absolute 0x400EB001;

 typedef struct tagUART5_C1BITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned UARTSWAI : 1;
      unsigned LOOPS : 1;
    };
  };
} typeUART5_C1BITS;
sfr volatile typeUART5_C1BITS UART5_C1bits absolute 0x400EB002;

 typedef struct tagUART5_C2BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
    };
  };
} typeUART5_C2BITS;
sfr volatile typeUART5_C2BITS UART5_C2bits absolute 0x400EB003;

 typedef struct tagUART5_S1BITS {
  union {
    struct {
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
    };
  };
} typeUART5_S1BITS;
sfr volatile typeUART5_S1BITS UART5_S1bits absolute 0x400EB004;

 typedef struct tagUART5_S2BITS {
  union {
    struct {
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeUART5_S2BITS;
sfr volatile typeUART5_S2BITS UART5_S2bits absolute 0x400EB005;

 typedef struct tagUART5_C3BITS {
  union {
    struct {
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned T8 : 1;
      unsigned R8_ : 1;
    };
  };
} typeUART5_C3BITS;
sfr volatile typeUART5_C3BITS UART5_C3bits absolute 0x400EB006;

 typedef struct tagUART5_DBITS {
  union {
    struct {
      unsigned RT : 8;
    };
  };
} typeUART5_DBITS;
sfr volatile typeUART5_DBITS UART5_Dbits absolute 0x400EB007;

 typedef struct tagUART5_MA1BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART5_MA1BITS;
sfr volatile typeUART5_MA1BITS UART5_MA1bits absolute 0x400EB008;

 typedef struct tagUART5_MA2BITS {
  union {
    struct {
      unsigned MA : 8;
    };
  };
} typeUART5_MA2BITS;
sfr volatile typeUART5_MA2BITS UART5_MA2bits absolute 0x400EB009;

 typedef struct tagUART5_C4BITS {
  union {
    struct {
      unsigned BRFA : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeUART5_C4BITS;
sfr volatile typeUART5_C4BITS UART5_C4bits absolute 0x400EB00A;

 typedef struct tagUART5_C5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned LBKDDMAS : 1;
      unsigned : 1;
      unsigned RDMAS : 1;
      unsigned : 1;
      unsigned TDMAS : 1;
    };
  };
} typeUART5_C5BITS;
sfr volatile typeUART5_C5BITS UART5_C5bits absolute 0x400EB00B;

 typedef struct tagUART5_EDBITS {
  union {
    struct {
      unsigned : 6;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
    };
  };
} typeUART5_EDBITS;
sfr volatile typeUART5_EDBITS UART5_EDbits absolute 0x400EB00C;

 typedef struct tagUART5_MODEMBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned : 4;
    };
  };
} typeUART5_MODEMBITS;
sfr volatile typeUART5_MODEMBITS UART5_MODEMbits absolute 0x400EB00D;

 typedef struct tagUART5_IRBITS {
  union {
    struct {
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 5;
    };
  };
} typeUART5_IRBITS;
sfr volatile typeUART5_IRBITS UART5_IRbits absolute 0x400EB00E;

 typedef struct tagUART5_PFIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
    };
  };
} typeUART5_PFIFOBITS;
sfr volatile typeUART5_PFIFOBITS UART5_PFIFObits absolute 0x400EB010;

 typedef struct tagUART5_CFIFOBITS {
  union {
    struct {
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXOFE : 1;
      unsigned : 3;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
    };
  };
} typeUART5_CFIFOBITS;
sfr volatile typeUART5_CFIFOBITS UART5_CFIFObits absolute 0x400EB011;

 typedef struct tagUART5_SFIFOBITS {
  union {
    struct {
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned RXOF : 1;
      unsigned : 3;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
    };
  };
} typeUART5_SFIFOBITS;
sfr volatile typeUART5_SFIFOBITS UART5_SFIFObits absolute 0x400EB012;

 typedef struct tagUART5_TWFIFOBITS {
  union {
    struct {
      unsigned TXWATER : 8;
    };
  };
} typeUART5_TWFIFOBITS;
sfr volatile typeUART5_TWFIFOBITS UART5_TWFIFObits absolute 0x400EB013;

 typedef struct tagUART5_TCFIFOBITS {
  union {
    struct {
      unsigned TXCOUNT : 8;
    };
  };
} typeUART5_TCFIFOBITS;
sfr volatile typeUART5_TCFIFOBITS UART5_TCFIFObits absolute 0x400EB014;

 typedef struct tagUART5_RWFIFOBITS {
  union {
    struct {
      unsigned RXWATER : 8;
    };
  };
} typeUART5_RWFIFOBITS;
sfr volatile typeUART5_RWFIFOBITS UART5_RWFIFObits absolute 0x400EB015;

 typedef struct tagUART5_RCFIFOBITS {
  union {
    struct {
      unsigned RXCOUNT : 8;
    };
  };
} typeUART5_RCFIFOBITS;
sfr volatile typeUART5_RCFIFOBITS UART5_RCFIFObits absolute 0x400EB016;

 typedef struct tagCMP0_CR0BITS {
  union {
    struct {
      unsigned HYSTCTR : 2;
      unsigned : 2;
      unsigned FILTER_CNT : 3;
      unsigned : 1;
    };
  };
} typeCMP0_CR0BITS;
sfr volatile typeCMP0_CR0BITS CMP0_CR0bits absolute 0x40073000;

 typedef struct tagCMP0_CR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned OPE : 1;
      unsigned COS_ : 1;
      unsigned INV : 1;
      unsigned PMODE : 1;
      unsigned TRIGM : 1;
      unsigned WE : 1;
      unsigned SE : 1;
    };
  };
} typeCMP0_CR1BITS;
sfr volatile typeCMP0_CR1BITS CMP0_CR1bits absolute 0x40073001;

 typedef struct tagCMP0_FPRBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
    };
  };
} typeCMP0_FPRBITS;
sfr volatile typeCMP0_FPRBITS CMP0_FPRbits absolute 0x40073002;

 typedef struct tagCMP0_SCRBITS {
  union {
    struct {
      unsigned COUT : 1;
      unsigned CFF : 1;
      unsigned CFR : 1;
      unsigned IEF : 1;
      unsigned IER : 1;
      unsigned : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
    };
  };
} typeCMP0_SCRBITS;
sfr volatile typeCMP0_SCRBITS CMP0_SCRbits absolute 0x40073003;

 typedef struct tagCMP0_DACCRBITS {
  union {
    struct {
      unsigned VOSEL : 6;
      unsigned VRSEL : 1;
      unsigned DACEN : 1;
    };
  };
} typeCMP0_DACCRBITS;
sfr volatile typeCMP0_DACCRBITS CMP0_DACCRbits absolute 0x40073004;

 typedef struct tagCMP0_MUXCRBITS {
  union {
    struct {
      unsigned MSEL : 3;
      unsigned PSEL : 3;
      unsigned : 2;
    };
  };
} typeCMP0_MUXCRBITS;
sfr volatile typeCMP0_MUXCRBITS CMP0_MUXCRbits absolute 0x40073005;

 typedef struct tagCMP1_CR0BITS {
  union {
    struct {
      unsigned HYSTCTR : 2;
      unsigned : 2;
      unsigned FILTER_CNT : 3;
      unsigned : 1;
    };
  };
} typeCMP1_CR0BITS;
sfr volatile typeCMP1_CR0BITS CMP1_CR0bits absolute 0x40073008;

 typedef struct tagCMP1_CR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned OPE : 1;
      unsigned COS_ : 1;
      unsigned INV : 1;
      unsigned PMODE : 1;
      unsigned TRIGM : 1;
      unsigned WE : 1;
      unsigned SE : 1;
    };
  };
} typeCMP1_CR1BITS;
sfr volatile typeCMP1_CR1BITS CMP1_CR1bits absolute 0x40073009;

 typedef struct tagCMP1_FPRBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
    };
  };
} typeCMP1_FPRBITS;
sfr volatile typeCMP1_FPRBITS CMP1_FPRbits absolute 0x4007300A;

 typedef struct tagCMP1_SCRBITS {
  union {
    struct {
      unsigned COUT : 1;
      unsigned CFF : 1;
      unsigned CFR : 1;
      unsigned IEF : 1;
      unsigned IER : 1;
      unsigned : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
    };
  };
} typeCMP1_SCRBITS;
sfr volatile typeCMP1_SCRBITS CMP1_SCRbits absolute 0x4007300B;

 typedef struct tagCMP1_DACCRBITS {
  union {
    struct {
      unsigned VOSEL : 6;
      unsigned VRSEL : 1;
      unsigned DACEN : 1;
    };
  };
} typeCMP1_DACCRBITS;
sfr volatile typeCMP1_DACCRBITS CMP1_DACCRbits absolute 0x4007300C;

 typedef struct tagCMP1_MUXCRBITS {
  union {
    struct {
      unsigned MSEL : 3;
      unsigned PSEL : 3;
      unsigned : 2;
    };
  };
} typeCMP1_MUXCRBITS;
sfr volatile typeCMP1_MUXCRBITS CMP1_MUXCRbits absolute 0x4007300D;

 typedef struct tagCMP2_CR0BITS {
  union {
    struct {
      unsigned HYSTCTR : 2;
      unsigned : 2;
      unsigned FILTER_CNT : 3;
      unsigned : 1;
    };
  };
} typeCMP2_CR0BITS;
sfr volatile typeCMP2_CR0BITS CMP2_CR0bits absolute 0x40073010;

 typedef struct tagCMP2_CR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned OPE : 1;
      unsigned COS_ : 1;
      unsigned INV : 1;
      unsigned PMODE : 1;
      unsigned TRIGM : 1;
      unsigned WE : 1;
      unsigned SE : 1;
    };
  };
} typeCMP2_CR1BITS;
sfr volatile typeCMP2_CR1BITS CMP2_CR1bits absolute 0x40073011;

 typedef struct tagCMP2_FPRBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
    };
  };
} typeCMP2_FPRBITS;
sfr volatile typeCMP2_FPRBITS CMP2_FPRbits absolute 0x40073012;

 typedef struct tagCMP2_SCRBITS {
  union {
    struct {
      unsigned COUT : 1;
      unsigned CFF : 1;
      unsigned CFR : 1;
      unsigned IEF : 1;
      unsigned IER : 1;
      unsigned : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
    };
  };
} typeCMP2_SCRBITS;
sfr volatile typeCMP2_SCRBITS CMP2_SCRbits absolute 0x40073013;

 typedef struct tagCMP2_DACCRBITS {
  union {
    struct {
      unsigned VOSEL : 6;
      unsigned VRSEL : 1;
      unsigned DACEN : 1;
    };
  };
} typeCMP2_DACCRBITS;
sfr volatile typeCMP2_DACCRBITS CMP2_DACCRbits absolute 0x40073014;

 typedef struct tagCMP2_MUXCRBITS {
  union {
    struct {
      unsigned MSEL : 3;
      unsigned PSEL : 3;
      unsigned : 2;
    };
  };
} typeCMP2_MUXCRBITS;
sfr volatile typeCMP2_MUXCRBITS CMP2_MUXCRbits absolute 0x40073015;

 typedef struct tagCMP3_CR0BITS {
  union {
    struct {
      unsigned HYSTCTR : 2;
      unsigned : 2;
      unsigned FILTER_CNT : 3;
      unsigned : 1;
    };
  };
} typeCMP3_CR0BITS;
sfr volatile typeCMP3_CR0BITS CMP3_CR0bits absolute 0x40073018;

 typedef struct tagCMP3_CR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned OPE : 1;
      unsigned COS_ : 1;
      unsigned INV : 1;
      unsigned PMODE : 1;
      unsigned TRIGM : 1;
      unsigned WE : 1;
      unsigned SE : 1;
    };
  };
} typeCMP3_CR1BITS;
sfr volatile typeCMP3_CR1BITS CMP3_CR1bits absolute 0x40073019;

 typedef struct tagCMP3_FPRBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
    };
  };
} typeCMP3_FPRBITS;
sfr volatile typeCMP3_FPRBITS CMP3_FPRbits absolute 0x4007301A;

 typedef struct tagCMP3_SCRBITS {
  union {
    struct {
      unsigned COUT : 1;
      unsigned CFF : 1;
      unsigned CFR : 1;
      unsigned IEF : 1;
      unsigned IER : 1;
      unsigned : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
    };
  };
} typeCMP3_SCRBITS;
sfr volatile typeCMP3_SCRBITS CMP3_SCRbits absolute 0x4007301B;

 typedef struct tagCMP3_DACCRBITS {
  union {
    struct {
      unsigned VOSEL : 6;
      unsigned VRSEL : 1;
      unsigned DACEN : 1;
    };
  };
} typeCMP3_DACCRBITS;
sfr volatile typeCMP3_DACCRBITS CMP3_DACCRbits absolute 0x4007301C;

 typedef struct tagCMP3_MUXCRBITS {
  union {
    struct {
      unsigned MSEL : 3;
      unsigned PSEL : 3;
      unsigned : 2;
    };
  };
} typeCMP3_MUXCRBITS;
sfr volatile typeCMP3_MUXCRBITS CMP3_MUXCRbits absolute 0x4007301D;

 typedef struct tagLLWU_PE1BITS {
  union {
    struct {
      unsigned WUPE0 : 2;
      unsigned WUPE1 : 2;
      unsigned WUPE2 : 2;
      unsigned WUPE3 : 2;
    };
  };
} typeLLWU_PE1BITS;
sfr volatile typeLLWU_PE1BITS LLWU_PE1bits absolute 0x4007C000;

 typedef struct tagLLWU_PE2BITS {
  union {
    struct {
      unsigned WUPE4 : 2;
      unsigned WUPE5 : 2;
      unsigned WUPE6 : 2;
      unsigned WUPE7 : 2;
    };
  };
} typeLLWU_PE2BITS;
sfr volatile typeLLWU_PE2BITS LLWU_PE2bits absolute 0x4007C001;

 typedef struct tagLLWU_PE3BITS {
  union {
    struct {
      unsigned WUPE8 : 2;
      unsigned WUPE9 : 2;
      unsigned WUPE10 : 2;
      unsigned WUPE11 : 2;
    };
  };
} typeLLWU_PE3BITS;
sfr volatile typeLLWU_PE3BITS LLWU_PE3bits absolute 0x4007C002;

 typedef struct tagLLWU_PE4BITS {
  union {
    struct {
      unsigned WUPE12 : 2;
      unsigned WUPE13 : 2;
      unsigned WUPE14 : 2;
      unsigned WUPE15 : 2;
    };
  };
} typeLLWU_PE4BITS;
sfr volatile typeLLWU_PE4BITS LLWU_PE4bits absolute 0x4007C003;

 typedef struct tagLLWU_PE5BITS {
  union {
    struct {
      unsigned WUPE16 : 2;
      unsigned WUPE17 : 2;
      unsigned WUPE18 : 2;
      unsigned WUPE19 : 2;
    };
  };
} typeLLWU_PE5BITS;
sfr volatile typeLLWU_PE5BITS LLWU_PE5bits absolute 0x4007C004;

 typedef struct tagLLWU_PE6BITS {
  union {
    struct {
      unsigned WUPE20 : 2;
      unsigned WUPE21 : 2;
      unsigned WUPE22 : 2;
      unsigned WUPE23 : 2;
    };
  };
} typeLLWU_PE6BITS;
sfr volatile typeLLWU_PE6BITS LLWU_PE6bits absolute 0x4007C005;

 typedef struct tagLLWU_PE7BITS {
  union {
    struct {
      unsigned WUPE24 : 2;
      unsigned WUPE25 : 2;
      unsigned WUPE26 : 2;
      unsigned WUPE27 : 2;
    };
  };
} typeLLWU_PE7BITS;
sfr volatile typeLLWU_PE7BITS LLWU_PE7bits absolute 0x4007C006;

 typedef struct tagLLWU_PE8BITS {
  union {
    struct {
      unsigned WUPE28 : 2;
      unsigned WUPE29 : 2;
      unsigned WUPE30 : 2;
      unsigned WUPE31 : 2;
    };
  };
} typeLLWU_PE8BITS;
sfr volatile typeLLWU_PE8BITS LLWU_PE8bits absolute 0x4007C007;

 typedef struct tagLLWU_MEBITS {
  union {
    struct {
      unsigned WUME0 : 1;
      unsigned WUME1 : 1;
      unsigned WUME2 : 1;
      unsigned WUME3 : 1;
      unsigned WUME4 : 1;
      unsigned WUME5 : 1;
      unsigned WUME6 : 1;
      unsigned WUME7 : 1;
    };
  };
} typeLLWU_MEBITS;
sfr volatile typeLLWU_MEBITS LLWU_MEbits absolute 0x4007C008;

 typedef struct tagLLWU_PF1BITS {
  union {
    struct {
      unsigned WUF0 : 1;
      unsigned WUF1 : 1;
      unsigned WUF2 : 1;
      unsigned WUF3 : 1;
      unsigned WUF4 : 1;
      unsigned WUF5 : 1;
      unsigned WUF6 : 1;
      unsigned WUF7 : 1;
    };
  };
} typeLLWU_PF1BITS;
sfr volatile typeLLWU_PF1BITS LLWU_PF1bits absolute 0x4007C009;

 typedef struct tagLLWU_PF2BITS {
  union {
    struct {
      unsigned WUF8 : 1;
      unsigned WUF9 : 1;
      unsigned WUF10 : 1;
      unsigned WUF11 : 1;
      unsigned WUF12 : 1;
      unsigned WUF13 : 1;
      unsigned WUF14 : 1;
      unsigned WUF15 : 1;
    };
  };
} typeLLWU_PF2BITS;
sfr volatile typeLLWU_PF2BITS LLWU_PF2bits absolute 0x4007C00A;

 typedef struct tagLLWU_PF3BITS {
  union {
    struct {
      unsigned WUF16 : 1;
      unsigned WUF17 : 1;
      unsigned WUF18 : 1;
      unsigned WUF19 : 1;
      unsigned WUF20 : 1;
      unsigned WUF21 : 1;
      unsigned WUF22 : 1;
      unsigned WUF23 : 1;
    };
  };
} typeLLWU_PF3BITS;
sfr volatile typeLLWU_PF3BITS LLWU_PF3bits absolute 0x4007C00B;

 typedef struct tagLLWU_PF4BITS {
  union {
    struct {
      unsigned WUF24 : 1;
      unsigned WUF25 : 1;
      unsigned WUF26 : 1;
      unsigned WUF27 : 1;
      unsigned WUF28 : 1;
      unsigned WUF29 : 1;
      unsigned WUF30 : 1;
      unsigned WUF31 : 1;
    };
  };
} typeLLWU_PF4BITS;
sfr volatile typeLLWU_PF4BITS LLWU_PF4bits absolute 0x4007C00C;

 typedef struct tagLLWU_MF5BITS {
  union {
    struct {
      unsigned MWUF0 : 1;
      unsigned MWUF1 : 1;
      unsigned MWUF2 : 1;
      unsigned MWUF3 : 1;
      unsigned MWUF4 : 1;
      unsigned MWUF5 : 1;
      unsigned MWUF6 : 1;
      unsigned MWUF7 : 1;
    };
  };
} typeLLWU_MF5BITS;
sfr volatile typeLLWU_MF5BITS LLWU_MF5bits absolute 0x4007C00D;

 typedef struct tagLLWU_FILT1BITS {
  union {
    struct {
      unsigned FILTSEL : 5;
      unsigned FILTE : 2;
      unsigned FILTF : 1;
    };
  };
} typeLLWU_FILT1BITS;
sfr volatile typeLLWU_FILT1BITS LLWU_FILT1bits absolute 0x4007C00E;

 typedef struct tagLLWU_FILT2BITS {
  union {
    struct {
      unsigned FILTSEL : 5;
      unsigned FILTE : 2;
      unsigned FILTF : 1;
    };
  };
} typeLLWU_FILT2BITS;
sfr volatile typeLLWU_FILT2BITS LLWU_FILT2bits absolute 0x4007C00F;

 typedef struct tagPMC_LVDSC1BITS {
  union {
    struct {
      unsigned LVDV : 2;
      unsigned : 2;
      unsigned LVDRE : 1;
      unsigned LVDIE : 1;
      unsigned LVDACK : 1;
      unsigned LVDF : 1;
    };
  };
} typePMC_LVDSC1BITS;
sfr volatile typePMC_LVDSC1BITS PMC_LVDSC1bits absolute 0x4007D000;

 typedef struct tagPMC_LVDSC2BITS {
  union {
    struct {
      unsigned LVWV : 2;
      unsigned : 3;
      unsigned LVWIE : 1;
      unsigned LVWACK : 1;
      unsigned LVWF : 1;
    };
  };
} typePMC_LVDSC2BITS;
sfr volatile typePMC_LVDSC2BITS PMC_LVDSC2bits absolute 0x4007D001;

 typedef struct tagPMC_REGSCBITS {
  union {
    struct {
      unsigned BGBE : 1;
      unsigned : 1;
      unsigned REGONS : 1;
      unsigned ACKISO : 1;
      unsigned BGEN : 1;
      unsigned : 3;
    };
  };
} typePMC_REGSCBITS;
sfr volatile typePMC_REGSCBITS PMC_REGSCbits absolute 0x4007D002;

 typedef struct tagPMC_HVDSC1BITS {
  union {
    struct {
      unsigned HVDV : 1;
      unsigned : 3;
      unsigned HVDRE : 1;
      unsigned HVDIE : 1;
      unsigned HVDACK : 1;
      unsigned HVDF : 1;
    };
  };
} typePMC_HVDSC1BITS;
sfr volatile typePMC_HVDSC1BITS PMC_HVDSC1bits absolute 0x4007D00B;

 typedef struct tagSMC_PMPROTBITS {
  union {
    struct {
      unsigned : 1;
      unsigned AVLLS : 1;
      unsigned : 3;
      unsigned AVLP : 1;
      unsigned : 1;
      unsigned AHSRUN : 1;
    };
  };
} typeSMC_PMPROTBITS;
sfr volatile typeSMC_PMPROTBITS SMC_PMPROTbits absolute 0x4007E000;

 typedef struct tagSMC_PMCTRLBITS {
  union {
    struct {
      unsigned STOPM : 3;
      unsigned STOPA : 1;
      unsigned : 1;
      unsigned RUNM : 2;
      unsigned : 1;
    };
  };
} typeSMC_PMCTRLBITS;
sfr volatile typeSMC_PMCTRLBITS SMC_PMCTRLbits absolute 0x4007E001;

 typedef struct tagSMC_STOPCTRLBITS {
  union {
    struct {
      unsigned VLLSM : 3;
      unsigned LPOPO : 1;
      unsigned RAM2PO : 1;
      unsigned PORPO : 1;
      unsigned PSTOPO : 2;
    };
  };
} typeSMC_STOPCTRLBITS;
sfr volatile typeSMC_STOPCTRLBITS SMC_STOPCTRLbits absolute 0x4007E002;

 typedef struct tagSMC_PMSTATBITS {
  union {
    struct {
      unsigned PMSTAT : 8;
    };
  };
} typeSMC_PMSTATBITS;
sfr volatile typeSMC_PMSTATBITS SMC_PMSTATbits absolute 0x4007E003;

 typedef struct tagRCM_SRS0BITS {
  union {
    struct {
      unsigned WAKEUP : 1;
      unsigned LVD : 1;
      unsigned LOC_ : 1;
      unsigned LOL : 1;
      unsigned : 1;
      unsigned WDOG : 1;
      unsigned PIN : 1;
      unsigned POR : 1;
    };
  };
} typeRCM_SRS0BITS;
sfr volatile typeRCM_SRS0BITS RCM_SRS0bits absolute 0x4007F000;

 typedef struct tagRCM_SRS1BITS {
  union {
    struct {
      unsigned JTAG : 1;
      unsigned LOCKUP : 1;
      unsigned SW : 1;
      unsigned MDM_AP : 1;
      unsigned : 1;
      unsigned SACKERR : 1;
      unsigned : 2;
    };
  };
} typeRCM_SRS1BITS;
sfr volatile typeRCM_SRS1BITS RCM_SRS1bits absolute 0x4007F001;

 typedef struct tagRCM_RPFCBITS {
  union {
    struct {
      unsigned RSTFLTSRW : 2;
      unsigned RSTFLTSS : 1;
      unsigned : 5;
    };
  };
} typeRCM_RPFCBITS;
sfr volatile typeRCM_RPFCBITS RCM_RPFCbits absolute 0x4007F004;

 typedef struct tagRCM_RPFWBITS {
  union {
    struct {
      unsigned RSTFLTSEL : 5;
      unsigned : 3;
    };
  };
} typeRCM_RPFWBITS;
sfr volatile typeRCM_RPFWBITS RCM_RPFWbits absolute 0x4007F005;

 typedef struct tagRCM_SSRS0BITS {
  union {
    struct {
      unsigned SWAKEUP : 1;
      unsigned SLVD : 1;
      unsigned SLOC : 1;
      unsigned SLOL : 1;
      unsigned : 1;
      unsigned SWDOG : 1;
      unsigned SPIN : 1;
      unsigned SPOR : 1;
    };
  };
} typeRCM_SSRS0BITS;
sfr volatile typeRCM_SSRS0BITS RCM_SSRS0bits absolute 0x4007F008;

 typedef struct tagRCM_SSRS1BITS {
  union {
    struct {
      unsigned SJTAG : 1;
      unsigned SLOCKUP : 1;
      unsigned SSW : 1;
      unsigned SMDM_AP : 1;
      unsigned : 1;
      unsigned SSACKERR : 1;
      unsigned : 2;
    };
  };
} typeRCM_SSRS1BITS;
sfr volatile typeRCM_SSRS1BITS RCM_SSRS1bits absolute 0x4007F009;

 typedef struct tagTRNG0_MCTLBITS {
  union {
    struct {
      unsigned SAMP_MODE : 2;
      unsigned OSC_DIV : 2;
      unsigned UNUSED : 1;
      unsigned TRNG_ACC : 1;
      unsigned RST_DEF : 1;
      unsigned FOR_SCLK : 1;
      unsigned FCT_FAIL : 1;
      unsigned FCT_VAL : 1;
      unsigned ENT_VAL : 1;
      unsigned TST_OUT : 1;
      unsigned ERR_ : 1;
      unsigned TSTOP_OK : 1;
      unsigned : 2;
      unsigned PRGM : 1;
      unsigned : 15;
    };
  };
} typeTRNG0_MCTLBITS;
sfr volatile typeTRNG0_MCTLBITS TRNG0_MCTLbits absolute 0x400A0000;

 typedef struct tagTRNG0_SCMISCBITS {
  union {
    struct {
      unsigned LRUN_MAX : 8;
      unsigned : 8;
      unsigned RTY_CT : 4;
      unsigned : 12;
    };
  };
} typeTRNG0_SCMISCBITS;
sfr volatile typeTRNG0_SCMISCBITS TRNG0_SCMISCbits absolute 0x400A0004;

 typedef struct tagTRNG0_PKRRNGBITS {
  union {
    struct {
      unsigned PKR_RNG : 16;
      unsigned : 16;
    };
  };
} typeTRNG0_PKRRNGBITS;
sfr volatile typeTRNG0_PKRRNGBITS TRNG0_PKRRNGbits absolute 0x400A0008;

 typedef struct tagTRNG0_PKRMAXBITS {
  union {
    struct {
      unsigned PKR_MAX : 24;
      unsigned : 8;
    };
  };
} typeTRNG0_PKRMAXBITS;
sfr volatile typeTRNG0_PKRMAXBITS TRNG0_PKRMAXbits absolute 0x400A000C;

 typedef struct tagTRNG0_PKRSQBITS {
  union {
    struct {
      unsigned PKR_SQ : 24;
      unsigned : 8;
    };
  };
} typeTRNG0_PKRSQBITS;
sfr volatile typeTRNG0_PKRSQBITS TRNG0_PKRSQbits absolute 0x400A000C;

 typedef struct tagTRNG0_SDCTLBITS {
  union {
    struct {
      unsigned SAMP_SIZE : 16;
      unsigned ENT_DLY : 16;
    };
  };
} typeTRNG0_SDCTLBITS;
sfr volatile typeTRNG0_SDCTLBITS TRNG0_SDCTLbits absolute 0x400A0010;

 typedef struct tagTRNG0_SBLIMBITS {
  union {
    struct {
      unsigned SB_LIM : 10;
      unsigned : 22;
    };
  };
} typeTRNG0_SBLIMBITS;
sfr volatile typeTRNG0_SBLIMBITS TRNG0_SBLIMbits absolute 0x400A0014;

 typedef struct tagTRNG0_TOTSAMBITS {
  union {
    struct {
      unsigned TOT_SAM : 20;
      unsigned : 12;
    };
  };
} typeTRNG0_TOTSAMBITS;
sfr volatile typeTRNG0_TOTSAMBITS TRNG0_TOTSAMbits absolute 0x400A0014;

 typedef struct tagTRNG0_FRQMINBITS {
  union {
    struct {
      unsigned FRQ_MIN : 22;
      unsigned : 10;
    };
  };
} typeTRNG0_FRQMINBITS;
sfr volatile typeTRNG0_FRQMINBITS TRNG0_FRQMINbits absolute 0x400A0018;

 typedef struct tagTRNG0_FRQCNTBITS {
  union {
    struct {
      unsigned FRQ_CT : 22;
      unsigned : 10;
    };
  };
} typeTRNG0_FRQCNTBITS;
sfr volatile typeTRNG0_FRQCNTBITS TRNG0_FRQCNTbits absolute 0x400A001C;

 typedef struct tagTRNG0_FRQMAXBITS {
  union {
    struct {
      unsigned FRQ_MAX : 22;
      unsigned : 10;
    };
  };
} typeTRNG0_FRQMAXBITS;
sfr volatile typeTRNG0_FRQMAXBITS TRNG0_FRQMAXbits absolute 0x400A001C;

 typedef struct tagTRNG0_SCMCBITS {
  union {
    struct {
      unsigned MONO_CT : 16;
      unsigned : 16;
    };
  };
} typeTRNG0_SCMCBITS;
sfr volatile typeTRNG0_SCMCBITS TRNG0_SCMCbits absolute 0x400A0020;

 typedef struct tagTRNG0_SCMLBITS {
  union {
    struct {
      unsigned MONO_MAX : 16;
      unsigned MONO_RNG : 16;
    };
  };
} typeTRNG0_SCMLBITS;
sfr volatile typeTRNG0_SCMLBITS TRNG0_SCMLbits absolute 0x400A0020;

 typedef struct tagTRNG0_SCR1CBITS {
  union {
    struct {
      unsigned R1_0_CT : 15;
      unsigned : 1;
      unsigned R1_1_CT : 15;
      unsigned : 1;
    };
  };
} typeTRNG0_SCR1CBITS;
sfr volatile typeTRNG0_SCR1CBITS TRNG0_SCR1Cbits absolute 0x400A0024;

 typedef struct tagTRNG0_SCR1LBITS {
  union {
    struct {
      unsigned RUN1_MAX : 15;
      unsigned : 1;
      unsigned RUN1_RNG : 15;
      unsigned : 1;
    };
  };
} typeTRNG0_SCR1LBITS;
sfr volatile typeTRNG0_SCR1LBITS TRNG0_SCR1Lbits absolute 0x400A0024;

 typedef struct tagTRNG0_SCR2CBITS {
  union {
    struct {
      unsigned R2_0_CT : 14;
      unsigned : 2;
      unsigned R2_1_CT : 14;
      unsigned : 2;
    };
  };
} typeTRNG0_SCR2CBITS;
sfr volatile typeTRNG0_SCR2CBITS TRNG0_SCR2Cbits absolute 0x400A0028;

 typedef struct tagTRNG0_SCR2LBITS {
  union {
    struct {
      unsigned RUN2_MAX : 14;
      unsigned : 2;
      unsigned RUN2_RNG : 14;
      unsigned : 2;
    };
  };
} typeTRNG0_SCR2LBITS;
sfr volatile typeTRNG0_SCR2LBITS TRNG0_SCR2Lbits absolute 0x400A0028;

 typedef struct tagTRNG0_SCR3CBITS {
  union {
    struct {
      unsigned R3_0_CT : 13;
      unsigned : 3;
      unsigned R3_1_CT : 13;
      unsigned : 3;
    };
  };
} typeTRNG0_SCR3CBITS;
sfr volatile typeTRNG0_SCR3CBITS TRNG0_SCR3Cbits absolute 0x400A002C;

 typedef struct tagTRNG0_SCR3LBITS {
  union {
    struct {
      unsigned RUN3_MAX : 13;
      unsigned : 3;
      unsigned RUN3_RNG : 13;
      unsigned : 3;
    };
  };
} typeTRNG0_SCR3LBITS;
sfr volatile typeTRNG0_SCR3LBITS TRNG0_SCR3Lbits absolute 0x400A002C;

 typedef struct tagTRNG0_SCR4CBITS {
  union {
    struct {
      unsigned R4_0_CT : 12;
      unsigned : 4;
      unsigned R4_1_CT : 12;
      unsigned : 4;
    };
  };
} typeTRNG0_SCR4CBITS;
sfr volatile typeTRNG0_SCR4CBITS TRNG0_SCR4Cbits absolute 0x400A0030;

 typedef struct tagTRNG0_SCR4LBITS {
  union {
    struct {
      unsigned RUN4_MAX : 12;
      unsigned : 4;
      unsigned RUN4_RNG : 12;
      unsigned : 4;
    };
  };
} typeTRNG0_SCR4LBITS;
sfr volatile typeTRNG0_SCR4LBITS TRNG0_SCR4Lbits absolute 0x400A0030;

 typedef struct tagTRNG0_SCR5CBITS {
  union {
    struct {
      unsigned R5_0_CT : 11;
      unsigned : 5;
      unsigned R5_1_CT : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR5CBITS;
sfr volatile typeTRNG0_SCR5CBITS TRNG0_SCR5Cbits absolute 0x400A0034;

 typedef struct tagTRNG0_SCR5LBITS {
  union {
    struct {
      unsigned RUN5_MAX : 11;
      unsigned : 5;
      unsigned RUN5_RNG : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR5LBITS;
sfr volatile typeTRNG0_SCR5LBITS TRNG0_SCR5Lbits absolute 0x400A0034;

 typedef struct tagTRNG0_SCR6PCBITS {
  union {
    struct {
      unsigned R6P_0_CT : 11;
      unsigned : 5;
      unsigned R6P_1_CT : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR6PCBITS;
sfr volatile typeTRNG0_SCR6PCBITS TRNG0_SCR6PCbits absolute 0x400A0038;

 typedef struct tagTRNG0_SCR6PLBITS {
  union {
    struct {
      unsigned RUN6P_MAX : 11;
      unsigned : 5;
      unsigned RUN6P_RNG : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR6PLBITS;
sfr volatile typeTRNG0_SCR6PLBITS TRNG0_SCR6PLbits absolute 0x400A0038;

 typedef struct tagTRNG0_STATUSBITS {
  union {
    struct {
      unsigned TF1BR0 : 1;
      unsigned TF1BR1 : 1;
      unsigned TF2BR0 : 1;
      unsigned TF2BR1 : 1;
      unsigned TF3BR0 : 1;
      unsigned TF3BR1 : 1;
      unsigned TF4BR0 : 1;
      unsigned TF4BR1 : 1;
      unsigned TF5BR0 : 1;
      unsigned TF5BR1 : 1;
      unsigned TF6PBR0 : 1;
      unsigned TF6PBR1 : 1;
      unsigned TFSB : 1;
      unsigned TFLR : 1;
      unsigned TFP : 1;
      unsigned TFMB : 1;
      unsigned RETRY_CT : 4;
      unsigned : 12;
    };
  };
} typeTRNG0_STATUSBITS;
sfr volatile typeTRNG0_STATUSBITS TRNG0_STATUSbits absolute 0x400A003C;

 typedef struct tagTRNG0_ENT0BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT0BITS;
sfr volatile typeTRNG0_ENT0BITS TRNG0_ENT0bits absolute 0x400A0040;

 typedef struct tagTRNG0_ENT1BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT1BITS;
sfr volatile typeTRNG0_ENT1BITS TRNG0_ENT1bits absolute 0x400A0044;

 typedef struct tagTRNG0_ENT2BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT2BITS;
sfr volatile typeTRNG0_ENT2BITS TRNG0_ENT2bits absolute 0x400A0048;

 typedef struct tagTRNG0_ENT3BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT3BITS;
sfr volatile typeTRNG0_ENT3BITS TRNG0_ENT3bits absolute 0x400A004C;

 typedef struct tagTRNG0_ENT4BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT4BITS;
sfr volatile typeTRNG0_ENT4BITS TRNG0_ENT4bits absolute 0x400A0050;

 typedef struct tagTRNG0_ENT5BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT5BITS;
sfr volatile typeTRNG0_ENT5BITS TRNG0_ENT5bits absolute 0x400A0054;

 typedef struct tagTRNG0_ENT6BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT6BITS;
sfr volatile typeTRNG0_ENT6BITS TRNG0_ENT6bits absolute 0x400A0058;

 typedef struct tagTRNG0_ENT7BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT7BITS;
sfr volatile typeTRNG0_ENT7BITS TRNG0_ENT7bits absolute 0x400A005C;

 typedef struct tagTRNG0_ENT8BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT8BITS;
sfr volatile typeTRNG0_ENT8BITS TRNG0_ENT8bits absolute 0x400A0060;

 typedef struct tagTRNG0_ENT9BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT9BITS;
sfr volatile typeTRNG0_ENT9BITS TRNG0_ENT9bits absolute 0x400A0064;

 typedef struct tagTRNG0_ENT10BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT10BITS;
sfr volatile typeTRNG0_ENT10BITS TRNG0_ENT10bits absolute 0x400A0068;

 typedef struct tagTRNG0_ENT11BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT11BITS;
sfr volatile typeTRNG0_ENT11BITS TRNG0_ENT11bits absolute 0x400A006C;

 typedef struct tagTRNG0_ENT12BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT12BITS;
sfr volatile typeTRNG0_ENT12BITS TRNG0_ENT12bits absolute 0x400A0070;

 typedef struct tagTRNG0_ENT13BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT13BITS;
sfr volatile typeTRNG0_ENT13BITS TRNG0_ENT13bits absolute 0x400A0074;

 typedef struct tagTRNG0_ENT14BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT14BITS;
sfr volatile typeTRNG0_ENT14BITS TRNG0_ENT14bits absolute 0x400A0078;

 typedef struct tagTRNG0_ENT15BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT15BITS;
sfr volatile typeTRNG0_ENT15BITS TRNG0_ENT15bits absolute 0x400A007C;

 typedef struct tagTRNG0_PKRCNT10BITS {
  union {
    struct {
      unsigned PKR_0_CT : 16;
      unsigned PKR_1_CT : 16;
    };
  };
} typeTRNG0_PKRCNT10BITS;
sfr volatile typeTRNG0_PKRCNT10BITS TRNG0_PKRCNT10bits absolute 0x400A0080;

 typedef struct tagTRNG0_PKRCNT32BITS {
  union {
    struct {
      unsigned PKR_2_CT : 16;
      unsigned PKR_3_CT : 16;
    };
  };
} typeTRNG0_PKRCNT32BITS;
sfr volatile typeTRNG0_PKRCNT32BITS TRNG0_PKRCNT32bits absolute 0x400A0084;

 typedef struct tagTRNG0_PKRCNT54BITS {
  union {
    struct {
      unsigned PKR_4_CT : 16;
      unsigned PKR_5_CT : 16;
    };
  };
} typeTRNG0_PKRCNT54BITS;
sfr volatile typeTRNG0_PKRCNT54BITS TRNG0_PKRCNT54bits absolute 0x400A0088;

 typedef struct tagTRNG0_PKRCNT76BITS {
  union {
    struct {
      unsigned PKR_6_CT : 16;
      unsigned PKR_7_CT : 16;
    };
  };
} typeTRNG0_PKRCNT76BITS;
sfr volatile typeTRNG0_PKRCNT76BITS TRNG0_PKRCNT76bits absolute 0x400A008C;

 typedef struct tagTRNG0_PKRCNT98BITS {
  union {
    struct {
      unsigned PKR_8_CT : 16;
      unsigned PKR_9_CT : 16;
    };
  };
} typeTRNG0_PKRCNT98BITS;
sfr volatile typeTRNG0_PKRCNT98BITS TRNG0_PKRCNT98bits absolute 0x400A0090;

 typedef struct tagTRNG0_PKRCNTBABITS {
  union {
    struct {
      unsigned PKR_A_CT : 16;
      unsigned PKR_B_CT : 16;
    };
  };
} typeTRNG0_PKRCNTBABITS;
sfr volatile typeTRNG0_PKRCNTBABITS TRNG0_PKRCNTBAbits absolute 0x400A0094;

 typedef struct tagTRNG0_PKRCNTDCBITS {
  union {
    struct {
      unsigned PKR_C_CT : 16;
      unsigned PKR_D_CT : 16;
    };
  };
} typeTRNG0_PKRCNTDCBITS;
sfr volatile typeTRNG0_PKRCNTDCBITS TRNG0_PKRCNTDCbits absolute 0x400A0098;

 typedef struct tagTRNG0_PKRCNTFEBITS {
  union {
    struct {
      unsigned PKR_E_CT : 16;
      unsigned PKR_F_CT : 16;
    };
  };
} typeTRNG0_PKRCNTFEBITS;
sfr volatile typeTRNG0_PKRCNTFEBITS TRNG0_PKRCNTFEbits absolute 0x400A009C;

 typedef struct tagTRNG0_SEC_CFGBITS {
  union {
    struct {
      unsigned SH0 : 1;
      unsigned NO_PRGM : 1;
      unsigned SK_VAL : 1;
      unsigned : 29;
    };
  };
} typeTRNG0_SEC_CFGBITS;
sfr volatile typeTRNG0_SEC_CFGBITS TRNG0_SEC_CFGbits absolute 0x400A00B0;

 typedef struct tagTRNG0_INT_CTRLBITS {
  union {
    struct {
      unsigned HW_ERR : 1;
      unsigned ENT_VAL : 1;
      unsigned FRQ_CT_FAIL : 1;
      unsigned UNUSED : 29;
    };
  };
} typeTRNG0_INT_CTRLBITS;
sfr volatile typeTRNG0_INT_CTRLBITS TRNG0_INT_CTRLbits absolute 0x400A00B4;

 typedef struct tagTRNG0_INT_MASKBITS {
  union {
    struct {
      unsigned HW_ERR : 1;
      unsigned ENT_VAL : 1;
      unsigned FRQ_CT_FAIL : 1;
      unsigned : 29;
    };
  };
} typeTRNG0_INT_MASKBITS;
sfr volatile typeTRNG0_INT_MASKBITS TRNG0_INT_MASKbits absolute 0x400A00B8;

 typedef struct tagTRNG0_INT_STATUSBITS {
  union {
    struct {
      unsigned HW_ERR : 1;
      unsigned ENT_VAL : 1;
      unsigned FRQ_CT_FAIL : 1;
      unsigned : 29;
    };
  };
} typeTRNG0_INT_STATUSBITS;
sfr volatile typeTRNG0_INT_STATUSBITS TRNG0_INT_STATUSbits absolute 0x400A00BC;

 typedef struct tagTRNG0_VID1BITS {
  union {
    struct {
      unsigned RNG_MIN_REV : 8;
      unsigned RNG_MAJ_REV : 8;
      unsigned RNG_IP_ID : 16;
    };
  };
} typeTRNG0_VID1BITS;
sfr volatile typeTRNG0_VID1BITS TRNG0_VID1bits absolute 0x400A00F0;

 typedef struct tagTRNG0_VID2BITS {
  union {
    struct {
      unsigned RNG_CONFIG_OPT : 8;
      unsigned RNG_ECO_REV : 8;
      unsigned RNG_INTG_OPT : 8;
      unsigned RNG_ERA : 8;
    };
  };
} typeTRNG0_VID2BITS;
sfr volatile typeTRNG0_VID2BITS TRNG0_VID2bits absolute 0x400A00F4;

 typedef struct tagGPIOA_PDORBITS {
  union {
    struct {
      unsigned PDO0 : 1;
      unsigned PDO1 : 1;
      unsigned PDO2 : 1;
      unsigned PDO3 : 1;
      unsigned PDO4 : 1;
      unsigned PDO5 : 1;
      unsigned PDO6 : 1;
      unsigned PDO7 : 1;
      unsigned PDO8 : 1;
      unsigned PDO9 : 1;
      unsigned PDO10 : 1;
      unsigned PDO11 : 1;
      unsigned PDO12 : 1;
      unsigned PDO13 : 1;
      unsigned PDO14 : 1;
      unsigned PDO15 : 1;
      unsigned PDO16 : 1;
      unsigned PDO17 : 1;
      unsigned PDO18 : 1;
      unsigned PDO19 : 1;
      unsigned PDO20 : 1;
      unsigned PDO21 : 1;
      unsigned PDO22 : 1;
      unsigned PDO23 : 1;
      unsigned PDO24 : 1;
      unsigned PDO25 : 1;
      unsigned PDO26 : 1;
      unsigned PDO27 : 1;
      unsigned PDO28 : 1;
      unsigned PDO29 : 1;
      unsigned PDO30 : 1;
      unsigned PDO31 : 1;
    };
  };
} typeGPIOA_PDORBITS;
sfr volatile typeGPIOA_PDORBITS GPIOA_PDORbits absolute 0x400FF000;

 typedef struct tagGPIOA_PSORBITS {
  union {
    struct {
      unsigned PTSO0 : 1;
      unsigned PTSO1 : 1;
      unsigned PTSO2 : 1;
      unsigned PTSO3 : 1;
      unsigned PTSO4 : 1;
      unsigned PTSO5 : 1;
      unsigned PTSO6 : 1;
      unsigned PTSO7 : 1;
      unsigned PTSO8 : 1;
      unsigned PTSO9 : 1;
      unsigned PTSO10 : 1;
      unsigned PTSO11 : 1;
      unsigned PTSO12 : 1;
      unsigned PTSO13 : 1;
      unsigned PTSO14 : 1;
      unsigned PTSO15 : 1;
      unsigned PTSO16 : 1;
      unsigned PTSO17 : 1;
      unsigned PTSO18 : 1;
      unsigned PTSO19 : 1;
      unsigned PTSO20 : 1;
      unsigned PTSO21 : 1;
      unsigned PTSO22 : 1;
      unsigned PTSO23 : 1;
      unsigned PTSO24 : 1;
      unsigned PTSO25 : 1;
      unsigned PTSO26 : 1;
      unsigned PTSO27 : 1;
      unsigned PTSO28 : 1;
      unsigned PTSO29 : 1;
      unsigned PTSO30 : 1;
      unsigned PTSO31 : 1;
    };
  };
} typeGPIOA_PSORBITS;
sfr volatile typeGPIOA_PSORBITS GPIOA_PSORbits absolute 0x400FF004;

 typedef struct tagGPIOA_PCORBITS {
  union {
    struct {
      unsigned PTCO0 : 1;
      unsigned PTCO1 : 1;
      unsigned PTCO2 : 1;
      unsigned PTCO3 : 1;
      unsigned PTCO4 : 1;
      unsigned PTCO5 : 1;
      unsigned PTCO6 : 1;
      unsigned PTCO7 : 1;
      unsigned PTCO8 : 1;
      unsigned PTCO9 : 1;
      unsigned PTCO10 : 1;
      unsigned PTCO11 : 1;
      unsigned PTCO12 : 1;
      unsigned PTCO13 : 1;
      unsigned PTCO14 : 1;
      unsigned PTCO15 : 1;
      unsigned PTCO16 : 1;
      unsigned PTCO17 : 1;
      unsigned PTCO18 : 1;
      unsigned PTCO19 : 1;
      unsigned PTCO20 : 1;
      unsigned PTCO21 : 1;
      unsigned PTCO22 : 1;
      unsigned PTCO23 : 1;
      unsigned PTCO24 : 1;
      unsigned PTCO25 : 1;
      unsigned PTCO26 : 1;
      unsigned PTCO27 : 1;
      unsigned PTCO28 : 1;
      unsigned PTCO29 : 1;
      unsigned PTCO30 : 1;
      unsigned PTCO31 : 1;
    };
  };
} typeGPIOA_PCORBITS;
sfr volatile typeGPIOA_PCORBITS GPIOA_PCORbits absolute 0x400FF008;

 typedef struct tagGPIOA_PTORBITS {
  union {
    struct {
      unsigned PTTO0 : 1;
      unsigned PTTO1 : 1;
      unsigned PTTO2 : 1;
      unsigned PTTO3 : 1;
      unsigned PTTO4 : 1;
      unsigned PTTO5 : 1;
      unsigned PTTO6 : 1;
      unsigned PTTO7 : 1;
      unsigned PTTO8 : 1;
      unsigned PTTO9 : 1;
      unsigned PTTO10 : 1;
      unsigned PTTO11 : 1;
      unsigned PTTO12 : 1;
      unsigned PTTO13 : 1;
      unsigned PTTO14 : 1;
      unsigned PTTO15 : 1;
      unsigned PTTO16 : 1;
      unsigned PTTO17 : 1;
      unsigned PTTO18 : 1;
      unsigned PTTO19 : 1;
      unsigned PTTO20 : 1;
      unsigned PTTO21 : 1;
      unsigned PTTO22 : 1;
      unsigned PTTO23 : 1;
      unsigned PTTO24 : 1;
      unsigned PTTO25 : 1;
      unsigned PTTO26 : 1;
      unsigned PTTO27 : 1;
      unsigned PTTO28 : 1;
      unsigned PTTO29 : 1;
      unsigned PTTO30 : 1;
      unsigned PTTO31 : 1;
    };
  };
} typeGPIOA_PTORBITS;
sfr volatile typeGPIOA_PTORBITS GPIOA_PTORbits absolute 0x400FF00C;

 typedef struct tagGPIOA_PDIRBITS {
  union {
    struct {
      unsigned PDI0 : 1;
      unsigned PDI1 : 1;
      unsigned PDI2 : 1;
      unsigned PDI3 : 1;
      unsigned PDI4 : 1;
      unsigned PDI5 : 1;
      unsigned PDI6 : 1;
      unsigned PDI7 : 1;
      unsigned PDI8 : 1;
      unsigned PDI9 : 1;
      unsigned PDI10 : 1;
      unsigned PDI11 : 1;
      unsigned PDI12 : 1;
      unsigned PDI13 : 1;
      unsigned PDI14 : 1;
      unsigned PDI15 : 1;
      unsigned PDI16 : 1;
      unsigned PDI17 : 1;
      unsigned PDI18 : 1;
      unsigned PDI19 : 1;
      unsigned PDI20 : 1;
      unsigned PDI21 : 1;
      unsigned PDI22 : 1;
      unsigned PDI23 : 1;
      unsigned PDI24 : 1;
      unsigned PDI25 : 1;
      unsigned PDI26 : 1;
      unsigned PDI27 : 1;
      unsigned PDI28 : 1;
      unsigned PDI29 : 1;
      unsigned PDI30 : 1;
      unsigned PDI31 : 1;
    };
  };
} typeGPIOA_PDIRBITS;
sfr volatile typeGPIOA_PDIRBITS GPIOA_PDIRbits absolute 0x400FF010;

 typedef struct tagGPIOA_PDDRBITS {
  union {
    struct {
      unsigned PDD0 : 1;
      unsigned PDD1 : 1;
      unsigned PDD2 : 1;
      unsigned PDD3 : 1;
      unsigned PDD4 : 1;
      unsigned PDD5 : 1;
      unsigned PDD6 : 1;
      unsigned PDD7 : 1;
      unsigned PDD8 : 1;
      unsigned PDD9 : 1;
      unsigned PDD10 : 1;
      unsigned PDD11 : 1;
      unsigned PDD12 : 1;
      unsigned PDD13 : 1;
      unsigned PDD14 : 1;
      unsigned PDD15 : 1;
      unsigned PDD16 : 1;
      unsigned PDD17 : 1;
      unsigned PDD18 : 1;
      unsigned PDD19 : 1;
      unsigned PDD20 : 1;
      unsigned PDD21 : 1;
      unsigned PDD22 : 1;
      unsigned PDD23 : 1;
      unsigned PDD24 : 1;
      unsigned PDD25 : 1;
      unsigned PDD26 : 1;
      unsigned PDD27 : 1;
      unsigned PDD28 : 1;
      unsigned PDD29 : 1;
      unsigned PDD30 : 1;
      unsigned PDD31 : 1;
    };
  };
} typeGPIOA_PDDRBITS;
sfr volatile typeGPIOA_PDDRBITS GPIOA_PDDRbits absolute 0x400FF014;

 typedef struct tagGPIOB_PDORBITS {
  union {
    struct {
      unsigned PDO0 : 1;
      unsigned PDO1 : 1;
      unsigned PDO2 : 1;
      unsigned PDO3 : 1;
      unsigned PDO4 : 1;
      unsigned PDO5 : 1;
      unsigned PDO6 : 1;
      unsigned PDO7 : 1;
      unsigned PDO8 : 1;
      unsigned PDO9 : 1;
      unsigned PDO10 : 1;
      unsigned PDO11 : 1;
      unsigned PDO12 : 1;
      unsigned PDO13 : 1;
      unsigned PDO14 : 1;
      unsigned PDO15 : 1;
      unsigned PDO16 : 1;
      unsigned PDO17 : 1;
      unsigned PDO18 : 1;
      unsigned PDO19 : 1;
      unsigned PDO20 : 1;
      unsigned PDO21 : 1;
      unsigned PDO22 : 1;
      unsigned PDO23 : 1;
      unsigned PDO24 : 1;
      unsigned PDO25 : 1;
      unsigned PDO26 : 1;
      unsigned PDO27 : 1;
      unsigned PDO28 : 1;
      unsigned PDO29 : 1;
      unsigned PDO30 : 1;
      unsigned PDO31 : 1;
    };
  };
} typeGPIOB_PDORBITS;
sfr volatile typeGPIOB_PDORBITS GPIOB_PDORbits absolute 0x400FF040;

 typedef struct tagGPIOB_PSORBITS {
  union {
    struct {
      unsigned PTSO0 : 1;
      unsigned PTSO1 : 1;
      unsigned PTSO2 : 1;
      unsigned PTSO3 : 1;
      unsigned PTSO4 : 1;
      unsigned PTSO5 : 1;
      unsigned PTSO6 : 1;
      unsigned PTSO7 : 1;
      unsigned PTSO8 : 1;
      unsigned PTSO9 : 1;
      unsigned PTSO10 : 1;
      unsigned PTSO11 : 1;
      unsigned PTSO12 : 1;
      unsigned PTSO13 : 1;
      unsigned PTSO14 : 1;
      unsigned PTSO15 : 1;
      unsigned PTSO16 : 1;
      unsigned PTSO17 : 1;
      unsigned PTSO18 : 1;
      unsigned PTSO19 : 1;
      unsigned PTSO20 : 1;
      unsigned PTSO21 : 1;
      unsigned PTSO22 : 1;
      unsigned PTSO23 : 1;
      unsigned PTSO24 : 1;
      unsigned PTSO25 : 1;
      unsigned PTSO26 : 1;
      unsigned PTSO27 : 1;
      unsigned PTSO28 : 1;
      unsigned PTSO29 : 1;
      unsigned PTSO30 : 1;
      unsigned PTSO31 : 1;
    };
  };
} typeGPIOB_PSORBITS;
sfr volatile typeGPIOB_PSORBITS GPIOB_PSORbits absolute 0x400FF044;

 typedef struct tagGPIOB_PCORBITS {
  union {
    struct {
      unsigned PTCO0 : 1;
      unsigned PTCO1 : 1;
      unsigned PTCO2 : 1;
      unsigned PTCO3 : 1;
      unsigned PTCO4 : 1;
      unsigned PTCO5 : 1;
      unsigned PTCO6 : 1;
      unsigned PTCO7 : 1;
      unsigned PTCO8 : 1;
      unsigned PTCO9 : 1;
      unsigned PTCO10 : 1;
      unsigned PTCO11 : 1;
      unsigned PTCO12 : 1;
      unsigned PTCO13 : 1;
      unsigned PTCO14 : 1;
      unsigned PTCO15 : 1;
      unsigned PTCO16 : 1;
      unsigned PTCO17 : 1;
      unsigned PTCO18 : 1;
      unsigned PTCO19 : 1;
      unsigned PTCO20 : 1;
      unsigned PTCO21 : 1;
      unsigned PTCO22 : 1;
      unsigned PTCO23 : 1;
      unsigned PTCO24 : 1;
      unsigned PTCO25 : 1;
      unsigned PTCO26 : 1;
      unsigned PTCO27 : 1;
      unsigned PTCO28 : 1;
      unsigned PTCO29 : 1;
      unsigned PTCO30 : 1;
      unsigned PTCO31 : 1;
    };
  };
} typeGPIOB_PCORBITS;
sfr volatile typeGPIOB_PCORBITS GPIOB_PCORbits absolute 0x400FF048;

 typedef struct tagGPIOB_PTORBITS {
  union {
    struct {
      unsigned PTTO0 : 1;
      unsigned PTTO1 : 1;
      unsigned PTTO2 : 1;
      unsigned PTTO3 : 1;
      unsigned PTTO4 : 1;
      unsigned PTTO5 : 1;
      unsigned PTTO6 : 1;
      unsigned PTTO7 : 1;
      unsigned PTTO8 : 1;
      unsigned PTTO9 : 1;
      unsigned PTTO10 : 1;
      unsigned PTTO11 : 1;
      unsigned PTTO12 : 1;
      unsigned PTTO13 : 1;
      unsigned PTTO14 : 1;
      unsigned PTTO15 : 1;
      unsigned PTTO16 : 1;
      unsigned PTTO17 : 1;
      unsigned PTTO18 : 1;
      unsigned PTTO19 : 1;
      unsigned PTTO20 : 1;
      unsigned PTTO21 : 1;
      unsigned PTTO22 : 1;
      unsigned PTTO23 : 1;
      unsigned PTTO24 : 1;
      unsigned PTTO25 : 1;
      unsigned PTTO26 : 1;
      unsigned PTTO27 : 1;
      unsigned PTTO28 : 1;
      unsigned PTTO29 : 1;
      unsigned PTTO30 : 1;
      unsigned PTTO31 : 1;
    };
  };
} typeGPIOB_PTORBITS;
sfr volatile typeGPIOB_PTORBITS GPIOB_PTORbits absolute 0x400FF04C;

 typedef struct tagGPIOB_PDIRBITS {
  union {
    struct {
      unsigned PDI0 : 1;
      unsigned PDI1 : 1;
      unsigned PDI2 : 1;
      unsigned PDI3 : 1;
      unsigned PDI4 : 1;
      unsigned PDI5 : 1;
      unsigned PDI6 : 1;
      unsigned PDI7 : 1;
      unsigned PDI8 : 1;
      unsigned PDI9 : 1;
      unsigned PDI10 : 1;
      unsigned PDI11 : 1;
      unsigned PDI12 : 1;
      unsigned PDI13 : 1;
      unsigned PDI14 : 1;
      unsigned PDI15 : 1;
      unsigned PDI16 : 1;
      unsigned PDI17 : 1;
      unsigned PDI18 : 1;
      unsigned PDI19 : 1;
      unsigned PDI20 : 1;
      unsigned PDI21 : 1;
      unsigned PDI22 : 1;
      unsigned PDI23 : 1;
      unsigned PDI24 : 1;
      unsigned PDI25 : 1;
      unsigned PDI26 : 1;
      unsigned PDI27 : 1;
      unsigned PDI28 : 1;
      unsigned PDI29 : 1;
      unsigned PDI30 : 1;
      unsigned PDI31 : 1;
    };
  };
} typeGPIOB_PDIRBITS;
sfr volatile typeGPIOB_PDIRBITS GPIOB_PDIRbits absolute 0x400FF050;

 typedef struct tagGPIOB_PDDRBITS {
  union {
    struct {
      unsigned PDD0 : 1;
      unsigned PDD1 : 1;
      unsigned PDD2 : 1;
      unsigned PDD3 : 1;
      unsigned PDD4 : 1;
      unsigned PDD5 : 1;
      unsigned PDD6 : 1;
      unsigned PDD7 : 1;
      unsigned PDD8 : 1;
      unsigned PDD9 : 1;
      unsigned PDD10 : 1;
      unsigned PDD11 : 1;
      unsigned PDD12 : 1;
      unsigned PDD13 : 1;
      unsigned PDD14 : 1;
      unsigned PDD15 : 1;
      unsigned PDD16 : 1;
      unsigned PDD17 : 1;
      unsigned PDD18 : 1;
      unsigned PDD19 : 1;
      unsigned PDD20 : 1;
      unsigned PDD21 : 1;
      unsigned PDD22 : 1;
      unsigned PDD23 : 1;
      unsigned PDD24 : 1;
      unsigned PDD25 : 1;
      unsigned PDD26 : 1;
      unsigned PDD27 : 1;
      unsigned PDD28 : 1;
      unsigned PDD29 : 1;
      unsigned PDD30 : 1;
      unsigned PDD31 : 1;
    };
  };
} typeGPIOB_PDDRBITS;
sfr volatile typeGPIOB_PDDRBITS GPIOB_PDDRbits absolute 0x400FF054;

 typedef struct tagGPIOC_PDORBITS {
  union {
    struct {
      unsigned PDO0 : 1;
      unsigned PDO1 : 1;
      unsigned PDO2 : 1;
      unsigned PDO3 : 1;
      unsigned PDO4 : 1;
      unsigned PDO5 : 1;
      unsigned PDO6 : 1;
      unsigned PDO7 : 1;
      unsigned PDO8 : 1;
      unsigned PDO9 : 1;
      unsigned PDO10 : 1;
      unsigned PDO11 : 1;
      unsigned PDO12 : 1;
      unsigned PDO13 : 1;
      unsigned PDO14 : 1;
      unsigned PDO15 : 1;
      unsigned PDO16 : 1;
      unsigned PDO17 : 1;
      unsigned PDO18 : 1;
      unsigned PDO19 : 1;
      unsigned PDO20 : 1;
      unsigned PDO21 : 1;
      unsigned PDO22 : 1;
      unsigned PDO23 : 1;
      unsigned PDO24 : 1;
      unsigned PDO25 : 1;
      unsigned PDO26 : 1;
      unsigned PDO27 : 1;
      unsigned PDO28 : 1;
      unsigned PDO29 : 1;
      unsigned PDO30 : 1;
      unsigned PDO31 : 1;
    };
  };
} typeGPIOC_PDORBITS;
sfr volatile typeGPIOC_PDORBITS GPIOC_PDORbits absolute 0x400FF080;

 typedef struct tagGPIOC_PSORBITS {
  union {
    struct {
      unsigned PTSO0 : 1;
      unsigned PTSO1 : 1;
      unsigned PTSO2 : 1;
      unsigned PTSO3 : 1;
      unsigned PTSO4 : 1;
      unsigned PTSO5 : 1;
      unsigned PTSO6 : 1;
      unsigned PTSO7 : 1;
      unsigned PTSO8 : 1;
      unsigned PTSO9 : 1;
      unsigned PTSO10 : 1;
      unsigned PTSO11 : 1;
      unsigned PTSO12 : 1;
      unsigned PTSO13 : 1;
      unsigned PTSO14 : 1;
      unsigned PTSO15 : 1;
      unsigned PTSO16 : 1;
      unsigned PTSO17 : 1;
      unsigned PTSO18 : 1;
      unsigned PTSO19 : 1;
      unsigned PTSO20 : 1;
      unsigned PTSO21 : 1;
      unsigned PTSO22 : 1;
      unsigned PTSO23 : 1;
      unsigned PTSO24 : 1;
      unsigned PTSO25 : 1;
      unsigned PTSO26 : 1;
      unsigned PTSO27 : 1;
      unsigned PTSO28 : 1;
      unsigned PTSO29 : 1;
      unsigned PTSO30 : 1;
      unsigned PTSO31 : 1;
    };
  };
} typeGPIOC_PSORBITS;
sfr volatile typeGPIOC_PSORBITS GPIOC_PSORbits absolute 0x400FF084;

 typedef struct tagGPIOC_PCORBITS {
  union {
    struct {
      unsigned PTCO0 : 1;
      unsigned PTCO1 : 1;
      unsigned PTCO2 : 1;
      unsigned PTCO3 : 1;
      unsigned PTCO4 : 1;
      unsigned PTCO5 : 1;
      unsigned PTCO6 : 1;
      unsigned PTCO7 : 1;
      unsigned PTCO8 : 1;
      unsigned PTCO9 : 1;
      unsigned PTCO10 : 1;
      unsigned PTCO11 : 1;
      unsigned PTCO12 : 1;
      unsigned PTCO13 : 1;
      unsigned PTCO14 : 1;
      unsigned PTCO15 : 1;
      unsigned PTCO16 : 1;
      unsigned PTCO17 : 1;
      unsigned PTCO18 : 1;
      unsigned PTCO19 : 1;
      unsigned PTCO20 : 1;
      unsigned PTCO21 : 1;
      unsigned PTCO22 : 1;
      unsigned PTCO23 : 1;
      unsigned PTCO24 : 1;
      unsigned PTCO25 : 1;
      unsigned PTCO26 : 1;
      unsigned PTCO27 : 1;
      unsigned PTCO28 : 1;
      unsigned PTCO29 : 1;
      unsigned PTCO30 : 1;
      unsigned PTCO31 : 1;
    };
  };
} typeGPIOC_PCORBITS;
sfr volatile typeGPIOC_PCORBITS GPIOC_PCORbits absolute 0x400FF088;

 typedef struct tagGPIOC_PTORBITS {
  union {
    struct {
      unsigned PTTO0 : 1;
      unsigned PTTO1 : 1;
      unsigned PTTO2 : 1;
      unsigned PTTO3 : 1;
      unsigned PTTO4 : 1;
      unsigned PTTO5 : 1;
      unsigned PTTO6 : 1;
      unsigned PTTO7 : 1;
      unsigned PTTO8 : 1;
      unsigned PTTO9 : 1;
      unsigned PTTO10 : 1;
      unsigned PTTO11 : 1;
      unsigned PTTO12 : 1;
      unsigned PTTO13 : 1;
      unsigned PTTO14 : 1;
      unsigned PTTO15 : 1;
      unsigned PTTO16 : 1;
      unsigned PTTO17 : 1;
      unsigned PTTO18 : 1;
      unsigned PTTO19 : 1;
      unsigned PTTO20 : 1;
      unsigned PTTO21 : 1;
      unsigned PTTO22 : 1;
      unsigned PTTO23 : 1;
      unsigned PTTO24 : 1;
      unsigned PTTO25 : 1;
      unsigned PTTO26 : 1;
      unsigned PTTO27 : 1;
      unsigned PTTO28 : 1;
      unsigned PTTO29 : 1;
      unsigned PTTO30 : 1;
      unsigned PTTO31 : 1;
    };
  };
} typeGPIOC_PTORBITS;
sfr volatile typeGPIOC_PTORBITS GPIOC_PTORbits absolute 0x400FF08C;

 typedef struct tagGPIOC_PDIRBITS {
  union {
    struct {
      unsigned PDI0 : 1;
      unsigned PDI1 : 1;
      unsigned PDI2 : 1;
      unsigned PDI3 : 1;
      unsigned PDI4 : 1;
      unsigned PDI5 : 1;
      unsigned PDI6 : 1;
      unsigned PDI7 : 1;
      unsigned PDI8 : 1;
      unsigned PDI9 : 1;
      unsigned PDI10 : 1;
      unsigned PDI11 : 1;
      unsigned PDI12 : 1;
      unsigned PDI13 : 1;
      unsigned PDI14 : 1;
      unsigned PDI15 : 1;
      unsigned PDI16 : 1;
      unsigned PDI17 : 1;
      unsigned PDI18 : 1;
      unsigned PDI19 : 1;
      unsigned PDI20 : 1;
      unsigned PDI21 : 1;
      unsigned PDI22 : 1;
      unsigned PDI23 : 1;
      unsigned PDI24 : 1;
      unsigned PDI25 : 1;
      unsigned PDI26 : 1;
      unsigned PDI27 : 1;
      unsigned PDI28 : 1;
      unsigned PDI29 : 1;
      unsigned PDI30 : 1;
      unsigned PDI31 : 1;
    };
  };
} typeGPIOC_PDIRBITS;
sfr volatile typeGPIOC_PDIRBITS GPIOC_PDIRbits absolute 0x400FF090;

 typedef struct tagGPIOC_PDDRBITS {
  union {
    struct {
      unsigned PDD0 : 1;
      unsigned PDD1 : 1;
      unsigned PDD2 : 1;
      unsigned PDD3 : 1;
      unsigned PDD4 : 1;
      unsigned PDD5 : 1;
      unsigned PDD6 : 1;
      unsigned PDD7 : 1;
      unsigned PDD8 : 1;
      unsigned PDD9 : 1;
      unsigned PDD10 : 1;
      unsigned PDD11 : 1;
      unsigned PDD12 : 1;
      unsigned PDD13 : 1;
      unsigned PDD14 : 1;
      unsigned PDD15 : 1;
      unsigned PDD16 : 1;
      unsigned PDD17 : 1;
      unsigned PDD18 : 1;
      unsigned PDD19 : 1;
      unsigned PDD20 : 1;
      unsigned PDD21 : 1;
      unsigned PDD22 : 1;
      unsigned PDD23 : 1;
      unsigned PDD24 : 1;
      unsigned PDD25 : 1;
      unsigned PDD26 : 1;
      unsigned PDD27 : 1;
      unsigned PDD28 : 1;
      unsigned PDD29 : 1;
      unsigned PDD30 : 1;
      unsigned PDD31 : 1;
    };
  };
} typeGPIOC_PDDRBITS;
sfr volatile typeGPIOC_PDDRBITS GPIOC_PDDRbits absolute 0x400FF094;

 typedef struct tagGPIOD_PDORBITS {
  union {
    struct {
      unsigned PDO0 : 1;
      unsigned PDO1 : 1;
      unsigned PDO2 : 1;
      unsigned PDO3 : 1;
      unsigned PDO4 : 1;
      unsigned PDO5 : 1;
      unsigned PDO6 : 1;
      unsigned PDO7 : 1;
      unsigned PDO8 : 1;
      unsigned PDO9 : 1;
      unsigned PDO10 : 1;
      unsigned PDO11 : 1;
      unsigned PDO12 : 1;
      unsigned PDO13 : 1;
      unsigned PDO14 : 1;
      unsigned PDO15 : 1;
      unsigned PDO16 : 1;
      unsigned PDO17 : 1;
      unsigned PDO18 : 1;
      unsigned PDO19 : 1;
      unsigned PDO20 : 1;
      unsigned PDO21 : 1;
      unsigned PDO22 : 1;
      unsigned PDO23 : 1;
      unsigned PDO24 : 1;
      unsigned PDO25 : 1;
      unsigned PDO26 : 1;
      unsigned PDO27 : 1;
      unsigned PDO28 : 1;
      unsigned PDO29 : 1;
      unsigned PDO30 : 1;
      unsigned PDO31 : 1;
    };
  };
} typeGPIOD_PDORBITS;
sfr volatile typeGPIOD_PDORBITS GPIOD_PDORbits absolute 0x400FF0C0;

 typedef struct tagGPIOD_PSORBITS {
  union {
    struct {
      unsigned PTSO0 : 1;
      unsigned PTSO1 : 1;
      unsigned PTSO2 : 1;
      unsigned PTSO3 : 1;
      unsigned PTSO4 : 1;
      unsigned PTSO5 : 1;
      unsigned PTSO6 : 1;
      unsigned PTSO7 : 1;
      unsigned PTSO8 : 1;
      unsigned PTSO9 : 1;
      unsigned PTSO10 : 1;
      unsigned PTSO11 : 1;
      unsigned PTSO12 : 1;
      unsigned PTSO13 : 1;
      unsigned PTSO14 : 1;
      unsigned PTSO15 : 1;
      unsigned PTSO16 : 1;
      unsigned PTSO17 : 1;
      unsigned PTSO18 : 1;
      unsigned PTSO19 : 1;
      unsigned PTSO20 : 1;
      unsigned PTSO21 : 1;
      unsigned PTSO22 : 1;
      unsigned PTSO23 : 1;
      unsigned PTSO24 : 1;
      unsigned PTSO25 : 1;
      unsigned PTSO26 : 1;
      unsigned PTSO27 : 1;
      unsigned PTSO28 : 1;
      unsigned PTSO29 : 1;
      unsigned PTSO30 : 1;
      unsigned PTSO31 : 1;
    };
  };
} typeGPIOD_PSORBITS;
sfr volatile typeGPIOD_PSORBITS GPIOD_PSORbits absolute 0x400FF0C4;

 typedef struct tagGPIOD_PCORBITS {
  union {
    struct {
      unsigned PTCO0 : 1;
      unsigned PTCO1 : 1;
      unsigned PTCO2 : 1;
      unsigned PTCO3 : 1;
      unsigned PTCO4 : 1;
      unsigned PTCO5 : 1;
      unsigned PTCO6 : 1;
      unsigned PTCO7 : 1;
      unsigned PTCO8 : 1;
      unsigned PTCO9 : 1;
      unsigned PTCO10 : 1;
      unsigned PTCO11 : 1;
      unsigned PTCO12 : 1;
      unsigned PTCO13 : 1;
      unsigned PTCO14 : 1;
      unsigned PTCO15 : 1;
      unsigned PTCO16 : 1;
      unsigned PTCO17 : 1;
      unsigned PTCO18 : 1;
      unsigned PTCO19 : 1;
      unsigned PTCO20 : 1;
      unsigned PTCO21 : 1;
      unsigned PTCO22 : 1;
      unsigned PTCO23 : 1;
      unsigned PTCO24 : 1;
      unsigned PTCO25 : 1;
      unsigned PTCO26 : 1;
      unsigned PTCO27 : 1;
      unsigned PTCO28 : 1;
      unsigned PTCO29 : 1;
      unsigned PTCO30 : 1;
      unsigned PTCO31 : 1;
    };
  };
} typeGPIOD_PCORBITS;
sfr volatile typeGPIOD_PCORBITS GPIOD_PCORbits absolute 0x400FF0C8;

 typedef struct tagGPIOD_PTORBITS {
  union {
    struct {
      unsigned PTTO0 : 1;
      unsigned PTTO1 : 1;
      unsigned PTTO2 : 1;
      unsigned PTTO3 : 1;
      unsigned PTTO4 : 1;
      unsigned PTTO5 : 1;
      unsigned PTTO6 : 1;
      unsigned PTTO7 : 1;
      unsigned PTTO8 : 1;
      unsigned PTTO9 : 1;
      unsigned PTTO10 : 1;
      unsigned PTTO11 : 1;
      unsigned PTTO12 : 1;
      unsigned PTTO13 : 1;
      unsigned PTTO14 : 1;
      unsigned PTTO15 : 1;
      unsigned PTTO16 : 1;
      unsigned PTTO17 : 1;
      unsigned PTTO18 : 1;
      unsigned PTTO19 : 1;
      unsigned PTTO20 : 1;
      unsigned PTTO21 : 1;
      unsigned PTTO22 : 1;
      unsigned PTTO23 : 1;
      unsigned PTTO24 : 1;
      unsigned PTTO25 : 1;
      unsigned PTTO26 : 1;
      unsigned PTTO27 : 1;
      unsigned PTTO28 : 1;
      unsigned PTTO29 : 1;
      unsigned PTTO30 : 1;
      unsigned PTTO31 : 1;
    };
  };
} typeGPIOD_PTORBITS;
sfr volatile typeGPIOD_PTORBITS GPIOD_PTORbits absolute 0x400FF0CC;

 typedef struct tagGPIOD_PDIRBITS {
  union {
    struct {
      unsigned PDI0 : 1;
      unsigned PDI1 : 1;
      unsigned PDI2 : 1;
      unsigned PDI3 : 1;
      unsigned PDI4 : 1;
      unsigned PDI5 : 1;
      unsigned PDI6 : 1;
      unsigned PDI7 : 1;
      unsigned PDI8 : 1;
      unsigned PDI9 : 1;
      unsigned PDI10 : 1;
      unsigned PDI11 : 1;
      unsigned PDI12 : 1;
      unsigned PDI13 : 1;
      unsigned PDI14 : 1;
      unsigned PDI15 : 1;
      unsigned PDI16 : 1;
      unsigned PDI17 : 1;
      unsigned PDI18 : 1;
      unsigned PDI19 : 1;
      unsigned PDI20 : 1;
      unsigned PDI21 : 1;
      unsigned PDI22 : 1;
      unsigned PDI23 : 1;
      unsigned PDI24 : 1;
      unsigned PDI25 : 1;
      unsigned PDI26 : 1;
      unsigned PDI27 : 1;
      unsigned PDI28 : 1;
      unsigned PDI29 : 1;
      unsigned PDI30 : 1;
      unsigned PDI31 : 1;
    };
  };
} typeGPIOD_PDIRBITS;
sfr volatile typeGPIOD_PDIRBITS GPIOD_PDIRbits absolute 0x400FF0D0;

 typedef struct tagGPIOD_PDDRBITS {
  union {
    struct {
      unsigned PDD0 : 1;
      unsigned PDD1 : 1;
      unsigned PDD2 : 1;
      unsigned PDD3 : 1;
      unsigned PDD4 : 1;
      unsigned PDD5 : 1;
      unsigned PDD6 : 1;
      unsigned PDD7 : 1;
      unsigned PDD8 : 1;
      unsigned PDD9 : 1;
      unsigned PDD10 : 1;
      unsigned PDD11 : 1;
      unsigned PDD12 : 1;
      unsigned PDD13 : 1;
      unsigned PDD14 : 1;
      unsigned PDD15 : 1;
      unsigned PDD16 : 1;
      unsigned PDD17 : 1;
      unsigned PDD18 : 1;
      unsigned PDD19 : 1;
      unsigned PDD20 : 1;
      unsigned PDD21 : 1;
      unsigned PDD22 : 1;
      unsigned PDD23 : 1;
      unsigned PDD24 : 1;
      unsigned PDD25 : 1;
      unsigned PDD26 : 1;
      unsigned PDD27 : 1;
      unsigned PDD28 : 1;
      unsigned PDD29 : 1;
      unsigned PDD30 : 1;
      unsigned PDD31 : 1;
    };
  };
} typeGPIOD_PDDRBITS;
sfr volatile typeGPIOD_PDDRBITS GPIOD_PDDRbits absolute 0x400FF0D4;

 typedef struct tagGPIOE_PDORBITS {
  union {
    struct {
      unsigned PDO0 : 1;
      unsigned PDO1 : 1;
      unsigned PDO2 : 1;
      unsigned PDO3 : 1;
      unsigned PDO4 : 1;
      unsigned PDO5 : 1;
      unsigned PDO6 : 1;
      unsigned PDO7 : 1;
      unsigned PDO8 : 1;
      unsigned PDO9 : 1;
      unsigned PDO10 : 1;
      unsigned PDO11 : 1;
      unsigned PDO12 : 1;
      unsigned PDO13 : 1;
      unsigned PDO14 : 1;
      unsigned PDO15 : 1;
      unsigned PDO16 : 1;
      unsigned PDO17 : 1;
      unsigned PDO18 : 1;
      unsigned PDO19 : 1;
      unsigned PDO20 : 1;
      unsigned PDO21 : 1;
      unsigned PDO22 : 1;
      unsigned PDO23 : 1;
      unsigned PDO24 : 1;
      unsigned PDO25 : 1;
      unsigned PDO26 : 1;
      unsigned PDO27 : 1;
      unsigned PDO28 : 1;
      unsigned PDO29 : 1;
      unsigned PDO30 : 1;
      unsigned PDO31 : 1;
    };
  };
} typeGPIOE_PDORBITS;
sfr volatile typeGPIOE_PDORBITS GPIOE_PDORbits absolute 0x400FF100;

 typedef struct tagGPIOE_PSORBITS {
  union {
    struct {
      unsigned PTSO0 : 1;
      unsigned PTSO1 : 1;
      unsigned PTSO2 : 1;
      unsigned PTSO3 : 1;
      unsigned PTSO4 : 1;
      unsigned PTSO5 : 1;
      unsigned PTSO6 : 1;
      unsigned PTSO7 : 1;
      unsigned PTSO8 : 1;
      unsigned PTSO9 : 1;
      unsigned PTSO10 : 1;
      unsigned PTSO11 : 1;
      unsigned PTSO12 : 1;
      unsigned PTSO13 : 1;
      unsigned PTSO14 : 1;
      unsigned PTSO15 : 1;
      unsigned PTSO16 : 1;
      unsigned PTSO17 : 1;
      unsigned PTSO18 : 1;
      unsigned PTSO19 : 1;
      unsigned PTSO20 : 1;
      unsigned PTSO21 : 1;
      unsigned PTSO22 : 1;
      unsigned PTSO23 : 1;
      unsigned PTSO24 : 1;
      unsigned PTSO25 : 1;
      unsigned PTSO26 : 1;
      unsigned PTSO27 : 1;
      unsigned PTSO28 : 1;
      unsigned PTSO29 : 1;
      unsigned PTSO30 : 1;
      unsigned PTSO31 : 1;
    };
  };
} typeGPIOE_PSORBITS;
sfr volatile typeGPIOE_PSORBITS GPIOE_PSORbits absolute 0x400FF104;

 typedef struct tagGPIOE_PCORBITS {
  union {
    struct {
      unsigned PTCO0 : 1;
      unsigned PTCO1 : 1;
      unsigned PTCO2 : 1;
      unsigned PTCO3 : 1;
      unsigned PTCO4 : 1;
      unsigned PTCO5 : 1;
      unsigned PTCO6 : 1;
      unsigned PTCO7 : 1;
      unsigned PTCO8 : 1;
      unsigned PTCO9 : 1;
      unsigned PTCO10 : 1;
      unsigned PTCO11 : 1;
      unsigned PTCO12 : 1;
      unsigned PTCO13 : 1;
      unsigned PTCO14 : 1;
      unsigned PTCO15 : 1;
      unsigned PTCO16 : 1;
      unsigned PTCO17 : 1;
      unsigned PTCO18 : 1;
      unsigned PTCO19 : 1;
      unsigned PTCO20 : 1;
      unsigned PTCO21 : 1;
      unsigned PTCO22 : 1;
      unsigned PTCO23 : 1;
      unsigned PTCO24 : 1;
      unsigned PTCO25 : 1;
      unsigned PTCO26 : 1;
      unsigned PTCO27 : 1;
      unsigned PTCO28 : 1;
      unsigned PTCO29 : 1;
      unsigned PTCO30 : 1;
      unsigned PTCO31 : 1;
    };
  };
} typeGPIOE_PCORBITS;
sfr volatile typeGPIOE_PCORBITS GPIOE_PCORbits absolute 0x400FF108;

 typedef struct tagGPIOE_PTORBITS {
  union {
    struct {
      unsigned PTTO0 : 1;
      unsigned PTTO1 : 1;
      unsigned PTTO2 : 1;
      unsigned PTTO3 : 1;
      unsigned PTTO4 : 1;
      unsigned PTTO5 : 1;
      unsigned PTTO6 : 1;
      unsigned PTTO7 : 1;
      unsigned PTTO8 : 1;
      unsigned PTTO9 : 1;
      unsigned PTTO10 : 1;
      unsigned PTTO11 : 1;
      unsigned PTTO12 : 1;
      unsigned PTTO13 : 1;
      unsigned PTTO14 : 1;
      unsigned PTTO15 : 1;
      unsigned PTTO16 : 1;
      unsigned PTTO17 : 1;
      unsigned PTTO18 : 1;
      unsigned PTTO19 : 1;
      unsigned PTTO20 : 1;
      unsigned PTTO21 : 1;
      unsigned PTTO22 : 1;
      unsigned PTTO23 : 1;
      unsigned PTTO24 : 1;
      unsigned PTTO25 : 1;
      unsigned PTTO26 : 1;
      unsigned PTTO27 : 1;
      unsigned PTTO28 : 1;
      unsigned PTTO29 : 1;
      unsigned PTTO30 : 1;
      unsigned PTTO31 : 1;
    };
  };
} typeGPIOE_PTORBITS;
sfr volatile typeGPIOE_PTORBITS GPIOE_PTORbits absolute 0x400FF10C;

 typedef struct tagGPIOE_PDIRBITS {
  union {
    struct {
      unsigned PDI0 : 1;
      unsigned PDI1 : 1;
      unsigned PDI2 : 1;
      unsigned PDI3 : 1;
      unsigned PDI4 : 1;
      unsigned PDI5 : 1;
      unsigned PDI6 : 1;
      unsigned PDI7 : 1;
      unsigned PDI8 : 1;
      unsigned PDI9 : 1;
      unsigned PDI10 : 1;
      unsigned PDI11 : 1;
      unsigned PDI12 : 1;
      unsigned PDI13 : 1;
      unsigned PDI14 : 1;
      unsigned PDI15 : 1;
      unsigned PDI16 : 1;
      unsigned PDI17 : 1;
      unsigned PDI18 : 1;
      unsigned PDI19 : 1;
      unsigned PDI20 : 1;
      unsigned PDI21 : 1;
      unsigned PDI22 : 1;
      unsigned PDI23 : 1;
      unsigned PDI24 : 1;
      unsigned PDI25 : 1;
      unsigned PDI26 : 1;
      unsigned PDI27 : 1;
      unsigned PDI28 : 1;
      unsigned PDI29 : 1;
      unsigned PDI30 : 1;
      unsigned PDI31 : 1;
    };
  };
} typeGPIOE_PDIRBITS;
sfr volatile typeGPIOE_PDIRBITS GPIOE_PDIRbits absolute 0x400FF110;

 typedef struct tagGPIOE_PDDRBITS {
  union {
    struct {
      unsigned PDD0 : 1;
      unsigned PDD1 : 1;
      unsigned PDD2 : 1;
      unsigned PDD3 : 1;
      unsigned PDD4 : 1;
      unsigned PDD5 : 1;
      unsigned PDD6 : 1;
      unsigned PDD7 : 1;
      unsigned PDD8 : 1;
      unsigned PDD9 : 1;
      unsigned PDD10 : 1;
      unsigned PDD11 : 1;
      unsigned PDD12 : 1;
      unsigned PDD13 : 1;
      unsigned PDD14 : 1;
      unsigned PDD15 : 1;
      unsigned PDD16 : 1;
      unsigned PDD17 : 1;
      unsigned PDD18 : 1;
      unsigned PDD19 : 1;
      unsigned PDD20 : 1;
      unsigned PDD21 : 1;
      unsigned PDD22 : 1;
      unsigned PDD23 : 1;
      unsigned PDD24 : 1;
      unsigned PDD25 : 1;
      unsigned PDD26 : 1;
      unsigned PDD27 : 1;
      unsigned PDD28 : 1;
      unsigned PDD29 : 1;
      unsigned PDD30 : 1;
      unsigned PDD31 : 1;
    };
  };
} typeGPIOE_PDDRBITS;
sfr volatile typeGPIOE_PDDRBITS GPIOE_PDDRbits absolute 0x400FF114;

 typedef struct tagMCM_PCTBITS {
  union {
    struct {
      unsigned PLREV : 16;
      unsigned PCT : 16;
    };
  };
} typeMCM_PCTBITS;
sfr far volatile typeMCM_PCTBITS MCM_PCTbits absolute 0xE0080000;

 typedef struct tagMCM_CRBITS {
  union {
    struct {
      unsigned : 27;
      unsigned AHBSPRI : 1;
      unsigned : 4;
    };
  };
} typeMCM_CRBITS;
sfr far volatile typeMCM_CRBITS MCM_CRbits absolute 0xE008000C;

 typedef struct tagMCM_ISCRBITS {
  union {
    struct {
      unsigned : 8;
      unsigned FIOC : 1;
      unsigned FDZC : 1;
      unsigned FOFC : 1;
      unsigned FUFC : 1;
      unsigned FIXC : 1;
      unsigned : 2;
      unsigned FIDC : 1;
      unsigned : 8;
      unsigned FIOCE : 1;
      unsigned FDZCE : 1;
      unsigned FOFCE : 1;
      unsigned FUFCE : 1;
      unsigned FIXCE : 1;
      unsigned : 2;
      unsigned FIDCE : 1;
    };
  };
} typeMCM_ISCRBITS;
sfr far volatile typeMCM_ISCRBITS MCM_ISCRbits absolute 0xE0080010;

 typedef struct tagMCM_CPOBITS {
  union {
    struct {
      unsigned CPOREQ : 1;
      unsigned CPOACK : 1;
      unsigned : 30;
    };
  };
} typeMCM_CPOBITS;
sfr far volatile typeMCM_CPOBITS MCM_CPObits absolute 0xE0080034;

 typedef struct tagMCM_LMEM0BITS {
  union {
    struct {
      unsigned : 13;
      unsigned LMEM_Type : 3;
      unsigned : 1;
      unsigned LMEM_Width : 3;
      unsigned LMEM_Ways : 4;
      unsigned LMEM_Size : 4;
      unsigned : 3;
      unsigned LMEM_Valid : 1;
    };
  };
} typeMCM_LMEM0BITS;
sfr far volatile typeMCM_LMEM0BITS MCM_LMEM0bits absolute 0xE0080400;

 typedef struct tagMCM_LMEM1BITS {
  union {
    struct {
      unsigned : 13;
      unsigned LMEM_Type : 3;
      unsigned : 1;
      unsigned LMEM_Width : 3;
      unsigned LMEM_Ways : 4;
      unsigned LMEM_Size : 4;
      unsigned : 3;
      unsigned LMEM_Valid : 1;
    };
  };
} typeMCM_LMEM1BITS;
sfr far volatile typeMCM_LMEM1BITS MCM_LMEM1bits absolute 0xE0080404;

 typedef struct tagMCM_LMEM2BITS {
  union {
    struct {
      unsigned : 13;
      unsigned LMEM_Type : 3;
      unsigned : 1;
      unsigned LMEM_Width : 3;
      unsigned LMEM_Ways : 4;
      unsigned LMEM_Size : 4;
      unsigned : 3;
      unsigned LMEM_Valid : 1;
    };
  };
} typeMCM_LMEM2BITS;
sfr far volatile typeMCM_LMEM2BITS MCM_LMEM2bits absolute 0xE0080408;

 typedef struct tagMCM_LMEM3BITS {
  union {
    struct {
      unsigned : 13;
      unsigned LMEM_Type : 3;
      unsigned : 1;
      unsigned LMEM_Width : 3;
      unsigned LMEM_Ways : 4;
      unsigned LMEM_Size : 4;
      unsigned : 3;
      unsigned LMEM_Valid : 1;
    };
  };
} typeMCM_LMEM3BITS;
sfr far volatile typeMCM_LMEM3BITS MCM_LMEM3bits absolute 0xE008040C;

 typedef struct tagMCM_LMEM4BITS {
  union {
    struct {
      unsigned : 13;
      unsigned LMEM_Type : 3;
      unsigned : 1;
      unsigned LMEM_Width : 3;
      unsigned LMEM_Ways : 4;
      unsigned LMEM_Size : 4;
      unsigned : 3;
      unsigned LMEM_Valid : 1;
    };
  };
} typeMCM_LMEM4BITS;
sfr far volatile typeMCM_LMEM4BITS MCM_LMEM4bits absolute 0xE0080410;

 typedef struct tagCAU_LDR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_LDR_CASRBITS;
sfr far volatile typeCAU_LDR_CASRBITS CAU_LDR_CASRbits absolute 0xE0081840;

 typedef struct tagCAU_LDR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_LDR_CAABITS;
sfr far volatile typeCAU_LDR_CAABITS CAU_LDR_CAAbits absolute 0xE0081844;

 typedef struct tagCAU_LDR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_LDR_CA0BITS;
sfr far volatile typeCAU_LDR_CA0BITS CAU_LDR_CA0bits absolute 0xE0081848;

 typedef struct tagCAU_LDR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_LDR_CA1BITS;
sfr far volatile typeCAU_LDR_CA1BITS CAU_LDR_CA1bits absolute 0xE008184C;

 typedef struct tagCAU_LDR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_LDR_CA2BITS;
sfr far volatile typeCAU_LDR_CA2BITS CAU_LDR_CA2bits absolute 0xE0081850;

 typedef struct tagCAU_LDR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_LDR_CA3BITS;
sfr far volatile typeCAU_LDR_CA3BITS CAU_LDR_CA3bits absolute 0xE0081854;

 typedef struct tagCAU_LDR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_LDR_CA4BITS;
sfr far volatile typeCAU_LDR_CA4BITS CAU_LDR_CA4bits absolute 0xE0081858;

 typedef struct tagCAU_LDR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_LDR_CA5BITS;
sfr far volatile typeCAU_LDR_CA5BITS CAU_LDR_CA5bits absolute 0xE008185C;

 typedef struct tagCAU_LDR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_LDR_CA6BITS;
sfr far volatile typeCAU_LDR_CA6BITS CAU_LDR_CA6bits absolute 0xE0081860;

 typedef struct tagCAU_LDR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_LDR_CA7BITS;
sfr far volatile typeCAU_LDR_CA7BITS CAU_LDR_CA7bits absolute 0xE0081864;

 typedef struct tagCAU_LDR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_LDR_CA8BITS;
sfr far volatile typeCAU_LDR_CA8BITS CAU_LDR_CA8bits absolute 0xE0081868;

 typedef struct tagCAU_STR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_STR_CASRBITS;
sfr far volatile typeCAU_STR_CASRBITS CAU_STR_CASRbits absolute 0xE0081880;

 typedef struct tagCAU_STR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_STR_CAABITS;
sfr far volatile typeCAU_STR_CAABITS CAU_STR_CAAbits absolute 0xE0081884;

 typedef struct tagCAU_STR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_STR_CA0BITS;
sfr far volatile typeCAU_STR_CA0BITS CAU_STR_CA0bits absolute 0xE0081888;

 typedef struct tagCAU_STR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_STR_CA1BITS;
sfr far volatile typeCAU_STR_CA1BITS CAU_STR_CA1bits absolute 0xE008188C;

 typedef struct tagCAU_STR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_STR_CA2BITS;
sfr far volatile typeCAU_STR_CA2BITS CAU_STR_CA2bits absolute 0xE0081890;

 typedef struct tagCAU_STR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_STR_CA3BITS;
sfr far volatile typeCAU_STR_CA3BITS CAU_STR_CA3bits absolute 0xE0081894;

 typedef struct tagCAU_STR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_STR_CA4BITS;
sfr far volatile typeCAU_STR_CA4BITS CAU_STR_CA4bits absolute 0xE0081898;

 typedef struct tagCAU_STR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_STR_CA5BITS;
sfr far volatile typeCAU_STR_CA5BITS CAU_STR_CA5bits absolute 0xE008189C;

 typedef struct tagCAU_STR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_STR_CA6BITS;
sfr far volatile typeCAU_STR_CA6BITS CAU_STR_CA6bits absolute 0xE00818A0;

 typedef struct tagCAU_STR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_STR_CA7BITS;
sfr far volatile typeCAU_STR_CA7BITS CAU_STR_CA7bits absolute 0xE00818A4;

 typedef struct tagCAU_STR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_STR_CA8BITS;
sfr far volatile typeCAU_STR_CA8BITS CAU_STR_CA8bits absolute 0xE00818A8;

 typedef struct tagCAU_ADR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_ADR_CASRBITS;
sfr far volatile typeCAU_ADR_CASRBITS CAU_ADR_CASRbits absolute 0xE00818C0;

 typedef struct tagCAU_ADR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_ADR_CAABITS;
sfr far volatile typeCAU_ADR_CAABITS CAU_ADR_CAAbits absolute 0xE00818C4;

 typedef struct tagCAU_ADR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_ADR_CA0BITS;
sfr far volatile typeCAU_ADR_CA0BITS CAU_ADR_CA0bits absolute 0xE00818C8;

 typedef struct tagCAU_ADR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_ADR_CA1BITS;
sfr far volatile typeCAU_ADR_CA1BITS CAU_ADR_CA1bits absolute 0xE00818CC;

 typedef struct tagCAU_ADR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_ADR_CA2BITS;
sfr far volatile typeCAU_ADR_CA2BITS CAU_ADR_CA2bits absolute 0xE00818D0;

 typedef struct tagCAU_ADR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_ADR_CA3BITS;
sfr far volatile typeCAU_ADR_CA3BITS CAU_ADR_CA3bits absolute 0xE00818D4;

 typedef struct tagCAU_ADR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_ADR_CA4BITS;
sfr far volatile typeCAU_ADR_CA4BITS CAU_ADR_CA4bits absolute 0xE00818D8;

 typedef struct tagCAU_ADR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_ADR_CA5BITS;
sfr far volatile typeCAU_ADR_CA5BITS CAU_ADR_CA5bits absolute 0xE00818DC;

 typedef struct tagCAU_ADR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_ADR_CA6BITS;
sfr far volatile typeCAU_ADR_CA6BITS CAU_ADR_CA6bits absolute 0xE00818E0;

 typedef struct tagCAU_ADR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_ADR_CA7BITS;
sfr far volatile typeCAU_ADR_CA7BITS CAU_ADR_CA7bits absolute 0xE00818E4;

 typedef struct tagCAU_ADR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_ADR_CA8BITS;
sfr far volatile typeCAU_ADR_CA8BITS CAU_ADR_CA8bits absolute 0xE00818E8;

 typedef struct tagCAU_RADR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_RADR_CASRBITS;
sfr far volatile typeCAU_RADR_CASRBITS CAU_RADR_CASRbits absolute 0xE0081900;

 typedef struct tagCAU_RADR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_RADR_CAABITS;
sfr far volatile typeCAU_RADR_CAABITS CAU_RADR_CAAbits absolute 0xE0081904;

 typedef struct tagCAU_RADR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_RADR_CA0BITS;
sfr far volatile typeCAU_RADR_CA0BITS CAU_RADR_CA0bits absolute 0xE0081908;

 typedef struct tagCAU_RADR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_RADR_CA1BITS;
sfr far volatile typeCAU_RADR_CA1BITS CAU_RADR_CA1bits absolute 0xE008190C;

 typedef struct tagCAU_RADR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_RADR_CA2BITS;
sfr far volatile typeCAU_RADR_CA2BITS CAU_RADR_CA2bits absolute 0xE0081910;

 typedef struct tagCAU_RADR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_RADR_CA3BITS;
sfr far volatile typeCAU_RADR_CA3BITS CAU_RADR_CA3bits absolute 0xE0081914;

 typedef struct tagCAU_RADR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_RADR_CA4BITS;
sfr far volatile typeCAU_RADR_CA4BITS CAU_RADR_CA4bits absolute 0xE0081918;

 typedef struct tagCAU_RADR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_RADR_CA5BITS;
sfr far volatile typeCAU_RADR_CA5BITS CAU_RADR_CA5bits absolute 0xE008191C;

 typedef struct tagCAU_RADR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_RADR_CA6BITS;
sfr far volatile typeCAU_RADR_CA6BITS CAU_RADR_CA6bits absolute 0xE0081920;

 typedef struct tagCAU_RADR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_RADR_CA7BITS;
sfr far volatile typeCAU_RADR_CA7BITS CAU_RADR_CA7bits absolute 0xE0081924;

 typedef struct tagCAU_RADR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_RADR_CA8BITS;
sfr far volatile typeCAU_RADR_CA8BITS CAU_RADR_CA8bits absolute 0xE0081928;

 typedef struct tagCAU_XOR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_XOR_CASRBITS;
sfr far volatile typeCAU_XOR_CASRBITS CAU_XOR_CASRbits absolute 0xE0081980;

 typedef struct tagCAU_XOR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_XOR_CAABITS;
sfr far volatile typeCAU_XOR_CAABITS CAU_XOR_CAAbits absolute 0xE0081984;

 typedef struct tagCAU_XOR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_XOR_CA0BITS;
sfr far volatile typeCAU_XOR_CA0BITS CAU_XOR_CA0bits absolute 0xE0081988;

 typedef struct tagCAU_XOR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_XOR_CA1BITS;
sfr far volatile typeCAU_XOR_CA1BITS CAU_XOR_CA1bits absolute 0xE008198C;

 typedef struct tagCAU_XOR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_XOR_CA2BITS;
sfr far volatile typeCAU_XOR_CA2BITS CAU_XOR_CA2bits absolute 0xE0081990;

 typedef struct tagCAU_XOR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_XOR_CA3BITS;
sfr far volatile typeCAU_XOR_CA3BITS CAU_XOR_CA3bits absolute 0xE0081994;

 typedef struct tagCAU_XOR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_XOR_CA4BITS;
sfr far volatile typeCAU_XOR_CA4BITS CAU_XOR_CA4bits absolute 0xE0081998;

 typedef struct tagCAU_XOR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_XOR_CA5BITS;
sfr far volatile typeCAU_XOR_CA5BITS CAU_XOR_CA5bits absolute 0xE008199C;

 typedef struct tagCAU_XOR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_XOR_CA6BITS;
sfr far volatile typeCAU_XOR_CA6BITS CAU_XOR_CA6bits absolute 0xE00819A0;

 typedef struct tagCAU_XOR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_XOR_CA7BITS;
sfr far volatile typeCAU_XOR_CA7BITS CAU_XOR_CA7bits absolute 0xE00819A4;

 typedef struct tagCAU_XOR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_XOR_CA8BITS;
sfr far volatile typeCAU_XOR_CA8BITS CAU_XOR_CA8bits absolute 0xE00819A8;

 typedef struct tagCAU_ROTL_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_ROTL_CASRBITS;
sfr far volatile typeCAU_ROTL_CASRBITS CAU_ROTL_CASRbits absolute 0xE00819C0;

 typedef struct tagCAU_ROTL_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_ROTL_CAABITS;
sfr far volatile typeCAU_ROTL_CAABITS CAU_ROTL_CAAbits absolute 0xE00819C4;

 typedef struct tagCAU_ROTL_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_ROTL_CA0BITS;
sfr far volatile typeCAU_ROTL_CA0BITS CAU_ROTL_CA0bits absolute 0xE00819C8;

 typedef struct tagCAU_ROTL_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_ROTL_CA1BITS;
sfr far volatile typeCAU_ROTL_CA1BITS CAU_ROTL_CA1bits absolute 0xE00819CC;

 typedef struct tagCAU_ROTL_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_ROTL_CA2BITS;
sfr far volatile typeCAU_ROTL_CA2BITS CAU_ROTL_CA2bits absolute 0xE00819D0;

 typedef struct tagCAU_ROTL_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_ROTL_CA3BITS;
sfr far volatile typeCAU_ROTL_CA3BITS CAU_ROTL_CA3bits absolute 0xE00819D4;

 typedef struct tagCAU_ROTL_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_ROTL_CA4BITS;
sfr far volatile typeCAU_ROTL_CA4BITS CAU_ROTL_CA4bits absolute 0xE00819D8;

 typedef struct tagCAU_ROTL_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_ROTL_CA5BITS;
sfr far volatile typeCAU_ROTL_CA5BITS CAU_ROTL_CA5bits absolute 0xE00819DC;

 typedef struct tagCAU_ROTL_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_ROTL_CA6BITS;
sfr far volatile typeCAU_ROTL_CA6BITS CAU_ROTL_CA6bits absolute 0xE00819E0;

 typedef struct tagCAU_ROTL_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_ROTL_CA7BITS;
sfr far volatile typeCAU_ROTL_CA7BITS CAU_ROTL_CA7bits absolute 0xE00819E4;

 typedef struct tagCAU_ROTL_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_ROTL_CA8BITS;
sfr far volatile typeCAU_ROTL_CA8BITS CAU_ROTL_CA8bits absolute 0xE00819E8;

 typedef struct tagCAU_AESC_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_AESC_CASRBITS;
sfr far volatile typeCAU_AESC_CASRBITS CAU_AESC_CASRbits absolute 0xE0081B00;

 typedef struct tagCAU_AESC_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_AESC_CAABITS;
sfr far volatile typeCAU_AESC_CAABITS CAU_AESC_CAAbits absolute 0xE0081B04;

 typedef struct tagCAU_AESC_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_AESC_CA0BITS;
sfr far volatile typeCAU_AESC_CA0BITS CAU_AESC_CA0bits absolute 0xE0081B08;

 typedef struct tagCAU_AESC_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_AESC_CA1BITS;
sfr far volatile typeCAU_AESC_CA1BITS CAU_AESC_CA1bits absolute 0xE0081B0C;

 typedef struct tagCAU_AESC_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_AESC_CA2BITS;
sfr far volatile typeCAU_AESC_CA2BITS CAU_AESC_CA2bits absolute 0xE0081B10;

 typedef struct tagCAU_AESC_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_AESC_CA3BITS;
sfr far volatile typeCAU_AESC_CA3BITS CAU_AESC_CA3bits absolute 0xE0081B14;

 typedef struct tagCAU_AESC_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_AESC_CA4BITS;
sfr far volatile typeCAU_AESC_CA4BITS CAU_AESC_CA4bits absolute 0xE0081B18;

 typedef struct tagCAU_AESC_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_AESC_CA5BITS;
sfr far volatile typeCAU_AESC_CA5BITS CAU_AESC_CA5bits absolute 0xE0081B1C;

 typedef struct tagCAU_AESC_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_AESC_CA6BITS;
sfr far volatile typeCAU_AESC_CA6BITS CAU_AESC_CA6bits absolute 0xE0081B20;

 typedef struct tagCAU_AESC_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_AESC_CA7BITS;
sfr far volatile typeCAU_AESC_CA7BITS CAU_AESC_CA7bits absolute 0xE0081B24;

 typedef struct tagCAU_AESC_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_AESC_CA8BITS;
sfr far volatile typeCAU_AESC_CA8BITS CAU_AESC_CA8bits absolute 0xE0081B28;

 typedef struct tagCAU_AESIC_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_AESIC_CASRBITS;
sfr far volatile typeCAU_AESIC_CASRBITS CAU_AESIC_CASRbits absolute 0xE0081B40;

 typedef struct tagCAU_AESIC_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_AESIC_CAABITS;
sfr far volatile typeCAU_AESIC_CAABITS CAU_AESIC_CAAbits absolute 0xE0081B44;

 typedef struct tagCAU_AESIC_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_AESIC_CA0BITS;
sfr far volatile typeCAU_AESIC_CA0BITS CAU_AESIC_CA0bits absolute 0xE0081B48;

 typedef struct tagCAU_AESIC_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_AESIC_CA1BITS;
sfr far volatile typeCAU_AESIC_CA1BITS CAU_AESIC_CA1bits absolute 0xE0081B4C;

 typedef struct tagCAU_AESIC_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_AESIC_CA2BITS;
sfr far volatile typeCAU_AESIC_CA2BITS CAU_AESIC_CA2bits absolute 0xE0081B50;

 typedef struct tagCAU_AESIC_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_AESIC_CA3BITS;
sfr far volatile typeCAU_AESIC_CA3BITS CAU_AESIC_CA3bits absolute 0xE0081B54;

 typedef struct tagCAU_AESIC_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_AESIC_CA4BITS;
sfr far volatile typeCAU_AESIC_CA4BITS CAU_AESIC_CA4bits absolute 0xE0081B58;

 typedef struct tagCAU_AESIC_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_AESIC_CA5BITS;
sfr far volatile typeCAU_AESIC_CA5BITS CAU_AESIC_CA5bits absolute 0xE0081B5C;

 typedef struct tagCAU_AESIC_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_AESIC_CA6BITS;
sfr far volatile typeCAU_AESIC_CA6BITS CAU_AESIC_CA6bits absolute 0xE0081B60;

 typedef struct tagCAU_AESIC_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_AESIC_CA7BITS;
sfr far volatile typeCAU_AESIC_CA7BITS CAU_AESIC_CA7bits absolute 0xE0081B64;

 typedef struct tagCAU_AESIC_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_AESIC_CA8BITS;
sfr far volatile typeCAU_AESIC_CA8BITS CAU_AESIC_CA8bits absolute 0xE0081B68;

 typedef struct tagNVIC_ICTRBITS {
  union {
    struct {
      unsigned INTLINESNUM : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ICTRBITS;
sfr far volatile typeNVIC_ICTRBITS NVIC_ICTRbits absolute 0xE000E004;

 typedef struct tagNVIC_STIRBITS {
  union {
    struct {
      unsigned INTID : 9;
      unsigned : 23;
    };
  };
} typeNVIC_STIRBITS;
sfr far volatile typeNVIC_STIRBITS NVIC_STIRbits absolute 0xE000EF00;

 typedef struct tagNVIC_ISER0BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER0BITS;
sfr far volatile typeNVIC_ISER0BITS NVIC_ISER0bits absolute 0xE000E100;

 typedef struct tagNVIC_ISER1BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER1BITS;
sfr far volatile typeNVIC_ISER1BITS NVIC_ISER1bits absolute 0xE000E104;

 typedef struct tagNVIC_ISER2BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER2BITS;
sfr far volatile typeNVIC_ISER2BITS NVIC_ISER2bits absolute 0xE000E108;

 typedef struct tagNVIC_ISER3BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER3BITS;
sfr far volatile typeNVIC_ISER3BITS NVIC_ISER3bits absolute 0xE000E10C;

 typedef struct tagNVIC_ISER4BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER4BITS;
sfr far volatile typeNVIC_ISER4BITS NVIC_ISER4bits absolute 0xE000E110;

 typedef struct tagNVIC_ISER5BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER5BITS;
sfr far volatile typeNVIC_ISER5BITS NVIC_ISER5bits absolute 0xE000E114;

 typedef struct tagNVIC_ISER6BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER6BITS;
sfr far volatile typeNVIC_ISER6BITS NVIC_ISER6bits absolute 0xE000E118;

 typedef struct tagNVIC_ISER7BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER7BITS;
sfr far volatile typeNVIC_ISER7BITS NVIC_ISER7bits absolute 0xE000E11C;

 typedef struct tagNVIC_ISER8BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER8BITS;
sfr far volatile typeNVIC_ISER8BITS NVIC_ISER8bits absolute 0xE000E120;

 typedef struct tagNVIC_ISER9BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER9BITS;
sfr far volatile typeNVIC_ISER9BITS NVIC_ISER9bits absolute 0xE000E124;

 typedef struct tagNVIC_ISER10BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER10BITS;
sfr far volatile typeNVIC_ISER10BITS NVIC_ISER10bits absolute 0xE000E128;

 typedef struct tagNVIC_ISER11BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER11BITS;
sfr far volatile typeNVIC_ISER11BITS NVIC_ISER11bits absolute 0xE000E12C;

 typedef struct tagNVIC_ISER12BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER12BITS;
sfr far volatile typeNVIC_ISER12BITS NVIC_ISER12bits absolute 0xE000E130;

 typedef struct tagNVIC_ISER13BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER13BITS;
sfr far volatile typeNVIC_ISER13BITS NVIC_ISER13bits absolute 0xE000E134;

 typedef struct tagNVIC_ISER14BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER14BITS;
sfr far volatile typeNVIC_ISER14BITS NVIC_ISER14bits absolute 0xE000E138;

 typedef struct tagNVIC_ISER15BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER15BITS;
sfr far volatile typeNVIC_ISER15BITS NVIC_ISER15bits absolute 0xE000E13C;

 typedef struct tagNVIC_ICER0BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER0BITS;
sfr far volatile typeNVIC_ICER0BITS NVIC_ICER0bits absolute 0xE000E180;

 typedef struct tagNVIC_ICER1BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER1BITS;
sfr far volatile typeNVIC_ICER1BITS NVIC_ICER1bits absolute 0xE000E184;

 typedef struct tagNVIC_ICER2BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER2BITS;
sfr far volatile typeNVIC_ICER2BITS NVIC_ICER2bits absolute 0xE000E188;

 typedef struct tagNVIC_ICER3BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER3BITS;
sfr far volatile typeNVIC_ICER3BITS NVIC_ICER3bits absolute 0xE000E18C;

 typedef struct tagNVIC_ICER4BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER4BITS;
sfr far volatile typeNVIC_ICER4BITS NVIC_ICER4bits absolute 0xE000E190;

 typedef struct tagNVIC_ICER5BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER5BITS;
sfr far volatile typeNVIC_ICER5BITS NVIC_ICER5bits absolute 0xE000E194;

 typedef struct tagNVIC_ICER6BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER6BITS;
sfr far volatile typeNVIC_ICER6BITS NVIC_ICER6bits absolute 0xE000E198;

 typedef struct tagNVIC_ICER7BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER7BITS;
sfr far volatile typeNVIC_ICER7BITS NVIC_ICER7bits absolute 0xE000E19C;

 typedef struct tagNVIC_ICER8BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER8BITS;
sfr far volatile typeNVIC_ICER8BITS NVIC_ICER8bits absolute 0xE000E1A0;

 typedef struct tagNVIC_ICER9BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER9BITS;
sfr far volatile typeNVIC_ICER9BITS NVIC_ICER9bits absolute 0xE000E1A4;

 typedef struct tagNVIC_ICER10BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER10BITS;
sfr far volatile typeNVIC_ICER10BITS NVIC_ICER10bits absolute 0xE000E1A8;

 typedef struct tagNVIC_ICER11BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER11BITS;
sfr far volatile typeNVIC_ICER11BITS NVIC_ICER11bits absolute 0xE000E1AC;

 typedef struct tagNVIC_ICER12BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER12BITS;
sfr far volatile typeNVIC_ICER12BITS NVIC_ICER12bits absolute 0xE000E1B0;

 typedef struct tagNVIC_ICER13BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER13BITS;
sfr far volatile typeNVIC_ICER13BITS NVIC_ICER13bits absolute 0xE000E1B4;

 typedef struct tagNVIC_ICER14BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER14BITS;
sfr far volatile typeNVIC_ICER14BITS NVIC_ICER14bits absolute 0xE000E1B8;

 typedef struct tagNVIC_ICER15BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER15BITS;
sfr far volatile typeNVIC_ICER15BITS NVIC_ICER15bits absolute 0xE000E1BC;

 typedef struct tagNVIC_ISPR0BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR0BITS;
sfr far volatile typeNVIC_ISPR0BITS NVIC_ISPR0bits absolute 0xE000E200;

 typedef struct tagNVIC_ISPR1BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR1BITS;
sfr far volatile typeNVIC_ISPR1BITS NVIC_ISPR1bits absolute 0xE000E204;

 typedef struct tagNVIC_ISPR2BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR2BITS;
sfr far volatile typeNVIC_ISPR2BITS NVIC_ISPR2bits absolute 0xE000E208;

 typedef struct tagNVIC_ISPR3BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR3BITS;
sfr far volatile typeNVIC_ISPR3BITS NVIC_ISPR3bits absolute 0xE000E20C;

 typedef struct tagNVIC_ISPR4BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR4BITS;
sfr far volatile typeNVIC_ISPR4BITS NVIC_ISPR4bits absolute 0xE000E210;

 typedef struct tagNVIC_ISPR5BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR5BITS;
sfr far volatile typeNVIC_ISPR5BITS NVIC_ISPR5bits absolute 0xE000E214;

 typedef struct tagNVIC_ISPR6BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR6BITS;
sfr far volatile typeNVIC_ISPR6BITS NVIC_ISPR6bits absolute 0xE000E218;

 typedef struct tagNVIC_ISPR7BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR7BITS;
sfr far volatile typeNVIC_ISPR7BITS NVIC_ISPR7bits absolute 0xE000E21C;

 typedef struct tagNVIC_ISPR8BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR8BITS;
sfr far volatile typeNVIC_ISPR8BITS NVIC_ISPR8bits absolute 0xE000E220;

 typedef struct tagNVIC_ISPR9BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR9BITS;
sfr far volatile typeNVIC_ISPR9BITS NVIC_ISPR9bits absolute 0xE000E224;

 typedef struct tagNVIC_ISPR10BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR10BITS;
sfr far volatile typeNVIC_ISPR10BITS NVIC_ISPR10bits absolute 0xE000E228;

 typedef struct tagNVIC_ISPR11BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR11BITS;
sfr far volatile typeNVIC_ISPR11BITS NVIC_ISPR11bits absolute 0xE000E22C;

 typedef struct tagNVIC_ISPR12BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR12BITS;
sfr far volatile typeNVIC_ISPR12BITS NVIC_ISPR12bits absolute 0xE000E230;

 typedef struct tagNVIC_ISPR13BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR13BITS;
sfr far volatile typeNVIC_ISPR13BITS NVIC_ISPR13bits absolute 0xE000E234;

 typedef struct tagNVIC_ISPR14BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR14BITS;
sfr far volatile typeNVIC_ISPR14BITS NVIC_ISPR14bits absolute 0xE000E238;

 typedef struct tagNVIC_ISPR15BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR15BITS;
sfr far volatile typeNVIC_ISPR15BITS NVIC_ISPR15bits absolute 0xE000E23C;

 typedef struct tagNVIC_ICPR0BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR0BITS;
sfr far volatile typeNVIC_ICPR0BITS NVIC_ICPR0bits absolute 0xE000E280;

 typedef struct tagNVIC_ICPR1BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR1BITS;
sfr far volatile typeNVIC_ICPR1BITS NVIC_ICPR1bits absolute 0xE000E284;

 typedef struct tagNVIC_ICPR2BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR2BITS;
sfr far volatile typeNVIC_ICPR2BITS NVIC_ICPR2bits absolute 0xE000E288;

 typedef struct tagNVIC_ICPR3BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR3BITS;
sfr far volatile typeNVIC_ICPR3BITS NVIC_ICPR3bits absolute 0xE000E28C;

 typedef struct tagNVIC_ICPR4BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR4BITS;
sfr far volatile typeNVIC_ICPR4BITS NVIC_ICPR4bits absolute 0xE000E290;

 typedef struct tagNVIC_ICPR5BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR5BITS;
sfr far volatile typeNVIC_ICPR5BITS NVIC_ICPR5bits absolute 0xE000E294;

 typedef struct tagNVIC_ICPR6BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR6BITS;
sfr far volatile typeNVIC_ICPR6BITS NVIC_ICPR6bits absolute 0xE000E298;

 typedef struct tagNVIC_ICPR7BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR7BITS;
sfr far volatile typeNVIC_ICPR7BITS NVIC_ICPR7bits absolute 0xE000E29C;

 typedef struct tagNVIC_ICPR8BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR8BITS;
sfr far volatile typeNVIC_ICPR8BITS NVIC_ICPR8bits absolute 0xE000E2A0;

 typedef struct tagNVIC_ICPR9BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR9BITS;
sfr far volatile typeNVIC_ICPR9BITS NVIC_ICPR9bits absolute 0xE000E2A4;

 typedef struct tagNVIC_ICPR10BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR10BITS;
sfr far volatile typeNVIC_ICPR10BITS NVIC_ICPR10bits absolute 0xE000E2A8;

 typedef struct tagNVIC_ICPR11BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR11BITS;
sfr far volatile typeNVIC_ICPR11BITS NVIC_ICPR11bits absolute 0xE000E2AC;

 typedef struct tagNVIC_ICPR12BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR12BITS;
sfr far volatile typeNVIC_ICPR12BITS NVIC_ICPR12bits absolute 0xE000E2B0;

 typedef struct tagNVIC_ICPR13BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR13BITS;
sfr far volatile typeNVIC_ICPR13BITS NVIC_ICPR13bits absolute 0xE000E2B4;

 typedef struct tagNVIC_ICPR14BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR14BITS;
sfr far volatile typeNVIC_ICPR14BITS NVIC_ICPR14bits absolute 0xE000E2B8;

 typedef struct tagNVIC_ICPR15BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR15BITS;
sfr far volatile typeNVIC_ICPR15BITS NVIC_ICPR15bits absolute 0xE000E2BC;

 typedef struct tagNVIC_IABR0BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR0BITS;
sfr far volatile typeNVIC_IABR0BITS NVIC_IABR0bits absolute 0xE000E300;

 typedef struct tagNVIC_IABR1BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR1BITS;
sfr far volatile typeNVIC_IABR1BITS NVIC_IABR1bits absolute 0xE000E304;

 typedef struct tagNVIC_IABR2BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR2BITS;
sfr far volatile typeNVIC_IABR2BITS NVIC_IABR2bits absolute 0xE000E308;

 typedef struct tagNVIC_IABR3BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR3BITS;
sfr far volatile typeNVIC_IABR3BITS NVIC_IABR3bits absolute 0xE000E30C;

 typedef struct tagNVIC_IABR4BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR4BITS;
sfr far volatile typeNVIC_IABR4BITS NVIC_IABR4bits absolute 0xE000E310;

 typedef struct tagNVIC_IABR5BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR5BITS;
sfr far volatile typeNVIC_IABR5BITS NVIC_IABR5bits absolute 0xE000E314;

 typedef struct tagNVIC_IABR6BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR6BITS;
sfr far volatile typeNVIC_IABR6BITS NVIC_IABR6bits absolute 0xE000E318;

 typedef struct tagNVIC_IABR7BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR7BITS;
sfr far volatile typeNVIC_IABR7BITS NVIC_IABR7bits absolute 0xE000E31C;

 typedef struct tagNVIC_IABR8BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR8BITS;
sfr far volatile typeNVIC_IABR8BITS NVIC_IABR8bits absolute 0xE000E320;

 typedef struct tagNVIC_IABR9BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR9BITS;
sfr far volatile typeNVIC_IABR9BITS NVIC_IABR9bits absolute 0xE000E324;

 typedef struct tagNVIC_IABR10BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR10BITS;
sfr far volatile typeNVIC_IABR10BITS NVIC_IABR10bits absolute 0xE000E328;

 typedef struct tagNVIC_IABR11BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR11BITS;
sfr far volatile typeNVIC_IABR11BITS NVIC_IABR11bits absolute 0xE000E32C;

 typedef struct tagNVIC_IABR12BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR12BITS;
sfr far volatile typeNVIC_IABR12BITS NVIC_IABR12bits absolute 0xE000E330;

 typedef struct tagNVIC_IABR13BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR13BITS;
sfr far volatile typeNVIC_IABR13BITS NVIC_IABR13bits absolute 0xE000E334;

 typedef struct tagNVIC_IABR14BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR14BITS;
sfr far volatile typeNVIC_IABR14BITS NVIC_IABR14bits absolute 0xE000E338;

 typedef struct tagNVIC_IABR15BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR15BITS;
sfr far volatile typeNVIC_IABR15BITS NVIC_IABR15bits absolute 0xE000E33C;

 typedef struct tagNVIC_IPR0BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR0BITS;
sfr far volatile typeNVIC_IPR0BITS NVIC_IPR0bits absolute 0xE000E400;

 typedef struct tagNVIC_IPR1BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR1BITS;
sfr far volatile typeNVIC_IPR1BITS NVIC_IPR1bits absolute 0xE000E404;

 typedef struct tagNVIC_IPR2BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR2BITS;
sfr far volatile typeNVIC_IPR2BITS NVIC_IPR2bits absolute 0xE000E408;

 typedef struct tagNVIC_IPR3BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR3BITS;
sfr far volatile typeNVIC_IPR3BITS NVIC_IPR3bits absolute 0xE000E40C;

 typedef struct tagNVIC_IPR4BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR4BITS;
sfr far volatile typeNVIC_IPR4BITS NVIC_IPR4bits absolute 0xE000E410;

 typedef struct tagNVIC_IPR5BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR5BITS;
sfr far volatile typeNVIC_IPR5BITS NVIC_IPR5bits absolute 0xE000E414;

 typedef struct tagNVIC_IPR6BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR6BITS;
sfr far volatile typeNVIC_IPR6BITS NVIC_IPR6bits absolute 0xE000E418;

 typedef struct tagNVIC_IPR7BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR7BITS;
sfr far volatile typeNVIC_IPR7BITS NVIC_IPR7bits absolute 0xE000E41C;

 typedef struct tagNVIC_IPR8BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR8BITS;
sfr far volatile typeNVIC_IPR8BITS NVIC_IPR8bits absolute 0xE000E420;

 typedef struct tagNVIC_IPR9BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR9BITS;
sfr far volatile typeNVIC_IPR9BITS NVIC_IPR9bits absolute 0xE000E424;

 typedef struct tagNVIC_IPR10BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR10BITS;
sfr far volatile typeNVIC_IPR10BITS NVIC_IPR10bits absolute 0xE000E428;

 typedef struct tagNVIC_IPR11BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR11BITS;
sfr far volatile typeNVIC_IPR11BITS NVIC_IPR11bits absolute 0xE000E42C;

 typedef struct tagNVIC_IPR12BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR12BITS;
sfr far volatile typeNVIC_IPR12BITS NVIC_IPR12bits absolute 0xE000E430;

 typedef struct tagNVIC_IPR13BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR13BITS;
sfr far volatile typeNVIC_IPR13BITS NVIC_IPR13bits absolute 0xE000E434;

 typedef struct tagNVIC_IPR14BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR14BITS;
sfr far volatile typeNVIC_IPR14BITS NVIC_IPR14bits absolute 0xE000E438;

 typedef struct tagNVIC_IPR15BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR15BITS;
sfr far volatile typeNVIC_IPR15BITS NVIC_IPR15bits absolute 0xE000E43C;

 typedef struct tagNVIC_IPR16BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR16BITS;
sfr far volatile typeNVIC_IPR16BITS NVIC_IPR16bits absolute 0xE000E440;

 typedef struct tagNVIC_IPR17BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR17BITS;
sfr far volatile typeNVIC_IPR17BITS NVIC_IPR17bits absolute 0xE000E444;

 typedef struct tagNVIC_IPR18BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR18BITS;
sfr far volatile typeNVIC_IPR18BITS NVIC_IPR18bits absolute 0xE000E448;

 typedef struct tagNVIC_IPR19BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR19BITS;
sfr far volatile typeNVIC_IPR19BITS NVIC_IPR19bits absolute 0xE000E44C;

 typedef struct tagNVIC_IPR20BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR20BITS;
sfr far volatile typeNVIC_IPR20BITS NVIC_IPR20bits absolute 0xE000E450;

 typedef struct tagSTK_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeSTK_CTRLBITS;
sfr far volatile typeSTK_CTRLBITS STK_CTRLbits absolute 0xE000E010;

 typedef struct tagSTK_LOADBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeSTK_LOADBITS;
sfr far volatile typeSTK_LOADBITS STK_LOADbits absolute 0xE000E014;

 typedef struct tagSTK_VALBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeSTK_VALBITS;
sfr far volatile typeSTK_VALBITS STK_VALbits absolute 0xE000E018;

 typedef struct tagSTK_CALIBBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeSTK_CALIBBITS;
sfr far volatile typeSTK_CALIBBITS STK_CALIBbits absolute 0xE000E01C;

 typedef struct tagSCB_CPUIDBITS {
  union {
    struct {
      unsigned REVISION : 4;
      unsigned PARTNO : 12;
      unsigned CONSTANT : 4;
      unsigned VARIANT : 4;
      unsigned IMPLEMENTER : 8;
    };
  };
} typeSCB_CPUIDBITS;
sfr far volatile typeSCB_CPUIDBITS SCB_CPUIDbits absolute 0xE000ED00;

 typedef struct tagSCB_ICSRBITS {
  union {
    struct {
      unsigned VECTACTIVE : 6;
      unsigned : 5;
      unsigned RETOBASE : 1;
      unsigned VECTPENDING : 6;
      unsigned : 4;
      unsigned ISRPENDING : 1;
      unsigned : 2;
      unsigned PENDSTCLR : 1;
      unsigned PENDSTSET : 1;
      unsigned PENDSVCLR : 1;
      unsigned PENDSVSET : 1;
      unsigned : 2;
      unsigned NMIPENDSET : 1;
    };
  };
} typeSCB_ICSRBITS;
sfr far volatile typeSCB_ICSRBITS SCB_ICSRbits absolute 0xE000ED04;

 typedef struct tagSCB_VTORBITS {
  union {
    struct {
      unsigned : 7;
      unsigned TBLOFF : 25;
    };
  };
} typeSCB_VTORBITS;
sfr far volatile typeSCB_VTORBITS SCB_VTORbits absolute 0xE000ED08;

 typedef struct tagSCB_AIRCRBITS {
  union {
    struct {
      unsigned VECTRESET : 1;
      unsigned VECTCLRACTIVE : 1;
      unsigned SYSRESETREQ : 1;
      unsigned : 5;
      unsigned PRIGROUP : 3;
      unsigned : 4;
      unsigned ENDIANESS : 1;
      unsigned VECTKEY : 16;
    };
  };
} typeSCB_AIRCRBITS;
sfr far volatile typeSCB_AIRCRBITS SCB_AIRCRbits absolute 0xE000ED0C;

 typedef struct tagSCB_SCRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SLEEPONEXIT : 1;
      unsigned SLEEPDEEP : 1;
      unsigned : 1;
      unsigned SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeSCB_SCRBITS;
sfr far volatile typeSCB_SCRBITS SCB_SCRbits absolute 0xE000ED10;

 typedef struct tagSCB_CCRBITS {
  union {
    struct {
      unsigned USENONBASETHRDENARSETMPEND : 1;
      unsigned USERSETMPEND : 1;
      unsigned : 1;
      unsigned UNALIGN_TRP : 1;
      unsigned DIV_0_TRP : 1;
      unsigned : 3;
      unsigned BFHFNMIGN : 1;
      unsigned STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeSCB_CCRBITS;
sfr far volatile typeSCB_CCRBITS SCB_CCRbits absolute 0xE000ED14;

 typedef struct tagSCB_SHPR1BITS {
  union {
    struct {
      unsigned PRI_4 : 8;
      unsigned PRI_5 : 8;
      unsigned PRI_6 : 8;
      unsigned : 8;
    };
  };
} typeSCB_SHPR1BITS;
sfr far volatile typeSCB_SHPR1BITS SCB_SHPR1bits absolute 0xE000ED18;

 typedef struct tagSCB_SHPR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned PRI_11 : 8;
    };
  };
} typeSCB_SHPR2BITS;
sfr far volatile typeSCB_SHPR2BITS SCB_SHPR2bits absolute 0xE000ED1C;

 typedef struct tagSCB_SHPR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned PRI_14 : 8;
      unsigned PRI_15 : 8;
    };
  };
} typeSCB_SHPR3BITS;
sfr far volatile typeSCB_SHPR3BITS SCB_SHPR3bits absolute 0xE000ED20;

 typedef struct tagSCB_SHCRSBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeSCB_SHCRSBITS;
sfr far volatile typeSCB_SHCRSBITS SCB_SHCRSbits absolute 0xE000ED24;
