{"vcs1":{"timestamp_begin":1747915165.293927281, "rt":11.81, "ut":11.92, "st":0.65}}
{"vcselab":{"timestamp_begin":1747915177.185787097, "rt":0.34, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747915177.588933094, "rt":0.45, "ut":0.20, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747915164.625953115}
{"VCS_COMP_START_TIME": 1747915164.625953115}
{"VCS_COMP_END_TIME": 1747915178.233949986}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 529356}}
{"vcselab": {"peak_mem": 183884}}
