Mealy FSM:
----------

Given the followng FSM write the SystemVerilog module and testbench

```states

```
