--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml tld_zxuno.twx tld_zxuno.ncd -o tld_zxuno.twr tld_zxuno.pcf
-ucf pines_zxuno.ucf

Design file:              tld_zxuno.ncd
Physical constraint file: tld_zxuno.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sram_data<0>|    1.305(R)|      SLOW  |   -0.200(R)|      FAST  |sysclk            |   0.000|
sram_data<1>|    1.292(R)|      SLOW  |   -0.168(R)|      FAST  |sysclk            |   0.000|
sram_data<2>|    1.244(R)|      SLOW  |   -0.139(R)|      FAST  |sysclk            |   0.000|
sram_data<3>|    1.261(R)|      SLOW  |   -0.148(R)|      FAST  |sysclk            |   0.000|
sram_data<4>|    1.328(R)|      SLOW  |   -0.177(R)|      FAST  |sysclk            |   0.000|
sram_data<5>|    1.263(R)|      SLOW  |   -0.150(R)|      FAST  |sysclk            |   0.000|
sram_data<6>|    1.330(R)|      SLOW  |   -0.179(R)|      FAST  |sysclk            |   0.000|
sram_data<7>|    1.253(R)|      SLOW  |   -0.140(R)|      FAST  |sysclk            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk50mhz to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>         |        10.057(R)|      SLOW  |         5.980(R)|      FAST  |sysclk            |   0.000|
             |         8.628(R)|      SLOW  |         4.492(R)|      FAST  |wssclk            |   0.000|
b<1>         |         9.389(R)|      SLOW  |         5.459(R)|      FAST  |sysclk            |   0.000|
             |         8.719(R)|      SLOW  |         5.111(R)|      FAST  |wssclk            |   0.000|
b<2>         |        10.551(R)|      SLOW  |         6.235(R)|      FAST  |sysclk            |   0.000|
             |         8.888(R)|      SLOW  |         4.601(R)|      FAST  |wssclk            |   0.000|
g<0>         |         8.767(R)|      SLOW  |         5.083(R)|      FAST  |sysclk            |   0.000|
             |         8.821(R)|      SLOW  |         4.538(R)|      FAST  |wssclk            |   0.000|
g<1>         |         9.202(R)|      SLOW  |         5.399(R)|      FAST  |sysclk            |   0.000|
             |         8.957(R)|      SLOW  |         5.231(R)|      FAST  |wssclk            |   0.000|
g<2>         |         9.376(R)|      SLOW  |         5.394(R)|      FAST  |sysclk            |   0.000|
             |         8.487(R)|      SLOW  |         4.708(R)|      FAST  |wssclk            |   0.000|
r<0>         |         9.054(R)|      SLOW  |         5.289(R)|      FAST  |sysclk            |   0.000|
             |         8.255(R)|      SLOW  |         4.567(R)|      FAST  |wssclk            |   0.000|
r<1>         |         8.900(R)|      SLOW  |         5.194(R)|      FAST  |sysclk            |   0.000|
             |         8.380(R)|      SLOW  |         4.850(R)|      FAST  |wssclk            |   0.000|
r<2>         |         9.565(R)|      SLOW  |         5.615(R)|      FAST  |sysclk            |   0.000|
             |         8.348(R)|      SLOW  |         4.422(R)|      FAST  |wssclk            |   0.000|
sram_addr<0> |         7.055(R)|      SLOW  |         3.908(R)|      FAST  |sysclk            |   0.000|
sram_addr<1> |         6.870(R)|      SLOW  |         3.889(R)|      FAST  |sysclk            |   0.000|
sram_addr<2> |         7.339(R)|      SLOW  |         4.143(R)|      FAST  |sysclk            |   0.000|
sram_addr<3> |         7.261(R)|      SLOW  |         4.135(R)|      FAST  |sysclk            |   0.000|
sram_addr<4> |         7.190(R)|      SLOW  |         3.982(R)|      FAST  |sysclk            |   0.000|
sram_addr<5> |         7.229(R)|      SLOW  |         4.003(R)|      FAST  |sysclk            |   0.000|
sram_addr<6> |         7.361(R)|      SLOW  |         3.982(R)|      FAST  |sysclk            |   0.000|
sram_addr<7> |         7.209(R)|      SLOW  |         4.184(R)|      FAST  |sysclk            |   0.000|
sram_addr<8> |         7.378(R)|      SLOW  |         4.051(R)|      FAST  |sysclk            |   0.000|
sram_addr<9> |         7.657(R)|      SLOW  |         4.156(R)|      FAST  |sysclk            |   0.000|
sram_addr<10>|         7.128(R)|      SLOW  |         3.991(R)|      FAST  |sysclk            |   0.000|
sram_addr<11>|         7.075(R)|      SLOW  |         3.955(R)|      FAST  |sysclk            |   0.000|
sram_addr<12>|         7.660(R)|      SLOW  |         4.299(R)|      FAST  |sysclk            |   0.000|
sram_addr<13>|         7.638(R)|      SLOW  |         4.351(R)|      FAST  |sysclk            |   0.000|
sram_addr<14>|         8.051(R)|      SLOW  |         4.676(R)|      FAST  |sysclk            |   0.000|
sram_addr<15>|         8.320(R)|      SLOW  |         4.728(R)|      FAST  |sysclk            |   0.000|
sram_data<0> |         7.596(R)|      SLOW  |         4.291(R)|      FAST  |sysclk            |   0.000|
sram_data<1> |         7.646(R)|      SLOW  |         4.270(R)|      FAST  |sysclk            |   0.000|
sram_data<2> |         7.461(R)|      SLOW  |         4.049(R)|      FAST  |sysclk            |   0.000|
sram_data<3> |         6.720(R)|      SLOW  |         3.670(R)|      FAST  |sysclk            |   0.000|
sram_data<4> |         6.637(R)|      SLOW  |         3.670(R)|      FAST  |sysclk            |   0.000|
sram_data<5> |         6.887(R)|      SLOW  |         3.784(R)|      FAST  |sysclk            |   0.000|
sram_data<6> |         6.887(R)|      SLOW  |         3.708(R)|      FAST  |sysclk            |   0.000|
sram_data<7> |         7.125(R)|      SLOW  |         3.871(R)|      FAST  |sysclk            |   0.000|
sram_we_n    |         9.011(R)|      SLOW  |         5.394(R)|      FAST  |sysclk            |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50mhz       |    3.593|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 29 19:50:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



