0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM2/clk_pl/clk_pl.srcs/sim_1/new/clk_divider_tb.vhd,1713118110,vhdl,,,,clk_divider_tb,,,,,,,,
C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/PWM2/clk_pl/clk_pl.srcs/sources_1/new/ClockDivider.vhd,1713117513,vhdl,,,,clockdivider,,,,,,,,
