// Seed: 1700341497
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  assign id_1[1] = id_0;
  logic id_3;
  assign id_2[1'b0] = id_3;
endmodule
