INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/convolution/convolution.srcs/sources_1/imports/fpga-ml-accelerator-master/convolver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/convolution/convolution.srcs/sources_1/imports/fpga-ml-accelerator-master/mac_manual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_manual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/convolution/convolution.srcs/sources_1/imports/fpga-ml-accelerator-master/variable_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variable_shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/convolution/convolution.srcs/sources_1/imports/fpga-ml-accelerator-master/convolver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolver_tb
