

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Sep 17 14:25:53 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_single_frame_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.024 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1             |        9|       15|   3 ~ 5  |          -|          -|      3|    no    |
        | + Loop 1.1          |        1|        3|         1|          -|          -| 1 ~ 3 |    no    |
        |- Loop 2             |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 2.1          |        ?|        ?|         1|          -|          -|      ?|    no    |
        |- Loop 3             |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1          |        ?|        ?|       116|          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1      |      114|      114|        38|          -|          -|      3|    no    |
        |   +++ Loop 3.1.1.1  |       36|       36|        12|          -|          -|      3|    no    |
        |- Loop 4             |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 4.1          |        ?|        ?|         3|          -|          -|      ?|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    796|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|     454|    879|    -|
|Memory           |       16|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    318|    -|
|Register         |        -|      -|     800|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       16|      5|    1318|   1998|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |conv2d_AXILiteS_s_axi_U  |conv2d_AXILiteS_s_axi  |        0|      0|  106|  168|    0|
    |conv2d_fadd_32ns_bkb_U1  |conv2d_fadd_32ns_bkb   |        0|      2|  205|  390|    0|
    |conv2d_fmul_32ns_cud_U2  |conv2d_fmul_32ns_cud   |        0|      3|  143|  321|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                    |                       |        0|      5|  454|  879|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |input_U   |conv2d_input   |        8|   0|   0|    0|  4096|   32|     1|       131072|
    |kernel_U  |conv2d_kernel  |        0|  64|   5|    0|     9|   32|     1|          288|
    |output_U  |conv2d_output  |        8|   0|   0|    0|  3844|   32|     1|       123008|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |               |       16|  64|   5|    0|  7949|   96|     3|       254368|
    +----------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_fu_396_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln43_fu_471_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln60_fu_555_p2      |     +    |      0|  0|  17|          13|          13|
    |add_ln65_1_fu_641_p2    |     +    |      0|  0|  14|          14|          14|
    |add_ln65_2_fu_647_p2    |     +    |      0|  0|  14|          14|          14|
    |add_ln65_3_fu_661_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln65_fu_585_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln79_1_fu_531_p2    |     +    |      0|  0|  39|          32|           3|
    |add_ln79_fu_526_p2      |     +    |      0|  0|  39|          32|           3|
    |add_ln84_fu_749_p2      |     +    |      0|  0|  17|          13|          13|
    |col_4_fu_452_p2         |     +    |      0|  0|  38|          31|           1|
    |col_5_fu_545_p2         |     +    |      0|  0|  38|          31|           1|
    |col_6_fu_729_p2         |     +    |      0|  0|  38|          31|           1|
    |col_boundary_fu_438_p2  |     +    |      0|  0|  39|          32|           3|
    |col_fu_377_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_571_p2             |     +    |      0|  0|  10|           2|           1|
    |n_fu_627_p2             |     +    |      0|  0|  10|           2|           1|
    |row_4_fu_343_p2         |     +    |      0|  0|  10|           2|           1|
    |row_5_fu_415_p2         |     +    |      0|  0|  38|          31|           1|
    |row_6_fu_679_p2         |     +    |      0|  0|  38|          31|           1|
    |row_boundary_fu_433_p2  |     +    |      0|  0|  39|          32|           3|
    |row_fu_490_p2           |     +    |      0|  0|  38|          31|           1|
    |sub_ln31_fu_365_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln60_fu_520_p2      |     -    |      0|  0|  17|          13|          13|
    |sub_ln65_fu_615_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln84_fu_714_p2      |     -    |      0|  0|  17|          13|          13|
    |ap_block_state3         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5         |    and   |      0|  0|   2|           1|           1|
    |tmp_last_fu_740_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln28_fu_337_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_fu_371_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln40_fu_410_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln41_fu_447_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln57_fu_485_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln58_fu_540_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln63_fu_565_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln64_fu_621_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln76_fu_674_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln77_fu_724_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln79_1_fu_735_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln79_fu_685_p2     |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 796|         711|         411|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  117|         25|    1|         25|
    |col_0_reg_202              |    9|          2|    2|          4|
    |col_1_reg_224              |    9|          2|   31|         62|
    |col_2_reg_247              |    9|          2|   31|         62|
    |col_3_reg_316              |    9|          2|   31|         62|
    |empty_6_reg_259            |    9|          2|   32|         64|
    |empty_8_reg_282            |    9|          2|   32|         64|
    |input_address0             |   15|          3|   12|         36|
    |kernel_address0            |   15|          3|    4|         12|
    |m_0_reg_271                |    9|          2|    2|          4|
    |n_0_reg_294                |    9|          2|    2|          4|
    |output_address0            |   21|          4|   12|         48|
    |output_d0                  |   15|          3|   32|         96|
    |row_0_reg_191              |    9|          2|    2|          4|
    |row_1_reg_213              |    9|          2|   31|         62|
    |row_2_reg_235              |    9|          2|   31|         62|
    |row_3_reg_305              |    9|          2|   31|         62|
    |stream_input_TDATA_blk_n   |    9|          2|    1|          2|
    |stream_kernel_TDATA_blk_n  |    9|          2|    1|          2|
    |stream_output_TDATA_blk_n  |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  318|         68|  322|        739|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln65_3_reg_900      |   5|   0|    5|          0|
    |add_ln79_1_reg_851      |  32|   0|   32|          0|
    |add_ln79_reg_846        |  32|   0|   32|          0|
    |ap_CS_fsm               |  24|   0|   24|          0|
    |col_0_reg_202           |   2|   0|    2|          0|
    |col_1_reg_224           |  31|   0|   31|          0|
    |col_2_reg_247           |  31|   0|   31|          0|
    |col_3_reg_316           |  31|   0|   31|          0|
    |col_5_reg_859           |  31|   0|   31|          0|
    |col_6_reg_952           |  31|   0|   31|          0|
    |col_boundary_reg_816    |  32|   0|   32|          0|
    |empty_6_reg_259         |  32|   0|   32|          0|
    |empty_8_reg_282         |  32|   0|   32|          0|
    |icmp_ln79_reg_939       |   1|   0|    1|          0|
    |input_col_read_reg_759  |  32|   0|   32|          0|
    |input_load_reg_905      |  32|   0|   32|          0|
    |input_row_read_reg_766  |  32|   0|   32|          0|
    |m_0_reg_271             |   2|   0|    2|          0|
    |m_reg_872               |   2|   0|    2|          0|
    |n_0_reg_294             |   2|   0|    2|          0|
    |n_reg_890               |   2|   0|    2|          0|
    |output_addr_reg_864     |  12|   0|   12|          0|
    |row_0_reg_191           |   2|   0|    2|          0|
    |row_1_reg_213           |  31|   0|   31|          0|
    |row_2_reg_235           |  31|   0|   31|          0|
    |row_3_reg_305           |  31|   0|   31|          0|
    |row_4_reg_776           |   2|   0|    2|          0|
    |row_5_reg_800           |  31|   0|   31|          0|
    |row_6_reg_934           |  31|   0|   31|          0|
    |row_boundary_reg_810    |  32|   0|   32|          0|
    |row_reg_836             |  31|   0|   31|          0|
    |sext_ln65_cast_reg_877  |   8|   0|   14|          6|
    |sub_ln31_reg_781        |   5|   0|    5|          0|
    |sub_ln60_reg_841        |  12|   0|   13|          1|
    |sub_ln65_reg_882        |   5|   0|    5|          0|
    |sub_ln84_reg_944        |  12|   0|   13|          1|
    |tmp_4_reg_925           |  32|   0|   32|          0|
    |tmp_last_reg_957        |   1|   0|    1|          0|
    |x_reg_920               |  32|   0|   32|          0|
    |zext_ln43_cast_reg_805  |   8|   0|   14|          6|
    +------------------------+----+----+-----+-----------+
    |Total                   | 800|   0|  814|         14|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |        conv2d        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |        conv2d        | return value |
|stream_kernel_TDATA     |  in |   32|     axis     | stream_kernel_V_data |    pointer   |
|stream_kernel_TVALID    |  in |    1|     axis     | stream_kernel_V_last |    pointer   |
|stream_kernel_TREADY    | out |    1|     axis     | stream_kernel_V_last |    pointer   |
|stream_kernel_TLAST     |  in |    1|     axis     | stream_kernel_V_last |    pointer   |
|stream_input_TDATA      |  in |   32|     axis     |  stream_input_V_data |    pointer   |
|stream_input_TVALID     |  in |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_input_TREADY     | out |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_input_TLAST      |  in |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_output_TDATA     | out |   32|     axis     | stream_output_V_data |    pointer   |
|stream_output_TVALID    | out |    1|     axis     | stream_output_V_last |    pointer   |
|stream_output_TREADY    |  in |    1|     axis     | stream_output_V_last |    pointer   |
|stream_output_TLAST     | out |    1|     axis     | stream_output_V_last |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

