vendor_name = ModelSim
source_file = 1, C:/Users/mallman/Desktop/Stuff/Research Related/Sae Woo Group/VHDL/PCIe-FPGA/src/fpga/testing/Flancter.vhd
source_file = 1, C:/Users/mallman/Desktop/Stuff/Research Related/Sae Woo Group/VHDL/PCIe-FPGA/src/fpga/testing/db/testing.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Flancter
instance = comp, \flag~output\, flag~output, Flancter, 1
instance = comp, \sysclk~input\, sysclk~input, Flancter, 1
instance = comp, \sysclk~inputclkctrl\, sysclk~inputclkctrl, Flancter, 1
instance = comp, \clr~input\, clr~input, Flancter, 1
instance = comp, \pulse~input\, pulse~input, Flancter, 1
instance = comp, \enable~input\, enable~input, Flancter, 1
instance = comp, \clrFlop~0\, clrFlop~0, Flancter, 1
instance = comp, \setFlop~0\, setFlop~0, Flancter, 1
instance = comp, \flagSync~0\, flagSync~0, Flancter, 1
instance = comp, \flag~0\, flag~0, Flancter, 1
instance = comp, \flag~reg0\, flag~reg0, Flancter, 1
