INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_FPGA/20240516_UART_2/20240516_UART_2.srcs/sources_1/new/UART_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_TEST
INFO: [VRFC 10-311] analyzing module UART_2
INFO: [VRFC 10-2458] undeclared symbol br_tick, assumed default net type wire [D:/work_FPGA/20240516_UART_2/20240516_UART_2.srcs/sources_1/new/UART_2.v:38]
INFO: [VRFC 10-311] analyzing module buadrate_generator
INFO: [VRFC 10-311] analyzing module transmit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_FPGA/20240516_UART_2/20240516_UART_2.srcs/sim_1/new/tb_uart2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart2
