Classic Timing Analyzer report for PONG
Wed Jun 18 17:15:53 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_27[0]'
  8. Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
  9. Clock Hold: 'CLOCK_27[0]'
 10. tco
 11. tpd
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+
; Type                                                                               ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                                                               ; To                                                                                                                                                                 ; From Clock                                                          ; To Clock                                                            ; Failed Paths ;
+------------------------------------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+
; Worst-case tco                                                                     ; N/A       ; None                             ; 12.102 ns                                      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[0]                                                                                                                                                           ; CLOCK_27[0]                                                         ; --                                                                  ; 0            ;
; Worst-case tpd                                                                     ; N/A       ; None                             ; 10.962 ns                                      ; score[5]                                                                                                                                                           ; HEX2[6]                                                                                                                                                            ; --                                                                  ; --                                                                  ; 0            ;
; Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0' ; 14.512 ns ; 25.20 MHz ( period = 39.682 ns ) ; 39.73 MHz ( period = 25.170 ns )               ; vgacon:vga_controller|v_count[7]                                                                                                                                   ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_27[0]'                                                         ; 33.959 ns ; 27.00 MHz ( period = 37.037 ns ) ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0   ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0   ; CLOCK_27[0]                                                         ; CLOCK_27[0]                                                         ; 0            ;
; Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'  ; 0.859 ns  ; 25.20 MHz ( period = 39.682 ns ) ; N/A                                            ; vgacon:vga_controller|v_count[0]                                                                                                                                   ; vgacon:vga_controller|v_count_d[0]                                                                                                                                 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLOCK_27[0]'                                                          ; 2.788 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                                            ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0   ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0   ; CLOCK_27[0]                                                         ; CLOCK_27[0]                                                         ; 0            ;
; Total number of failed paths                                                       ;           ;                                  ;                                                ;                                                                                                                                                                    ;                                                                                                                                                                    ;                                                                     ;                                                                     ; 0            ;
+------------------------------------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                     ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on    ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+
; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.2 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27[0] ; 14                    ; 15                  ; -2.419 ns ;              ;
; CLOCK_27[0]                                                         ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --          ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                                                                 ; From Clock                                                          ; To Clock                                                            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.512 ns                               ; 39.73 MHz ( period = 25.170 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.936 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.516 ns                               ; 39.74 MHz ( period = 25.166 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.923 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.538 ns                               ; 39.77 MHz ( period = 25.144 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.915 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.550 ns                               ; 39.79 MHz ( period = 25.132 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.897 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.589 ns                               ; 39.85 MHz ( period = 25.093 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.859 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.593 ns                               ; 39.86 MHz ( period = 25.089 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.846 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.615 ns                               ; 39.89 MHz ( period = 25.067 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.838 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.627 ns                               ; 39.91 MHz ( period = 25.055 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.820 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.914 ns                               ; 40.37 MHz ( period = 24.768 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.448 ns                 ; 24.534 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.918 ns                               ; 40.38 MHz ( period = 24.764 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.439 ns                 ; 24.521 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.940 ns                               ; 40.42 MHz ( period = 24.742 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.453 ns                 ; 24.513 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 14.952 ns                               ; 40.44 MHz ( period = 24.730 ns )                    ; vgacon:vga_controller|v_count[9] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.447 ns                 ; 24.495 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.394 ns                               ; 41.17 MHz ( period = 24.288 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 24.069 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.397 ns                               ; 41.18 MHz ( period = 24.285 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 24.062 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.471 ns                               ; 41.30 MHz ( period = 24.211 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.463 ns                 ; 23.992 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.474 ns                               ; 41.31 MHz ( period = 24.208 ns )                    ; vgacon:vga_controller|v_count[8] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.459 ns                 ; 23.985 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; 15.702 ns                               ; 41.70 MHz ( period = 23.980 ns )                    ; vgacon:vga_controller|v_count[7] ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.454 ns                 ; 23.752 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                                                                    ;                                                                     ;                                                                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_27[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                                                                                                                             ; To                                                                                                                                                               ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
; 33.959 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 37.037 ns                   ; 36.726 ns                 ; 2.767 ns                ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                 ; From Clock                                                          ; To Clock                                                            ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.859 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count_d[0] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.867 ns                 ;
; 0.968 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.981 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.984 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.992 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 1.009 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count_d[5] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.018 ns                 ;
; 1.014 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count_d[3] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.023 ns                 ;
; 1.016 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.019 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.028 ns                 ;
; 1.025 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.034 ns                 ;
; 1.025 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.034 ns                 ;
; 1.030 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.039 ns                 ;
; 1.147 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count_d[3] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.154 ns                 ;
; 1.159 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count_d[0] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.168 ns                 ;
; 1.177 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count_d[6] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.182 ns                 ;
; 1.273 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count_d[4] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.283 ns                 ;
; 1.274 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count_d[4] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.283 ns                 ;
; 1.274 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count_d[7] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.286 ns                 ;
; 1.276 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count_d[6] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.285 ns                 ;
; 1.279 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count_d[9] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.287 ns                 ;
; 1.283 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count_d[8] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.295 ns                 ;
; 1.284 ns                                ; vgacon:vga_controller|h_count[9]                    ; vgacon:vga_controller|h_count_d[9] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.296 ns                 ;
; 1.291 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count_d[1] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.301 ns                 ;
; 1.297 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count_d[2] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.306 ns                 ;
; 1.307 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count_d[2] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.314 ns                 ;
; 1.407 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.416 ns                 ;
; 1.413 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.422 ns                 ;
; 1.416 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count_d[7] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.421 ns                 ;
; 1.432 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count_d[8] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.437 ns                 ;
; 1.449 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.466 ns                 ;
; 1.458 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.467 ns                 ;
; 1.463 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.472 ns                 ;
; 1.486 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.495 ns                 ;
; 1.487 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.496 ns                 ;
; 1.493 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.502 ns                 ;
; 1.525 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.529 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.560 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.566 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.575 ns                 ;
; 1.567 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.576 ns                 ;
; 1.594 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.603 ns                 ;
; 1.605 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.614 ns                 ;
; 1.615 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.624 ns                 ;
; 1.619 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count_d[5] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.624 ns                 ;
; 1.623 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.640 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.646 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.655 ns                 ;
; 1.697 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.706 ns                 ;
; 1.703 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.703 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.720 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.729 ns                 ;
; 1.777 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.786 ns                 ;
; 1.783 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.792 ns                 ;
; 1.804 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.813 ns                 ;
; 1.809 ns                                ; vgacon:vga_controller|h_count[9]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.818 ns                 ;
; 1.836 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.845 ns                 ;
; 1.845 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.854 ns                 ;
; 1.856 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.865 ns                 ;
; 1.857 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.866 ns                 ;
; 1.906 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.915 ns                 ;
; 1.952 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count_d[1] ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.961 ns                 ;
; 2.020 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.029 ns                 ;
; 2.046 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.055 ns                 ;
; 2.078 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.087 ns                 ;
; 2.157 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.166 ns                 ;
; 2.173 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.182 ns                 ;
; 2.202 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.211 ns                 ;
; 2.236 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.245 ns                 ;
; 2.238 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.247 ns                 ;
; 2.267 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.276 ns                 ;
; 2.315 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.324 ns                 ;
; 2.318 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.327 ns                 ;
; 2.329 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.338 ns                 ;
; 2.333 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.342 ns                 ;
; 2.341 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.350 ns                 ;
; 2.348 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.357 ns                 ;
; 2.349 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.358 ns                 ;
; 2.381 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.390 ns                 ;
; 2.387 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.396 ns                 ;
; 2.413 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.422 ns                 ;
; 2.415 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.424 ns                 ;
; 2.429 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.438 ns                 ;
; 2.460 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.469 ns                 ;
; 2.471 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.480 ns                 ;
; 2.473 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.482 ns                 ;
; 2.478 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.487 ns                 ;
; 2.493 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.502 ns                 ;
; 2.525 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.534 ns                 ;
; 2.538 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.547 ns                 ;
; 2.546 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.555 ns                 ;
; 2.553 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.562 ns                 ;
; 2.569 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.578 ns                 ;
; 2.590 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.599 ns                 ;
; 2.600 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.609 ns                 ;
; 2.602 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.611 ns                 ;
; 2.649 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.658 ns                 ;
; 2.670 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.679 ns                 ;
; 2.680 ns                                ; vgacon:vga_controller|h_count[3]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.689 ns                 ;
; 2.686 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.695 ns                 ;
; 2.700 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.709 ns                 ;
; 2.705 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.714 ns                 ;
; 2.741 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.750 ns                 ;
; 2.742 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.751 ns                 ;
; 2.742 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.751 ns                 ;
; 2.743 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.752 ns                 ;
; 2.745 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; vgacon:vga_controller|v_count[8]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.760 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.753 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.769 ns                 ;
; 2.756 ns                                ; vgacon:vga_controller|v_count[6]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.765 ns                 ;
; 2.766 ns                                ; vgacon:vga_controller|h_count[5]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.775 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.775 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.791 ns                 ;
; 2.779 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.788 ns                 ;
; 2.780 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.789 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.817 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.833 ns                 ;
; 2.822 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.831 ns                 ;
; 2.825 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.834 ns                 ;
; 2.858 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.867 ns                 ;
; 2.860 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.869 ns                 ;
; 2.862 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.871 ns                 ;
; 2.871 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.880 ns                 ;
; 2.873 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.882 ns                 ;
; 2.892 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.901 ns                 ;
; 2.892 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.901 ns                 ;
; 2.900 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.909 ns                 ;
; 2.900 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.909 ns                 ;
; 2.920 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.929 ns                 ;
; 2.932 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.941 ns                 ;
; 2.934 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.943 ns                 ;
; 2.945 ns                                ; vgacon:vga_controller|v_count[3]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.954 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.957 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.973 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.971 ns                                ; vgacon:vga_controller|h_count[4]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.987 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.976 ns                                ; vgacon:vga_controller|h_count[2]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.983 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.992 ns                 ;
; 2.985 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.001 ns                 ;
; 2.985 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.001 ns                 ;
; 2.985 ns                                ; vgacon:vga_controller|h_count[1]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.001 ns                 ;
; 3.000 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|h_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.009 ns                 ;
; 3.007 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.023 ns                 ;
; 3.007 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.023 ns                 ;
; 3.007 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.023 ns                 ;
; 3.013 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.022 ns                 ;
; 3.024 ns                                ; vgacon:vga_controller|v_count[2]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.033 ns                 ;
; 3.045 ns                                ; vgacon:vga_controller|v_count[9]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.054 ns                 ;
; 3.049 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.065 ns                 ;
; 3.049 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.065 ns                 ;
; 3.049 ns                                ; vgacon:vga_controller|h_count[8]                    ; vgacon:vga_controller|v_count[9]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.065 ns                 ;
; 3.052 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.061 ns                 ;
; 3.052 ns                                ; vgacon:vga_controller|v_count[7]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.061 ns                 ;
; 3.053 ns                                ; vgacon:vga_controller|v_count[5]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.062 ns                 ;
; 3.069 ns                                ; vgacon:vga_controller|v_count[0]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.078 ns                 ;
; 3.087 ns                                ; vgacon:vga_controller|v_count[1]                    ; vgacon:vga_controller|v_count[8]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.096 ns                 ;
; 3.118 ns                                ; vgacon:vga_controller|h_count[6]                    ; vgacon:vga_controller|h_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.127 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[1]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[6]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[5]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[4]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[2]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.166 ns                                ; vgacon:vga_controller|h_count[7]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.182 ns                 ;
; 3.187 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[0]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.196 ns                 ;
; 3.187 ns                                ; vgacon:vga_controller|v_count[4]                    ; vgacon:vga_controller|v_count[3]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.196 ns                 ;
; 3.189 ns                                ; vgacon:vga_controller|h_count[0]                    ; vgacon:vga_controller|v_count[7]   ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.205 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                                                     ;                                                                     ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_27[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                                                                             ; To                                                                                                                                                               ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
; 2.788 ns      ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_datain_reg0 ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_memory_reg0 ; CLOCK_27[0] ; CLOCK_27[0] ; 0.000 ns                   ; -0.021 ns                  ; 2.767 ns                 ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+-------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                               ; To       ; From Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+-------------+
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.102 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.093 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 12.063 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.953 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.935 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.926 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.923 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; red[3]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; green[3] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.921 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; green[0] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.912 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; green[2] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.882 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; green[1] ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.621 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg0  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg1  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg2  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg3  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg4  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg5  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg6  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg7  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg8  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg9  ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg10 ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.495 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~porta_address_reg11 ; blue[0]  ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.462 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[2]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.444 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[1]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[0]   ; CLOCK_27[0] ;
; N/A                                     ; None                                                ; 11.435 ns  ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[0]   ; CLOCK_27[0] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                    ;          ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+-------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 10.962 ns       ; score[5] ; HEX2[6] ;
; N/A   ; None              ; 10.940 ns       ; score[5] ; HEX2[5] ;
; N/A   ; None              ; 10.884 ns       ; score[3] ; HEX0[1] ;
; N/A   ; None              ; 10.818 ns       ; score[2] ; HEX0[1] ;
; N/A   ; None              ; 10.815 ns       ; score[1] ; HEX0[1] ;
; N/A   ; None              ; 10.800 ns       ; score[5] ; HEX2[4] ;
; N/A   ; None              ; 10.774 ns       ; score[5] ; HEX2[0] ;
; N/A   ; None              ; 10.636 ns       ; score[3] ; HEX0[3] ;
; N/A   ; None              ; 10.636 ns       ; score[3] ; HEX0[2] ;
; N/A   ; None              ; 10.632 ns       ; score[5] ; HEX2[2] ;
; N/A   ; None              ; 10.631 ns       ; score[5] ; HEX2[3] ;
; N/A   ; None              ; 10.592 ns       ; score[5] ; HEX2[1] ;
; N/A   ; None              ; 10.588 ns       ; score[3] ; HEX0[0] ;
; N/A   ; None              ; 10.574 ns       ; score[2] ; HEX0[3] ;
; N/A   ; None              ; 10.571 ns       ; score[2] ; HEX0[2] ;
; N/A   ; None              ; 10.570 ns       ; score[1] ; HEX0[2] ;
; N/A   ; None              ; 10.568 ns       ; score[1] ; HEX0[3] ;
; N/A   ; None              ; 10.554 ns       ; score[2] ; HEX0[0] ;
; N/A   ; None              ; 10.512 ns       ; score[1] ; HEX0[0] ;
; N/A   ; None              ; 10.490 ns       ; score[0] ; HEX0[1] ;
; N/A   ; None              ; 10.410 ns       ; score[7] ; HEX2[6] ;
; N/A   ; None              ; 10.362 ns       ; score[7] ; HEX2[5] ;
; N/A   ; None              ; 10.307 ns       ; score[3] ; HEX0[6] ;
; N/A   ; None              ; 10.275 ns       ; score[3] ; HEX0[5] ;
; N/A   ; None              ; 10.266 ns       ; score[3] ; HEX0[4] ;
; N/A   ; None              ; 10.247 ns       ; score[7] ; HEX2[4] ;
; N/A   ; None              ; 10.246 ns       ; score[1] ; HEX0[6] ;
; N/A   ; None              ; 10.246 ns       ; score[0] ; HEX0[3] ;
; N/A   ; None              ; 10.244 ns       ; score[0] ; HEX0[2] ;
; N/A   ; None              ; 10.242 ns       ; score[2] ; HEX0[6] ;
; N/A   ; None              ; 10.241 ns       ; score[2] ; HEX0[5] ;
; N/A   ; None              ; 10.240 ns       ; score[1] ; HEX0[5] ;
; N/A   ; None              ; 10.236 ns       ; score[2] ; HEX0[4] ;
; N/A   ; None              ; 10.232 ns       ; score[7] ; HEX2[0] ;
; N/A   ; None              ; 10.227 ns       ; score[0] ; HEX0[0] ;
; N/A   ; None              ; 10.211 ns       ; score[1] ; HEX0[4] ;
; N/A   ; None              ; 10.169 ns       ; score[6] ; HEX2[6] ;
; N/A   ; None              ; 10.152 ns       ; score[6] ; HEX2[5] ;
; N/A   ; None              ; 10.081 ns       ; score[7] ; HEX2[2] ;
; N/A   ; None              ; 10.078 ns       ; score[7] ; HEX2[3] ;
; N/A   ; None              ; 10.075 ns       ; score[4] ; HEX2[6] ;
; N/A   ; None              ; 10.057 ns       ; score[4] ; HEX2[5] ;
; N/A   ; None              ; 10.043 ns       ; score[6] ; HEX2[4] ;
; N/A   ; None              ; 10.041 ns       ; score[7] ; HEX2[1] ;
; N/A   ; None              ; 10.011 ns       ; score[6] ; HEX2[0] ;
; N/A   ; None              ; 9.949 ns        ; score[4] ; HEX2[4] ;
; N/A   ; None              ; 9.917 ns        ; score[4] ; HEX2[0] ;
; N/A   ; None              ; 9.913 ns        ; score[0] ; HEX0[6] ;
; N/A   ; None              ; 9.911 ns        ; score[0] ; HEX0[5] ;
; N/A   ; None              ; 9.903 ns        ; score[0] ; HEX0[4] ;
; N/A   ; None              ; 9.836 ns        ; score[6] ; HEX2[2] ;
; N/A   ; None              ; 9.833 ns        ; score[6] ; HEX2[3] ;
; N/A   ; None              ; 9.795 ns        ; score[6] ; HEX2[1] ;
; N/A   ; None              ; 9.742 ns        ; score[4] ; HEX2[2] ;
; N/A   ; None              ; 9.739 ns        ; score[4] ; HEX2[3] ;
; N/A   ; None              ; 9.702 ns        ; score[4] ; HEX2[1] ;
+-------+-------------------+-----------------+----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 18 17:15:52 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PONG -c PONG --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 14.512 ns for clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" between source register "vgacon:vga_controller|v_count[7]" and destination memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11"
    Info: Fmax is 39.73 MHz (period= 25.17 ns)
    Info: + Largest register to memory requirement is 39.448 ns
        Info: + Setup relationship between source and destination is 39.682 ns
            Info: + Latch edge is 37.263 ns
                Info: Clock period of Destination clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.083 ns
            Info: + Shortest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to destination memory is 2.587 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.747 ns) = 2.587 ns; Loc. = M4K_X17_Y21; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11'
                Info: Total cell delay = 0.747 ns ( 28.88 % )
                Info: Total interconnect delay = 1.840 ns ( 71.12 % )
            Info: - Longest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source register is 2.504 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.504 ns; Loc. = LCFF_X34_Y20_N21; Fanout = 8; REG Node = 'vgacon:vga_controller|v_count[7]'
                Info: Total cell delay = 0.602 ns ( 24.04 % )
                Info: Total interconnect delay = 1.902 ns ( 75.96 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is 0.040 ns
    Info: - Longest register to memory delay is 24.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N21; Fanout = 8; REG Node = 'vgacon:vga_controller|v_count[7]'
        Info: 2: + IC(0.613 ns) + CELL(0.495 ns) = 1.108 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.188 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.268 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.726 ns; Loc. = LCCOMB_X34_Y20_N28; Fanout = 8; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~6'
        Info: 6: + IC(0.341 ns) + CELL(0.521 ns) = 2.588 ns; Loc. = LCCOMB_X34_Y20_N30; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[9]~68'
        Info: 7: + IC(0.484 ns) + CELL(0.517 ns) = 3.589 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~5'
        Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 3.763 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~7'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 4.221 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 9; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~8'
        Info: 10: + IC(0.605 ns) + CELL(0.521 ns) = 5.347 ns; Loc. = LCCOMB_X35_Y20_N4; Fanout = 3; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[13]~102'
        Info: 11: + IC(0.545 ns) + CELL(0.517 ns) = 6.409 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~5'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.489 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~7'
        Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 6.947 ns; Loc. = LCCOMB_X35_Y20_N14; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~8'
        Info: 14: + IC(0.353 ns) + CELL(0.322 ns) = 7.622 ns; Loc. = LCCOMB_X35_Y20_N16; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[16]~79'
        Info: 15: + IC(0.519 ns) + CELL(0.495 ns) = 8.636 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~3'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 8.716 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~5'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 8.796 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~7'
        Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 9.254 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~8'
        Info: 19: + IC(0.363 ns) + CELL(0.449 ns) = 10.066 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[21]~81'
        Info: 20: + IC(0.545 ns) + CELL(0.517 ns) = 11.128 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~5'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.208 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~7'
        Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 11.666 ns; Loc. = LCCOMB_X36_Y20_N24; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~8'
        Info: 23: + IC(0.838 ns) + CELL(0.178 ns) = 12.682 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 3; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[25]~105'
        Info: 24: + IC(0.833 ns) + CELL(0.495 ns) = 14.010 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~5'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 14.090 ns; Loc. = LCCOMB_X38_Y20_N26; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~7'
        Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 14.548 ns; Loc. = LCCOMB_X38_Y20_N28; Fanout = 10; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~8'
        Info: 27: + IC(0.613 ns) + CELL(0.178 ns) = 15.339 ns; Loc. = LCCOMB_X37_Y20_N28; Fanout = 3; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[29]~106'
        Info: 28: + IC(0.533 ns) + CELL(0.495 ns) = 16.367 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~5'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 16.447 ns; Loc. = LCCOMB_X38_Y20_N8; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~7'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 16.905 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 8; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~8'
        Info: 31: + IC(0.584 ns) + CELL(0.322 ns) = 17.811 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[32]~95'
        Info: 32: + IC(0.833 ns) + CELL(0.517 ns) = 19.161 ns; Loc. = LCCOMB_X40_Y20_N22; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~3'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 19.241 ns; Loc. = LCCOMB_X40_Y20_N24; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~5'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 19.321 ns; Loc. = LCCOMB_X40_Y20_N26; Fanout = 1; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~7'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 19.779 ns; Loc. = LCCOMB_X40_Y20_N28; Fanout = 2; COMB Node = 'vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~8'
        Info: 36: + IC(0.291 ns) + CELL(0.495 ns) = 20.565 ns; Loc. = LCCOMB_X40_Y20_N2; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~1'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.645 ns; Loc. = LCCOMB_X40_Y20_N4; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~3'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 20.725 ns; Loc. = LCCOMB_X40_Y20_N6; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~5'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 20.805 ns; Loc. = LCCOMB_X40_Y20_N8; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~7'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 20.885 ns; Loc. = LCCOMB_X40_Y20_N10; Fanout = 2; COMB Node = 'vgacon:vga_controller|Add2~9'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 20.965 ns; Loc. = LCCOMB_X40_Y20_N12; Fanout = 1; COMB Node = 'vgacon:vga_controller|Add2~11'
        Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 21.423 ns; Loc. = LCCOMB_X40_Y20_N14; Fanout = 4; COMB Node = 'vgacon:vga_controller|Add2~12'
        Info: 43: + IC(0.311 ns) + CELL(0.322 ns) = 22.056 ns; Loc. = LCCOMB_X40_Y20_N18; Fanout = 36; COMB Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode160w[2]'
        Info: 44: + IC(2.173 ns) + CELL(0.707 ns) = 24.936 ns; Loc. = M4K_X17_Y21; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11'
        Info: Total cell delay = 13.559 ns ( 54.38 % )
        Info: Total interconnect delay = 11.377 ns ( 45.62 % )
Info: Slack time is 33.959 ns for clock "CLOCK_27[0]" between source memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0" and destination memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0"
    Info: Fmax is restricted to 195.01 MHz due to tcl and tch limits
    Info: + Largest memory to memory requirement is 36.726 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "CLOCK_27[0]" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_27[0]" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.037 ns
            Info: + Shortest clock path from clock "CLOCK_27[0]" to destination memory is 2.900 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_27[0]'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'CLOCK_27[0]~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.728 ns) = 2.900 ns; Loc. = M4K_X41_Y20; Fanout = 0; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0'
                Info: Total cell delay = 1.754 ns ( 60.48 % )
                Info: Total interconnect delay = 1.146 ns ( 39.52 % )
            Info: - Longest clock path from clock "CLOCK_27[0]" to source memory is 2.937 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_27[0]'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'CLOCK_27[0]~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.765 ns) = 2.937 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0'
                Info: Total cell delay = 1.791 ns ( 60.98 % )
                Info: Total interconnect delay = 1.146 ns ( 39.02 % )
        Info: - Micro clock to output delay of source is 0.234 ns
        Info: - Micro setup delay of destination is 0.040 ns
    Info: - Longest memory to memory delay is 2.767 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.767 ns) = 2.767 ns; Loc. = M4K_X41_Y20; Fanout = 0; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0'
        Info: Total cell delay = 2.767 ns ( 100.00 % )
Info: Minimum slack time is 859 ps for clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" between source register "vgacon:vga_controller|v_count[0]" and destination register "vgacon:vga_controller|v_count_d[0]"
    Info: + Shortest register to register delay is 0.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N25; Fanout = 5; REG Node = 'vgacon:vga_controller|v_count[0]'
        Info: 2: + IC(0.593 ns) + CELL(0.178 ns) = 0.771 ns; Loc. = LCCOMB_X32_Y20_N18; Fanout = 1; COMB Node = 'vgacon:vga_controller|v_count_d[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.867 ns; Loc. = LCFF_X32_Y20_N19; Fanout = 1; REG Node = 'vgacon:vga_controller|v_count_d[0]'
        Info: Total cell delay = 0.274 ns ( 31.60 % )
        Info: Total interconnect delay = 0.593 ns ( 68.40 % )
    Info: - Smallest register to register requirement is 0.008 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.001 ns
            Info: + Longest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to destination register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X32_Y20_N19; Fanout = 1; REG Node = 'vgacon:vga_controller|v_count_d[0]'
                Info: Total cell delay = 0.602 ns ( 24.05 % )
                Info: Total interconnect delay = 1.901 ns ( 75.95 % )
            Info: - Shortest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source register is 2.504 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.504 ns; Loc. = LCFF_X33_Y20_N25; Fanout = 5; REG Node = 'vgacon:vga_controller|v_count[0]'
                Info: Total cell delay = 0.602 ns ( 24.04 % )
                Info: Total interconnect delay = 1.902 ns ( 75.96 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is 2.788 ns for clock "CLOCK_27[0]" between source memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0" and destination memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.767 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.767 ns) = 2.767 ns; Loc. = M4K_X41_Y20; Fanout = 0; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0'
        Info: Total cell delay = 2.767 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is -0.021 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_27[0]" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_27[0]" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.037 ns
            Info: + Longest clock path from clock "CLOCK_27[0]" to destination memory is 2.900 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_27[0]'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'CLOCK_27[0]~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.728 ns) = 2.900 ns; Loc. = M4K_X41_Y20; Fanout = 0; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_memory_reg0'
                Info: Total cell delay = 1.754 ns ( 60.48 % )
                Info: Total interconnect delay = 1.146 ns ( 39.52 % )
            Info: - Shortest clock path from clock "CLOCK_27[0]" to source memory is 2.937 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_27[0]'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'CLOCK_27[0]~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.765 ns) = 2.937 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0'
                Info: Total cell delay = 1.791 ns ( 60.98 % )
                Info: Total interconnect delay = 1.146 ns ( 39.02 % )
        Info: - Micro clock to output delay of source is 0.234 ns
        Info: + Micro hold delay of destination is 0.250 ns
Info: tco from clock "CLOCK_27[0]" to destination pin "green[3]" through memory "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0" is 12.102 ns
    Info: + Offset between input clock "CLOCK_27[0]" and output clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is -2.419 ns
    Info: + Longest clock path from clock "vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source memory is 2.586 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.586 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0'
        Info: Total cell delay = 0.747 ns ( 28.89 % )
        Info: Total interconnect delay = 1.839 ns ( 71.11 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 11.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_ske1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4'
        Info: 3: + IC(2.001 ns) + CELL(0.545 ns) = 5.923 ns; Loc. = LCCOMB_X29_Y20_N30; Fanout = 1; COMB Node = 'vgacon:vga_controller|green[0]~1'
        Info: 4: + IC(0.303 ns) + CELL(0.521 ns) = 6.747 ns; Loc. = LCCOMB_X29_Y20_N8; Fanout = 4; COMB Node = 'vgacon:vga_controller|green[0]~2'
        Info: 5: + IC(1.948 ns) + CELL(3.006 ns) = 11.701 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'green[3]'
        Info: Total cell delay = 7.449 ns ( 63.66 % )
        Info: Total interconnect delay = 4.252 ns ( 36.34 % )
Info: Longest tpd from source pin "score[5]" to destination pin "HEX2[6]" is 10.962 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 7; PIN Node = 'score[5]'
    Info: 2: + IC(5.869 ns) + CELL(0.521 ns) = 7.254 ns; Loc. = LCCOMB_X1_Y23_N4; Fanout = 1; COMB Node = 'conv_7seg:player2_p|Mux0~0'
    Info: 3: + IC(0.868 ns) + CELL(2.840 ns) = 10.962 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'HEX2[6]'
    Info: Total cell delay = 4.225 ns ( 38.54 % )
    Info: Total interconnect delay = 6.737 ns ( 61.46 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Wed Jun 18 17:15:53 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


