Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: motortop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motortop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motortop"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : motortop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\keyboardtest.v" into library work
Parsing module <keyboardtest>.
Analyzing Verilog file "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\motortop.vf" into library work
Parsing module <motortop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <motortop>.

Elaborating module <keyboardtest>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\keyboardtest.v" Line 40: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <motortop>.
    Related source file is "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\motortop.vf".
    Summary:
	no macro.
Unit <motortop> synthesized.

Synthesizing Unit <keyboardtest>.
    Related source file is "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\keyboardtest.v".
    Found 1-bit register for signal <data_curr<7>>.
    Found 1-bit register for signal <data_curr<6>>.
    Found 1-bit register for signal <data_curr<5>>.
    Found 1-bit register for signal <data_curr<4>>.
    Found 1-bit register for signal <data_curr<3>>.
    Found 1-bit register for signal <data_curr<2>>.
    Found 1-bit register for signal <data_curr<1>>.
    Found 1-bit register for signal <data_curr<0>>.
    Found 4-bit register for signal <b>.
    Found 1-bit register for signal <mark>.
    Found 1-bit register for signal <released>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <flag>.
    Found 4-bit adder for signal <b[3]_GND_2_o_add_4_OUT> created at line 40.
    Found 4-bit comparator greater for signal <n0003> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <keyboardtest> synthesized.

Synthesizing Unit <controller>.
    Related source file is "\\ad\eng\users\g\x\gxstv\gxstv\Desktop\engop\engop\controller.v".
    Found 41-bit register for signal <counter>.
    Found 1-bit register for signal <motor1>.
    Found 6-bit register for signal <secclk>.
    Found 1-bit register for signal <motor2>.
    Found 1-bit register for signal <motor3>.
    Found 1-bit register for signal <onesecclk>.
    Found 41-bit adder for signal <counter[40]_GND_3_o_add_2_OUT> created at line 50.
    Found 6-bit adder for signal <secclk[5]_GND_3_o_add_14_OUT> created at line 92.
    Found 6-bit comparator greater for signal <secclk[5]_GND_3_o_LessThan_8_o> created at line 78
    Found 6-bit comparator greater for signal <GND_3_o_secclk[5]_LessThan_9_o> created at line 78
    Found 6-bit comparator greater for signal <secclk[5]_PWR_3_o_LessThan_10_o> created at line 78
    Found 6-bit comparator greater for signal <GND_3_o_secclk[5]_LessThan_11_o> created at line 78
    Found 6-bit comparator greater for signal <secclk[5]_PWR_3_o_LessThan_12_o> created at line 78
    Found 6-bit comparator greater for signal <PWR_3_o_secclk[5]_LessThan_13_o> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 41-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 15
 4-bit register                                        : 1
 41-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 7
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 6
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <controller>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <secclk>: 1 register on signal <secclk>.
Unit <controller> synthesized (advanced).

Synthesizing (advanced) Unit <keyboardtest>.
The following registers are absorbed into counter <b>: 1 register on signal <b>.
Unit <keyboardtest> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 1
 41-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 7
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 6
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <motortop> ...

Optimizing unit <controller> ...

Optimizing unit <keyboardtest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block motortop, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : motortop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 40
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 12
#      LUT5                        : 8
#      LUT6                        : 23
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 74
#      FD                          : 12
#      FD_1                        : 9
#      FDE                         : 8
#      FDR                         : 41
#      FDRE                        : 3
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  18224     0%  
 Number of Slice LUTs:                   95  out of   9112     1%  
    Number used as Logic:                95  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     95
   Number with an unused Flip Flop:      21  out of     95    22%  
   Number with an unused LUT:             0  out of     95     0%  
   Number of fully used LUT-FF pairs:    74  out of     95    77%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_3/onesecclk                   | NONE(XLXI_3/secclk_5)  | 9     |
clk                                | BUFGP                  | 42    |
clkusb                             | BUFGP                  | 13    |
XLXI_2/flag                        | NONE(XLXI_2/led_3)     | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.358ns (Maximum Frequency: 229.442MHz)
   Minimum input arrival time before clock: 2.332ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/onesecclk'
  Clock period: 2.616ns (frequency: 382.285MHz)
  Total number of paths / destination ports: 29 / 9
-------------------------------------------------------------------------
Delay:               2.616ns (Levels of Logic = 2)
  Source:            XLXI_3/secclk_2 (FF)
  Destination:       XLXI_3/motor1 (FF)
  Source Clock:      XLXI_3/onesecclk rising
  Destination Clock: XLXI_3/onesecclk rising

  Data Path: XLXI_3/secclk_2 to XLXI_3/motor1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.079  XLXI_3/secclk_2 (XLXI_3/secclk_2)
     LUT6:I0->O            1   0.203   0.580  XLXI_3/Mmux_data[7]_secclk[5]_MUX_92_o11 (XLXI_3/Mmux_data[7]_secclk[5]_MUX_92_o1)
     LUT4:I3->O            1   0.205   0.000  XLXI_3/Mmux_data[7]_secclk[5]_MUX_92_o13 (XLXI_3/data[7]_secclk[5]_MUX_92_o)
     FD:D                      0.102          XLXI_3/motor1
    ----------------------------------------
    Total                      2.616ns (0.957ns logic, 1.659ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.001ns (frequency: 249.965MHz)
  Total number of paths / destination ports: 2584 / 83
-------------------------------------------------------------------------
Delay:               4.001ns (Levels of Logic = 7)
  Source:            XLXI_3/counter_27 (FF)
  Destination:       XLXI_3/counter_40 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_3/counter_27 to XLXI_3/counter_40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  XLXI_3/counter_27 (XLXI_3/counter_27)
     LUT6:I0->O            1   0.203   0.000  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_lut<1> (XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<1> (XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<2> (XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<3> (XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<4> (XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<5> (XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<5>)
     MUXCY:CI->O          42   0.258   1.433  XLXI_3/counter[40]_GND_3_o_equal_2_o<40>_wg_cy<6> (XLXI_3/counter[40]_GND_3_o_equal_2_o)
     FDR:R                     0.430          XLXI_3/counter_0
    ----------------------------------------
    Total                      4.001ns (1.586ns logic, 2.415ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkusb'
  Clock period: 2.974ns (frequency: 336.197MHz)
  Total number of paths / destination ports: 87 / 21
-------------------------------------------------------------------------
Delay:               2.974ns (Levels of Logic = 1)
  Source:            XLXI_2/b_0 (FF)
  Destination:       XLXI_2/b_0 (FF)
  Source Clock:      clkusb falling
  Destination Clock: clkusb falling

  Data Path: XLXI_2/b_0 to XLXI_2/b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            15   0.447   1.210  XLXI_2/b_0 (XLXI_2/b_0)
     LUT4:I1->O            4   0.205   0.683  XLXI_2/_n01231 (XLXI_2/_n0123)
     FDRE:R                    0.430          XLXI_2/b_3
    ----------------------------------------
    Total                      2.974ns (1.082ns logic, 1.892ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/flag'
  Clock period: 4.358ns (frequency: 229.442MHz)
  Total number of paths / destination ports: 99 / 10
-------------------------------------------------------------------------
Delay:               4.358ns (Levels of Logic = 4)
  Source:            XLXI_2/led_2 (FF)
  Destination:       XLXI_2/released (FF)
  Source Clock:      XLXI_2/flag rising
  Destination Clock: XLXI_2/flag rising

  Data Path: XLXI_2/led_2 to XLXI_2/released
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.973  XLXI_2/led_2 (XLXI_2/led_2)
     LUT4:I1->O            1   0.205   0.580  XLXI_2/Mmux_GND_2_o_GND_2_o_not_equal_12_o1_SW0 (N10)
     LUT6:I5->O           10   0.205   0.857  XLXI_2/Mmux_GND_2_o_GND_2_o_not_equal_12_o1 (XLXI_2/GND_2_o_GND_2_o_not_equal_12_o)
     LUT5:I4->O            1   0.205   0.580  XLXI_2/released_rstpot_SW2 (N20)
     LUT6:I5->O            1   0.205   0.000  XLXI_2/released_rstpot (XLXI_2/released_rstpot)
     FD:D                      0.102          XLXI_2/released
    ----------------------------------------
    Total                      4.358ns (1.369ns logic, 2.989ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkusb'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.332ns (Levels of Logic = 2)
  Source:            data (PAD)
  Destination:       XLXI_2/data_curr_0 (FF)
  Destination Clock: clkusb falling

  Data Path: data to XLXI_2/data_curr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.803  data_IBUF (data_IBUF)
     LUT6:I5->O            1   0.205   0.000  XLXI_2/data_curr_0_rstpot (XLXI_2/data_curr_0_rstpot)
     FD_1:D                    0.102          XLXI_2/data_curr_0
    ----------------------------------------
    Total                      2.332ns (1.529ns logic, 0.803ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/flag'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            XLXI_2/led_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      XLXI_2/flag rising

  Data Path: XLXI_2/led_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  XLXI_2/led_7 (XLXI_2/led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/onesecclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            XLXI_3/motor2 (FF)
  Destination:       motor2 (PAD)
  Source Clock:      XLXI_3/onesecclk rising

  Data Path: XLXI_3/motor2 to motor2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  XLXI_3/motor2 (XLXI_3/motor2)
     OBUF:I->O                 2.571          motor2_OBUF (motor2)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_2/flag
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/flag    |    4.358|         |         |         |
clkusb         |         |    3.967|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/onesecclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/flag     |    2.748|         |         |         |
XLXI_3/onesecclk|    2.616|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.001|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkusb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkusb         |         |         |    2.974|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.87 secs
 
--> 

Total memory usage is 255552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

