INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by_3/lab10_1_1.srcs/sources_1/new/mealy_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_1_divisible_by_3/lab10_1_1.srcs/sim_1/new/mealy_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_fsm_tb
