ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SwSPI_Master_1_SPIInPort.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SwSPI_Master_1_SPIInPort_SetDriveMode,"ax",%progbits
  18              		.align	2
  19              		.global	SwSPI_Master_1_SPIInPort_SetDriveMode
  20              		.code	16
  21              		.thumb_func
  22              		.type	SwSPI_Master_1_SPIInPort_SetDriveMode, %function
  23              	SwSPI_Master_1_SPIInPort_SetDriveMode:
  24              	.LFB0:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SwSPI_Master_1_SPIInPort.c"
   1:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * File Name: SwSPI_Master_1_SPIInPort.c  
   3:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Version 2.20
   4:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
   5:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Description:
   6:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  This file contains API to enable firmware control of a Pins component.
   7:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
   8:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** ********************************************************************************
   9:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * You may use this file only in accordance with the license, terms, conditions, 
  11:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  12:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * the software package with which this file was provided.
  13:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *******************************************************************************/
  14:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
  15:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #include "cytypes.h"
  16:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #include "SwSPI_Master_1_SPIInPort.h"
  17:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
  18:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
  19:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #if defined(SwSPI_Master_1_SPIInPort__PC)
  20:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     #define SwSPI_Master_1_SPIInPort_SetP4PinDriveMode(shift, mode)  \
  21:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     do { \
  22:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****         SwSPI_Master_1_SPIInPort_PC =   (SwSPI_Master_1_SPIInPort_PC & \
  23:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                 (uint32)(~(uint32)(SwSPI_Master_1_SPIInPort_DRIVE_MODE_IND_MASK << 
  24:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                 (SwSPI_Master_1_SPIInPort_DRIVE_MODE_BITS * (shift))))) | \
  25:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                 (uint32)((uint32)(mode) << \
  26:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                 (SwSPI_Master_1_SPIInPort_DRIVE_MODE_BITS * (shift))); \
  27:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     } while (0)
  28:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #else
  29:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     #if (CY_PSOC4_4200L)
  30:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****         #define SwSPI_Master_1_SPIInPort_SetP4PinDriveMode(shift, mode)  \
  31:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****         do { \
  32:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****             SwSPI_Master_1_SPIInPort_USBIO_CTRL_REG = (SwSPI_Master_1_SPIInPort_USBIO_CTRL_REG & \
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 2


  33:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                     (uint32)(~(uint32)(SwSPI_Master_1_SPIInPort_DRIVE_MODE_IND_MASK
  34:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                     (SwSPI_Master_1_SPIInPort_DRIVE_MODE_BITS * (shift))))) | \
  35:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                     (uint32)((uint32)(mode) << \
  36:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****                                     (SwSPI_Master_1_SPIInPort_DRIVE_MODE_BITS * (shift))); \
  37:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****         } while (0)
  38:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     #endif
  39:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #endif
  40:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****   
  41:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
  42:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #if defined(SwSPI_Master_1_SPIInPort__PC) || (CY_PSOC4_4200L) 
  43:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     /*******************************************************************************
  44:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * Function Name: SwSPI_Master_1_SPIInPort_SetDriveMode
  45:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     ****************************************************************************//**
  46:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *
  47:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * \brief Sets the drive mode for each of the Pins component's pins.
  48:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * 
  49:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * <b>Note</b> This affects all pins in the Pins component instance. Use the
  50:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * Per-Pin APIs if you wish to control individual pin's drive modes.
  51:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *
  52:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * <b>Note</b> USBIOs have limited drive functionality. Refer to the Drive Mode
  53:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * parameter for more information.
  54:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *
  55:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * \param mode
  56:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  Mode for the selected signals. Valid options are documented in 
  57:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  \ref driveMode.
  58:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *
  59:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * \return
  60:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  None
  61:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *
  62:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * \sideeffect
  63:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  If you use read-modify-write operations that are not atomic, the ISR can
  64:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  cause corruption of this function. An ISR that interrupts this function 
  65:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  and performs writes to the Pins component Drive Mode registers can cause 
  66:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  corrupted port data. To avoid this issue, you should either use the Per-Pin
  67:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  APIs (primary method) or disable interrupts around this function.
  68:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *
  69:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     * \funcusage
  70:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *  \snippet SwSPI_Master_1_SPIInPort_SUT.c usage_SwSPI_Master_1_SPIInPort_SetDriveMode
  71:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     *******************************************************************************/
  72:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     void SwSPI_Master_1_SPIInPort_SetDriveMode(uint8 mode)
  73:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     {
  26              		.loc 1 73 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 7, -8
  31              		.cfi_offset 14, -4
  32 0002 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 16
  34 0004 00AF     		add	r7, sp, #0
  35              		.cfi_def_cfa_register 7
  36 0006 021C     		mov	r2, r0
  37 0008 FB1D     		add	r3, r7, #7
  38 000a 1A70     		strb	r2, [r3]
  74:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 		SwSPI_Master_1_SPIInPort_SetP4PinDriveMode(SwSPI_Master_1_SPIInPort__0__SHIFT, mode);
  39              		.loc 1 74 0
  40 000c 064B     		ldr	r3, .L2
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 3


  41 000e 064A     		ldr	r2, .L2
  42 0010 1268     		ldr	r2, [r2]
  43 0012 0649     		ldr	r1, .L2+4
  44 0014 1140     		and	r1, r2
  45 0016 FA1D     		add	r2, r7, #7
  46 0018 1278     		ldrb	r2, [r2]
  47 001a 5202     		lsl	r2, r2, #9
  48 001c 0A43     		orr	r2, r1
  49 001e 1A60     		str	r2, [r3]
  75:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     }
  50              		.loc 1 75 0
  51 0020 BD46     		mov	sp, r7
  52 0022 02B0     		add	sp, sp, #8
  53              		@ sp needed
  54 0024 80BD     		pop	{r7, pc}
  55              	.L3:
  56 0026 C046     		.align	2
  57              	.L2:
  58 0028 08020440 		.word	1074004488
  59 002c FFF1FFFF 		.word	-3585
  60              		.cfi_endproc
  61              	.LFE0:
  62              		.size	SwSPI_Master_1_SPIInPort_SetDriveMode, .-SwSPI_Master_1_SPIInPort_SetDriveMode
  63              		.section	.text.SwSPI_Master_1_SPIInPort_Write,"ax",%progbits
  64              		.align	2
  65              		.global	SwSPI_Master_1_SPIInPort_Write
  66              		.code	16
  67              		.thumb_func
  68              		.type	SwSPI_Master_1_SPIInPort_Write, %function
  69              	SwSPI_Master_1_SPIInPort_Write:
  70              	.LFB1:
  76:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** #endif
  77:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
  78:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
  79:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** /*******************************************************************************
  80:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Function Name: SwSPI_Master_1_SPIInPort_Write
  81:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** ****************************************************************************//**
  82:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
  83:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \brief Writes the value to the physical port (data output register), masking
  84:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  and shifting the bits appropriately. 
  85:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
  86:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * The data output register controls the signal applied to the physical pin in 
  87:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * conjunction with the drive mode parameter. This function avoids changing 
  88:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * other bits in the port by using the appropriate method (read-modify-write or
  89:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * bit banding).
  90:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
  91:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * <b>Note</b> This function should not be used on a hardware digital output pin 
  92:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * as it is driven by the hardware signal attached to it.
  93:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
  94:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \param value
  95:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  Value to write to the component instance.
  96:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
  97:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \return 
  98:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  None 
  99:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 100:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \sideeffect
 101:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  If you use read-modify-write operations that are not atomic; the Interrupt 
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 4


 102:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  Service Routines (ISR) can cause corruption of this function. An ISR that 
 103:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  interrupts this function and performs writes to the Pins component data 
 104:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  register can cause corrupted port data. To avoid this issue, you should 
 105:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  either use the Per-Pin APIs (primary method) or disable interrupts around 
 106:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  this function.
 107:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 108:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \funcusage
 109:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  \snippet SwSPI_Master_1_SPIInPort_SUT.c usage_SwSPI_Master_1_SPIInPort_Write
 110:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *******************************************************************************/
 111:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** void SwSPI_Master_1_SPIInPort_Write(uint8 value)
 112:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** {
  71              		.loc 1 112 0
  72              		.cfi_startproc
  73 0000 80B5     		push	{r7, lr}
  74              		.cfi_def_cfa_offset 8
  75              		.cfi_offset 7, -8
  76              		.cfi_offset 14, -4
  77 0002 84B0     		sub	sp, sp, #16
  78              		.cfi_def_cfa_offset 24
  79 0004 00AF     		add	r7, sp, #0
  80              		.cfi_def_cfa_register 7
  81 0006 021C     		mov	r2, r0
  82 0008 FB1D     		add	r3, r7, #7
  83 000a 1A70     		strb	r2, [r3]
 113:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     uint8 drVal = (uint8)(SwSPI_Master_1_SPIInPort_DR & (uint8)(~SwSPI_Master_1_SPIInPort_MASK));
  84              		.loc 1 113 0
  85 000c 0E4B     		ldr	r3, .L5
  86 000e 1B68     		ldr	r3, [r3]
  87 0010 DAB2     		uxtb	r2, r3
  88 0012 0F23     		mov	r3, #15
  89 0014 FB18     		add	r3, r7, r3
  90 0016 0821     		mov	r1, #8
  91 0018 8A43     		bic	r2, r1
  92 001a 1A70     		strb	r2, [r3]
 114:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     drVal = (drVal | ((uint8)(value << SwSPI_Master_1_SPIInPort_SHIFT) & SwSPI_Master_1_SPIInPort_M
  93              		.loc 1 114 0
  94 001c FB1D     		add	r3, r7, #7
  95 001e 1B78     		ldrb	r3, [r3]
  96 0020 DB00     		lsl	r3, r3, #3
  97 0022 DBB2     		uxtb	r3, r3
  98 0024 0822     		mov	r2, #8
  99 0026 1340     		and	r3, r2
 100 0028 D9B2     		uxtb	r1, r3
 101 002a 0F23     		mov	r3, #15
 102 002c FB18     		add	r3, r7, r3
 103 002e 0F22     		mov	r2, #15
 104 0030 BA18     		add	r2, r7, r2
 105 0032 1278     		ldrb	r2, [r2]
 106 0034 0A43     		orr	r2, r1
 107 0036 1A70     		strb	r2, [r3]
 115:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     SwSPI_Master_1_SPIInPort_DR = (uint32)drVal;
 108              		.loc 1 115 0
 109 0038 034B     		ldr	r3, .L5
 110 003a 0F22     		mov	r2, #15
 111 003c BA18     		add	r2, r7, r2
 112 003e 1278     		ldrb	r2, [r2]
 113 0040 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 5


 116:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** }
 114              		.loc 1 116 0
 115 0042 BD46     		mov	sp, r7
 116 0044 04B0     		add	sp, sp, #16
 117              		@ sp needed
 118 0046 80BD     		pop	{r7, pc}
 119              	.L6:
 120              		.align	2
 121              	.L5:
 122 0048 00020440 		.word	1074004480
 123              		.cfi_endproc
 124              	.LFE1:
 125              		.size	SwSPI_Master_1_SPIInPort_Write, .-SwSPI_Master_1_SPIInPort_Write
 126              		.section	.text.SwSPI_Master_1_SPIInPort_Read,"ax",%progbits
 127              		.align	2
 128              		.global	SwSPI_Master_1_SPIInPort_Read
 129              		.code	16
 130              		.thumb_func
 131              		.type	SwSPI_Master_1_SPIInPort_Read, %function
 132              	SwSPI_Master_1_SPIInPort_Read:
 133              	.LFB2:
 117:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 118:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 119:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** /*******************************************************************************
 120:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Function Name: SwSPI_Master_1_SPIInPort_Read
 121:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** ****************************************************************************//**
 122:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 123:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \brief Reads the associated physical port (pin status register) and masks 
 124:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  the required bits according to the width and bit position of the component
 125:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  instance. 
 126:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 127:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * The pin's status register returns the current logic level present on the 
 128:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * physical pin.
 129:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 130:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \return 
 131:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  The current value for the pins in the component as a right justified number.
 132:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 133:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \funcusage
 134:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  \snippet SwSPI_Master_1_SPIInPort_SUT.c usage_SwSPI_Master_1_SPIInPort_Read  
 135:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *******************************************************************************/
 136:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** uint8 SwSPI_Master_1_SPIInPort_Read(void)
 137:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** {
 134              		.loc 1 137 0
 135              		.cfi_startproc
 136 0000 80B5     		push	{r7, lr}
 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 7, -8
 139              		.cfi_offset 14, -4
 140 0002 00AF     		add	r7, sp, #0
 141              		.cfi_def_cfa_register 7
 138:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     return (uint8)((SwSPI_Master_1_SPIInPort_PS & SwSPI_Master_1_SPIInPort_MASK) >> SwSPI_Master_1_
 142              		.loc 1 138 0
 143 0004 044B     		ldr	r3, .L9
 144 0006 1B68     		ldr	r3, [r3]
 145 0008 0822     		mov	r2, #8
 146 000a 1340     		and	r3, r2
 147 000c DB08     		lsr	r3, r3, #3
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 6


 148 000e DBB2     		uxtb	r3, r3
 139:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** }
 149              		.loc 1 139 0
 150 0010 181C     		mov	r0, r3
 151 0012 BD46     		mov	sp, r7
 152              		@ sp needed
 153 0014 80BD     		pop	{r7, pc}
 154              	.L10:
 155 0016 C046     		.align	2
 156              	.L9:
 157 0018 04020440 		.word	1074004484
 158              		.cfi_endproc
 159              	.LFE2:
 160              		.size	SwSPI_Master_1_SPIInPort_Read, .-SwSPI_Master_1_SPIInPort_Read
 161              		.section	.text.SwSPI_Master_1_SPIInPort_ReadDataReg,"ax",%progbits
 162              		.align	2
 163              		.global	SwSPI_Master_1_SPIInPort_ReadDataReg
 164              		.code	16
 165              		.thumb_func
 166              		.type	SwSPI_Master_1_SPIInPort_ReadDataReg, %function
 167              	SwSPI_Master_1_SPIInPort_ReadDataReg:
 168              	.LFB3:
 140:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 141:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 142:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** /*******************************************************************************
 143:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Function Name: SwSPI_Master_1_SPIInPort_ReadDataReg
 144:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** ****************************************************************************//**
 145:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 146:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \brief Reads the associated physical port's data output register and masks 
 147:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  the correct bits according to the width and bit position of the component 
 148:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  instance. 
 149:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 150:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * The data output register controls the signal applied to the physical pin in 
 151:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * conjunction with the drive mode parameter. This is not the same as the 
 152:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * preferred SwSPI_Master_1_SPIInPort_Read() API because the 
 153:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * SwSPI_Master_1_SPIInPort_ReadDataReg() reads the data register instead of the status 
 154:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * register. For output pins this is a useful function to determine the value 
 155:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * just written to the pin.
 156:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 157:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \return 
 158:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  The current value of the data register masked and shifted into a right 
 159:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  justified number for the component instance.
 160:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 161:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \funcusage
 162:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  \snippet SwSPI_Master_1_SPIInPort_SUT.c usage_SwSPI_Master_1_SPIInPort_ReadDataReg 
 163:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *******************************************************************************/
 164:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** uint8 SwSPI_Master_1_SPIInPort_ReadDataReg(void)
 165:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** {
 169              		.loc 1 165 0
 170              		.cfi_startproc
 171 0000 80B5     		push	{r7, lr}
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 7, -8
 174              		.cfi_offset 14, -4
 175 0002 00AF     		add	r7, sp, #0
 176              		.cfi_def_cfa_register 7
 166:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     return (uint8)((SwSPI_Master_1_SPIInPort_DR & SwSPI_Master_1_SPIInPort_MASK) >> SwSPI_Master_1_
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 7


 177              		.loc 1 166 0
 178 0004 044B     		ldr	r3, .L13
 179 0006 1B68     		ldr	r3, [r3]
 180 0008 0822     		mov	r2, #8
 181 000a 1340     		and	r3, r2
 182 000c DB08     		lsr	r3, r3, #3
 183 000e DBB2     		uxtb	r3, r3
 167:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** }
 184              		.loc 1 167 0
 185 0010 181C     		mov	r0, r3
 186 0012 BD46     		mov	sp, r7
 187              		@ sp needed
 188 0014 80BD     		pop	{r7, pc}
 189              	.L14:
 190 0016 C046     		.align	2
 191              	.L13:
 192 0018 00020440 		.word	1074004480
 193              		.cfi_endproc
 194              	.LFE3:
 195              		.size	SwSPI_Master_1_SPIInPort_ReadDataReg, .-SwSPI_Master_1_SPIInPort_ReadDataReg
 196              		.section	.text.SwSPI_Master_1_SPIInPort_SetInterruptMode,"ax",%progbits
 197              		.align	2
 198              		.global	SwSPI_Master_1_SPIInPort_SetInterruptMode
 199              		.code	16
 200              		.thumb_func
 201              		.type	SwSPI_Master_1_SPIInPort_SetInterruptMode, %function
 202              	SwSPI_Master_1_SPIInPort_SetInterruptMode:
 203              	.LFB4:
 168:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 169:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 170:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Function Name: SwSPI_Master_1_SPIInPort_SetInterruptMode
 172:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** ****************************************************************************//**
 173:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 174:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \brief Configures the interrupt mode for each of the Pins component's
 175:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  pins. Alternatively you may set the interrupt mode for all the pins
 176:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  specified in the Pins component.
 177:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 178:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  <b>Note</b> The interrupt is port-wide and therefore any enabled pin
 179:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  interrupt may trigger it.
 180:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 181:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \param position
 182:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  The pin position as listed in the Pins component. You may OR these to be 
 183:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  able to configure the interrupt mode of multiple pins within a Pins 
 184:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  component. Or you may use SwSPI_Master_1_SPIInPort_INTR_ALL to configure the
 185:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  interrupt mode of all the pins in the Pins component.       
 186:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  - SwSPI_Master_1_SPIInPort_0_INTR       (First pin in the list)
 187:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  - SwSPI_Master_1_SPIInPort_1_INTR       (Second pin in the list)
 188:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  - ...
 189:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  - SwSPI_Master_1_SPIInPort_INTR_ALL     (All pins in Pins component)
 190:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 191:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \param mode
 192:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  Interrupt mode for the selected pins. Valid options are documented in
 193:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  \ref intrMode.
 194:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 195:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \return 
 196:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  None
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 8


 197:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  
 198:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \sideeffect
 199:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  It is recommended that the interrupt be disabled before calling this 
 200:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  function to avoid unintended interrupt requests. Note that the interrupt
 201:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  type is port wide, and therefore will trigger for any enabled pin on the 
 202:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  port.
 203:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 204:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \funcusage
 205:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  \snippet SwSPI_Master_1_SPIInPort_SUT.c usage_SwSPI_Master_1_SPIInPort_SetInterruptMode
 206:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *******************************************************************************/
 207:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** void SwSPI_Master_1_SPIInPort_SetInterruptMode(uint16 position, uint16 mode)
 208:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** {
 204              		.loc 1 208 0
 205              		.cfi_startproc
 206 0000 80B5     		push	{r7, lr}
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 7, -8
 209              		.cfi_offset 14, -4
 210 0002 84B0     		sub	sp, sp, #16
 211              		.cfi_def_cfa_offset 24
 212 0004 00AF     		add	r7, sp, #0
 213              		.cfi_def_cfa_register 7
 214 0006 021C     		mov	r2, r0
 215 0008 BB1D     		add	r3, r7, #6
 216 000a 1A80     		strh	r2, [r3]
 217 000c 3B1D     		add	r3, r7, #4
 218 000e 0A1C     		add	r2, r1, #0
 219 0010 1A80     		strh	r2, [r3]
 209:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     uint32 intrCfg;
 210:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     
 211:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     intrCfg =  SwSPI_Master_1_SPIInPort_INTCFG & (uint32)(~(uint32)position);
 220              		.loc 1 211 0
 221 0012 0A4B     		ldr	r3, .L16
 222 0014 1B68     		ldr	r3, [r3]
 223 0016 BA1D     		add	r2, r7, #6
 224 0018 1288     		ldrh	r2, [r2]
 225 001a D243     		mvn	r2, r2
 226 001c 1340     		and	r3, r2
 227 001e FB60     		str	r3, [r7, #12]
 212:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     SwSPI_Master_1_SPIInPort_INTCFG = intrCfg | ((uint32)position & (uint32)mode);
 228              		.loc 1 212 0
 229 0020 064B     		ldr	r3, .L16
 230 0022 BA1D     		add	r2, r7, #6
 231 0024 391D     		add	r1, r7, #4
 232 0026 1288     		ldrh	r2, [r2]
 233 0028 0988     		ldrh	r1, [r1]
 234 002a 0A40     		and	r2, r1
 235 002c 92B2     		uxth	r2, r2
 236 002e 111C     		mov	r1, r2
 237 0030 FA68     		ldr	r2, [r7, #12]
 238 0032 0A43     		orr	r2, r1
 239 0034 1A60     		str	r2, [r3]
 213:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** }
 240              		.loc 1 213 0
 241 0036 BD46     		mov	sp, r7
 242 0038 04B0     		add	sp, sp, #16
 243              		@ sp needed
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 9


 244 003a 80BD     		pop	{r7, pc}
 245              	.L17:
 246              		.align	2
 247              	.L16:
 248 003c 0C020440 		.word	1074004492
 249              		.cfi_endproc
 250              	.LFE4:
 251              		.size	SwSPI_Master_1_SPIInPort_SetInterruptMode, .-SwSPI_Master_1_SPIInPort_SetInterruptMode
 252              		.section	.text.SwSPI_Master_1_SPIInPort_ClearInterrupt,"ax",%progbits
 253              		.align	2
 254              		.global	SwSPI_Master_1_SPIInPort_ClearInterrupt
 255              		.code	16
 256              		.thumb_func
 257              		.type	SwSPI_Master_1_SPIInPort_ClearInterrupt, %function
 258              	SwSPI_Master_1_SPIInPort_ClearInterrupt:
 259              	.LFB5:
 214:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 215:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 
 216:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** /*******************************************************************************
 217:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * Function Name: SwSPI_Master_1_SPIInPort_ClearInterrupt
 218:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** ****************************************************************************//**
 219:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 220:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \brief Clears any active interrupts attached with the component and returns 
 221:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  the value of the interrupt status register allowing determination of which
 222:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  pins generated an interrupt event.
 223:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 224:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \return 
 225:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  The right-shifted current value of the interrupt status register. Each pin 
 226:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  has one bit set if it generated an interrupt event. For example, bit 0 is 
 227:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  for pin 0 and bit 1 is for pin 1 of the Pins component.
 228:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  
 229:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \sideeffect
 230:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  Clears all bits of the physical port's interrupt status register, not just
 231:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  those associated with the Pins component.
 232:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *
 233:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** * \funcusage
 234:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *  \snippet SwSPI_Master_1_SPIInPort_SUT.c usage_SwSPI_Master_1_SPIInPort_ClearInterrupt
 235:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** *******************************************************************************/
 236:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** uint8 SwSPI_Master_1_SPIInPort_ClearInterrupt(void)
 237:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** {
 260              		.loc 1 237 0
 261              		.cfi_startproc
 262 0000 80B5     		push	{r7, lr}
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 7, -8
 265              		.cfi_offset 14, -4
 266 0002 82B0     		sub	sp, sp, #8
 267              		.cfi_def_cfa_offset 16
 268 0004 00AF     		add	r7, sp, #0
 269              		.cfi_def_cfa_register 7
 238:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 	uint8 maskedStatus = (uint8)(SwSPI_Master_1_SPIInPort_INTSTAT & SwSPI_Master_1_SPIInPort_MASK);
 270              		.loc 1 238 0
 271 0006 094B     		ldr	r3, .L20
 272 0008 1B68     		ldr	r3, [r3]
 273 000a DAB2     		uxtb	r2, r3
 274 000c FB1D     		add	r3, r7, #7
 275 000e 0821     		mov	r1, #8
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 10


 276 0010 0A40     		and	r2, r1
 277 0012 1A70     		strb	r2, [r3]
 239:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** 	SwSPI_Master_1_SPIInPort_INTSTAT = maskedStatus;
 278              		.loc 1 239 0
 279 0014 054B     		ldr	r3, .L20
 280 0016 FA1D     		add	r2, r7, #7
 281 0018 1278     		ldrb	r2, [r2]
 282 001a 1A60     		str	r2, [r3]
 240:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c ****     return maskedStatus >> SwSPI_Master_1_SPIInPort_SHIFT;
 283              		.loc 1 240 0
 284 001c FB1D     		add	r3, r7, #7
 285 001e 1B78     		ldrb	r3, [r3]
 286 0020 DB08     		lsr	r3, r3, #3
 287 0022 DBB2     		uxtb	r3, r3
 241:.\Generated_Source\PSoC4/SwSPI_Master_1_SPIInPort.c **** }
 288              		.loc 1 241 0
 289 0024 181C     		mov	r0, r3
 290 0026 BD46     		mov	sp, r7
 291 0028 02B0     		add	sp, sp, #8
 292              		@ sp needed
 293 002a 80BD     		pop	{r7, pc}
 294              	.L21:
 295              		.align	2
 296              	.L20:
 297 002c 10020440 		.word	1074004496
 298              		.cfi_endproc
 299              	.LFE5:
 300              		.size	SwSPI_Master_1_SPIInPort_ClearInterrupt, .-SwSPI_Master_1_SPIInPort_ClearInterrupt
 301              		.text
 302              	.Letext0:
 303              		.file 2 ".\\Generated_Source\\PSoC4\\cytypes.h"
 304              		.section	.debug_info,"",%progbits
 305              	.Ldebug_info0:
 306 0000 93010000 		.4byte	0x193
 307 0004 0400     		.2byte	0x4
 308 0006 00000000 		.4byte	.Ldebug_abbrev0
 309 000a 04       		.byte	0x4
 310 000b 01       		.uleb128 0x1
 311 000c EE000000 		.4byte	.LASF28
 312 0010 01       		.byte	0x1
 313 0011 EC010000 		.4byte	.LASF29
 314 0015 7B020000 		.4byte	.LASF30
 315 0019 00000000 		.4byte	.Ldebug_ranges0+0
 316 001d 00000000 		.4byte	0
 317 0021 00000000 		.4byte	.Ldebug_line0
 318 0025 02       		.uleb128 0x2
 319 0026 01       		.byte	0x1
 320 0027 06       		.byte	0x6
 321 0028 6F020000 		.4byte	.LASF0
 322 002c 02       		.uleb128 0x2
 323 002d 01       		.byte	0x1
 324 002e 08       		.byte	0x8
 325 002f 89000000 		.4byte	.LASF1
 326 0033 02       		.uleb128 0x2
 327 0034 02       		.byte	0x2
 328 0035 05       		.byte	0x5
 329 0036 38020000 		.4byte	.LASF2
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 11


 330 003a 02       		.uleb128 0x2
 331 003b 02       		.byte	0x2
 332 003c 07       		.byte	0x7
 333 003d AF000000 		.4byte	.LASF3
 334 0041 02       		.uleb128 0x2
 335 0042 04       		.byte	0x4
 336 0043 05       		.byte	0x5
 337 0044 66020000 		.4byte	.LASF4
 338 0048 02       		.uleb128 0x2
 339 0049 04       		.byte	0x4
 340 004a 07       		.byte	0x7
 341 004b 9D000000 		.4byte	.LASF5
 342 004f 02       		.uleb128 0x2
 343 0050 08       		.byte	0x8
 344 0051 05       		.byte	0x5
 345 0052 00000000 		.4byte	.LASF6
 346 0056 02       		.uleb128 0x2
 347 0057 08       		.byte	0x8
 348 0058 07       		.byte	0x7
 349 0059 A8010000 		.4byte	.LASF7
 350 005d 03       		.uleb128 0x3
 351 005e 04       		.byte	0x4
 352 005f 05       		.byte	0x5
 353 0060 696E7400 		.ascii	"int\000"
 354 0064 02       		.uleb128 0x2
 355 0065 04       		.byte	0x4
 356 0066 07       		.byte	0x7
 357 0067 9B010000 		.4byte	.LASF8
 358 006b 04       		.uleb128 0x4
 359 006c 42020000 		.4byte	.LASF9
 360 0070 02       		.byte	0x2
 361 0071 C2       		.byte	0xc2
 362 0072 2C000000 		.4byte	0x2c
 363 0076 04       		.uleb128 0x4
 364 0077 7C010000 		.4byte	.LASF10
 365 007b 02       		.byte	0x2
 366 007c C3       		.byte	0xc3
 367 007d 3A000000 		.4byte	0x3a
 368 0081 04       		.uleb128 0x4
 369 0082 8C010000 		.4byte	.LASF11
 370 0086 02       		.byte	0x2
 371 0087 C4       		.byte	0xc4
 372 0088 48000000 		.4byte	0x48
 373 008c 02       		.uleb128 0x2
 374 008d 04       		.byte	0x4
 375 008e 04       		.byte	0x4
 376 008f 83000000 		.4byte	.LASF12
 377 0093 02       		.uleb128 0x2
 378 0094 08       		.byte	0x8
 379 0095 04       		.byte	0x4
 380 0096 E7000000 		.4byte	.LASF13
 381 009a 02       		.uleb128 0x2
 382 009b 01       		.byte	0x1
 383 009c 08       		.byte	0x8
 384 009d 2D020000 		.4byte	.LASF14
 385 00a1 05       		.uleb128 0x5
 386 00a2 0E000000 		.4byte	.LASF15
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 12


 387 00a6 02       		.byte	0x2
 388 00a7 6E01     		.2byte	0x16e
 389 00a9 AD000000 		.4byte	0xad
 390 00ad 06       		.uleb128 0x6
 391 00ae 81000000 		.4byte	0x81
 392 00b2 07       		.uleb128 0x7
 393 00b3 14000000 		.4byte	.LASF16
 394 00b7 01       		.byte	0x1
 395 00b8 48       		.byte	0x48
 396 00b9 00000000 		.4byte	.LFB0
 397 00bd 30000000 		.4byte	.LFE0-.LFB0
 398 00c1 01       		.uleb128 0x1
 399 00c2 9C       		.byte	0x9c
 400 00c3 D6000000 		.4byte	0xd6
 401 00c7 08       		.uleb128 0x8
 402 00c8 BF010000 		.4byte	.LASF18
 403 00cc 01       		.byte	0x1
 404 00cd 48       		.byte	0x48
 405 00ce 6B000000 		.4byte	0x6b
 406 00d2 02       		.uleb128 0x2
 407 00d3 91       		.byte	0x91
 408 00d4 77       		.sleb128 -9
 409 00d5 00       		.byte	0
 410 00d6 07       		.uleb128 0x7
 411 00d7 3A000000 		.4byte	.LASF17
 412 00db 01       		.byte	0x1
 413 00dc 6F       		.byte	0x6f
 414 00dd 00000000 		.4byte	.LFB1
 415 00e1 4C000000 		.4byte	.LFE1-.LFB1
 416 00e5 01       		.uleb128 0x1
 417 00e6 9C       		.byte	0x9c
 418 00e7 08010000 		.4byte	0x108
 419 00eb 08       		.uleb128 0x8
 420 00ec 32020000 		.4byte	.LASF19
 421 00f0 01       		.byte	0x1
 422 00f1 6F       		.byte	0x6f
 423 00f2 6B000000 		.4byte	0x6b
 424 00f6 02       		.uleb128 0x2
 425 00f7 91       		.byte	0x91
 426 00f8 6F       		.sleb128 -17
 427 00f9 09       		.uleb128 0x9
 428 00fa 97000000 		.4byte	.LASF24
 429 00fe 01       		.byte	0x1
 430 00ff 71       		.byte	0x71
 431 0100 6B000000 		.4byte	0x6b
 432 0104 02       		.uleb128 0x2
 433 0105 91       		.byte	0x91
 434 0106 77       		.sleb128 -9
 435 0107 00       		.byte	0
 436 0108 0A       		.uleb128 0xa
 437 0109 48020000 		.4byte	.LASF20
 438 010d 01       		.byte	0x1
 439 010e 88       		.byte	0x88
 440 010f 6B000000 		.4byte	0x6b
 441 0113 00000000 		.4byte	.LFB2
 442 0117 1C000000 		.4byte	.LFE2-.LFB2
 443 011b 01       		.uleb128 0x1
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 13


 444 011c 9C       		.byte	0x9c
 445 011d 0A       		.uleb128 0xa
 446 011e C2000000 		.4byte	.LASF21
 447 0122 01       		.byte	0x1
 448 0123 A4       		.byte	0xa4
 449 0124 6B000000 		.4byte	0x6b
 450 0128 00000000 		.4byte	.LFB3
 451 012c 1C000000 		.4byte	.LFE3-.LFB3
 452 0130 01       		.uleb128 0x1
 453 0131 9C       		.byte	0x9c
 454 0132 07       		.uleb128 0x7
 455 0133 59000000 		.4byte	.LASF22
 456 0137 01       		.byte	0x1
 457 0138 CF       		.byte	0xcf
 458 0139 00000000 		.4byte	.LFB4
 459 013d 40000000 		.4byte	.LFE4-.LFB4
 460 0141 01       		.uleb128 0x1
 461 0142 9C       		.byte	0x9c
 462 0143 72010000 		.4byte	0x172
 463 0147 08       		.uleb128 0x8
 464 0148 83010000 		.4byte	.LASF23
 465 014c 01       		.byte	0x1
 466 014d CF       		.byte	0xcf
 467 014e 76000000 		.4byte	0x76
 468 0152 02       		.uleb128 0x2
 469 0153 91       		.byte	0x91
 470 0154 6E       		.sleb128 -18
 471 0155 08       		.uleb128 0x8
 472 0156 BF010000 		.4byte	.LASF18
 473 015a 01       		.byte	0x1
 474 015b CF       		.byte	0xcf
 475 015c 76000000 		.4byte	0x76
 476 0160 02       		.uleb128 0x2
 477 0161 91       		.byte	0x91
 478 0162 6C       		.sleb128 -20
 479 0163 09       		.uleb128 0x9
 480 0164 93010000 		.4byte	.LASF25
 481 0168 01       		.byte	0x1
 482 0169 D1       		.byte	0xd1
 483 016a 81000000 		.4byte	0x81
 484 016e 02       		.uleb128 0x2
 485 016f 91       		.byte	0x91
 486 0170 74       		.sleb128 -12
 487 0171 00       		.byte	0
 488 0172 0B       		.uleb128 0xb
 489 0173 C4010000 		.4byte	.LASF26
 490 0177 01       		.byte	0x1
 491 0178 EC       		.byte	0xec
 492 0179 6B000000 		.4byte	0x6b
 493 017d 00000000 		.4byte	.LFB5
 494 0181 30000000 		.4byte	.LFE5-.LFB5
 495 0185 01       		.uleb128 0x1
 496 0186 9C       		.byte	0x9c
 497 0187 09       		.uleb128 0x9
 498 0188 20020000 		.4byte	.LASF27
 499 018c 01       		.byte	0x1
 500 018d EE       		.byte	0xee
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 14


 501 018e 6B000000 		.4byte	0x6b
 502 0192 02       		.uleb128 0x2
 503 0193 91       		.byte	0x91
 504 0194 77       		.sleb128 -9
 505 0195 00       		.byte	0
 506 0196 00       		.byte	0
 507              		.section	.debug_abbrev,"",%progbits
 508              	.Ldebug_abbrev0:
 509 0000 01       		.uleb128 0x1
 510 0001 11       		.uleb128 0x11
 511 0002 01       		.byte	0x1
 512 0003 25       		.uleb128 0x25
 513 0004 0E       		.uleb128 0xe
 514 0005 13       		.uleb128 0x13
 515 0006 0B       		.uleb128 0xb
 516 0007 03       		.uleb128 0x3
 517 0008 0E       		.uleb128 0xe
 518 0009 1B       		.uleb128 0x1b
 519 000a 0E       		.uleb128 0xe
 520 000b 55       		.uleb128 0x55
 521 000c 17       		.uleb128 0x17
 522 000d 11       		.uleb128 0x11
 523 000e 01       		.uleb128 0x1
 524 000f 10       		.uleb128 0x10
 525 0010 17       		.uleb128 0x17
 526 0011 00       		.byte	0
 527 0012 00       		.byte	0
 528 0013 02       		.uleb128 0x2
 529 0014 24       		.uleb128 0x24
 530 0015 00       		.byte	0
 531 0016 0B       		.uleb128 0xb
 532 0017 0B       		.uleb128 0xb
 533 0018 3E       		.uleb128 0x3e
 534 0019 0B       		.uleb128 0xb
 535 001a 03       		.uleb128 0x3
 536 001b 0E       		.uleb128 0xe
 537 001c 00       		.byte	0
 538 001d 00       		.byte	0
 539 001e 03       		.uleb128 0x3
 540 001f 24       		.uleb128 0x24
 541 0020 00       		.byte	0
 542 0021 0B       		.uleb128 0xb
 543 0022 0B       		.uleb128 0xb
 544 0023 3E       		.uleb128 0x3e
 545 0024 0B       		.uleb128 0xb
 546 0025 03       		.uleb128 0x3
 547 0026 08       		.uleb128 0x8
 548 0027 00       		.byte	0
 549 0028 00       		.byte	0
 550 0029 04       		.uleb128 0x4
 551 002a 16       		.uleb128 0x16
 552 002b 00       		.byte	0
 553 002c 03       		.uleb128 0x3
 554 002d 0E       		.uleb128 0xe
 555 002e 3A       		.uleb128 0x3a
 556 002f 0B       		.uleb128 0xb
 557 0030 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 15


 558 0031 0B       		.uleb128 0xb
 559 0032 49       		.uleb128 0x49
 560 0033 13       		.uleb128 0x13
 561 0034 00       		.byte	0
 562 0035 00       		.byte	0
 563 0036 05       		.uleb128 0x5
 564 0037 16       		.uleb128 0x16
 565 0038 00       		.byte	0
 566 0039 03       		.uleb128 0x3
 567 003a 0E       		.uleb128 0xe
 568 003b 3A       		.uleb128 0x3a
 569 003c 0B       		.uleb128 0xb
 570 003d 3B       		.uleb128 0x3b
 571 003e 05       		.uleb128 0x5
 572 003f 49       		.uleb128 0x49
 573 0040 13       		.uleb128 0x13
 574 0041 00       		.byte	0
 575 0042 00       		.byte	0
 576 0043 06       		.uleb128 0x6
 577 0044 35       		.uleb128 0x35
 578 0045 00       		.byte	0
 579 0046 49       		.uleb128 0x49
 580 0047 13       		.uleb128 0x13
 581 0048 00       		.byte	0
 582 0049 00       		.byte	0
 583 004a 07       		.uleb128 0x7
 584 004b 2E       		.uleb128 0x2e
 585 004c 01       		.byte	0x1
 586 004d 3F       		.uleb128 0x3f
 587 004e 19       		.uleb128 0x19
 588 004f 03       		.uleb128 0x3
 589 0050 0E       		.uleb128 0xe
 590 0051 3A       		.uleb128 0x3a
 591 0052 0B       		.uleb128 0xb
 592 0053 3B       		.uleb128 0x3b
 593 0054 0B       		.uleb128 0xb
 594 0055 27       		.uleb128 0x27
 595 0056 19       		.uleb128 0x19
 596 0057 11       		.uleb128 0x11
 597 0058 01       		.uleb128 0x1
 598 0059 12       		.uleb128 0x12
 599 005a 06       		.uleb128 0x6
 600 005b 40       		.uleb128 0x40
 601 005c 18       		.uleb128 0x18
 602 005d 9742     		.uleb128 0x2117
 603 005f 19       		.uleb128 0x19
 604 0060 01       		.uleb128 0x1
 605 0061 13       		.uleb128 0x13
 606 0062 00       		.byte	0
 607 0063 00       		.byte	0
 608 0064 08       		.uleb128 0x8
 609 0065 05       		.uleb128 0x5
 610 0066 00       		.byte	0
 611 0067 03       		.uleb128 0x3
 612 0068 0E       		.uleb128 0xe
 613 0069 3A       		.uleb128 0x3a
 614 006a 0B       		.uleb128 0xb
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 16


 615 006b 3B       		.uleb128 0x3b
 616 006c 0B       		.uleb128 0xb
 617 006d 49       		.uleb128 0x49
 618 006e 13       		.uleb128 0x13
 619 006f 02       		.uleb128 0x2
 620 0070 18       		.uleb128 0x18
 621 0071 00       		.byte	0
 622 0072 00       		.byte	0
 623 0073 09       		.uleb128 0x9
 624 0074 34       		.uleb128 0x34
 625 0075 00       		.byte	0
 626 0076 03       		.uleb128 0x3
 627 0077 0E       		.uleb128 0xe
 628 0078 3A       		.uleb128 0x3a
 629 0079 0B       		.uleb128 0xb
 630 007a 3B       		.uleb128 0x3b
 631 007b 0B       		.uleb128 0xb
 632 007c 49       		.uleb128 0x49
 633 007d 13       		.uleb128 0x13
 634 007e 02       		.uleb128 0x2
 635 007f 18       		.uleb128 0x18
 636 0080 00       		.byte	0
 637 0081 00       		.byte	0
 638 0082 0A       		.uleb128 0xa
 639 0083 2E       		.uleb128 0x2e
 640 0084 00       		.byte	0
 641 0085 3F       		.uleb128 0x3f
 642 0086 19       		.uleb128 0x19
 643 0087 03       		.uleb128 0x3
 644 0088 0E       		.uleb128 0xe
 645 0089 3A       		.uleb128 0x3a
 646 008a 0B       		.uleb128 0xb
 647 008b 3B       		.uleb128 0x3b
 648 008c 0B       		.uleb128 0xb
 649 008d 27       		.uleb128 0x27
 650 008e 19       		.uleb128 0x19
 651 008f 49       		.uleb128 0x49
 652 0090 13       		.uleb128 0x13
 653 0091 11       		.uleb128 0x11
 654 0092 01       		.uleb128 0x1
 655 0093 12       		.uleb128 0x12
 656 0094 06       		.uleb128 0x6
 657 0095 40       		.uleb128 0x40
 658 0096 18       		.uleb128 0x18
 659 0097 9742     		.uleb128 0x2117
 660 0099 19       		.uleb128 0x19
 661 009a 00       		.byte	0
 662 009b 00       		.byte	0
 663 009c 0B       		.uleb128 0xb
 664 009d 2E       		.uleb128 0x2e
 665 009e 01       		.byte	0x1
 666 009f 3F       		.uleb128 0x3f
 667 00a0 19       		.uleb128 0x19
 668 00a1 03       		.uleb128 0x3
 669 00a2 0E       		.uleb128 0xe
 670 00a3 3A       		.uleb128 0x3a
 671 00a4 0B       		.uleb128 0xb
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 17


 672 00a5 3B       		.uleb128 0x3b
 673 00a6 0B       		.uleb128 0xb
 674 00a7 27       		.uleb128 0x27
 675 00a8 19       		.uleb128 0x19
 676 00a9 49       		.uleb128 0x49
 677 00aa 13       		.uleb128 0x13
 678 00ab 11       		.uleb128 0x11
 679 00ac 01       		.uleb128 0x1
 680 00ad 12       		.uleb128 0x12
 681 00ae 06       		.uleb128 0x6
 682 00af 40       		.uleb128 0x40
 683 00b0 18       		.uleb128 0x18
 684 00b1 9742     		.uleb128 0x2117
 685 00b3 19       		.uleb128 0x19
 686 00b4 00       		.byte	0
 687 00b5 00       		.byte	0
 688 00b6 00       		.byte	0
 689              		.section	.debug_aranges,"",%progbits
 690 0000 44000000 		.4byte	0x44
 691 0004 0200     		.2byte	0x2
 692 0006 00000000 		.4byte	.Ldebug_info0
 693 000a 04       		.byte	0x4
 694 000b 00       		.byte	0
 695 000c 0000     		.2byte	0
 696 000e 0000     		.2byte	0
 697 0010 00000000 		.4byte	.LFB0
 698 0014 30000000 		.4byte	.LFE0-.LFB0
 699 0018 00000000 		.4byte	.LFB1
 700 001c 4C000000 		.4byte	.LFE1-.LFB1
 701 0020 00000000 		.4byte	.LFB2
 702 0024 1C000000 		.4byte	.LFE2-.LFB2
 703 0028 00000000 		.4byte	.LFB3
 704 002c 1C000000 		.4byte	.LFE3-.LFB3
 705 0030 00000000 		.4byte	.LFB4
 706 0034 40000000 		.4byte	.LFE4-.LFB4
 707 0038 00000000 		.4byte	.LFB5
 708 003c 30000000 		.4byte	.LFE5-.LFB5
 709 0040 00000000 		.4byte	0
 710 0044 00000000 		.4byte	0
 711              		.section	.debug_ranges,"",%progbits
 712              	.Ldebug_ranges0:
 713 0000 00000000 		.4byte	.LFB0
 714 0004 30000000 		.4byte	.LFE0
 715 0008 00000000 		.4byte	.LFB1
 716 000c 4C000000 		.4byte	.LFE1
 717 0010 00000000 		.4byte	.LFB2
 718 0014 1C000000 		.4byte	.LFE2
 719 0018 00000000 		.4byte	.LFB3
 720 001c 1C000000 		.4byte	.LFE3
 721 0020 00000000 		.4byte	.LFB4
 722 0024 40000000 		.4byte	.LFE4
 723 0028 00000000 		.4byte	.LFB5
 724 002c 30000000 		.4byte	.LFE5
 725 0030 00000000 		.4byte	0
 726 0034 00000000 		.4byte	0
 727              		.section	.debug_line,"",%progbits
 728              	.Ldebug_line0:
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 18


 729 0000 CE000000 		.section	.debug_str,"MS",%progbits,1
 729      02005700 
 729      00000201 
 729      FB0E0D00 
 729      01010101 
 730              	.LASF6:
 731 0000 6C6F6E67 		.ascii	"long long int\000"
 731      206C6F6E 
 731      6720696E 
 731      7400
 732              	.LASF15:
 733 000e 72656733 		.ascii	"reg32\000"
 733      3200
 734              	.LASF16:
 735 0014 53775350 		.ascii	"SwSPI_Master_1_SPIInPort_SetDriveMode\000"
 735      495F4D61 
 735      73746572 
 735      5F315F53 
 735      5049496E 
 736              	.LASF17:
 737 003a 53775350 		.ascii	"SwSPI_Master_1_SPIInPort_Write\000"
 737      495F4D61 
 737      73746572 
 737      5F315F53 
 737      5049496E 
 738              	.LASF22:
 739 0059 53775350 		.ascii	"SwSPI_Master_1_SPIInPort_SetInterruptMode\000"
 739      495F4D61 
 739      73746572 
 739      5F315F53 
 739      5049496E 
 740              	.LASF12:
 741 0083 666C6F61 		.ascii	"float\000"
 741      7400
 742              	.LASF1:
 743 0089 756E7369 		.ascii	"unsigned char\000"
 743      676E6564 
 743      20636861 
 743      7200
 744              	.LASF24:
 745 0097 64725661 		.ascii	"drVal\000"
 745      6C00
 746              	.LASF5:
 747 009d 6C6F6E67 		.ascii	"long unsigned int\000"
 747      20756E73 
 747      69676E65 
 747      6420696E 
 747      7400
 748              	.LASF3:
 749 00af 73686F72 		.ascii	"short unsigned int\000"
 749      7420756E 
 749      7369676E 
 749      65642069 
 749      6E7400
 750              	.LASF21:
 751 00c2 53775350 		.ascii	"SwSPI_Master_1_SPIInPort_ReadDataReg\000"
 751      495F4D61 
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 19


 751      73746572 
 751      5F315F53 
 751      5049496E 
 752              	.LASF13:
 753 00e7 646F7562 		.ascii	"double\000"
 753      6C6500
 754              	.LASF28:
 755 00ee 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 755      4320342E 
 755      392E3320 
 755      32303135 
 755      30333033 
 756 0121 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 756      20726576 
 756      6973696F 
 756      6E203232 
 756      31323230 
 757 0154 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 757      66756E63 
 757      74696F6E 
 757      2D736563 
 757      74696F6E 
 758              	.LASF10:
 759 017c 75696E74 		.ascii	"uint16\000"
 759      313600
 760              	.LASF23:
 761 0183 706F7369 		.ascii	"position\000"
 761      74696F6E 
 761      00
 762              	.LASF11:
 763 018c 75696E74 		.ascii	"uint32\000"
 763      333200
 764              	.LASF25:
 765 0193 696E7472 		.ascii	"intrCfg\000"
 765      43666700 
 766              	.LASF8:
 767 019b 756E7369 		.ascii	"unsigned int\000"
 767      676E6564 
 767      20696E74 
 767      00
 768              	.LASF7:
 769 01a8 6C6F6E67 		.ascii	"long long unsigned int\000"
 769      206C6F6E 
 769      6720756E 
 769      7369676E 
 769      65642069 
 770              	.LASF18:
 771 01bf 6D6F6465 		.ascii	"mode\000"
 771      00
 772              	.LASF26:
 773 01c4 53775350 		.ascii	"SwSPI_Master_1_SPIInPort_ClearInterrupt\000"
 773      495F4D61 
 773      73746572 
 773      5F315F53 
 773      5049496E 
 774              	.LASF29:
 775 01ec 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SwSPI_Master_1_SPIInPor"
ARM GAS  C:\Users\Petro\AppData\Local\Temp\ccSdICbW.s 			page 20


 775      6E657261 
 775      7465645F 
 775      536F7572 
 775      63655C50 
 776 021c 742E6300 		.ascii	"t.c\000"
 777              	.LASF27:
 778 0220 6D61736B 		.ascii	"maskedStatus\000"
 778      65645374 
 778      61747573 
 778      00
 779              	.LASF14:
 780 022d 63686172 		.ascii	"char\000"
 780      00
 781              	.LASF19:
 782 0232 76616C75 		.ascii	"value\000"
 782      6500
 783              	.LASF2:
 784 0238 73686F72 		.ascii	"short int\000"
 784      7420696E 
 784      7400
 785              	.LASF9:
 786 0242 75696E74 		.ascii	"uint8\000"
 786      3800
 787              	.LASF20:
 788 0248 53775350 		.ascii	"SwSPI_Master_1_SPIInPort_Read\000"
 788      495F4D61 
 788      73746572 
 788      5F315F53 
 788      5049496E 
 789              	.LASF4:
 790 0266 6C6F6E67 		.ascii	"long int\000"
 790      20696E74 
 790      00
 791              	.LASF0:
 792 026f 7369676E 		.ascii	"signed char\000"
 792      65642063 
 792      68617200 
 793              	.LASF30:
 794 027b 443A5C43 		.ascii	"D:\\Cypress\\system-start-finish\\vesion 2\\fw\\fin"
 794      79707265 
 794      73735C73 
 794      79737465 
 794      6D2D7374 
 795 02a9 6973685C 		.ascii	"ish\\sandbox\\v2\\Fat\\Design01.cydsn\000"
 795      73616E64 
 795      626F785C 
 795      76325C46 
 795      61745C44 
 796              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
