// Seed: 4257246449
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_9;
  wire id_10;
  module_2(
      id_5, id_5
  );
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply0 id_2,
    output wand id_3
);
  initial begin
    id_0 <= 1;
  end
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_1, id_1, id_1, id_1, id_2, id_1
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd24,
    parameter id_4 = 32'd95
) (
    input wire id_0,
    input wire id_1
);
  defparam id_3.id_4 = id_3;
endmodule
