Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top_tb_isim_beh.exe -prj /home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top_tb_beh.prj work.top_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/binary_cnt.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/unit_converter.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/trigger_gen.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/hex_to_7seg.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/distance.vhd" into library work
WARNING:HDLCompiler:946 - "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/distance.vhd" Line 53: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/clock_enable.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/hcsr04.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/driver_7seg.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98488 KB
Fuse CPU Usage: 2730 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity clock_enable [clock_enable_default]
Compiling architecture behavioral of entity driver_7seg [driver_7seg_default]
Compiling architecture behavioral of entity binary_cnt [\binary_cnt(24)\]
Compiling architecture behavioral of entity trigger_gen [trigger_gen_default]
Compiling architecture behavioral of entity binary_cnt [\binary_cnt(22)\]
Compiling architecture behavioral of entity distance [distance_default]
Compiling architecture behavioral of entity unit_converter [unit_converter_default]
Compiling architecture behavioral of entity hcsr04 [hcsr04_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Compiled 26 VHDL Units
Built simulation executable /home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top_tb_isim_beh.exe
Fuse Memory Usage: 117480 KB
Fuse CPU Usage: 3320 ms
GCC CPU Usage: 1180 ms
