<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exp03.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEM_WB_Latches_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clk_generate.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mips_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mips_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mips_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mips_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mips_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mips_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mips_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mips_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mips_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mips_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mips_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mips_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mips_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mips_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mips_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mips_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mips_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mips_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mips_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mips_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_STALL_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_STALL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_STALL_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_cpu_core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_cpu_core_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_cpu_core_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mips_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_mips_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_scpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_scpu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sec_mips_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sec_mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_sec_mips_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573474507" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573474507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573478204" xil_pn:in_ck="-816486600421394463" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573478204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHECK_BRANCH.v"/>
      <outfile xil_pn:name="CPU_CTRL.v"/>
      <outfile xil_pn:name="EXE_MEM_Latches.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="ID_EXE_Latches.v"/>
      <outfile xil_pn:name="IF_ID_Latches.v"/>
      <outfile xil_pn:name="MEM_WB_Latches.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SCPU.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="btn_scan.v"/>
      <outfile xil_pn:name="clk_diff.v"/>
      <outfile xil_pn:name="data_ram.v"/>
      <outfile xil_pn:name="define.vh"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="function.vh"/>
      <outfile xil_pn:name="inst_rom.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_top.v"/>
      <outfile xil_pn:name="my_clk_gen.v"/>
      <outfile xil_pn:name="parallel2serial.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test_STALL.v"/>
      <outfile xil_pn:name="test_mips.v"/>
      <outfile xil_pn:name="test_scpu.v"/>
      <outfile xil_pn:name="test_sec_mips.v"/>
      <outfile xil_pn:name="v/MUX8T1_32.v"/>
      <outfile xil_pn:name="v/calcover.v"/>
      <outfile xil_pn:name="v/datapath/SignalExt_32.v"/>
      <outfile xil_pn:name="v/datapath/addc_32.v"/>
      <outfile xil_pn:name="v/datapath/and32.v"/>
      <outfile xil_pn:name="v/datapath/nor32.v"/>
      <outfile xil_pn:name="v/datapath/or32.v"/>
      <outfile xil_pn:name="v/datapath/or_bit_32 .v"/>
      <outfile xil_pn:name="v/datapath/srl32.v"/>
      <outfile xil_pn:name="v/datapath/xor32.v"/>
      <outfile xil_pn:name="v/sll.v"/>
      <outfile xil_pn:name="v/slt32.v"/>
      <outfile xil_pn:name="vga.v"/>
      <outfile xil_pn:name="vga_debug.v"/>
    </transform>
    <transform xil_pn:end_ts="1573474646" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1620139202316697591" xil_pn:start_ts="1573474645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573474647" xil_pn:in_ck="-7626543642239686967" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="193685284042846333" xil_pn:start_ts="1573474646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vf"/>
    </transform>
    <transform xil_pn:end_ts="1573474510" xil_pn:in_ck="-2791861500635340430" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-653237073829681235" xil_pn:start_ts="1573474509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DATA_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DATA_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/INST_ROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/INST_ROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1573478204" xil_pn:in_ck="4525372959697767287" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573478204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHECK_BRANCH.v"/>
      <outfile xil_pn:name="CPU_CTRL.v"/>
      <outfile xil_pn:name="EXE_MEM_Latches.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="ID_EXE_Latches.v"/>
      <outfile xil_pn:name="IF_ID_Latches.v"/>
      <outfile xil_pn:name="MEM_WB_Latches.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SCPU.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="alu.vf"/>
      <outfile xil_pn:name="btn_scan.v"/>
      <outfile xil_pn:name="clk_diff.v"/>
      <outfile xil_pn:name="data_ram.v"/>
      <outfile xil_pn:name="define.vh"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="function.vh"/>
      <outfile xil_pn:name="inst_rom.v"/>
      <outfile xil_pn:name="ipcore_dir/DATA_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/INST_ROM.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_top.v"/>
      <outfile xil_pn:name="my_clk_gen.v"/>
      <outfile xil_pn:name="parallel2serial.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test_STALL.v"/>
      <outfile xil_pn:name="test_mips.v"/>
      <outfile xil_pn:name="test_scpu.v"/>
      <outfile xil_pn:name="test_sec_mips.v"/>
      <outfile xil_pn:name="v/MUX8T1_32.v"/>
      <outfile xil_pn:name="v/calcover.v"/>
      <outfile xil_pn:name="v/datapath/SignalExt_32.v"/>
      <outfile xil_pn:name="v/datapath/addc_32.v"/>
      <outfile xil_pn:name="v/datapath/and32.v"/>
      <outfile xil_pn:name="v/datapath/nor32.v"/>
      <outfile xil_pn:name="v/datapath/or32.v"/>
      <outfile xil_pn:name="v/datapath/or_bit_32 .v"/>
      <outfile xil_pn:name="v/datapath/srl32.v"/>
      <outfile xil_pn:name="v/datapath/xor32.v"/>
      <outfile xil_pn:name="v/sll.v"/>
      <outfile xil_pn:name="v/slt32.v"/>
      <outfile xil_pn:name="vga.v"/>
      <outfile xil_pn:name="vga_debug.v"/>
    </transform>
    <transform xil_pn:end_ts="1573478208" xil_pn:in_ck="4525372959697767287" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3259008078237730164" xil_pn:start_ts="1573478204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_sec_mips_beh.prj"/>
      <outfile xil_pn:name="test_sec_mips_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573478208" xil_pn:in_ck="4848991466019018643" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4872135658530160337" xil_pn:start_ts="1573478208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1572248813" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572248813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572248815" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1572248813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vf"/>
    </transform>
    <transform xil_pn:end_ts="1572248816" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1572248815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DATA_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DATA_RAM.v"/>
      <outfile xil_pn:name="ipcore_dir/INST_ROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/INST_ROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1572248816" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572248816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572248816" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1572248816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572248816" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1572248816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572248816" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1572248816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576473289" xil_pn:in_ck="-3155044529979105820" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8132461961450549067" xil_pn:start_ts="1576473255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips_top.lso"/>
      <outfile xil_pn:name="mips_top.ngc"/>
      <outfile xil_pn:name="mips_top.ngr"/>
      <outfile xil_pn:name="mips_top.prj"/>
      <outfile xil_pn:name="mips_top.stx"/>
      <outfile xil_pn:name="mips_top.syr"/>
      <outfile xil_pn:name="mips_top.xst"/>
      <outfile xil_pn:name="mips_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1572239578" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1572239578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576473301" xil_pn:in_ck="3000569879004895776" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1882505929587237033" xil_pn:start_ts="1576473289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mips_top.bld"/>
      <outfile xil_pn:name="mips_top.ngd"/>
      <outfile xil_pn:name="mips_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1576473386" xil_pn:in_ck="-6114558874450431895" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-5889088702065010073" xil_pn:start_ts="1576473301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mips_top.pcf"/>
      <outfile xil_pn:name="mips_top_map.map"/>
      <outfile xil_pn:name="mips_top_map.mrp"/>
      <outfile xil_pn:name="mips_top_map.ncd"/>
      <outfile xil_pn:name="mips_top_map.ngm"/>
      <outfile xil_pn:name="mips_top_map.xrpt"/>
      <outfile xil_pn:name="mips_top_summary.xml"/>
      <outfile xil_pn:name="mips_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1576473447" xil_pn:in_ck="-2523677863239935102" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="3510646383847945537" xil_pn:start_ts="1576473386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mips_top.ncd"/>
      <outfile xil_pn:name="mips_top.pad"/>
      <outfile xil_pn:name="mips_top.par"/>
      <outfile xil_pn:name="mips_top.ptwx"/>
      <outfile xil_pn:name="mips_top.unroutes"/>
      <outfile xil_pn:name="mips_top.xpi"/>
      <outfile xil_pn:name="mips_top_pad.csv"/>
      <outfile xil_pn:name="mips_top_pad.txt"/>
      <outfile xil_pn:name="mips_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1576473520" xil_pn:in_ck="5675269429734101902" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1576473447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mips_top.bgn"/>
      <outfile xil_pn:name="mips_top.bit"/>
      <outfile xil_pn:name="mips_top.drc"/>
      <outfile xil_pn:name="mips_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1576473520" xil_pn:in_ck="5675269429734089048" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1576473520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576473447" xil_pn:in_ck="-4915045963729827355" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1576473430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mips_top.twr"/>
      <outfile xil_pn:name="mips_top.twx"/>
    </transform>
  </transforms>

</generated_project>
