

================================================================
== Vitis HLS Report for 'decade_counter'
================================================================
* Date:           Mon Jun  3 00:37:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        slow_decade_counter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.498 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       29|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       57|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_79_p2     |         +|   0|  0|  12|           4|           1|
    |icmp_ln18_fu_73_p2    |      icmp|   0|  0|  12|           4|           4|
    |select_ln18_fu_85_p3  |    select|   0|  0|   4|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|           9|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_count_loc_1_phi_fu_58_p6  |  20|          4|    4|         16|
    |count                                |   9|          2|    4|          8|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  29|          6|    8|         24|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |count      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+----------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   |  Source Object |    C Type    |
+----------+-----+-----+--------------+----------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|  decade_counter|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|  decade_counter|  return value|
|reset     |   in|    1|       ap_none|           reset|       pointer|
|slowena   |   in|    1|       ap_none|         slowena|       pointer|
|out_r     |  out|    4|       ap_none|           out_r|       pointer|
+----------+-----+-----+--------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [decade_counter.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [decade_counter.cpp:3]   --->   Operation 3 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %slowena"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %slowena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reset_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %reset" [decade_counter.cpp:14]   --->   Operation 10 'read' 'reset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_load = load i4 %count" [decade_counter.cpp:18]   --->   Operation 11 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %reset_read, void %if.else, void %if.then" [decade_counter.cpp:14]   --->   Operation 12 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%slowena_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %slowena" [decade_counter.cpp:16]   --->   Operation 13 'read' 'slowena_read' <Predicate = (!reset_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.50ns)   --->   "%br_ln16 = br i1 %slowena_read, void %if.end8, void %if.then2" [decade_counter.cpp:16]   --->   Operation 14 'br' 'br_ln16' <Predicate = (!reset_read)> <Delay = 0.50>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i4 %count_load, i4 9" [decade_counter.cpp:18]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = (!reset_read & slowena_read)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%add_ln21 = add i4 %count_load, i4 1" [decade_counter.cpp:21]   --->   Operation 16 'add' 'add_ln21' <Predicate = (!reset_read & slowena_read & !icmp_ln18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.18ns)   --->   "%select_ln18 = select i1 %icmp_ln18, i4 0, i4 %add_ln21" [decade_counter.cpp:18]   --->   Operation 17 'select' 'select_ln18' <Predicate = (!reset_read & slowena_read)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln19 = store i4 %select_ln18, i4 %count" [decade_counter.cpp:19]   --->   Operation 18 'store' 'store_ln19' <Predicate = (!reset_read & slowena_read)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.50ns)   --->   "%br_ln23 = br void %if.end8" [decade_counter.cpp:23]   --->   Operation 19 'br' 'br_ln23' <Predicate = (!reset_read & slowena_read)> <Delay = 0.50>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln15 = store i4 0, i4 %count" [decade_counter.cpp:15]   --->   Operation 20 'store' 'store_ln15' <Predicate = (reset_read)> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.50ns)   --->   "%br_ln16 = br void %if.end8" [decade_counter.cpp:16]   --->   Operation 21 'br' 'br_ln16' <Predicate = (reset_read)> <Delay = 0.50>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count_loc_1 = phi i4 0, void %if.then, i4 %select_ln18, void %if.then2, i4 %count_load, void %if.else" [decade_counter.cpp:18]   --->   Operation 22 'phi' 'count_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %out_r, i4 %count_loc_1" [decade_counter.cpp:26]   --->   Operation 23 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [decade_counter.cpp:27]   --->   Operation 24 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ slowena]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3 (spectopmodule) [ 00]
specinterface_ln3 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
reset_read        (read         ) [ 01]
count_load        (load         ) [ 00]
br_ln14           (br           ) [ 00]
slowena_read      (read         ) [ 01]
br_ln16           (br           ) [ 00]
icmp_ln18         (icmp         ) [ 01]
add_ln21          (add          ) [ 00]
select_ln18       (select       ) [ 00]
store_ln19        (store        ) [ 00]
br_ln23           (br           ) [ 00]
store_ln15        (store        ) [ 00]
br_ln16           (br           ) [ 00]
count_loc_1       (phi          ) [ 00]
write_ln26        (write        ) [ 00]
ret_ln27          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slowena">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slowena"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="reset_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="slowena_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slowena_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln26_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/1 "/>
</bind>
</comp>

<comp id="55" class="1005" name="count_loc_1_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="57" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="count_loc_1_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="4" bw="4" slack="0"/>
<pin id="64" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_loc_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="count_load_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln18_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="4" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln21_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="select_ln18_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln19_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln15_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="26" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="58" pin="6"/><net_sink comp="48" pin=2"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="68" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="73" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="79" pin="2"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 }
	Port: count | {1 }
 - Input state : 
	Port: decade_counter : reset | {1 }
	Port: decade_counter : slowena | {1 }
	Port: decade_counter : count | {1 }
  - Chain level:
	State 1
		icmp_ln18 : 1
		add_ln21 : 1
		select_ln18 : 2
		store_ln19 : 3
		count_loc_1 : 3
		write_ln26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln18_fu_73     |    0    |    12   |
|----------|-------------------------|---------|---------|
|    add   |      add_ln21_fu_79     |    0    |    12   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln18_fu_85    |    0    |    4    |
|----------|-------------------------|---------|---------|
|   read   |  reset_read_read_fu_36  |    0    |    0    |
|          | slowena_read_read_fu_42 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln26_write_fu_48 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    28   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|count_loc_1_reg_55|    4   |
+------------------+--------+
|       Total      |    4   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   28   |
+-----------+--------+--------+
