==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [HLS 200-10] Analyzing design file 'correlator.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 366.844 ; gain = 13.375 ; free physical = 815 ; free virtual = 2575
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 366.844 ; gain = 13.375 ; free physical = 811 ; free virtual = 2576
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 367.328 ; gain = 13.859 ; free physical = 797 ; free virtual = 2565
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 495.277 ; gain = 141.809 ; free physical = 790 ; free virtual = 2559
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'correlator' (correlator.cpp:9).
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA0' (correlator.cpp:225) in function 'correlator' completely.
INFO: [XFORM 203-501] Unrolling loop 'correlateData0' (correlator.cpp:242) in function 'correlator' completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase14.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClass15.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resPhase15.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Phase15.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'phaseClassValid.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrSeq.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'correlator' (correlator.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 495.277 ; gain = 141.809 ; free physical = 759 ; free virtual = 2534
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 495.277 ; gain = 141.809 ; free physical = 755 ; free virtual = 2530
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'correlator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlator'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'correlator'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.61 seconds; current allocated memory: 87.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 87.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlator'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/i_data_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/i_data_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/start_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/phaseClass_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'correlator' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlator'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 88.641 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 495.277 ; gain = 141.809 ; free physical = 754 ; free virtual = 2531
INFO: [SYSC 207-301] Generating SystemC RTL for correlator.
INFO: [VHDL 208-304] Generating VHDL RTL for correlator.
INFO: [VLOG 209-307] Generating Verilog RTL for correlator.
INFO: [HLS 200-112] Total elapsed time: 21.35 seconds; peak allocated memory: 88.641 MB.
