<stg><name>gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2</name>


<trans_list>

<trans id="144" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln71"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %pix_gauss = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_gauss"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %xi = alloca i32 1

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:11 %sext_ln32_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:12 %sext_ln32_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:13 %sext_ln32_cast = sext i58 %sext_ln32_read

]]></Node>
<StgValue><ssdm name="sext_ln32_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:14 %sext_ln32_1_cast = sext i58 %sext_ln32_1_read

]]></Node>
<StgValue><ssdm name="sext_ln32_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i8 0, i8 %empty_34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i8 0, i8 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i8 0, i8 %empty_32

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i10 0, i10 %xi

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 0, i8 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i8 0, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i8 0, i8 %pix_gauss

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i504 0, i504 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i504 0, i504 %phi_ln71

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:27 %br_ln0 = br void %for.inc79.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc79.2:0 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc79.2:8 %icmp_ln32 = icmp_eq  i19 %indvar_flatten_load, i19 262144

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc79.2:9 %add_ln32 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc79.2:10 %br_ln32 = br i1 %icmp_ln32, void %for.inc93, void %for.end95.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc93:2 %xi_load = load i10 %xi

]]></Node>
<StgValue><ssdm name="xi_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc93:5 %icmp_ln33 = icmp_eq  i10 %xi_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc93:6 %select_ln32 = select i1 %icmp_ln33, i10 0, i10 %xi_load

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
for.inc93:10 %zext_ln33_1 = zext i10 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="10">
<![CDATA[
for.inc93:11 %trunc_ln33 = trunc i10 %select_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93:14 %line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="9">
<![CDATA[
for.inc93:15 %line_buf_load = load i9 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc93:18 %icmp_ln45 = icmp_eq  i6 %trunc_ln33, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc79.2.split._crit_edge:33 %icmp_ln71 = icmp_eq  i6 %trunc_ln33, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc79.2.split._crit_edge:36 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:0 %add_ln33 = add i10 %select_ln32, i10 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:7 %store_ln33 = store i19 %add_ln32, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:8 %store_ln33 = store i10 %add_ln33, i10 %xi

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc79.2:7 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln32_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="9">
<![CDATA[
for.inc93:15 %line_buf_load = load i9 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:16 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93:17 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc79.2.split._crit_edge:6 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc79.2:1 %p_load14 = load i8 %empty_32

]]></Node>
<StgValue><ssdm name="p_load14"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc79.2:2 %p_load13 = load i8 %empty_33

]]></Node>
<StgValue><ssdm name="p_load13"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc79.2:3 %p_load = load i8 %empty_34

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
for.inc93:1 %shiftreg_load = load i504 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
for.inc93:7 %select_ln32_1 = select i1 %icmp_ln33, i504 0, i504 %shiftreg_load

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="504">
<![CDATA[
for.inc93:9 %zext_ln33 = zext i504 %select_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc93:19 %br_ln45 = br i1 %icmp_ln45, void %for.inc79.2.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln45 = br void %for.inc79.2.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc79.2.split._crit_edge:0 %empty_35 = phi i512 %gmem0_addr_read, void, i512 %zext_ln33, void %for.inc93

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc79.2.split._crit_edge:1 %pix_gauss_load = load i8 %pix_gauss

]]></Node>
<StgValue><ssdm name="pix_gauss_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc79.2.split._crit_edge:2 %p_load16 = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load16"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc79.2.split._crit_edge:3 %p_load15 = load i8 %empty_31

]]></Node>
<StgValue><ssdm name="p_load15"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="512">
<![CDATA[
for.inc79.2.split._crit_edge:4 %trunc_ln45 = trunc i512 %empty_35

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="504" op_0_bw="504" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc79.2.split._crit_edge:5 %trunc_ln45_1 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_35, i32 8, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
for.inc79.2.split._crit_edge:7 %tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln45, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
for.inc79.2.split._crit_edge:8 %store_ln45 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %tmp_5, i3 7

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:9 %zext_ln37 = zext i8 %pix_gauss_load

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:10 %zext_ln63 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:13 %zext_ln63_2 = zext i8 %p_load15

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:14 %trunc_ln45_cast = zext i8 %trunc_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln45_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:15 %p_cast11 = zext i8 %p_load

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:16 %p_cast10 = zext i8 %p_load16

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:17 %p_cast12 = zext i8 %p_load14

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
for.inc79.2.split._crit_edge:18 %tmp_4_cast = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc79.2.split._crit_edge:19 %tmp1 = add i9 %p_cast10, i9 %p_cast11

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="9">
<![CDATA[
for.inc79.2.split._crit_edge:20 %tmp1_cast = zext i9 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc79.2.split._crit_edge:21 %tmp2 = add i9 %p_cast12, i9 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="9">
<![CDATA[
for.inc79.2.split._crit_edge:22 %tmp2_cast = zext i9 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc79.2.split._crit_edge:23 %tmp146 = add i10 %tmp2_cast, i10 %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc79.2.split._crit_edge:24 %tmp7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp146, i1 0

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="11">
<![CDATA[
for.inc79.2.split._crit_edge:25 %zext_ln63_3 = zext i11 %tmp7

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc79.2.split._crit_edge:26 %add_ln63 = add i12 %zext_ln63_3, i12 %zext_ln63_2

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc79.2.split._crit_edge:27 %add_ln63_2 = add i9 %zext_ln63, i9 %trunc_ln45_cast

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="9">
<![CDATA[
for.inc79.2.split._crit_edge:28 %zext_ln63_4 = zext i9 %add_ln63_2

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc79.2.split._crit_edge:29 %add_ln63_3 = add i10 %zext_ln63_4, i10 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:4 %store_ln33 = store i8 %trunc_ln45, i8 %empty_34

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:5 %store_ln33 = store i8 %tmp_1, i8 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:6 %store_ln33 = store i8 %tmp_s, i8 %empty_32

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:9 %store_ln33 = store i8 %p_load, i8 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:10 %store_ln33 = store i8 %p_load13, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:11 %store_ln33 = store i8 %p_load14, i8 %pix_gauss

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:12 %store_ln33 = store i504 %trunc_ln45_1, i504 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.inc79.2:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.inc79.2:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc79.2:6 %gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln32_1_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
for.inc93:0 %phi_ln71_load = load i504 %phi_ln71

]]></Node>
<StgValue><ssdm name="phi_ln71_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc93:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc93:4 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
for.inc93:8 %select_ln32_2 = select i1 %icmp_ln33, i504 0, i504 %phi_ln71_load

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc93:12 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc93:13 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc79.2.split._crit_edge:11 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_load13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="10">
<![CDATA[
for.inc79.2.split._crit_edge:12 %zext_ln63_1 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="10">
<![CDATA[
for.inc79.2.split._crit_edge:30 %zext_ln63_5 = zext i10 %add_ln63_3

]]></Node>
<StgValue><ssdm name="zext_ln63_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc79.2.split._crit_edge:31 %add_ln63_1 = add i12 %add_ln63, i12 %zext_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc79.2.split._crit_edge:32 %pix_gauss_1 = add i12 %add_ln63_1, i12 %zext_ln63_5

]]></Node>
<StgValue><ssdm name="pix_gauss_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc79.2.split._crit_edge:34 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %pix_gauss_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="504">
<![CDATA[
for.inc79.2.split._crit_edge:35 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %trunc_ln3, i504 %select_ln32_2

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="496" op_0_bw="496" op_1_bw="504" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1 %tmp_8 = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %select_ln32_2, i32 8, i32 503

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="504" op_0_bw="504" op_1_bw="8" op_2_bw="496">
<![CDATA[
._crit_edge:2 %tmp_9 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %trunc_ln3, i496 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
._crit_edge:3 %select_ln71 = select i1 %icmp_ln71, i504 0, i504 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:13 %store_ln33 = store i504 %select_ln71, i504 %phi_ln71

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:14 %br_ln33 = br void %for.inc79.2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
for.end95.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln71 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln71 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
