Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/>   Setting attribute of root '/': 'lib_search_path' = ../libdir
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Mon Sep 29 10:04:43 -0500 2014)...
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 22, column 18.
  Library has 432 usable logic and 280 usable sequential lib-cells.
  Elaborating top-level block 'lab1' from file '../rtl/ALT_MULTADD.v'.
  Done elaborating 'lab1'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        : Optimizations like for example constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 4 CSA groups in module 'lab1_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'lab1_csa_cluster'... Rejected.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_11_19' and 'final_adder_add_31_30' in design 'lab1'.
	: RTL resource sharing move has been accepted
Mapping lab1 to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		100%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:  -735 ps
Target path end-point (Pin: oRESULT_reg[16]/d)

 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       7519    -973  A0_reg[6]/CP --> oRESULT_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:  -972 ps
Target path end-point (Pin: oRESULT_reg[15]/D (DFCNQD1/D))

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       5496    -993  B1_reg[6]/CP --> oRESULT_reg[15]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'lab1' in file 'fv/lab1/rtl_to_g1.do' ...
  Inserting clock-gating logic in netlist from '/designs/lab1'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		100%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
  Decloning clock-gating logic from /
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        5496    -993         0        0
            Path: B1_reg[6]/CP --> oRESULT_reg[15]/D
 
Incremental optimization status (pre-loop)
==========================================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_in       5450    -993         0        0
            Path: B1_reg[6]/CP --> oRESULT_reg[15]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5450    -993         0        0
            Path: B1_reg[6]/CP --> oRESULT_reg[15]/D
 incr_delay       5650    -943         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       5684    -940         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       5770    -935         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       5797    -930         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       5839    -928         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       5842    -927         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       5866    -925         0        0
            Path: A1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       5877    -924         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       5886    -923         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       5887    -923         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       5922    -920         0        0
            Path: A1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       5934    -919         0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       5941    -918         0        0
            Path: A1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       6015    -916         0        0
            Path: A0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       6357    -892         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       6802    -855         0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       6884    -845         0        0
            Path: B0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7165    -816         0        0
            Path: A1_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       7357    -795         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[15]/D
 incr_delay       7561    -780         0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7716    -768         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7768    -764         0        0
            Path: B1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7783    -763         0        0
            Path: B0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7867    -756         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       7947    -752         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       7965    -749         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7991    -748         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8006    -747         0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8012    -746         0        0
            Path: B1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       8025    -744         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8042    -743         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8043    -743         0        0
            Path: B0_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       8051    -743         0        0
            Path: B0_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       8056    -742         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       8107    -739         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[15]/D
 incr_delay       8108    -739         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8149    -738         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       8152    -738         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8186    -734         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8202    -732         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8215    -731         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8208    -730         0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8230    -728         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8231    -728         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8240    -728         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8246    -728         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8250    -727         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8260    -727         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8268    -726         0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8275    -726         0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8276    -726         0        0
            Path: A1_reg[1]/CP --> oRESULT_reg[16]/D
 init_drc         8276    -726         0        0
            Path: A1_reg[1]/CP --> oRESULT_reg[16]/D
 init_area        8276    -726         0        0
            Path: A1_reg[1]/CP --> oRESULT_reg[16]/D
 undup            8271    -726         0        0
            Path: A1_reg[1]/CP --> oRESULT_reg[16]/D
 rem_buf          8220    -726         0        0
            Path: A1_reg[1]/CP --> oRESULT_reg[16]/D
 rem_inv          8126    -726         0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 merge_bi         8049    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 io_phase         7986    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 gate_comp        7915    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 glob_area        7832    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 area_down        7794    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 rem_buf          7786    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 rem_inv          7777    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 merge_bi         7771    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       7771    -726         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7773    -726         0        0
            Path: B1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7773    -725         0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[12]/D
 incr_delay       7777    -725         0        0
            Path: B1_reg[6]/CP --> oRESULT_reg[15]/D
 incr_delay       7788    -724         0        0
            Path: B0_reg[2]/CP --> oRESULT_reg[14]/D
 incr_delay       7790    -724         0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[14]/D
 incr_delay       7803    -723         0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7876    -722         0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[12]/D
 incr_delay       7877    -722         0        0
            Path: B1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7881    -721         0        0
            Path: A1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7895    -720         0        0
            Path: A1_reg[3]/CP --> oRESULT_reg[13]/D
 incr_delay       7910    -719         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7900    -719         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       7899    -719         0        0
            Path: A1_reg[4]/CP --> oRESULT_reg[14]/D
 incr_delay       7899    -719         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7929    -717         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7949    -717         0        0
            Path: A1_reg[0]/CP --> oRESULT_reg[15]/D
 incr_delay       7959    -716         0        0
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7960    -716         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7962    -716         0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       7964    -716         0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7970    -715         0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7975    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 init_drc         7975    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 init_area        7975    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 undup            7973    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 rem_buf          7955    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 rem_inv          7925    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 merge_bi         7896    -715         0        0
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 io_phase         7869    -715         0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 gate_comp        7835    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 glob_area        7785    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 area_down        7758    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       7758    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7761    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 init_drc         7761    -715         0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D

  Done mapping lab1
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '3505', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lab1'.
        : Use 'report timing -lint' for more information.
