// Seed: 3639134409
module module_0 ();
  initial id_1 = ~id_1.id_1;
  reg id_2;
  always id_2 <= #1 1;
  wire  id_3;
  uwire id_4;
  assign id_4 = id_1;
  always $display((id_2 & id_3), id_2);
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_11, id_12, id_13, id_14, id_15 = 1, id_16;
  module_0();
endmodule
