
Env_Test_Logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000213c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080022d0  080022d0  000032d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002300  08002300  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002300  08002300  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002300  08002300  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002300  08002300  00003300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002304  08002304  00003304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002308  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000400c  2**0
                  CONTENTS
 10 .bss          000000e8  2000000c  2000000c  0000400c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  200000f4  0000400c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005ff8  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001232  00000000  00000000  0000a034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000600  00000000  00000000  0000b268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000475  00000000  00000000  0000b868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f548  00000000  00000000  0000bcdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000079c8  00000000  00000000  0002b225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bd036  00000000  00000000  00032bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000efc23  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001724  00000000  00000000  000efc68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  000f138c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080022b8 	.word	0x080022b8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080022b8 	.word	0x080022b8

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fa9d 	bl	8000718 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f819 	bl	8000214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f8d7 	bl	8000394 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001e6:	f000 f859 	bl	800029c <MX_SPI1_Init>
  MX_SPI2_Init();
 80001ea:	f000 f895 	bl	8000318 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  sys_status_t response = storage_init();
 80001ee:	f000 f941 	bl	8000474 <storage_init>
 80001f2:	4603      	mov	r3, r0
 80001f4:	71fb      	strb	r3, [r7, #7]

  if (response != OK) {
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d009      	beq.n	8000210 <main+0x3c>
  	  sys_status_t fallback = storage_error();
 80001fc:	f000 f942 	bl	8000484 <storage_error>
 8000200:	4603      	mov	r3, r0
 8000202:	71bb      	strb	r3, [r7, #6]

  	  if (fallback != OK) {
 8000204:	79bb      	ldrb	r3, [r7, #6]
 8000206:	2b00      	cmp	r3, #0
 8000208:	d002      	beq.n	8000210 <main+0x3c>
  		  log_halt();
 800020a:	f000 f943 	bl	8000494 <log_halt>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800020e:	bf00      	nop
 8000210:	bf00      	nop
 8000212:	e7fd      	b.n	8000210 <main+0x3c>

08000214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b090      	sub	sp, #64	@ 0x40
 8000218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021a:	f107 0318 	add.w	r3, r7, #24
 800021e:	2228      	movs	r2, #40	@ 0x28
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f002 f81b 	bl	800225e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
 800022e:	605a      	str	r2, [r3, #4]
 8000230:	609a      	str	r2, [r3, #8]
 8000232:	60da      	str	r2, [r3, #12]
 8000234:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000236:	2302      	movs	r3, #2
 8000238:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023a:	2301      	movs	r3, #1
 800023c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023e:	2310      	movs	r3, #16
 8000240:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000242:	2302      	movs	r3, #2
 8000244:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000246:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800024a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800024c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000250:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000256:	f107 0318 	add.w	r3, r7, #24
 800025a:	4618      	mov	r0, r3
 800025c:	f000 fd6e 	bl	8000d3c <HAL_RCC_OscConfig>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000266:	f000 f92d 	bl	80004c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026a:	230f      	movs	r3, #15
 800026c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800026e:	2302      	movs	r3, #2
 8000270:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000276:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800027a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	2101      	movs	r1, #1
 8000284:	4618      	mov	r0, r3
 8000286:	f001 fd7d 	bl	8001d84 <HAL_RCC_ClockConfig>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d001      	beq.n	8000294 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000290:	f000 f918 	bl	80004c4 <Error_Handler>
  }
}
 8000294:	bf00      	nop
 8000296:	3740      	adds	r7, #64	@ 0x40
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}

0800029c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000314 <MX_SPI1_Init+0x78>)
 80002a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80002ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002ae:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80002b4:	4b16      	ldr	r3, [pc, #88]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002b6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80002ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002bc:	4b14      	ldr	r3, [pc, #80]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002be:	2200      	movs	r2, #0
 80002c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002c2:	4b13      	ldr	r3, [pc, #76]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002c8:	4b11      	ldr	r3, [pc, #68]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80002d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002d8:	2200      	movs	r2, #0
 80002da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002de:	2200      	movs	r2, #0
 80002e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80002e8:	4b09      	ldr	r3, [pc, #36]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002ea:	2207      	movs	r2, #7
 80002ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80002ee:	4b08      	ldr	r3, [pc, #32]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80002f4:	4b06      	ldr	r3, [pc, #24]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002f6:	2208      	movs	r2, #8
 80002f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80002fa:	4805      	ldr	r0, [pc, #20]	@ (8000310 <MX_SPI1_Init+0x74>)
 80002fc:	f001 ff04 	bl	8002108 <HAL_SPI_Init>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000306:	f000 f8dd 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800030a:	bf00      	nop
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	20000028 	.word	0x20000028
 8000314:	40013000 	.word	0x40013000

08000318 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800031c:	4b1b      	ldr	r3, [pc, #108]	@ (800038c <MX_SPI2_Init+0x74>)
 800031e:	4a1c      	ldr	r2, [pc, #112]	@ (8000390 <MX_SPI2_Init+0x78>)
 8000320:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000322:	4b1a      	ldr	r3, [pc, #104]	@ (800038c <MX_SPI2_Init+0x74>)
 8000324:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000328:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800032a:	4b18      	ldr	r3, [pc, #96]	@ (800038c <MX_SPI2_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000330:	4b16      	ldr	r3, [pc, #88]	@ (800038c <MX_SPI2_Init+0x74>)
 8000332:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000336:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000338:	4b14      	ldr	r3, [pc, #80]	@ (800038c <MX_SPI2_Init+0x74>)
 800033a:	2200      	movs	r2, #0
 800033c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800033e:	4b13      	ldr	r3, [pc, #76]	@ (800038c <MX_SPI2_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000344:	4b11      	ldr	r3, [pc, #68]	@ (800038c <MX_SPI2_Init+0x74>)
 8000346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800034a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800034c:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <MX_SPI2_Init+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000352:	4b0e      	ldr	r3, [pc, #56]	@ (800038c <MX_SPI2_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000358:	4b0c      	ldr	r3, [pc, #48]	@ (800038c <MX_SPI2_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800035e:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <MX_SPI2_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000364:	4b09      	ldr	r3, [pc, #36]	@ (800038c <MX_SPI2_Init+0x74>)
 8000366:	2207      	movs	r2, #7
 8000368:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800036a:	4b08      	ldr	r3, [pc, #32]	@ (800038c <MX_SPI2_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000370:	4b06      	ldr	r3, [pc, #24]	@ (800038c <MX_SPI2_Init+0x74>)
 8000372:	2208      	movs	r2, #8
 8000374:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000376:	4805      	ldr	r0, [pc, #20]	@ (800038c <MX_SPI2_Init+0x74>)
 8000378:	f001 fec6 	bl	8002108 <HAL_SPI_Init>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000382:	f000 f89f 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000386:	bf00      	nop
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	2000008c 	.word	0x2000008c
 8000390:	40003800 	.word	0x40003800

08000394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b08a      	sub	sp, #40	@ 0x28
 8000398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039a:	f107 0314 	add.w	r3, r7, #20
 800039e:	2200      	movs	r2, #0
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	605a      	str	r2, [r3, #4]
 80003a4:	609a      	str	r2, [r3, #8]
 80003a6:	60da      	str	r2, [r3, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003aa:	4b30      	ldr	r3, [pc, #192]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a2f      	ldr	r2, [pc, #188]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003b4:	6153      	str	r3, [r2, #20]
 80003b6:	4b2d      	ldr	r3, [pc, #180]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80003be:	613b      	str	r3, [r7, #16]
 80003c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003c2:	4b2a      	ldr	r3, [pc, #168]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a29      	ldr	r2, [pc, #164]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b27      	ldr	r3, [pc, #156]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003da:	4b24      	ldr	r3, [pc, #144]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a23      	ldr	r2, [pc, #140]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b21      	ldr	r3, [pc, #132]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ee:	60bb      	str	r3, [r7, #8]
 80003f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f2:	4b1e      	ldr	r3, [pc, #120]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	4a1d      	ldr	r2, [pc, #116]	@ (800046c <MX_GPIO_Init+0xd8>)
 80003f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003fc:	6153      	str	r3, [r2, #20]
 80003fe:	4b1b      	ldr	r3, [pc, #108]	@ (800046c <MX_GPIO_Init+0xd8>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_6, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	f241 0142 	movw	r1, #4162	@ 0x1042
 8000410:	4817      	ldr	r0, [pc, #92]	@ (8000470 <MX_GPIO_Init+0xdc>)
 8000412:	f000 fc7b 	bl	8000d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800041c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000420:	f000 fc74 	bl	8000d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 PB12 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_6;
 8000424:	f241 0342 	movw	r3, #4162	@ 0x1042
 8000428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042a:	2301      	movs	r3, #1
 800042c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042e:	2300      	movs	r3, #0
 8000430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000432:	2300      	movs	r3, #0
 8000434:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000436:	f107 0314 	add.w	r3, r7, #20
 800043a:	4619      	mov	r1, r3
 800043c:	480c      	ldr	r0, [pc, #48]	@ (8000470 <MX_GPIO_Init+0xdc>)
 800043e:	f000 fadb 	bl	80009f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000442:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	2301      	movs	r3, #1
 800044a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2300      	movs	r3, #0
 8000452:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000454:	f107 0314 	add.w	r3, r7, #20
 8000458:	4619      	mov	r1, r3
 800045a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800045e:	f000 facb 	bl	80009f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000462:	bf00      	nop
 8000464:	3728      	adds	r7, #40	@ 0x28
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	40021000 	.word	0x40021000
 8000470:	48000400 	.word	0x48000400

08000474 <storage_init>:

/* USER CODE BEGIN 4 */
sys_status_t storage_init(){
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
	return ERR;
 8000478:	2302      	movs	r3, #2
}
 800047a:	4618      	mov	r0, r3
 800047c:	46bd      	mov	sp, r7
 800047e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000482:	4770      	bx	lr

08000484 <storage_error>:


sys_status_t storage_error() {
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
	return ERR;
 8000488:	2302      	movs	r3, #2
}
 800048a:	4618      	mov	r0, r3
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr

08000494 <log_halt>:


void log_halt()
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	while (1)
	{
		STATUS_LED_HIGH();
 8000498:	2201      	movs	r2, #1
 800049a:	2102      	movs	r1, #2
 800049c:	4808      	ldr	r0, [pc, #32]	@ (80004c0 <log_halt+0x2c>)
 800049e:	f000 fc35 	bl	8000d0c <HAL_GPIO_WritePin>
		STATUS_FATAL_DELAY();
 80004a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80004a6:	f000 f99d 	bl	80007e4 <HAL_Delay>
		STATUS_LED_LOW();
 80004aa:	2200      	movs	r2, #0
 80004ac:	2102      	movs	r1, #2
 80004ae:	4804      	ldr	r0, [pc, #16]	@ (80004c0 <log_halt+0x2c>)
 80004b0:	f000 fc2c 	bl	8000d0c <HAL_GPIO_WritePin>
		STATUS_FATAL_DELAY();
 80004b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80004b8:	f000 f994 	bl	80007e4 <HAL_Delay>
		STATUS_LED_HIGH();
 80004bc:	bf00      	nop
 80004be:	e7eb      	b.n	8000498 <log_halt+0x4>
 80004c0:	48000400 	.word	0x48000400

080004c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004c8:	b672      	cpsid	i
}
 80004ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <Error_Handler+0x8>

080004d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <HAL_MspInit+0x44>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	4a0e      	ldr	r2, [pc, #56]	@ (8000514 <HAL_MspInit+0x44>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	6193      	str	r3, [r2, #24]
 80004e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <HAL_MspInit+0x44>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ee:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <HAL_MspInit+0x44>)
 80004f0:	69db      	ldr	r3, [r3, #28]
 80004f2:	4a08      	ldr	r2, [pc, #32]	@ (8000514 <HAL_MspInit+0x44>)
 80004f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004f8:	61d3      	str	r3, [r2, #28]
 80004fa:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <HAL_MspInit+0x44>)
 80004fc:	69db      	ldr	r3, [r3, #28]
 80004fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000506:	2007      	movs	r0, #7
 8000508:	f000 fa42 	bl	8000990 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40021000 	.word	0x40021000

08000518 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08c      	sub	sp, #48	@ 0x30
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000520:	f107 031c 	add.w	r3, r7, #28
 8000524:	2200      	movs	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
 8000528:	605a      	str	r2, [r3, #4]
 800052a:	609a      	str	r2, [r3, #8]
 800052c:	60da      	str	r2, [r3, #12]
 800052e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a3d      	ldr	r2, [pc, #244]	@ (800062c <HAL_SPI_MspInit+0x114>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d129      	bne.n	800058e <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800053a:	4b3d      	ldr	r3, [pc, #244]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 800053c:	699b      	ldr	r3, [r3, #24]
 800053e:	4a3c      	ldr	r2, [pc, #240]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 8000540:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000544:	6193      	str	r3, [r2, #24]
 8000546:	4b3a      	ldr	r3, [pc, #232]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 8000548:	699b      	ldr	r3, [r3, #24]
 800054a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800054e:	61bb      	str	r3, [r7, #24]
 8000550:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	4b37      	ldr	r3, [pc, #220]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 8000554:	695b      	ldr	r3, [r3, #20]
 8000556:	4a36      	ldr	r2, [pc, #216]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 8000558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800055c:	6153      	str	r3, [r2, #20]
 800055e:	4b34      	ldr	r3, [pc, #208]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 8000560:	695b      	ldr	r3, [r3, #20]
 8000562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000566:	617b      	str	r3, [r7, #20]
 8000568:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800056a:	23e0      	movs	r3, #224	@ 0xe0
 800056c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800056e:	2302      	movs	r3, #2
 8000570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	2300      	movs	r3, #0
 8000574:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000576:	2303      	movs	r3, #3
 8000578:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800057a:	2305      	movs	r3, #5
 800057c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057e:	f107 031c 	add.w	r3, r7, #28
 8000582:	4619      	mov	r1, r3
 8000584:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000588:	f000 fa36 	bl	80009f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800058c:	e049      	b.n	8000622 <HAL_SPI_MspInit+0x10a>
  else if(hspi->Instance==SPI2)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a28      	ldr	r2, [pc, #160]	@ (8000634 <HAL_SPI_MspInit+0x11c>)
 8000594:	4293      	cmp	r3, r2
 8000596:	d144      	bne.n	8000622 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000598:	4b25      	ldr	r3, [pc, #148]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 800059a:	69db      	ldr	r3, [r3, #28]
 800059c:	4a24      	ldr	r2, [pc, #144]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 800059e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005a2:	61d3      	str	r3, [r2, #28]
 80005a4:	4b22      	ldr	r3, [pc, #136]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005a6:	69db      	ldr	r3, [r3, #28]
 80005a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005b2:	695b      	ldr	r3, [r3, #20]
 80005b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005ba:	6153      	str	r3, [r2, #20]
 80005bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005be:	695b      	ldr	r3, [r3, #20]
 80005c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c8:	4b19      	ldr	r3, [pc, #100]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005ca:	695b      	ldr	r3, [r3, #20]
 80005cc:	4a18      	ldr	r2, [pc, #96]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005d2:	6153      	str	r3, [r2, #20]
 80005d4:	4b16      	ldr	r3, [pc, #88]	@ (8000630 <HAL_SPI_MspInit+0x118>)
 80005d6:	695b      	ldr	r3, [r3, #20]
 80005d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005e0:	2302      	movs	r3, #2
 80005e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e4:	2302      	movs	r3, #2
 80005e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ec:	2303      	movs	r3, #3
 80005ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80005f0:	2305      	movs	r3, #5
 80005f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005f4:	f107 031c 	add.w	r3, r7, #28
 80005f8:	4619      	mov	r1, r3
 80005fa:	480f      	ldr	r0, [pc, #60]	@ (8000638 <HAL_SPI_MspInit+0x120>)
 80005fc:	f000 f9fc 	bl	80009f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000600:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000606:	2302      	movs	r3, #2
 8000608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060e:	2303      	movs	r3, #3
 8000610:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000612:	2305      	movs	r3, #5
 8000614:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000616:	f107 031c 	add.w	r3, r7, #28
 800061a:	4619      	mov	r1, r3
 800061c:	4807      	ldr	r0, [pc, #28]	@ (800063c <HAL_SPI_MspInit+0x124>)
 800061e:	f000 f9eb 	bl	80009f8 <HAL_GPIO_Init>
}
 8000622:	bf00      	nop
 8000624:	3730      	adds	r7, #48	@ 0x30
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40013000 	.word	0x40013000
 8000630:	40021000 	.word	0x40021000
 8000634:	40003800 	.word	0x40003800
 8000638:	48001400 	.word	0x48001400
 800063c:	48000400 	.word	0x48000400

08000640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <NMI_Handler+0x4>

08000648 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <HardFault_Handler+0x4>

08000650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <MemManage_Handler+0x4>

08000658 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <BusFault_Handler+0x4>

08000660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <UsageFault_Handler+0x4>

08000668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr

08000676 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800067a:	bf00      	nop
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr

08000684 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr

08000692 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000696:	f000 f885 	bl	80007a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006a4:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <SystemInit+0x20>)
 80006a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006aa:	4a05      	ldr	r2, [pc, #20]	@ (80006c0 <SystemInit+0x20>)
 80006ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006c8:	f7ff ffea 	bl	80006a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006cc:	480c      	ldr	r0, [pc, #48]	@ (8000700 <LoopForever+0x6>)
  ldr r1, =_edata
 80006ce:	490d      	ldr	r1, [pc, #52]	@ (8000704 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000708 <LoopForever+0xe>)
  movs r3, #0
 80006d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006d4:	e002      	b.n	80006dc <LoopCopyDataInit>

080006d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006da:	3304      	adds	r3, #4

080006dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e0:	d3f9      	bcc.n	80006d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006e2:	4a0a      	ldr	r2, [pc, #40]	@ (800070c <LoopForever+0x12>)
  ldr r4, =_ebss
 80006e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000710 <LoopForever+0x16>)
  movs r3, #0
 80006e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e8:	e001      	b.n	80006ee <LoopFillZerobss>

080006ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006ec:	3204      	adds	r2, #4

080006ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f0:	d3fb      	bcc.n	80006ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006f2:	f001 fdbd 	bl	8002270 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006f6:	f7ff fd6d 	bl	80001d4 <main>

080006fa <LoopForever>:

LoopForever:
    b LoopForever
 80006fa:	e7fe      	b.n	80006fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000704:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000708:	08002308 	.word	0x08002308
  ldr r2, =_sbss
 800070c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000710:	200000f4 	.word	0x200000f4

08000714 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000714:	e7fe      	b.n	8000714 <ADC1_2_IRQHandler>
	...

08000718 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800071c:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <HAL_Init+0x28>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a07      	ldr	r2, [pc, #28]	@ (8000740 <HAL_Init+0x28>)
 8000722:	f043 0310 	orr.w	r3, r3, #16
 8000726:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000728:	2003      	movs	r0, #3
 800072a:	f000 f931 	bl	8000990 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800072e:	2000      	movs	r0, #0
 8000730:	f000 f808 	bl	8000744 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000734:	f7ff fecc 	bl	80004d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000738:	2300      	movs	r3, #0
}
 800073a:	4618      	mov	r0, r3
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	40022000 	.word	0x40022000

08000744 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <HAL_InitTick+0x54>)
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	4b12      	ldr	r3, [pc, #72]	@ (800079c <HAL_InitTick+0x58>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	4619      	mov	r1, r3
 8000756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800075a:	fbb3 f3f1 	udiv	r3, r3, r1
 800075e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000762:	4618      	mov	r0, r3
 8000764:	f000 f93b 	bl	80009de <HAL_SYSTICK_Config>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800076e:	2301      	movs	r3, #1
 8000770:	e00e      	b.n	8000790 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2b0f      	cmp	r3, #15
 8000776:	d80a      	bhi.n	800078e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000778:	2200      	movs	r2, #0
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000780:	f000 f911 	bl	80009a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000784:	4a06      	ldr	r2, [pc, #24]	@ (80007a0 <HAL_InitTick+0x5c>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800078a:	2300      	movs	r3, #0
 800078c:	e000      	b.n	8000790 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800078e:	2301      	movs	r3, #1
}
 8000790:	4618      	mov	r0, r3
 8000792:	3708      	adds	r7, #8
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000000 	.word	0x20000000
 800079c:	20000008 	.word	0x20000008
 80007a0:	20000004 	.word	0x20000004

080007a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a8:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x20>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <HAL_IncTick+0x24>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4413      	add	r3, r2
 80007b4:	4a04      	ldr	r2, [pc, #16]	@ (80007c8 <HAL_IncTick+0x24>)
 80007b6:	6013      	str	r3, [r2, #0]
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	20000008 	.word	0x20000008
 80007c8:	200000f0 	.word	0x200000f0

080007cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80007d0:	4b03      	ldr	r3, [pc, #12]	@ (80007e0 <HAL_GetTick+0x14>)
 80007d2:	681b      	ldr	r3, [r3, #0]
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	200000f0 	.word	0x200000f0

080007e4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007ec:	f7ff ffee 	bl	80007cc <HAL_GetTick>
 80007f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80007fc:	d005      	beq.n	800080a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000828 <HAL_Delay+0x44>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	461a      	mov	r2, r3
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	4413      	add	r3, r2
 8000808:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800080a:	bf00      	nop
 800080c:	f7ff ffde 	bl	80007cc <HAL_GetTick>
 8000810:	4602      	mov	r2, r0
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	429a      	cmp	r2, r3
 800081a:	d8f7      	bhi.n	800080c <HAL_Delay+0x28>
  {
  }
}
 800081c:	bf00      	nop
 800081e:	bf00      	nop
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000008 	.word	0x20000008

0800082c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000854:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800085c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800085e:	4a04      	ldr	r2, [pc, #16]	@ (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	60d3      	str	r3, [r2, #12]
}
 8000864:	bf00      	nop
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000878:	4b04      	ldr	r3, [pc, #16]	@ (800088c <__NVIC_GetPriorityGrouping+0x18>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	0a1b      	lsrs	r3, r3, #8
 800087e:	f003 0307 	and.w	r3, r3, #7
}
 8000882:	4618      	mov	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	6039      	str	r1, [r7, #0]
 800089a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db0a      	blt.n	80008ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	490c      	ldr	r1, [pc, #48]	@ (80008dc <__NVIC_SetPriority+0x4c>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	0112      	lsls	r2, r2, #4
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	440b      	add	r3, r1
 80008b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b8:	e00a      	b.n	80008d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4908      	ldr	r1, [pc, #32]	@ (80008e0 <__NVIC_SetPriority+0x50>)
 80008c0:	79fb      	ldrb	r3, [r7, #7]
 80008c2:	f003 030f 	and.w	r3, r3, #15
 80008c6:	3b04      	subs	r3, #4
 80008c8:	0112      	lsls	r2, r2, #4
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	440b      	add	r3, r1
 80008ce:	761a      	strb	r2, [r3, #24]
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	e000e100 	.word	0xe000e100
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b089      	sub	sp, #36	@ 0x24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	f1c3 0307 	rsb	r3, r3, #7
 80008fe:	2b04      	cmp	r3, #4
 8000900:	bf28      	it	cs
 8000902:	2304      	movcs	r3, #4
 8000904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3304      	adds	r3, #4
 800090a:	2b06      	cmp	r3, #6
 800090c:	d902      	bls.n	8000914 <NVIC_EncodePriority+0x30>
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3b03      	subs	r3, #3
 8000912:	e000      	b.n	8000916 <NVIC_EncodePriority+0x32>
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000918:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43da      	mvns	r2, r3
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	401a      	ands	r2, r3
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800092c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	fa01 f303 	lsl.w	r3, r1, r3
 8000936:	43d9      	mvns	r1, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	4313      	orrs	r3, r2
         );
}
 800093e:	4618      	mov	r0, r3
 8000940:	3724      	adds	r7, #36	@ 0x24
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
	...

0800094c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3b01      	subs	r3, #1
 8000958:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800095c:	d301      	bcc.n	8000962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095e:	2301      	movs	r3, #1
 8000960:	e00f      	b.n	8000982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000962:	4a0a      	ldr	r2, [pc, #40]	@ (800098c <SysTick_Config+0x40>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3b01      	subs	r3, #1
 8000968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096a:	210f      	movs	r1, #15
 800096c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000970:	f7ff ff8e 	bl	8000890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000974:	4b05      	ldr	r3, [pc, #20]	@ (800098c <SysTick_Config+0x40>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800097a:	4b04      	ldr	r3, [pc, #16]	@ (800098c <SysTick_Config+0x40>)
 800097c:	2207      	movs	r2, #7
 800097e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	e000e010 	.word	0xe000e010

08000990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ff47 	bl	800082c <__NVIC_SetPriorityGrouping>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b086      	sub	sp, #24
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	4603      	mov	r3, r0
 80009ae:	60b9      	str	r1, [r7, #8]
 80009b0:	607a      	str	r2, [r7, #4]
 80009b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009b8:	f7ff ff5c 	bl	8000874 <__NVIC_GetPriorityGrouping>
 80009bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	68b9      	ldr	r1, [r7, #8]
 80009c2:	6978      	ldr	r0, [r7, #20]
 80009c4:	f7ff ff8e 	bl	80008e4 <NVIC_EncodePriority>
 80009c8:	4602      	mov	r2, r0
 80009ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ce:	4611      	mov	r1, r2
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff ff5d 	bl	8000890 <__NVIC_SetPriority>
}
 80009d6:	bf00      	nop
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b082      	sub	sp, #8
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f7ff ffb0 	bl	800094c <SysTick_Config>
 80009ec:	4603      	mov	r3, r0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b087      	sub	sp, #28
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a06:	e160      	b.n	8000cca <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	fa01 f303 	lsl.w	r3, r1, r3
 8000a14:	4013      	ands	r3, r2
 8000a16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	f000 8152 	beq.w	8000cc4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f003 0303 	and.w	r3, r3, #3
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d005      	beq.n	8000a38 <HAL_GPIO_Init+0x40>
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 0303 	and.w	r3, r3, #3
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d130      	bne.n	8000a9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	2203      	movs	r2, #3
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68da      	ldr	r2, [r3, #12]
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a6e:	2201      	movs	r2, #1
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	091b      	lsrs	r3, r3, #4
 8000a84:	f003 0201 	and.w	r2, r3, #1
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f003 0303 	and.w	r3, r3, #3
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d017      	beq.n	8000ad6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	689a      	ldr	r2, [r3, #8]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f003 0303 	and.w	r3, r3, #3
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d123      	bne.n	8000b2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	08da      	lsrs	r2, r3, #3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3208      	adds	r2, #8
 8000aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	220f      	movs	r2, #15
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	43db      	mvns	r3, r3
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	691a      	ldr	r2, [r3, #16]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	f003 0307 	and.w	r3, r3, #7
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	08da      	lsrs	r2, r3, #3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3208      	adds	r2, #8
 8000b24:	6939      	ldr	r1, [r7, #16]
 8000b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	2203      	movs	r2, #3
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 0203 	and.w	r2, r3, #3
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f000 80ac 	beq.w	8000cc4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6c:	4b5e      	ldr	r3, [pc, #376]	@ (8000ce8 <HAL_GPIO_Init+0x2f0>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a5d      	ldr	r2, [pc, #372]	@ (8000ce8 <HAL_GPIO_Init+0x2f0>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b5b      	ldr	r3, [pc, #364]	@ (8000ce8 <HAL_GPIO_Init+0x2f0>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b84:	4a59      	ldr	r2, [pc, #356]	@ (8000cec <HAL_GPIO_Init+0x2f4>)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	220f      	movs	r2, #15
 8000b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000bae:	d025      	beq.n	8000bfc <HAL_GPIO_Init+0x204>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a4f      	ldr	r2, [pc, #316]	@ (8000cf0 <HAL_GPIO_Init+0x2f8>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d01f      	beq.n	8000bf8 <HAL_GPIO_Init+0x200>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a4e      	ldr	r2, [pc, #312]	@ (8000cf4 <HAL_GPIO_Init+0x2fc>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d019      	beq.n	8000bf4 <HAL_GPIO_Init+0x1fc>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf8 <HAL_GPIO_Init+0x300>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d013      	beq.n	8000bf0 <HAL_GPIO_Init+0x1f8>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a4c      	ldr	r2, [pc, #304]	@ (8000cfc <HAL_GPIO_Init+0x304>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d00d      	beq.n	8000bec <HAL_GPIO_Init+0x1f4>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a4b      	ldr	r2, [pc, #300]	@ (8000d00 <HAL_GPIO_Init+0x308>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d007      	beq.n	8000be8 <HAL_GPIO_Init+0x1f0>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a4a      	ldr	r2, [pc, #296]	@ (8000d04 <HAL_GPIO_Init+0x30c>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d101      	bne.n	8000be4 <HAL_GPIO_Init+0x1ec>
 8000be0:	2306      	movs	r3, #6
 8000be2:	e00c      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000be4:	2307      	movs	r3, #7
 8000be6:	e00a      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000be8:	2305      	movs	r3, #5
 8000bea:	e008      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bec:	2304      	movs	r3, #4
 8000bee:	e006      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	e004      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	e002      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e000      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	697a      	ldr	r2, [r7, #20]
 8000c00:	f002 0203 	and.w	r2, r2, #3
 8000c04:	0092      	lsls	r2, r2, #2
 8000c06:	4093      	lsls	r3, r2
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c0e:	4937      	ldr	r1, [pc, #220]	@ (8000cec <HAL_GPIO_Init+0x2f4>)
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	089b      	lsrs	r3, r3, #2
 8000c14:	3302      	adds	r3, #2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c1c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	43db      	mvns	r3, r3
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c40:	4a31      	ldr	r2, [pc, #196]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c46:	4b30      	ldr	r3, [pc, #192]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4013      	ands	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d003      	beq.n	8000c6a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c6a:	4a27      	ldr	r2, [pc, #156]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c70:	4b25      	ldr	r3, [pc, #148]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	43db      	mvns	r3, r3
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c94:	4a1c      	ldr	r2, [pc, #112]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d003      	beq.n	8000cbe <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cbe:	4a12      	ldr	r2, [pc, #72]	@ (8000d08 <HAL_GPIO_Init+0x310>)
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	f47f ae97 	bne.w	8000a08 <HAL_GPIO_Init+0x10>
  }
}
 8000cda:	bf00      	nop
 8000cdc:	bf00      	nop
 8000cde:	371c      	adds	r7, #28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	48000400 	.word	0x48000400
 8000cf4:	48000800 	.word	0x48000800
 8000cf8:	48000c00 	.word	0x48000c00
 8000cfc:	48001000 	.word	0x48001000
 8000d00:	48001400 	.word	0x48001400
 8000d04:	48001800 	.word	0x48001800
 8000d08:	40010400 	.word	0x40010400

08000d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	807b      	strh	r3, [r7, #2]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d1c:	787b      	ldrb	r3, [r7, #1]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d22:	887a      	ldrh	r2, [r7, #2]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d28:	e002      	b.n	8000d30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d2a:	887a      	ldrh	r2, [r7, #2]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d30:	bf00      	nop
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d4c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d102      	bne.n	8000d62 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	f001 b80a 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d66:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 8161 	beq.w	800103a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d78:	4bae      	ldr	r3, [pc, #696]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 030c 	and.w	r3, r3, #12
 8000d80:	2b04      	cmp	r3, #4
 8000d82:	d00c      	beq.n	8000d9e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d84:	4bab      	ldr	r3, [pc, #684]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f003 030c 	and.w	r3, r3, #12
 8000d8c:	2b08      	cmp	r3, #8
 8000d8e:	d157      	bne.n	8000e40 <HAL_RCC_OscConfig+0x104>
 8000d90:	4ba8      	ldr	r3, [pc, #672]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d9c:	d150      	bne.n	8000e40 <HAL_RCC_OscConfig+0x104>
 8000d9e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000da2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000daa:	fa93 f3a3 	rbit	r3, r3
 8000dae:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000db2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db6:	fab3 f383 	clz	r3, r3
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dbe:	d802      	bhi.n	8000dc6 <HAL_RCC_OscConfig+0x8a>
 8000dc0:	4b9c      	ldr	r3, [pc, #624]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	e015      	b.n	8000df2 <HAL_RCC_OscConfig+0xb6>
 8000dc6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dca:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dce:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000dd2:	fa93 f3a3 	rbit	r3, r3
 8000dd6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000dda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dde:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000de2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000de6:	fa93 f3a3 	rbit	r3, r3
 8000dea:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000dee:	4b91      	ldr	r3, [pc, #580]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000df6:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000dfa:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000dfe:	fa92 f2a2 	rbit	r2, r2
 8000e02:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000e06:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000e0a:	fab2 f282 	clz	r2, r2
 8000e0e:	b2d2      	uxtb	r2, r2
 8000e10:	f042 0220 	orr.w	r2, r2, #32
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	f002 021f 	and.w	r2, r2, #31
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e20:	4013      	ands	r3, r2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f000 8108 	beq.w	8001038 <HAL_RCC_OscConfig+0x2fc>
 8000e28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f040 80ff 	bne.w	8001038 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f000 bf9b 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e50:	d106      	bne.n	8000e60 <HAL_RCC_OscConfig+0x124>
 8000e52:	4b78      	ldr	r3, [pc, #480]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a77      	ldr	r2, [pc, #476]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	e036      	b.n	8000ece <HAL_RCC_OscConfig+0x192>
 8000e60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d10c      	bne.n	8000e8a <HAL_RCC_OscConfig+0x14e>
 8000e70:	4b70      	ldr	r3, [pc, #448]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a6f      	ldr	r2, [pc, #444]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b6d      	ldr	r3, [pc, #436]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a6c      	ldr	r2, [pc, #432]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e86:	6013      	str	r3, [r2, #0]
 8000e88:	e021      	b.n	8000ece <HAL_RCC_OscConfig+0x192>
 8000e8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e9a:	d10c      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x17a>
 8000e9c:	4b65      	ldr	r3, [pc, #404]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a64      	ldr	r2, [pc, #400]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000ea2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b62      	ldr	r3, [pc, #392]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a61      	ldr	r2, [pc, #388]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000eae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eb2:	6013      	str	r3, [r2, #0]
 8000eb4:	e00b      	b.n	8000ece <HAL_RCC_OscConfig+0x192>
 8000eb6:	4b5f      	ldr	r3, [pc, #380]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a5e      	ldr	r2, [pc, #376]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000ebc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ec0:	6013      	str	r3, [r2, #0]
 8000ec2:	4b5c      	ldr	r3, [pc, #368]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a5b      	ldr	r2, [pc, #364]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000ec8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ecc:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ece:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ed2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d054      	beq.n	8000f88 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ede:	f7ff fc75 	bl	80007cc <HAL_GetTick>
 8000ee2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee6:	e00a      	b.n	8000efe <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ee8:	f7ff fc70 	bl	80007cc <HAL_GetTick>
 8000eec:	4602      	mov	r2, r0
 8000eee:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b64      	cmp	r3, #100	@ 0x64
 8000ef6:	d902      	bls.n	8000efe <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	f000 bf3c 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
 8000efe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f02:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f06:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000f0a:	fa93 f3a3 	rbit	r3, r3
 8000f0e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8000f12:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f16:	fab3 f383 	clz	r3, r3
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f1e:	d802      	bhi.n	8000f26 <HAL_RCC_OscConfig+0x1ea>
 8000f20:	4b44      	ldr	r3, [pc, #272]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	e015      	b.n	8000f52 <HAL_RCC_OscConfig+0x216>
 8000f26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f2a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000f32:	fa93 f3a3 	rbit	r3, r3
 8000f36:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8000f3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f3e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000f42:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000f46:	fa93 f3a3 	rbit	r3, r3
 8000f4a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000f4e:	4b39      	ldr	r3, [pc, #228]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f56:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8000f5a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000f5e:	fa92 f2a2 	rbit	r2, r2
 8000f62:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8000f66:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000f6a:	fab2 f282 	clz	r2, r2
 8000f6e:	b2d2      	uxtb	r2, r2
 8000f70:	f042 0220 	orr.w	r2, r2, #32
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	f002 021f 	and.w	r2, r2, #31
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f80:	4013      	ands	r3, r2
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0b0      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x1ac>
 8000f86:	e058      	b.n	800103a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f88:	f7ff fc20 	bl	80007cc <HAL_GetTick>
 8000f8c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f90:	e00a      	b.n	8000fa8 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f92:	f7ff fc1b 	bl	80007cc <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b64      	cmp	r3, #100	@ 0x64
 8000fa0:	d902      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	f000 bee7 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
 8000fa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fac:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000fb4:	fa93 f3a3 	rbit	r3, r3
 8000fb8:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8000fbc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc0:	fab3 f383 	clz	r3, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fc8:	d802      	bhi.n	8000fd0 <HAL_RCC_OscConfig+0x294>
 8000fca:	4b1a      	ldr	r3, [pc, #104]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	e015      	b.n	8000ffc <HAL_RCC_OscConfig+0x2c0>
 8000fd0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fd4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000fdc:	fa93 f3a3 	rbit	r3, r3
 8000fe0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000fe4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fe8:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000fec:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000ff0:	fa93 f3a3 	rbit	r3, r3
 8000ff4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <HAL_RCC_OscConfig+0x2f8>)
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001000:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001004:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001008:	fa92 f2a2 	rbit	r2, r2
 800100c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001010:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001014:	fab2 f282 	clz	r2, r2
 8001018:	b2d2      	uxtb	r2, r2
 800101a:	f042 0220 	orr.w	r2, r2, #32
 800101e:	b2d2      	uxtb	r2, r2
 8001020:	f002 021f 	and.w	r2, r2, #31
 8001024:	2101      	movs	r1, #1
 8001026:	fa01 f202 	lsl.w	r2, r1, r2
 800102a:	4013      	ands	r3, r2
 800102c:	2b00      	cmp	r3, #0
 800102e:	d1b0      	bne.n	8000f92 <HAL_RCC_OscConfig+0x256>
 8001030:	e003      	b.n	800103a <HAL_RCC_OscConfig+0x2fe>
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800103a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800103e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f003 0302 	and.w	r3, r3, #2
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 816d 	beq.w	800132a <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001050:	4bcd      	ldr	r3, [pc, #820]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 030c 	and.w	r3, r3, #12
 8001058:	2b00      	cmp	r3, #0
 800105a:	d00c      	beq.n	8001076 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800105c:	4bca      	ldr	r3, [pc, #808]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 030c 	and.w	r3, r3, #12
 8001064:	2b08      	cmp	r3, #8
 8001066:	d16e      	bne.n	8001146 <HAL_RCC_OscConfig+0x40a>
 8001068:	4bc7      	ldr	r3, [pc, #796]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001074:	d167      	bne.n	8001146 <HAL_RCC_OscConfig+0x40a>
 8001076:	2302      	movs	r3, #2
 8001078:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001080:	fa93 f3a3 	rbit	r3, r3
 8001084:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001088:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800108c:	fab3 f383 	clz	r3, r3
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b3f      	cmp	r3, #63	@ 0x3f
 8001094:	d802      	bhi.n	800109c <HAL_RCC_OscConfig+0x360>
 8001096:	4bbc      	ldr	r3, [pc, #752]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	e013      	b.n	80010c4 <HAL_RCC_OscConfig+0x388>
 800109c:	2302      	movs	r3, #2
 800109e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80010a6:	fa93 f3a3 	rbit	r3, r3
 80010aa:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80010ae:	2302      	movs	r3, #2
 80010b0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80010b4:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80010b8:	fa93 f3a3 	rbit	r3, r3
 80010bc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80010c0:	4bb1      	ldr	r3, [pc, #708]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 80010c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c4:	2202      	movs	r2, #2
 80010c6:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80010ca:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80010ce:	fa92 f2a2 	rbit	r2, r2
 80010d2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80010d6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80010da:	fab2 f282 	clz	r2, r2
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	f042 0220 	orr.w	r2, r2, #32
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	f002 021f 	and.w	r2, r2, #31
 80010ea:	2101      	movs	r1, #1
 80010ec:	fa01 f202 	lsl.w	r2, r1, r2
 80010f0:	4013      	ands	r3, r2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00a      	beq.n	800110c <HAL_RCC_OscConfig+0x3d0>
 80010f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d002      	beq.n	800110c <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	f000 be35 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800110c:	4b9e      	ldr	r3, [pc, #632]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001114:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001118:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	691b      	ldr	r3, [r3, #16]
 8001120:	21f8      	movs	r1, #248	@ 0xf8
 8001122:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001126:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 800112a:	fa91 f1a1 	rbit	r1, r1
 800112e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001132:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001136:	fab1 f181 	clz	r1, r1
 800113a:	b2c9      	uxtb	r1, r1
 800113c:	408b      	lsls	r3, r1
 800113e:	4992      	ldr	r1, [pc, #584]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 8001140:	4313      	orrs	r3, r2
 8001142:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001144:	e0f1      	b.n	800132a <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001146:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800114a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	f000 8083 	beq.w	800125e <HAL_RCC_OscConfig+0x522>
 8001158:	2301      	movs	r3, #1
 800115a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001162:	fa93 f3a3 	rbit	r3, r3
 8001166:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 800116a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800116e:	fab3 f383 	clz	r3, r3
 8001172:	b2db      	uxtb	r3, r3
 8001174:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001178:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	461a      	mov	r2, r3
 8001180:	2301      	movs	r3, #1
 8001182:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001184:	f7ff fb22 	bl	80007cc <HAL_GetTick>
 8001188:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800118c:	e00a      	b.n	80011a4 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800118e:	f7ff fb1d 	bl	80007cc <HAL_GetTick>
 8001192:	4602      	mov	r2, r0
 8001194:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d902      	bls.n	80011a4 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	f000 bde9 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
 80011a4:	2302      	movs	r3, #2
 80011a6:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011aa:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80011ae:	fa93 f3a3 	rbit	r3, r3
 80011b2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80011b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ba:	fab3 f383 	clz	r3, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80011c2:	d802      	bhi.n	80011ca <HAL_RCC_OscConfig+0x48e>
 80011c4:	4b70      	ldr	r3, [pc, #448]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	e013      	b.n	80011f2 <HAL_RCC_OscConfig+0x4b6>
 80011ca:	2302      	movs	r3, #2
 80011cc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80011d4:	fa93 f3a3 	rbit	r3, r3
 80011d8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80011dc:	2302      	movs	r3, #2
 80011de:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011e2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80011e6:	fa93 f3a3 	rbit	r3, r3
 80011ea:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80011ee:	4b66      	ldr	r3, [pc, #408]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 80011f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f2:	2202      	movs	r2, #2
 80011f4:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80011f8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80011fc:	fa92 f2a2 	rbit	r2, r2
 8001200:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001204:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001208:	fab2 f282 	clz	r2, r2
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	f042 0220 	orr.w	r2, r2, #32
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	f002 021f 	and.w	r2, r2, #31
 8001218:	2101      	movs	r1, #1
 800121a:	fa01 f202 	lsl.w	r2, r1, r2
 800121e:	4013      	ands	r3, r2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d0b4      	beq.n	800118e <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001224:	4b58      	ldr	r3, [pc, #352]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800122c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001230:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	21f8      	movs	r1, #248	@ 0xf8
 800123a:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123e:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001242:	fa91 f1a1 	rbit	r1, r1
 8001246:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800124a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800124e:	fab1 f181 	clz	r1, r1
 8001252:	b2c9      	uxtb	r1, r1
 8001254:	408b      	lsls	r3, r1
 8001256:	494c      	ldr	r1, [pc, #304]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 8001258:	4313      	orrs	r3, r2
 800125a:	600b      	str	r3, [r1, #0]
 800125c:	e065      	b.n	800132a <HAL_RCC_OscConfig+0x5ee>
 800125e:	2301      	movs	r3, #1
 8001260:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001264:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001268:	fa93 f3a3 	rbit	r3, r3
 800126c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001270:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001274:	fab3 f383 	clz	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800127e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	461a      	mov	r2, r3
 8001286:	2300      	movs	r3, #0
 8001288:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128a:	f7ff fa9f 	bl	80007cc <HAL_GetTick>
 800128e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001292:	e00a      	b.n	80012aa <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff fa9a 	bl	80007cc <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d902      	bls.n	80012aa <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	f000 bd66 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
 80012aa:	2302      	movs	r3, #2
 80012ac:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80012b4:	fa93 f3a3 	rbit	r3, r3
 80012b8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80012bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012c0:	fab3 f383 	clz	r3, r3
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80012c8:	d802      	bhi.n	80012d0 <HAL_RCC_OscConfig+0x594>
 80012ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	e013      	b.n	80012f8 <HAL_RCC_OscConfig+0x5bc>
 80012d0:	2302      	movs	r3, #2
 80012d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80012da:	fa93 f3a3 	rbit	r3, r3
 80012de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80012e2:	2302      	movs	r3, #2
 80012e4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80012e8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80012ec:	fa93 f3a3 	rbit	r3, r3
 80012f0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80012f4:	4b24      	ldr	r3, [pc, #144]	@ (8001388 <HAL_RCC_OscConfig+0x64c>)
 80012f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f8:	2202      	movs	r2, #2
 80012fa:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80012fe:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001302:	fa92 f2a2 	rbit	r2, r2
 8001306:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800130a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800130e:	fab2 f282 	clz	r2, r2
 8001312:	b2d2      	uxtb	r2, r2
 8001314:	f042 0220 	orr.w	r2, r2, #32
 8001318:	b2d2      	uxtb	r2, r2
 800131a:	f002 021f 	and.w	r2, r2, #31
 800131e:	2101      	movs	r1, #1
 8001320:	fa01 f202 	lsl.w	r2, r1, r2
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1b4      	bne.n	8001294 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800132e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 8119 	beq.w	8001572 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001340:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001344:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 8082 	beq.w	8001456 <HAL_RCC_OscConfig+0x71a>
 8001352:	2301      	movs	r3, #1
 8001354:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800135c:	fa93 f3a3 	rbit	r3, r3
 8001360:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001364:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001368:	fab3 f383 	clz	r3, r3
 800136c:	b2db      	uxtb	r3, r3
 800136e:	461a      	mov	r2, r3
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_RCC_OscConfig+0x650>)
 8001372:	4413      	add	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	461a      	mov	r2, r3
 8001378:	2301      	movs	r3, #1
 800137a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137c:	f7ff fa26 	bl	80007cc <HAL_GetTick>
 8001380:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001384:	e00f      	b.n	80013a6 <HAL_RCC_OscConfig+0x66a>
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000
 800138c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001390:	f7ff fa1c 	bl	80007cc <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b02      	cmp	r3, #2
 800139e:	d902      	bls.n	80013a6 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	f000 bce8 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
 80013a6:	2302      	movs	r3, #2
 80013a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013b0:	fa93 f2a3 	rbit	r2, r3
 80013b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013b8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013c6:	2202      	movs	r2, #2
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	fa93 f2a3 	rbit	r2, r3
 80013d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013ea:	2202      	movs	r2, #2
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	fa93 f2a3 	rbit	r2, r3
 80013fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001400:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001404:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001406:	4bb0      	ldr	r3, [pc, #704]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001408:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800140a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800140e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001412:	2102      	movs	r1, #2
 8001414:	6019      	str	r1, [r3, #0]
 8001416:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800141a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	fa93 f1a3 	rbit	r1, r3
 8001424:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001428:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800142c:	6019      	str	r1, [r3, #0]
  return result;
 800142e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001432:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	fab3 f383 	clz	r3, r3
 800143c:	b2db      	uxtb	r3, r3
 800143e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001442:	b2db      	uxtb	r3, r3
 8001444:	f003 031f 	and.w	r3, r3, #31
 8001448:	2101      	movs	r1, #1
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	4013      	ands	r3, r2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d09d      	beq.n	8001390 <HAL_RCC_OscConfig+0x654>
 8001454:	e08d      	b.n	8001572 <HAL_RCC_OscConfig+0x836>
 8001456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800145a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800145e:	2201      	movs	r2, #1
 8001460:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001462:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001466:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	fa93 f2a3 	rbit	r2, r3
 8001470:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001474:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001478:	601a      	str	r2, [r3, #0]
  return result;
 800147a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800147e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001482:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001484:	fab3 f383 	clz	r3, r3
 8001488:	b2db      	uxtb	r3, r3
 800148a:	461a      	mov	r2, r3
 800148c:	4b8f      	ldr	r3, [pc, #572]	@ (80016cc <HAL_RCC_OscConfig+0x990>)
 800148e:	4413      	add	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	461a      	mov	r2, r3
 8001494:	2300      	movs	r3, #0
 8001496:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001498:	f7ff f998 	bl	80007cc <HAL_GetTick>
 800149c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a0:	e00a      	b.n	80014b8 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a2:	f7ff f993 	bl	80007cc <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d902      	bls.n	80014b8 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	f000 bc5f 	b.w	8001d76 <HAL_RCC_OscConfig+0x103a>
 80014b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014bc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014c0:	2202      	movs	r2, #2
 80014c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014c8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	fa93 f2a3 	rbit	r2, r3
 80014d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014d6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014e4:	2202      	movs	r2, #2
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ec:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	fa93 f2a3 	rbit	r2, r3
 80014f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014fa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001504:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001508:	2202      	movs	r2, #2
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001510:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	fa93 f2a3 	rbit	r2, r3
 800151a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800151e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001522:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001524:	4b68      	ldr	r3, [pc, #416]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001526:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001528:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800152c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001530:	2102      	movs	r1, #2
 8001532:	6019      	str	r1, [r3, #0]
 8001534:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001538:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	fa93 f1a3 	rbit	r1, r3
 8001542:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001546:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800154a:	6019      	str	r1, [r3, #0]
  return result;
 800154c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001550:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	fab3 f383 	clz	r3, r3
 800155a:	b2db      	uxtb	r3, r3
 800155c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001560:	b2db      	uxtb	r3, r3
 8001562:	f003 031f 	and.w	r3, r3, #31
 8001566:	2101      	movs	r1, #1
 8001568:	fa01 f303 	lsl.w	r3, r1, r3
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d197      	bne.n	80014a2 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001572:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001576:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0304 	and.w	r3, r3, #4
 8001582:	2b00      	cmp	r3, #0
 8001584:	f000 819c 	beq.w	80018c0 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001588:	2300      	movs	r3, #0
 800158a:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800158e:	4b4e      	ldr	r3, [pc, #312]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d116      	bne.n	80015c8 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800159a:	4b4b      	ldr	r3, [pc, #300]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	4a4a      	ldr	r2, [pc, #296]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 80015a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a4:	61d3      	str	r3, [r2, #28]
 80015a6:	4b48      	ldr	r3, [pc, #288]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80015ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015c0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80015c2:	2301      	movs	r3, #1
 80015c4:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c8:	4b41      	ldr	r3, [pc, #260]	@ (80016d0 <HAL_RCC_OscConfig+0x994>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d11a      	bne.n	800160a <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015d4:	4b3e      	ldr	r3, [pc, #248]	@ (80016d0 <HAL_RCC_OscConfig+0x994>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a3d      	ldr	r2, [pc, #244]	@ (80016d0 <HAL_RCC_OscConfig+0x994>)
 80015da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015de:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015e0:	f7ff f8f4 	bl	80007cc <HAL_GetTick>
 80015e4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e8:	e009      	b.n	80015fe <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ea:	f7ff f8ef 	bl	80007cc <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b64      	cmp	r3, #100	@ 0x64
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e3bb      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fe:	4b34      	ldr	r3, [pc, #208]	@ (80016d0 <HAL_RCC_OscConfig+0x994>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001606:	2b00      	cmp	r3, #0
 8001608:	d0ef      	beq.n	80015ea <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800160e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d106      	bne.n	8001628 <HAL_RCC_OscConfig+0x8ec>
 800161a:	4b2b      	ldr	r3, [pc, #172]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	4a2a      	ldr	r2, [pc, #168]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6213      	str	r3, [r2, #32]
 8001626:	e035      	b.n	8001694 <HAL_RCC_OscConfig+0x958>
 8001628:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800162c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10c      	bne.n	8001652 <HAL_RCC_OscConfig+0x916>
 8001638:	4b23      	ldr	r3, [pc, #140]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4a22      	ldr	r2, [pc, #136]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800163e:	f023 0301 	bic.w	r3, r3, #1
 8001642:	6213      	str	r3, [r2, #32]
 8001644:	4b20      	ldr	r3, [pc, #128]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001646:	6a1b      	ldr	r3, [r3, #32]
 8001648:	4a1f      	ldr	r2, [pc, #124]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800164a:	f023 0304 	bic.w	r3, r3, #4
 800164e:	6213      	str	r3, [r2, #32]
 8001650:	e020      	b.n	8001694 <HAL_RCC_OscConfig+0x958>
 8001652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001656:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	2b05      	cmp	r3, #5
 8001660:	d10c      	bne.n	800167c <HAL_RCC_OscConfig+0x940>
 8001662:	4b19      	ldr	r3, [pc, #100]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001664:	6a1b      	ldr	r3, [r3, #32]
 8001666:	4a18      	ldr	r2, [pc, #96]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001668:	f043 0304 	orr.w	r3, r3, #4
 800166c:	6213      	str	r3, [r2, #32]
 800166e:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	4a15      	ldr	r2, [pc, #84]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6213      	str	r3, [r2, #32]
 800167a:	e00b      	b.n	8001694 <HAL_RCC_OscConfig+0x958>
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4a11      	ldr	r2, [pc, #68]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 8001682:	f023 0301 	bic.w	r3, r3, #1
 8001686:	6213      	str	r3, [r2, #32]
 8001688:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	4a0e      	ldr	r2, [pc, #56]	@ (80016c8 <HAL_RCC_OscConfig+0x98c>)
 800168e:	f023 0304 	bic.w	r3, r3, #4
 8001692:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001694:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001698:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 8085 	beq.w	80017b0 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a6:	f7ff f891 	bl	80007cc <HAL_GetTick>
 80016aa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ae:	e011      	b.n	80016d4 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b0:	f7ff f88c 	bl	80007cc <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d907      	bls.n	80016d4 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e356      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
 80016c8:	40021000 	.word	0x40021000
 80016cc:	10908120 	.word	0x10908120
 80016d0:	40007000 	.word	0x40007000
 80016d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016d8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016dc:	2202      	movs	r2, #2
 80016de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016e4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f2a3 	rbit	r2, r3
 80016ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016fc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001700:	2202      	movs	r2, #2
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001708:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	fa93 f2a3 	rbit	r2, r3
 8001712:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001716:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800171a:	601a      	str	r2, [r3, #0]
  return result;
 800171c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001720:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001724:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001726:	fab3 f383 	clz	r3, r3
 800172a:	b2db      	uxtb	r3, r3
 800172c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d102      	bne.n	800173c <HAL_RCC_OscConfig+0xa00>
 8001736:	4b98      	ldr	r3, [pc, #608]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 8001738:	6a1b      	ldr	r3, [r3, #32]
 800173a:	e013      	b.n	8001764 <HAL_RCC_OscConfig+0xa28>
 800173c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001740:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001744:	2202      	movs	r2, #2
 8001746:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001748:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800174c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	fa93 f2a3 	rbit	r2, r3
 8001756:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800175a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	4b8d      	ldr	r3, [pc, #564]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 8001762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001764:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001768:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800176c:	2102      	movs	r1, #2
 800176e:	6011      	str	r1, [r2, #0]
 8001770:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001774:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	fa92 f1a2 	rbit	r1, r2
 800177e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001782:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001786:	6011      	str	r1, [r2, #0]
  return result;
 8001788:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800178c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	fab2 f282 	clz	r2, r2
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	f002 021f 	and.w	r2, r2, #31
 80017a2:	2101      	movs	r1, #1
 80017a4:	fa01 f202 	lsl.w	r2, r1, r2
 80017a8:	4013      	ands	r3, r2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d080      	beq.n	80016b0 <HAL_RCC_OscConfig+0x974>
 80017ae:	e07d      	b.n	80018ac <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b0:	f7ff f80c 	bl	80007cc <HAL_GetTick>
 80017b4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b8:	e00b      	b.n	80017d2 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ba:	f7ff f807 	bl	80007cc <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e2d1      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
 80017d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017d6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017da:	2202      	movs	r2, #2
 80017dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	fa93 f2a3 	rbit	r2, r3
 80017ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017fa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017fe:	2202      	movs	r2, #2
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001806:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	fa93 f2a3 	rbit	r2, r3
 8001810:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001814:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001818:	601a      	str	r2, [r3, #0]
  return result;
 800181a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800181e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001822:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001824:	fab3 f383 	clz	r3, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b00      	cmp	r3, #0
 8001832:	d102      	bne.n	800183a <HAL_RCC_OscConfig+0xafe>
 8001834:	4b58      	ldr	r3, [pc, #352]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	e013      	b.n	8001862 <HAL_RCC_OscConfig+0xb26>
 800183a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800183e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001842:	2202      	movs	r2, #2
 8001844:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800184a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	fa93 f2a3 	rbit	r2, r3
 8001854:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001858:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	4b4e      	ldr	r3, [pc, #312]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 8001860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001862:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001866:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800186a:	2102      	movs	r1, #2
 800186c:	6011      	str	r1, [r2, #0]
 800186e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001872:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	fa92 f1a2 	rbit	r1, r2
 800187c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001880:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001884:	6011      	str	r1, [r2, #0]
  return result;
 8001886:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800188a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	fab2 f282 	clz	r2, r2
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	f002 021f 	and.w	r2, r2, #31
 80018a0:	2101      	movs	r1, #1
 80018a2:	fa01 f202 	lsl.w	r2, r1, r2
 80018a6:	4013      	ands	r3, r2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d186      	bne.n	80017ba <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018ac:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d105      	bne.n	80018c0 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b4:	4b38      	ldr	r3, [pc, #224]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	4a37      	ldr	r2, [pc, #220]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 80018ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f000 8251 	beq.w	8001d74 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018d2:	4b31      	ldr	r3, [pc, #196]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	2b08      	cmp	r3, #8
 80018dc:	f000 820f 	beq.w	8001cfe <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	f040 8165 	bne.w	8001bbc <HAL_RCC_OscConfig+0xe80>
 80018f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80018fa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001900:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001904:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	fa93 f2a3 	rbit	r2, r3
 800190e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001912:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001916:	601a      	str	r2, [r3, #0]
  return result;
 8001918:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800191c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001920:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001922:	fab3 f383 	clz	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800192c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	461a      	mov	r2, r3
 8001934:	2300      	movs	r3, #0
 8001936:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7fe ff48 	bl	80007cc <HAL_GetTick>
 800193c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001940:	e009      	b.n	8001956 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001942:	f7fe ff43 	bl	80007cc <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e20f      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
 8001956:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800195a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800195e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001962:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001968:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	fa93 f2a3 	rbit	r2, r3
 8001972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001976:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800197a:	601a      	str	r2, [r3, #0]
  return result;
 800197c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001980:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001984:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001986:	fab3 f383 	clz	r3, r3
 800198a:	b2db      	uxtb	r3, r3
 800198c:	2b3f      	cmp	r3, #63	@ 0x3f
 800198e:	d805      	bhi.n	800199c <HAL_RCC_OscConfig+0xc60>
 8001990:	4b01      	ldr	r3, [pc, #4]	@ (8001998 <HAL_RCC_OscConfig+0xc5c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	e02a      	b.n	80019ec <HAL_RCC_OscConfig+0xcb0>
 8001996:	bf00      	nop
 8001998:	40021000 	.word	0x40021000
 800199c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ae:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	fa93 f2a3 	rbit	r2, r3
 80019b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019bc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019ca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	fa93 f2a3 	rbit	r2, r3
 80019de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e2:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	4bca      	ldr	r3, [pc, #808]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 80019ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019f0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80019f4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019f8:	6011      	str	r1, [r2, #0]
 80019fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019fe:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	fa92 f1a2 	rbit	r1, r2
 8001a08:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a0c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001a10:	6011      	str	r1, [r2, #0]
  return result;
 8001a12:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a16:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	fab2 f282 	clz	r2, r2
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	f042 0220 	orr.w	r2, r2, #32
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	f002 021f 	and.w	r2, r2, #31
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d184      	bne.n	8001942 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a38:	4bb6      	ldr	r3, [pc, #728]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a3c:	f023 020f 	bic.w	r2, r3, #15
 8001a40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4c:	49b1      	ldr	r1, [pc, #708]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001a52:	4bb0      	ldr	r3, [pc, #704]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001a5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6a19      	ldr	r1, [r3, #32]
 8001a66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	430b      	orrs	r3, r1
 8001a74:	49a7      	ldr	r1, [pc, #668]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	604b      	str	r3, [r1, #4]
 8001a7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a82:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a8c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	fa93 f2a3 	rbit	r2, r3
 8001a96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a9a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001a9e:	601a      	str	r2, [r3, #0]
  return result;
 8001aa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001aa8:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ab4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	461a      	mov	r2, r3
 8001abc:	2301      	movs	r3, #1
 8001abe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7fe fe84 	bl	80007cc <HAL_GetTick>
 8001ac4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac8:	e009      	b.n	8001ade <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aca:	f7fe fe7f 	bl	80007cc <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e14b      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
 8001ade:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ae2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ae6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001aea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001af0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	fa93 f2a3 	rbit	r2, r3
 8001afa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001afe:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b02:	601a      	str	r2, [r3, #0]
  return result;
 8001b04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b08:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b0e:	fab3 f383 	clz	r3, r3
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b16:	d802      	bhi.n	8001b1e <HAL_RCC_OscConfig+0xde2>
 8001b18:	4b7e      	ldr	r3, [pc, #504]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	e027      	b.n	8001b6e <HAL_RCC_OscConfig+0xe32>
 8001b1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b22:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b26:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b30:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	fa93 f2a3 	rbit	r2, r3
 8001b3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b3e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b48:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b56:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	fa93 f2a3 	rbit	r2, r3
 8001b60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b64:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b72:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b76:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b7a:	6011      	str	r1, [r2, #0]
 8001b7c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b80:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b84:	6812      	ldr	r2, [r2, #0]
 8001b86:	fa92 f1a2 	rbit	r1, r2
 8001b8a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b8e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001b92:	6011      	str	r1, [r2, #0]
  return result;
 8001b94:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b98:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001b9c:	6812      	ldr	r2, [r2, #0]
 8001b9e:	fab2 f282 	clz	r2, r2
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	f042 0220 	orr.w	r2, r2, #32
 8001ba8:	b2d2      	uxtb	r2, r2
 8001baa:	f002 021f 	and.w	r2, r2, #31
 8001bae:	2101      	movs	r1, #1
 8001bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d087      	beq.n	8001aca <HAL_RCC_OscConfig+0xd8e>
 8001bba:	e0db      	b.n	8001d74 <HAL_RCC_OscConfig+0x1038>
 8001bbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bc0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001bc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	fa93 f2a3 	rbit	r2, r3
 8001bd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bdc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001be0:	601a      	str	r2, [r3, #0]
  return result;
 8001be2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001be6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bea:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001bf6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	2300      	movs	r3, #0
 8001c00:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c02:	f7fe fde3 	bl	80007cc <HAL_GetTick>
 8001c06:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0a:	e009      	b.n	8001c20 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0c:	f7fe fdde 	bl	80007cc <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e0aa      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
 8001c20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c24:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c32:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	fa93 f2a3 	rbit	r2, r3
 8001c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c40:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c44:	601a      	str	r2, [r3, #0]
  return result;
 8001c46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c4a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c50:	fab3 f383 	clz	r3, r3
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c58:	d802      	bhi.n	8001c60 <HAL_RCC_OscConfig+0xf24>
 8001c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	e027      	b.n	8001cb0 <HAL_RCC_OscConfig+0xf74>
 8001c60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c64:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c68:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c72:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	fa93 f2a3 	rbit	r2, r3
 8001c7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c80:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c8a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001c8e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c98:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	fa93 f2a3 	rbit	r2, r3
 8001ca2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca6:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <HAL_RCC_OscConfig+0xfd8>)
 8001cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cb4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cb8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001cbc:	6011      	str	r1, [r2, #0]
 8001cbe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cc2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	fa92 f1a2 	rbit	r1, r2
 8001ccc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cd0:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001cd4:	6011      	str	r1, [r2, #0]
  return result;
 8001cd6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cda:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	fab2 f282 	clz	r2, r2
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	f042 0220 	orr.w	r2, r2, #32
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	f002 021f 	and.w	r2, r2, #31
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d187      	bne.n	8001c0c <HAL_RCC_OscConfig+0xed0>
 8001cfc:	e03a      	b.n	8001d74 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d104      	bne.n	8001d18 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e031      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
 8001d12:	bf00      	nop
 8001d14:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d18:	4b19      	ldr	r3, [pc, #100]	@ (8001d80 <HAL_RCC_OscConfig+0x1044>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001d20:	4b17      	ldr	r3, [pc, #92]	@ (8001d80 <HAL_RCC_OscConfig+0x1044>)
 8001d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d24:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d28:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d2c:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001d30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d34:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d117      	bne.n	8001d70 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d40:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d44:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d4c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d10b      	bne.n	8001d70 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001d58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d5c:	f003 020f 	and.w	r2, r3, #15
 8001d60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d001      	beq.n	8001d74 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40021000 	.word	0x40021000

08001d84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b09e      	sub	sp, #120	@ 0x78
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e154      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d9c:	4b89      	ldr	r3, [pc, #548]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d910      	bls.n	8001dcc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001daa:	4b86      	ldr	r3, [pc, #536]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f023 0207 	bic.w	r2, r3, #7
 8001db2:	4984      	ldr	r1, [pc, #528]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dba:	4b82      	ldr	r3, [pc, #520]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e13c      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d008      	beq.n	8001dea <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd8:	4b7b      	ldr	r3, [pc, #492]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4978      	ldr	r1, [pc, #480]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 80cd 	beq.w	8001f92 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d137      	bne.n	8001e70 <HAL_RCC_ClockConfig+0xec>
 8001e00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e04:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e08:	fa93 f3a3 	rbit	r3, r3
 8001e0c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001e0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e10:	fab3 f383 	clz	r3, r3
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e18:	d802      	bhi.n	8001e20 <HAL_RCC_ClockConfig+0x9c>
 8001e1a:	4b6b      	ldr	r3, [pc, #428]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	e00f      	b.n	8001e40 <HAL_RCC_ClockConfig+0xbc>
 8001e20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e2e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e32:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e36:	fa93 f3a3 	rbit	r3, r3
 8001e3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e3c:	4b62      	ldr	r3, [pc, #392]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e44:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001e46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e48:	fa92 f2a2 	rbit	r2, r2
 8001e4c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001e4e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001e50:	fab2 f282 	clz	r2, r2
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	f042 0220 	orr.w	r2, r2, #32
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	f002 021f 	and.w	r2, r2, #31
 8001e60:	2101      	movs	r1, #1
 8001e62:	fa01 f202 	lsl.w	r2, r1, r2
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d171      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e0ea      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d137      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x164>
 8001e78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e7c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e80:	fa93 f3a3 	rbit	r3, r3
 8001e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e88:	fab3 f383 	clz	r3, r3
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e90:	d802      	bhi.n	8001e98 <HAL_RCC_ClockConfig+0x114>
 8001e92:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	e00f      	b.n	8001eb8 <HAL_RCC_ClockConfig+0x134>
 8001e98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ea0:	fa93 f3a3 	rbit	r3, r3
 8001ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001eaa:	643b      	str	r3, [r7, #64]	@ 0x40
 8001eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eae:	fa93 f3a3 	rbit	r3, r3
 8001eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001eb4:	4b44      	ldr	r3, [pc, #272]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ebc:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001ebe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ec0:	fa92 f2a2 	rbit	r2, r2
 8001ec4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001ec6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ec8:	fab2 f282 	clz	r2, r2
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	f042 0220 	orr.w	r2, r2, #32
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	f002 021f 	and.w	r2, r2, #31
 8001ed8:	2101      	movs	r1, #1
 8001eda:	fa01 f202 	lsl.w	r2, r1, r2
 8001ede:	4013      	ands	r3, r2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d135      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e0ae      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
 8001ee8:	2302      	movs	r3, #2
 8001eea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eee:	fa93 f3a3 	rbit	r3, r3
 8001ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	fab3 f383 	clz	r3, r3
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001efe:	d802      	bhi.n	8001f06 <HAL_RCC_ClockConfig+0x182>
 8001f00:	4b31      	ldr	r3, [pc, #196]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	e00d      	b.n	8001f22 <HAL_RCC_ClockConfig+0x19e>
 8001f06:	2302      	movs	r3, #2
 8001f08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f0c:	fa93 f3a3 	rbit	r3, r3
 8001f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f12:	2302      	movs	r3, #2
 8001f14:	623b      	str	r3, [r7, #32]
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	fa93 f3a3 	rbit	r3, r3
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f22:	2202      	movs	r2, #2
 8001f24:	61ba      	str	r2, [r7, #24]
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	fa92 f2a2 	rbit	r2, r2
 8001f2c:	617a      	str	r2, [r7, #20]
  return result;
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	fab2 f282 	clz	r2, r2
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	f042 0220 	orr.w	r2, r2, #32
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	f002 021f 	and.w	r2, r2, #31
 8001f40:	2101      	movs	r1, #1
 8001f42:	fa01 f202 	lsl.w	r2, r1, r2
 8001f46:	4013      	ands	r3, r2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e07a      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f50:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f023 0203 	bic.w	r2, r3, #3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	491a      	ldr	r1, [pc, #104]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f62:	f7fe fc33 	bl	80007cc <HAL_GetTick>
 8001f66:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f6a:	f7fe fc2f 	bl	80007cc <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e062      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <HAL_RCC_ClockConfig+0x244>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f003 020c 	and.w	r2, r3, #12
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d1eb      	bne.n	8001f6a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f92:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d215      	bcs.n	8001fcc <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa0:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f023 0207 	bic.w	r2, r3, #7
 8001fa8:	4906      	ldr	r1, [pc, #24]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fb0:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <HAL_RCC_ClockConfig+0x240>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0307 	and.w	r3, r3, #7
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d006      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e041      	b.n	8002046 <HAL_RCC_ClockConfig+0x2c2>
 8001fc2:	bf00      	nop
 8001fc4:	40022000 	.word	0x40022000
 8001fc8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d008      	beq.n	8001fea <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <HAL_RCC_ClockConfig+0x2cc>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	491a      	ldr	r1, [pc, #104]	@ (8002050 <HAL_RCC_ClockConfig+0x2cc>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d009      	beq.n	800200a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ff6:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <HAL_RCC_ClockConfig+0x2cc>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	4912      	ldr	r1, [pc, #72]	@ (8002050 <HAL_RCC_ClockConfig+0x2cc>)
 8002006:	4313      	orrs	r3, r2
 8002008:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800200a:	f000 f829 	bl	8002060 <HAL_RCC_GetSysClockFreq>
 800200e:	4601      	mov	r1, r0
 8002010:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <HAL_RCC_ClockConfig+0x2cc>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002018:	22f0      	movs	r2, #240	@ 0xf0
 800201a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	fa92 f2a2 	rbit	r2, r2
 8002022:	60fa      	str	r2, [r7, #12]
  return result;
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	fab2 f282 	clz	r2, r2
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	40d3      	lsrs	r3, r2
 800202e:	4a09      	ldr	r2, [pc, #36]	@ (8002054 <HAL_RCC_ClockConfig+0x2d0>)
 8002030:	5cd3      	ldrb	r3, [r2, r3]
 8002032:	fa21 f303 	lsr.w	r3, r1, r3
 8002036:	4a08      	ldr	r2, [pc, #32]	@ (8002058 <HAL_RCC_ClockConfig+0x2d4>)
 8002038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800203a:	4b08      	ldr	r3, [pc, #32]	@ (800205c <HAL_RCC_ClockConfig+0x2d8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fb80 	bl	8000744 <HAL_InitTick>
  
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3778      	adds	r7, #120	@ 0x78
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	080022d0 	.word	0x080022d0
 8002058:	20000000 	.word	0x20000000
 800205c:	20000004 	.word	0x20000004

08002060 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002060:	b480      	push	{r7}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	2300      	movs	r3, #0
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
 8002072:	2300      	movs	r3, #0
 8002074:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800207a:	4b1f      	ldr	r3, [pc, #124]	@ (80020f8 <HAL_RCC_GetSysClockFreq+0x98>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	2b04      	cmp	r3, #4
 8002088:	d002      	beq.n	8002090 <HAL_RCC_GetSysClockFreq+0x30>
 800208a:	2b08      	cmp	r3, #8
 800208c:	d003      	beq.n	8002096 <HAL_RCC_GetSysClockFreq+0x36>
 800208e:	e029      	b.n	80020e4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002090:	4b1a      	ldr	r3, [pc, #104]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002092:	613b      	str	r3, [r7, #16]
      break;
 8002094:	e029      	b.n	80020ea <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	0c9b      	lsrs	r3, r3, #18
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	4a18      	ldr	r2, [pc, #96]	@ (8002100 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020a0:	5cd3      	ldrb	r3, [r2, r3]
 80020a2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80020a4:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80020a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a8:	f003 030f 	and.w	r3, r3, #15
 80020ac:	4a15      	ldr	r2, [pc, #84]	@ (8002104 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020ae:	5cd3      	ldrb	r3, [r2, r3]
 80020b0:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020bc:	4a0f      	ldr	r2, [pc, #60]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	fb02 f303 	mul.w	r3, r2, r3
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	e007      	b.n	80020de <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020ce:	4a0b      	ldr	r2, [pc, #44]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	fb02 f303 	mul.w	r3, r2, r3
 80020dc:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	613b      	str	r3, [r7, #16]
      break;
 80020e2:	e002      	b.n	80020ea <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020e4:	4b05      	ldr	r3, [pc, #20]	@ (80020fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80020e6:	613b      	str	r3, [r7, #16]
      break;
 80020e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ea:	693b      	ldr	r3, [r7, #16]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	371c      	adds	r7, #28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	40021000 	.word	0x40021000
 80020fc:	007a1200 	.word	0x007a1200
 8002100:	080022e0 	.word	0x080022e0
 8002104:	080022f0 	.word	0x080022f0

08002108 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e09d      	b.n	8002256 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211e:	2b00      	cmp	r3, #0
 8002120:	d108      	bne.n	8002134 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800212a:	d009      	beq.n	8002140 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	61da      	str	r2, [r3, #28]
 8002132:	e005      	b.n	8002140 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d106      	bne.n	8002160 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7fe f9dc 	bl	8000518 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2202      	movs	r2, #2
 8002164:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002176:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002180:	d902      	bls.n	8002188 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	e002      	b.n	800218e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800218c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002196:	d007      	beq.n	80021a8 <HAL_SPI_Init+0xa0>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80021a0:	d002      	beq.n	80021a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80021b8:	431a      	orrs	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ea:	ea42 0103 	orr.w	r1, r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	0c1b      	lsrs	r3, r3, #16
 8002204:	f003 0204 	and.w	r2, r3, #4
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002224:	ea42 0103 	orr.w	r1, r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	69da      	ldr	r2, [r3, #28]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002244:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <memset>:
 800225e:	4402      	add	r2, r0
 8002260:	4603      	mov	r3, r0
 8002262:	4293      	cmp	r3, r2
 8002264:	d100      	bne.n	8002268 <memset+0xa>
 8002266:	4770      	bx	lr
 8002268:	f803 1b01 	strb.w	r1, [r3], #1
 800226c:	e7f9      	b.n	8002262 <memset+0x4>
	...

08002270 <__libc_init_array>:
 8002270:	b570      	push	{r4, r5, r6, lr}
 8002272:	4d0d      	ldr	r5, [pc, #52]	@ (80022a8 <__libc_init_array+0x38>)
 8002274:	4c0d      	ldr	r4, [pc, #52]	@ (80022ac <__libc_init_array+0x3c>)
 8002276:	1b64      	subs	r4, r4, r5
 8002278:	10a4      	asrs	r4, r4, #2
 800227a:	2600      	movs	r6, #0
 800227c:	42a6      	cmp	r6, r4
 800227e:	d109      	bne.n	8002294 <__libc_init_array+0x24>
 8002280:	4d0b      	ldr	r5, [pc, #44]	@ (80022b0 <__libc_init_array+0x40>)
 8002282:	4c0c      	ldr	r4, [pc, #48]	@ (80022b4 <__libc_init_array+0x44>)
 8002284:	f000 f818 	bl	80022b8 <_init>
 8002288:	1b64      	subs	r4, r4, r5
 800228a:	10a4      	asrs	r4, r4, #2
 800228c:	2600      	movs	r6, #0
 800228e:	42a6      	cmp	r6, r4
 8002290:	d105      	bne.n	800229e <__libc_init_array+0x2e>
 8002292:	bd70      	pop	{r4, r5, r6, pc}
 8002294:	f855 3b04 	ldr.w	r3, [r5], #4
 8002298:	4798      	blx	r3
 800229a:	3601      	adds	r6, #1
 800229c:	e7ee      	b.n	800227c <__libc_init_array+0xc>
 800229e:	f855 3b04 	ldr.w	r3, [r5], #4
 80022a2:	4798      	blx	r3
 80022a4:	3601      	adds	r6, #1
 80022a6:	e7f2      	b.n	800228e <__libc_init_array+0x1e>
 80022a8:	08002300 	.word	0x08002300
 80022ac:	08002300 	.word	0x08002300
 80022b0:	08002300 	.word	0x08002300
 80022b4:	08002304 	.word	0x08002304

080022b8 <_init>:
 80022b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ba:	bf00      	nop
 80022bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022be:	bc08      	pop	{r3}
 80022c0:	469e      	mov	lr, r3
 80022c2:	4770      	bx	lr

080022c4 <_fini>:
 80022c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c6:	bf00      	nop
 80022c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022ca:	bc08      	pop	{r3}
 80022cc:	469e      	mov	lr, r3
 80022ce:	4770      	bx	lr
