#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028c0ca88950 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000028c0cb22fa0_0 .net "PC", 31 0, L_0000028c0cba84f0;  1 drivers
v0000028c0cb230e0_0 .net "cycles_consumed", 31 0, v0000028c0cb22d20_0;  1 drivers
v0000028c0cb23180_0 .var "input_clk", 0 0;
v0000028c0cb239a0_0 .var "rst", 0 0;
S_0000028c0c8ba010 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000028c0ca88950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000028c0ca5def0 .functor NOR 1, v0000028c0cb23180_0, v0000028c0cb0b9a0_0, C4<0>, C4<0>;
L_0000028c0ca5d470 .functor AND 1, v0000028c0caef360_0, v0000028c0caedf60_0, C4<1>, C4<1>;
L_0000028c0ca5e0b0 .functor AND 1, L_0000028c0ca5d470, L_0000028c0cb23ae0, C4<1>, C4<1>;
L_0000028c0ca5d400 .functor AND 1, v0000028c0cae0960_0, v0000028c0cae08c0_0, C4<1>, C4<1>;
L_0000028c0ca5d4e0 .functor AND 1, L_0000028c0ca5d400, L_0000028c0cb23b80, C4<1>, C4<1>;
L_0000028c0ca5df60 .functor AND 1, v0000028c0cb0e100_0, v0000028c0cb0d700_0, C4<1>, C4<1>;
L_0000028c0ca5e190 .functor AND 1, L_0000028c0ca5df60, L_0000028c0cb23e00, C4<1>, C4<1>;
L_0000028c0ca5c750 .functor AND 1, v0000028c0caef360_0, v0000028c0caedf60_0, C4<1>, C4<1>;
L_0000028c0ca5cc90 .functor AND 1, L_0000028c0ca5c750, L_0000028c0cb23fe0, C4<1>, C4<1>;
L_0000028c0ca5cec0 .functor AND 1, v0000028c0cae0960_0, v0000028c0cae08c0_0, C4<1>, C4<1>;
L_0000028c0ca5d5c0 .functor AND 1, L_0000028c0ca5cec0, L_0000028c0cb24080, C4<1>, C4<1>;
L_0000028c0ca5d6a0 .functor AND 1, v0000028c0cb0e100_0, v0000028c0cb0d700_0, C4<1>, C4<1>;
L_0000028c0ca5d630 .functor AND 1, L_0000028c0ca5d6a0, L_0000028c0cb24c60, C4<1>, C4<1>;
L_0000028c0cb262c0 .functor NOT 1, L_0000028c0ca5def0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb26480 .functor NOT 1, L_0000028c0ca5def0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3ba20 .functor NOT 1, L_0000028c0ca5def0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3d310 .functor NOT 1, L_0000028c0ca5def0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3d380 .functor NOT 1, L_0000028c0ca5def0, C4<0>, C4<0>, C4<0>;
L_0000028c0cba84f0 .functor BUFZ 32, v0000028c0cb099c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0cb0e4c0_0 .net "EX1_ALU_OPER1", 31 0, L_0000028c0cb26870;  1 drivers
v0000028c0cb0e6a0_0 .net "EX1_ALU_OPER2", 31 0, L_0000028c0cb3b780;  1 drivers
v0000028c0cb0e880_0 .net "EX1_PC", 31 0, v0000028c0caf08a0_0;  1 drivers
v0000028c0cb0e2e0_0 .net "EX1_PFC", 31 0, v0000028c0caf04e0_0;  1 drivers
v0000028c0cb0e560_0 .net "EX1_PFC_to_IF", 31 0, L_0000028c0cb1f9e0;  1 drivers
v0000028c0cb0e740_0 .net "EX1_forward_to_B", 31 0, v0000028c0caf0580_0;  1 drivers
v0000028c0cb0e600_0 .net "EX1_is_beq", 0 0, v0000028c0caf0ee0_0;  1 drivers
v0000028c0cb07800_0 .net "EX1_is_bne", 0 0, v0000028c0caf1020_0;  1 drivers
v0000028c0cb08200_0 .net "EX1_is_jal", 0 0, v0000028c0caf0940_0;  1 drivers
v0000028c0cb07440_0 .net "EX1_is_jr", 0 0, v0000028c0caf10c0_0;  1 drivers
v0000028c0cb080c0_0 .net "EX1_is_oper2_immed", 0 0, v0000028c0caf1160_0;  1 drivers
v0000028c0cb06cc0_0 .net "EX1_memread", 0 0, v0000028c0caf1200_0;  1 drivers
v0000028c0cb069a0_0 .net "EX1_memwrite", 0 0, v0000028c0caf09e0_0;  1 drivers
v0000028c0cb079e0_0 .net "EX1_opcode", 11 0, v0000028c0caf12a0_0;  1 drivers
v0000028c0cb082a0_0 .net "EX1_predicted", 0 0, v0000028c0caf0760_0;  1 drivers
v0000028c0cb07260_0 .net "EX1_rd_ind", 4 0, v0000028c0caf0a80_0;  1 drivers
v0000028c0cb08b60_0 .net "EX1_rd_indzero", 0 0, v0000028c0caf1340_0;  1 drivers
v0000028c0cb08ca0_0 .net "EX1_regwrite", 0 0, v0000028c0caf0080_0;  1 drivers
v0000028c0cb07760_0 .net "EX1_rs1", 31 0, v0000028c0caf0260_0;  1 drivers
v0000028c0cb08980_0 .net "EX1_rs1_ind", 4 0, v0000028c0caf0300_0;  1 drivers
v0000028c0cb09060_0 .net "EX1_rs2", 31 0, v0000028c0caf03a0_0;  1 drivers
v0000028c0cb07f80_0 .net "EX1_rs2_ind", 4 0, v0000028c0caefc20_0;  1 drivers
v0000028c0cb08160_0 .net "EX1_rs2_out", 31 0, L_0000028c0cb3ce40;  1 drivers
v0000028c0cb087a0_0 .net "EX2_ALU_OPER1", 31 0, v0000028c0caeda60_0;  1 drivers
v0000028c0cb06ae0_0 .net "EX2_ALU_OPER2", 31 0, v0000028c0caee780_0;  1 drivers
v0000028c0cb08020_0 .net "EX2_ALU_OUT", 31 0, L_0000028c0cb1fbc0;  1 drivers
v0000028c0cb07c60_0 .net "EX2_PC", 31 0, v0000028c0caee820_0;  1 drivers
v0000028c0cb07300_0 .net "EX2_PFC_to_IF", 31 0, v0000028c0caee8c0_0;  1 drivers
v0000028c0cb07e40_0 .net "EX2_forward_to_B", 31 0, v0000028c0caee960_0;  1 drivers
v0000028c0cb09100_0 .net "EX2_is_beq", 0 0, v0000028c0caefb80_0;  1 drivers
v0000028c0cb07d00_0 .net "EX2_is_bne", 0 0, v0000028c0caef5e0_0;  1 drivers
v0000028c0cb06d60_0 .net "EX2_is_jal", 0 0, v0000028c0caef220_0;  1 drivers
v0000028c0cb076c0_0 .net "EX2_is_jr", 0 0, v0000028c0caef2c0_0;  1 drivers
v0000028c0cb074e0_0 .net "EX2_is_oper2_immed", 0 0, v0000028c0caedb00_0;  1 drivers
v0000028c0cb083e0_0 .net "EX2_memread", 0 0, v0000028c0caef9a0_0;  1 drivers
v0000028c0cb07580_0 .net "EX2_memwrite", 0 0, v0000028c0caedba0_0;  1 drivers
v0000028c0cb07b20_0 .net "EX2_opcode", 11 0, v0000028c0caef900_0;  1 drivers
v0000028c0cb08ac0_0 .net "EX2_predicted", 0 0, v0000028c0caefae0_0;  1 drivers
v0000028c0cb078a0_0 .net "EX2_rd_ind", 4 0, v0000028c0caedec0_0;  1 drivers
v0000028c0cb07da0_0 .net "EX2_rd_indzero", 0 0, v0000028c0caedf60_0;  1 drivers
v0000028c0cb08340_0 .net "EX2_regwrite", 0 0, v0000028c0caef360_0;  1 drivers
v0000028c0cb08480_0 .net "EX2_rs1", 31 0, v0000028c0caef4a0_0;  1 drivers
v0000028c0cb07ee0_0 .net "EX2_rs1_ind", 4 0, v0000028c0caef540_0;  1 drivers
v0000028c0cb06b80_0 .net "EX2_rs2_ind", 4 0, v0000028c0caef7c0_0;  1 drivers
v0000028c0cb07a80_0 .net "EX2_rs2_out", 31 0, v0000028c0caf31f0_0;  1 drivers
v0000028c0cb073a0_0 .net "ID_INST", 31 0, v0000028c0cafa090_0;  1 drivers
v0000028c0cb06e00_0 .net "ID_PC", 31 0, v0000028c0cb0b720_0;  1 drivers
v0000028c0cb07940_0 .net "ID_PFC_to_EX", 31 0, L_0000028c0cb1f6c0;  1 drivers
v0000028c0cb07bc0_0 .net "ID_PFC_to_IF", 31 0, L_0000028c0cb1e9a0;  1 drivers
v0000028c0cb08520_0 .net "ID_forward_to_B", 31 0, L_0000028c0cb1df00;  1 drivers
v0000028c0cb07620_0 .net "ID_is_beq", 0 0, L_0000028c0cb1ecc0;  1 drivers
v0000028c0cb06c20_0 .net "ID_is_bne", 0 0, L_0000028c0cb1ef40;  1 drivers
v0000028c0cb085c0_0 .net "ID_is_j", 0 0, L_0000028c0cb1f1c0;  1 drivers
v0000028c0cb08660_0 .net "ID_is_jal", 0 0, L_0000028c0cb1f080;  1 drivers
v0000028c0cb08700_0 .net "ID_is_jr", 0 0, L_0000028c0cb1efe0;  1 drivers
v0000028c0cb08840_0 .net "ID_is_oper2_immed", 0 0, L_0000028c0cb25d10;  1 drivers
v0000028c0cb088e0_0 .net "ID_memread", 0 0, L_0000028c0cb1d1e0;  1 drivers
v0000028c0cb08a20_0 .net "ID_memwrite", 0 0, L_0000028c0cb1d3c0;  1 drivers
v0000028c0cb08c00_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  1 drivers
v0000028c0cb08e80_0 .net "ID_predicted", 0 0, v0000028c0caf2750_0;  1 drivers
v0000028c0cb08d40_0 .net "ID_rd_ind", 4 0, v0000028c0cb0a1e0_0;  1 drivers
v0000028c0cb08de0_0 .net "ID_regwrite", 0 0, L_0000028c0cb1d500;  1 drivers
v0000028c0cb08f20_0 .net "ID_rs1", 31 0, v0000028c0caf9410_0;  1 drivers
v0000028c0cb08fc0_0 .net "ID_rs1_ind", 4 0, v0000028c0cb09a60_0;  1 drivers
v0000028c0cb06a40_0 .net "ID_rs2", 31 0, v0000028c0caf7d90_0;  1 drivers
v0000028c0cb06ea0_0 .net "ID_rs2_ind", 4 0, v0000028c0cb09f60_0;  1 drivers
v0000028c0cb06f40_0 .net "IF_INST", 31 0, L_0000028c0cb269c0;  1 drivers
v0000028c0cb06fe0_0 .net "IF_pc", 31 0, v0000028c0cb099c0_0;  1 drivers
v0000028c0cb07080_0 .net "MEM_ALU_OUT", 31 0, v0000028c0cae1220_0;  1 drivers
v0000028c0cb07120_0 .net "MEM_Data_mem_out", 31 0, v0000028c0cb0d0c0_0;  1 drivers
v0000028c0cb071c0_0 .net "MEM_memread", 0 0, v0000028c0cae1b80_0;  1 drivers
v0000028c0cb228c0_0 .net "MEM_memwrite", 0 0, v0000028c0cae1e00_0;  1 drivers
v0000028c0cb22960_0 .net "MEM_opcode", 11 0, v0000028c0cae1c20_0;  1 drivers
v0000028c0cb21f60_0 .net "MEM_rd_ind", 4 0, v0000028c0cae0820_0;  1 drivers
v0000028c0cb22a00_0 .net "MEM_rd_indzero", 0 0, v0000028c0cae08c0_0;  1 drivers
v0000028c0cb24120_0 .net "MEM_regwrite", 0 0, v0000028c0cae0960_0;  1 drivers
v0000028c0cb22140_0 .net "MEM_rs2", 31 0, v0000028c0cae1900_0;  1 drivers
v0000028c0cb24580_0 .net "PC", 31 0, L_0000028c0cba84f0;  alias, 1 drivers
v0000028c0cb243a0_0 .net "STALL_ID1_FLUSH", 0 0, v0000028c0caf4690_0;  1 drivers
v0000028c0cb23220_0 .net "STALL_ID2_FLUSH", 0 0, v0000028c0caf47d0_0;  1 drivers
v0000028c0cb22460_0 .net "STALL_IF_FLUSH", 0 0, v0000028c0caf5a90_0;  1 drivers
v0000028c0cb225a0_0 .net "WB_ALU_OUT", 31 0, v0000028c0cb0cee0_0;  1 drivers
v0000028c0cb232c0_0 .net "WB_Data_mem_out", 31 0, v0000028c0cb0c440_0;  1 drivers
v0000028c0cb22500_0 .net "WB_memread", 0 0, v0000028c0cb0d5c0_0;  1 drivers
v0000028c0cb235e0_0 .net "WB_rd_ind", 4 0, v0000028c0cb0d020_0;  1 drivers
v0000028c0cb23d60_0 .net "WB_rd_indzero", 0 0, v0000028c0cb0d700_0;  1 drivers
v0000028c0cb241c0_0 .net "WB_regwrite", 0 0, v0000028c0cb0e100_0;  1 drivers
v0000028c0cb22b40_0 .net "Wrong_prediction", 0 0, L_0000028c0cb3d4d0;  1 drivers
v0000028c0cb22320_0 .net *"_ivl_1", 0 0, L_0000028c0ca5d470;  1 drivers
v0000028c0cb22820_0 .net *"_ivl_13", 0 0, L_0000028c0ca5df60;  1 drivers
v0000028c0cb24440_0 .net *"_ivl_14", 0 0, L_0000028c0cb23e00;  1 drivers
v0000028c0cb22640_0 .net *"_ivl_19", 0 0, L_0000028c0ca5c750;  1 drivers
v0000028c0cb237c0_0 .net *"_ivl_2", 0 0, L_0000028c0cb23ae0;  1 drivers
v0000028c0cb244e0_0 .net *"_ivl_20", 0 0, L_0000028c0cb23fe0;  1 drivers
v0000028c0cb23400_0 .net *"_ivl_25", 0 0, L_0000028c0ca5cec0;  1 drivers
v0000028c0cb22f00_0 .net *"_ivl_26", 0 0, L_0000028c0cb24080;  1 drivers
v0000028c0cb220a0_0 .net *"_ivl_31", 0 0, L_0000028c0ca5d6a0;  1 drivers
v0000028c0cb24300_0 .net *"_ivl_32", 0 0, L_0000028c0cb24c60;  1 drivers
v0000028c0cb23360_0 .net *"_ivl_40", 31 0, L_0000028c0cb1d640;  1 drivers
L_0000028c0cb40c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb23cc0_0 .net *"_ivl_43", 26 0, L_0000028c0cb40c58;  1 drivers
L_0000028c0cb40ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb23c20_0 .net/2u *"_ivl_44", 31 0, L_0000028c0cb40ca0;  1 drivers
v0000028c0cb24620_0 .net *"_ivl_52", 31 0, L_0000028c0cb941d0;  1 drivers
L_0000028c0cb40d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb23860_0 .net *"_ivl_55", 26 0, L_0000028c0cb40d30;  1 drivers
L_0000028c0cb40d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb22aa0_0 .net/2u *"_ivl_56", 31 0, L_0000028c0cb40d78;  1 drivers
v0000028c0cb23a40_0 .net *"_ivl_7", 0 0, L_0000028c0ca5d400;  1 drivers
v0000028c0cb246c0_0 .net *"_ivl_8", 0 0, L_0000028c0cb23b80;  1 drivers
v0000028c0cb22be0_0 .net "alu_selA", 1 0, L_0000028c0cb23ea0;  1 drivers
v0000028c0cb23540_0 .net "alu_selB", 1 0, L_0000028c0cb24d00;  1 drivers
v0000028c0cb22c80_0 .net "clk", 0 0, L_0000028c0ca5def0;  1 drivers
v0000028c0cb22d20_0 .var "cycles_consumed", 31 0;
v0000028c0cb24260_0 .net "exhaz", 0 0, L_0000028c0ca5d4e0;  1 drivers
v0000028c0cb23900_0 .net "exhaz2", 0 0, L_0000028c0ca5d5c0;  1 drivers
v0000028c0cb221e0_0 .net "hlt", 0 0, v0000028c0cb0b9a0_0;  1 drivers
v0000028c0cb22dc0_0 .net "idhaz", 0 0, L_0000028c0ca5e0b0;  1 drivers
v0000028c0cb23f40_0 .net "idhaz2", 0 0, L_0000028c0ca5cc90;  1 drivers
v0000028c0cb23040_0 .net "if_id_write", 0 0, v0000028c0caf5f90_0;  1 drivers
v0000028c0cb22000_0 .net "input_clk", 0 0, v0000028c0cb23180_0;  1 drivers
v0000028c0cb23680_0 .net "is_branch_and_taken", 0 0, L_0000028c0cb261e0;  1 drivers
v0000028c0cb22280_0 .net "memhaz", 0 0, L_0000028c0ca5e190;  1 drivers
v0000028c0cb223c0_0 .net "memhaz2", 0 0, L_0000028c0ca5d630;  1 drivers
v0000028c0cb226e0_0 .net "pc_src", 2 0, L_0000028c0cb1dc80;  1 drivers
v0000028c0cb23720_0 .net "pc_write", 0 0, v0000028c0caf4c30_0;  1 drivers
v0000028c0cb234a0_0 .net "rst", 0 0, v0000028c0cb239a0_0;  1 drivers
v0000028c0cb22780_0 .net "store_rs2_forward", 1 0, L_0000028c0cb24800;  1 drivers
v0000028c0cb22e60_0 .net "wdata_to_reg_file", 31 0, L_0000028c0cba8100;  1 drivers
E_0000028c0ca77ac0/0 .event negedge, v0000028c0caf33d0_0;
E_0000028c0ca77ac0/1 .event posedge, v0000028c0cae1360_0;
E_0000028c0ca77ac0 .event/or E_0000028c0ca77ac0/0, E_0000028c0ca77ac0/1;
L_0000028c0cb23ae0 .cmp/eq 5, v0000028c0caedec0_0, v0000028c0caf0300_0;
L_0000028c0cb23b80 .cmp/eq 5, v0000028c0cae0820_0, v0000028c0caf0300_0;
L_0000028c0cb23e00 .cmp/eq 5, v0000028c0cb0d020_0, v0000028c0caf0300_0;
L_0000028c0cb23fe0 .cmp/eq 5, v0000028c0caedec0_0, v0000028c0caefc20_0;
L_0000028c0cb24080 .cmp/eq 5, v0000028c0cae0820_0, v0000028c0caefc20_0;
L_0000028c0cb24c60 .cmp/eq 5, v0000028c0cb0d020_0, v0000028c0caefc20_0;
L_0000028c0cb1d640 .concat [ 5 27 0 0], v0000028c0cb0a1e0_0, L_0000028c0cb40c58;
L_0000028c0cb20fc0 .cmp/ne 32, L_0000028c0cb1d640, L_0000028c0cb40ca0;
L_0000028c0cb941d0 .concat [ 5 27 0 0], v0000028c0caedec0_0, L_0000028c0cb40d30;
L_0000028c0cb932d0 .cmp/ne 32, L_0000028c0cb941d0, L_0000028c0cb40d78;
S_0000028c0c7cd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000028c0ca5cd00 .functor NOT 1, L_0000028c0ca5d4e0, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5d010 .functor AND 1, L_0000028c0ca5e190, L_0000028c0ca5cd00, C4<1>, C4<1>;
L_0000028c0ca5d550 .functor OR 1, L_0000028c0ca5e0b0, L_0000028c0ca5d010, C4<0>, C4<0>;
L_0000028c0ca5dfd0 .functor OR 1, L_0000028c0ca5e0b0, L_0000028c0ca5d4e0, C4<0>, C4<0>;
v0000028c0ca86f90_0 .net *"_ivl_12", 0 0, L_0000028c0ca5dfd0;  1 drivers
v0000028c0ca87f30_0 .net *"_ivl_2", 0 0, L_0000028c0ca5cd00;  1 drivers
v0000028c0ca86a90_0 .net *"_ivl_5", 0 0, L_0000028c0ca5d010;  1 drivers
v0000028c0ca875d0_0 .net *"_ivl_7", 0 0, L_0000028c0ca5d550;  1 drivers
v0000028c0ca87030_0 .net "alu_selA", 1 0, L_0000028c0cb23ea0;  alias, 1 drivers
v0000028c0ca86db0_0 .net "exhaz", 0 0, L_0000028c0ca5d4e0;  alias, 1 drivers
v0000028c0ca87850_0 .net "idhaz", 0 0, L_0000028c0ca5e0b0;  alias, 1 drivers
v0000028c0ca88070_0 .net "memhaz", 0 0, L_0000028c0ca5e190;  alias, 1 drivers
L_0000028c0cb23ea0 .concat8 [ 1 1 0 0], L_0000028c0ca5d550, L_0000028c0ca5dfd0;
S_0000028c0c7cd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000028c0ca5cfa0 .functor NOT 1, L_0000028c0ca5d5c0, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5d780 .functor AND 1, L_0000028c0ca5d630, L_0000028c0ca5cfa0, C4<1>, C4<1>;
L_0000028c0ca5d9b0 .functor OR 1, L_0000028c0ca5cc90, L_0000028c0ca5d780, C4<0>, C4<0>;
L_0000028c0ca5da90 .functor NOT 1, v0000028c0caf1160_0, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5db70 .functor AND 1, L_0000028c0ca5d9b0, L_0000028c0ca5da90, C4<1>, C4<1>;
L_0000028c0ca5e200 .functor OR 1, L_0000028c0ca5cc90, L_0000028c0ca5d5c0, C4<0>, C4<0>;
L_0000028c0ca5c670 .functor NOT 1, v0000028c0caf1160_0, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5e430 .functor AND 1, L_0000028c0ca5e200, L_0000028c0ca5c670, C4<1>, C4<1>;
v0000028c0ca86e50_0 .net "EX1_is_oper2_immed", 0 0, v0000028c0caf1160_0;  alias, 1 drivers
v0000028c0ca86950_0 .net *"_ivl_11", 0 0, L_0000028c0ca5db70;  1 drivers
v0000028c0ca87490_0 .net *"_ivl_16", 0 0, L_0000028c0ca5e200;  1 drivers
v0000028c0ca87b70_0 .net *"_ivl_17", 0 0, L_0000028c0ca5c670;  1 drivers
v0000028c0ca87c10_0 .net *"_ivl_2", 0 0, L_0000028c0ca5cfa0;  1 drivers
v0000028c0ca88390_0 .net *"_ivl_20", 0 0, L_0000028c0ca5e430;  1 drivers
v0000028c0ca88250_0 .net *"_ivl_5", 0 0, L_0000028c0ca5d780;  1 drivers
v0000028c0ca87cb0_0 .net *"_ivl_7", 0 0, L_0000028c0ca5d9b0;  1 drivers
v0000028c0ca87d50_0 .net *"_ivl_8", 0 0, L_0000028c0ca5da90;  1 drivers
v0000028c0ca882f0_0 .net "alu_selB", 1 0, L_0000028c0cb24d00;  alias, 1 drivers
v0000028c0ca86810_0 .net "exhaz", 0 0, L_0000028c0ca5d5c0;  alias, 1 drivers
v0000028c0ca87e90_0 .net "idhaz", 0 0, L_0000028c0ca5cc90;  alias, 1 drivers
v0000028c0ca86ef0_0 .net "memhaz", 0 0, L_0000028c0ca5d630;  alias, 1 drivers
L_0000028c0cb24d00 .concat8 [ 1 1 0 0], L_0000028c0ca5db70, L_0000028c0ca5e430;
S_0000028c0c8529c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000028c0ca5e270 .functor NOT 1, L_0000028c0ca5d5c0, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5e3c0 .functor AND 1, L_0000028c0ca5d630, L_0000028c0ca5e270, C4<1>, C4<1>;
L_0000028c0ca5e2e0 .functor OR 1, L_0000028c0ca5cc90, L_0000028c0ca5e3c0, C4<0>, C4<0>;
L_0000028c0ca5e350 .functor OR 1, L_0000028c0ca5cc90, L_0000028c0ca5d5c0, C4<0>, C4<0>;
v0000028c0ca87fd0_0 .net *"_ivl_12", 0 0, L_0000028c0ca5e350;  1 drivers
v0000028c0ca868b0_0 .net *"_ivl_2", 0 0, L_0000028c0ca5e270;  1 drivers
v0000028c0ca870d0_0 .net *"_ivl_5", 0 0, L_0000028c0ca5e3c0;  1 drivers
v0000028c0ca88110_0 .net *"_ivl_7", 0 0, L_0000028c0ca5e2e0;  1 drivers
v0000028c0ca869f0_0 .net "exhaz", 0 0, L_0000028c0ca5d5c0;  alias, 1 drivers
v0000028c0ca03790_0 .net "idhaz", 0 0, L_0000028c0ca5cc90;  alias, 1 drivers
v0000028c0ca02570_0 .net "memhaz", 0 0, L_0000028c0ca5d630;  alias, 1 drivers
v0000028c0ca02890_0 .net "store_rs2_forward", 1 0, L_0000028c0cb24800;  alias, 1 drivers
L_0000028c0cb24800 .concat8 [ 1 1 0 0], L_0000028c0ca5e2e0, L_0000028c0ca5e350;
S_0000028c0c852b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000028c0ca02930_0 .net "EX_ALU_OUT", 31 0, L_0000028c0cb1fbc0;  alias, 1 drivers
v0000028c0c9eee60_0 .net "EX_memread", 0 0, v0000028c0caef9a0_0;  alias, 1 drivers
v0000028c0c9ef0e0_0 .net "EX_memwrite", 0 0, v0000028c0caedba0_0;  alias, 1 drivers
v0000028c0cae1860_0 .net "EX_opcode", 11 0, v0000028c0caef900_0;  alias, 1 drivers
v0000028c0cae0a00_0 .net "EX_rd_ind", 4 0, v0000028c0caedec0_0;  alias, 1 drivers
v0000028c0cae0aa0_0 .net "EX_rd_indzero", 0 0, L_0000028c0cb932d0;  1 drivers
v0000028c0cae0f00_0 .net "EX_regwrite", 0 0, v0000028c0caef360_0;  alias, 1 drivers
v0000028c0cae0780_0 .net "EX_rs2_out", 31 0, v0000028c0caf31f0_0;  alias, 1 drivers
v0000028c0cae1220_0 .var "MEM_ALU_OUT", 31 0;
v0000028c0cae1b80_0 .var "MEM_memread", 0 0;
v0000028c0cae1e00_0 .var "MEM_memwrite", 0 0;
v0000028c0cae1c20_0 .var "MEM_opcode", 11 0;
v0000028c0cae0820_0 .var "MEM_rd_ind", 4 0;
v0000028c0cae08c0_0 .var "MEM_rd_indzero", 0 0;
v0000028c0cae0960_0 .var "MEM_regwrite", 0 0;
v0000028c0cae1900_0 .var "MEM_rs2", 31 0;
v0000028c0cae1400_0 .net "clk", 0 0, L_0000028c0cb3d310;  1 drivers
v0000028c0cae1360_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
E_0000028c0ca77d80 .event posedge, v0000028c0cae1360_0, v0000028c0cae1400_0;
S_0000028c0c8a9b60 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000028c0c891500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0c891538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0c891570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0c8915a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0c8915e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0c891618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0c891650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0c891688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0c8916c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0c8916f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0c891730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0c891768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0c8917a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0c8917d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0c891810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0c891848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0c891880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0c8918b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0c8918f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0c891928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0c891960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0c891998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0c8919d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0c891a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0c891a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c0cb3c970 .functor XOR 1, L_0000028c0cb3b8d0, v0000028c0caefae0_0, C4<0>, C4<0>;
L_0000028c0cb3d3f0 .functor NOT 1, L_0000028c0cb3c970, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3d230 .functor OR 1, v0000028c0cb239a0_0, L_0000028c0cb3d3f0, C4<0>, C4<0>;
L_0000028c0cb3d4d0 .functor NOT 1, L_0000028c0cb3d230, C4<0>, C4<0>, C4<0>;
v0000028c0cae3750_0 .net "ALU_OP", 3 0, v0000028c0cae2030_0;  1 drivers
v0000028c0cae2fd0_0 .net "BranchDecision", 0 0, L_0000028c0cb3b8d0;  1 drivers
v0000028c0cae31b0_0 .net "CF", 0 0, v0000028c0cae3d90_0;  1 drivers
v0000028c0cae20d0_0 .net "EX_opcode", 11 0, v0000028c0caef900_0;  alias, 1 drivers
v0000028c0cae34d0_0 .net "Wrong_prediction", 0 0, L_0000028c0cb3d4d0;  alias, 1 drivers
v0000028c0cae3930_0 .net "ZF", 0 0, L_0000028c0cb3bda0;  1 drivers
L_0000028c0cb40ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028c0cae3610_0 .net/2u *"_ivl_0", 31 0, L_0000028c0cb40ce8;  1 drivers
v0000028c0cae3110_0 .net *"_ivl_11", 0 0, L_0000028c0cb3d230;  1 drivers
v0000028c0cae39d0_0 .net *"_ivl_2", 31 0, L_0000028c0cb1fb20;  1 drivers
v0000028c0cae3b10_0 .net *"_ivl_6", 0 0, L_0000028c0cb3c970;  1 drivers
v0000028c0cae3250_0 .net *"_ivl_8", 0 0, L_0000028c0cb3d3f0;  1 drivers
v0000028c0cae2170_0 .net "alu_out", 31 0, L_0000028c0cb1fbc0;  alias, 1 drivers
v0000028c0cae3a70_0 .net "alu_outw", 31 0, v0000028c0cae2350_0;  1 drivers
v0000028c0cae23f0_0 .net "is_beq", 0 0, v0000028c0caefb80_0;  alias, 1 drivers
v0000028c0cae3cf0_0 .net "is_bne", 0 0, v0000028c0caef5e0_0;  alias, 1 drivers
v0000028c0cae3ed0_0 .net "is_jal", 0 0, v0000028c0caef220_0;  alias, 1 drivers
v0000028c0cae3f70_0 .net "oper1", 31 0, v0000028c0caeda60_0;  alias, 1 drivers
v0000028c0cae4010_0 .net "oper2", 31 0, v0000028c0caee780_0;  alias, 1 drivers
v0000028c0cae40b0_0 .net "pc", 31 0, v0000028c0caee820_0;  alias, 1 drivers
v0000028c0cae4150_0 .net "predicted", 0 0, v0000028c0caefae0_0;  alias, 1 drivers
v0000028c0cae4290_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
L_0000028c0cb1fb20 .arith/sum 32, v0000028c0caee820_0, L_0000028c0cb40ce8;
L_0000028c0cb1fbc0 .functor MUXZ 32, v0000028c0cae2350_0, L_0000028c0cb1fb20, v0000028c0caef220_0, C4<>;
S_0000028c0c8a9cf0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000028c0c8a9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000028c0cb3c820 .functor AND 1, v0000028c0caefb80_0, L_0000028c0cb3b860, C4<1>, C4<1>;
L_0000028c0cb3c890 .functor NOT 1, L_0000028c0cb3b860, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3c900 .functor AND 1, v0000028c0caef5e0_0, L_0000028c0cb3c890, C4<1>, C4<1>;
L_0000028c0cb3b8d0 .functor OR 1, L_0000028c0cb3c820, L_0000028c0cb3c900, C4<0>, C4<0>;
v0000028c0cae3bb0_0 .net "BranchDecision", 0 0, L_0000028c0cb3b8d0;  alias, 1 drivers
v0000028c0cae2df0_0 .net *"_ivl_2", 0 0, L_0000028c0cb3c890;  1 drivers
v0000028c0cae2a30_0 .net "is_beq", 0 0, v0000028c0caefb80_0;  alias, 1 drivers
v0000028c0cae2cb0_0 .net "is_beq_taken", 0 0, L_0000028c0cb3c820;  1 drivers
v0000028c0cae3e30_0 .net "is_bne", 0 0, v0000028c0caef5e0_0;  alias, 1 drivers
v0000028c0cae27b0_0 .net "is_bne_taken", 0 0, L_0000028c0cb3c900;  1 drivers
v0000028c0cae3c50_0 .net "is_eq", 0 0, L_0000028c0cb3b860;  1 drivers
v0000028c0cae2b70_0 .net "oper1", 31 0, v0000028c0caeda60_0;  alias, 1 drivers
v0000028c0cae32f0_0 .net "oper2", 31 0, v0000028c0caee780_0;  alias, 1 drivers
S_0000028c0c8f0200 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000028c0c8a9cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000028c0cb3bb00 .functor XOR 1, L_0000028c0cb212e0, L_0000028c0cb21b00, C4<0>, C4<0>;
L_0000028c0cb3bb70 .functor XOR 1, L_0000028c0cb1fc60, L_0000028c0cb1fd00, C4<0>, C4<0>;
L_0000028c0cb3c740 .functor XOR 1, L_0000028c0cb1fda0, L_0000028c0cb21420, C4<0>, C4<0>;
L_0000028c0cb3c0b0 .functor XOR 1, L_0000028c0cb1ff80, L_0000028c0cb214c0, C4<0>, C4<0>;
L_0000028c0cb3c270 .functor XOR 1, L_0000028c0cb20160, L_0000028c0cb216a0, C4<0>, C4<0>;
L_0000028c0cb3c660 .functor XOR 1, L_0000028c0cb21880, L_0000028c0cb90350, C4<0>, C4<0>;
L_0000028c0cb3d150 .functor XOR 1, L_0000028c0cb91570, L_0000028c0cb91110, C4<0>, C4<0>;
L_0000028c0cb3b630 .functor XOR 1, L_0000028c0cb907b0, L_0000028c0cb92510, C4<0>, C4<0>;
L_0000028c0cb3d070 .functor XOR 1, L_0000028c0cb90df0, L_0000028c0cb903f0, C4<0>, C4<0>;
L_0000028c0cb3ceb0 .functor XOR 1, L_0000028c0cb925b0, L_0000028c0cb90e90, C4<0>, C4<0>;
L_0000028c0cb3d0e0 .functor XOR 1, L_0000028c0cb92650, L_0000028c0cb923d0, C4<0>, C4<0>;
L_0000028c0cb3be10 .functor XOR 1, L_0000028c0cb91c50, L_0000028c0cb90a30, C4<0>, C4<0>;
L_0000028c0cb3c120 .functor XOR 1, L_0000028c0cb91a70, L_0000028c0cb921f0, C4<0>, C4<0>;
L_0000028c0cb3bbe0 .functor XOR 1, L_0000028c0cb90ad0, L_0000028c0cb90cb0, C4<0>, C4<0>;
L_0000028c0cb3c6d0 .functor XOR 1, L_0000028c0cb908f0, L_0000028c0cb916b0, C4<0>, C4<0>;
L_0000028c0cb3bef0 .functor XOR 1, L_0000028c0cb91cf0, L_0000028c0cb90f30, C4<0>, C4<0>;
L_0000028c0cb3ca50 .functor XOR 1, L_0000028c0cb91250, L_0000028c0cb92290, C4<0>, C4<0>;
L_0000028c0cb3bf60 .functor XOR 1, L_0000028c0cb90fd0, L_0000028c0cb90b70, C4<0>, C4<0>;
L_0000028c0cb3bfd0 .functor XOR 1, L_0000028c0cb92470, L_0000028c0cb90210, C4<0>, C4<0>;
L_0000028c0cb3be80 .functor XOR 1, L_0000028c0cb90990, L_0000028c0cb926f0, C4<0>, C4<0>;
L_0000028c0cb3cac0 .functor XOR 1, L_0000028c0cb90c10, L_0000028c0cb91070, C4<0>, C4<0>;
L_0000028c0cb3c2e0 .functor XOR 1, L_0000028c0cb90030, L_0000028c0cb92010, C4<0>, C4<0>;
L_0000028c0cb3d1c0 .functor XOR 1, L_0000028c0cb92330, L_0000028c0cb90490, C4<0>, C4<0>;
L_0000028c0cb3bc50 .functor XOR 1, L_0000028c0cb900d0, L_0000028c0cb90d50, C4<0>, C4<0>;
L_0000028c0cb3c430 .functor XOR 1, L_0000028c0cb911b0, L_0000028c0cb91750, C4<0>, C4<0>;
L_0000028c0cb3c190 .functor XOR 1, L_0000028c0cb905d0, L_0000028c0cb912f0, C4<0>, C4<0>;
L_0000028c0cb3b6a0 .functor XOR 1, L_0000028c0cb8ff90, L_0000028c0cb91390, C4<0>, C4<0>;
L_0000028c0cb3c3c0 .functor XOR 1, L_0000028c0cb91430, L_0000028c0cb914d0, C4<0>, C4<0>;
L_0000028c0cb3c4a0 .functor XOR 1, L_0000028c0cb920b0, L_0000028c0cb919d0, C4<0>, C4<0>;
L_0000028c0cb3c7b0 .functor XOR 1, L_0000028c0cb917f0, L_0000028c0cb91610, C4<0>, C4<0>;
L_0000028c0cb3b710 .functor XOR 1, L_0000028c0cb91890, L_0000028c0cb90170, C4<0>, C4<0>;
L_0000028c0cb3b7f0 .functor XOR 1, L_0000028c0cb90850, L_0000028c0cb91930, C4<0>, C4<0>;
L_0000028c0cb3b860/0/0 .functor OR 1, L_0000028c0cb91b10, L_0000028c0cb91bb0, L_0000028c0cb902b0, L_0000028c0cb91d90;
L_0000028c0cb3b860/0/4 .functor OR 1, L_0000028c0cb91e30, L_0000028c0cb92150, L_0000028c0cb91ed0, L_0000028c0cb91f70;
L_0000028c0cb3b860/0/8 .functor OR 1, L_0000028c0cb90710, L_0000028c0cb90670, L_0000028c0cb94090, L_0000028c0cb94590;
L_0000028c0cb3b860/0/12 .functor OR 1, L_0000028c0cb93d70, L_0000028c0cb93230, L_0000028c0cb93050, L_0000028c0cb92790;
L_0000028c0cb3b860/0/16 .functor OR 1, L_0000028c0cb935f0, L_0000028c0cb93b90, L_0000028c0cb92fb0, L_0000028c0cb93ff0;
L_0000028c0cb3b860/0/20 .functor OR 1, L_0000028c0cb93cd0, L_0000028c0cb94d10, L_0000028c0cb94c70, L_0000028c0cb937d0;
L_0000028c0cb3b860/0/24 .functor OR 1, L_0000028c0cb93690, L_0000028c0cb94130, L_0000028c0cb94b30, L_0000028c0cb94630;
L_0000028c0cb3b860/0/28 .functor OR 1, L_0000028c0cb93730, L_0000028c0cb93910, L_0000028c0cb94db0, L_0000028c0cb93870;
L_0000028c0cb3b860/1/0 .functor OR 1, L_0000028c0cb3b860/0/0, L_0000028c0cb3b860/0/4, L_0000028c0cb3b860/0/8, L_0000028c0cb3b860/0/12;
L_0000028c0cb3b860/1/4 .functor OR 1, L_0000028c0cb3b860/0/16, L_0000028c0cb3b860/0/20, L_0000028c0cb3b860/0/24, L_0000028c0cb3b860/0/28;
L_0000028c0cb3b860 .functor NOR 1, L_0000028c0cb3b860/1/0, L_0000028c0cb3b860/1/4, C4<0>, C4<0>;
v0000028c0cae0d20_0 .net *"_ivl_0", 0 0, L_0000028c0cb3bb00;  1 drivers
v0000028c0cae0b40_0 .net *"_ivl_101", 0 0, L_0000028c0cb92290;  1 drivers
v0000028c0cae19a0_0 .net *"_ivl_102", 0 0, L_0000028c0cb3bf60;  1 drivers
v0000028c0cae17c0_0 .net *"_ivl_105", 0 0, L_0000028c0cb90fd0;  1 drivers
v0000028c0cae1d60_0 .net *"_ivl_107", 0 0, L_0000028c0cb90b70;  1 drivers
v0000028c0cae0be0_0 .net *"_ivl_108", 0 0, L_0000028c0cb3bfd0;  1 drivers
v0000028c0cae10e0_0 .net *"_ivl_11", 0 0, L_0000028c0cb1fd00;  1 drivers
v0000028c0cae14a0_0 .net *"_ivl_111", 0 0, L_0000028c0cb92470;  1 drivers
v0000028c0cae1540_0 .net *"_ivl_113", 0 0, L_0000028c0cb90210;  1 drivers
v0000028c0cae12c0_0 .net *"_ivl_114", 0 0, L_0000028c0cb3be80;  1 drivers
v0000028c0cae1a40_0 .net *"_ivl_117", 0 0, L_0000028c0cb90990;  1 drivers
v0000028c0cae15e0_0 .net *"_ivl_119", 0 0, L_0000028c0cb926f0;  1 drivers
v0000028c0cae1680_0 .net *"_ivl_12", 0 0, L_0000028c0cb3c740;  1 drivers
v0000028c0cae1ae0_0 .net *"_ivl_120", 0 0, L_0000028c0cb3cac0;  1 drivers
v0000028c0cae0fa0_0 .net *"_ivl_123", 0 0, L_0000028c0cb90c10;  1 drivers
v0000028c0cae0c80_0 .net *"_ivl_125", 0 0, L_0000028c0cb91070;  1 drivers
v0000028c0cae0dc0_0 .net *"_ivl_126", 0 0, L_0000028c0cb3c2e0;  1 drivers
v0000028c0cae1cc0_0 .net *"_ivl_129", 0 0, L_0000028c0cb90030;  1 drivers
v0000028c0cae0e60_0 .net *"_ivl_131", 0 0, L_0000028c0cb92010;  1 drivers
v0000028c0cae1040_0 .net *"_ivl_132", 0 0, L_0000028c0cb3d1c0;  1 drivers
v0000028c0cae1180_0 .net *"_ivl_135", 0 0, L_0000028c0cb92330;  1 drivers
v0000028c0cadf060_0 .net *"_ivl_137", 0 0, L_0000028c0cb90490;  1 drivers
v0000028c0cadef20_0 .net *"_ivl_138", 0 0, L_0000028c0cb3bc50;  1 drivers
v0000028c0cadfec0_0 .net *"_ivl_141", 0 0, L_0000028c0cb900d0;  1 drivers
v0000028c0cadf380_0 .net *"_ivl_143", 0 0, L_0000028c0cb90d50;  1 drivers
v0000028c0cadfce0_0 .net *"_ivl_144", 0 0, L_0000028c0cb3c430;  1 drivers
v0000028c0cae0640_0 .net *"_ivl_147", 0 0, L_0000028c0cb911b0;  1 drivers
v0000028c0cae0280_0 .net *"_ivl_149", 0 0, L_0000028c0cb91750;  1 drivers
v0000028c0cade980_0 .net *"_ivl_15", 0 0, L_0000028c0cb1fda0;  1 drivers
v0000028c0cadf420_0 .net *"_ivl_150", 0 0, L_0000028c0cb3c190;  1 drivers
v0000028c0cadee80_0 .net *"_ivl_153", 0 0, L_0000028c0cb905d0;  1 drivers
v0000028c0cadefc0_0 .net *"_ivl_155", 0 0, L_0000028c0cb912f0;  1 drivers
v0000028c0cadf4c0_0 .net *"_ivl_156", 0 0, L_0000028c0cb3b6a0;  1 drivers
v0000028c0cade5c0_0 .net *"_ivl_159", 0 0, L_0000028c0cb8ff90;  1 drivers
v0000028c0cae0140_0 .net *"_ivl_161", 0 0, L_0000028c0cb91390;  1 drivers
v0000028c0cae0320_0 .net *"_ivl_162", 0 0, L_0000028c0cb3c3c0;  1 drivers
v0000028c0cadec00_0 .net *"_ivl_165", 0 0, L_0000028c0cb91430;  1 drivers
v0000028c0cadfc40_0 .net *"_ivl_167", 0 0, L_0000028c0cb914d0;  1 drivers
v0000028c0cade3e0_0 .net *"_ivl_168", 0 0, L_0000028c0cb3c4a0;  1 drivers
v0000028c0cadfe20_0 .net *"_ivl_17", 0 0, L_0000028c0cb21420;  1 drivers
v0000028c0cadf100_0 .net *"_ivl_171", 0 0, L_0000028c0cb920b0;  1 drivers
v0000028c0cae0460_0 .net *"_ivl_173", 0 0, L_0000028c0cb919d0;  1 drivers
v0000028c0cade340_0 .net *"_ivl_174", 0 0, L_0000028c0cb3c7b0;  1 drivers
v0000028c0cadeca0_0 .net *"_ivl_177", 0 0, L_0000028c0cb917f0;  1 drivers
v0000028c0cadf560_0 .net *"_ivl_179", 0 0, L_0000028c0cb91610;  1 drivers
v0000028c0cadf2e0_0 .net *"_ivl_18", 0 0, L_0000028c0cb3c0b0;  1 drivers
v0000028c0caded40_0 .net *"_ivl_180", 0 0, L_0000028c0cb3b710;  1 drivers
v0000028c0cade0c0_0 .net *"_ivl_183", 0 0, L_0000028c0cb91890;  1 drivers
v0000028c0cade020_0 .net *"_ivl_185", 0 0, L_0000028c0cb90170;  1 drivers
v0000028c0cadea20_0 .net *"_ivl_186", 0 0, L_0000028c0cb3b7f0;  1 drivers
v0000028c0cade840_0 .net *"_ivl_190", 0 0, L_0000028c0cb90850;  1 drivers
v0000028c0cadf600_0 .net *"_ivl_192", 0 0, L_0000028c0cb91930;  1 drivers
v0000028c0cade160_0 .net *"_ivl_194", 0 0, L_0000028c0cb91b10;  1 drivers
v0000028c0cade8e0_0 .net *"_ivl_196", 0 0, L_0000028c0cb91bb0;  1 drivers
v0000028c0cadeac0_0 .net *"_ivl_198", 0 0, L_0000028c0cb902b0;  1 drivers
v0000028c0cadf1a0_0 .net *"_ivl_200", 0 0, L_0000028c0cb91d90;  1 drivers
v0000028c0cadeb60_0 .net *"_ivl_202", 0 0, L_0000028c0cb91e30;  1 drivers
v0000028c0cae03c0_0 .net *"_ivl_204", 0 0, L_0000028c0cb92150;  1 drivers
v0000028c0caddf80_0 .net *"_ivl_206", 0 0, L_0000028c0cb91ed0;  1 drivers
v0000028c0cadf240_0 .net *"_ivl_208", 0 0, L_0000028c0cb91f70;  1 drivers
v0000028c0cadf6a0_0 .net *"_ivl_21", 0 0, L_0000028c0cb1ff80;  1 drivers
v0000028c0cae05a0_0 .net *"_ivl_210", 0 0, L_0000028c0cb90710;  1 drivers
v0000028c0cadede0_0 .net *"_ivl_212", 0 0, L_0000028c0cb90670;  1 drivers
v0000028c0cade200_0 .net *"_ivl_214", 0 0, L_0000028c0cb94090;  1 drivers
v0000028c0cade660_0 .net *"_ivl_216", 0 0, L_0000028c0cb94590;  1 drivers
v0000028c0cadf740_0 .net *"_ivl_218", 0 0, L_0000028c0cb93d70;  1 drivers
v0000028c0cadf7e0_0 .net *"_ivl_220", 0 0, L_0000028c0cb93230;  1 drivers
v0000028c0cadf880_0 .net *"_ivl_222", 0 0, L_0000028c0cb93050;  1 drivers
v0000028c0cade2a0_0 .net *"_ivl_224", 0 0, L_0000028c0cb92790;  1 drivers
v0000028c0cadf920_0 .net *"_ivl_226", 0 0, L_0000028c0cb935f0;  1 drivers
v0000028c0cadf9c0_0 .net *"_ivl_228", 0 0, L_0000028c0cb93b90;  1 drivers
v0000028c0cade480_0 .net *"_ivl_23", 0 0, L_0000028c0cb214c0;  1 drivers
v0000028c0cadfa60_0 .net *"_ivl_230", 0 0, L_0000028c0cb92fb0;  1 drivers
v0000028c0cadfb00_0 .net *"_ivl_232", 0 0, L_0000028c0cb93ff0;  1 drivers
v0000028c0cadfba0_0 .net *"_ivl_234", 0 0, L_0000028c0cb93cd0;  1 drivers
v0000028c0cadfd80_0 .net *"_ivl_236", 0 0, L_0000028c0cb94d10;  1 drivers
v0000028c0cadff60_0 .net *"_ivl_238", 0 0, L_0000028c0cb94c70;  1 drivers
v0000028c0cae0000_0 .net *"_ivl_24", 0 0, L_0000028c0cb3c270;  1 drivers
v0000028c0cae00a0_0 .net *"_ivl_240", 0 0, L_0000028c0cb937d0;  1 drivers
v0000028c0cae01e0_0 .net *"_ivl_242", 0 0, L_0000028c0cb93690;  1 drivers
v0000028c0cae0500_0 .net *"_ivl_244", 0 0, L_0000028c0cb94130;  1 drivers
v0000028c0cae06e0_0 .net *"_ivl_246", 0 0, L_0000028c0cb94b30;  1 drivers
v0000028c0cade520_0 .net *"_ivl_248", 0 0, L_0000028c0cb94630;  1 drivers
v0000028c0cade700_0 .net *"_ivl_250", 0 0, L_0000028c0cb93730;  1 drivers
v0000028c0cade7a0_0 .net *"_ivl_252", 0 0, L_0000028c0cb93910;  1 drivers
v0000028c0ca03bf0_0 .net *"_ivl_254", 0 0, L_0000028c0cb94db0;  1 drivers
v0000028c0cae4bf0_0 .net *"_ivl_256", 0 0, L_0000028c0cb93870;  1 drivers
v0000028c0cae5d70_0 .net *"_ivl_27", 0 0, L_0000028c0cb20160;  1 drivers
v0000028c0cae4dd0_0 .net *"_ivl_29", 0 0, L_0000028c0cb216a0;  1 drivers
v0000028c0cae52d0_0 .net *"_ivl_3", 0 0, L_0000028c0cb212e0;  1 drivers
v0000028c0cae4e70_0 .net *"_ivl_30", 0 0, L_0000028c0cb3c660;  1 drivers
v0000028c0cae5550_0 .net *"_ivl_33", 0 0, L_0000028c0cb21880;  1 drivers
v0000028c0cae5690_0 .net *"_ivl_35", 0 0, L_0000028c0cb90350;  1 drivers
v0000028c0cae54b0_0 .net *"_ivl_36", 0 0, L_0000028c0cb3d150;  1 drivers
v0000028c0cae5370_0 .net *"_ivl_39", 0 0, L_0000028c0cb91570;  1 drivers
v0000028c0cae48d0_0 .net *"_ivl_41", 0 0, L_0000028c0cb91110;  1 drivers
v0000028c0cae50f0_0 .net *"_ivl_42", 0 0, L_0000028c0cb3b630;  1 drivers
v0000028c0cae5230_0 .net *"_ivl_45", 0 0, L_0000028c0cb907b0;  1 drivers
v0000028c0cae4a10_0 .net *"_ivl_47", 0 0, L_0000028c0cb92510;  1 drivers
v0000028c0cae5190_0 .net *"_ivl_48", 0 0, L_0000028c0cb3d070;  1 drivers
v0000028c0cae5870_0 .net *"_ivl_5", 0 0, L_0000028c0cb21b00;  1 drivers
v0000028c0cae5910_0 .net *"_ivl_51", 0 0, L_0000028c0cb90df0;  1 drivers
v0000028c0cae4f10_0 .net *"_ivl_53", 0 0, L_0000028c0cb903f0;  1 drivers
v0000028c0cae4c90_0 .net *"_ivl_54", 0 0, L_0000028c0cb3ceb0;  1 drivers
v0000028c0cae4d30_0 .net *"_ivl_57", 0 0, L_0000028c0cb925b0;  1 drivers
v0000028c0cae4fb0_0 .net *"_ivl_59", 0 0, L_0000028c0cb90e90;  1 drivers
v0000028c0cae5410_0 .net *"_ivl_6", 0 0, L_0000028c0cb3bb70;  1 drivers
v0000028c0cae5050_0 .net *"_ivl_60", 0 0, L_0000028c0cb3d0e0;  1 drivers
v0000028c0cae5b90_0 .net *"_ivl_63", 0 0, L_0000028c0cb92650;  1 drivers
v0000028c0cae4790_0 .net *"_ivl_65", 0 0, L_0000028c0cb923d0;  1 drivers
v0000028c0cae55f0_0 .net *"_ivl_66", 0 0, L_0000028c0cb3be10;  1 drivers
v0000028c0cae5730_0 .net *"_ivl_69", 0 0, L_0000028c0cb91c50;  1 drivers
v0000028c0cae5e10_0 .net *"_ivl_71", 0 0, L_0000028c0cb90a30;  1 drivers
v0000028c0cae57d0_0 .net *"_ivl_72", 0 0, L_0000028c0cb3c120;  1 drivers
v0000028c0cae4830_0 .net *"_ivl_75", 0 0, L_0000028c0cb91a70;  1 drivers
v0000028c0cae59b0_0 .net *"_ivl_77", 0 0, L_0000028c0cb921f0;  1 drivers
v0000028c0cae5a50_0 .net *"_ivl_78", 0 0, L_0000028c0cb3bbe0;  1 drivers
v0000028c0cae5af0_0 .net *"_ivl_81", 0 0, L_0000028c0cb90ad0;  1 drivers
v0000028c0cae5c30_0 .net *"_ivl_83", 0 0, L_0000028c0cb90cb0;  1 drivers
v0000028c0cae4b50_0 .net *"_ivl_84", 0 0, L_0000028c0cb3c6d0;  1 drivers
v0000028c0cae5cd0_0 .net *"_ivl_87", 0 0, L_0000028c0cb908f0;  1 drivers
v0000028c0cae4970_0 .net *"_ivl_89", 0 0, L_0000028c0cb916b0;  1 drivers
v0000028c0cae4ab0_0 .net *"_ivl_9", 0 0, L_0000028c0cb1fc60;  1 drivers
v0000028c0cae3430_0 .net *"_ivl_90", 0 0, L_0000028c0cb3bef0;  1 drivers
v0000028c0cae3890_0 .net *"_ivl_93", 0 0, L_0000028c0cb91cf0;  1 drivers
v0000028c0cae2ad0_0 .net *"_ivl_95", 0 0, L_0000028c0cb90f30;  1 drivers
v0000028c0cae2d50_0 .net *"_ivl_96", 0 0, L_0000028c0cb3ca50;  1 drivers
v0000028c0cae37f0_0 .net *"_ivl_99", 0 0, L_0000028c0cb91250;  1 drivers
v0000028c0cae2c10_0 .net "a", 31 0, v0000028c0caeda60_0;  alias, 1 drivers
v0000028c0cae36b0_0 .net "b", 31 0, v0000028c0caee780_0;  alias, 1 drivers
v0000028c0cae2f30_0 .net "out", 0 0, L_0000028c0cb3b860;  alias, 1 drivers
v0000028c0cae3570_0 .net "temp", 31 0, L_0000028c0cb90530;  1 drivers
L_0000028c0cb212e0 .part v0000028c0caeda60_0, 0, 1;
L_0000028c0cb21b00 .part v0000028c0caee780_0, 0, 1;
L_0000028c0cb1fc60 .part v0000028c0caeda60_0, 1, 1;
L_0000028c0cb1fd00 .part v0000028c0caee780_0, 1, 1;
L_0000028c0cb1fda0 .part v0000028c0caeda60_0, 2, 1;
L_0000028c0cb21420 .part v0000028c0caee780_0, 2, 1;
L_0000028c0cb1ff80 .part v0000028c0caeda60_0, 3, 1;
L_0000028c0cb214c0 .part v0000028c0caee780_0, 3, 1;
L_0000028c0cb20160 .part v0000028c0caeda60_0, 4, 1;
L_0000028c0cb216a0 .part v0000028c0caee780_0, 4, 1;
L_0000028c0cb21880 .part v0000028c0caeda60_0, 5, 1;
L_0000028c0cb90350 .part v0000028c0caee780_0, 5, 1;
L_0000028c0cb91570 .part v0000028c0caeda60_0, 6, 1;
L_0000028c0cb91110 .part v0000028c0caee780_0, 6, 1;
L_0000028c0cb907b0 .part v0000028c0caeda60_0, 7, 1;
L_0000028c0cb92510 .part v0000028c0caee780_0, 7, 1;
L_0000028c0cb90df0 .part v0000028c0caeda60_0, 8, 1;
L_0000028c0cb903f0 .part v0000028c0caee780_0, 8, 1;
L_0000028c0cb925b0 .part v0000028c0caeda60_0, 9, 1;
L_0000028c0cb90e90 .part v0000028c0caee780_0, 9, 1;
L_0000028c0cb92650 .part v0000028c0caeda60_0, 10, 1;
L_0000028c0cb923d0 .part v0000028c0caee780_0, 10, 1;
L_0000028c0cb91c50 .part v0000028c0caeda60_0, 11, 1;
L_0000028c0cb90a30 .part v0000028c0caee780_0, 11, 1;
L_0000028c0cb91a70 .part v0000028c0caeda60_0, 12, 1;
L_0000028c0cb921f0 .part v0000028c0caee780_0, 12, 1;
L_0000028c0cb90ad0 .part v0000028c0caeda60_0, 13, 1;
L_0000028c0cb90cb0 .part v0000028c0caee780_0, 13, 1;
L_0000028c0cb908f0 .part v0000028c0caeda60_0, 14, 1;
L_0000028c0cb916b0 .part v0000028c0caee780_0, 14, 1;
L_0000028c0cb91cf0 .part v0000028c0caeda60_0, 15, 1;
L_0000028c0cb90f30 .part v0000028c0caee780_0, 15, 1;
L_0000028c0cb91250 .part v0000028c0caeda60_0, 16, 1;
L_0000028c0cb92290 .part v0000028c0caee780_0, 16, 1;
L_0000028c0cb90fd0 .part v0000028c0caeda60_0, 17, 1;
L_0000028c0cb90b70 .part v0000028c0caee780_0, 17, 1;
L_0000028c0cb92470 .part v0000028c0caeda60_0, 18, 1;
L_0000028c0cb90210 .part v0000028c0caee780_0, 18, 1;
L_0000028c0cb90990 .part v0000028c0caeda60_0, 19, 1;
L_0000028c0cb926f0 .part v0000028c0caee780_0, 19, 1;
L_0000028c0cb90c10 .part v0000028c0caeda60_0, 20, 1;
L_0000028c0cb91070 .part v0000028c0caee780_0, 20, 1;
L_0000028c0cb90030 .part v0000028c0caeda60_0, 21, 1;
L_0000028c0cb92010 .part v0000028c0caee780_0, 21, 1;
L_0000028c0cb92330 .part v0000028c0caeda60_0, 22, 1;
L_0000028c0cb90490 .part v0000028c0caee780_0, 22, 1;
L_0000028c0cb900d0 .part v0000028c0caeda60_0, 23, 1;
L_0000028c0cb90d50 .part v0000028c0caee780_0, 23, 1;
L_0000028c0cb911b0 .part v0000028c0caeda60_0, 24, 1;
L_0000028c0cb91750 .part v0000028c0caee780_0, 24, 1;
L_0000028c0cb905d0 .part v0000028c0caeda60_0, 25, 1;
L_0000028c0cb912f0 .part v0000028c0caee780_0, 25, 1;
L_0000028c0cb8ff90 .part v0000028c0caeda60_0, 26, 1;
L_0000028c0cb91390 .part v0000028c0caee780_0, 26, 1;
L_0000028c0cb91430 .part v0000028c0caeda60_0, 27, 1;
L_0000028c0cb914d0 .part v0000028c0caee780_0, 27, 1;
L_0000028c0cb920b0 .part v0000028c0caeda60_0, 28, 1;
L_0000028c0cb919d0 .part v0000028c0caee780_0, 28, 1;
L_0000028c0cb917f0 .part v0000028c0caeda60_0, 29, 1;
L_0000028c0cb91610 .part v0000028c0caee780_0, 29, 1;
L_0000028c0cb91890 .part v0000028c0caeda60_0, 30, 1;
L_0000028c0cb90170 .part v0000028c0caee780_0, 30, 1;
LS_0000028c0cb90530_0_0 .concat8 [ 1 1 1 1], L_0000028c0cb3bb00, L_0000028c0cb3bb70, L_0000028c0cb3c740, L_0000028c0cb3c0b0;
LS_0000028c0cb90530_0_4 .concat8 [ 1 1 1 1], L_0000028c0cb3c270, L_0000028c0cb3c660, L_0000028c0cb3d150, L_0000028c0cb3b630;
LS_0000028c0cb90530_0_8 .concat8 [ 1 1 1 1], L_0000028c0cb3d070, L_0000028c0cb3ceb0, L_0000028c0cb3d0e0, L_0000028c0cb3be10;
LS_0000028c0cb90530_0_12 .concat8 [ 1 1 1 1], L_0000028c0cb3c120, L_0000028c0cb3bbe0, L_0000028c0cb3c6d0, L_0000028c0cb3bef0;
LS_0000028c0cb90530_0_16 .concat8 [ 1 1 1 1], L_0000028c0cb3ca50, L_0000028c0cb3bf60, L_0000028c0cb3bfd0, L_0000028c0cb3be80;
LS_0000028c0cb90530_0_20 .concat8 [ 1 1 1 1], L_0000028c0cb3cac0, L_0000028c0cb3c2e0, L_0000028c0cb3d1c0, L_0000028c0cb3bc50;
LS_0000028c0cb90530_0_24 .concat8 [ 1 1 1 1], L_0000028c0cb3c430, L_0000028c0cb3c190, L_0000028c0cb3b6a0, L_0000028c0cb3c3c0;
LS_0000028c0cb90530_0_28 .concat8 [ 1 1 1 1], L_0000028c0cb3c4a0, L_0000028c0cb3c7b0, L_0000028c0cb3b710, L_0000028c0cb3b7f0;
LS_0000028c0cb90530_1_0 .concat8 [ 4 4 4 4], LS_0000028c0cb90530_0_0, LS_0000028c0cb90530_0_4, LS_0000028c0cb90530_0_8, LS_0000028c0cb90530_0_12;
LS_0000028c0cb90530_1_4 .concat8 [ 4 4 4 4], LS_0000028c0cb90530_0_16, LS_0000028c0cb90530_0_20, LS_0000028c0cb90530_0_24, LS_0000028c0cb90530_0_28;
L_0000028c0cb90530 .concat8 [ 16 16 0 0], LS_0000028c0cb90530_1_0, LS_0000028c0cb90530_1_4;
L_0000028c0cb90850 .part v0000028c0caeda60_0, 31, 1;
L_0000028c0cb91930 .part v0000028c0caee780_0, 31, 1;
L_0000028c0cb91b10 .part L_0000028c0cb90530, 0, 1;
L_0000028c0cb91bb0 .part L_0000028c0cb90530, 1, 1;
L_0000028c0cb902b0 .part L_0000028c0cb90530, 2, 1;
L_0000028c0cb91d90 .part L_0000028c0cb90530, 3, 1;
L_0000028c0cb91e30 .part L_0000028c0cb90530, 4, 1;
L_0000028c0cb92150 .part L_0000028c0cb90530, 5, 1;
L_0000028c0cb91ed0 .part L_0000028c0cb90530, 6, 1;
L_0000028c0cb91f70 .part L_0000028c0cb90530, 7, 1;
L_0000028c0cb90710 .part L_0000028c0cb90530, 8, 1;
L_0000028c0cb90670 .part L_0000028c0cb90530, 9, 1;
L_0000028c0cb94090 .part L_0000028c0cb90530, 10, 1;
L_0000028c0cb94590 .part L_0000028c0cb90530, 11, 1;
L_0000028c0cb93d70 .part L_0000028c0cb90530, 12, 1;
L_0000028c0cb93230 .part L_0000028c0cb90530, 13, 1;
L_0000028c0cb93050 .part L_0000028c0cb90530, 14, 1;
L_0000028c0cb92790 .part L_0000028c0cb90530, 15, 1;
L_0000028c0cb935f0 .part L_0000028c0cb90530, 16, 1;
L_0000028c0cb93b90 .part L_0000028c0cb90530, 17, 1;
L_0000028c0cb92fb0 .part L_0000028c0cb90530, 18, 1;
L_0000028c0cb93ff0 .part L_0000028c0cb90530, 19, 1;
L_0000028c0cb93cd0 .part L_0000028c0cb90530, 20, 1;
L_0000028c0cb94d10 .part L_0000028c0cb90530, 21, 1;
L_0000028c0cb94c70 .part L_0000028c0cb90530, 22, 1;
L_0000028c0cb937d0 .part L_0000028c0cb90530, 23, 1;
L_0000028c0cb93690 .part L_0000028c0cb90530, 24, 1;
L_0000028c0cb94130 .part L_0000028c0cb90530, 25, 1;
L_0000028c0cb94b30 .part L_0000028c0cb90530, 26, 1;
L_0000028c0cb94630 .part L_0000028c0cb90530, 27, 1;
L_0000028c0cb93730 .part L_0000028c0cb90530, 28, 1;
L_0000028c0cb93910 .part L_0000028c0cb90530, 29, 1;
L_0000028c0cb94db0 .part L_0000028c0cb90530, 30, 1;
L_0000028c0cb93870 .part L_0000028c0cb90530, 31, 1;
S_0000028c0c8f0390 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000028c0c8a9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000028c0ca78080 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000028c0cb3bda0 .functor NOT 1, L_0000028c0cb1fa80, C4<0>, C4<0>, C4<0>;
v0000028c0cae3070_0 .net "A", 31 0, v0000028c0caeda60_0;  alias, 1 drivers
v0000028c0cae2490_0 .net "ALUOP", 3 0, v0000028c0cae2030_0;  alias, 1 drivers
v0000028c0cae3390_0 .net "B", 31 0, v0000028c0caee780_0;  alias, 1 drivers
v0000028c0cae3d90_0 .var "CF", 0 0;
v0000028c0cae2990_0 .net "ZF", 0 0, L_0000028c0cb3bda0;  alias, 1 drivers
v0000028c0cae41f0_0 .net *"_ivl_1", 0 0, L_0000028c0cb1fa80;  1 drivers
v0000028c0cae2350_0 .var "res", 31 0;
E_0000028c0ca77800 .event anyedge, v0000028c0cae2490_0, v0000028c0cae2c10_0, v0000028c0cae36b0_0, v0000028c0cae3d90_0;
L_0000028c0cb1fa80 .reduce/or v0000028c0cae2350_0;
S_0000028c0c8ed960 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000028c0c8a9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000028c0ca98dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0ca98df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0ca98e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0ca98e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0ca98ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0ca98ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0ca98f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0ca98f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0ca98f80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0ca98fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0ca98ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0ca99028 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0ca99060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0ca99098 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0ca990d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0ca99108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0ca99140 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0ca99178 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0ca991b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0ca991e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0ca99220 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0ca99258 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0ca99290 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0ca992c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0ca99300 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0cae2030_0 .var "ALU_OP", 3 0;
v0000028c0cae2e90_0 .net "opcode", 11 0, v0000028c0caef900_0;  alias, 1 drivers
E_0000028c0ca778c0 .event anyedge, v0000028c0cae1860_0;
S_0000028c0c8edaf0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000028c0caf1480_0 .net "EX1_forward_to_B", 31 0, v0000028c0caf0580_0;  alias, 1 drivers
v0000028c0caf1520_0 .net "EX_PFC", 31 0, v0000028c0caf04e0_0;  alias, 1 drivers
v0000028c0caf13e0_0 .net "EX_PFC_to_IF", 31 0, L_0000028c0cb1f9e0;  alias, 1 drivers
v0000028c0caf0440_0 .net "alu_selA", 1 0, L_0000028c0cb23ea0;  alias, 1 drivers
v0000028c0caf15c0_0 .net "alu_selB", 1 0, L_0000028c0cb24d00;  alias, 1 drivers
v0000028c0caf0c60_0 .net "ex_haz", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0caf1660_0 .net "id_haz", 31 0, L_0000028c0cb1fbc0;  alias, 1 drivers
v0000028c0caf0bc0_0 .net "is_jr", 0 0, v0000028c0caf10c0_0;  alias, 1 drivers
v0000028c0caeffe0_0 .net "mem_haz", 31 0, L_0000028c0cba8100;  alias, 1 drivers
v0000028c0caf0b20_0 .net "oper1", 31 0, L_0000028c0cb26870;  alias, 1 drivers
v0000028c0caf06c0_0 .net "oper2", 31 0, L_0000028c0cb3b780;  alias, 1 drivers
v0000028c0caf0d00_0 .net "pc", 31 0, v0000028c0caf08a0_0;  alias, 1 drivers
v0000028c0caf0e40_0 .net "rs1", 31 0, v0000028c0caf0260_0;  alias, 1 drivers
v0000028c0caf0800_0 .net "rs2_in", 31 0, v0000028c0caf03a0_0;  alias, 1 drivers
v0000028c0caf0120_0 .net "rs2_out", 31 0, L_0000028c0cb3ce40;  alias, 1 drivers
v0000028c0caf01c0_0 .net "store_rs2_forward", 1 0, L_0000028c0cb24800;  alias, 1 drivers
L_0000028c0cb1f9e0 .functor MUXZ 32, v0000028c0caf04e0_0, L_0000028c0cb26870, v0000028c0caf10c0_0, C4<>;
S_0000028c0c8a82c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000028c0c8edaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028c0ca78180 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028c0cb253e0 .functor NOT 1, L_0000028c0cb202a0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb26090 .functor NOT 1, L_0000028c0cb20f20, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25ed0 .functor NOT 1, L_0000028c0cb20200, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25450 .functor NOT 1, L_0000028c0cb205c0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb265d0 .functor AND 32, L_0000028c0cb26c60, v0000028c0caf0260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb25f40 .functor AND 32, L_0000028c0cb25e60, L_0000028c0cba8100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb26640 .functor OR 32, L_0000028c0cb265d0, L_0000028c0cb25f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb26800 .functor AND 32, L_0000028c0cb25760, v0000028c0cae1220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb26720 .functor OR 32, L_0000028c0cb26640, L_0000028c0cb26800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb266b0 .functor AND 32, L_0000028c0cb26170, L_0000028c0cb1fbc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb26870 .functor OR 32, L_0000028c0cb26720, L_0000028c0cb266b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0cae2670_0 .net *"_ivl_1", 0 0, L_0000028c0cb202a0;  1 drivers
v0000028c0cae2710_0 .net *"_ivl_13", 0 0, L_0000028c0cb20200;  1 drivers
v0000028c0cae2850_0 .net *"_ivl_14", 0 0, L_0000028c0cb25ed0;  1 drivers
v0000028c0cae28f0_0 .net *"_ivl_19", 0 0, L_0000028c0cb20ca0;  1 drivers
v0000028c0cae8da0_0 .net *"_ivl_2", 0 0, L_0000028c0cb253e0;  1 drivers
v0000028c0cae9840_0 .net *"_ivl_23", 0 0, L_0000028c0cb21740;  1 drivers
v0000028c0cae8c60_0 .net *"_ivl_27", 0 0, L_0000028c0cb205c0;  1 drivers
v0000028c0cae9e80_0 .net *"_ivl_28", 0 0, L_0000028c0cb25450;  1 drivers
v0000028c0cae9f20_0 .net *"_ivl_33", 0 0, L_0000028c0cb217e0;  1 drivers
v0000028c0cae7900_0 .net *"_ivl_37", 0 0, L_0000028c0cb21a60;  1 drivers
v0000028c0cae7860_0 .net *"_ivl_40", 31 0, L_0000028c0cb265d0;  1 drivers
v0000028c0cae81c0_0 .net *"_ivl_42", 31 0, L_0000028c0cb25f40;  1 drivers
v0000028c0cae8080_0 .net *"_ivl_44", 31 0, L_0000028c0cb26640;  1 drivers
v0000028c0cae8e40_0 .net *"_ivl_46", 31 0, L_0000028c0cb26800;  1 drivers
v0000028c0cae79a0_0 .net *"_ivl_48", 31 0, L_0000028c0cb26720;  1 drivers
v0000028c0cae8120_0 .net *"_ivl_50", 31 0, L_0000028c0cb266b0;  1 drivers
v0000028c0cae8260_0 .net *"_ivl_7", 0 0, L_0000028c0cb20f20;  1 drivers
v0000028c0cae7c20_0 .net *"_ivl_8", 0 0, L_0000028c0cb26090;  1 drivers
v0000028c0cae90c0_0 .net "ina", 31 0, v0000028c0caf0260_0;  alias, 1 drivers
v0000028c0cae8580_0 .net "inb", 31 0, L_0000028c0cba8100;  alias, 1 drivers
v0000028c0cae8620_0 .net "inc", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0cae83a0_0 .net "ind", 31 0, L_0000028c0cb1fbc0;  alias, 1 drivers
v0000028c0cae9980_0 .net "out", 31 0, L_0000028c0cb26870;  alias, 1 drivers
v0000028c0cae7f40_0 .net "s0", 31 0, L_0000028c0cb26c60;  1 drivers
v0000028c0cae9a20_0 .net "s1", 31 0, L_0000028c0cb25e60;  1 drivers
v0000028c0cae93e0_0 .net "s2", 31 0, L_0000028c0cb25760;  1 drivers
v0000028c0cae77c0_0 .net "s3", 31 0, L_0000028c0cb26170;  1 drivers
v0000028c0cae8300_0 .net "sel", 1 0, L_0000028c0cb23ea0;  alias, 1 drivers
L_0000028c0cb202a0 .part L_0000028c0cb23ea0, 1, 1;
LS_0000028c0cb20e80_0_0 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_4 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_8 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_12 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_16 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_20 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_24 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_0_28 .concat [ 1 1 1 1], L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0, L_0000028c0cb253e0;
LS_0000028c0cb20e80_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20e80_0_0, LS_0000028c0cb20e80_0_4, LS_0000028c0cb20e80_0_8, LS_0000028c0cb20e80_0_12;
LS_0000028c0cb20e80_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20e80_0_16, LS_0000028c0cb20e80_0_20, LS_0000028c0cb20e80_0_24, LS_0000028c0cb20e80_0_28;
L_0000028c0cb20e80 .concat [ 16 16 0 0], LS_0000028c0cb20e80_1_0, LS_0000028c0cb20e80_1_4;
L_0000028c0cb20f20 .part L_0000028c0cb23ea0, 0, 1;
LS_0000028c0cb20c00_0_0 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_4 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_8 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_12 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_16 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_20 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_24 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_0_28 .concat [ 1 1 1 1], L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090, L_0000028c0cb26090;
LS_0000028c0cb20c00_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20c00_0_0, LS_0000028c0cb20c00_0_4, LS_0000028c0cb20c00_0_8, LS_0000028c0cb20c00_0_12;
LS_0000028c0cb20c00_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20c00_0_16, LS_0000028c0cb20c00_0_20, LS_0000028c0cb20c00_0_24, LS_0000028c0cb20c00_0_28;
L_0000028c0cb20c00 .concat [ 16 16 0 0], LS_0000028c0cb20c00_1_0, LS_0000028c0cb20c00_1_4;
L_0000028c0cb20200 .part L_0000028c0cb23ea0, 1, 1;
LS_0000028c0cb21100_0_0 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_4 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_8 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_12 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_16 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_20 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_24 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_0_28 .concat [ 1 1 1 1], L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0, L_0000028c0cb25ed0;
LS_0000028c0cb21100_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21100_0_0, LS_0000028c0cb21100_0_4, LS_0000028c0cb21100_0_8, LS_0000028c0cb21100_0_12;
LS_0000028c0cb21100_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21100_0_16, LS_0000028c0cb21100_0_20, LS_0000028c0cb21100_0_24, LS_0000028c0cb21100_0_28;
L_0000028c0cb21100 .concat [ 16 16 0 0], LS_0000028c0cb21100_1_0, LS_0000028c0cb21100_1_4;
L_0000028c0cb20ca0 .part L_0000028c0cb23ea0, 0, 1;
LS_0000028c0cb21c40_0_0 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_4 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_8 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_12 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_16 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_20 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_24 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_0_28 .concat [ 1 1 1 1], L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0, L_0000028c0cb20ca0;
LS_0000028c0cb21c40_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21c40_0_0, LS_0000028c0cb21c40_0_4, LS_0000028c0cb21c40_0_8, LS_0000028c0cb21c40_0_12;
LS_0000028c0cb21c40_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21c40_0_16, LS_0000028c0cb21c40_0_20, LS_0000028c0cb21c40_0_24, LS_0000028c0cb21c40_0_28;
L_0000028c0cb21c40 .concat [ 16 16 0 0], LS_0000028c0cb21c40_1_0, LS_0000028c0cb21c40_1_4;
L_0000028c0cb21740 .part L_0000028c0cb23ea0, 1, 1;
LS_0000028c0cb21d80_0_0 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_4 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_8 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_12 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_16 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_20 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_24 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_0_28 .concat [ 1 1 1 1], L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740, L_0000028c0cb21740;
LS_0000028c0cb21d80_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21d80_0_0, LS_0000028c0cb21d80_0_4, LS_0000028c0cb21d80_0_8, LS_0000028c0cb21d80_0_12;
LS_0000028c0cb21d80_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21d80_0_16, LS_0000028c0cb21d80_0_20, LS_0000028c0cb21d80_0_24, LS_0000028c0cb21d80_0_28;
L_0000028c0cb21d80 .concat [ 16 16 0 0], LS_0000028c0cb21d80_1_0, LS_0000028c0cb21d80_1_4;
L_0000028c0cb205c0 .part L_0000028c0cb23ea0, 0, 1;
LS_0000028c0cb21ba0_0_0 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_4 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_8 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_12 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_16 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_20 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_24 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_0_28 .concat [ 1 1 1 1], L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450, L_0000028c0cb25450;
LS_0000028c0cb21ba0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21ba0_0_0, LS_0000028c0cb21ba0_0_4, LS_0000028c0cb21ba0_0_8, LS_0000028c0cb21ba0_0_12;
LS_0000028c0cb21ba0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21ba0_0_16, LS_0000028c0cb21ba0_0_20, LS_0000028c0cb21ba0_0_24, LS_0000028c0cb21ba0_0_28;
L_0000028c0cb21ba0 .concat [ 16 16 0 0], LS_0000028c0cb21ba0_1_0, LS_0000028c0cb21ba0_1_4;
L_0000028c0cb217e0 .part L_0000028c0cb23ea0, 1, 1;
LS_0000028c0cb20340_0_0 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_4 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_8 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_12 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_16 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_20 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_24 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_0_28 .concat [ 1 1 1 1], L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0, L_0000028c0cb217e0;
LS_0000028c0cb20340_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20340_0_0, LS_0000028c0cb20340_0_4, LS_0000028c0cb20340_0_8, LS_0000028c0cb20340_0_12;
LS_0000028c0cb20340_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20340_0_16, LS_0000028c0cb20340_0_20, LS_0000028c0cb20340_0_24, LS_0000028c0cb20340_0_28;
L_0000028c0cb20340 .concat [ 16 16 0 0], LS_0000028c0cb20340_1_0, LS_0000028c0cb20340_1_4;
L_0000028c0cb21a60 .part L_0000028c0cb23ea0, 0, 1;
LS_0000028c0cb21ce0_0_0 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_4 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_8 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_12 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_16 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_20 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_24 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_0_28 .concat [ 1 1 1 1], L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60, L_0000028c0cb21a60;
LS_0000028c0cb21ce0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21ce0_0_0, LS_0000028c0cb21ce0_0_4, LS_0000028c0cb21ce0_0_8, LS_0000028c0cb21ce0_0_12;
LS_0000028c0cb21ce0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21ce0_0_16, LS_0000028c0cb21ce0_0_20, LS_0000028c0cb21ce0_0_24, LS_0000028c0cb21ce0_0_28;
L_0000028c0cb21ce0 .concat [ 16 16 0 0], LS_0000028c0cb21ce0_1_0, LS_0000028c0cb21ce0_1_4;
S_0000028c0c8a8450 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028c0c8a82c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb26c60 .functor AND 32, L_0000028c0cb20e80, L_0000028c0cb20c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae4330_0 .net "in1", 31 0, L_0000028c0cb20e80;  1 drivers
v0000028c0cae43d0_0 .net "in2", 31 0, L_0000028c0cb20c00;  1 drivers
v0000028c0cae2530_0 .net "out", 31 0, L_0000028c0cb26c60;  alias, 1 drivers
S_0000028c0c8e0a00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028c0c8a82c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb25e60 .functor AND 32, L_0000028c0cb21100, L_0000028c0cb21c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae4470_0 .net "in1", 31 0, L_0000028c0cb21100;  1 drivers
v0000028c0cae4510_0 .net "in2", 31 0, L_0000028c0cb21c40;  1 drivers
v0000028c0cae45b0_0 .net "out", 31 0, L_0000028c0cb25e60;  alias, 1 drivers
S_0000028c0c8e0b90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028c0c8a82c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb25760 .functor AND 32, L_0000028c0cb21d80, L_0000028c0cb21ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae4650_0 .net "in1", 31 0, L_0000028c0cb21d80;  1 drivers
v0000028c0cae46f0_0 .net "in2", 31 0, L_0000028c0cb21ba0;  1 drivers
v0000028c0cae2210_0 .net "out", 31 0, L_0000028c0cb25760;  alias, 1 drivers
S_0000028c0cae6f70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028c0c8a82c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb26170 .functor AND 32, L_0000028c0cb20340, L_0000028c0cb21ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae1f90_0 .net "in1", 31 0, L_0000028c0cb20340;  1 drivers
v0000028c0cae22b0_0 .net "in2", 31 0, L_0000028c0cb21ce0;  1 drivers
v0000028c0cae25d0_0 .net "out", 31 0, L_0000028c0cb26170;  alias, 1 drivers
S_0000028c0cae7420 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000028c0c8edaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028c0ca78140 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028c0cb254c0 .functor NOT 1, L_0000028c0cb1fee0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25530 .functor NOT 1, L_0000028c0cb20b60, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25840 .functor NOT 1, L_0000028c0cb21560, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3b940 .functor NOT 1, L_0000028c0cb20660, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3cf90 .functor AND 32, L_0000028c0cb268e0, v0000028c0caf0580_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3c200 .functor AND 32, L_0000028c0cb257d0, L_0000028c0cba8100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3cdd0 .functor OR 32, L_0000028c0cb3cf90, L_0000028c0cb3c200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb3ccf0 .functor AND 32, L_0000028c0ca5ce50, v0000028c0cae1220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3bcc0 .functor OR 32, L_0000028c0cb3cdd0, L_0000028c0cb3ccf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb3d000 .functor AND 32, L_0000028c0cb3cba0, L_0000028c0cb1fbc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3b780 .functor OR 32, L_0000028c0cb3bcc0, L_0000028c0cb3d000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0cae95c0_0 .net *"_ivl_1", 0 0, L_0000028c0cb1fee0;  1 drivers
v0000028c0cae8940_0 .net *"_ivl_13", 0 0, L_0000028c0cb21560;  1 drivers
v0000028c0cae9ac0_0 .net *"_ivl_14", 0 0, L_0000028c0cb25840;  1 drivers
v0000028c0cae98e0_0 .net *"_ivl_19", 0 0, L_0000028c0cb1f760;  1 drivers
v0000028c0cae7cc0_0 .net *"_ivl_2", 0 0, L_0000028c0cb254c0;  1 drivers
v0000028c0cae7ea0_0 .net *"_ivl_23", 0 0, L_0000028c0cb20520;  1 drivers
v0000028c0cae9160_0 .net *"_ivl_27", 0 0, L_0000028c0cb20660;  1 drivers
v0000028c0cae8760_0 .net *"_ivl_28", 0 0, L_0000028c0cb3b940;  1 drivers
v0000028c0cae88a0_0 .net *"_ivl_33", 0 0, L_0000028c0cb20a20;  1 drivers
v0000028c0cae7d60_0 .net *"_ivl_37", 0 0, L_0000028c0cb21380;  1 drivers
v0000028c0cae7fe0_0 .net *"_ivl_40", 31 0, L_0000028c0cb3cf90;  1 drivers
v0000028c0cae84e0_0 .net *"_ivl_42", 31 0, L_0000028c0cb3c200;  1 drivers
v0000028c0cae89e0_0 .net *"_ivl_44", 31 0, L_0000028c0cb3cdd0;  1 drivers
v0000028c0cae9b60_0 .net *"_ivl_46", 31 0, L_0000028c0cb3ccf0;  1 drivers
v0000028c0cae9c00_0 .net *"_ivl_48", 31 0, L_0000028c0cb3bcc0;  1 drivers
v0000028c0cae8b20_0 .net *"_ivl_50", 31 0, L_0000028c0cb3d000;  1 drivers
v0000028c0cae92a0_0 .net *"_ivl_7", 0 0, L_0000028c0cb20b60;  1 drivers
v0000028c0cae9340_0 .net *"_ivl_8", 0 0, L_0000028c0cb25530;  1 drivers
v0000028c0cae8bc0_0 .net "ina", 31 0, v0000028c0caf0580_0;  alias, 1 drivers
v0000028c0cae8d00_0 .net "inb", 31 0, L_0000028c0cba8100;  alias, 1 drivers
v0000028c0cae9480_0 .net "inc", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0cae9520_0 .net "ind", 31 0, L_0000028c0cb1fbc0;  alias, 1 drivers
v0000028c0cae9660_0 .net "out", 31 0, L_0000028c0cb3b780;  alias, 1 drivers
v0000028c0cae9700_0 .net "s0", 31 0, L_0000028c0cb268e0;  1 drivers
v0000028c0cae9ca0_0 .net "s1", 31 0, L_0000028c0cb257d0;  1 drivers
v0000028c0cae97a0_0 .net "s2", 31 0, L_0000028c0ca5ce50;  1 drivers
v0000028c0cae9d40_0 .net "s3", 31 0, L_0000028c0cb3cba0;  1 drivers
v0000028c0cae9de0_0 .net "sel", 1 0, L_0000028c0cb24d00;  alias, 1 drivers
L_0000028c0cb1fee0 .part L_0000028c0cb24d00, 1, 1;
LS_0000028c0cb200c0_0_0 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_4 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_8 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_12 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_16 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_20 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_24 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_0_28 .concat [ 1 1 1 1], L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0, L_0000028c0cb254c0;
LS_0000028c0cb200c0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb200c0_0_0, LS_0000028c0cb200c0_0_4, LS_0000028c0cb200c0_0_8, LS_0000028c0cb200c0_0_12;
LS_0000028c0cb200c0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb200c0_0_16, LS_0000028c0cb200c0_0_20, LS_0000028c0cb200c0_0_24, LS_0000028c0cb200c0_0_28;
L_0000028c0cb200c0 .concat [ 16 16 0 0], LS_0000028c0cb200c0_1_0, LS_0000028c0cb200c0_1_4;
L_0000028c0cb20b60 .part L_0000028c0cb24d00, 0, 1;
LS_0000028c0cb21e20_0_0 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_4 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_8 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_12 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_16 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_20 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_24 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_0_28 .concat [ 1 1 1 1], L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530, L_0000028c0cb25530;
LS_0000028c0cb21e20_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21e20_0_0, LS_0000028c0cb21e20_0_4, LS_0000028c0cb21e20_0_8, LS_0000028c0cb21e20_0_12;
LS_0000028c0cb21e20_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21e20_0_16, LS_0000028c0cb21e20_0_20, LS_0000028c0cb21e20_0_24, LS_0000028c0cb21e20_0_28;
L_0000028c0cb21e20 .concat [ 16 16 0 0], LS_0000028c0cb21e20_1_0, LS_0000028c0cb21e20_1_4;
L_0000028c0cb21560 .part L_0000028c0cb24d00, 1, 1;
LS_0000028c0cb21ec0_0_0 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_4 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_8 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_12 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_16 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_20 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_24 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_0_28 .concat [ 1 1 1 1], L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840, L_0000028c0cb25840;
LS_0000028c0cb21ec0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21ec0_0_0, LS_0000028c0cb21ec0_0_4, LS_0000028c0cb21ec0_0_8, LS_0000028c0cb21ec0_0_12;
LS_0000028c0cb21ec0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21ec0_0_16, LS_0000028c0cb21ec0_0_20, LS_0000028c0cb21ec0_0_24, LS_0000028c0cb21ec0_0_28;
L_0000028c0cb21ec0 .concat [ 16 16 0 0], LS_0000028c0cb21ec0_1_0, LS_0000028c0cb21ec0_1_4;
L_0000028c0cb1f760 .part L_0000028c0cb24d00, 0, 1;
LS_0000028c0cb1f940_0_0 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_4 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_8 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_12 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_16 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_20 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_24 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_0_28 .concat [ 1 1 1 1], L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760, L_0000028c0cb1f760;
LS_0000028c0cb1f940_1_0 .concat [ 4 4 4 4], LS_0000028c0cb1f940_0_0, LS_0000028c0cb1f940_0_4, LS_0000028c0cb1f940_0_8, LS_0000028c0cb1f940_0_12;
LS_0000028c0cb1f940_1_4 .concat [ 4 4 4 4], LS_0000028c0cb1f940_0_16, LS_0000028c0cb1f940_0_20, LS_0000028c0cb1f940_0_24, LS_0000028c0cb1f940_0_28;
L_0000028c0cb1f940 .concat [ 16 16 0 0], LS_0000028c0cb1f940_1_0, LS_0000028c0cb1f940_1_4;
L_0000028c0cb20520 .part L_0000028c0cb24d00, 1, 1;
LS_0000028c0cb203e0_0_0 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_4 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_8 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_12 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_16 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_20 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_24 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_0_28 .concat [ 1 1 1 1], L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520, L_0000028c0cb20520;
LS_0000028c0cb203e0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb203e0_0_0, LS_0000028c0cb203e0_0_4, LS_0000028c0cb203e0_0_8, LS_0000028c0cb203e0_0_12;
LS_0000028c0cb203e0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb203e0_0_16, LS_0000028c0cb203e0_0_20, LS_0000028c0cb203e0_0_24, LS_0000028c0cb203e0_0_28;
L_0000028c0cb203e0 .concat [ 16 16 0 0], LS_0000028c0cb203e0_1_0, LS_0000028c0cb203e0_1_4;
L_0000028c0cb20660 .part L_0000028c0cb24d00, 0, 1;
LS_0000028c0cb20ac0_0_0 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_4 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_8 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_12 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_16 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_20 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_24 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_0_28 .concat [ 1 1 1 1], L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940, L_0000028c0cb3b940;
LS_0000028c0cb20ac0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20ac0_0_0, LS_0000028c0cb20ac0_0_4, LS_0000028c0cb20ac0_0_8, LS_0000028c0cb20ac0_0_12;
LS_0000028c0cb20ac0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20ac0_0_16, LS_0000028c0cb20ac0_0_20, LS_0000028c0cb20ac0_0_24, LS_0000028c0cb20ac0_0_28;
L_0000028c0cb20ac0 .concat [ 16 16 0 0], LS_0000028c0cb20ac0_1_0, LS_0000028c0cb20ac0_1_4;
L_0000028c0cb20a20 .part L_0000028c0cb24d00, 1, 1;
LS_0000028c0cb20480_0_0 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_4 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_8 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_12 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_16 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_20 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_24 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_0_28 .concat [ 1 1 1 1], L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20, L_0000028c0cb20a20;
LS_0000028c0cb20480_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20480_0_0, LS_0000028c0cb20480_0_4, LS_0000028c0cb20480_0_8, LS_0000028c0cb20480_0_12;
LS_0000028c0cb20480_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20480_0_16, LS_0000028c0cb20480_0_20, LS_0000028c0cb20480_0_24, LS_0000028c0cb20480_0_28;
L_0000028c0cb20480 .concat [ 16 16 0 0], LS_0000028c0cb20480_1_0, LS_0000028c0cb20480_1_4;
L_0000028c0cb21380 .part L_0000028c0cb24d00, 0, 1;
LS_0000028c0cb20700_0_0 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_4 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_8 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_12 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_16 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_20 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_24 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_0_28 .concat [ 1 1 1 1], L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380, L_0000028c0cb21380;
LS_0000028c0cb20700_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20700_0_0, LS_0000028c0cb20700_0_4, LS_0000028c0cb20700_0_8, LS_0000028c0cb20700_0_12;
LS_0000028c0cb20700_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20700_0_16, LS_0000028c0cb20700_0_20, LS_0000028c0cb20700_0_24, LS_0000028c0cb20700_0_28;
L_0000028c0cb20700 .concat [ 16 16 0 0], LS_0000028c0cb20700_1_0, LS_0000028c0cb20700_1_4;
S_0000028c0cae7100 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028c0cae7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb268e0 .functor AND 32, L_0000028c0cb200c0, L_0000028c0cb21e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae8440_0 .net "in1", 31 0, L_0000028c0cb200c0;  1 drivers
v0000028c0cae7e00_0 .net "in2", 31 0, L_0000028c0cb21e20;  1 drivers
v0000028c0cae9200_0 .net "out", 31 0, L_0000028c0cb268e0;  alias, 1 drivers
S_0000028c0cae7290 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028c0cae7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb257d0 .functor AND 32, L_0000028c0cb21ec0, L_0000028c0cb1f940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae8ee0_0 .net "in1", 31 0, L_0000028c0cb21ec0;  1 drivers
v0000028c0cae86c0_0 .net "in2", 31 0, L_0000028c0cb1f940;  1 drivers
v0000028c0cae8f80_0 .net "out", 31 0, L_0000028c0cb257d0;  alias, 1 drivers
S_0000028c0cae75b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028c0cae7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0ca5ce50 .functor AND 32, L_0000028c0cb203e0, L_0000028c0cb20ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae7a40_0 .net "in1", 31 0, L_0000028c0cb203e0;  1 drivers
v0000028c0cae7ae0_0 .net "in2", 31 0, L_0000028c0cb20ac0;  1 drivers
v0000028c0cae9020_0 .net "out", 31 0, L_0000028c0ca5ce50;  alias, 1 drivers
S_0000028c0cae67a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028c0cae7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb3cba0 .functor AND 32, L_0000028c0cb20480, L_0000028c0cb20700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0cae8a80_0 .net "in1", 31 0, L_0000028c0cb20480;  1 drivers
v0000028c0cae7b80_0 .net "in2", 31 0, L_0000028c0cb20700;  1 drivers
v0000028c0cae8800_0 .net "out", 31 0, L_0000028c0cb3cba0;  alias, 1 drivers
S_0000028c0cae6930 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000028c0c8edaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028c0ca77f40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028c0cb3cb30 .functor NOT 1, L_0000028c0cb208e0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3b9b0 .functor NOT 1, L_0000028c0cb20980, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3cc10 .functor NOT 1, L_0000028c0cb207a0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3c580 .functor NOT 1, L_0000028c0cb1fe40, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3cf20 .functor AND 32, L_0000028c0cb3c350, v0000028c0caf03a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3cd60 .functor AND 32, L_0000028c0cb3ba90, L_0000028c0cba8100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3c510 .functor OR 32, L_0000028c0cb3cf20, L_0000028c0cb3cd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb3c040 .functor AND 32, L_0000028c0cb3cc80, v0000028c0cae1220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3c9e0 .functor OR 32, L_0000028c0cb3c510, L_0000028c0cb3c040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb3bd30 .functor AND 32, L_0000028c0cb3c5f0, L_0000028c0cb1fbc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3ce40 .functor OR 32, L_0000028c0cb3c9e0, L_0000028c0cb3bd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0caea9c0_0 .net *"_ivl_1", 0 0, L_0000028c0cb208e0;  1 drivers
v0000028c0caea4c0_0 .net *"_ivl_13", 0 0, L_0000028c0cb207a0;  1 drivers
v0000028c0caeaa60_0 .net *"_ivl_14", 0 0, L_0000028c0cb3cc10;  1 drivers
v0000028c0caeaba0_0 .net *"_ivl_19", 0 0, L_0000028c0cb20020;  1 drivers
v0000028c0caeac40_0 .net *"_ivl_2", 0 0, L_0000028c0cb3cb30;  1 drivers
v0000028c0caea420_0 .net *"_ivl_23", 0 0, L_0000028c0cb21060;  1 drivers
v0000028c0caea060_0 .net *"_ivl_27", 0 0, L_0000028c0cb1fe40;  1 drivers
v0000028c0caeb5a0_0 .net *"_ivl_28", 0 0, L_0000028c0cb3c580;  1 drivers
v0000028c0caeb320_0 .net *"_ivl_33", 0 0, L_0000028c0cb1f800;  1 drivers
v0000028c0caeb640_0 .net *"_ivl_37", 0 0, L_0000028c0cb21600;  1 drivers
v0000028c0cae9fc0_0 .net *"_ivl_40", 31 0, L_0000028c0cb3cf20;  1 drivers
v0000028c0caea560_0 .net *"_ivl_42", 31 0, L_0000028c0cb3cd60;  1 drivers
v0000028c0caeace0_0 .net *"_ivl_44", 31 0, L_0000028c0cb3c510;  1 drivers
v0000028c0caea600_0 .net *"_ivl_46", 31 0, L_0000028c0cb3c040;  1 drivers
v0000028c0caead80_0 .net *"_ivl_48", 31 0, L_0000028c0cb3c9e0;  1 drivers
v0000028c0caea100_0 .net *"_ivl_50", 31 0, L_0000028c0cb3bd30;  1 drivers
v0000028c0caea2e0_0 .net *"_ivl_7", 0 0, L_0000028c0cb20980;  1 drivers
v0000028c0caeae20_0 .net *"_ivl_8", 0 0, L_0000028c0cb3b9b0;  1 drivers
v0000028c0caeb000_0 .net "ina", 31 0, v0000028c0caf03a0_0;  alias, 1 drivers
v0000028c0caeaec0_0 .net "inb", 31 0, L_0000028c0cba8100;  alias, 1 drivers
v0000028c0caeaf60_0 .net "inc", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0caea380_0 .net "ind", 31 0, L_0000028c0cb1fbc0;  alias, 1 drivers
v0000028c0caea240_0 .net "out", 31 0, L_0000028c0cb3ce40;  alias, 1 drivers
v0000028c0caeb280_0 .net "s0", 31 0, L_0000028c0cb3c350;  1 drivers
v0000028c0caeb3c0_0 .net "s1", 31 0, L_0000028c0cb3ba90;  1 drivers
v0000028c0caf0f80_0 .net "s2", 31 0, L_0000028c0cb3cc80;  1 drivers
v0000028c0caf0da0_0 .net "s3", 31 0, L_0000028c0cb3c5f0;  1 drivers
v0000028c0caf0620_0 .net "sel", 1 0, L_0000028c0cb24800;  alias, 1 drivers
L_0000028c0cb208e0 .part L_0000028c0cb24800, 1, 1;
LS_0000028c0cb219c0_0_0 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_4 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_8 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_12 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_16 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_20 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_24 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_0_28 .concat [ 1 1 1 1], L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30, L_0000028c0cb3cb30;
LS_0000028c0cb219c0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb219c0_0_0, LS_0000028c0cb219c0_0_4, LS_0000028c0cb219c0_0_8, LS_0000028c0cb219c0_0_12;
LS_0000028c0cb219c0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb219c0_0_16, LS_0000028c0cb219c0_0_20, LS_0000028c0cb219c0_0_24, LS_0000028c0cb219c0_0_28;
L_0000028c0cb219c0 .concat [ 16 16 0 0], LS_0000028c0cb219c0_1_0, LS_0000028c0cb219c0_1_4;
L_0000028c0cb20980 .part L_0000028c0cb24800, 0, 1;
LS_0000028c0cb20d40_0_0 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_4 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_8 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_12 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_16 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_20 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_24 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_0_28 .concat [ 1 1 1 1], L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0, L_0000028c0cb3b9b0;
LS_0000028c0cb20d40_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20d40_0_0, LS_0000028c0cb20d40_0_4, LS_0000028c0cb20d40_0_8, LS_0000028c0cb20d40_0_12;
LS_0000028c0cb20d40_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20d40_0_16, LS_0000028c0cb20d40_0_20, LS_0000028c0cb20d40_0_24, LS_0000028c0cb20d40_0_28;
L_0000028c0cb20d40 .concat [ 16 16 0 0], LS_0000028c0cb20d40_1_0, LS_0000028c0cb20d40_1_4;
L_0000028c0cb207a0 .part L_0000028c0cb24800, 1, 1;
LS_0000028c0cb21240_0_0 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_4 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_8 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_12 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_16 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_20 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_24 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_0_28 .concat [ 1 1 1 1], L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10, L_0000028c0cb3cc10;
LS_0000028c0cb21240_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21240_0_0, LS_0000028c0cb21240_0_4, LS_0000028c0cb21240_0_8, LS_0000028c0cb21240_0_12;
LS_0000028c0cb21240_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21240_0_16, LS_0000028c0cb21240_0_20, LS_0000028c0cb21240_0_24, LS_0000028c0cb21240_0_28;
L_0000028c0cb21240 .concat [ 16 16 0 0], LS_0000028c0cb21240_1_0, LS_0000028c0cb21240_1_4;
L_0000028c0cb20020 .part L_0000028c0cb24800, 0, 1;
LS_0000028c0cb21920_0_0 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_4 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_8 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_12 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_16 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_20 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_24 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_0_28 .concat [ 1 1 1 1], L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020, L_0000028c0cb20020;
LS_0000028c0cb21920_1_0 .concat [ 4 4 4 4], LS_0000028c0cb21920_0_0, LS_0000028c0cb21920_0_4, LS_0000028c0cb21920_0_8, LS_0000028c0cb21920_0_12;
LS_0000028c0cb21920_1_4 .concat [ 4 4 4 4], LS_0000028c0cb21920_0_16, LS_0000028c0cb21920_0_20, LS_0000028c0cb21920_0_24, LS_0000028c0cb21920_0_28;
L_0000028c0cb21920 .concat [ 16 16 0 0], LS_0000028c0cb21920_1_0, LS_0000028c0cb21920_1_4;
L_0000028c0cb21060 .part L_0000028c0cb24800, 1, 1;
LS_0000028c0cb20840_0_0 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_4 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_8 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_12 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_16 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_20 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_24 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_0_28 .concat [ 1 1 1 1], L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060, L_0000028c0cb21060;
LS_0000028c0cb20840_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20840_0_0, LS_0000028c0cb20840_0_4, LS_0000028c0cb20840_0_8, LS_0000028c0cb20840_0_12;
LS_0000028c0cb20840_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20840_0_16, LS_0000028c0cb20840_0_20, LS_0000028c0cb20840_0_24, LS_0000028c0cb20840_0_28;
L_0000028c0cb20840 .concat [ 16 16 0 0], LS_0000028c0cb20840_1_0, LS_0000028c0cb20840_1_4;
L_0000028c0cb1fe40 .part L_0000028c0cb24800, 0, 1;
LS_0000028c0cb20de0_0_0 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_4 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_8 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_12 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_16 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_20 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_24 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_0_28 .concat [ 1 1 1 1], L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580, L_0000028c0cb3c580;
LS_0000028c0cb20de0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb20de0_0_0, LS_0000028c0cb20de0_0_4, LS_0000028c0cb20de0_0_8, LS_0000028c0cb20de0_0_12;
LS_0000028c0cb20de0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb20de0_0_16, LS_0000028c0cb20de0_0_20, LS_0000028c0cb20de0_0_24, LS_0000028c0cb20de0_0_28;
L_0000028c0cb20de0 .concat [ 16 16 0 0], LS_0000028c0cb20de0_1_0, LS_0000028c0cb20de0_1_4;
L_0000028c0cb1f800 .part L_0000028c0cb24800, 1, 1;
LS_0000028c0cb211a0_0_0 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_4 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_8 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_12 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_16 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_20 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_24 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_0_28 .concat [ 1 1 1 1], L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800, L_0000028c0cb1f800;
LS_0000028c0cb211a0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb211a0_0_0, LS_0000028c0cb211a0_0_4, LS_0000028c0cb211a0_0_8, LS_0000028c0cb211a0_0_12;
LS_0000028c0cb211a0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb211a0_0_16, LS_0000028c0cb211a0_0_20, LS_0000028c0cb211a0_0_24, LS_0000028c0cb211a0_0_28;
L_0000028c0cb211a0 .concat [ 16 16 0 0], LS_0000028c0cb211a0_1_0, LS_0000028c0cb211a0_1_4;
L_0000028c0cb21600 .part L_0000028c0cb24800, 0, 1;
LS_0000028c0cb1f8a0_0_0 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_4 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_8 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_12 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_16 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_20 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_24 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_0_28 .concat [ 1 1 1 1], L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600, L_0000028c0cb21600;
LS_0000028c0cb1f8a0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb1f8a0_0_0, LS_0000028c0cb1f8a0_0_4, LS_0000028c0cb1f8a0_0_8, LS_0000028c0cb1f8a0_0_12;
LS_0000028c0cb1f8a0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb1f8a0_0_16, LS_0000028c0cb1f8a0_0_20, LS_0000028c0cb1f8a0_0_24, LS_0000028c0cb1f8a0_0_28;
L_0000028c0cb1f8a0 .concat [ 16 16 0 0], LS_0000028c0cb1f8a0_1_0, LS_0000028c0cb1f8a0_1_4;
S_0000028c0cae6ac0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028c0cae6930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb3c350 .functor AND 32, L_0000028c0cb219c0, L_0000028c0cb20d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0caeab00_0 .net "in1", 31 0, L_0000028c0cb219c0;  1 drivers
v0000028c0caea740_0 .net "in2", 31 0, L_0000028c0cb20d40;  1 drivers
v0000028c0caeb460_0 .net "out", 31 0, L_0000028c0cb3c350;  alias, 1 drivers
S_0000028c0cae6c50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028c0cae6930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb3ba90 .functor AND 32, L_0000028c0cb21240, L_0000028c0cb21920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0caeb0a0_0 .net "in1", 31 0, L_0000028c0cb21240;  1 drivers
v0000028c0caea1a0_0 .net "in2", 31 0, L_0000028c0cb21920;  1 drivers
v0000028c0caeb500_0 .net "out", 31 0, L_0000028c0cb3ba90;  alias, 1 drivers
S_0000028c0cae6de0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028c0cae6930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb3cc80 .functor AND 32, L_0000028c0cb20840, L_0000028c0cb20de0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0caeb140_0 .net "in1", 31 0, L_0000028c0cb20840;  1 drivers
v0000028c0caea880_0 .net "in2", 31 0, L_0000028c0cb20de0;  1 drivers
v0000028c0caea7e0_0 .net "out", 31 0, L_0000028c0cb3cc80;  alias, 1 drivers
S_0000028c0caec120 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028c0cae6930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c0cb3c5f0 .functor AND 32, L_0000028c0cb211a0, L_0000028c0cb1f8a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c0caea6a0_0 .net "in1", 31 0, L_0000028c0cb211a0;  1 drivers
v0000028c0caea920_0 .net "in2", 31 0, L_0000028c0cb1f8a0;  1 drivers
v0000028c0caeb1e0_0 .net "out", 31 0, L_0000028c0cb3c5f0;  alias, 1 drivers
S_0000028c0caebf90 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000028c0caf1790 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0caf17c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0caf1800 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0caf1838 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0caf1870 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0caf18a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0caf18e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0caf1918 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0caf1950 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0caf1988 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0caf19c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0caf19f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0caf1a30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0caf1a68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0caf1aa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0caf1ad8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0caf1b10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0caf1b48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0caf1b80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0caf1bb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0caf1bf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0caf1c28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0caf1c60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0caf1c98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0caf1cd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0caf08a0_0 .var "EX1_PC", 31 0;
v0000028c0caf04e0_0 .var "EX1_PFC", 31 0;
v0000028c0caf0580_0 .var "EX1_forward_to_B", 31 0;
v0000028c0caf0ee0_0 .var "EX1_is_beq", 0 0;
v0000028c0caf1020_0 .var "EX1_is_bne", 0 0;
v0000028c0caf0940_0 .var "EX1_is_jal", 0 0;
v0000028c0caf10c0_0 .var "EX1_is_jr", 0 0;
v0000028c0caf1160_0 .var "EX1_is_oper2_immed", 0 0;
v0000028c0caf1200_0 .var "EX1_memread", 0 0;
v0000028c0caf09e0_0 .var "EX1_memwrite", 0 0;
v0000028c0caf12a0_0 .var "EX1_opcode", 11 0;
v0000028c0caf0760_0 .var "EX1_predicted", 0 0;
v0000028c0caf0a80_0 .var "EX1_rd_ind", 4 0;
v0000028c0caf1340_0 .var "EX1_rd_indzero", 0 0;
v0000028c0caf0080_0 .var "EX1_regwrite", 0 0;
v0000028c0caf0260_0 .var "EX1_rs1", 31 0;
v0000028c0caf0300_0 .var "EX1_rs1_ind", 4 0;
v0000028c0caf03a0_0 .var "EX1_rs2", 31 0;
v0000028c0caefc20_0 .var "EX1_rs2_ind", 4 0;
v0000028c0caee140_0 .net "FLUSH", 0 0, v0000028c0caf4690_0;  alias, 1 drivers
v0000028c0caefea0_0 .net "ID_PC", 31 0, v0000028c0cb0b720_0;  alias, 1 drivers
v0000028c0caee320_0 .net "ID_PFC_to_EX", 31 0, L_0000028c0cb1f6c0;  alias, 1 drivers
v0000028c0caeeb40_0 .net "ID_forward_to_B", 31 0, L_0000028c0cb1df00;  alias, 1 drivers
v0000028c0caee460_0 .net "ID_is_beq", 0 0, L_0000028c0cb1ecc0;  alias, 1 drivers
v0000028c0caed9c0_0 .net "ID_is_bne", 0 0, L_0000028c0cb1ef40;  alias, 1 drivers
v0000028c0caee000_0 .net "ID_is_jal", 0 0, L_0000028c0cb1f080;  alias, 1 drivers
v0000028c0caef180_0 .net "ID_is_jr", 0 0, L_0000028c0cb1efe0;  alias, 1 drivers
v0000028c0caed7e0_0 .net "ID_is_oper2_immed", 0 0, L_0000028c0cb25d10;  alias, 1 drivers
v0000028c0caefcc0_0 .net "ID_memread", 0 0, L_0000028c0cb1d1e0;  alias, 1 drivers
v0000028c0caeebe0_0 .net "ID_memwrite", 0 0, L_0000028c0cb1d3c0;  alias, 1 drivers
v0000028c0caef680_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
v0000028c0caefe00_0 .net "ID_predicted", 0 0, v0000028c0caf2750_0;  alias, 1 drivers
v0000028c0caee1e0_0 .net "ID_rd_ind", 4 0, v0000028c0cb0a1e0_0;  alias, 1 drivers
v0000028c0caedce0_0 .net "ID_rd_indzero", 0 0, L_0000028c0cb20fc0;  1 drivers
v0000028c0caedc40_0 .net "ID_regwrite", 0 0, L_0000028c0cb1d500;  alias, 1 drivers
v0000028c0caeec80_0 .net "ID_rs1", 31 0, v0000028c0caf9410_0;  alias, 1 drivers
v0000028c0caedd80_0 .net "ID_rs1_ind", 4 0, v0000028c0cb09a60_0;  alias, 1 drivers
v0000028c0caee280_0 .net "ID_rs2", 31 0, v0000028c0caf7d90_0;  alias, 1 drivers
v0000028c0caefa40_0 .net "ID_rs2_ind", 4 0, v0000028c0cb09f60_0;  alias, 1 drivers
v0000028c0caed920_0 .net "clk", 0 0, L_0000028c0cb26480;  1 drivers
v0000028c0caeea00_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
E_0000028c0ca77c40 .event posedge, v0000028c0cae1360_0, v0000028c0caed920_0;
S_0000028c0caecc10 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000028c0caf1d10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0caf1d48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0caf1d80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0caf1db8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0caf1df0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0caf1e28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0caf1e60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0caf1e98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0caf1ed0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0caf1f08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0caf1f40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0caf1f78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0caf1fb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0caf1fe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0caf2020 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0caf2058 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0caf2090 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0caf20c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0caf2100 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0caf2138 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0caf2170 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0caf21a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0caf21e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0caf2218 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0caf2250 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0caee3c0_0 .net "EX1_ALU_OPER1", 31 0, L_0000028c0cb26870;  alias, 1 drivers
v0000028c0caee6e0_0 .net "EX1_ALU_OPER2", 31 0, L_0000028c0cb3b780;  alias, 1 drivers
v0000028c0caee640_0 .net "EX1_PC", 31 0, v0000028c0caf08a0_0;  alias, 1 drivers
v0000028c0caef400_0 .net "EX1_PFC_to_IF", 31 0, L_0000028c0cb1f9e0;  alias, 1 drivers
v0000028c0caede20_0 .net "EX1_forward_to_B", 31 0, v0000028c0caf0580_0;  alias, 1 drivers
v0000028c0caef720_0 .net "EX1_is_beq", 0 0, v0000028c0caf0ee0_0;  alias, 1 drivers
v0000028c0caefd60_0 .net "EX1_is_bne", 0 0, v0000028c0caf1020_0;  alias, 1 drivers
v0000028c0caeed20_0 .net "EX1_is_jal", 0 0, v0000028c0caf0940_0;  alias, 1 drivers
v0000028c0caeff40_0 .net "EX1_is_jr", 0 0, v0000028c0caf10c0_0;  alias, 1 drivers
v0000028c0caeeaa0_0 .net "EX1_is_oper2_immed", 0 0, v0000028c0caf1160_0;  alias, 1 drivers
v0000028c0caef860_0 .net "EX1_memread", 0 0, v0000028c0caf1200_0;  alias, 1 drivers
v0000028c0caeedc0_0 .net "EX1_memwrite", 0 0, v0000028c0caf09e0_0;  alias, 1 drivers
v0000028c0caeee60_0 .net "EX1_opcode", 11 0, v0000028c0caf12a0_0;  alias, 1 drivers
v0000028c0caeef00_0 .net "EX1_predicted", 0 0, v0000028c0caf0760_0;  alias, 1 drivers
v0000028c0caed880_0 .net "EX1_rd_ind", 4 0, v0000028c0caf0a80_0;  alias, 1 drivers
v0000028c0caee5a0_0 .net "EX1_rd_indzero", 0 0, v0000028c0caf1340_0;  alias, 1 drivers
v0000028c0caeefa0_0 .net "EX1_regwrite", 0 0, v0000028c0caf0080_0;  alias, 1 drivers
v0000028c0caef040_0 .net "EX1_rs1", 31 0, v0000028c0caf0260_0;  alias, 1 drivers
v0000028c0caee500_0 .net "EX1_rs1_ind", 4 0, v0000028c0caf0300_0;  alias, 1 drivers
v0000028c0caee0a0_0 .net "EX1_rs2_ind", 4 0, v0000028c0caefc20_0;  alias, 1 drivers
v0000028c0caef0e0_0 .net "EX1_rs2_out", 31 0, L_0000028c0cb3ce40;  alias, 1 drivers
v0000028c0caeda60_0 .var "EX2_ALU_OPER1", 31 0;
v0000028c0caee780_0 .var "EX2_ALU_OPER2", 31 0;
v0000028c0caee820_0 .var "EX2_PC", 31 0;
v0000028c0caee8c0_0 .var "EX2_PFC_to_IF", 31 0;
v0000028c0caee960_0 .var "EX2_forward_to_B", 31 0;
v0000028c0caefb80_0 .var "EX2_is_beq", 0 0;
v0000028c0caef5e0_0 .var "EX2_is_bne", 0 0;
v0000028c0caef220_0 .var "EX2_is_jal", 0 0;
v0000028c0caef2c0_0 .var "EX2_is_jr", 0 0;
v0000028c0caedb00_0 .var "EX2_is_oper2_immed", 0 0;
v0000028c0caef9a0_0 .var "EX2_memread", 0 0;
v0000028c0caedba0_0 .var "EX2_memwrite", 0 0;
v0000028c0caef900_0 .var "EX2_opcode", 11 0;
v0000028c0caefae0_0 .var "EX2_predicted", 0 0;
v0000028c0caedec0_0 .var "EX2_rd_ind", 4 0;
v0000028c0caedf60_0 .var "EX2_rd_indzero", 0 0;
v0000028c0caef360_0 .var "EX2_regwrite", 0 0;
v0000028c0caef4a0_0 .var "EX2_rs1", 31 0;
v0000028c0caef540_0 .var "EX2_rs1_ind", 4 0;
v0000028c0caef7c0_0 .var "EX2_rs2_ind", 4 0;
v0000028c0caf31f0_0 .var "EX2_rs2_out", 31 0;
v0000028c0caf4a50_0 .net "FLUSH", 0 0, v0000028c0caf47d0_0;  alias, 1 drivers
v0000028c0caf26b0_0 .net "clk", 0 0, L_0000028c0cb3ba20;  1 drivers
v0000028c0caf2390_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
E_0000028c0ca77f80 .event posedge, v0000028c0cae1360_0, v0000028c0caf26b0_0;
S_0000028c0caebc70 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000028c0cafa2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cafa2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cafa310 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cafa348 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cafa380 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cafa3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cafa3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cafa428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cafa460 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cafa498 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cafa4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cafa508 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cafa540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cafa578 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cafa5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cafa5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cafa620 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cafa658 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cafa690 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cafa6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cafa700 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cafa738 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cafa770 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cafa7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cafa7e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c0cb264f0 .functor OR 1, L_0000028c0cb1ecc0, L_0000028c0cb1ef40, C4<0>, C4<0>;
L_0000028c0cb261e0 .functor AND 1, L_0000028c0cb264f0, L_0000028c0cb26790, C4<1>, C4<1>;
L_0000028c0cb25610 .functor OR 1, L_0000028c0cb1ecc0, L_0000028c0cb1ef40, C4<0>, C4<0>;
L_0000028c0cb25b50 .functor AND 1, L_0000028c0cb25610, L_0000028c0cb26790, C4<1>, C4<1>;
L_0000028c0cb25680 .functor OR 1, L_0000028c0cb1ecc0, L_0000028c0cb1ef40, C4<0>, C4<0>;
L_0000028c0cb25370 .functor AND 1, L_0000028c0cb25680, v0000028c0caf2750_0, C4<1>, C4<1>;
v0000028c0caf8c90_0 .net "EX1_memread", 0 0, v0000028c0caf1200_0;  alias, 1 drivers
v0000028c0caf8e70_0 .net "EX1_opcode", 11 0, v0000028c0caf12a0_0;  alias, 1 drivers
v0000028c0caf8d30_0 .net "EX1_rd_ind", 4 0, v0000028c0caf0a80_0;  alias, 1 drivers
v0000028c0caf7f70_0 .net "EX1_rd_indzero", 0 0, v0000028c0caf1340_0;  alias, 1 drivers
v0000028c0caf8a10_0 .net "EX2_memread", 0 0, v0000028c0caef9a0_0;  alias, 1 drivers
v0000028c0caf8dd0_0 .net "EX2_opcode", 11 0, v0000028c0caef900_0;  alias, 1 drivers
v0000028c0caf95f0_0 .net "EX2_rd_ind", 4 0, v0000028c0caedec0_0;  alias, 1 drivers
v0000028c0caf94b0_0 .net "EX2_rd_indzero", 0 0, v0000028c0caedf60_0;  alias, 1 drivers
v0000028c0caf8830_0 .net "ID_EX1_flush", 0 0, v0000028c0caf4690_0;  alias, 1 drivers
v0000028c0caf7930_0 .net "ID_EX2_flush", 0 0, v0000028c0caf47d0_0;  alias, 1 drivers
v0000028c0caf9730_0 .net "ID_is_beq", 0 0, L_0000028c0cb1ecc0;  alias, 1 drivers
v0000028c0caf8f10_0 .net "ID_is_bne", 0 0, L_0000028c0cb1ef40;  alias, 1 drivers
v0000028c0caf9690_0 .net "ID_is_j", 0 0, L_0000028c0cb1f1c0;  alias, 1 drivers
v0000028c0caf80b0_0 .net "ID_is_jal", 0 0, L_0000028c0cb1f080;  alias, 1 drivers
v0000028c0caf7a70_0 .net "ID_is_jr", 0 0, L_0000028c0cb1efe0;  alias, 1 drivers
v0000028c0caf8fb0_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
v0000028c0caf79d0_0 .net "ID_rs1_ind", 4 0, v0000028c0cb09a60_0;  alias, 1 drivers
v0000028c0caf88d0_0 .net "ID_rs2_ind", 4 0, v0000028c0cb09f60_0;  alias, 1 drivers
v0000028c0caf7570_0 .net "IF_ID_flush", 0 0, v0000028c0caf5a90_0;  alias, 1 drivers
v0000028c0caf81f0_0 .net "IF_ID_write", 0 0, v0000028c0caf5f90_0;  alias, 1 drivers
v0000028c0caf7390_0 .net "PC_src", 2 0, L_0000028c0cb1dc80;  alias, 1 drivers
v0000028c0caf9050_0 .net "PFC_to_EX", 31 0, L_0000028c0cb1f6c0;  alias, 1 drivers
v0000028c0caf9370_0 .net "PFC_to_IF", 31 0, L_0000028c0cb1e9a0;  alias, 1 drivers
v0000028c0caf8790_0 .net "WB_rd_ind", 4 0, v0000028c0cb0d020_0;  alias, 1 drivers
v0000028c0caf99b0_0 .net "Wrong_prediction", 0 0, L_0000028c0cb3d4d0;  alias, 1 drivers
v0000028c0caf7610_0 .net *"_ivl_11", 0 0, L_0000028c0cb25b50;  1 drivers
v0000028c0caf8010_0 .net *"_ivl_13", 9 0, L_0000028c0cb1e0e0;  1 drivers
v0000028c0caf9190_0 .net *"_ivl_15", 9 0, L_0000028c0cb1de60;  1 drivers
v0000028c0caf8150_0 .net *"_ivl_16", 9 0, L_0000028c0cb1e540;  1 drivers
v0000028c0caf7bb0_0 .net *"_ivl_19", 9 0, L_0000028c0cb1ed60;  1 drivers
v0000028c0caf8330_0 .net *"_ivl_20", 9 0, L_0000028c0cb1f4e0;  1 drivers
v0000028c0caf8970_0 .net *"_ivl_25", 0 0, L_0000028c0cb25680;  1 drivers
v0000028c0caf7b10_0 .net *"_ivl_27", 0 0, L_0000028c0cb25370;  1 drivers
v0000028c0caf85b0_0 .net *"_ivl_29", 9 0, L_0000028c0cb1f580;  1 drivers
v0000028c0caf9230_0 .net *"_ivl_3", 0 0, L_0000028c0cb264f0;  1 drivers
L_0000028c0cb401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000028c0caf7c50_0 .net/2u *"_ivl_30", 9 0, L_0000028c0cb401f0;  1 drivers
v0000028c0caf83d0_0 .net *"_ivl_32", 9 0, L_0000028c0cb1f620;  1 drivers
v0000028c0caf7cf0_0 .net *"_ivl_35", 9 0, L_0000028c0cb1cf60;  1 drivers
v0000028c0caf97d0_0 .net *"_ivl_37", 9 0, L_0000028c0cb1d5a0;  1 drivers
v0000028c0caf72f0_0 .net *"_ivl_38", 9 0, L_0000028c0cb1e680;  1 drivers
v0000028c0caf8470_0 .net *"_ivl_40", 9 0, L_0000028c0cb1dfa0;  1 drivers
L_0000028c0cb40238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf8ab0_0 .net/2s *"_ivl_45", 21 0, L_0000028c0cb40238;  1 drivers
L_0000028c0cb40280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf9910_0 .net/2s *"_ivl_50", 21 0, L_0000028c0cb40280;  1 drivers
v0000028c0caf8650_0 .net *"_ivl_9", 0 0, L_0000028c0cb25610;  1 drivers
v0000028c0caf9a50_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0caf74d0_0 .net "forward_to_B", 31 0, L_0000028c0cb1df00;  alias, 1 drivers
v0000028c0caf92d0_0 .net "imm", 31 0, v0000028c0caf6710_0;  1 drivers
v0000028c0caf9550_0 .net "inst", 31 0, v0000028c0cafa090_0;  alias, 1 drivers
v0000028c0caf76b0_0 .net "is_branch_and_taken", 0 0, L_0000028c0cb261e0;  alias, 1 drivers
v0000028c0caf7750_0 .net "is_oper2_immed", 0 0, L_0000028c0cb25d10;  alias, 1 drivers
v0000028c0caf7890_0 .net "mem_read", 0 0, L_0000028c0cb1d1e0;  alias, 1 drivers
v0000028c0caf9cd0_0 .net "mem_write", 0 0, L_0000028c0cb1d3c0;  alias, 1 drivers
v0000028c0caf9d70_0 .net "pc", 31 0, v0000028c0cb0b720_0;  alias, 1 drivers
v0000028c0cafa1d0_0 .net "pc_write", 0 0, v0000028c0caf4c30_0;  alias, 1 drivers
v0000028c0caf9b90_0 .net "predicted", 0 0, L_0000028c0cb26790;  1 drivers
v0000028c0caf9af0_0 .net "predicted_to_EX", 0 0, v0000028c0caf2750_0;  alias, 1 drivers
v0000028c0caf9c30_0 .net "reg_write", 0 0, L_0000028c0cb1d500;  alias, 1 drivers
v0000028c0caf9e10_0 .net "reg_write_from_wb", 0 0, v0000028c0cb0e100_0;  alias, 1 drivers
v0000028c0cafa130_0 .net "rs1", 31 0, v0000028c0caf9410_0;  alias, 1 drivers
v0000028c0caf9eb0_0 .net "rs2", 31 0, v0000028c0caf7d90_0;  alias, 1 drivers
v0000028c0caf9f50_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
v0000028c0caf9ff0_0 .net "wr_reg_data", 31 0, L_0000028c0cba8100;  alias, 1 drivers
L_0000028c0cb1df00 .functor MUXZ 32, v0000028c0caf7d90_0, v0000028c0caf6710_0, L_0000028c0cb25d10, C4<>;
L_0000028c0cb1e0e0 .part v0000028c0cb0b720_0, 0, 10;
L_0000028c0cb1de60 .part v0000028c0cafa090_0, 0, 10;
L_0000028c0cb1e540 .arith/sum 10, L_0000028c0cb1e0e0, L_0000028c0cb1de60;
L_0000028c0cb1ed60 .part v0000028c0cafa090_0, 0, 10;
L_0000028c0cb1f4e0 .functor MUXZ 10, L_0000028c0cb1ed60, L_0000028c0cb1e540, L_0000028c0cb25b50, C4<>;
L_0000028c0cb1f580 .part v0000028c0cb0b720_0, 0, 10;
L_0000028c0cb1f620 .arith/sum 10, L_0000028c0cb1f580, L_0000028c0cb401f0;
L_0000028c0cb1cf60 .part v0000028c0cb0b720_0, 0, 10;
L_0000028c0cb1d5a0 .part v0000028c0cafa090_0, 0, 10;
L_0000028c0cb1e680 .arith/sum 10, L_0000028c0cb1cf60, L_0000028c0cb1d5a0;
L_0000028c0cb1dfa0 .functor MUXZ 10, L_0000028c0cb1e680, L_0000028c0cb1f620, L_0000028c0cb25370, C4<>;
L_0000028c0cb1e9a0 .concat8 [ 10 22 0 0], L_0000028c0cb1f4e0, L_0000028c0cb40238;
L_0000028c0cb1f6c0 .concat8 [ 10 22 0 0], L_0000028c0cb1dfa0, L_0000028c0cb40280;
S_0000028c0caecda0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000028c0caebc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000028c0cafa820 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cafa858 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cafa890 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cafa8c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cafa900 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cafa938 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cafa970 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cafa9a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cafa9e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cafaa18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cafaa50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cafaa88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cafaac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cafaaf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cafab30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cafab68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cafaba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cafabd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cafac10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cafac48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cafac80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cafacb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cafacf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cafad28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cafad60 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c0cb26cd0 .functor OR 1, L_0000028c0cb26790, L_0000028c0cb1eae0, C4<0>, C4<0>;
L_0000028c0cb26bf0 .functor OR 1, L_0000028c0cb26cd0, L_0000028c0cb1e180, C4<0>, C4<0>;
v0000028c0caf3510_0 .net "EX1_opcode", 11 0, v0000028c0caf12a0_0;  alias, 1 drivers
v0000028c0caf3f10_0 .net "EX2_opcode", 11 0, v0000028c0caef900_0;  alias, 1 drivers
v0000028c0caf2570_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
v0000028c0caf2cf0_0 .net "PC_src", 2 0, L_0000028c0cb1dc80;  alias, 1 drivers
v0000028c0caf3650_0 .net "Wrong_prediction", 0 0, L_0000028c0cb3d4d0;  alias, 1 drivers
L_0000028c0cb403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000028c0caf3830_0 .net/2u *"_ivl_0", 2 0, L_0000028c0cb403e8;  1 drivers
v0000028c0caf36f0_0 .net *"_ivl_10", 0 0, L_0000028c0cb1ea40;  1 drivers
L_0000028c0cb40508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000028c0caf3d30_0 .net/2u *"_ivl_12", 2 0, L_0000028c0cb40508;  1 drivers
L_0000028c0cb40550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf27f0_0 .net/2u *"_ivl_14", 11 0, L_0000028c0cb40550;  1 drivers
v0000028c0caf29d0_0 .net *"_ivl_16", 0 0, L_0000028c0cb1eae0;  1 drivers
v0000028c0caf45f0_0 .net *"_ivl_19", 0 0, L_0000028c0cb26cd0;  1 drivers
L_0000028c0cb40430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf3bf0_0 .net/2u *"_ivl_2", 11 0, L_0000028c0cb40430;  1 drivers
L_0000028c0cb40598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf2e30_0 .net/2u *"_ivl_20", 11 0, L_0000028c0cb40598;  1 drivers
v0000028c0caf3970_0 .net *"_ivl_22", 0 0, L_0000028c0cb1e180;  1 drivers
v0000028c0caf3a10_0 .net *"_ivl_25", 0 0, L_0000028c0cb26bf0;  1 drivers
L_0000028c0cb405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000028c0caf4190_0 .net/2u *"_ivl_26", 2 0, L_0000028c0cb405e0;  1 drivers
L_0000028c0cb40628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf2d90_0 .net/2u *"_ivl_28", 2 0, L_0000028c0cb40628;  1 drivers
v0000028c0caf2f70_0 .net *"_ivl_30", 2 0, L_0000028c0cb1e220;  1 drivers
v0000028c0caf2610_0 .net *"_ivl_32", 2 0, L_0000028c0cb1e2c0;  1 drivers
v0000028c0caf4050_0 .net *"_ivl_34", 2 0, L_0000028c0cb1d000;  1 drivers
v0000028c0caf40f0_0 .net *"_ivl_4", 0 0, L_0000028c0cb1e860;  1 drivers
L_0000028c0cb40478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000028c0caf44b0_0 .net/2u *"_ivl_6", 2 0, L_0000028c0cb40478;  1 drivers
L_0000028c0cb404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf2a70_0 .net/2u *"_ivl_8", 11 0, L_0000028c0cb404c0;  1 drivers
v0000028c0caf4550_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0caf2890_0 .net "predicted", 0 0, L_0000028c0cb26790;  alias, 1 drivers
v0000028c0caf2930_0 .net "predicted_to_EX", 0 0, v0000028c0caf2750_0;  alias, 1 drivers
v0000028c0caf2ed0_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
v0000028c0caf4730_0 .net "state", 1 0, v0000028c0caf22f0_0;  1 drivers
L_0000028c0cb1e860 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40430;
L_0000028c0cb1ea40 .cmp/eq 12, v0000028c0caf12a0_0, L_0000028c0cb404c0;
L_0000028c0cb1eae0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40550;
L_0000028c0cb1e180 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40598;
L_0000028c0cb1e220 .functor MUXZ 3, L_0000028c0cb40628, L_0000028c0cb405e0, L_0000028c0cb26bf0, C4<>;
L_0000028c0cb1e2c0 .functor MUXZ 3, L_0000028c0cb1e220, L_0000028c0cb40508, L_0000028c0cb1ea40, C4<>;
L_0000028c0cb1d000 .functor MUXZ 3, L_0000028c0cb1e2c0, L_0000028c0cb40478, L_0000028c0cb1e860, C4<>;
L_0000028c0cb1dc80 .functor MUXZ 3, L_0000028c0cb1d000, L_0000028c0cb403e8, L_0000028c0cb3d4d0, C4<>;
S_0000028c0caebae0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000028c0caecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000028c0cafada0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cafadd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cafae10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cafae48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cafae80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cafaeb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cafaef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cafaf28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cafaf60 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cafaf98 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cafafd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cafb008 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cafb040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cafb078 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cafb0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cafb0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cafb120 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cafb158 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cafb190 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cafb1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cafb200 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cafb238 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cafb270 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cafb2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cafb2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c0cb25c30 .functor OR 1, L_0000028c0cb1daa0, L_0000028c0cb1e360, C4<0>, C4<0>;
L_0000028c0cb26950 .functor OR 1, L_0000028c0cb1db40, L_0000028c0cb1e040, C4<0>, C4<0>;
L_0000028c0cb26db0 .functor AND 1, L_0000028c0cb25c30, L_0000028c0cb26950, C4<1>, C4<1>;
L_0000028c0cb26330 .functor NOT 1, L_0000028c0cb26db0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25bc0 .functor OR 1, v0000028c0cb239a0_0, L_0000028c0cb26330, C4<0>, C4<0>;
L_0000028c0cb26790 .functor NOT 1, L_0000028c0cb25bc0, C4<0>, C4<0>, C4<0>;
v0000028c0caf3290_0 .net "EX_opcode", 11 0, v0000028c0caef900_0;  alias, 1 drivers
v0000028c0caf38d0_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
v0000028c0caf4370_0 .net "Wrong_prediction", 0 0, L_0000028c0cb3d4d0;  alias, 1 drivers
L_0000028c0cb402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf3790_0 .net/2u *"_ivl_0", 11 0, L_0000028c0cb402c8;  1 drivers
L_0000028c0cb40358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028c0caf49b0_0 .net/2u *"_ivl_10", 1 0, L_0000028c0cb40358;  1 drivers
v0000028c0caf3010_0 .net *"_ivl_12", 0 0, L_0000028c0cb1db40;  1 drivers
L_0000028c0cb403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028c0caf30b0_0 .net/2u *"_ivl_14", 1 0, L_0000028c0cb403a0;  1 drivers
v0000028c0caf3330_0 .net *"_ivl_16", 0 0, L_0000028c0cb1e040;  1 drivers
v0000028c0caf3ab0_0 .net *"_ivl_19", 0 0, L_0000028c0cb26950;  1 drivers
v0000028c0caf3150_0 .net *"_ivl_2", 0 0, L_0000028c0cb1daa0;  1 drivers
v0000028c0caf2bb0_0 .net *"_ivl_21", 0 0, L_0000028c0cb26db0;  1 drivers
v0000028c0caf2b10_0 .net *"_ivl_22", 0 0, L_0000028c0cb26330;  1 drivers
v0000028c0caf2430_0 .net *"_ivl_25", 0 0, L_0000028c0cb25bc0;  1 drivers
L_0000028c0cb40310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf3c90_0 .net/2u *"_ivl_4", 11 0, L_0000028c0cb40310;  1 drivers
v0000028c0caf24d0_0 .net *"_ivl_6", 0 0, L_0000028c0cb1e360;  1 drivers
v0000028c0caf3fb0_0 .net *"_ivl_9", 0 0, L_0000028c0cb25c30;  1 drivers
v0000028c0caf33d0_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0caf2c50_0 .net "predicted", 0 0, L_0000028c0cb26790;  alias, 1 drivers
v0000028c0caf2750_0 .var "predicted_to_EX", 0 0;
v0000028c0caf3470_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
v0000028c0caf22f0_0 .var "state", 1 0;
E_0000028c0ca78000 .event posedge, v0000028c0caf33d0_0, v0000028c0cae1360_0;
L_0000028c0cb1daa0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb402c8;
L_0000028c0cb1e360 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40310;
L_0000028c0cb1db40 .cmp/eq 2, v0000028c0caf22f0_0, L_0000028c0cb40358;
L_0000028c0cb1e040 .cmp/eq 2, v0000028c0caf22f0_0, L_0000028c0cb403a0;
S_0000028c0caed0c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000028c0caebc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000028c0cafd330 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cafd368 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cafd3a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cafd3d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cafd410 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cafd448 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cafd480 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cafd4b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cafd4f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cafd528 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cafd560 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cafd598 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cafd5d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cafd608 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cafd640 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cafd678 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cafd6b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cafd6e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cafd720 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cafd758 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cafd790 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cafd7c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cafd800 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cafd838 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cafd870 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0caf3b50_0 .net "EX1_memread", 0 0, v0000028c0caf1200_0;  alias, 1 drivers
v0000028c0caf3dd0_0 .net "EX1_rd_ind", 4 0, v0000028c0caf0a80_0;  alias, 1 drivers
v0000028c0caf3e70_0 .net "EX1_rd_indzero", 0 0, v0000028c0caf1340_0;  alias, 1 drivers
v0000028c0caf4230_0 .net "EX2_memread", 0 0, v0000028c0caef9a0_0;  alias, 1 drivers
v0000028c0caf42d0_0 .net "EX2_rd_ind", 4 0, v0000028c0caedec0_0;  alias, 1 drivers
v0000028c0caf4410_0 .net "EX2_rd_indzero", 0 0, v0000028c0caedf60_0;  alias, 1 drivers
v0000028c0caf4690_0 .var "ID_EX1_flush", 0 0;
v0000028c0caf47d0_0 .var "ID_EX2_flush", 0 0;
v0000028c0caf4870_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
v0000028c0caf4910_0 .net "ID_rs1_ind", 4 0, v0000028c0cb09a60_0;  alias, 1 drivers
v0000028c0caf4f50_0 .net "ID_rs2_ind", 4 0, v0000028c0cb09f60_0;  alias, 1 drivers
v0000028c0caf5f90_0 .var "IF_ID_Write", 0 0;
v0000028c0caf5a90_0 .var "IF_ID_flush", 0 0;
v0000028c0caf4c30_0 .var "PC_Write", 0 0;
v0000028c0caf6e90_0 .net "Wrong_prediction", 0 0, L_0000028c0cb3d4d0;  alias, 1 drivers
E_0000028c0ca78040/0 .event anyedge, v0000028c0cae34d0_0, v0000028c0caf1200_0, v0000028c0caf1340_0, v0000028c0caedd80_0;
E_0000028c0ca78040/1 .event anyedge, v0000028c0caf0a80_0, v0000028c0caefa40_0, v0000028c0c9eee60_0, v0000028c0caedf60_0;
E_0000028c0ca78040/2 .event anyedge, v0000028c0cae0a00_0, v0000028c0caef680_0;
E_0000028c0ca78040 .event/or E_0000028c0ca78040/0, E_0000028c0ca78040/1, E_0000028c0ca78040/2;
S_0000028c0caec2b0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000028c0caebc70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000028c0cafd8b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cafd8e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cafd920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cafd958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cafd990 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cafd9c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cafda00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cafda38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cafda70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cafdaa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cafdae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cafdb18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cafdb50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cafdb88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cafdbc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cafdbf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cafdc30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cafdc68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cafdca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cafdcd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cafdd10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cafdd48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cafdd80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cafddb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cafddf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c0cb25a00 .functor OR 1, L_0000028c0cb1e4a0, L_0000028c0cb1e5e0, C4<0>, C4<0>;
L_0000028c0cb256f0 .functor OR 1, L_0000028c0cb25a00, L_0000028c0cb1d140, C4<0>, C4<0>;
L_0000028c0cb25fb0 .functor OR 1, L_0000028c0cb256f0, L_0000028c0cb1eea0, C4<0>, C4<0>;
L_0000028c0cb26f00 .functor OR 1, L_0000028c0cb25fb0, L_0000028c0cb1d780, C4<0>, C4<0>;
L_0000028c0cb26560 .functor OR 1, L_0000028c0cb26f00, L_0000028c0cb1e720, C4<0>, C4<0>;
L_0000028c0cb25ca0 .functor OR 1, L_0000028c0cb26560, L_0000028c0cb1eb80, C4<0>, C4<0>;
L_0000028c0cb26100 .functor OR 1, L_0000028c0cb25ca0, L_0000028c0cb1f260, C4<0>, C4<0>;
L_0000028c0cb25d10 .functor OR 1, L_0000028c0cb26100, L_0000028c0cb1ec20, C4<0>, C4<0>;
L_0000028c0cb258b0 .functor OR 1, L_0000028c0cb1d0a0, L_0000028c0cb1f300, C4<0>, C4<0>;
L_0000028c0cb263a0 .functor OR 1, L_0000028c0cb258b0, L_0000028c0cb1d8c0, C4<0>, C4<0>;
L_0000028c0cb26d40 .functor OR 1, L_0000028c0cb263a0, L_0000028c0cb1f3a0, C4<0>, C4<0>;
L_0000028c0cb26410 .functor OR 1, L_0000028c0cb26d40, L_0000028c0cb1d280, C4<0>, C4<0>;
v0000028c0caf53b0_0 .net "ID_opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
L_0000028c0cb40670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf58b0_0 .net/2u *"_ivl_0", 11 0, L_0000028c0cb40670;  1 drivers
L_0000028c0cb40700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf6ad0_0 .net/2u *"_ivl_10", 11 0, L_0000028c0cb40700;  1 drivers
L_0000028c0cb40bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf6210_0 .net/2u *"_ivl_102", 11 0, L_0000028c0cb40bc8;  1 drivers
L_0000028c0cb40c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf4af0_0 .net/2u *"_ivl_106", 11 0, L_0000028c0cb40c10;  1 drivers
v0000028c0caf5630_0 .net *"_ivl_12", 0 0, L_0000028c0cb1d140;  1 drivers
v0000028c0caf6f30_0 .net *"_ivl_15", 0 0, L_0000028c0cb256f0;  1 drivers
L_0000028c0cb40748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf5130_0 .net/2u *"_ivl_16", 11 0, L_0000028c0cb40748;  1 drivers
v0000028c0caf6cb0_0 .net *"_ivl_18", 0 0, L_0000028c0cb1eea0;  1 drivers
v0000028c0caf6df0_0 .net *"_ivl_2", 0 0, L_0000028c0cb1e4a0;  1 drivers
v0000028c0caf5950_0 .net *"_ivl_21", 0 0, L_0000028c0cb25fb0;  1 drivers
L_0000028c0cb40790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf5270_0 .net/2u *"_ivl_22", 11 0, L_0000028c0cb40790;  1 drivers
v0000028c0caf6d50_0 .net *"_ivl_24", 0 0, L_0000028c0cb1d780;  1 drivers
v0000028c0caf4ff0_0 .net *"_ivl_27", 0 0, L_0000028c0cb26f00;  1 drivers
L_0000028c0cb407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf60d0_0 .net/2u *"_ivl_28", 11 0, L_0000028c0cb407d8;  1 drivers
v0000028c0caf6fd0_0 .net *"_ivl_30", 0 0, L_0000028c0cb1e720;  1 drivers
v0000028c0caf6030_0 .net *"_ivl_33", 0 0, L_0000028c0cb26560;  1 drivers
L_0000028c0cb40820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf6170_0 .net/2u *"_ivl_34", 11 0, L_0000028c0cb40820;  1 drivers
v0000028c0caf51d0_0 .net *"_ivl_36", 0 0, L_0000028c0cb1eb80;  1 drivers
v0000028c0caf5450_0 .net *"_ivl_39", 0 0, L_0000028c0cb25ca0;  1 drivers
L_0000028c0cb406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf62b0_0 .net/2u *"_ivl_4", 11 0, L_0000028c0cb406b8;  1 drivers
L_0000028c0cb40868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000028c0caf71b0_0 .net/2u *"_ivl_40", 11 0, L_0000028c0cb40868;  1 drivers
v0000028c0caf7250_0 .net *"_ivl_42", 0 0, L_0000028c0cb1f260;  1 drivers
v0000028c0caf7070_0 .net *"_ivl_45", 0 0, L_0000028c0cb26100;  1 drivers
L_0000028c0cb408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf68f0_0 .net/2u *"_ivl_46", 11 0, L_0000028c0cb408b0;  1 drivers
v0000028c0caf5590_0 .net *"_ivl_48", 0 0, L_0000028c0cb1ec20;  1 drivers
L_0000028c0cb408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf5c70_0 .net/2u *"_ivl_52", 11 0, L_0000028c0cb408f8;  1 drivers
L_0000028c0cb40940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf4b90_0 .net/2u *"_ivl_56", 11 0, L_0000028c0cb40940;  1 drivers
v0000028c0caf6490_0 .net *"_ivl_6", 0 0, L_0000028c0cb1e5e0;  1 drivers
L_0000028c0cb40988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf6350_0 .net/2u *"_ivl_60", 11 0, L_0000028c0cb40988;  1 drivers
L_0000028c0cb409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf5db0_0 .net/2u *"_ivl_64", 11 0, L_0000028c0cb409d0;  1 drivers
L_0000028c0cb40a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf63f0_0 .net/2u *"_ivl_68", 11 0, L_0000028c0cb40a18;  1 drivers
L_0000028c0cb40a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf67b0_0 .net/2u *"_ivl_72", 11 0, L_0000028c0cb40a60;  1 drivers
v0000028c0caf5090_0 .net *"_ivl_74", 0 0, L_0000028c0cb1d0a0;  1 drivers
L_0000028c0cb40aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf54f0_0 .net/2u *"_ivl_76", 11 0, L_0000028c0cb40aa8;  1 drivers
v0000028c0caf7110_0 .net *"_ivl_78", 0 0, L_0000028c0cb1f300;  1 drivers
v0000028c0caf6990_0 .net *"_ivl_81", 0 0, L_0000028c0cb258b0;  1 drivers
L_0000028c0cb40af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf59f0_0 .net/2u *"_ivl_82", 11 0, L_0000028c0cb40af0;  1 drivers
v0000028c0caf56d0_0 .net *"_ivl_84", 0 0, L_0000028c0cb1d8c0;  1 drivers
v0000028c0caf6530_0 .net *"_ivl_87", 0 0, L_0000028c0cb263a0;  1 drivers
L_0000028c0cb40b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf5b30_0 .net/2u *"_ivl_88", 11 0, L_0000028c0cb40b38;  1 drivers
v0000028c0caf6c10_0 .net *"_ivl_9", 0 0, L_0000028c0cb25a00;  1 drivers
v0000028c0caf4cd0_0 .net *"_ivl_90", 0 0, L_0000028c0cb1f3a0;  1 drivers
v0000028c0caf4d70_0 .net *"_ivl_93", 0 0, L_0000028c0cb26d40;  1 drivers
L_0000028c0cb40b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c0caf4e10_0 .net/2u *"_ivl_94", 11 0, L_0000028c0cb40b80;  1 drivers
v0000028c0caf4eb0_0 .net *"_ivl_96", 0 0, L_0000028c0cb1d280;  1 drivers
v0000028c0caf5770_0 .net *"_ivl_99", 0 0, L_0000028c0cb26410;  1 drivers
v0000028c0caf5bd0_0 .net "is_beq", 0 0, L_0000028c0cb1ecc0;  alias, 1 drivers
v0000028c0caf5d10_0 .net "is_bne", 0 0, L_0000028c0cb1ef40;  alias, 1 drivers
v0000028c0caf6850_0 .net "is_j", 0 0, L_0000028c0cb1f1c0;  alias, 1 drivers
v0000028c0caf5810_0 .net "is_jal", 0 0, L_0000028c0cb1f080;  alias, 1 drivers
v0000028c0caf5e50_0 .net "is_jr", 0 0, L_0000028c0cb1efe0;  alias, 1 drivers
v0000028c0caf65d0_0 .net "is_oper2_immed", 0 0, L_0000028c0cb25d10;  alias, 1 drivers
v0000028c0caf5ef0_0 .net "memread", 0 0, L_0000028c0cb1d1e0;  alias, 1 drivers
v0000028c0caf6670_0 .net "memwrite", 0 0, L_0000028c0cb1d3c0;  alias, 1 drivers
v0000028c0caf5310_0 .net "regwrite", 0 0, L_0000028c0cb1d500;  alias, 1 drivers
L_0000028c0cb1e4a0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40670;
L_0000028c0cb1e5e0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb406b8;
L_0000028c0cb1d140 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40700;
L_0000028c0cb1eea0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40748;
L_0000028c0cb1d780 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40790;
L_0000028c0cb1e720 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb407d8;
L_0000028c0cb1eb80 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40820;
L_0000028c0cb1f260 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40868;
L_0000028c0cb1ec20 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb408b0;
L_0000028c0cb1ecc0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb408f8;
L_0000028c0cb1ef40 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40940;
L_0000028c0cb1efe0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40988;
L_0000028c0cb1f080 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb409d0;
L_0000028c0cb1f1c0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40a18;
L_0000028c0cb1d0a0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40a60;
L_0000028c0cb1f300 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40aa8;
L_0000028c0cb1d8c0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40af0;
L_0000028c0cb1f3a0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40b38;
L_0000028c0cb1d280 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40b80;
L_0000028c0cb1d500 .reduce/nor L_0000028c0cb26410;
L_0000028c0cb1d1e0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40bc8;
L_0000028c0cb1d3c0 .cmp/eq 12, v0000028c0cb09380_0, L_0000028c0cb40c10;
S_0000028c0caec760 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000028c0caebc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000028c0cb05e40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cb05e78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cb05eb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cb05ee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cb05f20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cb05f58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cb05f90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cb05fc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cb06000 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cb06038 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cb06070 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cb060a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cb060e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cb06118 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cb06150 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cb06188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cb061c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cb061f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cb06230 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cb06268 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cb062a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cb062d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cb06310 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cb06348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cb06380 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0caf6710_0 .var "Immed", 31 0;
v0000028c0caf6a30_0 .net "Inst", 31 0, v0000028c0cafa090_0;  alias, 1 drivers
v0000028c0caf6b70_0 .net "opcode", 11 0, v0000028c0cb09380_0;  alias, 1 drivers
E_0000028c0ca782c0 .event anyedge, v0000028c0caef680_0, v0000028c0caf6a30_0;
S_0000028c0caeb7c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000028c0caebc70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000028c0caf9410_0 .var "Read_data1", 31 0;
v0000028c0caf7d90_0 .var "Read_data2", 31 0;
v0000028c0caf77f0_0 .net "Read_reg1", 4 0, v0000028c0cb09a60_0;  alias, 1 drivers
v0000028c0caf90f0_0 .net "Read_reg2", 4 0, v0000028c0cb09f60_0;  alias, 1 drivers
v0000028c0caf7ed0_0 .net "Write_data", 31 0, L_0000028c0cba8100;  alias, 1 drivers
v0000028c0caf8510_0 .net "Write_en", 0 0, v0000028c0cb0e100_0;  alias, 1 drivers
v0000028c0caf7e30_0 .net "Write_reg", 4 0, v0000028c0cb0d020_0;  alias, 1 drivers
v0000028c0caf8b50_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0caf9870_0 .var/i "i", 31 0;
v0000028c0caf8290 .array "reg_file", 0 31, 31 0;
v0000028c0caf7430_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
E_0000028c0ca78300 .event posedge, v0000028c0caf33d0_0;
S_0000028c0caec440 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000028c0caeb7c0;
 .timescale 0 0;
v0000028c0caf8bf0_0 .var/i "i", 31 0;
S_0000028c0caec8f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000028c0cb063c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cb063f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cb06430 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cb06468 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cb064a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cb064d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cb06510 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cb06548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cb06580 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cb065b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cb065f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cb06628 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cb06660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cb06698 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cb066d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cb06708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cb06740 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cb06778 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cb067b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cb067e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cb06820 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cb06858 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cb06890 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cb068c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cb06900 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0cafa090_0 .var "ID_INST", 31 0;
v0000028c0cb0b720_0 .var "ID_PC", 31 0;
v0000028c0cb09380_0 .var "ID_opcode", 11 0;
v0000028c0cb0a1e0_0 .var "ID_rd_ind", 4 0;
v0000028c0cb09a60_0 .var "ID_rs1_ind", 4 0;
v0000028c0cb09f60_0 .var "ID_rs2_ind", 4 0;
v0000028c0cb0a000_0 .net "IF_FLUSH", 0 0, v0000028c0caf5a90_0;  alias, 1 drivers
v0000028c0cb0a320_0 .net "IF_INST", 31 0, L_0000028c0cb269c0;  alias, 1 drivers
v0000028c0cb0a6e0_0 .net "IF_PC", 31 0, v0000028c0cb099c0_0;  alias, 1 drivers
v0000028c0cb09920_0 .net "clk", 0 0, L_0000028c0cb262c0;  1 drivers
v0000028c0cb0a0a0_0 .net "if_id_Write", 0 0, v0000028c0caf5f90_0;  alias, 1 drivers
v0000028c0cb0b900_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
E_0000028c0ca78d00 .event posedge, v0000028c0cae1360_0, v0000028c0cb09920_0;
S_0000028c0caeca80 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000028c0cb0dfc0_0 .net "EX1_PFC", 31 0, L_0000028c0cb1f9e0;  alias, 1 drivers
v0000028c0cb0dde0_0 .net "EX2_PFC", 31 0, v0000028c0caee8c0_0;  alias, 1 drivers
v0000028c0cb0be00_0 .net "ID_PFC", 31 0, L_0000028c0cb1e9a0;  alias, 1 drivers
v0000028c0cb0bcc0_0 .net "PC_src", 2 0, L_0000028c0cb1dc80;  alias, 1 drivers
v0000028c0cb0d980_0 .net "PC_write", 0 0, v0000028c0caf4c30_0;  alias, 1 drivers
L_0000028c0cb40088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028c0cb0c3a0_0 .net/2u *"_ivl_0", 31 0, L_0000028c0cb40088;  1 drivers
v0000028c0cb0dca0_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0cb0c580_0 .net "inst", 31 0, L_0000028c0cb269c0;  alias, 1 drivers
v0000028c0cb0c260_0 .net "inst_mem_in", 31 0, v0000028c0cb099c0_0;  alias, 1 drivers
v0000028c0cb0c080_0 .net "pc_reg_in", 31 0, L_0000028c0cb25990;  1 drivers
v0000028c0cb0bea0_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
L_0000028c0cb1e7c0 .arith/sum 32, v0000028c0cb099c0_0, L_0000028c0cb40088;
S_0000028c0caed250 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000028c0caeca80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000028c0cb269c0 .functor BUFZ 32, L_0000028c0cb1dbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0cb0a280_0 .net "Data_Out", 31 0, L_0000028c0cb269c0;  alias, 1 drivers
v0000028c0cb0a640 .array "InstMem", 0 1023, 31 0;
v0000028c0cb0aaa0_0 .net *"_ivl_0", 31 0, L_0000028c0cb1dbe0;  1 drivers
v0000028c0cb092e0_0 .net *"_ivl_3", 9 0, L_0000028c0cb1d820;  1 drivers
v0000028c0cb0a8c0_0 .net *"_ivl_4", 11 0, L_0000028c0cb1f120;  1 drivers
L_0000028c0cb401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028c0cb0ad20_0 .net *"_ivl_7", 1 0, L_0000028c0cb401a8;  1 drivers
v0000028c0cb0a3c0_0 .net "addr", 31 0, v0000028c0cb099c0_0;  alias, 1 drivers
v0000028c0cb09e20_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0cb09d80_0 .var/i "i", 31 0;
L_0000028c0cb1dbe0 .array/port v0000028c0cb0a640, L_0000028c0cb1f120;
L_0000028c0cb1d820 .part v0000028c0cb099c0_0, 0, 10;
L_0000028c0cb1f120 .concat [ 10 2 0 0], L_0000028c0cb1d820, L_0000028c0cb401a8;
S_0000028c0caecf30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000028c0caeca80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000028c0ca78d40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000028c0cb0a460_0 .net "DataIn", 31 0, L_0000028c0cb25990;  alias, 1 drivers
v0000028c0cb099c0_0 .var "DataOut", 31 0;
v0000028c0cb0ae60_0 .net "PC_Write", 0 0, v0000028c0caf4c30_0;  alias, 1 drivers
v0000028c0cb0adc0_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0cb0af00_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
S_0000028c0caec5d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000028c0caeca80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000028c0ca787c0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000028c0ca5e580 .functor NOT 1, L_0000028c0cb248a0, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5e4a0 .functor NOT 1, L_0000028c0cb24e40, C4<0>, C4<0>, C4<0>;
L_0000028c0ca5e510 .functor AND 1, L_0000028c0ca5e580, L_0000028c0ca5e4a0, C4<1>, C4<1>;
L_0000028c0c9fcc30 .functor NOT 1, L_0000028c0cb24940, C4<0>, C4<0>, C4<0>;
L_0000028c0c9fd100 .functor AND 1, L_0000028c0ca5e510, L_0000028c0c9fcc30, C4<1>, C4<1>;
L_0000028c0c9fc450 .functor AND 32, L_0000028c0cb24da0, L_0000028c0cb1e7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0c9fca00 .functor NOT 1, L_0000028c0cb24bc0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb27130 .functor NOT 1, L_0000028c0cb24a80, C4<0>, C4<0>, C4<0>;
L_0000028c0cb26f70 .functor AND 1, L_0000028c0c9fca00, L_0000028c0cb27130, C4<1>, C4<1>;
L_0000028c0cb271a0 .functor AND 1, L_0000028c0cb26f70, L_0000028c0cb249e0, C4<1>, C4<1>;
L_0000028c0cb27210 .functor AND 32, L_0000028c0cb24760, L_0000028c0cb1e9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb26fe0 .functor OR 32, L_0000028c0c9fc450, L_0000028c0cb27210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb27050 .functor NOT 1, L_0000028c0cb24b20, C4<0>, C4<0>, C4<0>;
L_0000028c0cb27280 .functor AND 1, L_0000028c0cb27050, L_0000028c0cb1f440, C4<1>, C4<1>;
L_0000028c0cb270c0 .functor NOT 1, L_0000028c0cb1dd20, C4<0>, C4<0>, C4<0>;
L_0000028c0cb26250 .functor AND 1, L_0000028c0cb27280, L_0000028c0cb270c0, C4<1>, C4<1>;
L_0000028c0cb26e90 .functor AND 32, L_0000028c0cb1ddc0, v0000028c0cb099c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb25df0 .functor OR 32, L_0000028c0cb26fe0, L_0000028c0cb26e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb25ae0 .functor NOT 1, L_0000028c0cb1da00, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25920 .functor AND 1, L_0000028c0cb25ae0, L_0000028c0cb1ee00, C4<1>, C4<1>;
L_0000028c0cb26a30 .functor AND 1, L_0000028c0cb25920, L_0000028c0cb1d6e0, C4<1>, C4<1>;
L_0000028c0cb26b10 .functor AND 32, L_0000028c0cb1e900, L_0000028c0cb1f9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb26e20 .functor OR 32, L_0000028c0cb25df0, L_0000028c0cb26b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c0cb255a0 .functor NOT 1, L_0000028c0cb1d960, C4<0>, C4<0>, C4<0>;
L_0000028c0cb25a70 .functor AND 1, L_0000028c0cb1d460, L_0000028c0cb255a0, C4<1>, C4<1>;
L_0000028c0cb26020 .functor NOT 1, L_0000028c0cb1d320, C4<0>, C4<0>, C4<0>;
L_0000028c0cb26aa0 .functor AND 1, L_0000028c0cb25a70, L_0000028c0cb26020, C4<1>, C4<1>;
L_0000028c0cb26b80 .functor AND 32, L_0000028c0cb1e400, v0000028c0caee8c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb25990 .functor OR 32, L_0000028c0cb26e20, L_0000028c0cb26b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0cb0b360_0 .net *"_ivl_1", 0 0, L_0000028c0cb248a0;  1 drivers
v0000028c0cb0b7c0_0 .net *"_ivl_11", 0 0, L_0000028c0cb24940;  1 drivers
v0000028c0cb0a500_0 .net *"_ivl_12", 0 0, L_0000028c0c9fcc30;  1 drivers
v0000028c0cb09ba0_0 .net *"_ivl_14", 0 0, L_0000028c0c9fd100;  1 drivers
v0000028c0cb094c0_0 .net *"_ivl_16", 31 0, L_0000028c0cb24da0;  1 drivers
v0000028c0cb09c40_0 .net *"_ivl_18", 31 0, L_0000028c0c9fc450;  1 drivers
v0000028c0cb0b400_0 .net *"_ivl_2", 0 0, L_0000028c0ca5e580;  1 drivers
v0000028c0cb09420_0 .net *"_ivl_21", 0 0, L_0000028c0cb24bc0;  1 drivers
v0000028c0cb0b680_0 .net *"_ivl_22", 0 0, L_0000028c0c9fca00;  1 drivers
v0000028c0cb0aa00_0 .net *"_ivl_25", 0 0, L_0000028c0cb24a80;  1 drivers
v0000028c0cb0a5a0_0 .net *"_ivl_26", 0 0, L_0000028c0cb27130;  1 drivers
v0000028c0cb0a780_0 .net *"_ivl_28", 0 0, L_0000028c0cb26f70;  1 drivers
v0000028c0cb0b0e0_0 .net *"_ivl_31", 0 0, L_0000028c0cb249e0;  1 drivers
v0000028c0cb0a820_0 .net *"_ivl_32", 0 0, L_0000028c0cb271a0;  1 drivers
v0000028c0cb0afa0_0 .net *"_ivl_34", 31 0, L_0000028c0cb24760;  1 drivers
v0000028c0cb09560_0 .net *"_ivl_36", 31 0, L_0000028c0cb27210;  1 drivers
v0000028c0cb0b040_0 .net *"_ivl_38", 31 0, L_0000028c0cb26fe0;  1 drivers
v0000028c0cb0ab40_0 .net *"_ivl_41", 0 0, L_0000028c0cb24b20;  1 drivers
v0000028c0cb09600_0 .net *"_ivl_42", 0 0, L_0000028c0cb27050;  1 drivers
v0000028c0cb0b4a0_0 .net *"_ivl_45", 0 0, L_0000028c0cb1f440;  1 drivers
v0000028c0cb09ce0_0 .net *"_ivl_46", 0 0, L_0000028c0cb27280;  1 drivers
v0000028c0cb0abe0_0 .net *"_ivl_49", 0 0, L_0000028c0cb1dd20;  1 drivers
v0000028c0cb096a0_0 .net *"_ivl_5", 0 0, L_0000028c0cb24e40;  1 drivers
v0000028c0cb0b180_0 .net *"_ivl_50", 0 0, L_0000028c0cb270c0;  1 drivers
v0000028c0cb0b220_0 .net *"_ivl_52", 0 0, L_0000028c0cb26250;  1 drivers
v0000028c0cb0b860_0 .net *"_ivl_54", 31 0, L_0000028c0cb1ddc0;  1 drivers
v0000028c0cb0a960_0 .net *"_ivl_56", 31 0, L_0000028c0cb26e90;  1 drivers
v0000028c0cb0b2c0_0 .net *"_ivl_58", 31 0, L_0000028c0cb25df0;  1 drivers
v0000028c0cb091a0_0 .net *"_ivl_6", 0 0, L_0000028c0ca5e4a0;  1 drivers
v0000028c0cb09240_0 .net *"_ivl_61", 0 0, L_0000028c0cb1da00;  1 drivers
v0000028c0cb0b5e0_0 .net *"_ivl_62", 0 0, L_0000028c0cb25ae0;  1 drivers
v0000028c0cb09b00_0 .net *"_ivl_65", 0 0, L_0000028c0cb1ee00;  1 drivers
v0000028c0cb0ac80_0 .net *"_ivl_66", 0 0, L_0000028c0cb25920;  1 drivers
v0000028c0cb0b540_0 .net *"_ivl_69", 0 0, L_0000028c0cb1d6e0;  1 drivers
v0000028c0cb09740_0 .net *"_ivl_70", 0 0, L_0000028c0cb26a30;  1 drivers
v0000028c0cb097e0_0 .net *"_ivl_72", 31 0, L_0000028c0cb1e900;  1 drivers
v0000028c0cb09880_0 .net *"_ivl_74", 31 0, L_0000028c0cb26b10;  1 drivers
v0000028c0cb09ec0_0 .net *"_ivl_76", 31 0, L_0000028c0cb26e20;  1 drivers
v0000028c0cb0c8a0_0 .net *"_ivl_79", 0 0, L_0000028c0cb1d460;  1 drivers
v0000028c0cb0cd00_0 .net *"_ivl_8", 0 0, L_0000028c0ca5e510;  1 drivers
v0000028c0cb0c6c0_0 .net *"_ivl_81", 0 0, L_0000028c0cb1d960;  1 drivers
v0000028c0cb0cda0_0 .net *"_ivl_82", 0 0, L_0000028c0cb255a0;  1 drivers
v0000028c0cb0d520_0 .net *"_ivl_84", 0 0, L_0000028c0cb25a70;  1 drivers
v0000028c0cb0ca80_0 .net *"_ivl_87", 0 0, L_0000028c0cb1d320;  1 drivers
v0000028c0cb0c620_0 .net *"_ivl_88", 0 0, L_0000028c0cb26020;  1 drivers
v0000028c0cb0bc20_0 .net *"_ivl_90", 0 0, L_0000028c0cb26aa0;  1 drivers
v0000028c0cb0d660_0 .net *"_ivl_92", 31 0, L_0000028c0cb1e400;  1 drivers
v0000028c0cb0d7a0_0 .net *"_ivl_94", 31 0, L_0000028c0cb26b80;  1 drivers
v0000028c0cb0d8e0_0 .net "ina", 31 0, L_0000028c0cb1e7c0;  1 drivers
v0000028c0cb0d840_0 .net "inb", 31 0, L_0000028c0cb1e9a0;  alias, 1 drivers
v0000028c0cb0dc00_0 .net "inc", 31 0, v0000028c0cb099c0_0;  alias, 1 drivers
v0000028c0cb0c760_0 .net "ind", 31 0, L_0000028c0cb1f9e0;  alias, 1 drivers
v0000028c0cb0c120_0 .net "ine", 31 0, v0000028c0caee8c0_0;  alias, 1 drivers
L_0000028c0cb400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb0e060_0 .net "inf", 31 0, L_0000028c0cb400d0;  1 drivers
L_0000028c0cb40118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb0c4e0_0 .net "ing", 31 0, L_0000028c0cb40118;  1 drivers
L_0000028c0cb40160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c0cb0ce40_0 .net "inh", 31 0, L_0000028c0cb40160;  1 drivers
v0000028c0cb0c800_0 .net "out", 31 0, L_0000028c0cb25990;  alias, 1 drivers
v0000028c0cb0d160_0 .net "sel", 2 0, L_0000028c0cb1dc80;  alias, 1 drivers
L_0000028c0cb248a0 .part L_0000028c0cb1dc80, 2, 1;
L_0000028c0cb24e40 .part L_0000028c0cb1dc80, 1, 1;
L_0000028c0cb24940 .part L_0000028c0cb1dc80, 0, 1;
LS_0000028c0cb24da0_0_0 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_4 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_8 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_12 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_16 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_20 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_24 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_0_28 .concat [ 1 1 1 1], L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100, L_0000028c0c9fd100;
LS_0000028c0cb24da0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb24da0_0_0, LS_0000028c0cb24da0_0_4, LS_0000028c0cb24da0_0_8, LS_0000028c0cb24da0_0_12;
LS_0000028c0cb24da0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb24da0_0_16, LS_0000028c0cb24da0_0_20, LS_0000028c0cb24da0_0_24, LS_0000028c0cb24da0_0_28;
L_0000028c0cb24da0 .concat [ 16 16 0 0], LS_0000028c0cb24da0_1_0, LS_0000028c0cb24da0_1_4;
L_0000028c0cb24bc0 .part L_0000028c0cb1dc80, 2, 1;
L_0000028c0cb24a80 .part L_0000028c0cb1dc80, 1, 1;
L_0000028c0cb249e0 .part L_0000028c0cb1dc80, 0, 1;
LS_0000028c0cb24760_0_0 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_4 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_8 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_12 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_16 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_20 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_24 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_0_28 .concat [ 1 1 1 1], L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0, L_0000028c0cb271a0;
LS_0000028c0cb24760_1_0 .concat [ 4 4 4 4], LS_0000028c0cb24760_0_0, LS_0000028c0cb24760_0_4, LS_0000028c0cb24760_0_8, LS_0000028c0cb24760_0_12;
LS_0000028c0cb24760_1_4 .concat [ 4 4 4 4], LS_0000028c0cb24760_0_16, LS_0000028c0cb24760_0_20, LS_0000028c0cb24760_0_24, LS_0000028c0cb24760_0_28;
L_0000028c0cb24760 .concat [ 16 16 0 0], LS_0000028c0cb24760_1_0, LS_0000028c0cb24760_1_4;
L_0000028c0cb24b20 .part L_0000028c0cb1dc80, 2, 1;
L_0000028c0cb1f440 .part L_0000028c0cb1dc80, 1, 1;
L_0000028c0cb1dd20 .part L_0000028c0cb1dc80, 0, 1;
LS_0000028c0cb1ddc0_0_0 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_4 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_8 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_12 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_16 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_20 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_24 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_0_28 .concat [ 1 1 1 1], L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250, L_0000028c0cb26250;
LS_0000028c0cb1ddc0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb1ddc0_0_0, LS_0000028c0cb1ddc0_0_4, LS_0000028c0cb1ddc0_0_8, LS_0000028c0cb1ddc0_0_12;
LS_0000028c0cb1ddc0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb1ddc0_0_16, LS_0000028c0cb1ddc0_0_20, LS_0000028c0cb1ddc0_0_24, LS_0000028c0cb1ddc0_0_28;
L_0000028c0cb1ddc0 .concat [ 16 16 0 0], LS_0000028c0cb1ddc0_1_0, LS_0000028c0cb1ddc0_1_4;
L_0000028c0cb1da00 .part L_0000028c0cb1dc80, 2, 1;
L_0000028c0cb1ee00 .part L_0000028c0cb1dc80, 1, 1;
L_0000028c0cb1d6e0 .part L_0000028c0cb1dc80, 0, 1;
LS_0000028c0cb1e900_0_0 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_4 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_8 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_12 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_16 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_20 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_24 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_0_28 .concat [ 1 1 1 1], L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30, L_0000028c0cb26a30;
LS_0000028c0cb1e900_1_0 .concat [ 4 4 4 4], LS_0000028c0cb1e900_0_0, LS_0000028c0cb1e900_0_4, LS_0000028c0cb1e900_0_8, LS_0000028c0cb1e900_0_12;
LS_0000028c0cb1e900_1_4 .concat [ 4 4 4 4], LS_0000028c0cb1e900_0_16, LS_0000028c0cb1e900_0_20, LS_0000028c0cb1e900_0_24, LS_0000028c0cb1e900_0_28;
L_0000028c0cb1e900 .concat [ 16 16 0 0], LS_0000028c0cb1e900_1_0, LS_0000028c0cb1e900_1_4;
L_0000028c0cb1d460 .part L_0000028c0cb1dc80, 2, 1;
L_0000028c0cb1d960 .part L_0000028c0cb1dc80, 1, 1;
L_0000028c0cb1d320 .part L_0000028c0cb1dc80, 0, 1;
LS_0000028c0cb1e400_0_0 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_4 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_8 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_12 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_16 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_20 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_24 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_0_28 .concat [ 1 1 1 1], L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0, L_0000028c0cb26aa0;
LS_0000028c0cb1e400_1_0 .concat [ 4 4 4 4], LS_0000028c0cb1e400_0_0, LS_0000028c0cb1e400_0_4, LS_0000028c0cb1e400_0_8, LS_0000028c0cb1e400_0_12;
LS_0000028c0cb1e400_1_4 .concat [ 4 4 4 4], LS_0000028c0cb1e400_0_16, LS_0000028c0cb1e400_0_20, LS_0000028c0cb1e400_0_24, LS_0000028c0cb1e400_0_28;
L_0000028c0cb1e400 .concat [ 16 16 0 0], LS_0000028c0cb1e400_1_0, LS_0000028c0cb1e400_1_4;
S_0000028c0caed3e0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000028c0cb0c940_0 .net "Write_Data", 31 0, v0000028c0cae1900_0;  alias, 1 drivers
v0000028c0cb0cb20_0 .net "addr", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0cb0cf80_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0cb0bae0_0 .net "mem_out", 31 0, v0000028c0cb0d0c0_0;  alias, 1 drivers
v0000028c0cb0bb80_0 .net "mem_read", 0 0, v0000028c0cae1b80_0;  alias, 1 drivers
v0000028c0cb0d2a0_0 .net "mem_write", 0 0, v0000028c0cae1e00_0;  alias, 1 drivers
S_0000028c0caebe00 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000028c0caed3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000028c0cb0df20 .array "DataMem", 1023 0, 31 0;
v0000028c0cb0d200_0 .net "Data_In", 31 0, v0000028c0cae1900_0;  alias, 1 drivers
v0000028c0cb0d0c0_0 .var "Data_Out", 31 0;
v0000028c0cb0dd40_0 .net "Write_en", 0 0, v0000028c0cae1e00_0;  alias, 1 drivers
v0000028c0cb0db60_0 .net "addr", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0cb0de80_0 .net "clk", 0 0, L_0000028c0ca5def0;  alias, 1 drivers
v0000028c0cb0d3e0_0 .var/i "i", 31 0;
S_0000028c0caeb950 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000028c0cb18970 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c0cb189a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c0cb189e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c0cb18a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c0cb18a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c0cb18a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c0cb18ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c0cb18af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c0cb18b30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c0cb18b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c0cb18ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c0cb18bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c0cb18c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c0cb18c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c0cb18c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c0cb18cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c0cb18cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c0cb18d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c0cb18d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c0cb18d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c0cb18dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c0cb18e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c0cb18e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c0cb18e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c0cb18eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c0cb0d340_0 .net "MEM_ALU_OUT", 31 0, v0000028c0cae1220_0;  alias, 1 drivers
v0000028c0cb0c9e0_0 .net "MEM_Data_mem_out", 31 0, v0000028c0cb0d0c0_0;  alias, 1 drivers
v0000028c0cb0d480_0 .net "MEM_memread", 0 0, v0000028c0cae1b80_0;  alias, 1 drivers
v0000028c0cb0da20_0 .net "MEM_opcode", 11 0, v0000028c0cae1c20_0;  alias, 1 drivers
v0000028c0cb0c300_0 .net "MEM_rd_ind", 4 0, v0000028c0cae0820_0;  alias, 1 drivers
v0000028c0cb0cbc0_0 .net "MEM_rd_indzero", 0 0, v0000028c0cae08c0_0;  alias, 1 drivers
v0000028c0cb0cc60_0 .net "MEM_regwrite", 0 0, v0000028c0cae0960_0;  alias, 1 drivers
v0000028c0cb0cee0_0 .var "WB_ALU_OUT", 31 0;
v0000028c0cb0c440_0 .var "WB_Data_mem_out", 31 0;
v0000028c0cb0d5c0_0 .var "WB_memread", 0 0;
v0000028c0cb0d020_0 .var "WB_rd_ind", 4 0;
v0000028c0cb0d700_0 .var "WB_rd_indzero", 0 0;
v0000028c0cb0e100_0 .var "WB_regwrite", 0 0;
v0000028c0cb0dac0_0 .net "clk", 0 0, L_0000028c0cb3d380;  1 drivers
v0000028c0cb0b9a0_0 .var "hlt", 0 0;
v0000028c0cb0ba40_0 .net "rst", 0 0, v0000028c0cb239a0_0;  alias, 1 drivers
E_0000028c0ca78f80 .event posedge, v0000028c0cae1360_0, v0000028c0cb0dac0_0;
S_0000028c0caed570 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000028c0c8ba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000028c0cb3d460 .functor AND 32, v0000028c0cb0c440_0, L_0000028c0cb939b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cb3d2a0 .functor NOT 1, v0000028c0cb0d5c0_0, C4<0>, C4<0>, C4<0>;
L_0000028c0cb3d540 .functor AND 32, v0000028c0cb0cee0_0, L_0000028c0cb92bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c0cba8100 .functor OR 32, L_0000028c0cb3d460, L_0000028c0cb3d540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c0cb0bd60_0 .net "Write_Data_RegFile", 31 0, L_0000028c0cba8100;  alias, 1 drivers
v0000028c0cb0bf40_0 .net *"_ivl_0", 31 0, L_0000028c0cb939b0;  1 drivers
v0000028c0cb0bfe0_0 .net *"_ivl_2", 31 0, L_0000028c0cb3d460;  1 drivers
v0000028c0cb0c1c0_0 .net *"_ivl_4", 0 0, L_0000028c0cb3d2a0;  1 drivers
v0000028c0cb0e380_0 .net *"_ivl_6", 31 0, L_0000028c0cb92bf0;  1 drivers
v0000028c0cb0e240_0 .net *"_ivl_8", 31 0, L_0000028c0cb3d540;  1 drivers
v0000028c0cb0e420_0 .net "alu_out", 31 0, v0000028c0cb0cee0_0;  alias, 1 drivers
v0000028c0cb0e7e0_0 .net "mem_out", 31 0, v0000028c0cb0c440_0;  alias, 1 drivers
v0000028c0cb0e1a0_0 .net "mem_read", 0 0, v0000028c0cb0d5c0_0;  alias, 1 drivers
LS_0000028c0cb939b0_0_0 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_4 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_8 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_12 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_16 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_20 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_24 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_0_28 .concat [ 1 1 1 1], v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0, v0000028c0cb0d5c0_0;
LS_0000028c0cb939b0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb939b0_0_0, LS_0000028c0cb939b0_0_4, LS_0000028c0cb939b0_0_8, LS_0000028c0cb939b0_0_12;
LS_0000028c0cb939b0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb939b0_0_16, LS_0000028c0cb939b0_0_20, LS_0000028c0cb939b0_0_24, LS_0000028c0cb939b0_0_28;
L_0000028c0cb939b0 .concat [ 16 16 0 0], LS_0000028c0cb939b0_1_0, LS_0000028c0cb939b0_1_4;
LS_0000028c0cb92bf0_0_0 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_4 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_8 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_12 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_16 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_20 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_24 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_0_28 .concat [ 1 1 1 1], L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0, L_0000028c0cb3d2a0;
LS_0000028c0cb92bf0_1_0 .concat [ 4 4 4 4], LS_0000028c0cb92bf0_0_0, LS_0000028c0cb92bf0_0_4, LS_0000028c0cb92bf0_0_8, LS_0000028c0cb92bf0_0_12;
LS_0000028c0cb92bf0_1_4 .concat [ 4 4 4 4], LS_0000028c0cb92bf0_0_16, LS_0000028c0cb92bf0_0_20, LS_0000028c0cb92bf0_0_24, LS_0000028c0cb92bf0_0_28;
L_0000028c0cb92bf0 .concat [ 16 16 0 0], LS_0000028c0cb92bf0_1_0, LS_0000028c0cb92bf0_1_4;
    .scope S_0000028c0caecf30;
T_0 ;
    %wait E_0000028c0ca78000;
    %load/vec4 v0000028c0cb0af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028c0cb099c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028c0cb0ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028c0cb0a460_0;
    %assign/vec4 v0000028c0cb099c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028c0caed250;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c0cb09d80_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028c0cb09d80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028c0cb09d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %load/vec4 v0000028c0cb09d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c0cb09d80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0a640, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000028c0caec8f0;
T_2 ;
    %wait E_0000028c0ca78d00;
    %load/vec4 v0000028c0cb0b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000028c0cb0b720_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0cafa090_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb0a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb09f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb09a60_0, 0;
    %assign/vec4 v0000028c0cb09380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028c0cb0a0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000028c0cb0a000_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000028c0cb0b720_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0cafa090_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb0a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb09f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb09a60_0, 0;
    %assign/vec4 v0000028c0cb09380_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028c0cb0a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000028c0cb0a320_0;
    %assign/vec4 v0000028c0cafa090_0, 0;
    %load/vec4 v0000028c0cb0a6e0_0;
    %assign/vec4 v0000028c0cb0b720_0, 0;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028c0cb09f60_0, 0;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028c0cb09380_0, 4, 5;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028c0cb09380_0, 4, 5;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000028c0cb09a60_0, 0;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000028c0cb0a1e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000028c0cb0a1e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000028c0cb0a320_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028c0cb0a1e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028c0caeb7c0;
T_3 ;
    %wait E_0000028c0ca78000;
    %load/vec4 v0000028c0caf7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c0caf9870_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028c0caf9870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028c0caf9870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0caf8290, 0, 4;
    %load/vec4 v0000028c0caf9870_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c0caf9870_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028c0caf7e30_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000028c0caf8510_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028c0caf7ed0_0;
    %load/vec4 v0000028c0caf7e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0caf8290, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0caf8290, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028c0caeb7c0;
T_4 ;
    %wait E_0000028c0ca78300;
    %load/vec4 v0000028c0caf7e30_0;
    %load/vec4 v0000028c0caf77f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000028c0caf7e30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000028c0caf8510_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000028c0caf7ed0_0;
    %assign/vec4 v0000028c0caf9410_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028c0caf77f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028c0caf8290, 4;
    %assign/vec4 v0000028c0caf9410_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028c0caeb7c0;
T_5 ;
    %wait E_0000028c0ca78300;
    %load/vec4 v0000028c0caf7e30_0;
    %load/vec4 v0000028c0caf90f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000028c0caf7e30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000028c0caf8510_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028c0caf7ed0_0;
    %assign/vec4 v0000028c0caf7d90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028c0caf90f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028c0caf8290, 4;
    %assign/vec4 v0000028c0caf7d90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028c0caeb7c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000028c0caec440;
    %jmp t_0;
    .scope S_0000028c0caec440;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c0caf8bf0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000028c0caf8bf0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000028c0caf8bf0_0;
    %ix/getv/s 4, v0000028c0caf8bf0_0;
    %load/vec4a v0000028c0caf8290, 4;
    %ix/getv/s 4, v0000028c0caf8bf0_0;
    %load/vec4a v0000028c0caf8290, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028c0caf8bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c0caf8bf0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000028c0caeb7c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000028c0caec760;
T_7 ;
    %wait E_0000028c0ca782c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c0caf6710_0, 0, 32;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028c0caf6a30_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028c0caf6710_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028c0caf6a30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028c0caf6710_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf6b70_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000028c0caf6a30_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000028c0caf6a30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028c0caf6710_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028c0caebae0;
T_8 ;
    %wait E_0000028c0ca78000;
    %load/vec4 v0000028c0caf3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028c0caf3290_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c0caf3290_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000028c0caf22f0_0;
    %load/vec4 v0000028c0caf4370_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028c0caf22f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028c0caebae0;
T_9 ;
    %wait E_0000028c0ca78000;
    %load/vec4 v0000028c0caf3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf2750_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028c0caf2c50_0;
    %assign/vec4 v0000028c0caf2750_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028c0caed0c0;
T_10 ;
    %wait E_0000028c0ca78040;
    %load/vec4 v0000028c0caf6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf4c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf5a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf4690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf47d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028c0caf3b50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000028c0caf3e70_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000028c0caf4910_0;
    %load/vec4 v0000028c0caf3dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000028c0caf4f50_0;
    %load/vec4 v0000028c0caf3dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000028c0caf4230_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000028c0caf4410_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000028c0caf4910_0;
    %load/vec4 v0000028c0caf42d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000028c0caf4f50_0;
    %load/vec4 v0000028c0caf42d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf4c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf5a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf4690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf47d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028c0caf4870_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf4c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf5f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf4690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf47d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf4c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c0caf5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf4690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0caf47d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028c0caebf90;
T_11 ;
    %wait E_0000028c0ca77c40;
    %load/vec4 v0000028c0caeea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1340_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf10c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf04e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf09e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0080_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf03a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf0260_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf08a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caf0a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caefc20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caf0300_0, 0;
    %assign/vec4 v0000028c0caf12a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028c0caee140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000028c0caef680_0;
    %assign/vec4 v0000028c0caf12a0_0, 0;
    %load/vec4 v0000028c0caedd80_0;
    %assign/vec4 v0000028c0caf0300_0, 0;
    %load/vec4 v0000028c0caefa40_0;
    %assign/vec4 v0000028c0caefc20_0, 0;
    %load/vec4 v0000028c0caee1e0_0;
    %assign/vec4 v0000028c0caf0a80_0, 0;
    %load/vec4 v0000028c0caefea0_0;
    %assign/vec4 v0000028c0caf08a0_0, 0;
    %load/vec4 v0000028c0caeec80_0;
    %assign/vec4 v0000028c0caf0260_0, 0;
    %load/vec4 v0000028c0caee280_0;
    %assign/vec4 v0000028c0caf03a0_0, 0;
    %load/vec4 v0000028c0caedc40_0;
    %assign/vec4 v0000028c0caf0080_0, 0;
    %load/vec4 v0000028c0caefcc0_0;
    %assign/vec4 v0000028c0caf1200_0, 0;
    %load/vec4 v0000028c0caeebe0_0;
    %assign/vec4 v0000028c0caf09e0_0, 0;
    %load/vec4 v0000028c0caee320_0;
    %assign/vec4 v0000028c0caf04e0_0, 0;
    %load/vec4 v0000028c0caefe00_0;
    %assign/vec4 v0000028c0caf0760_0, 0;
    %load/vec4 v0000028c0caed7e0_0;
    %assign/vec4 v0000028c0caf1160_0, 0;
    %load/vec4 v0000028c0caee460_0;
    %assign/vec4 v0000028c0caf0ee0_0, 0;
    %load/vec4 v0000028c0caed9c0_0;
    %assign/vec4 v0000028c0caf1020_0, 0;
    %load/vec4 v0000028c0caef180_0;
    %assign/vec4 v0000028c0caf10c0_0, 0;
    %load/vec4 v0000028c0caee000_0;
    %assign/vec4 v0000028c0caf0940_0, 0;
    %load/vec4 v0000028c0caeeb40_0;
    %assign/vec4 v0000028c0caf0580_0, 0;
    %load/vec4 v0000028c0caedce0_0;
    %assign/vec4 v0000028c0caf1340_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1340_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf10c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf04e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf09e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf1200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caf0080_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf03a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf0260_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf08a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caf0a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caefc20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caf0300_0, 0;
    %assign/vec4 v0000028c0caf12a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028c0caecc10;
T_12 ;
    %wait E_0000028c0ca77f80;
    %load/vec4 v0000028c0caf2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028c0caedf60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caefb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caedb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caefae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caedba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef360_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf31f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caef4a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caedec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caef7c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caef540_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028c0caef900_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee780_0, 0;
    %assign/vec4 v0000028c0caeda60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028c0caf4a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000028c0caee3c0_0;
    %assign/vec4 v0000028c0caeda60_0, 0;
    %load/vec4 v0000028c0caee6e0_0;
    %assign/vec4 v0000028c0caee780_0, 0;
    %load/vec4 v0000028c0caeee60_0;
    %assign/vec4 v0000028c0caef900_0, 0;
    %load/vec4 v0000028c0caee500_0;
    %assign/vec4 v0000028c0caef540_0, 0;
    %load/vec4 v0000028c0caee0a0_0;
    %assign/vec4 v0000028c0caef7c0_0, 0;
    %load/vec4 v0000028c0caed880_0;
    %assign/vec4 v0000028c0caedec0_0, 0;
    %load/vec4 v0000028c0caee640_0;
    %assign/vec4 v0000028c0caee820_0, 0;
    %load/vec4 v0000028c0caef040_0;
    %assign/vec4 v0000028c0caef4a0_0, 0;
    %load/vec4 v0000028c0caef0e0_0;
    %assign/vec4 v0000028c0caf31f0_0, 0;
    %load/vec4 v0000028c0caeefa0_0;
    %assign/vec4 v0000028c0caef360_0, 0;
    %load/vec4 v0000028c0caef860_0;
    %assign/vec4 v0000028c0caef9a0_0, 0;
    %load/vec4 v0000028c0caeedc0_0;
    %assign/vec4 v0000028c0caedba0_0, 0;
    %load/vec4 v0000028c0caeef00_0;
    %assign/vec4 v0000028c0caefae0_0, 0;
    %load/vec4 v0000028c0caeeaa0_0;
    %assign/vec4 v0000028c0caedb00_0, 0;
    %load/vec4 v0000028c0caef720_0;
    %assign/vec4 v0000028c0caefb80_0, 0;
    %load/vec4 v0000028c0caefd60_0;
    %assign/vec4 v0000028c0caef5e0_0, 0;
    %load/vec4 v0000028c0caeff40_0;
    %assign/vec4 v0000028c0caef2c0_0, 0;
    %load/vec4 v0000028c0caeed20_0;
    %assign/vec4 v0000028c0caef220_0, 0;
    %load/vec4 v0000028c0caede20_0;
    %assign/vec4 v0000028c0caee960_0, 0;
    %load/vec4 v0000028c0caef400_0;
    %assign/vec4 v0000028c0caee8c0_0, 0;
    %load/vec4 v0000028c0caee5a0_0;
    %assign/vec4 v0000028c0caedf60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028c0caedf60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caefb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caedb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caefae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caedba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0caef360_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caf31f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caef4a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee820_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caedec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caef7c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0caef540_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028c0caef900_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0caee780_0, 0;
    %assign/vec4 v0000028c0caeda60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028c0c8ed960;
T_13 ;
    %wait E_0000028c0ca778c0;
    %load/vec4 v0000028c0cae2e90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028c0cae2030_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028c0c8f0390;
T_14 ;
    %wait E_0000028c0ca77800;
    %load/vec4 v0000028c0cae2490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000028c0cae3070_0;
    %pad/u 33;
    %load/vec4 v0000028c0cae3390_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000028c0cae3070_0;
    %pad/u 33;
    %load/vec4 v0000028c0cae3390_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000028c0cae3070_0;
    %pad/u 33;
    %load/vec4 v0000028c0cae3390_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000028c0cae3070_0;
    %pad/u 33;
    %load/vec4 v0000028c0cae3390_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000028c0cae3070_0;
    %pad/u 33;
    %load/vec4 v0000028c0cae3390_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000028c0cae3070_0;
    %pad/u 33;
    %load/vec4 v0000028c0cae3390_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000028c0cae3390_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000028c0cae3d90_0;
    %load/vec4 v0000028c0cae3390_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028c0cae3070_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028c0cae3390_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000028c0cae3390_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %load/vec4 v0000028c0cae3070_0;
    %ix/getv 4, v0000028c0cae3390_0;
    %shiftl 4;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000028c0cae3390_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000028c0cae3d90_0;
    %load/vec4 v0000028c0cae3390_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028c0cae3070_0;
    %load/vec4 v0000028c0cae3390_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000028c0cae3390_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %load/vec4 v0000028c0cae3070_0;
    %ix/getv 4, v0000028c0cae3390_0;
    %shiftr 4;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %load/vec4 v0000028c0cae3070_0;
    %load/vec4 v0000028c0cae3390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c0cae3d90_0, 0;
    %load/vec4 v0000028c0cae3390_0;
    %load/vec4 v0000028c0cae3070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000028c0cae2350_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028c0c852b50;
T_15 ;
    %wait E_0000028c0ca77d80;
    %load/vec4 v0000028c0cae1360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000028c0cae08c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0cae0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0cae1e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0cae1b80_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028c0cae1c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cae0820_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0cae1900_0, 0;
    %assign/vec4 v0000028c0cae1220_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028c0ca02930_0;
    %assign/vec4 v0000028c0cae1220_0, 0;
    %load/vec4 v0000028c0cae0780_0;
    %assign/vec4 v0000028c0cae1900_0, 0;
    %load/vec4 v0000028c0cae0a00_0;
    %assign/vec4 v0000028c0cae0820_0, 0;
    %load/vec4 v0000028c0cae1860_0;
    %assign/vec4 v0000028c0cae1c20_0, 0;
    %load/vec4 v0000028c0c9eee60_0;
    %assign/vec4 v0000028c0cae1b80_0, 0;
    %load/vec4 v0000028c0c9ef0e0_0;
    %assign/vec4 v0000028c0cae1e00_0, 0;
    %load/vec4 v0000028c0cae0f00_0;
    %assign/vec4 v0000028c0cae0960_0, 0;
    %load/vec4 v0000028c0cae0aa0_0;
    %assign/vec4 v0000028c0cae08c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028c0caebe00;
T_16 ;
    %wait E_0000028c0ca78300;
    %load/vec4 v0000028c0cb0dd40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000028c0cb0d200_0;
    %load/vec4 v0000028c0cb0db60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0df20, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028c0caebe00;
T_17 ;
    %wait E_0000028c0ca78300;
    %load/vec4 v0000028c0cb0db60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028c0cb0df20, 4;
    %assign/vec4 v0000028c0cb0d0c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000028c0caebe00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c0cb0d3e0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000028c0cb0d3e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028c0cb0d3e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c0cb0df20, 0, 4;
    %load/vec4 v0000028c0cb0d3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c0cb0d3e0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000028c0caebe00;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c0cb0d3e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000028c0cb0d3e0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000028c0cb0d3e0_0;
    %load/vec4a v0000028c0cb0df20, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000028c0cb0d3e0_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028c0cb0d3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c0cb0d3e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000028c0caeb950;
T_20 ;
    %wait E_0000028c0ca78f80;
    %load/vec4 v0000028c0cb0ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000028c0cb0d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0cb0b9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0cb0e100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c0cb0d5c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c0cb0d020_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c0cb0c440_0, 0;
    %assign/vec4 v0000028c0cb0cee0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000028c0cb0d340_0;
    %assign/vec4 v0000028c0cb0cee0_0, 0;
    %load/vec4 v0000028c0cb0c9e0_0;
    %assign/vec4 v0000028c0cb0c440_0, 0;
    %load/vec4 v0000028c0cb0d480_0;
    %assign/vec4 v0000028c0cb0d5c0_0, 0;
    %load/vec4 v0000028c0cb0c300_0;
    %assign/vec4 v0000028c0cb0d020_0, 0;
    %load/vec4 v0000028c0cb0cc60_0;
    %assign/vec4 v0000028c0cb0e100_0, 0;
    %load/vec4 v0000028c0cb0cbc0_0;
    %assign/vec4 v0000028c0cb0d700_0, 0;
    %load/vec4 v0000028c0cb0da20_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000028c0cb0b9a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028c0c8ba010;
T_21 ;
    %wait E_0000028c0ca77ac0;
    %load/vec4 v0000028c0cb234a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028c0cb22d20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028c0cb22d20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028c0cb22d20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028c0ca88950;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c0cb23180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c0cb239a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000028c0ca88950;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000028c0cb23180_0;
    %inv;
    %assign/vec4 v0000028c0cb23180_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000028c0ca88950;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c0cb239a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c0cb239a0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000028c0cb230e0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
