[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28400       tick       3237775       1509245       1456462       3237775 
      2  28400       tick       4409859       2159012       2137275       4409859 
      3  28400       tick       4398462       2153084       2130189       4398462 
      4  28400       tick       4399572       2154234       2133507       4399572 
      5  28400       tick       4400853       2154229       2134944       4400853 
      6  28400       tick       4410486       2158535       2137836       4410486 
      7  28400       tick       4405761       2156496       2135338       4405761 
      8  28400       tick       4396519       2152627       2134354       4396519 
      9  28400       tick       4393156       2151049       2135981       4393156 
     10  28400       tick       4396077       2152329       2132704       4396077 
     11  28400       tick       4409597       2158767       2139030       4409597 
     12  28400       tick       4402499       2155298       2132227       4402499 
     13  28400       tick       4399737       2153957       2134633       4399737 
     14  28400       tick       4394948       2151837       2135668       4394948 
     15  28400       tick       4402451       2155260       2134242       4402451 
     16  28400       tick       4401264       2154950       2138409       4401264 
     17  28400       tick       4395650       2151528       2136433       4395650 
     18  28400       tick       4401507       2155690       2123291       4401507 
     19  28400       tick       4397707       2152562       2134561       4397707 
     20  28400       tick       4405527       2157390       2137069       4405527 
     21  28400       exit       3019312       1477624       1463283       3019312 
