
usart_led_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f9c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  0800105c  0800105c  0001105c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010a0  080010a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080010a0  080010a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080010a0  080010a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010a0  080010a0  000110a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080010a4  080010a4  000110a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080010a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080010b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080010b4  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000218e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c87  00000000  00000000  000221c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000318  00000000  00000000  00022e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000290  00000000  00000000  00023168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000de37  00000000  00000000  000233f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004228  00000000  00000000  0003122f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005318b  00000000  00000000  00035457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000885e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000918  00000000  00000000  00088634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001044 	.word	0x08001044

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001044 	.word	0x08001044

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b087      	sub	sp, #28
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f8d5 	bl	80003d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f823 	bl	8000274 <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  usart_config();
 800022e:	f000 fe59 	bl	8000ee4 <usart_config>
  char myString[] = "Hello Arduino ! \n";
 8000232:	003b      	movs	r3, r7
 8000234:	4a0e      	ldr	r2, [pc, #56]	; (8000270 <main+0x50>)
 8000236:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000238:	c313      	stmia	r3!, {r0, r1, r4}
 800023a:	6811      	ldr	r1, [r2, #0]
 800023c:	6019      	str	r1, [r3, #0]
 800023e:	8892      	ldrh	r2, [r2, #4]
 8000240:	809a      	strh	r2, [r3, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	for(int x=0;x<sizeof(myString);x++){
 8000242:	2300      	movs	r3, #0
 8000244:	617b      	str	r3, [r7, #20]
 8000246:	e009      	b.n	800025c <main+0x3c>
		usart_send_char(myString[x]);
 8000248:	003a      	movs	r2, r7
 800024a:	697b      	ldr	r3, [r7, #20]
 800024c:	18d3      	adds	r3, r2, r3
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	0018      	movs	r0, r3
 8000252:	f000 feb3 	bl	8000fbc <usart_send_char>
	for(int x=0;x<sizeof(myString);x++){
 8000256:	697b      	ldr	r3, [r7, #20]
 8000258:	3301      	adds	r3, #1
 800025a:	617b      	str	r3, [r7, #20]
 800025c:	697b      	ldr	r3, [r7, #20]
 800025e:	2b11      	cmp	r3, #17
 8000260:	d9f2      	bls.n	8000248 <main+0x28>
	}
	HAL_Delay(1000);
 8000262:	23fa      	movs	r3, #250	; 0xfa
 8000264:	009b      	lsls	r3, r3, #2
 8000266:	0018      	movs	r0, r3
 8000268:	f000 f918 	bl	800049c <HAL_Delay>
	for(int x=0;x<sizeof(myString);x++){
 800026c:	e7e9      	b.n	8000242 <main+0x22>
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	0800105c 	.word	0x0800105c

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b590      	push	{r4, r7, lr}
 8000276:	b091      	sub	sp, #68	; 0x44
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	2410      	movs	r4, #16
 800027c:	193b      	adds	r3, r7, r4
 800027e:	0018      	movs	r0, r3
 8000280:	2330      	movs	r3, #48	; 0x30
 8000282:	001a      	movs	r2, r3
 8000284:	2100      	movs	r1, #0
 8000286:	f000 fed5 	bl	8001034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028a:	003b      	movs	r3, r7
 800028c:	0018      	movs	r0, r3
 800028e:	2310      	movs	r3, #16
 8000290:	001a      	movs	r2, r3
 8000292:	2100      	movs	r1, #0
 8000294:	f000 fece 	bl	8001034 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000298:	0021      	movs	r1, r4
 800029a:	187b      	adds	r3, r7, r1
 800029c:	2202      	movs	r2, #2
 800029e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	2201      	movs	r2, #1
 80002a4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a6:	187b      	adds	r3, r7, r1
 80002a8:	2210      	movs	r2, #16
 80002aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2200      	movs	r2, #0
 80002b0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	0018      	movs	r0, r3
 80002b6:	f000 f9c9 	bl	800064c <HAL_RCC_OscConfig>
 80002ba:	1e03      	subs	r3, r0, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002be:	f000 f819 	bl	80002f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c2:	003b      	movs	r3, r7
 80002c4:	2207      	movs	r2, #7
 80002c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c8:	003b      	movs	r3, r7
 80002ca:	2200      	movs	r2, #0
 80002cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	003b      	movs	r3, r7
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d4:	003b      	movs	r3, r7
 80002d6:	2200      	movs	r2, #0
 80002d8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002da:	003b      	movs	r3, r7
 80002dc:	2100      	movs	r1, #0
 80002de:	0018      	movs	r0, r3
 80002e0:	f000 fcce 	bl	8000c80 <HAL_RCC_ClockConfig>
 80002e4:	1e03      	subs	r3, r0, #0
 80002e6:	d001      	beq.n	80002ec <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002e8:	f000 f804 	bl	80002f4 <Error_Handler>
  }
}
 80002ec:	46c0      	nop			; (mov r8, r8)
 80002ee:	46bd      	mov	sp, r7
 80002f0:	b011      	add	sp, #68	; 0x44
 80002f2:	bd90      	pop	{r4, r7, pc}

080002f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002f8:	b672      	cpsid	i
}
 80002fa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002fc:	e7fe      	b.n	80002fc <Error_Handler+0x8>
	...

08000300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000306:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <HAL_MspInit+0x44>)
 8000308:	699a      	ldr	r2, [r3, #24]
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <HAL_MspInit+0x44>)
 800030c:	2101      	movs	r1, #1
 800030e:	430a      	orrs	r2, r1
 8000310:	619a      	str	r2, [r3, #24]
 8000312:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <HAL_MspInit+0x44>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	2201      	movs	r2, #1
 8000318:	4013      	ands	r3, r2
 800031a:	607b      	str	r3, [r7, #4]
 800031c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800031e:	4b09      	ldr	r3, [pc, #36]	; (8000344 <HAL_MspInit+0x44>)
 8000320:	69da      	ldr	r2, [r3, #28]
 8000322:	4b08      	ldr	r3, [pc, #32]	; (8000344 <HAL_MspInit+0x44>)
 8000324:	2180      	movs	r1, #128	; 0x80
 8000326:	0549      	lsls	r1, r1, #21
 8000328:	430a      	orrs	r2, r1
 800032a:	61da      	str	r2, [r3, #28]
 800032c:	4b05      	ldr	r3, [pc, #20]	; (8000344 <HAL_MspInit+0x44>)
 800032e:	69da      	ldr	r2, [r3, #28]
 8000330:	2380      	movs	r3, #128	; 0x80
 8000332:	055b      	lsls	r3, r3, #21
 8000334:	4013      	ands	r3, r2
 8000336:	603b      	str	r3, [r7, #0]
 8000338:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800033a:	46c0      	nop			; (mov r8, r8)
 800033c:	46bd      	mov	sp, r7
 800033e:	b002      	add	sp, #8
 8000340:	bd80      	pop	{r7, pc}
 8000342:	46c0      	nop			; (mov r8, r8)
 8000344:	40021000 	.word	0x40021000

08000348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800034c:	e7fe      	b.n	800034c <NMI_Handler+0x4>

0800034e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800034e:	b580      	push	{r7, lr}
 8000350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000352:	e7fe      	b.n	8000352 <HardFault_Handler+0x4>

08000354 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}

0800035e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}

08000368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800036c:	f000 f87a 	bl	8000464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000370:	46c0      	nop			; (mov r8, r8)
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}

08000380 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000380:	480d      	ldr	r0, [pc, #52]	; (80003b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000382:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000384:	480d      	ldr	r0, [pc, #52]	; (80003bc <LoopForever+0x6>)
  ldr r1, =_edata
 8000386:	490e      	ldr	r1, [pc, #56]	; (80003c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000388:	4a0e      	ldr	r2, [pc, #56]	; (80003c4 <LoopForever+0xe>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800038c:	e002      	b.n	8000394 <LoopCopyDataInit>

0800038e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000392:	3304      	adds	r3, #4

08000394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000398:	d3f9      	bcc.n	800038e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039a:	4a0b      	ldr	r2, [pc, #44]	; (80003c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800039c:	4c0b      	ldr	r4, [pc, #44]	; (80003cc <LoopForever+0x16>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a0:	e001      	b.n	80003a6 <LoopFillZerobss>

080003a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a4:	3204      	adds	r2, #4

080003a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a8:	d3fb      	bcc.n	80003a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003aa:	f7ff ffe4 	bl	8000376 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80003ae:	f000 fe1d 	bl	8000fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003b2:	f7ff ff35 	bl	8000220 <main>

080003b6 <LoopForever>:

LoopForever:
    b LoopForever
 80003b6:	e7fe      	b.n	80003b6 <LoopForever>
  ldr   r0, =_estack
 80003b8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80003bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003c4:	080010a8 	.word	0x080010a8
  ldr r2, =_sbss
 80003c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003cc:	2000002c 	.word	0x2000002c

080003d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003d0:	e7fe      	b.n	80003d0 <ADC1_IRQHandler>
	...

080003d4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003d8:	4b07      	ldr	r3, [pc, #28]	; (80003f8 <HAL_Init+0x24>)
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	4b06      	ldr	r3, [pc, #24]	; (80003f8 <HAL_Init+0x24>)
 80003de:	2110      	movs	r1, #16
 80003e0:	430a      	orrs	r2, r1
 80003e2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80003e4:	2003      	movs	r0, #3
 80003e6:	f000 f809 	bl	80003fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003ea:	f7ff ff89 	bl	8000300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003ee:	2300      	movs	r3, #0
}
 80003f0:	0018      	movs	r0, r3
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	40022000 	.word	0x40022000

080003fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003fc:	b590      	push	{r4, r7, lr}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000404:	4b14      	ldr	r3, [pc, #80]	; (8000458 <HAL_InitTick+0x5c>)
 8000406:	681c      	ldr	r4, [r3, #0]
 8000408:	4b14      	ldr	r3, [pc, #80]	; (800045c <HAL_InitTick+0x60>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	0019      	movs	r1, r3
 800040e:	23fa      	movs	r3, #250	; 0xfa
 8000410:	0098      	lsls	r0, r3, #2
 8000412:	f7ff fe79 	bl	8000108 <__udivsi3>
 8000416:	0003      	movs	r3, r0
 8000418:	0019      	movs	r1, r3
 800041a:	0020      	movs	r0, r4
 800041c:	f7ff fe74 	bl	8000108 <__udivsi3>
 8000420:	0003      	movs	r3, r0
 8000422:	0018      	movs	r0, r3
 8000424:	f000 f905 	bl	8000632 <HAL_SYSTICK_Config>
 8000428:	1e03      	subs	r3, r0, #0
 800042a:	d001      	beq.n	8000430 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800042c:	2301      	movs	r3, #1
 800042e:	e00f      	b.n	8000450 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2b03      	cmp	r3, #3
 8000434:	d80b      	bhi.n	800044e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000436:	6879      	ldr	r1, [r7, #4]
 8000438:	2301      	movs	r3, #1
 800043a:	425b      	negs	r3, r3
 800043c:	2200      	movs	r2, #0
 800043e:	0018      	movs	r0, r3
 8000440:	f000 f8e2 	bl	8000608 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <HAL_InitTick+0x64>)
 8000446:	687a      	ldr	r2, [r7, #4]
 8000448:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800044a:	2300      	movs	r3, #0
 800044c:	e000      	b.n	8000450 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800044e:	2301      	movs	r3, #1
}
 8000450:	0018      	movs	r0, r3
 8000452:	46bd      	mov	sp, r7
 8000454:	b003      	add	sp, #12
 8000456:	bd90      	pop	{r4, r7, pc}
 8000458:	20000000 	.word	0x20000000
 800045c:	20000008 	.word	0x20000008
 8000460:	20000004 	.word	0x20000004

08000464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000468:	4b05      	ldr	r3, [pc, #20]	; (8000480 <HAL_IncTick+0x1c>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	001a      	movs	r2, r3
 800046e:	4b05      	ldr	r3, [pc, #20]	; (8000484 <HAL_IncTick+0x20>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	18d2      	adds	r2, r2, r3
 8000474:	4b03      	ldr	r3, [pc, #12]	; (8000484 <HAL_IncTick+0x20>)
 8000476:	601a      	str	r2, [r3, #0]
}
 8000478:	46c0      	nop			; (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	20000008 	.word	0x20000008
 8000484:	20000028 	.word	0x20000028

08000488 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  return uwTick;
 800048c:	4b02      	ldr	r3, [pc, #8]	; (8000498 <HAL_GetTick+0x10>)
 800048e:	681b      	ldr	r3, [r3, #0]
}
 8000490:	0018      	movs	r0, r3
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	20000028 	.word	0x20000028

0800049c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80004a4:	f7ff fff0 	bl	8000488 <HAL_GetTick>
 80004a8:	0003      	movs	r3, r0
 80004aa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	3301      	adds	r3, #1
 80004b4:	d005      	beq.n	80004c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80004b6:	4b0a      	ldr	r3, [pc, #40]	; (80004e0 <HAL_Delay+0x44>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	001a      	movs	r2, r3
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	189b      	adds	r3, r3, r2
 80004c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	f7ff ffe0 	bl	8000488 <HAL_GetTick>
 80004c8:	0002      	movs	r2, r0
 80004ca:	68bb      	ldr	r3, [r7, #8]
 80004cc:	1ad3      	subs	r3, r2, r3
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	429a      	cmp	r2, r3
 80004d2:	d8f7      	bhi.n	80004c4 <HAL_Delay+0x28>
  {
  }
}
 80004d4:	46c0      	nop			; (mov r8, r8)
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	46bd      	mov	sp, r7
 80004da:	b004      	add	sp, #16
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	20000008 	.word	0x20000008

080004e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	0002      	movs	r2, r0
 80004ec:	6039      	str	r1, [r7, #0]
 80004ee:	1dfb      	adds	r3, r7, #7
 80004f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80004f2:	1dfb      	adds	r3, r7, #7
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	2b7f      	cmp	r3, #127	; 0x7f
 80004f8:	d828      	bhi.n	800054c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004fa:	4a2f      	ldr	r2, [pc, #188]	; (80005b8 <__NVIC_SetPriority+0xd4>)
 80004fc:	1dfb      	adds	r3, r7, #7
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	b25b      	sxtb	r3, r3
 8000502:	089b      	lsrs	r3, r3, #2
 8000504:	33c0      	adds	r3, #192	; 0xc0
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	589b      	ldr	r3, [r3, r2]
 800050a:	1dfa      	adds	r2, r7, #7
 800050c:	7812      	ldrb	r2, [r2, #0]
 800050e:	0011      	movs	r1, r2
 8000510:	2203      	movs	r2, #3
 8000512:	400a      	ands	r2, r1
 8000514:	00d2      	lsls	r2, r2, #3
 8000516:	21ff      	movs	r1, #255	; 0xff
 8000518:	4091      	lsls	r1, r2
 800051a:	000a      	movs	r2, r1
 800051c:	43d2      	mvns	r2, r2
 800051e:	401a      	ands	r2, r3
 8000520:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	019b      	lsls	r3, r3, #6
 8000526:	22ff      	movs	r2, #255	; 0xff
 8000528:	401a      	ands	r2, r3
 800052a:	1dfb      	adds	r3, r7, #7
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	0018      	movs	r0, r3
 8000530:	2303      	movs	r3, #3
 8000532:	4003      	ands	r3, r0
 8000534:	00db      	lsls	r3, r3, #3
 8000536:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000538:	481f      	ldr	r0, [pc, #124]	; (80005b8 <__NVIC_SetPriority+0xd4>)
 800053a:	1dfb      	adds	r3, r7, #7
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	b25b      	sxtb	r3, r3
 8000540:	089b      	lsrs	r3, r3, #2
 8000542:	430a      	orrs	r2, r1
 8000544:	33c0      	adds	r3, #192	; 0xc0
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800054a:	e031      	b.n	80005b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800054c:	4a1b      	ldr	r2, [pc, #108]	; (80005bc <__NVIC_SetPriority+0xd8>)
 800054e:	1dfb      	adds	r3, r7, #7
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	0019      	movs	r1, r3
 8000554:	230f      	movs	r3, #15
 8000556:	400b      	ands	r3, r1
 8000558:	3b08      	subs	r3, #8
 800055a:	089b      	lsrs	r3, r3, #2
 800055c:	3306      	adds	r3, #6
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	18d3      	adds	r3, r2, r3
 8000562:	3304      	adds	r3, #4
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	1dfa      	adds	r2, r7, #7
 8000568:	7812      	ldrb	r2, [r2, #0]
 800056a:	0011      	movs	r1, r2
 800056c:	2203      	movs	r2, #3
 800056e:	400a      	ands	r2, r1
 8000570:	00d2      	lsls	r2, r2, #3
 8000572:	21ff      	movs	r1, #255	; 0xff
 8000574:	4091      	lsls	r1, r2
 8000576:	000a      	movs	r2, r1
 8000578:	43d2      	mvns	r2, r2
 800057a:	401a      	ands	r2, r3
 800057c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	019b      	lsls	r3, r3, #6
 8000582:	22ff      	movs	r2, #255	; 0xff
 8000584:	401a      	ands	r2, r3
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	0018      	movs	r0, r3
 800058c:	2303      	movs	r3, #3
 800058e:	4003      	ands	r3, r0
 8000590:	00db      	lsls	r3, r3, #3
 8000592:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000594:	4809      	ldr	r0, [pc, #36]	; (80005bc <__NVIC_SetPriority+0xd8>)
 8000596:	1dfb      	adds	r3, r7, #7
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	001c      	movs	r4, r3
 800059c:	230f      	movs	r3, #15
 800059e:	4023      	ands	r3, r4
 80005a0:	3b08      	subs	r3, #8
 80005a2:	089b      	lsrs	r3, r3, #2
 80005a4:	430a      	orrs	r2, r1
 80005a6:	3306      	adds	r3, #6
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	18c3      	adds	r3, r0, r3
 80005ac:	3304      	adds	r3, #4
 80005ae:	601a      	str	r2, [r3, #0]
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b003      	add	sp, #12
 80005b6:	bd90      	pop	{r4, r7, pc}
 80005b8:	e000e100 	.word	0xe000e100
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	1e5a      	subs	r2, r3, #1
 80005cc:	2380      	movs	r3, #128	; 0x80
 80005ce:	045b      	lsls	r3, r3, #17
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d301      	bcc.n	80005d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005d4:	2301      	movs	r3, #1
 80005d6:	e010      	b.n	80005fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005d8:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <SysTick_Config+0x44>)
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	3a01      	subs	r2, #1
 80005de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005e0:	2301      	movs	r3, #1
 80005e2:	425b      	negs	r3, r3
 80005e4:	2103      	movs	r1, #3
 80005e6:	0018      	movs	r0, r3
 80005e8:	f7ff ff7c 	bl	80004e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005ec:	4b05      	ldr	r3, [pc, #20]	; (8000604 <SysTick_Config+0x44>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005f2:	4b04      	ldr	r3, [pc, #16]	; (8000604 <SysTick_Config+0x44>)
 80005f4:	2207      	movs	r2, #7
 80005f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	0018      	movs	r0, r3
 80005fc:	46bd      	mov	sp, r7
 80005fe:	b002      	add	sp, #8
 8000600:	bd80      	pop	{r7, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	e000e010 	.word	0xe000e010

08000608 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60b9      	str	r1, [r7, #8]
 8000610:	607a      	str	r2, [r7, #4]
 8000612:	210f      	movs	r1, #15
 8000614:	187b      	adds	r3, r7, r1
 8000616:	1c02      	adds	r2, r0, #0
 8000618:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800061a:	68ba      	ldr	r2, [r7, #8]
 800061c:	187b      	adds	r3, r7, r1
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	0011      	movs	r1, r2
 8000624:	0018      	movs	r0, r3
 8000626:	f7ff ff5d 	bl	80004e4 <__NVIC_SetPriority>
}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b004      	add	sp, #16
 8000630:	bd80      	pop	{r7, pc}

08000632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000632:	b580      	push	{r7, lr}
 8000634:	b082      	sub	sp, #8
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	0018      	movs	r0, r3
 800063e:	f7ff ffbf 	bl	80005c0 <SysTick_Config>
 8000642:	0003      	movs	r3, r0
}
 8000644:	0018      	movs	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	b002      	add	sp, #8
 800064a:	bd80      	pop	{r7, pc}

0800064c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d101      	bne.n	800065e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800065a:	2301      	movs	r3, #1
 800065c:	e301      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2201      	movs	r2, #1
 8000664:	4013      	ands	r3, r2
 8000666:	d100      	bne.n	800066a <HAL_RCC_OscConfig+0x1e>
 8000668:	e08d      	b.n	8000786 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800066a:	4bc3      	ldr	r3, [pc, #780]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	220c      	movs	r2, #12
 8000670:	4013      	ands	r3, r2
 8000672:	2b04      	cmp	r3, #4
 8000674:	d00e      	beq.n	8000694 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000676:	4bc0      	ldr	r3, [pc, #768]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	220c      	movs	r2, #12
 800067c:	4013      	ands	r3, r2
 800067e:	2b08      	cmp	r3, #8
 8000680:	d116      	bne.n	80006b0 <HAL_RCC_OscConfig+0x64>
 8000682:	4bbd      	ldr	r3, [pc, #756]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000684:	685a      	ldr	r2, [r3, #4]
 8000686:	2380      	movs	r3, #128	; 0x80
 8000688:	025b      	lsls	r3, r3, #9
 800068a:	401a      	ands	r2, r3
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	025b      	lsls	r3, r3, #9
 8000690:	429a      	cmp	r2, r3
 8000692:	d10d      	bne.n	80006b0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000694:	4bb8      	ldr	r3, [pc, #736]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	029b      	lsls	r3, r3, #10
 800069c:	4013      	ands	r3, r2
 800069e:	d100      	bne.n	80006a2 <HAL_RCC_OscConfig+0x56>
 80006a0:	e070      	b.n	8000784 <HAL_RCC_OscConfig+0x138>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d000      	beq.n	80006ac <HAL_RCC_OscConfig+0x60>
 80006aa:	e06b      	b.n	8000784 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80006ac:	2301      	movs	r3, #1
 80006ae:	e2d8      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d107      	bne.n	80006c8 <HAL_RCC_OscConfig+0x7c>
 80006b8:	4baf      	ldr	r3, [pc, #700]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4bae      	ldr	r3, [pc, #696]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	0249      	lsls	r1, r1, #9
 80006c2:	430a      	orrs	r2, r1
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	e02f      	b.n	8000728 <HAL_RCC_OscConfig+0xdc>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d10c      	bne.n	80006ea <HAL_RCC_OscConfig+0x9e>
 80006d0:	4ba9      	ldr	r3, [pc, #676]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	4ba8      	ldr	r3, [pc, #672]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006d6:	49a9      	ldr	r1, [pc, #676]	; (800097c <HAL_RCC_OscConfig+0x330>)
 80006d8:	400a      	ands	r2, r1
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	4ba6      	ldr	r3, [pc, #664]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	4ba5      	ldr	r3, [pc, #660]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006e2:	49a7      	ldr	r1, [pc, #668]	; (8000980 <HAL_RCC_OscConfig+0x334>)
 80006e4:	400a      	ands	r2, r1
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	e01e      	b.n	8000728 <HAL_RCC_OscConfig+0xdc>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	2b05      	cmp	r3, #5
 80006f0:	d10e      	bne.n	8000710 <HAL_RCC_OscConfig+0xc4>
 80006f2:	4ba1      	ldr	r3, [pc, #644]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4ba0      	ldr	r3, [pc, #640]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80006f8:	2180      	movs	r1, #128	; 0x80
 80006fa:	02c9      	lsls	r1, r1, #11
 80006fc:	430a      	orrs	r2, r1
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	4b9d      	ldr	r3, [pc, #628]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b9c      	ldr	r3, [pc, #624]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000706:	2180      	movs	r1, #128	; 0x80
 8000708:	0249      	lsls	r1, r1, #9
 800070a:	430a      	orrs	r2, r1
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	e00b      	b.n	8000728 <HAL_RCC_OscConfig+0xdc>
 8000710:	4b99      	ldr	r3, [pc, #612]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	4b98      	ldr	r3, [pc, #608]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000716:	4999      	ldr	r1, [pc, #612]	; (800097c <HAL_RCC_OscConfig+0x330>)
 8000718:	400a      	ands	r2, r1
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	4b96      	ldr	r3, [pc, #600]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b95      	ldr	r3, [pc, #596]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000722:	4997      	ldr	r1, [pc, #604]	; (8000980 <HAL_RCC_OscConfig+0x334>)
 8000724:	400a      	ands	r2, r1
 8000726:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d014      	beq.n	800075a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000730:	f7ff feaa 	bl	8000488 <HAL_GetTick>
 8000734:	0003      	movs	r3, r0
 8000736:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000738:	e008      	b.n	800074c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800073a:	f7ff fea5 	bl	8000488 <HAL_GetTick>
 800073e:	0002      	movs	r2, r0
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	2b64      	cmp	r3, #100	; 0x64
 8000746:	d901      	bls.n	800074c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000748:	2303      	movs	r3, #3
 800074a:	e28a      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800074c:	4b8a      	ldr	r3, [pc, #552]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	2380      	movs	r3, #128	; 0x80
 8000752:	029b      	lsls	r3, r3, #10
 8000754:	4013      	ands	r3, r2
 8000756:	d0f0      	beq.n	800073a <HAL_RCC_OscConfig+0xee>
 8000758:	e015      	b.n	8000786 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800075a:	f7ff fe95 	bl	8000488 <HAL_GetTick>
 800075e:	0003      	movs	r3, r0
 8000760:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000762:	e008      	b.n	8000776 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000764:	f7ff fe90 	bl	8000488 <HAL_GetTick>
 8000768:	0002      	movs	r2, r0
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	1ad3      	subs	r3, r2, r3
 800076e:	2b64      	cmp	r3, #100	; 0x64
 8000770:	d901      	bls.n	8000776 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000772:	2303      	movs	r3, #3
 8000774:	e275      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000776:	4b80      	ldr	r3, [pc, #512]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000778:	681a      	ldr	r2, [r3, #0]
 800077a:	2380      	movs	r3, #128	; 0x80
 800077c:	029b      	lsls	r3, r3, #10
 800077e:	4013      	ands	r3, r2
 8000780:	d1f0      	bne.n	8000764 <HAL_RCC_OscConfig+0x118>
 8000782:	e000      	b.n	8000786 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000784:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2202      	movs	r2, #2
 800078c:	4013      	ands	r3, r2
 800078e:	d100      	bne.n	8000792 <HAL_RCC_OscConfig+0x146>
 8000790:	e069      	b.n	8000866 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000792:	4b79      	ldr	r3, [pc, #484]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	220c      	movs	r2, #12
 8000798:	4013      	ands	r3, r2
 800079a:	d00b      	beq.n	80007b4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800079c:	4b76      	ldr	r3, [pc, #472]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	220c      	movs	r2, #12
 80007a2:	4013      	ands	r3, r2
 80007a4:	2b08      	cmp	r3, #8
 80007a6:	d11c      	bne.n	80007e2 <HAL_RCC_OscConfig+0x196>
 80007a8:	4b73      	ldr	r3, [pc, #460]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80007aa:	685a      	ldr	r2, [r3, #4]
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	025b      	lsls	r3, r3, #9
 80007b0:	4013      	ands	r3, r2
 80007b2:	d116      	bne.n	80007e2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007b4:	4b70      	ldr	r3, [pc, #448]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2202      	movs	r2, #2
 80007ba:	4013      	ands	r3, r2
 80007bc:	d005      	beq.n	80007ca <HAL_RCC_OscConfig+0x17e>
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	68db      	ldr	r3, [r3, #12]
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d001      	beq.n	80007ca <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80007c6:	2301      	movs	r3, #1
 80007c8:	e24b      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007ca:	4b6b      	ldr	r3, [pc, #428]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	22f8      	movs	r2, #248	; 0xf8
 80007d0:	4393      	bics	r3, r2
 80007d2:	0019      	movs	r1, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	691b      	ldr	r3, [r3, #16]
 80007d8:	00da      	lsls	r2, r3, #3
 80007da:	4b67      	ldr	r3, [pc, #412]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80007dc:	430a      	orrs	r2, r1
 80007de:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007e0:	e041      	b.n	8000866 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d024      	beq.n	8000834 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80007ea:	4b63      	ldr	r3, [pc, #396]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4b62      	ldr	r3, [pc, #392]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80007f0:	2101      	movs	r1, #1
 80007f2:	430a      	orrs	r2, r1
 80007f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007f6:	f7ff fe47 	bl	8000488 <HAL_GetTick>
 80007fa:	0003      	movs	r3, r0
 80007fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007fe:	e008      	b.n	8000812 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000800:	f7ff fe42 	bl	8000488 <HAL_GetTick>
 8000804:	0002      	movs	r2, r0
 8000806:	69bb      	ldr	r3, [r7, #24]
 8000808:	1ad3      	subs	r3, r2, r3
 800080a:	2b02      	cmp	r3, #2
 800080c:	d901      	bls.n	8000812 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800080e:	2303      	movs	r3, #3
 8000810:	e227      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000812:	4b59      	ldr	r3, [pc, #356]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2202      	movs	r2, #2
 8000818:	4013      	ands	r3, r2
 800081a:	d0f1      	beq.n	8000800 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800081c:	4b56      	ldr	r3, [pc, #344]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	22f8      	movs	r2, #248	; 0xf8
 8000822:	4393      	bics	r3, r2
 8000824:	0019      	movs	r1, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	691b      	ldr	r3, [r3, #16]
 800082a:	00da      	lsls	r2, r3, #3
 800082c:	4b52      	ldr	r3, [pc, #328]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800082e:	430a      	orrs	r2, r1
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	e018      	b.n	8000866 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000834:	4b50      	ldr	r3, [pc, #320]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	4b4f      	ldr	r3, [pc, #316]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800083a:	2101      	movs	r1, #1
 800083c:	438a      	bics	r2, r1
 800083e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000840:	f7ff fe22 	bl	8000488 <HAL_GetTick>
 8000844:	0003      	movs	r3, r0
 8000846:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000848:	e008      	b.n	800085c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800084a:	f7ff fe1d 	bl	8000488 <HAL_GetTick>
 800084e:	0002      	movs	r2, r0
 8000850:	69bb      	ldr	r3, [r7, #24]
 8000852:	1ad3      	subs	r3, r2, r3
 8000854:	2b02      	cmp	r3, #2
 8000856:	d901      	bls.n	800085c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000858:	2303      	movs	r3, #3
 800085a:	e202      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800085c:	4b46      	ldr	r3, [pc, #280]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2202      	movs	r2, #2
 8000862:	4013      	ands	r3, r2
 8000864:	d1f1      	bne.n	800084a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2208      	movs	r2, #8
 800086c:	4013      	ands	r3, r2
 800086e:	d036      	beq.n	80008de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	69db      	ldr	r3, [r3, #28]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d019      	beq.n	80008ac <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000878:	4b3f      	ldr	r3, [pc, #252]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800087a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800087c:	4b3e      	ldr	r3, [pc, #248]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800087e:	2101      	movs	r1, #1
 8000880:	430a      	orrs	r2, r1
 8000882:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000884:	f7ff fe00 	bl	8000488 <HAL_GetTick>
 8000888:	0003      	movs	r3, r0
 800088a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800088c:	e008      	b.n	80008a0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800088e:	f7ff fdfb 	bl	8000488 <HAL_GetTick>
 8000892:	0002      	movs	r2, r0
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	1ad3      	subs	r3, r2, r3
 8000898:	2b02      	cmp	r3, #2
 800089a:	d901      	bls.n	80008a0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800089c:	2303      	movs	r3, #3
 800089e:	e1e0      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008a0:	4b35      	ldr	r3, [pc, #212]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80008a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008a4:	2202      	movs	r2, #2
 80008a6:	4013      	ands	r3, r2
 80008a8:	d0f1      	beq.n	800088e <HAL_RCC_OscConfig+0x242>
 80008aa:	e018      	b.n	80008de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80008ac:	4b32      	ldr	r3, [pc, #200]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80008ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008b0:	4b31      	ldr	r3, [pc, #196]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80008b2:	2101      	movs	r1, #1
 80008b4:	438a      	bics	r2, r1
 80008b6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008b8:	f7ff fde6 	bl	8000488 <HAL_GetTick>
 80008bc:	0003      	movs	r3, r0
 80008be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008c0:	e008      	b.n	80008d4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008c2:	f7ff fde1 	bl	8000488 <HAL_GetTick>
 80008c6:	0002      	movs	r2, r0
 80008c8:	69bb      	ldr	r3, [r7, #24]
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	d901      	bls.n	80008d4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80008d0:	2303      	movs	r3, #3
 80008d2:	e1c6      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008d4:	4b28      	ldr	r3, [pc, #160]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80008d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008d8:	2202      	movs	r2, #2
 80008da:	4013      	ands	r3, r2
 80008dc:	d1f1      	bne.n	80008c2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2204      	movs	r2, #4
 80008e4:	4013      	ands	r3, r2
 80008e6:	d100      	bne.n	80008ea <HAL_RCC_OscConfig+0x29e>
 80008e8:	e0b4      	b.n	8000a54 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80008ea:	201f      	movs	r0, #31
 80008ec:	183b      	adds	r3, r7, r0
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008f2:	4b21      	ldr	r3, [pc, #132]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 80008f4:	69da      	ldr	r2, [r3, #28]
 80008f6:	2380      	movs	r3, #128	; 0x80
 80008f8:	055b      	lsls	r3, r3, #21
 80008fa:	4013      	ands	r3, r2
 80008fc:	d110      	bne.n	8000920 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80008fe:	4b1e      	ldr	r3, [pc, #120]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000900:	69da      	ldr	r2, [r3, #28]
 8000902:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	0549      	lsls	r1, r1, #21
 8000908:	430a      	orrs	r2, r1
 800090a:	61da      	str	r2, [r3, #28]
 800090c:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800090e:	69da      	ldr	r2, [r3, #28]
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	055b      	lsls	r3, r3, #21
 8000914:	4013      	ands	r3, r2
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800091a:	183b      	adds	r3, r7, r0
 800091c:	2201      	movs	r2, #1
 800091e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000920:	4b18      	ldr	r3, [pc, #96]	; (8000984 <HAL_RCC_OscConfig+0x338>)
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	2380      	movs	r3, #128	; 0x80
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	4013      	ands	r3, r2
 800092a:	d11a      	bne.n	8000962 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800092c:	4b15      	ldr	r3, [pc, #84]	; (8000984 <HAL_RCC_OscConfig+0x338>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <HAL_RCC_OscConfig+0x338>)
 8000932:	2180      	movs	r1, #128	; 0x80
 8000934:	0049      	lsls	r1, r1, #1
 8000936:	430a      	orrs	r2, r1
 8000938:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800093a:	f7ff fda5 	bl	8000488 <HAL_GetTick>
 800093e:	0003      	movs	r3, r0
 8000940:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000942:	e008      	b.n	8000956 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000944:	f7ff fda0 	bl	8000488 <HAL_GetTick>
 8000948:	0002      	movs	r2, r0
 800094a:	69bb      	ldr	r3, [r7, #24]
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	2b64      	cmp	r3, #100	; 0x64
 8000950:	d901      	bls.n	8000956 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000952:	2303      	movs	r3, #3
 8000954:	e185      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <HAL_RCC_OscConfig+0x338>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	2380      	movs	r3, #128	; 0x80
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	4013      	ands	r3, r2
 8000960:	d0f0      	beq.n	8000944 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	689b      	ldr	r3, [r3, #8]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d10e      	bne.n	8000988 <HAL_RCC_OscConfig+0x33c>
 800096a:	4b03      	ldr	r3, [pc, #12]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 800096c:	6a1a      	ldr	r2, [r3, #32]
 800096e:	4b02      	ldr	r3, [pc, #8]	; (8000978 <HAL_RCC_OscConfig+0x32c>)
 8000970:	2101      	movs	r1, #1
 8000972:	430a      	orrs	r2, r1
 8000974:	621a      	str	r2, [r3, #32]
 8000976:	e035      	b.n	80009e4 <HAL_RCC_OscConfig+0x398>
 8000978:	40021000 	.word	0x40021000
 800097c:	fffeffff 	.word	0xfffeffff
 8000980:	fffbffff 	.word	0xfffbffff
 8000984:	40007000 	.word	0x40007000
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	689b      	ldr	r3, [r3, #8]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d10c      	bne.n	80009aa <HAL_RCC_OscConfig+0x35e>
 8000990:	4bb6      	ldr	r3, [pc, #728]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000992:	6a1a      	ldr	r2, [r3, #32]
 8000994:	4bb5      	ldr	r3, [pc, #724]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000996:	2101      	movs	r1, #1
 8000998:	438a      	bics	r2, r1
 800099a:	621a      	str	r2, [r3, #32]
 800099c:	4bb3      	ldr	r3, [pc, #716]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 800099e:	6a1a      	ldr	r2, [r3, #32]
 80009a0:	4bb2      	ldr	r3, [pc, #712]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009a2:	2104      	movs	r1, #4
 80009a4:	438a      	bics	r2, r1
 80009a6:	621a      	str	r2, [r3, #32]
 80009a8:	e01c      	b.n	80009e4 <HAL_RCC_OscConfig+0x398>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	2b05      	cmp	r3, #5
 80009b0:	d10c      	bne.n	80009cc <HAL_RCC_OscConfig+0x380>
 80009b2:	4bae      	ldr	r3, [pc, #696]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009b4:	6a1a      	ldr	r2, [r3, #32]
 80009b6:	4bad      	ldr	r3, [pc, #692]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009b8:	2104      	movs	r1, #4
 80009ba:	430a      	orrs	r2, r1
 80009bc:	621a      	str	r2, [r3, #32]
 80009be:	4bab      	ldr	r3, [pc, #684]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009c0:	6a1a      	ldr	r2, [r3, #32]
 80009c2:	4baa      	ldr	r3, [pc, #680]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009c4:	2101      	movs	r1, #1
 80009c6:	430a      	orrs	r2, r1
 80009c8:	621a      	str	r2, [r3, #32]
 80009ca:	e00b      	b.n	80009e4 <HAL_RCC_OscConfig+0x398>
 80009cc:	4ba7      	ldr	r3, [pc, #668]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009ce:	6a1a      	ldr	r2, [r3, #32]
 80009d0:	4ba6      	ldr	r3, [pc, #664]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009d2:	2101      	movs	r1, #1
 80009d4:	438a      	bics	r2, r1
 80009d6:	621a      	str	r2, [r3, #32]
 80009d8:	4ba4      	ldr	r3, [pc, #656]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009da:	6a1a      	ldr	r2, [r3, #32]
 80009dc:	4ba3      	ldr	r3, [pc, #652]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 80009de:	2104      	movs	r1, #4
 80009e0:	438a      	bics	r2, r1
 80009e2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d014      	beq.n	8000a16 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009ec:	f7ff fd4c 	bl	8000488 <HAL_GetTick>
 80009f0:	0003      	movs	r3, r0
 80009f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009f4:	e009      	b.n	8000a0a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009f6:	f7ff fd47 	bl	8000488 <HAL_GetTick>
 80009fa:	0002      	movs	r2, r0
 80009fc:	69bb      	ldr	r3, [r7, #24]
 80009fe:	1ad3      	subs	r3, r2, r3
 8000a00:	4a9b      	ldr	r2, [pc, #620]	; (8000c70 <HAL_RCC_OscConfig+0x624>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d901      	bls.n	8000a0a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8000a06:	2303      	movs	r3, #3
 8000a08:	e12b      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a0a:	4b98      	ldr	r3, [pc, #608]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a0c:	6a1b      	ldr	r3, [r3, #32]
 8000a0e:	2202      	movs	r2, #2
 8000a10:	4013      	ands	r3, r2
 8000a12:	d0f0      	beq.n	80009f6 <HAL_RCC_OscConfig+0x3aa>
 8000a14:	e013      	b.n	8000a3e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a16:	f7ff fd37 	bl	8000488 <HAL_GetTick>
 8000a1a:	0003      	movs	r3, r0
 8000a1c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a1e:	e009      	b.n	8000a34 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a20:	f7ff fd32 	bl	8000488 <HAL_GetTick>
 8000a24:	0002      	movs	r2, r0
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	4a91      	ldr	r2, [pc, #580]	; (8000c70 <HAL_RCC_OscConfig+0x624>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d901      	bls.n	8000a34 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8000a30:	2303      	movs	r3, #3
 8000a32:	e116      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a34:	4b8d      	ldr	r3, [pc, #564]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a36:	6a1b      	ldr	r3, [r3, #32]
 8000a38:	2202      	movs	r2, #2
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	d1f0      	bne.n	8000a20 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000a3e:	231f      	movs	r3, #31
 8000a40:	18fb      	adds	r3, r7, r3
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d105      	bne.n	8000a54 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a48:	4b88      	ldr	r3, [pc, #544]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a4a:	69da      	ldr	r2, [r3, #28]
 8000a4c:	4b87      	ldr	r3, [pc, #540]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a4e:	4989      	ldr	r1, [pc, #548]	; (8000c74 <HAL_RCC_OscConfig+0x628>)
 8000a50:	400a      	ands	r2, r1
 8000a52:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2210      	movs	r2, #16
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	d063      	beq.n	8000b26 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d12a      	bne.n	8000abc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000a66:	4b81      	ldr	r3, [pc, #516]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a6a:	4b80      	ldr	r3, [pc, #512]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a6c:	2104      	movs	r1, #4
 8000a6e:	430a      	orrs	r2, r1
 8000a70:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000a72:	4b7e      	ldr	r3, [pc, #504]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a76:	4b7d      	ldr	r3, [pc, #500]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a7e:	f7ff fd03 	bl	8000488 <HAL_GetTick>
 8000a82:	0003      	movs	r3, r0
 8000a84:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000a86:	e008      	b.n	8000a9a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000a88:	f7ff fcfe 	bl	8000488 <HAL_GetTick>
 8000a8c:	0002      	movs	r2, r0
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	1ad3      	subs	r3, r2, r3
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d901      	bls.n	8000a9a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8000a96:	2303      	movs	r3, #3
 8000a98:	e0e3      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000a9a:	4b74      	ldr	r3, [pc, #464]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a9e:	2202      	movs	r2, #2
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	d0f1      	beq.n	8000a88 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000aa4:	4b71      	ldr	r3, [pc, #452]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aa8:	22f8      	movs	r2, #248	; 0xf8
 8000aaa:	4393      	bics	r3, r2
 8000aac:	0019      	movs	r1, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	00da      	lsls	r2, r3, #3
 8000ab4:	4b6d      	ldr	r3, [pc, #436]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	635a      	str	r2, [r3, #52]	; 0x34
 8000aba:	e034      	b.n	8000b26 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	695b      	ldr	r3, [r3, #20]
 8000ac0:	3305      	adds	r3, #5
 8000ac2:	d111      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000ac4:	4b69      	ldr	r3, [pc, #420]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000ac6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ac8:	4b68      	ldr	r3, [pc, #416]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000aca:	2104      	movs	r1, #4
 8000acc:	438a      	bics	r2, r1
 8000ace:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000ad0:	4b66      	ldr	r3, [pc, #408]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ad4:	22f8      	movs	r2, #248	; 0xf8
 8000ad6:	4393      	bics	r3, r2
 8000ad8:	0019      	movs	r1, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	699b      	ldr	r3, [r3, #24]
 8000ade:	00da      	lsls	r2, r3, #3
 8000ae0:	4b62      	ldr	r3, [pc, #392]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ae6:	e01e      	b.n	8000b26 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ae8:	4b60      	ldr	r3, [pc, #384]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000aec:	4b5f      	ldr	r3, [pc, #380]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000aee:	2104      	movs	r1, #4
 8000af0:	430a      	orrs	r2, r1
 8000af2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000af4:	4b5d      	ldr	r3, [pc, #372]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000af8:	4b5c      	ldr	r3, [pc, #368]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000afa:	2101      	movs	r1, #1
 8000afc:	438a      	bics	r2, r1
 8000afe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b00:	f7ff fcc2 	bl	8000488 <HAL_GetTick>
 8000b04:	0003      	movs	r3, r0
 8000b06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000b08:	e008      	b.n	8000b1c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000b0a:	f7ff fcbd 	bl	8000488 <HAL_GetTick>
 8000b0e:	0002      	movs	r2, r0
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d901      	bls.n	8000b1c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	e0a2      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000b1c:	4b53      	ldr	r3, [pc, #332]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b20:	2202      	movs	r2, #2
 8000b22:	4013      	ands	r3, r2
 8000b24:	d1f1      	bne.n	8000b0a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6a1b      	ldr	r3, [r3, #32]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d100      	bne.n	8000b30 <HAL_RCC_OscConfig+0x4e4>
 8000b2e:	e097      	b.n	8000c60 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b30:	4b4e      	ldr	r3, [pc, #312]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	220c      	movs	r2, #12
 8000b36:	4013      	ands	r3, r2
 8000b38:	2b08      	cmp	r3, #8
 8000b3a:	d100      	bne.n	8000b3e <HAL_RCC_OscConfig+0x4f2>
 8000b3c:	e06b      	b.n	8000c16 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6a1b      	ldr	r3, [r3, #32]
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d14c      	bne.n	8000be0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b46:	4b49      	ldr	r3, [pc, #292]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b48      	ldr	r3, [pc, #288]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b4c:	494a      	ldr	r1, [pc, #296]	; (8000c78 <HAL_RCC_OscConfig+0x62c>)
 8000b4e:	400a      	ands	r2, r1
 8000b50:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b52:	f7ff fc99 	bl	8000488 <HAL_GetTick>
 8000b56:	0003      	movs	r3, r0
 8000b58:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b5a:	e008      	b.n	8000b6e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b5c:	f7ff fc94 	bl	8000488 <HAL_GetTick>
 8000b60:	0002      	movs	r2, r0
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e079      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b6e:	4b3f      	ldr	r3, [pc, #252]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	2380      	movs	r3, #128	; 0x80
 8000b74:	049b      	lsls	r3, r3, #18
 8000b76:	4013      	ands	r3, r2
 8000b78:	d1f0      	bne.n	8000b5c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b7a:	4b3c      	ldr	r3, [pc, #240]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b7e:	220f      	movs	r2, #15
 8000b80:	4393      	bics	r3, r2
 8000b82:	0019      	movs	r1, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b88:	4b38      	ldr	r3, [pc, #224]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b8e:	4b37      	ldr	r3, [pc, #220]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	4a3a      	ldr	r2, [pc, #232]	; (8000c7c <HAL_RCC_OscConfig+0x630>)
 8000b94:	4013      	ands	r3, r2
 8000b96:	0019      	movs	r1, r3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba0:	431a      	orrs	r2, r3
 8000ba2:	4b32      	ldr	r3, [pc, #200]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000ba4:	430a      	orrs	r2, r1
 8000ba6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ba8:	4b30      	ldr	r3, [pc, #192]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	4b2f      	ldr	r3, [pc, #188]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000bae:	2180      	movs	r1, #128	; 0x80
 8000bb0:	0449      	lsls	r1, r1, #17
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb6:	f7ff fc67 	bl	8000488 <HAL_GetTick>
 8000bba:	0003      	movs	r3, r0
 8000bbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bbe:	e008      	b.n	8000bd2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bc0:	f7ff fc62 	bl	8000488 <HAL_GetTick>
 8000bc4:	0002      	movs	r2, r0
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	d901      	bls.n	8000bd2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	e047      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bd2:	4b26      	ldr	r3, [pc, #152]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	2380      	movs	r3, #128	; 0x80
 8000bd8:	049b      	lsls	r3, r3, #18
 8000bda:	4013      	ands	r3, r2
 8000bdc:	d0f0      	beq.n	8000bc0 <HAL_RCC_OscConfig+0x574>
 8000bde:	e03f      	b.n	8000c60 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000be0:	4b22      	ldr	r3, [pc, #136]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b21      	ldr	r3, [pc, #132]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000be6:	4924      	ldr	r1, [pc, #144]	; (8000c78 <HAL_RCC_OscConfig+0x62c>)
 8000be8:	400a      	ands	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bec:	f7ff fc4c 	bl	8000488 <HAL_GetTick>
 8000bf0:	0003      	movs	r3, r0
 8000bf2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bf4:	e008      	b.n	8000c08 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bf6:	f7ff fc47 	bl	8000488 <HAL_GetTick>
 8000bfa:	0002      	movs	r2, r0
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d901      	bls.n	8000c08 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8000c04:	2303      	movs	r3, #3
 8000c06:	e02c      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c08:	4b18      	ldr	r3, [pc, #96]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	049b      	lsls	r3, r3, #18
 8000c10:	4013      	ands	r3, r2
 8000c12:	d1f0      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x5aa>
 8000c14:	e024      	b.n	8000c60 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6a1b      	ldr	r3, [r3, #32]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d101      	bne.n	8000c22 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e01f      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000c22:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000c28:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <HAL_RCC_OscConfig+0x620>)
 8000c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c2c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	025b      	lsls	r3, r3, #9
 8000c34:	401a      	ands	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d10e      	bne.n	8000c5c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	220f      	movs	r2, #15
 8000c42:	401a      	ands	r2, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d107      	bne.n	8000c5c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000c4c:	697a      	ldr	r2, [r7, #20]
 8000c4e:	23f0      	movs	r3, #240	; 0xf0
 8000c50:	039b      	lsls	r3, r3, #14
 8000c52:	401a      	ands	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d001      	beq.n	8000c60 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e000      	b.n	8000c62 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	0018      	movs	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b008      	add	sp, #32
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	00001388 	.word	0x00001388
 8000c74:	efffffff 	.word	0xefffffff
 8000c78:	feffffff 	.word	0xfeffffff
 8000c7c:	ffc2ffff 	.word	0xffc2ffff

08000c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d101      	bne.n	8000c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e0b3      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c94:	4b5b      	ldr	r3, [pc, #364]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	683a      	ldr	r2, [r7, #0]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d911      	bls.n	8000cc6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ca2:	4b58      	ldr	r3, [pc, #352]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	4393      	bics	r3, r2
 8000caa:	0019      	movs	r1, r3
 8000cac:	4b55      	ldr	r3, [pc, #340]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000cae:	683a      	ldr	r2, [r7, #0]
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cb4:	4b53      	ldr	r3, [pc, #332]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2201      	movs	r2, #1
 8000cba:	4013      	ands	r3, r2
 8000cbc:	683a      	ldr	r2, [r7, #0]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d001      	beq.n	8000cc6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e09a      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2202      	movs	r2, #2
 8000ccc:	4013      	ands	r3, r2
 8000cce:	d015      	beq.n	8000cfc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	d006      	beq.n	8000ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000cda:	4b4b      	ldr	r3, [pc, #300]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000cdc:	685a      	ldr	r2, [r3, #4]
 8000cde:	4b4a      	ldr	r3, [pc, #296]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000ce0:	21e0      	movs	r1, #224	; 0xe0
 8000ce2:	00c9      	lsls	r1, r1, #3
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ce8:	4b47      	ldr	r3, [pc, #284]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	22f0      	movs	r2, #240	; 0xf0
 8000cee:	4393      	bics	r3, r2
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	4b44      	ldr	r3, [pc, #272]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2201      	movs	r2, #1
 8000d02:	4013      	ands	r3, r2
 8000d04:	d040      	beq.n	8000d88 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d107      	bne.n	8000d1e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d0e:	4b3e      	ldr	r3, [pc, #248]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	2380      	movs	r3, #128	; 0x80
 8000d14:	029b      	lsls	r3, r3, #10
 8000d16:	4013      	ands	r3, r2
 8000d18:	d114      	bne.n	8000d44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e06e      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d107      	bne.n	8000d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d26:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	2380      	movs	r3, #128	; 0x80
 8000d2c:	049b      	lsls	r3, r3, #18
 8000d2e:	4013      	ands	r3, r2
 8000d30:	d108      	bne.n	8000d44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e062      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d36:	4b34      	ldr	r3, [pc, #208]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2202      	movs	r2, #2
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	d101      	bne.n	8000d44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e05b      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d44:	4b30      	ldr	r3, [pc, #192]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	2203      	movs	r2, #3
 8000d4a:	4393      	bics	r3, r2
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	4b2d      	ldr	r3, [pc, #180]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000d54:	430a      	orrs	r2, r1
 8000d56:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d58:	f7ff fb96 	bl	8000488 <HAL_GetTick>
 8000d5c:	0003      	movs	r3, r0
 8000d5e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d60:	e009      	b.n	8000d76 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d62:	f7ff fb91 	bl	8000488 <HAL_GetTick>
 8000d66:	0002      	movs	r2, r0
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	4a27      	ldr	r2, [pc, #156]	; (8000e0c <HAL_RCC_ClockConfig+0x18c>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d901      	bls.n	8000d76 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8000d72:	2303      	movs	r3, #3
 8000d74:	e042      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d76:	4b24      	ldr	r3, [pc, #144]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	401a      	ands	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d1ec      	bne.n	8000d62 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d88:	4b1e      	ldr	r3, [pc, #120]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	4013      	ands	r3, r2
 8000d90:	683a      	ldr	r2, [r7, #0]
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d211      	bcs.n	8000dba <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d96:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	4393      	bics	r3, r2
 8000d9e:	0019      	movs	r1, r3
 8000da0:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	430a      	orrs	r2, r1
 8000da6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <HAL_RCC_ClockConfig+0x184>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2201      	movs	r2, #1
 8000dae:	4013      	ands	r3, r2
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d001      	beq.n	8000dba <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e020      	b.n	8000dfc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2204      	movs	r2, #4
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d009      	beq.n	8000dd8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000dc4:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	4a11      	ldr	r2, [pc, #68]	; (8000e10 <HAL_RCC_ClockConfig+0x190>)
 8000dca:	4013      	ands	r3, r2
 8000dcc:	0019      	movs	r1, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000dd8:	f000 f820 	bl	8000e1c <HAL_RCC_GetSysClockFreq>
 8000ddc:	0001      	movs	r1, r0
 8000dde:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <HAL_RCC_ClockConfig+0x188>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	091b      	lsrs	r3, r3, #4
 8000de4:	220f      	movs	r2, #15
 8000de6:	4013      	ands	r3, r2
 8000de8:	4a0a      	ldr	r2, [pc, #40]	; (8000e14 <HAL_RCC_ClockConfig+0x194>)
 8000dea:	5cd3      	ldrb	r3, [r2, r3]
 8000dec:	000a      	movs	r2, r1
 8000dee:	40da      	lsrs	r2, r3
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <HAL_RCC_ClockConfig+0x198>)
 8000df2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000df4:	2003      	movs	r0, #3
 8000df6:	f7ff fb01 	bl	80003fc <HAL_InitTick>
  
  return HAL_OK;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b004      	add	sp, #16
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40022000 	.word	0x40022000
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	00001388 	.word	0x00001388
 8000e10:	fffff8ff 	.word	0xfffff8ff
 8000e14:	08001090 	.word	0x08001090
 8000e18:	20000000 	.word	0x20000000

08000e1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b08f      	sub	sp, #60	; 0x3c
 8000e20:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000e22:	2314      	movs	r3, #20
 8000e24:	18fb      	adds	r3, r7, r3
 8000e26:	4a2b      	ldr	r2, [pc, #172]	; (8000ed4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e28:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000e2a:	c313      	stmia	r3!, {r0, r1, r4}
 8000e2c:	6812      	ldr	r2, [r2, #0]
 8000e2e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	4a29      	ldr	r2, [pc, #164]	; (8000ed8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e34:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000e36:	c313      	stmia	r3!, {r0, r1, r4}
 8000e38:	6812      	ldr	r2, [r2, #0]
 8000e3a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e40:	2300      	movs	r3, #0
 8000e42:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e44:	2300      	movs	r3, #0
 8000e46:	637b      	str	r3, [r7, #52]	; 0x34
 8000e48:	2300      	movs	r3, #0
 8000e4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8000e50:	4b22      	ldr	r3, [pc, #136]	; (8000edc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e58:	220c      	movs	r2, #12
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b04      	cmp	r3, #4
 8000e5e:	d002      	beq.n	8000e66 <HAL_RCC_GetSysClockFreq+0x4a>
 8000e60:	2b08      	cmp	r3, #8
 8000e62:	d003      	beq.n	8000e6c <HAL_RCC_GetSysClockFreq+0x50>
 8000e64:	e02d      	b.n	8000ec2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000e68:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000e6a:	e02d      	b.n	8000ec8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e6e:	0c9b      	lsrs	r3, r3, #18
 8000e70:	220f      	movs	r2, #15
 8000e72:	4013      	ands	r3, r2
 8000e74:	2214      	movs	r2, #20
 8000e76:	18ba      	adds	r2, r7, r2
 8000e78:	5cd3      	ldrb	r3, [r2, r3]
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000e7c:	4b17      	ldr	r3, [pc, #92]	; (8000edc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e80:	220f      	movs	r2, #15
 8000e82:	4013      	ands	r3, r2
 8000e84:	1d3a      	adds	r2, r7, #4
 8000e86:	5cd3      	ldrb	r3, [r2, r3]
 8000e88:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000e8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e8c:	2380      	movs	r3, #128	; 0x80
 8000e8e:	025b      	lsls	r3, r3, #9
 8000e90:	4013      	ands	r3, r2
 8000e92:	d009      	beq.n	8000ea8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000e94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e96:	4812      	ldr	r0, [pc, #72]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000e98:	f7ff f936 	bl	8000108 <__udivsi3>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	001a      	movs	r2, r3
 8000ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea2:	4353      	muls	r3, r2
 8000ea4:	637b      	str	r3, [r7, #52]	; 0x34
 8000ea6:	e009      	b.n	8000ebc <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000ea8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000eaa:	000a      	movs	r2, r1
 8000eac:	0152      	lsls	r2, r2, #5
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	0193      	lsls	r3, r2, #6
 8000eb2:	1a9b      	subs	r3, r3, r2
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	185b      	adds	r3, r3, r1
 8000eb8:	021b      	lsls	r3, r3, #8
 8000eba:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8000ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ebe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000ec0:	e002      	b.n	8000ec8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000ec4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000ec6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8000ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8000eca:	0018      	movs	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b00f      	add	sp, #60	; 0x3c
 8000ed0:	bd90      	pop	{r4, r7, pc}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	08001070 	.word	0x08001070
 8000ed8:	08001080 	.word	0x08001080
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	007a1200 	.word	0x007a1200

08000ee4 <usart_config>:
6- Select the desired baud rate using the USART_BRR register.
7- Enable the Transmitter/Receiver by setting the TE and RE bits in USART_CR1 register.

***********************************************************/

void usart_config(void){
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	//	1- Enable the UART CLOCK and GPIO CLOCK
	RCC->APB2ENR |= (1<<14);		//	USART1 Clock enabled.
 8000ee8:	4b2f      	ldr	r3, [pc, #188]	; (8000fa8 <usart_config+0xc4>)
 8000eea:	699a      	ldr	r2, [r3, #24]
 8000eec:	4b2e      	ldr	r3, [pc, #184]	; (8000fa8 <usart_config+0xc4>)
 8000eee:	2180      	movs	r1, #128	; 0x80
 8000ef0:	01c9      	lsls	r1, r1, #7
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	619a      	str	r2, [r3, #24]
	RCC->AHBENR |= (1<<17);			//	GPIOA Clock enabled.
 8000ef6:	4b2c      	ldr	r3, [pc, #176]	; (8000fa8 <usart_config+0xc4>)
 8000ef8:	695a      	ldr	r2, [r3, #20]
 8000efa:	4b2b      	ldr	r3, [pc, #172]	; (8000fa8 <usart_config+0xc4>)
 8000efc:	2180      	movs	r1, #128	; 0x80
 8000efe:	0289      	lsls	r1, r1, #10
 8000f00:	430a      	orrs	r2, r1
 8000f02:	615a      	str	r2, [r3, #20]

	//	2- Configure the UART PINs for Alternate Functions.
	GPIOA->MODER |= (2<<4);			//	Bits [5 4] (1 0) - set PA2 alternate function.
 8000f04:	2390      	movs	r3, #144	; 0x90
 8000f06:	05db      	lsls	r3, r3, #23
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	2390      	movs	r3, #144	; 0x90
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	2120      	movs	r1, #32
 8000f10:	430a      	orrs	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (2<<6);			//	Bits [7 6] (1 0) - set PA3 alternate function.
 8000f14:	2390      	movs	r3, #144	; 0x90
 8000f16:	05db      	lsls	r3, r3, #23
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	2390      	movs	r3, #144	; 0x90
 8000f1c:	05db      	lsls	r3, r3, #23
 8000f1e:	2180      	movs	r1, #128	; 0x80
 8000f20:	430a      	orrs	r2, r1
 8000f22:	601a      	str	r2, [r3, #0]

	//	Configure PIN speed
	GPIOA->OSPEEDR |= (3<<4) | (3<<6);		//	Bits [5 4] (1 1) and Bits [7 6] (1 1) - Set highest speed to PA2 and PA3.
 8000f24:	2390      	movs	r3, #144	; 0x90
 8000f26:	05db      	lsls	r3, r3, #23
 8000f28:	689a      	ldr	r2, [r3, #8]
 8000f2a:	2390      	movs	r3, #144	; 0x90
 8000f2c:	05db      	lsls	r3, r3, #23
 8000f2e:	21f0      	movs	r1, #240	; 0xf0
 8000f30:	430a      	orrs	r2, r1
 8000f32:	609a      	str	r2, [r3, #8]

	//	Configure alternate function low and high registers.
	GPIOA->AFR[0] |= (1<<8);		//	set AFSEL2[3:0] = [0 0 0 1]
 8000f34:	2390      	movs	r3, #144	; 0x90
 8000f36:	05db      	lsls	r3, r3, #23
 8000f38:	6a1a      	ldr	r2, [r3, #32]
 8000f3a:	2390      	movs	r3, #144	; 0x90
 8000f3c:	05db      	lsls	r3, r3, #23
 8000f3e:	2180      	movs	r1, #128	; 0x80
 8000f40:	0049      	lsls	r1, r1, #1
 8000f42:	430a      	orrs	r2, r1
 8000f44:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |= (1<<12);		//	set AFSEL3[3:0] = [0 0 0 1]
 8000f46:	2390      	movs	r3, #144	; 0x90
 8000f48:	05db      	lsls	r3, r3, #23
 8000f4a:	6a1a      	ldr	r2, [r3, #32]
 8000f4c:	2390      	movs	r3, #144	; 0x90
 8000f4e:	05db      	lsls	r3, r3, #23
 8000f50:	2180      	movs	r1, #128	; 0x80
 8000f52:	0149      	lsls	r1, r1, #5
 8000f54:	430a      	orrs	r2, r1
 8000f56:	621a      	str	r2, [r3, #32]

	//	3- Clear all bits in CR1
	USART1->CR1 = 0x00;				//	Clear all.
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <usart_config+0xc8>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]

	//	4- Program the M bit in USART_CR1 to define the word length.
	USART1->CR1 &= ~(1<<12);		//	Set M0 bit 0
 8000f5e:	4b13      	ldr	r3, [pc, #76]	; (8000fac <usart_config+0xc8>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <usart_config+0xc8>)
 8000f64:	4912      	ldr	r1, [pc, #72]	; (8000fb0 <usart_config+0xcc>)
 8000f66:	400a      	ands	r2, r1
 8000f68:	601a      	str	r2, [r3, #0]
	USART1->CR1 &= ~(1<<28);		//	Set M1 bit 0
 8000f6a:	4b10      	ldr	r3, [pc, #64]	; (8000fac <usart_config+0xc8>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <usart_config+0xc8>)
 8000f70:	4910      	ldr	r1, [pc, #64]	; (8000fb4 <usart_config+0xd0>)
 8000f72:	400a      	ands	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]

	//	5-Enable the USART by writing UE bit in USART_CR1 register to 1
	USART1->CR1 |= (1<<0);			// 	set UE bit 1
 8000f76:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <usart_config+0xc8>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <usart_config+0xc8>)
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]

	//	6- Select the desired baud rate using the USART_BRR register.
	USART1->BRR = 0x0341;			//	over-sampling 16 - baud rate 9600
 8000f82:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <usart_config+0xc8>)
 8000f84:	4a0c      	ldr	r2, [pc, #48]	; (8000fb8 <usart_config+0xd4>)
 8000f86:	60da      	str	r2, [r3, #12]

	//	6- Enable the Transmitter/Receiver by setting the TE and RE bits in USART_CR1 register.
	USART1->CR1 |= (1<<2);			//	Set RE bit of USART_CR1 register
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <usart_config+0xc8>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b07      	ldr	r3, [pc, #28]	; (8000fac <usart_config+0xc8>)
 8000f8e:	2104      	movs	r1, #4
 8000f90:	430a      	orrs	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= (1<<3);			//	Set TE bit of USART_CR1 register
 8000f94:	4b05      	ldr	r3, [pc, #20]	; (8000fac <usart_config+0xc8>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <usart_config+0xc8>)
 8000f9a:	2108      	movs	r1, #8
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]

}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	40013800 	.word	0x40013800
 8000fb0:	ffffefff 	.word	0xffffefff
 8000fb4:	efffffff 	.word	0xefffffff
 8000fb8:	00000341 	.word	0x00000341

08000fbc <usart_send_char>:
      that the transmission of the last frame is complete. This is required for instance when
      the USART is disabled or enters the halt mode to avoid corrupting the last transmission.

*********************************************************************/

void usart_send_char(uint8_t c){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	1dfb      	adds	r3, r7, #7
 8000fc6:	701a      	strb	r2, [r3, #0]
	USART1->TDR = c;					//	Load data into RDR register.
 8000fc8:	4a07      	ldr	r2, [pc, #28]	; (8000fe8 <usart_send_char+0x2c>)
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	8513      	strh	r3, [r2, #40]	; 0x28
	while(!(USART1->ISR & (1<<6)));		//	Wait for the TC bit is set. This indicate that the data has been transmitted.
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <usart_send_char+0x2c>)
 8000fd6:	69db      	ldr	r3, [r3, #28]
 8000fd8:	2240      	movs	r2, #64	; 0x40
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d0fa      	beq.n	8000fd4 <usart_send_char+0x18>
}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b002      	add	sp, #8
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40013800 	.word	0x40013800

08000fec <__libc_init_array>:
 8000fec:	b570      	push	{r4, r5, r6, lr}
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4d0c      	ldr	r5, [pc, #48]	; (8001024 <__libc_init_array+0x38>)
 8000ff2:	4c0d      	ldr	r4, [pc, #52]	; (8001028 <__libc_init_array+0x3c>)
 8000ff4:	1b64      	subs	r4, r4, r5
 8000ff6:	10a4      	asrs	r4, r4, #2
 8000ff8:	42a6      	cmp	r6, r4
 8000ffa:	d109      	bne.n	8001010 <__libc_init_array+0x24>
 8000ffc:	2600      	movs	r6, #0
 8000ffe:	f000 f821 	bl	8001044 <_init>
 8001002:	4d0a      	ldr	r5, [pc, #40]	; (800102c <__libc_init_array+0x40>)
 8001004:	4c0a      	ldr	r4, [pc, #40]	; (8001030 <__libc_init_array+0x44>)
 8001006:	1b64      	subs	r4, r4, r5
 8001008:	10a4      	asrs	r4, r4, #2
 800100a:	42a6      	cmp	r6, r4
 800100c:	d105      	bne.n	800101a <__libc_init_array+0x2e>
 800100e:	bd70      	pop	{r4, r5, r6, pc}
 8001010:	00b3      	lsls	r3, r6, #2
 8001012:	58eb      	ldr	r3, [r5, r3]
 8001014:	4798      	blx	r3
 8001016:	3601      	adds	r6, #1
 8001018:	e7ee      	b.n	8000ff8 <__libc_init_array+0xc>
 800101a:	00b3      	lsls	r3, r6, #2
 800101c:	58eb      	ldr	r3, [r5, r3]
 800101e:	4798      	blx	r3
 8001020:	3601      	adds	r6, #1
 8001022:	e7f2      	b.n	800100a <__libc_init_array+0x1e>
 8001024:	080010a0 	.word	0x080010a0
 8001028:	080010a0 	.word	0x080010a0
 800102c:	080010a0 	.word	0x080010a0
 8001030:	080010a4 	.word	0x080010a4

08001034 <memset>:
 8001034:	0003      	movs	r3, r0
 8001036:	1882      	adds	r2, r0, r2
 8001038:	4293      	cmp	r3, r2
 800103a:	d100      	bne.n	800103e <memset+0xa>
 800103c:	4770      	bx	lr
 800103e:	7019      	strb	r1, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	e7f9      	b.n	8001038 <memset+0x4>

08001044 <_init>:
 8001044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800104a:	bc08      	pop	{r3}
 800104c:	469e      	mov	lr, r3
 800104e:	4770      	bx	lr

08001050 <_fini>:
 8001050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001056:	bc08      	pop	{r3}
 8001058:	469e      	mov	lr, r3
 800105a:	4770      	bx	lr
