<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCVMIDCCTLR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCVMIDCCTLR0, Virtual Context Identifier Comparator Control Register 0</h1><p>The TRCVMIDCCTLR0 characteristics are:</p><h2>Purpose</h2>
        <p>Virtual Context Identifier Comparator mask values for the <a href="ext-trcvmidcvrn.html">TRCVMIDCVR&lt;n&gt;</a> registers, where n=0-3.</p>
      <h2>Configuration</h2><p>External register TRCVMIDCCTLR0 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-trcvmidcctlr0.html">TRCVMIDCCTLR0[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented, UInt(TRCIDR4.NUMVMIDC) &gt; 0x0 and UInt(TRCIDR2.VMIDSIZE) &gt; 0. Otherwise, direct accesses to TRCVMIDCCTLR0 are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>TRCVMIDCCTLR0 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP3[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP2[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP1[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP0[0]</a></td></tr></tbody></table><h4 id="fieldset_0-31_24-1">COMP3[&lt;m&gt;], bit [m+24], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMVMIDC) &gt; 3:
                        </span></h4><div class="field">
      <p>TRCVMIDCVR3 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR3. Each bit in this field corresponds to a byte in TRCVMIDCVR3.</p>
    <table class="valuetable"><tr><th>COMP3[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The trace unit includes TRCVMIDCVR3[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The trace unit ignores TRCVMIDCVR3[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr></table>
      <p>This bit is <span class="arm-defined-word">RES0</span> if m &gt;= <a href="ext-trcidr2.html">TRCIDR2</a>.VMIDSIZE.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-31_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_16-1">COMP2[&lt;m&gt;], bit [m+16], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMVMIDC) &gt; 2:
                        </span></h4><div class="field">
      <p>TRCVMIDCVR2 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR2. Each bit in this field corresponds to a byte in TRCVMIDCVR2.</p>
    <table class="valuetable"><tr><th>COMP2[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The trace unit includes TRCVMIDCVR2[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The trace unit ignores TRCVMIDCVR2[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr></table>
      <p>This bit is <span class="arm-defined-word">RES0</span> if m &gt;= <a href="ext-trcidr2.html">TRCIDR2</a>.VMIDSIZE.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_16-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_8-1">COMP1[&lt;m&gt;], bit [m+8], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMVMIDC) &gt; 1:
                        </span></h4><div class="field">
      <p>TRCVMIDCVR1 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR1. Each bit in this field corresponds to a byte in TRCVMIDCVR1.</p>
    <table class="valuetable"><tr><th>COMP1[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The trace unit includes TRCVMIDCVR1[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The trace unit ignores TRCVMIDCVR1[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr></table>
      <p>This bit is <span class="arm-defined-word">RES0</span> if m &gt;= <a href="ext-trcidr2.html">TRCIDR2</a>.VMIDSIZE.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_8-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_0-1">COMP0[&lt;m&gt;], bit [m], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMVMIDC) &gt; 0:
                        </span></h4><div class="field">
      <p>TRCVMIDCVR0 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR0. Each bit in this field corresponds to a byte in TRCVMIDCVR0.</p>
    <table class="valuetable"><tr><th>COMP0[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The trace unit includes TRCVMIDCVR0[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The trace unit ignores TRCVMIDCVR0[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison.</p>
        </td></tr></table>
      <p>This bit is <span class="arm-defined-word">RES0</span> if m &gt;= <a href="ext-trcidr2.html">TRCIDR2</a>.VMIDSIZE.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h2>Accessing TRCVMIDCCTLR0</h2>
        <p>If software uses the <a href="ext-trcvmidcvrn.html">TRCVMIDCVR&lt;n&gt;</a> registers, where n=0-3, then it must program this register.</p>

      
        <p>If software sets a mask bit to 1 then it must program the relevant byte in <a href="ext-trcvmidcvrn.html">TRCVMIDCVR&lt;n&gt;</a> to <span class="hexnumber">0x00</span>.</p>

      
        <p>If any bit is 1 and the relevant byte in <a href="ext-trcvmidcvrn.html">TRCVMIDCVR&lt;n&gt;</a> is not <span class="hexnumber">0x00</span>, the behavior of the Virtual Context Identifier Comparator is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>. In this scenario the comparator might match unexpectedly or might not match.</p>

      
        <p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p>
      <h4>TRCVMIDCCTLR0 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>ETE</td><td><span class="hexnumber">0x688</span></td><td>TRCVMIDCCTLR0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
