// Seed: 563082836
module module_0 (
    input  wor  id_0,
    output wand id_1
);
  always @* begin
    if (id_0 == 1 && id_0) begin
      assume (id_0 >= id_0 - 1'h0);
    end
  end
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input wand id_12,
    input tri1 id_13,
    output wand id_14,
    output logic id_15
);
  wire id_17;
  always
    repeat (1'b0)
      #1 begin
        id_15 <= 1;
      end
  module_0(
      id_6, id_8
  );
endmodule
