# Reading D:/FPGA/modelsim_ase/tcl/vsim/pref.tcl
# do Carry_Ripple_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/FPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Reg_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Reg_4.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/ripple_adder.sv 
# -- Compiling module eight_Bit_Add_Sub
# -- Compiling module full_adder
# 
# Top level modules:
# 	eight_Bit_Add_Sub
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 23:08:50 on Feb 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/8\ Bit\ multiplier {C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:50 on Feb 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/8 Bit multiplier" C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:08:51 on Feb 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:08:51 on Feb 11,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.eight_Bit_Add_Sub
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Processor.sv(33): [PCDPC] - Port size (8) does not match connection size (1) for port 'Sum'. The port definition is at: C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Register_unit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/reg_unit File: C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Register_unit.sv
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Processor.sv(45): [PCDPC] - Port size (8) does not match connection size (1) for port 'Sum'. The port definition is at: C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/ripple_adder.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/Add_Sub File: C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/ripple_adder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/processor0/control_unit
# ** Warning: (vsim-8315) C:/Users/BEN/Desktop/Quartus/8 Bit multiplier/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/processor0/control_unit
# End time: 23:11:30 on Feb 11,2019, Elapsed time: 0:02:39
# Errors: 0, Warnings: 4
