Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Oct 11 20:41:36 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : PM12
| Device       : 7k160t-ffg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 180 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                50580        0.041        0.000                      0                49834        0.317        0.000                       0                 20873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
HSPI                                              {0.000 25.000}       50.000          20.000          
MCLK1                                             {0.000 12.500}       25.000          40.000          
  CLK300_1                                        {-0.208 1.458}       3.333           300.000         
  CLK320                                          {0.000 1.563}        3.125           320.000         
  CLK600_1                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_1                                     {0.208 1.042}        1.667           600.000         
  TX_CLK                                          {0.000 12.500}       25.000          40.000          
  clkfbout1                                       {0.000 12.500}       25.000          40.000          
  clkfbout_PLL320                                 {0.000 12.500}       25.000          40.000          
MCLK2                                             {0.000 12.500}       25.000          40.000          
  CLK300_2                                        {-0.208 1.458}       3.333           300.000         
  CLK600_2                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_2                                     {0.208 1.042}        1.667           600.000         
  clkfbout2                                       {0.000 12.500}       25.000          40.000          
MCLK3                                             {0.000 12.500}       25.000          40.000          
  CLK300_3                                        {-0.208 1.458}       3.333           300.000         
  CLK600_3                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_3                                     {0.208 1.042}        1.667           600.000         
  clkfbout3                                       {0.000 12.500}       25.000          40.000          
MGTCLK                                            {0.000 2.500}        5.000           200.000         
RxWordCLK                                         {0.000 4.167}        8.333           120.005         
  RXDataCLK                                       {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm  {0.000 4.167}        8.333           120.005         
SPI                                               {0.000 50.000}       100.000         10.000          
TDCCLK1                                           {0.000 1.666}        3.333           300.030         
TDCCLK2                                           {0.000 1.666}        3.333           300.030         
TDCCLK3                                           {0.000 1.666}        3.333           300.030         
TxWordCLK                                         {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HSPI                                                    4.860        0.000                      0                  205        0.108        0.000                      0                  205       24.600        0.000                       0                   113  
MCLK1                                                  23.578        0.000                      0                   10        0.203        0.000                      0                   10        7.500        0.000                       0                    11  
  CLK300_1                                              0.711        0.000                      0                  562        0.113        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK320                                                0.015        0.000                      0                39154        0.041        0.000                      0                39154        0.888        0.000                       0                 15278  
  CLK600_1                                              0.139        0.000                      0                   45        0.103        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_1                                                                                                                                                                                       0.317        0.000                       0                     2  
  TX_CLK                                               18.607        0.000                      0                 6455        0.043        0.000                      0                 6455       12.100        0.000                       0                  3323  
  clkfbout1                                                                                                                                                                                        23.651        0.000                       0                     3  
  clkfbout_PLL320                                                                                                                                                                                  23.651        0.000                       0                     3  
MCLK2                                                                                                                                                                                               7.500        0.000                       0                     1  
  CLK300_2                                              0.426        0.000                      0                  562        0.097        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK600_2                                              0.133        0.000                      0                   45        0.122        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_2                                                                                                                                                                                       0.317        0.000                       0                     2  
  clkfbout2                                                                                                                                                                                        23.651        0.000                       0                     3  
MCLK3                                                                                                                                                                                               7.500        0.000                       0                     1  
  CLK300_3                                              0.301        0.000                      0                  562        0.108        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK600_3                                              0.197        0.000                      0                   45        0.124        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_3                                                                                                                                                                                       0.317        0.000                       0                     2  
  clkfbout3                                                                                                                                                                                        23.651        0.000                       0                     3  
MGTCLK                                                  4.049        0.000                      0                    7        0.172        0.000                      0                    7        1.950        0.000                       0                    12  
RxWordCLK                                               2.783        0.000                      0                  760        0.122        0.000                      0                  760        2.167        0.000                       0                   453  
  RXDataCLK                                            11.632        0.000                      0                  112        0.087        0.000                      0                  112       12.099        0.000                       0                   194  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                    6.984        0.000                       0                     3  
SPI                                                    24.219        0.000                      0                  188        0.122        0.000                      0                  188       49.600        0.000                       0                   100  
TDCCLK1                                                 0.388        0.000                      0                  165        0.114        0.000                      0                   85        1.266        0.000                       0                   111  
TDCCLK2                                                 0.492        0.000                      0                  165        0.131        0.000                      0                   85        1.266        0.000                       0                   111  
TDCCLK3                                                 0.857        0.000                      0                  165        0.108        0.000                      0                   85        1.266        0.000                       0                   111  
TxWordCLK                                               5.312        0.000                      0                  130        0.108        0.000                      0                  130        3.766        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK600_1          CLK300_1                0.195        0.000                      0                   55        0.126        0.000                      0                   55  
TDCCLK1           CLK300_1                0.537        0.000                      0                    4                                                                        
input port clock  CLK320                  0.253        0.000                      0                  168                                                                        
MCLK1             CLK320                  2.252        0.000                      0                    1        0.100        0.000                      0                    1  
CLK300_1          CLK320                  0.206        0.000                      0                   37                                                                        
TX_CLK            CLK320                  0.239        0.000                      0                  247        0.090        0.000                      0                  212  
CLK300_2          CLK320                  0.074        0.000                      0                   37                                                                        
CLK300_3          CLK320                  0.030        0.000                      0                   37                                                                        
RXDataCLK         CLK320                  1.433        0.000                      0                   82                                                                        
TDCCLK1           CLK320                  0.161        0.000                      0                   68                                                                        
TDCCLK2           CLK320                  0.081        0.000                      0                   68                                                                        
TDCCLK3           CLK320                  0.051        0.000                      0                   68                                                                        
input port clock  CLK600_1                1.116        0.000                      0                    4                                                                        
MCLK1             CLK600_1                1.143        0.000                      0                    1                                                                        
CLK300_1          CLK600_1                0.339        0.000                      0                    5        0.421        0.000                      0                    5  
CLK320            TX_CLK                  0.308        0.000                      0                  255        0.056        0.000                      0                  221  
CLK600_2          CLK300_2                0.178        0.000                      0                   55        0.109        0.000                      0                   55  
TDCCLK2           CLK300_2                0.931        0.000                      0                    4                                                                        
input port clock  CLK600_2                1.153        0.000                      0                    4                                                                        
MCLK2             CLK600_2                1.166        0.000                      0                    1                                                                        
CLK300_2          CLK600_2                0.351        0.000                      0                    5        0.418        0.000                      0                    5  
CLK600_3          CLK300_3                0.121        0.000                      0                   55        0.138        0.000                      0                   55  
TDCCLK3           CLK300_3                0.909        0.000                      0                    4                                                                        
input port clock  CLK600_3                1.126        0.000                      0                    4                                                                        
MCLK3             CLK600_3                1.134        0.000                      0                    1                                                                        
CLK300_3          CLK600_3                0.365        0.000                      0                    5        0.418        0.000                      0                    5  
RXDataCLK         RxWordCLK               3.266        0.000                      0                    1        0.089        0.000                      0                    1  
RxWordCLK         RXDataCLK               4.654        0.000                      0                  167        0.088        0.000                      0                  167  
CLK300_1          TDCCLK1                 2.068        0.000                      0                   24                                                                        
CLK300_2          TDCCLK2                 1.713        0.000                      0                   24                                                                        
CLK300_3          TDCCLK3                 2.120        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  HSPI               HSPI                    14.163        0.000                      0                   13       29.183        0.000                      0                   13  
**async_default**  RxWordCLK          RXDataCLK                2.046        0.000                      0                   13        4.498        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.656        0.000                      0                   73        0.452        0.000                      0                   73  
**async_default**  SPI                SPI                     39.430        0.000                      0                    9       53.961        0.000                      0                    9  
**async_default**  TX_CLK             TX_CLK                  22.398        0.000                      0                  137        0.344        0.000                      0                  137  
**async_default**  TxWordCLK          TxWordCLK                6.369        0.000                      0                    2        1.079        0.000                      0                    2  
**default**        CLK300_1                                    7.683        0.000                      0                    1                                                                        
**default**        CLK300_2                                    7.730        0.000                      0                    1                                                                        
**default**        CLK300_3                                    7.318        0.000                      0                    1                                                                        
**default**        CLK320                                      0.214        0.000                      0                    8                                                                        
**default**        TX_CLK                                      7.542        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HSPI
  To Clock:  HSPI

Setup :            0  Failing Endpoints,  Worst Slack        4.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 HSPI_DATA_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            HMISO
                            (output port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             HSPI
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (HSPI rise@50.000ns - HSPI fall@25.000ns)
  Data Path Delay:        6.015ns  (logic 3.403ns (56.578%)  route 2.612ns (43.422%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 29.090 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         1.420    26.420 f  iHSCK/O
                         net (fo=1, routed)           1.476    27.896    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.976 f  HSCKI_BUFG_inst/O
                         net (fo=112, routed)         1.114    29.090    HSCKI_BUFG
    SLICE_X67Y104        FDRE                                         r  HSPI_DATA_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.223    29.313 r  HSPI_DATA_reg[15]/Q
                         net (fo=1, routed)           2.612    31.925    HSPI_DATA_reg_n_0_[15]
    F24                  OBUFT (Prop_obuft_I_O)       3.180    35.105 r  iHMISO/O
                         net (fo=0)                   0.000    35.105    HMISO
    F24                                                               r  HMISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock HSPI rise edge)      50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay               -10.000    39.965    
  -------------------------------------------------------------------
                         required time                         39.965    
                         arrival time                         -35.105    
  -------------------------------------------------------------------
                         slack                                  4.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 HSPI_DATA_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            HSPI_DATA_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             HSPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HSPI fall@25.000ns - HSPI fall@25.000ns)
  Data Path Delay:        0.233ns  (logic 0.135ns (57.879%)  route 0.098ns (42.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 27.186 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns = ( 26.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.444    25.444 f  iHSCK/O
                         net (fo=1, routed)           0.704    26.148    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.174 f  HSCKI_BUFG_inst/O
                         net (fo=112, routed)         0.547    26.721    HSCKI_BUFG
    SLICE_X71Y104        FDRE                                         r  HSPI_DATA_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.107    26.828 r  HSPI_DATA_reg[9]/Q
                         net (fo=3, routed)           0.098    26.926    h0/HSPI_DATA_reg[15][9]
    SLICE_X72Y104        LUT5 (Prop_lut5_I0_O)        0.028    26.954 r  h0/HSPI_DATA[10]_i_1/O
                         net (fo=1, routed)           0.000    26.954    h0_n_5
    SLICE_X72Y104        FDRE                                         r  HSPI_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.640    25.640 f  iHSCK/O
                         net (fo=1, routed)           0.769    26.409    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    26.439 f  HSCKI_BUFG_inst/O
                         net (fo=112, routed)         0.747    27.186    HSCKI_BUFG
    SLICE_X72Y104        FDRE                                         r  HSPI_DATA_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.433    26.753    
    SLICE_X72Y104        FDRE (Hold_fdre_C_D)         0.093    26.846    HSPI_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                        -26.846    
                         arrival time                          26.954    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HSPI
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HSCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         50.000      48.651     BUFGCTRL_X0Y0  HSCKI_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X68Y104  hspi_wr_data_l_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         25.000      24.650     SLICE_X63Y100  hcnt_rd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  MCLK1

Setup :            0  Failing Endpoints,  Worst Slack       23.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.578ns  (required time - arrival time)
  Source:                 all_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rstcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MCLK1 rise@25.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.297ns (25.763%)  route 0.856ns (74.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 26.945 - 25.000 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.637     2.208    MCLK40
    SLICE_X66Y100        FDRE                                         r  all_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.254     2.462 r  all_locked_reg/Q
                         net (fo=2, routed)           0.661     3.123    all_locked
    SLICE_X75Y108        LUT5 (Prop_lut5_I0_O)        0.043     3.166 r  rstcount[3]_i_1/O
                         net (fo=4, routed)           0.195     3.361    sel
    SLICE_X74Y108        FDCE                                         r  rstcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCLK1 rise edge)     25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.572    26.945    MCLK40
    SLICE_X74Y108        FDCE                                         r  rstcount_reg[0]/C
                         clock pessimism              0.198    27.143    
                         clock uncertainty           -0.035    27.108    
    SLICE_X74Y108        FDCE (Setup_fdce_C_CE)      -0.169    26.939    rstcount_reg[0]
  -------------------------------------------------------------------
                         required time                         26.939    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 23.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40T_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK1 rise@0.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.738%)  route 0.135ns (51.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.311     1.023    MCLK40
    SLICE_X80Y100        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.100     1.123 f  MCLK40T_reg/Q
                         net (fo=2, routed)           0.135     1.258    MCLK40T
    SLICE_X80Y100        LUT1 (Prop_lut1_I0_O)        0.028     1.286 r  MCLK40T_i_1/O
                         net (fo=1, routed)           0.000     1.286    MCLK40T_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  MCLK40T_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.350     1.180    MCLK40
    SLICE_X80Y100        FDRE                                         r  MCLK40T_reg/C
                         clock pessimism             -0.157     1.023    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.060     1.083    MCLK40T_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK1_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I             n/a            1.666         25.000      23.334     BUFR_X1Y11       MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2   PLL4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 af1/ms_cou_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            af1/ms_cou_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_1 rise@6.458ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        2.147ns  (logic 0.395ns (18.399%)  route 1.752ns (81.601%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 5.032 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 1.142 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     4.006 r  iMCLK1/O
                         net (fo=1, routed)           0.000     4.006    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.095 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     4.841    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.366    -0.525 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.497    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.095     0.592 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.550     1.142    af1/CLK300
    SLICE_X73Y107        FDRE                                         r  af1/ms_cou_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.216     1.358 f  af1/ms_cou_reg[10]/Q
                         net (fo=2, routed)           0.438     1.796    af1/ms_cou_reg[10]
    SLICE_X72Y107        LUT4 (Prop_lut4_I3_O)        0.043     1.839 r  af1/FSM_onehot_state[7]_i_13__1/O
                         net (fo=1, routed)           0.313     2.153    af1/FSM_onehot_state[7]_i_13__1_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.043     2.196 r  af1/FSM_onehot_state[7]_i_9__1/O
                         net (fo=2, routed)           0.237     2.432    af1/FSM_onehot_state[7]_i_9__1_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I4_O)        0.043     2.475 r  af1/FSM_onehot_state[7]_i_4__1/O
                         net (fo=5, routed)           0.310     2.785    af1/FSM_onehot_state[7]_i_4__1_n_0
    SLICE_X75Y105        LUT3 (Prop_lut3_I2_O)        0.050     2.835 r  af1/ms_cou[0]_i_1__1/O
                         net (fo=23, routed)          0.454     3.289    af1/ms_cou[0]_i_1__1_n_0
    SLICE_X73Y109        FDRE                                         r  af1/ms_cou_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      6.458     6.458 r  
    AA3                                               0.000     6.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     7.230 r  iMCLK1/O
                         net (fo=1, routed)           0.000     7.230    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.307 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     8.003    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.469     3.534 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.463    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.064     4.527 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.505     5.032    af1/CLK300
    SLICE_X73Y109        FDRE                                         r  af1/ms_cou_reg[16]/C
                         clock pessimism             -0.581     4.452    
                         clock uncertainty           -0.070     4.382    
    SLICE_X73Y109        FDRE (Setup_fdre_C_R)       -0.381     4.001    af1/ms_cou_reg[16]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TDC1_CHA/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHA/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_1 rise@3.125ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns = ( 2.557 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 2.579 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     3.531 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.531    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.581 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     3.986    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.111     1.875 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.233    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.023     2.256 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.323     2.579    TDC1_CHA/CLK
    SLICE_X84Y107        FDRE                                         r  TDC1_CHA/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.100     2.679 r  TDC1_CHA/rs300_0_reg/Q
                         net (fo=1, routed)           0.060     2.739    TDC1_CHA/rs300_0
    SLICE_X84Y107        FDRE                                         r  TDC1_CHA/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.474     2.557    TDC1_CHA/CLK
    SLICE_X84Y107        FDRE                                         r  TDC1_CHA/rs300_1_reg/C
                         clock pessimism              0.022     2.579    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.047     2.626    TDC1_CHA/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_1
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK320
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 CHANNEL2B/CH_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            CHANNEL2B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK320 rise@6.250ns - CLK320 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 3.389ns (57.720%)  route 2.482ns (42.280%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 5.015 - 3.125 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       1.259     2.135    CHANNEL2B/CLK320
    SLICE_X51Y61         FDRE                                         r  CHANNEL2B/CH_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.216     2.351 r  CHANNEL2B/CH_0_reg[1]/Q
                         net (fo=8, routed)           0.397     2.749    CHANNEL2B/CH_0_reg_n_0_[1]
    SLICE_X50Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.792 r  CHANNEL2B/Ampl_corr_i_56/O
                         net (fo=1, routed)           0.000     2.792    CHANNEL2B/Ampl_corr_i_56_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.038 r  CHANNEL2B/Ampl_corr_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.038    CHANNEL2B/Ampl_corr_i_33_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.088 r  CHANNEL2B/Ampl_corr_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.088    CHANNEL2B/Ampl_corr_i_31_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.138 r  CHANNEL2B/Ampl_corr_i_28/CO[3]
                         net (fo=1, routed)           0.000     3.138    CHANNEL2B/Ampl_corr_i_28_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.260 f  CHANNEL2B/Ampl_corr_i_26/CO[0]
                         net (fo=4, routed)           0.498     3.757    CHANNEL2B/Ampl_corr_i_26_n_3
    SLICE_X53Y63         LUT3 (Prop_lut3_I0_O)        0.134     3.891 r  CHANNEL2B/Ampl_corr_i_13/O
                         net (fo=20, routed)          0.629     4.520    CHANNEL2B/A[12]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[16]_P[25])
                                                      2.475     6.995 r  CHANNEL2B/Ampl_corr/P[25]
                         net (fo=26, routed)          0.704     7.699    CHANNEL2B/Ampl_corr__0[25]
    SLICE_X73Y60         LUT3 (Prop_lut3_I2_O)        0.053     7.752 r  CHANNEL2B/EVENTFIFO_i_2/O
                         net (fo=1, routed)           0.255     8.007    CHANNEL2B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/DIB1
    SLICE_X74Y60         RAMD32                                       r  CHANNEL2B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     6.250     6.250 r  
    AA3                                               0.000     6.250 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     6.250    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     7.022 r  iMCLK1/O
                         net (fo=1, routed)           0.000     7.022    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.099 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     7.349    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     7.623 r  MCLKB1/O
                         net (fo=9, routed)           0.553     8.176    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     5.649 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     6.920    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     6.992 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       1.148     8.140    CHANNEL2B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X74Y60         RAMD32                                       r  CHANNEL2B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.152     8.292    
                         clock uncertainty           -0.050     8.243    
    SLICE_X74Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.221     8.022    CHANNEL2B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 count1/counters_reg[12][27]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            count1/rd_vector_reg[25][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - CLK320 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.783%)  route 0.094ns (44.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       0.600     0.973    count1/CLK320
    SLICE_X70Y99         FDRE                                         r  count1/counters_reg[12][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.118     1.091 r  count1/counters_reg[12][27]/Q
                         net (fo=3, routed)           0.094     1.185    count1/p_22_out[11]
    SLICE_X69Y100        FDRE                                         r  count1/rd_vector_reg[25][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       0.747     1.070    count1/CLK320
    SLICE_X69Y100        FDRE                                         r  count1/rd_vector_reg[25][11]/C
                         clock pessimism              0.042     1.112    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.032     1.144    count1/rd_vector_reg[25][11]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { PLL4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         3.125       1.232      RAMB36_X0Y2     h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       3.125       156.875    PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         1.562       0.888      SLICE_X98Y59    CHANNEL2D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         1.562       0.888      SLICE_X98Y81    CHANNEL1B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 TDC1_CHB/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHB/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_1 rise@1.458ns - CLK600_1 fall@0.625ns)
  Data Path Delay:        0.596ns  (logic 0.258ns (43.312%)  route 0.338ns (56.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 0.132 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.885ns = ( -1.260 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 fall edge)
                                                      0.625     0.625 f  
    AA3                                               0.000     0.625 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     1.506 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.506    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.595 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     2.341    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.366    -3.025 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -2.003    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.095    -1.908 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.648    -1.260    TDC1_CHB/PINCAPT/CLK600
    SLICE_X108Y135       FDRE                                         r  TDC1_CHB/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y135       FDRE (Prop_fdre_C_Q)         0.258    -1.002 r  TDC1_CHB/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.338    -0.664    TDC1_CHB/PINCAPT/ena1_reg_n_0
    SLICE_X109Y135       FDRE                                         r  TDC1_CHB/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     2.230 r  iMCLK1/O
                         net (fo=1, routed)           0.000     2.230    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.307 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     3.003    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.469    -1.466 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.537    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.064    -0.473 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.605     0.132    TDC1_CHB/PINCAPT/CLK600
    SLICE_X109Y135       FDRE                                         r  TDC1_CHB/PINCAPT/ena_reg/C
                         clock pessimism             -0.578    -0.445    
                         clock uncertainty           -0.064    -0.510    
    SLICE_X109Y135       FDRE (Setup_fdre_C_D)       -0.015    -0.525    TDC1_CHB/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 PINCAPT_M40_1/ISER_BITS1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            PINCAPT_M40_1/ptime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_1 rise@1.458ns - CLK600_1 rise@1.458ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.805%)  route 0.073ns (36.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 0.913 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.936 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     1.864 r  iMCLK1/O
                         net (fo=1, routed)           0.000     1.864    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.914 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     2.319    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     0.208 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.566    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     0.589 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.347     0.936    PINCAPT_M40_1/CLK600
    SLICE_X109Y126       FDRE                                         r  PINCAPT_M40_1/ISER_BITS1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.100     1.036 r  PINCAPT_M40_1/ISER_BITS1_reg[2]/Q
                         net (fo=3, routed)           0.073     1.109    PINCAPT_M40_1/p_1_in
    SLICE_X108Y126       LUT6 (Prop_lut6_I3_O)        0.028     1.137 r  PINCAPT_M40_1/ptime[1]_i_1/O
                         net (fo=1, routed)           0.000     1.137    PINCAPT_M40_1/ptime[1]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  PINCAPT_M40_1/ptime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     1.946 r  iMCLK1/O
                         net (fo=1, routed)           0.000     1.946    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     2.004 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     2.446    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -0.040 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.372    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.045     0.417 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.496     0.913    PINCAPT_M40_1/CLK600
    SLICE_X108Y126       FDRE                                         r  PINCAPT_M40_1/ptime_reg[1]/C
                         clock pessimism              0.035     0.947    
    SLICE_X108Y126       FDRE (Hold_fdre_C_D)         0.087     1.034    PINCAPT_M40_1/ptime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_1
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y24     PLL1/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X109Y130   TDC1_CHA/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X108Y125   PINCAPT_M40_1/ena_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_1
  To Clock:  CLK600_90_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_1
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y25     PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  TX_CLK
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 FitGbtPrg/cru_ltu_emu_comp/bunch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_CLK rise@25.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.057ns (16.725%)  route 5.263ns (83.275%))
  Logic Levels:           9  (CARRY4=1 LUT1=2 LUT4=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 26.785 - 25.000 ) 
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        1.156     2.032    FitGbtPrg/cru_ltu_emu_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X90Y117        FDRE                                         r  FitGbtPrg/cru_ltu_emu_comp/bunch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y117        FDRE (Prop_fdre_C_Q)         0.254     2.286 f  FitGbtPrg/cru_ltu_emu_comp/bunch_counter_reg[1]/Q
                         net (fo=6, routed)           0.350     2.637    FitGbtPrg/cru_ltu_emu_comp/bunch_counter_reg_n_0_[1]
    SLICE_X89Y118        LUT1 (Prop_lut1_I0_O)        0.043     2.680 r  FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     2.680    FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_25_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     2.887 r  FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_10/O[1]
                         net (fo=8, routed)           1.125     4.012    FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_10_n_6
    SLICE_X85Y119        MUXF8 (Prop_muxf8_S_O)       0.215     4.227 f  FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_11/O
                         net (fo=1, routed)           0.564     4.791    FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_11_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I3_O)        0.123     4.914 f  FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_3/O
                         net (fo=14, routed)          0.595     5.509    FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_3_n_0
    SLICE_X85Y120        LUT4 (Prop_lut4_I1_O)        0.043     5.552 r  FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_1/O
                         net (fo=37, routed)          0.947     6.499    FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[31]_INST_0_i_1_n_0
    SLICE_X90Y121        LUT6 (Prop_lut6_I2_O)        0.043     6.542 r  FitGbtPrg/cru_ltu_emu_comp/RX_IsData_O_INST_0_i_5/O
                         net (fo=1, routed)           0.553     7.095    FitGbtPrg/cru_ltu_emu_comp/RX_IsData_O_INST_0_i_5_n_0
    SLICE_X86Y121        LUT6 (Prop_lut6_I4_O)        0.043     7.138 f  FitGbtPrg/cru_ltu_emu_comp/RX_IsData_O_INST_0/O
                         net (fo=1, routed)           0.463     7.601    FitGbtPrg/RX_IsData_from_orbcgen
    SLICE_X76Y121        LUT4 (Prop_lut4_I1_O)        0.043     7.644 f  FitGbtPrg/IsData_from_FITrd_O_INST_0/O
                         net (fo=3, routed)           0.666     8.309    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/IsTXData
    SLICE_X84Y130        LUT1 (Prop_lut1_I0_O)        0.043     8.352 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O[1]_i_1/O
                         net (fo=1, routed)           0.000     8.352    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O[1]_i_1_n_0
    SLICE_X84Y130        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        1.043    26.785    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TXDataClk
    SLICE_X84Y130        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/C
                         clock pessimism              0.201    26.986    
                         clock uncertainty           -0.059    26.927    
    SLICE_X84Y130        FDCE (Setup_fdce_C_D)        0.032    26.959    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]
  -------------------------------------------------------------------
                         required time                         26.959    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 18.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDSE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.855%)  route 0.171ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.553     0.926    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/rd_clk
    SLICE_X37Y149        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.100     1.026 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.171     1.197    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/POR_B_97
    SLICE_X37Y150        FDSE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.743     1.066    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/rd_clk
    SLICE_X37Y150        FDSE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.050     1.116    
    SLICE_X37Y150        FDSE (Hold_fdse_C_D)         0.038     1.154    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL4/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK         n/a            10.000        25.000      15.000     ICAP_X0Y1       fl_upg/icp/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X64Y141   FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X66Y145   FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout1
  To Clock:  clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y26     FBBUF1/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL320
  To Clock:  clkfbout_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.349         25.000      23.651     BUFGCTRL_X0Y5   PLL4/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLK2
  To Clock:  MCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK2_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 af2/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PLL2/inst/mmcm_adv_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_2 rise@6.458ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        1.816ns  (logic 0.254ns (13.983%)  route 1.562ns (86.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 5.234 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.839ns = ( 1.286 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     3.983 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.983    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.072 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.818    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.241    -0.423 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.599    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.095     0.694 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.592     1.286    af2/CLK300
    SLICE_X78Y86         FDRE                                         r  af2/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y86         FDRE (Prop_fdre_C_Q)         0.254     1.540 r  af2/dir_reg/Q
                         net (fo=7, routed)           1.562     3.103    PLL2/inst/psincdec
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  PLL2/inst/mmcm_adv_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      6.458     6.458 r  
    AA9                                               0.000     6.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     7.208 r  iMCLK2/O
                         net (fo=1, routed)           0.000     7.208    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.285 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     7.981    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.351     3.630 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.559    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.064     4.623 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.611     5.234    PLL2/inst/psclk
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  PLL2/inst/mmcm_adv_inst/PSCLK
                         clock pessimism             -0.595     4.639    
                         clock uncertainty           -0.070     4.569    
    MMCME2_ADV_X1Y1      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSINCDEC)
                                                     -1.040     3.529    PLL2/inst/mmcm_adv_inst
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 TDC_COU2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC_COU2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_2 rise@3.125ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.495%)  route 0.067ns (34.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 2.554 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.573 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     3.508 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.508    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.558 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.963    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.086     1.877 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.235    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.023     2.258 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.315     2.573    clk300_2
    SLICE_X95Y75         FDRE                                         r  TDC_COU2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDRE (Prop_fdre_C_Q)         0.100     2.673 r  TDC_COU2_reg[2]/Q
                         net (fo=7, routed)           0.067     2.741    TDC_COU2_reg[2]
    SLICE_X94Y75         LUT4 (Prop_lut4_I2_O)        0.028     2.769 r  TDC_COU2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.769    plusOp__1[3]
    SLICE_X94Y75         FDRE                                         r  TDC_COU2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.464     2.554    clk300_2
    SLICE_X94Y75         FDRE                                         r  TDC_COU2_reg[3]/C
                         clock pessimism              0.030     2.584    
    SLICE_X94Y75         FDRE (Hold_fdre_C_D)         0.087     2.671    TDC_COU2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_2
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 PINCAPT_M40_2/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            PINCAPT_M40_2/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_2 rise@1.458ns - CLK600_2 fall@0.625ns)
  Data Path Delay:        0.595ns  (logic 0.258ns (43.384%)  route 0.337ns (56.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 0.219 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.794ns = ( -1.169 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 fall edge)
                                                      0.625     0.625 f  
    AA9                                               0.000     0.625 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     1.483 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.483    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.572 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     2.318    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.241    -2.923 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.901    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.095    -1.806 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.637    -1.169    PINCAPT_M40_2/CLK600
    SLICE_X108Y76        FDRE                                         r  PINCAPT_M40_2/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.258    -0.911 r  PINCAPT_M40_2/ena1_reg/Q
                         net (fo=1, routed)           0.337    -0.574    PINCAPT_M40_2/ena1_reg_n_0
    SLICE_X109Y76        FDRE                                         r  PINCAPT_M40_2/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     2.208 r  iMCLK2/O
                         net (fo=1, routed)           0.000     2.208    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.285 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     2.981    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.351    -1.370 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.441    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.064    -0.377 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.596     0.219    PINCAPT_M40_2/CLK600
    SLICE_X109Y76        FDRE                                         r  PINCAPT_M40_2/ena_reg/C
                         clock pessimism             -0.573    -0.354    
                         clock uncertainty           -0.064    -0.419    
    SLICE_X109Y76        FDRE (Setup_fdre_C_D)       -0.022    -0.441    PINCAPT_M40_2/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 PINCAPT_M40_2/ISER_BITS1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            PINCAPT_M40_2/ptime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_2 rise@1.458ns - CLK600_2 rise@1.458ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.287%)  route 0.092ns (41.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns = ( 0.923 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 0.941 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     1.842 r  iMCLK2/O
                         net (fo=1, routed)           0.000     1.842    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.892 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.297    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     0.211 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.569    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     0.592 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.349     0.941    PINCAPT_M40_2/CLK600
    SLICE_X109Y78        FDRE                                         r  PINCAPT_M40_2/ISER_BITS1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.100     1.041 r  PINCAPT_M40_2/ISER_BITS1_reg[2]/Q
                         net (fo=3, routed)           0.092     1.132    PINCAPT_M40_2/p_1_in
    SLICE_X108Y78        LUT6 (Prop_lut6_I3_O)        0.028     1.160 r  PINCAPT_M40_2/ptime[1]_i_1/O
                         net (fo=1, routed)           0.000     1.160    PINCAPT_M40_2/ptime[1]_i_1_n_0
    SLICE_X108Y78        FDRE                                         r  PINCAPT_M40_2/ptime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     1.923 r  iMCLK2/O
                         net (fo=1, routed)           0.000     1.923    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.981 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     2.423    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.456    -0.033 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.379    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     0.424 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.499     0.923    PINCAPT_M40_2/CLK600
    SLICE_X108Y78        FDRE                                         r  PINCAPT_M40_2/ptime_reg[1]/C
                         clock pessimism              0.029     0.952    
    SLICE_X108Y78        FDRE (Hold_fdre_C_D)         0.087     1.039    PINCAPT_M40_2/ptime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_2
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y12     PLL2/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X108Y88    TDC2_CHB/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X108Y83    TDC2_CHA/PINCAPT/ena_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_2
  To Clock:  CLK600_90_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_2
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y13     PLL2/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout2
  To Clock:  clkfbout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y14     FBBUF2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLK3
  To Clock:  MCLK3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK3_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 af3/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PLL3/inst/mmcm_adv_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_3 rise@6.458ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        1.985ns  (logic 0.216ns (10.883%)  route 1.769ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 5.383 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 1.400 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     4.015 r  iMCLK3/O
                         net (fo=1, routed)           0.000     4.015    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.104 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.850    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.116    -0.266 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.756    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.095     0.851 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.549     1.400    af3/CLK300
    SLICE_X71Y40         FDRE                                         r  af3/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDRE (Prop_fdre_C_Q)         0.216     1.616 r  af3/dir_reg/Q
                         net (fo=7, routed)           1.769     3.385    PLL3/inst/psincdec
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL3/inst/mmcm_adv_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      6.458     6.458 r  
    AB16                                              0.000     6.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     7.239 r  iMCLK3/O
                         net (fo=1, routed)           0.000     7.239    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.316 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     8.012    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.233     3.779 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.708    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.064     4.772 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.611     5.383    PLL3/inst/psclk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL3/inst/mmcm_adv_inst/PSCLK
                         clock pessimism             -0.588     4.796    
                         clock uncertainty           -0.070     4.726    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSINCDEC)
                                                     -1.040     3.686    PLL3/inst/mmcm_adv_inst
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TDC3_CHA/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHA/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_3 rise@3.125ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns = ( 2.627 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 2.639 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     3.540 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.540    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.590 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.995    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.061     1.934 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.292    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.023     2.315 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.324     2.639    TDC3_CHA/CLK
    SLICE_X87Y43         FDRE                                         r  TDC3_CHA/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.100     2.739 r  TDC3_CHA/rs300_0_reg/Q
                         net (fo=1, routed)           0.055     2.793    TDC3_CHA/rs300_0
    SLICE_X87Y43         FDRE                                         r  TDC3_CHA/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     3.621 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.621    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.679 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.121    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.426     1.695 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.107    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.045     2.152 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.475     2.627    TDC3_CHA/CLK
    SLICE_X87Y43         FDRE                                         r  TDC3_CHA/rs300_1_reg/C
                         clock pessimism              0.012     2.639    
    SLICE_X87Y43         FDRE (Hold_fdre_C_D)         0.047     2.686    TDC3_CHA/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_3
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 TDC3_CHD/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHD/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_3 rise@1.458ns - CLK600_3 fall@0.625ns)
  Data Path Delay:        0.560ns  (logic 0.223ns (39.844%)  route 0.337ns (60.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 0.378 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.624ns = ( -0.999 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 fall edge)
                                                      0.625     0.625 f  
    AB16                                              0.000     0.625 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     1.515 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.515    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.604 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     2.350    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.116    -2.766 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.744    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.095    -1.649 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.650    -0.999    TDC3_CHD/PINCAPT/CLK600
    SLICE_X109Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDRE (Prop_fdre_C_Q)         0.223    -0.776 r  TDC3_CHD/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.337    -0.439    TDC3_CHD/PINCAPT/ena1
    SLICE_X108Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     2.239 r  iMCLK3/O
                         net (fo=1, routed)           0.000     2.239    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.316 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     3.012    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.233    -1.221 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.292    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.064    -0.228 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.606     0.378    TDC3_CHD/PINCAPT/CLK600
    SLICE_X108Y13        FDRE                                         r  TDC3_CHD/PINCAPT/ena_reg/C
                         clock pessimism             -0.563    -0.184    
                         clock uncertainty           -0.064    -0.249    
    SLICE_X108Y13        FDRE (Setup_fdre_C_D)        0.007    -0.242    TDC3_CHD/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TDC3_CHD/PINCAPT/ISER_BITS1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHD/PINCAPT/ptime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_3 rise@1.458ns - CLK600_3 rise@1.458ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.761%)  route 0.094ns (42.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 0.993 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 1.004 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     1.873 r  iMCLK3/O
                         net (fo=1, routed)           0.000     1.873    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.923 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.328    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.267 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.625    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.023     0.648 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.356     1.004    TDC3_CHD/PINCAPT/CLK600
    SLICE_X109Y12        FDRE                                         r  TDC3_CHD/PINCAPT/ISER_BITS1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y12        FDRE (Prop_fdre_C_Q)         0.100     1.104 r  TDC3_CHD/PINCAPT/ISER_BITS1_reg[2]/Q
                         net (fo=3, routed)           0.094     1.198    TDC3_CHD/PINCAPT/p_1_in
    SLICE_X108Y12        LUT6 (Prop_lut6_I3_O)        0.028     1.226 r  TDC3_CHD/PINCAPT/ptime[1]_i_1__8/O
                         net (fo=1, routed)           0.000     1.226    TDC3_CHD/PINCAPT/ptime[1]_i_1__8_n_0
    SLICE_X108Y12        FDRE                                         r  TDC3_CHD/PINCAPT/ptime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     1.955 r  iMCLK3/O
                         net (fo=1, routed)           0.000     1.955    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     2.013 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     2.455    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.426     0.029 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.441    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.045     0.486 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.507     0.993    TDC3_CHD/PINCAPT/CLK600
    SLICE_X108Y12        FDRE                                         r  TDC3_CHD/PINCAPT/ptime_reg[1]/C
                         clock pessimism              0.023     1.015    
    SLICE_X108Y12        FDRE (Hold_fdre_C_D)         0.087     1.102    TDC3_CHD/PINCAPT/ptime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_3
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y1      PLL3/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X109Y12    TDC3_CHD/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X98Y36     PINCAPT_M40_3/str_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_3
  To Clock:  CLK600_90_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_3
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y2      PLL3/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout3
  To Clock:  clkfbout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL3/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y0      FBBUF3/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MGTCLK
  To Clock:  MGTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MGTCLK rise@5.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.625ns = ( 14.625 - 5.000 ) 
    Source Clock Delay      (SCD):    11.875ns
    Clock Pessimism Removal (CPR):    2.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  IMGTCLK1/O
                         net (fo=2, routed)           8.909    11.044    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.300    11.344 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.531    11.875    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980    12.855 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000    12.855    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     5.000     5.000 r  
    H6                                                0.000     5.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     5.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     6.285 r  IMGTCLK1/O
                         net (fo=2, routed)           7.588    13.873    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.274    14.147 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.478    14.625    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              2.250    16.875    
                         clock uncertainty           -0.035    16.839    
    SLICE_X104Y149       FDRE (Setup_fdre_C_D)        0.064    16.903    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTCLK rise@0.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.707ns
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    1.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IMGTCLK1/O
                         net (fo=2, routed)           4.497     4.938    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     5.028 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.277     5.305    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     5.576 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.576    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IMGTCLK1/O
                         net (fo=2, routed)           5.568     6.300    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     6.393 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.314     6.707    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -1.402     5.305    
    SLICE_X104Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     5.404    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -5.404    
                         arrival time                           5.576    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MGTCLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I       n/a            1.666         5.000       3.334      BUFR_X1Y9       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X98Y149   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.302ns (26.391%)  route 0.842ns (73.609%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 6.021 - 4.167 ) 
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.112     2.017    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X59Y151        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.216     2.233 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg/Q
                         net (fo=2, routed)           0.566     2.799    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/shiftDone
    SLICE_X64Y151        LUT4 (Prop_lut4_I2_O)        0.043     2.842 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3/O
                         net (fo=1, routed)           0.178     3.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_3_n_0
    SLICE_X64Y151        LUT4 (Prop_lut4_I3_O)        0.043     3.063 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1/O
                         net (fo=4, routed)           0.098     3.161    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM[3]_i_1_n_0
    SLICE_X64Y151        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.997     6.021    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y151        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.125     6.146    
                         clock uncertainty           -0.035     6.110    
    SLICE_X64Y151        FDPE (Setup_fdpe_C_CE)      -0.166     5.944    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_onehot_phalgnr_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -3.161    
  -------------------------------------------------------------------
                         slack                                  2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.297%)  route 0.092ns (41.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.582     0.943    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[5]_1
    SLICE_X93Y140        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y140        FDPE (Prop_fdpe_C_Q)         0.100     1.043 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[1]/Q
                         net (fo=10, routed)          0.092     1.135    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/rxWriteAddress_from_frameAligner[1]
    SLICE_X92Y140        LUT6 (Prop_lut6_I2_O)        0.028     1.163 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress[3]_i_1/O
                         net (fo=1, routed)           0.000     1.163    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress[3]_i_1_n_0
    SLICE_X92Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.782     1.182    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[5]_1
    SLICE_X92Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[3]/C
                         clock pessimism             -0.228     0.954    
    SLICE_X92Y140        FDCE (Hold_fdce_C_D)         0.087     1.041    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/writeAddr40b_gen.gbWriteAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.297ns (40.176%)  route 0.442ns (59.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 14.361 - 12.500 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.115     2.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X64Y148        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y148        FDRE (Prop_fdre_C_Q)         0.254     2.274 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.264     2.538    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X64Y148        LUT1 (Prop_lut1_I0_O)        0.043     2.581 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.179     2.759    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X63Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    13.285    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    14.599    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    11.806 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    13.284    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.004    14.360    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X63Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.136    14.496    
                         clock uncertainty           -0.090    14.407    
    SLICE_X63Y149        FDRE (Setup_fdre_C_D)       -0.016    14.391    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                 11.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.260%)  route 0.057ns (30.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658     1.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    -0.423 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.574     0.935    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X83Y135        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.100     1.035 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]/Q
                         net (fo=2, routed)           0.057     1.092    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_27_in
    SLICE_X82Y135        LUT3 (Prop_lut3_I0_O)        0.028     1.120 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O[14]_i_1/O
                         net (fo=1, routed)           0.000     1.120    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_40_out[14]
    SLICE_X82Y135        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.772     1.172    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X82Y135        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]/C
                         clock pessimism             -0.226     0.946    
    SLICE_X82Y135        FDRE (Hold_fdre_C_D)         0.087     1.033    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         24.999      23.649     BUFGCTRL_X0Y31   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X94Y126    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X84Y138    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         8.333       6.984      BUFGCTRL_X0Y30   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       24.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MISO
                            (output port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        5.746ns  (logic 4.375ns (76.131%)  route 1.372ns (23.869%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    E26                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         1.445    61.445 f  iCS/O
                         net (fo=15, routed)          1.372    62.816    T
    G24                  OBUFT (TriStatE_obuft_T_O)
                                                      2.930    65.746 r  iMISO/O
                         net (fo=0)                   0.000    65.746    MISO
    G24                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -10.000    89.965    
  -------------------------------------------------------------------
                         required time                         89.965    
                         arrival time                         -65.746    
  -------------------------------------------------------------------
                         slack                                 24.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPI_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPI rise@0.000ns - SPI rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.354%)  route 0.095ns (42.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  iSCK/O
                         net (fo=1, routed)           0.704     1.153    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  SCKI_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.776    SCKI_BUFG
    SLICE_X63Y91         FDRE                                         r  SPI_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.100     1.876 r  SPI_DATA_reg[12]/Q
                         net (fo=4, routed)           0.095     1.971    af2/Q[1]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.028     1.999 r  af2/SPI_DATA[13]_i_1/O
                         net (fo=1, routed)           0.000     1.999    af2_n_2
    SLICE_X62Y90         FDRE                                         r  SPI_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.645     0.645 r  iSCK/O
                         net (fo=1, routed)           0.769     1.414    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.444 r  SCKI_BUFG_inst/O
                         net (fo=99, routed)          0.815     2.259    SCKI_BUFG
    SLICE_X62Y90         FDRE                                         r  SPI_DATA_reg[13]/C
                         clock pessimism             -0.469     1.790    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.087     1.877    SPI_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPI
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         100.000     98.651     BUFGCTRL_X0Y1  SCKI_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X56Y92   spi_addr_reg[1]_rep__4/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X64Y90   mcu_tstamp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  TDCCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 RSD1_P
                            (input port clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHD/TDC_rdy1_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK1 rise@3.333ns - TDCCLK1 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.940ns (30.761%)  route 2.116ns (69.239%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 5.247 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    AB1                                               0.000     1.800 r  RSD1_P (IN)
                         net (fo=0)                   0.000     1.800    RSD1_P
    AB1                  IBUFDS (Prop_ibufds_I_O)     0.897     2.697 r  RSD1_B/O
                         net (fo=7, routed)           2.116     4.813    TDC1_CHD/RSD1
    SLICE_X83Y103        LUT6 (Prop_lut6_I1_O)        0.043     4.856 r  TDC1_CHD/TDC_rdy1_i_1__1/O
                         net (fo=1, routed)           0.000     4.856    TDC1_CHD/TDC_rdy1_i_1__1_n_0
    SLICE_X83Y103        FDRE                                         r  TDC1_CHD/TDC_rdy1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK1 rise edge)    3.333     3.333 r  
    AB2                                               0.000     3.333 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     4.117 r  TCLK1/O
                         net (fo=1, routed)           0.327     4.444    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.274     4.718 r  TCLKB1/O
                         net (fo=110, routed)         0.529     5.247    TDC1_CHD/CLK
    SLICE_X83Y103        FDRE                                         r  TDC1_CHD/TDC_rdy1_reg/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty           -0.035     5.212    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.033     5.245    TDC1_CHD/TDC_rdy1_reg
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TDC1_CHC/rs_1_reg/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHC/TDC_bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK1 rise@0.000ns - TDCCLK1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.857%)  route 0.058ns (31.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  TCLK1/O
                         net (fo=1, routed)           0.216     0.634    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.090     0.724 r  TCLKB1/O
                         net (fo=110, routed)         0.310     1.034    TDC1_CHC/CLK
    SLICE_X81Y103        FDRE                                         r  TDC1_CHC/rs_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.100     1.134 r  TDC1_CHC/rs_1_reg/Q
                         net (fo=5, routed)           0.058     1.192    TDC1_CHC/rs_1
    SLICE_X80Y103        LUT5 (Prop_lut5_I3_O)        0.028     1.220 r  TDC1_CHC/TDC_bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.220    TDC1_CHC/TDC_bitcount[0]_i_1_n_0
    SLICE_X80Y103        FDRE                                         r  TDC1_CHC/TDC_bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  TCLK1/O
                         net (fo=1, routed)           0.250     0.749    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.093     0.842 r  TCLKB1/O
                         net (fo=110, routed)         0.349     1.191    TDC1_CHC/CLK
    SLICE_X80Y103        FDRE                                         r  TDC1_CHC/TDC_bitcount_reg[0]/C
                         clock pessimism             -0.146     1.045    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.061     1.106    TDC1_CHC/TDC_bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK1
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK1_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y10     TCLKB1/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X80Y103  spi_lock_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X80Y103  spi_lock0_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  TDCCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 RSD2_P
                            (input port clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHD/TDC_rdy1_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK2 rise@3.333ns - TDCCLK2 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.888ns (30.441%)  route 2.028ns (69.559%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.212 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    Y11                                               0.000     1.800 r  RSD2_P (IN)
                         net (fo=0)                   0.000     1.800    RSD2_P
    Y11                  IBUFDS (Prop_ibufds_I_O)     0.845     2.645 r  RSD2_B/O
                         net (fo=7, routed)           2.028     4.673    TDC2_CHD/RSD2
    SLICE_X84Y73         LUT6 (Prop_lut6_I1_O)        0.043     4.716 r  TDC2_CHD/TDC_rdy1_i_1__4/O
                         net (fo=1, routed)           0.000     4.716    TDC2_CHD/TDC_rdy1_i_1__4_n_0
    SLICE_X84Y73         FDRE                                         r  TDC2_CHD/TDC_rdy1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK2 rise edge)    3.333     3.333 r  
    AC9                                               0.000     3.333 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.763     4.096 r  TCLK2/O
                         net (fo=1, routed)           0.327     4.423    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.274     4.697 r  TCLKB2/O
                         net (fo=110, routed)         0.515     5.212    TDC2_CHD/CLK
    SLICE_X84Y73         FDRE                                         r  TDC2_CHD/TDC_rdy1_reg/C
                         clock pessimism              0.000     5.212    
                         clock uncertainty           -0.035     5.176    
    SLICE_X84Y73         FDRE (Setup_fdre_C_D)        0.032     5.208    TDC2_CHD/TDC_rdy1_reg
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  0.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TDC2_CHB/TDC_bitcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHB/TDC_raw_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK2 rise@0.000ns - TDCCLK2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.998%)  route 0.101ns (44.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
    AC9                                               0.000     0.000 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  TCLK2/O
                         net (fo=1, routed)           0.216     0.613    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.090     0.703 r  TCLKB2/O
                         net (fo=110, routed)         0.297     1.000    TDC2_CHB/tdc_raw_i_reg[12]_1
    SLICE_X89Y77         FDRE                                         r  TDC2_CHB/TDC_bitcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.100     1.100 r  TDC2_CHB/TDC_bitcount_reg[0]/Q
                         net (fo=7, routed)           0.101     1.200    TDC2_CHB/TDC_bitcount_reg_n_0_[0]
    SLICE_X88Y77         LUT6 (Prop_lut6_I2_O)        0.028     1.228 r  TDC2_CHB/TDC_raw_wr_i_1/O
                         net (fo=1, routed)           0.000     1.228    TDC2_CHB/TDC_raw_wr_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  TDC2_CHB/TDC_raw_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
    AC9                                               0.000     0.000 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  TCLK2/O
                         net (fo=1, routed)           0.250     0.728    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.093     0.821 r  TCLKB2/O
                         net (fo=110, routed)         0.334     1.155    TDC2_CHB/tdc_raw_i_reg[12]_1
    SLICE_X88Y77         FDRE                                         r  TDC2_CHB/TDC_raw_wr_reg/C
                         clock pessimism             -0.144     1.011    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.087     1.098    TDC2_CHB/TDC_raw_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK2_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y5     TCLKB2/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X87Y79  TDC2_CHA/tdc_raw_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X83Y81  spi_lock0_2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  TDCCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 RDC3_P
                            (input port clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHC/TDC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK3 rise@3.333ns - TDCCLK3 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.889ns (35.419%)  route 1.621ns (64.581%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 5.218 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    AC18                                              0.000     1.800 r  RDC3_P (IN)
                         net (fo=0)                   0.000     1.800    RDC3_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.889     2.689 r  RDC3_B/O
                         net (fo=1, routed)           1.621     4.311    TDC3_CHC/rdata
    SLICE_X81Y48         FDRE                                         r  TDC3_CHC/TDC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK3 rise edge)    3.333     3.333 r  
    AB17                                              0.000     3.333 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.755     4.088 r  TCLK3/O
                         net (fo=1, routed)           0.327     4.415    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.274     4.689 r  TCLKB3/O
                         net (fo=110, routed)         0.529     5.218    TDC3_CHC/CLK
    SLICE_X81Y48         FDRE                                         r  TDC3_CHC/TDC_reg[6]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty           -0.035     5.183    
    SLICE_X81Y48         FDRE (Setup_fdre_C_D)       -0.015     5.168    TDC3_CHC/TDC_reg[6]
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  0.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_lock0_3_reg/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            spi_lock_3_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK3 rise@0.000ns - TDCCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
    AB17                                              0.000     0.000 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  TCLK3/O
                         net (fo=1, routed)           0.216     0.605    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.090     0.695 r  TCLKB3/O
                         net (fo=110, routed)         0.310     1.005    TDCCLK3
    SLICE_X83Y43         FDRE                                         r  spi_lock0_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDRE (Prop_fdre_C_Q)         0.100     1.105 r  spi_lock0_3_reg/Q
                         net (fo=1, routed)           0.055     1.160    spi_lock0_3
    SLICE_X83Y43         FDRE                                         r  spi_lock_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
    AB17                                              0.000     0.000 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  TCLK3/O
                         net (fo=1, routed)           0.250     0.721    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.093     0.814 r  TCLKB3/O
                         net (fo=110, routed)         0.349     1.163    TDCCLK3
    SLICE_X83Y43         FDRE                                         r  spi_lock_3_reg/C
                         clock pessimism             -0.157     1.005    
    SLICE_X83Y43         FDRE (Hold_fdre_C_D)         0.047     1.052    spi_lock_3_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK3
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK3_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y0     TCLKB3/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X88Y49  TDC3_CHB/TDC_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X85Y42  TDC3_CHA/tdc_rdy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.388ns (14.013%)  route 2.381ns (85.987%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 10.238 - 8.333 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.169     2.074    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X89Y153        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.216     2.290 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.583     2.873    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X88Y153        LUT4 (Prop_lut4_I3_O)        0.043     2.916 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.431     3.347    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X90Y152        LUT5 (Prop_lut5_I4_O)        0.043     3.390 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.511     3.901    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X88Y150        LUT6 (Prop_lut6_I5_O)        0.043     3.944 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.525     4.468    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X90Y152        LUT2 (Prop_lut2_I0_O)        0.043     4.511 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.332     4.843    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X89Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.048    10.238    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X89Y150        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.146    10.384    
                         clock uncertainty           -0.035    10.349    
    SLICE_X89Y150        FDRE (Setup_fdre_C_CE)      -0.194    10.155    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  5.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.565     0.926    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X91Y152        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y152        FDRE (Prop_fdre_C_Q)         0.100     1.026 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X91Y152        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.769     1.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X91Y152        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.243     0.926    
    SLICE_X91Y152        FDRE (Hold_fdre_C_D)         0.047     0.973    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         4.167       3.766      SLICE_X90Y152       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         4.167       3.817      SLICE_X90Y126       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 PINCAPT_M40_1/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            BC_STR11_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_1 rise@3.125ns - CLK600_1 rise@1.458ns)
  Data Path Delay:        1.104ns  (logic 0.216ns (19.572%)  route 0.888ns (80.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 1.753 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.935ns = ( -0.476 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     2.340 r  iMCLK1/O
                         net (fo=1, routed)           0.000     2.340    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.429 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     3.175    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.366    -2.191 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.169    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.095    -1.074 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.476    PINCAPT_M40_1/CLK600
    SLICE_X100Y114       FDRE                                         r  PINCAPT_M40_1/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDRE (Prop_fdre_C_Q)         0.216    -0.260 r  PINCAPT_M40_1/str_reg/Q
                         net (fo=2, routed)           0.888     0.627    BC_STR1
    SLICE_X93Y103        FDRE                                         r  BC_STR11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     4.670    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.469     0.201 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.130    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.064     1.194 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.559     1.753    clk300_1
    SLICE_X93Y103        FDRE                                         r  BC_STR11_reg/C
                         clock pessimism             -0.726     1.027    
                         clock uncertainty           -0.190     0.837    
    SLICE_X93Y103        FDRE (Setup_fdre_C_D)       -0.015     0.822    BC_STR11_reg
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 TDC1_CHA/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHA/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_1 rise@3.125ns - CLK600_1 rise@3.125ns)
  Data Path Delay:        0.582ns  (logic 0.100ns (17.195%)  route 0.482ns (82.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns = ( 2.557 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 2.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     3.531 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.531    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.581 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     3.986    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     1.875 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.233    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     2.256 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.324     2.580    TDC1_CHA/PINCAPT/CLK600
    SLICE_X100Y114       FDRE                                         r  TDC1_CHA/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDRE (Prop_fdre_C_Q)         0.100     2.680 r  TDC1_CHA/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.482     3.162    TDC1_CHA/C_STR
    SLICE_X85Y107        FDRE                                         r  TDC1_CHA/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.474     2.557    TDC1_CHA/CLK
    SLICE_X85Y107        FDRE                                         r  TDC1_CHA/C_STR1_reg/C
                         clock pessimism              0.249     2.806    
                         clock uncertainty            0.190     2.996    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.040     3.036    TDC1_CHA/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 RSA1_P
                            (input port clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHA/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.652ns  (logic 0.856ns (32.292%)  route 1.796ns (67.708%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    V3                                                0.000     1.800 r  RSA1_P (IN)
                         net (fo=0)                   0.000     1.800    RSA1_P
    V3                   IBUFDS (Prop_ibufds_I_O)     0.856     2.656 r  RSA1_B/O
                         net (fo=7, routed)           1.796     4.452    TDC1_CHA/RSA1
    SLICE_X84Y107        FDRE                                         r  TDC1_CHA/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y107        FDRE (Setup_fdre_C_D)       -0.011     4.989    TDC1_CHA/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 STR12
                            (input port)
  Destination:            CHANNEL3D/CSTR_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        2.268ns  (logic 0.721ns (31.767%)  route 1.548ns (68.233%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  STR12 (IN)
                         net (fo=0)                   0.000     0.000    STR12
    J19                  IBUF (Prop_ibuf_I_O)         0.721     0.721 r  iSTR12/O
                         net (fo=1, routed)           1.548     2.268    CHANNEL3D/CSTR12
    SLICE_X20Y122        FDRE                                         r  CHANNEL3D/CSTR_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X20Y122        FDRE (Setup_fdre_C_D)        0.021     2.521    CHANNEL3D/CSTR_0_reg
  -------------------------------------------------------------------
                         required time                          2.521    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        2.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.216ns (32.333%)  route 0.452ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.061 - 3.125 ) 
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.586     2.157    MCLK40
    SLICE_X80Y100        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.216     2.373 r  MCLK40T_reg/Q
                         net (fo=2, routed)           0.452     2.825    MCLK40T
    SLICE_X81Y89         FDRE                                         r  MCLK40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       1.194     5.061    clk320
    SLICE_X81Y89         FDRE                                         r  MCLK40_0_reg/C
                         clock pessimism              0.198     5.259    
                         clock uncertainty           -0.167     5.093    
    SLICE_X81Y89         FDRE (Setup_fdre_C_D)       -0.015     5.078    MCLK40_0_reg
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  2.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.322%)  route 0.241ns (70.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.311     1.023    MCLK40
    SLICE_X80Y100        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.100     1.123 r  MCLK40T_reg/Q
                         net (fo=2, routed)           0.241     1.364    MCLK40T
    SLICE_X81Y89         FDRE                                         r  MCLK40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       0.845     1.168    clk320
    SLICE_X81Y89         FDRE                                         r  MCLK40_0_reg/C
                         clock pessimism             -0.118     1.050    
                         clock uncertainty            0.167     1.217    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.047     1.264    MCLK40_0_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 TDC1_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL1C/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.626ns  (logic 1.305ns (35.990%)  route 2.321ns (64.010%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101                                     0.000     0.000 r  TDC1_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC1_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=5, routed)           0.507     0.761    TDC1_CHC/C_FIFO[2]
    SLICE_X79Y100        LUT5 (Prop_lut5_I4_O)        0.048     0.809 r  TDC1_CHC/CH_TIME1[11]_i_4__9/O
                         net (fo=1, routed)           0.334     1.143    TDC1_CHC/TDC1C[8]
    SLICE_X79Y99         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.394     1.537 r  TDC1_CHC/CH_TIME1_reg[11]_i_1__9/O[3]
                         net (fo=3, routed)           0.424     1.960    TDC1_CHC/TDC_reg[6]_0[11]
    SLICE_X80Y97         LUT2 (Prop_lut2_I0_O)        0.120     2.080 r  TDC1_CHC/CH_t_trig1_i_6__9/O
                         net (fo=1, routed)           0.000     2.080    TDC1_CHC/CH_t_trig1_i_6__9_n_0
    SLICE_X80Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.242     2.322 r  TDC1_CHC/CH_t_trig1_reg_i_3__9/CO[1]
                         net (fo=1, routed)           0.611     2.933    CHANNEL1C/CO[0]
    SLICE_X87Y80         LUT3 (Prop_lut3_I1_O)        0.118     3.051 r  CHANNEL1C/CH_t_trig1_i_2__9/O
                         net (fo=2, routed)           0.140     3.191    CHANNEL1C/CH_t_trig0
    SLICE_X87Y80         LUT6 (Prop_lut6_I1_O)        0.043     3.234 r  CHANNEL1C/CH_trig_f_i_3__9/O
                         net (fo=1, routed)           0.089     3.323    CHANNEL1C/CH_trig_f_i_3__9_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.043     3.366 r  CHANNEL1C/CH_trig_f_i_2__9/O
                         net (fo=1, routed)           0.217     3.583    CHANNEL1C/CH_trig_f_i_2__9_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I2_O)        0.043     3.626 r  CHANNEL1C/CH_trig_f_i_1__9/O
                         net (fo=1, routed)           0.000     3.626    CHANNEL1C/CH_trig_f_i_1__9_n_0
    SLICE_X87Y80         FDRE                                         r  CHANNEL1C/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL1C/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  TX_CLK
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Orbit_ID_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - TX_CLK rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.995ns (38.985%)  route 1.557ns (61.015%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 5.015 - 3.125 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        1.267     2.143    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X68Y94         FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.254     2.397 r  FitGbtPrg/ltu_rx_decoder_comp/apply_bc_delay_o_reg/Q
                         net (fo=52, routed)          1.557     3.955    readout_status[bc_delay_apply]
    SLICE_X71Y83         LUT3 (Prop_lut3_I2_O)        0.043     3.998 r  Orbit_ID[0]_i_7/O
                         net (fo=1, routed)           0.000     3.998    Orbit_ID[0]_i_7_n_0
    SLICE_X71Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.249 r  Orbit_ID_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.249    Orbit_ID_reg[0]_i_2_n_0
    SLICE_X71Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.298 r  Orbit_ID_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.298    Orbit_ID_reg[4]_i_1_n_0
    SLICE_X71Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.347 r  Orbit_ID_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.347    Orbit_ID_reg[8]_i_1_n_0
    SLICE_X71Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.396 r  Orbit_ID_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    Orbit_ID_reg[12]_i_1_n_0
    SLICE_X71Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.445 r  Orbit_ID_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Orbit_ID_reg[16]_i_1_n_0
    SLICE_X71Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.494 r  Orbit_ID_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.494    Orbit_ID_reg[20]_i_1_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.543 r  Orbit_ID_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.543    Orbit_ID_reg[24]_i_1_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.696 r  Orbit_ID_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.696    Orbit_ID_reg[28]_i_1_n_6
    SLICE_X71Y90         FDRE                                         r  Orbit_ID_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       1.148     5.015    clk320
    SLICE_X71Y90         FDRE                                         r  Orbit_ID_reg[29]/C
                         clock pessimism              0.051     5.066    
                         clock uncertainty           -0.179     4.887    
    SLICE_X71Y90         FDRE (Setup_fdre_C_D)        0.048     4.935    Orbit_ID_reg[29]
  -------------------------------------------------------------------
                         required time                          4.935    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BC_cou_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.146ns (20.992%)  route 0.550ns (79.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.543     0.916    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X68Y114        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDRE (Prop_fdre_C_Q)         0.118     1.034 r  FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[1]/Q
                         net (fo=3, routed)           0.550     1.583    readout_status[BCID_from_CRU_corrected][1]
    SLICE_X74Y85         LUT5 (Prop_lut5_I2_O)        0.028     1.611 r  BC_cou[1]_i_1/O
                         net (fo=1, routed)           0.000     1.611    BC_cou[1]_i_1_n_0
    SLICE_X74Y85         FDRE                                         r  BC_cou_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       0.815     1.138    clk320
    SLICE_X74Y85         FDRE                                         r  BC_cou_reg[1]/C
                         clock pessimism              0.117     1.255    
                         clock uncertainty            0.179     1.434    
    SLICE_X74Y85         FDRE (Hold_fdre_C_D)         0.087     1.521    BC_cou_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 TDC2_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL2D/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.758ns  (logic 1.321ns (35.154%)  route 2.437ns (64.846%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72                                      0.000     0.000 r  TDC2_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
    SLICE_X94Y72         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC2_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/Q
                         net (fo=7, routed)           0.497     0.751    TDC2_CHD/C_FIFO[1]
    SLICE_X93Y70         LUT5 (Prop_lut5_I0_O)        0.051     0.802 r  TDC2_CHD/CH_TIME1[11]_i_4__4/O
                         net (fo=1, routed)           0.421     1.223    TDC2_CHD/TDC2D[8]
    SLICE_X92Y69         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.407     1.630 r  TDC2_CHD/CH_TIME1_reg[11]_i_1__2/O[3]
                         net (fo=3, routed)           0.337     1.967    TDC2_CHD_n_0
    SLICE_X93Y69         LUT2 (Prop_lut2_I1_O)        0.120     2.087 r  CH_t_trig1_i_9__2/O
                         net (fo=1, routed)           0.000     2.087    TDC2_CHD/CH_t_trig1_reg_0[1]
    SLICE_X93Y69         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.242     2.329 r  TDC2_CHD/CH_t_trig1_reg_i_4__2/CO[1]
                         net (fo=1, routed)           0.269     2.598    CHANNEL2D/CH_t_trig1_reg_0[0]
    SLICE_X95Y68         LUT3 (Prop_lut3_I2_O)        0.118     2.716 r  CHANNEL2D/CH_t_trig1_i_2__2/O
                         net (fo=2, routed)           0.450     3.166    CHANNEL2D/CH_t_trig0
    SLICE_X98Y60         LUT6 (Prop_lut6_I3_O)        0.043     3.209 r  CHANNEL2D/CH_trig_f_i_3__2/O
                         net (fo=1, routed)           0.251     3.460    CHANNEL2D/CH_trig_f_i_3__2_n_0
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.043     3.503 r  CHANNEL2D/CH_trig_f_i_2__2/O
                         net (fo=1, routed)           0.212     3.715    CHANNEL2D/CH_trig_f_i_2__2_n_0
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.043     3.758 r  CHANNEL2D/CH_trig_f_i_1__2/O
                         net (fo=1, routed)           0.000     3.758    CHANNEL2D/CH_trig_f_i_1__2_n_0
    SLICE_X99Y60         FDRE                                         r  CHANNEL2D/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X99Y60         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL2D/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL3A/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.835ns  (logic 1.131ns (29.492%)  route 2.704ns (70.508%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48                                      0.000     0.000 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
    SLICE_X80Y48         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/Q
                         net (fo=11, routed)          0.535     0.751    TDC3_CHA/C_FIFO[0]
    SLICE_X85Y50         LUT6 (Prop_lut6_I0_O)        0.043     0.794 r  TDC3_CHA/CH_TIME1[11]_i_9__5/O
                         net (fo=4, routed)           0.200     0.994    TDC3_CHA/CH_TIME1[11]_i_9__5_n_0
    SLICE_X84Y50         LUT5 (Prop_lut5_I0_O)        0.043     1.037 r  TDC3_CHA/CH_TIME1[11]_i_2__5/O
                         net (fo=3, routed)           0.348     1.385    TDC3_CHA/dout_i_reg[4][1]
    SLICE_X82Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224     1.609 f  TDC3_CHA/CH_TIME1_reg[11]_i_1__5/O[3]
                         net (fo=3, routed)           0.338     1.947    TDC3_CHA_n_0
    SLICE_X82Y53         LUT2 (Prop_lut2_I0_O)        0.120     2.067 r  CH_t_trig1_i_9__5/O
                         net (fo=1, routed)           0.000     2.067    TDC3_CHA/CH_t_trig1_reg[1]
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.303 r  TDC3_CHA/CH_t_trig1_reg_i_4__5/CO[1]
                         net (fo=1, routed)           0.310     2.613    CHANNEL3A/CH_t_trig1_reg_0[0]
    SLICE_X84Y53         LUT3 (Prop_lut3_I2_O)        0.120     2.733 r  CHANNEL3A/CH_t_trig1_i_2__5/O
                         net (fo=2, routed)           0.430     3.163    CHANNEL3A/CH_t_trig0
    SLICE_X88Y59         LUT6 (Prop_lut6_I1_O)        0.043     3.206 r  CHANNEL3A/CH_trig_f_i_3__5/O
                         net (fo=1, routed)           0.352     3.558    CHANNEL3A/CH_trig_f_i_3__5_n_0
    SLICE_X91Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.601 r  CHANNEL3A/CH_trig_f_i_2__5/O
                         net (fo=1, routed)           0.191     3.792    CHANNEL3A/CH_trig_f_i_2__5_n_0
    SLICE_X90Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.835 r  CHANNEL3A/CH_trig_f_i_1__5/O
                         net (fo=1, routed)           0.000     3.835    CHANNEL3A/CH_trig_f_i_1__5_n_0
    SLICE_X90Y65         FDRE                                         r  CHANNEL3A/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X90Y65         FDRE (Setup_fdre_C_D)        0.065     3.865    CHANNEL3A/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.865    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        1.433ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.391%)  route 0.282ns (52.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112                                     0.000     0.000 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
    SLICE_X70Y112        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/Q
                         net (fo=2, routed)           0.282     0.536    FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg
    SLICE_X69Y112        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X69Y112        FDRE (Setup_fdre_C_D)       -0.031     1.969    FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg
  -------------------------------------------------------------------
                         required time                          1.969    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  1.433    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 TDC1_CHA/TDC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL1A/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.704ns  (logic 1.128ns (30.452%)  route 2.576ns (69.548%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100                                     0.000     0.000 r  TDC1_CHA/TDC_reg[6]/C
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  TDC1_CHA/TDC_reg[6]/Q
                         net (fo=14, routed)          0.517     0.733    TDC1_CHA/TDC1A[6]
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.043     0.776 r  TDC1_CHA/CH_TIME1[11]_i_9__2/O
                         net (fo=4, routed)           0.288     1.065    TDC1_CHA/CH_TIME1[11]_i_9__2_n_0
    SLICE_X82Y99         LUT5 (Prop_lut5_I0_O)        0.043     1.108 r  TDC1_CHA/CH_TIME1[11]_i_2__2/O
                         net (fo=3, routed)           0.272     1.379    TDC1_CHA/dout_i_reg[4][1]
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.217     1.596 f  TDC1_CHA/CH_TIME1_reg[11]_i_1__3/O[3]
                         net (fo=3, routed)           0.176     1.772    TDC1_CHA_n_0
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.120     1.892 r  CH_t_trig1_i_9__3/O
                         net (fo=1, routed)           0.000     1.892    TDC1_CHA/CH_t_trig1_reg[1]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.242     2.134 r  TDC1_CHA/CH_t_trig1_reg_i_4__3/CO[1]
                         net (fo=1, routed)           0.326     2.460    CHANNEL1A/CH_t_trig1_reg_0[0]
    SLICE_X86Y99         LUT3 (Prop_lut3_I2_O)        0.118     2.578 r  CHANNEL1A/CH_t_trig1_i_2__3/O
                         net (fo=2, routed)           0.716     3.294    CHANNEL1A/CH_t_trig0
    SLICE_X90Y79         LUT6 (Prop_lut6_I1_O)        0.043     3.337 r  CHANNEL1A/CH_trig_f_i_3__3/O
                         net (fo=1, routed)           0.187     3.524    CHANNEL1A/CH_trig_f_i_3__3_n_0
    SLICE_X92Y79         LUT6 (Prop_lut6_I2_O)        0.043     3.567 r  CHANNEL1A/CH_trig_f_i_2__3/O
                         net (fo=1, routed)           0.095     3.661    CHANNEL1A/CH_trig_f_i_2__3_n_0
    SLICE_X92Y79         LUT6 (Prop_lut6_I2_O)        0.043     3.704 r  CHANNEL1A/CH_trig_f_i_1__3/O
                         net (fo=1, routed)           0.000     3.704    CHANNEL1A/CH_trig_f_i_1__3_n_0
    SLICE_X92Y79         FDRE                                         r  CHANNEL1A/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X92Y79         FDRE (Setup_fdre_C_D)        0.065     3.865    CHANNEL1A/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.865    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 TDC2_CHD/TDC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL2D/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.751ns  (logic 1.375ns (36.661%)  route 2.376ns (63.339%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  TDC2_CHD/TDC_reg[6]/C
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.232     0.232 r  TDC2_CHD/TDC_reg[6]/Q
                         net (fo=14, routed)          0.436     0.668    TDC2_CHD/TDC2D[6]
    SLICE_X93Y70         LUT5 (Prop_lut5_I2_O)        0.127     0.795 r  TDC2_CHD/CH_TIME1[11]_i_4__4/O
                         net (fo=1, routed)           0.421     1.216    TDC2_CHD/TDC2D[8]
    SLICE_X92Y69         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.407     1.623 r  TDC2_CHD/CH_TIME1_reg[11]_i_1__2/O[3]
                         net (fo=3, routed)           0.337     1.960    TDC2_CHD_n_0
    SLICE_X93Y69         LUT2 (Prop_lut2_I1_O)        0.120     2.080 r  CH_t_trig1_i_9__2/O
                         net (fo=1, routed)           0.000     2.080    TDC2_CHD/CH_t_trig1_reg_0[1]
    SLICE_X93Y69         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.242     2.322 r  TDC2_CHD/CH_t_trig1_reg_i_4__2/CO[1]
                         net (fo=1, routed)           0.269     2.591    CHANNEL2D/CH_t_trig1_reg_0[0]
    SLICE_X95Y68         LUT3 (Prop_lut3_I2_O)        0.118     2.709 r  CHANNEL2D/CH_t_trig1_i_2__2/O
                         net (fo=2, routed)           0.450     3.159    CHANNEL2D/CH_t_trig0
    SLICE_X98Y60         LUT6 (Prop_lut6_I3_O)        0.043     3.202 r  CHANNEL2D/CH_trig_f_i_3__2/O
                         net (fo=1, routed)           0.251     3.452    CHANNEL2D/CH_trig_f_i_3__2_n_0
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.043     3.495 r  CHANNEL2D/CH_trig_f_i_2__2/O
                         net (fo=1, routed)           0.212     3.708    CHANNEL2D/CH_trig_f_i_2__2_n_0
    SLICE_X99Y60         LUT6 (Prop_lut6_I2_O)        0.043     3.751 r  CHANNEL2D/CH_trig_f_i_1__2/O
                         net (fo=1, routed)           0.000     3.751    CHANNEL2D/CH_trig_f_i_1__2_n_0
    SLICE_X99Y60         FDRE                                         r  CHANNEL2D/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X99Y60         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL2D/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 TDC3_CHA/TDC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL3A/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.814ns  (logic 1.131ns (29.654%)  route 2.683ns (70.346%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48                                      0.000     0.000 r  TDC3_CHA/TDC_reg[6]/C
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  TDC3_CHA/TDC_reg[6]/Q
                         net (fo=14, routed)          0.514     0.730    TDC3_CHA/TDC3A[6]
    SLICE_X85Y50         LUT6 (Prop_lut6_I1_O)        0.043     0.773 r  TDC3_CHA/CH_TIME1[11]_i_9__5/O
                         net (fo=4, routed)           0.200     0.973    TDC3_CHA/CH_TIME1[11]_i_9__5_n_0
    SLICE_X84Y50         LUT5 (Prop_lut5_I0_O)        0.043     1.016 r  TDC3_CHA/CH_TIME1[11]_i_2__5/O
                         net (fo=3, routed)           0.348     1.364    TDC3_CHA/dout_i_reg[4][1]
    SLICE_X82Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224     1.588 f  TDC3_CHA/CH_TIME1_reg[11]_i_1__5/O[3]
                         net (fo=3, routed)           0.338     1.926    TDC3_CHA_n_0
    SLICE_X82Y53         LUT2 (Prop_lut2_I0_O)        0.120     2.046 r  CH_t_trig1_i_9__5/O
                         net (fo=1, routed)           0.000     2.046    TDC3_CHA/CH_t_trig1_reg[1]
    SLICE_X82Y53         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.282 r  TDC3_CHA/CH_t_trig1_reg_i_4__5/CO[1]
                         net (fo=1, routed)           0.310     2.592    CHANNEL3A/CH_t_trig1_reg_0[0]
    SLICE_X84Y53         LUT3 (Prop_lut3_I2_O)        0.120     2.712 r  CHANNEL3A/CH_t_trig1_i_2__5/O
                         net (fo=2, routed)           0.430     3.142    CHANNEL3A/CH_t_trig0
    SLICE_X88Y59         LUT6 (Prop_lut6_I1_O)        0.043     3.185 r  CHANNEL3A/CH_trig_f_i_3__5/O
                         net (fo=1, routed)           0.352     3.537    CHANNEL3A/CH_trig_f_i_3__5_n_0
    SLICE_X91Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.580 r  CHANNEL3A/CH_trig_f_i_2__5/O
                         net (fo=1, routed)           0.191     3.771    CHANNEL3A/CH_trig_f_i_2__5_n_0
    SLICE_X90Y65         LUT6 (Prop_lut6_I2_O)        0.043     3.814 r  CHANNEL3A/CH_trig_f_i_1__5/O
                         net (fo=1, routed)           0.000     3.814    CHANNEL3A/CH_trig_f_i_1__5_n_0
    SLICE_X90Y65         FDRE                                         r  CHANNEL3A/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X90Y65         FDRE (Setup_fdre_C_D)        0.065     3.865    CHANNEL3A/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.865    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 INC1_P
                            (input port)
  Destination:            TDC1_CHC/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  INC1_P (IN)
                         net (fo=0)                   0.000     0.000    INC1_P
    AD1                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  iN3/O
                         net (fo=1, routed)           0.000     0.908    TDC1_CHC/PINCAPT/CGE3i
    ILOGIC_X1Y110        ISERDESE2                                    r  TDC1_CHC/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC1_CHC/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        1.143ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 MCLK1_P
                            (clock source 'MCLK1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_1/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.881ns  (logic 0.881ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2                                    r  PINCAPT_M40_1/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y126        ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_1/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  1.143    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_1'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHD/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (CLK600_1 fall@3.958ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        1.032ns  (logic 0.045ns (4.360%)  route 0.987ns (95.640%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 3.445 - 3.958 ) 
    Source Clock Delay      (SCD):    -1.499ns = ( 1.626 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.575     2.658    TDC1_CHD/PINCAPT/CLK300
    SLICE_X108Y112       FDRE                                         r  TDC1_CHD/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 fall edge)
                                                      3.958     3.958 f  
    AA3                                               0.000     3.958 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     4.364 f  iMCLK1/O
                         net (fo=1, routed)           0.000     4.364    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     4.414 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     4.819    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     2.708 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     3.066    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     3.089 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.356     3.445    TDC1_CHD/PINCAPT/CLK600
    SLICE_X108Y112       FDRE                                         r  TDC1_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     3.197    
                         clock uncertainty           -0.190     3.007    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)       -0.009     2.998    TDC1_CHD/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  0.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_1'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PINCAPT_M40_1/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_1 fall@0.625ns - CLK300_1 fall@1.458ns)
  Data Path Delay:        0.778ns  (logic 0.023ns (2.956%)  route 0.755ns (97.044%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 0.078 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.250ns = ( 0.208 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 fall edge)
                                                      1.458     1.458 f  
    AA3                                               0.000     1.458 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     1.864 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.864    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.914 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     2.319    PLL1/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.111     0.208 f  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.566    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.023     0.589 f  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.397     0.986    PINCAPT_M40_1/CLK
    SLICE_X109Y125       FDRE                                         f  PINCAPT_M40_1/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 fall edge)
                                                      0.625     0.625 f  
    AA3                                               0.000     0.625 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     1.112 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.112    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.170 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     1.612    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -0.874 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.462    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.045    -0.417 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.495     0.078    PINCAPT_M40_1/CLK600
    SLICE_X109Y125       FDRE                                         r  PINCAPT_M40_1/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.249     0.327    
                         clock uncertainty            0.190     0.517    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.048     0.565    PINCAPT_M40_1/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (TX_CLK rise@25.000ns - CLK320 rise@21.875ns)
  Data Path Delay:        2.345ns  (logic 0.482ns (20.557%)  route 1.863ns (79.443%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 26.730 - 25.000 ) 
    Source Clock Delay      (SCD):    1.977ns = ( 23.852 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)    21.875    21.875 r  
    AA3                                               0.000    21.875 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    21.875    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881    22.756 r  iMCLK1/O
                         net (fo=1, routed)           0.000    22.756    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089    22.845 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301    23.146    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300    23.446 r  MCLKB1/O
                         net (fo=9, routed)           0.608    24.054    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.729    21.325 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.346    22.671    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    22.751 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       1.101    23.852    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X49Y129        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.216    24.068 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[6]/Q
                         net (fo=3, routed)           1.131    25.199    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_105
    SLICE_X50Y127        LUT4 (Prop_lut4_I0_O)        0.043    25.242 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_16/O
                         net (fo=1, routed)           0.000    25.242    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_16_n_0
    SLICE_X50Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173    25.415 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.415    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.465 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.732    26.197    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X51Y127        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.988    26.730    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X51Y127        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]/C
                         clock pessimism              0.051    26.781    
                         clock uncertainty           -0.179    26.602    
    SLICE_X51Y127        FDRE (Setup_fdre_C_CE)      -0.097    26.505    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[4]
  -------------------------------------------------------------------
                         required time                         26.505    
                         arrival time                         -26.197    
  -------------------------------------------------------------------
                         slack                                  0.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 FitGbtPrg/DataConverter_comp/drop_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - CLK320 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.687%)  route 0.465ns (82.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout1_buf/O
                         net (fo=15276, routed)       0.531     0.904    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X55Y121        FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.100     1.004 r  FitGbtPrg/DataConverter_comp/drop_counter_reg[12]/Q
                         net (fo=3, routed)           0.465     1.469    FitGbtPrg/DataConverter_comp/drop_counter_reg[12]
    SLICE_X54Y121        FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.728     1.051    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X54Y121        FDRE                                         r  FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]/C
                         clock pessimism              0.117     1.168    
                         clock uncertainty            0.179     1.347    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.066     1.413    FitGbtPrg/DataConverter_comp/drop_ounter_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  CLK600_2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 TDC2_CHB/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHB/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_2 rise@3.125ns - CLK600_2 rise@1.458ns)
  Data Path Delay:        1.056ns  (logic 0.216ns (20.446%)  route 0.840ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 1.842 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.782ns = ( -0.323 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     2.317 r  iMCLK2/O
                         net (fo=1, routed)           0.000     2.317    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.406 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     3.152    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.241    -2.089 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.067    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.095    -0.972 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.649    -0.323    TDC2_CHB/PINCAPT/CLK600
    SLICE_X102Y88        FDRE                                         r  TDC2_CHB/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDRE (Prop_fdre_C_Q)         0.216    -0.107 r  TDC2_CHB/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.840     0.733    TDC2_CHB/C_STR
    SLICE_X93Y84         FDRE                                         r  TDC2_CHB/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     3.874 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.874    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.951 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     4.647    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.351     0.296 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.225    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.064     1.289 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.553     1.842    TDC2_CHB/CLK
    SLICE_X93Y84         FDRE                                         r  TDC2_CHB/C_STR1_reg/C
                         clock pessimism             -0.719     1.123    
                         clock uncertainty           -0.190     0.933    
    SLICE_X93Y84         FDRE (Setup_fdre_C_D)       -0.022     0.911    TDC2_CHB/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 TDC2_CHD/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHD/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_2 rise@3.125ns - CLK600_2 rise@3.125ns)
  Data Path Delay:        0.524ns  (logic 0.100ns (19.087%)  route 0.424ns (80.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 2.558 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 2.613 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     3.508 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.508    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.558 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.963    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     1.877 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.235    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     2.258 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.355     2.613    TDC2_CHD/PINCAPT/CLK600
    SLICE_X107Y65        FDRE                                         r  TDC2_CHD/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.100     2.713 r  TDC2_CHD/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.424     3.137    TDC2_CHD/C_STR
    SLICE_X99Y71         FDRE                                         r  TDC2_CHD/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.468     2.558    TDC2_CHD/CLK300
    SLICE_X99Y71         FDRE                                         r  TDC2_CHD/C_STR1_reg/C
                         clock pessimism              0.244     2.802    
                         clock uncertainty            0.190     2.992    
    SLICE_X99Y71         FDRE (Hold_fdre_C_D)         0.036     3.028    TDC2_CHD/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 RSD2_P
                            (input port clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHD/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.268ns  (logic 0.845ns (37.246%)  route 1.423ns (62.754%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    Y11                                               0.000     1.800 r  RSD2_P (IN)
                         net (fo=0)                   0.000     1.800    RSD2_P
    Y11                  IBUFDS (Prop_ibufds_I_O)     0.845     2.645 r  RSD2_B/O
                         net (fo=7, routed)           1.423     4.068    TDC2_CHD/RSD2
    SLICE_X99Y71         FDRE                                         r  TDC2_CHD/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X99Y71         FDRE (Setup_fdre_C_D)       -0.001     4.999    TDC2_CHD/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                  0.931    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 INA2_P
                            (input port)
  Destination:            TDC2_CHA/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.871ns  (logic 0.871ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC8                                               0.000     0.000 r  INA2_P (IN)
                         net (fo=0)                   0.000     0.000    INA2_P
    AC8                  IBUFDS (Prop_ibufds_I_O)     0.871     0.871 r  iN5/O
                         net (fo=1, routed)           0.000     0.871    TDC2_CHA/PINCAPT/pin_in
    ILOGIC_X1Y82         ISERDESE2                                    r  TDC2_CHA/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC2_CHA/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  1.153    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 MCLK2_P
                            (clock source 'MCLK2'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_2/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.858ns  (logic 0.858ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  iMCLK2/O
                         net (fo=1, routed)           0.000     0.858    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2                                    r  PINCAPT_M40_2/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_2/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 PLL2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_2'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHD/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (CLK600_2 fall@3.958ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.508ns = ( 3.451 - 3.958 ) 
    Source Clock Delay      (SCD):    -1.492ns = ( 1.633 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.571     2.661    TDC2_CHD/PINCAPT/CLK300
    SLICE_X108Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 fall edge)
                                                      3.958     3.958 f  
    AA9                                               0.000     3.958 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     4.342 f  iMCLK2/O
                         net (fo=1, routed)           0.000     4.342    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     4.392 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     4.797    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     2.711 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     3.069    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     3.092 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.359     3.451    TDC2_CHD/PINCAPT/CLK600
    SLICE_X108Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.244     3.207    
                         clock uncertainty           -0.190     3.017    
    SLICE_X108Y53        FDRE (Setup_fdre_C_D)       -0.004     3.013    TDC2_CHD/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 PLL2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_2'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHB/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_2 fall@0.625ns - CLK300_2 fall@1.458ns)
  Data Path Delay:        0.789ns  (logic 0.023ns (2.915%)  route 0.766ns (97.085%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns = ( 0.099 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.248ns = ( 0.211 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 fall edge)
                                                      1.458     1.458 f  
    AA9                                               0.000     1.458 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     1.842 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.842    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.892 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.297    PLL2/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.086     0.211 f  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.569    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.023     0.592 f  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.408     1.000    TDC2_CHB/PINCAPT/CLK
    SLICE_X109Y89        FDRE                                         f  TDC2_CHB/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 fall edge)
                                                      0.625     0.625 f  
    AA9                                               0.000     0.625 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     1.089 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.089    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.147 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     1.589    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.456    -0.867 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.455    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045    -0.410 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.509     0.099    TDC2_CHB/PINCAPT/CLK600
    SLICE_X109Y89        FDRE                                         r  TDC2_CHB/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.244     0.343    
                         clock uncertainty            0.190     0.533    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.048     0.581    TDC2_CHB/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  CLK600_3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 PINCAPT_M40_3/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            BC_STR31_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_3 rise@3.125ns - CLK600_3 rise@1.458ns)
  Data Path Delay:        1.189ns  (logic 0.254ns (21.358%)  route 0.935ns (78.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.128ns = ( 1.997 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.675ns = ( -0.216 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     2.349 r  iMCLK3/O
                         net (fo=1, routed)           0.000     2.349    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.438 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     3.184    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.116    -1.932 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -0.910    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.095    -0.815 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.216    PINCAPT_M40_3/CLK600
    SLICE_X98Y36         FDRE                                         r  PINCAPT_M40_3/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y36         FDRE (Prop_fdre_C_Q)         0.254     0.038 r  PINCAPT_M40_3/str_reg/Q
                         net (fo=2, routed)           0.935     0.973    BC_STR3
    SLICE_X98Y43         FDRE                                         r  BC_STR31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     3.906 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.906    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.983 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     4.679    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.233     0.446 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.375    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.064     1.439 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.558     1.997    clk300_3
    SLICE_X98Y43         FDRE                                         r  BC_STR31_reg/C
                         clock pessimism             -0.712     1.285    
                         clock uncertainty           -0.190     1.095    
    SLICE_X98Y43         FDRE (Setup_fdre_C_D)       -0.001     1.094    BC_STR31_reg
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 TDC3_CHA/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHA/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_3 rise@3.125ns - CLK600_3 rise@3.125ns)
  Data Path Delay:        0.525ns  (logic 0.107ns (20.371%)  route 0.418ns (79.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns = ( 2.631 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.451ns = ( 2.674 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     3.540 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.540    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.590 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.995    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     1.934 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.292    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.023     2.315 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.359     2.674    TDC3_CHA/PINCAPT/CLK600
    SLICE_X108Y45        FDRE                                         r  TDC3_CHA/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.107     2.781 r  TDC3_CHA/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.418     3.199    TDC3_CHA/C_STR
    SLICE_X92Y42         FDRE                                         r  TDC3_CHA/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     3.621 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.621    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.679 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.121    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.426     1.695 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.107    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.045     2.152 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.479     2.631    TDC3_CHA/CLK
    SLICE_X92Y42         FDRE                                         r  TDC3_CHA/C_STR1_reg/C
                         clock pessimism              0.239     2.870    
                         clock uncertainty            0.190     3.060    
    SLICE_X92Y42         FDRE (Hold_fdre_C_D)         0.001     3.061    TDC3_CHA/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 RSC3_P
                            (input port clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHC/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.280ns  (logic 0.942ns (41.331%)  route 1.338ns (58.669%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    AE17                                              0.000     1.800 r  RSC3_P (IN)
                         net (fo=0)                   0.000     1.800    RSC3_P
    AE17                 IBUFDS (Prop_ibufds_I_O)     0.942     2.742 r  RSC3_B/O
                         net (fo=7, routed)           1.338     4.080    TDC3_CHC/RSC3
    SLICE_X81Y42         FDRE                                         r  TDC3_CHC/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y42         FDRE (Setup_fdre_C_D)       -0.011     4.989    TDC3_CHC/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 INA3_P
                            (input port)
  Destination:            TDC3_CHA/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.898ns  (logic 0.898ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF14                                              0.000     0.000 r  INA3_P (IN)
                         net (fo=0)                   0.000     0.000    INA3_P
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.898     0.898 r  iN9/O
                         net (fo=1, routed)           0.000     0.898    TDC3_CHA/PINCAPT/pin_in
    ILOGIC_X1Y46         ISERDESE2                                    r  TDC3_CHA/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y46         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC3_CHA/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  1.126    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MCLK3_P
                            (clock source 'MCLK3'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_3/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  iMCLK3/O
                         net (fo=1, routed)           0.000     0.890    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2                                    r  PINCAPT_M40_3/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y26         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_3/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  1.134    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 PLL3/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_3'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHA/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_3 fall@3.958ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        1.865ns  (logic 0.095ns (5.094%)  route 1.770ns (94.906%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 2.882 - 3.958 ) 
    Source Clock Delay      (SCD):    -3.391ns = ( -0.266 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     4.015 r  iMCLK3/O
                         net (fo=1, routed)           0.000     4.015    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.104 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.850    PLL3/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.116    -0.266 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.756    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.095     0.851 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.748     1.599    TDC3_CHA/PINCAPT/CLK
    SLICE_X107Y46        FDRE                                         r  TDC3_CHA/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 fall edge)
                                                      3.958     3.958 f  
    AB16                                              0.000     3.958 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     4.739 f  iMCLK3/O
                         net (fo=1, routed)           0.000     4.739    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     4.816 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     5.512    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.233     1.279 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929     2.208    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.064     2.272 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.610     2.882    TDC3_CHA/PINCAPT/CLK600
    SLICE_X107Y46        FDRE                                         r  TDC3_CHA/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.712     2.171    
                         clock uncertainty           -0.190     1.981    
    SLICE_X107Y46        FDRE (Setup_fdre_C_D)       -0.016     1.965    TDC3_CHA/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 PLL3/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_3'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHA/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_3 fall@0.625ns - CLK300_3 fall@1.458ns)
  Data Path Delay:        0.791ns  (logic 0.023ns (2.908%)  route 0.768ns (97.092%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns = ( 0.163 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.191ns = ( 0.267 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 fall edge)
                                                      1.458     1.458 f  
    AB16                                              0.000     1.458 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     1.873 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.873    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.923 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.328    PLL3/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.061     0.267 f  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.625    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.023     0.648 f  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.410     1.058    TDC3_CHA/PINCAPT/CLK
    SLICE_X107Y46        FDRE                                         f  TDC3_CHA/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 fall edge)
                                                      0.625     0.625 f  
    AB16                                              0.000     0.625 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     1.121 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.121    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.179 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     1.621    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.426    -0.805 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.393    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.045    -0.348 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.511     0.163    TDC3_CHA/PINCAPT/CLK600
    SLICE_X107Y46        FDRE                                         r  TDC3_CHA/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.239     0.402    
                         clock uncertainty            0.190     0.592    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.048     0.640    TDC3_CHA/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.297ns (46.344%)  route 0.344ns (53.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 6.028 - 4.167 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.115     2.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X64Y148        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y148        FDRE (Prop_fdre_C_Q)         0.254     2.274 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.344     2.618    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X64Y149        LUT2 (Prop_lut2_I1_O)        0.043     2.661 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000     2.661    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X64Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.004     6.028    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.048     6.076    
                         clock uncertainty           -0.215     5.860    
    SLICE_X64Y149        FDCE (Setup_fdce_C_D)        0.067     5.927    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  3.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.595ns  (logic 0.135ns (22.692%)  route 0.460ns (77.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 13.646 - 12.500 ) 
    Source Clock Delay      (SCD):    0.910ns = ( 13.409 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658    13.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    12.076 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.549    13.410    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X63Y149        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE (Prop_fdre_C_Q)         0.107    13.517 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.460    13.976    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X64Y149        LUT2 (Prop_lut2_I0_O)        0.028    14.004 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000    14.004    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X64Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370    12.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    12.899 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.747    13.646    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.039    13.607    
                         clock uncertainty            0.215    13.823    
    SLICE_X64Y149        FDCE (Hold_fdce_C_D)         0.093    13.916    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.916    
                         arrival time                          14.004    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.378ns  (logic 0.431ns (12.760%)  route 2.947ns (87.240%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 26.901 - 24.999 ) 
    Source Clock Delay      (SCD):    2.068ns = ( 18.734 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    17.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    17.571 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.163    18.734    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X100Y134       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y134       FDCE (Prop_fdce_C_Q)         0.216    18.950 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[85]/Q
                         net (fo=9, routed)           0.534    19.484    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Q[41]
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.043    19.527 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_86/O
                         net (fo=1, routed)           0.610    20.137    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_86_n_0
    SLICE_X96Y133        LUT6 (Prop_lut6_I0_O)        0.043    20.180 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_83/O
                         net (fo=39, routed)          1.048    21.228    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s1_from_syndromes_0[3]
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.043    21.271 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0/O
                         net (fo=1, routed)           0.417    21.688    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0_n_0
    SLICE_X101Y123       LUT5 (Prop_lut5_I4_O)        0.043    21.731 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0/O
                         net (fo=1, routed)           0.338    22.069    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0_n_0
    SLICE_X101Y123       LUT6 (Prop_lut6_I5_O)        0.043    22.112 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1__0/O
                         net (fo=1, routed)           0.000    22.112    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg_1
    SLICE_X101Y123       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.045    26.901    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/RX_FRAMECLK_O
    SLICE_X101Y123       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/C
                         clock pessimism              0.048    26.949    
                         clock uncertainty           -0.215    26.734    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)        0.032    26.766    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         26.766    
                         arrival time                         -22.112    
  -------------------------------------------------------------------
                         slack                                  4.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.157ns (28.368%)  route 0.396ns (71.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.578     0.939    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X95Y133        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y133        FDCE (Prop_fdce_C_Q)         0.091     1.030 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[60]/Q
                         net (fo=8, routed)           0.396     1.426    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Q[60]
    SLICE_X97Y125        LUT6 (Prop_lut6_I1_O)        0.066     1.492 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[15]_i_1__2/O
                         net (fo=2, routed)           0.000     1.492    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[15]
    SLICE_X97Y125        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.767     1.167    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X97Y125        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]/C
                         clock pessimism             -0.039     1.128    
                         clock uncertainty            0.215     1.343    
    SLICE_X97Y125        FDCE (Hold_fdce_C_D)         0.061     1.404    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  TDCCLK1

Setup :            0  Failing Endpoints,  Worst Slack        2.068ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 TDC1_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHB/tdc_raw_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.843ns  (logic 0.232ns (27.532%)  route 0.611ns (72.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100                                     0.000     0.000 r  TDC1_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.232     0.232 r  TDC1_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/Q
                         net (fo=3, routed)           0.611     0.843    TDC1_CHB/C_FIFO[5]
    SLICE_X85Y100        FDRE                                         r  TDC1_CHB/tdc_raw_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X85Y100        FDRE (Setup_fdre_C_D)       -0.089     2.911    TDC1_CHB/tdc_raw_i_reg[12]
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  2.068    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  TDCCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.713ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 TDC2_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHA/tdc_raw_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.177ns  (logic 0.232ns (19.712%)  route 0.945ns (80.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y77                                      0.000     0.000 r  TDC2_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
    SLICE_X94Y77         FDRE (Prop_fdre_C_Q)         0.232     0.232 r  TDC2_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/Q
                         net (fo=3, routed)           0.945     1.177    TDC2_CHA/C_FIFO[5]
    SLICE_X83Y80         FDRE                                         r  TDC2_CHA/tdc_raw_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X83Y80         FDRE (Setup_fdre_C_D)       -0.110     2.890    TDC2_CHA/tdc_raw_i_reg[12]
  -------------------------------------------------------------------
                         required time                          2.890    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  1.713    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  TDCCLK3

Setup :            0  Failing Endpoints,  Worst Slack        2.120ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHA/tdc_raw_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.789ns  (logic 0.232ns (29.408%)  route 0.557ns (70.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y46                                      0.000     0.000 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
    SLICE_X82Y46         FDRE (Prop_fdre_C_Q)         0.232     0.232 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/Q
                         net (fo=3, routed)           0.557     0.789    TDC3_CHA/C_FIFO[5]
    SLICE_X85Y49         FDRE                                         r  TDC3_CHA/tdc_raw_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X85Y49         FDRE (Setup_fdre_C_D)       -0.091     2.909    TDC3_CHA/tdc_raw_i_reg[12]
  -------------------------------------------------------------------
                         required time                          2.909    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  2.120    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HSPI
  To Clock:  HSPI

Setup :            0  Failing Endpoints,  Worst Slack       14.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.163ns  (required time - arrival time)
  Source:                 HSEL
                            (input port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            hspibuf_rd_reg/CLR
                            (recovery check against rising-edge clock HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (HSPI fall@25.000ns - HSPI rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.694ns (28.154%)  route 1.770ns (71.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 26.773 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI rise edge)       0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 r  HSEL (IN)
                         net (fo=0)                   0.000    10.000    HSEL
    G26                  IBUF (Prop_ibuf_I_O)         0.659    10.659 r  iHSEL/O
                         net (fo=26, routed)          1.074    11.733    HSELI
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.035    11.768 f  iHMISO_i_1/O
                         net (fo=14, routed)          0.696    12.464    iHMISO_i_1_n_0
    SLICE_X63Y99         FDCE                                         f  hspibuf_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.444    25.444 f  iHSCK/O
                         net (fo=1, routed)           0.704    26.148    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.174 f  HSCKI_BUFG_inst/O
                         net (fo=112, routed)         0.599    26.773    HSCKI_BUFG
    SLICE_X63Y99         FDCE                                         r  hspibuf_rd_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.773    
                         clock uncertainty           -0.035    26.737    
    SLICE_X63Y99         FDCE (Recov_fdce_C_CLR)     -0.110    26.627    hspibuf_rd_reg
  -------------------------------------------------------------------
                         required time                         26.627    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                 14.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.183ns  (arrival time - required time)
  Source:                 HSEL
                            (input port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            hspi_bit_count_reg[1]/CLR
                            (removal check against rising-edge clock HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -25.000ns  (HSPI fall@25.000ns - HSPI rise@50.000ns)
  Data Path Delay:        3.193ns  (logic 1.349ns (42.266%)  route 1.843ns (57.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 29.084 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI rise edge)      50.000    50.000 r  
                         input delay                  5.000    55.000    
    G26                                               0.000    55.000 r  HSEL (IN)
                         net (fo=0)                   0.000    55.000    HSEL
    G26                  IBUF (Prop_ibuf_I_O)         1.313    56.313 r  iHSEL/O
                         net (fo=26, routed)          1.285    57.599    HSELI
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.036    57.635 f  iHMISO_i_1/O
                         net (fo=14, routed)          0.558    58.193    iHMISO_i_1_n_0
    SLICE_X61Y100        FDCE                                         f  hspi_bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         1.420    26.420 f  iHSCK/O
                         net (fo=1, routed)           1.476    27.896    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.976 f  HSCKI_BUFG_inst/O
                         net (fo=112, routed)         1.108    29.084    HSCKI_BUFG
    SLICE_X61Y100        FDCE                                         r  hspi_bit_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    29.084    
                         clock uncertainty            0.035    29.119    
    SLICE_X61Y100        FDCE (Remov_fdce_C_CLR)     -0.110    29.009    hspi_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                        -29.009    
                         arrival time                          58.193    
  -------------------------------------------------------------------
                         slack                                 29.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.636ns  (logic 0.301ns (18.403%)  route 1.335ns (81.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 26.910 - 24.999 ) 
    Source Clock Delay      (SCD):    2.023ns = ( 22.856 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    21.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    21.738 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.118    22.856    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDCE (Prop_fdce_C_Q)         0.258    23.114 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.367    23.481    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X64Y144        LUT2 (Prop_lut2_I1_O)        0.043    23.524 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.968    24.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X87Y146        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         1.054    26.910    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X87Y146        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]/C
                         clock pessimism              0.048    26.958    
                         clock uncertainty           -0.215    26.743    
    SLICE_X87Y146        FDCE (Recov_fdce_C_CLR)     -0.206    26.537    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]
  -------------------------------------------------------------------
                         required time                         26.537    
                         arrival time                         -24.491    
  -------------------------------------------------------------------
                         slack                                  2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.498ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.744ns  (logic 0.151ns (20.298%)  route 0.593ns (79.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.892ns = ( 5.059 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     4.502    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     4.528 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.531     5.059    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y150        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDCE (Prop_fdce_C_Q)         0.123     5.182 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.198     5.380    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X64Y144        LUT2 (Prop_lut2_I1_O)        0.028     5.408 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.395     5.802    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X86Y144        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=183, routed)         0.778     1.178    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X86Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg/C
                         clock pessimism             -0.039     1.139    
                         clock uncertainty            0.215     1.354    
    SLICE_X86Y144        FDCE (Remov_fdce_C_CLR)     -0.050     1.304    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           5.802    
  -------------------------------------------------------------------
                         slack                                  4.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.158ns  (logic 0.223ns (19.252%)  route 0.935ns (80.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 10.191 - 8.333 ) 
    Source Clock Delay      (SCD):    2.017ns = ( 6.184 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.112     6.183    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X59Y150        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y150        FDPE (Prop_fdpe_C_Q)         0.223     6.406 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          0.935     7.342    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X60Y144        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.001    10.191    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X60Y144        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/C
                         clock pessimism              0.048    10.239    
                         clock uncertainty           -0.035    10.204    
    SLICE_X60Y144        FDCE (Recov_fdce_C_CLR)     -0.206     9.998    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.089%)  route 0.270ns (64.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.584     0.945    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X92Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118     1.063 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.138     1.201    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X92Y149        LUT2 (Prop_lut2_I1_O)        0.028     1.229 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.132     1.361    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X92Y147        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.784     1.184    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X92Y147        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/C
                         clock pessimism             -0.225     0.959    
    SLICE_X92Y147        FDCE (Remov_fdce_C_CLR)     -0.050     0.909    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       39.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       53.961ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.430ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[3]/CLR
                            (recovery check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        2.188ns  (logic 0.665ns (30.384%)  route 1.523ns (69.616%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 101.771 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    E26                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         0.665    60.665 f  iCS/O
                         net (fo=15, routed)          1.523    62.188    T
    SLICE_X57Y92         FDCE                                         f  spi_bit_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
    F22                                               0.000   100.000 r  SCK (IN)
                         net (fo=0)                   0.000   100.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.449   100.449 r  iSCK/O
                         net (fo=1, routed)           0.704   101.153    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.179 r  SCKI_BUFG_inst/O
                         net (fo=99, routed)          0.592   101.771    SCKI_BUFG
    SLICE_X57Y92         FDCE                                         r  spi_bit_count_reg[3]/C
                         clock pessimism              0.000   101.771    
                         clock uncertainty           -0.035   101.736    
    SLICE_X57Y92         FDCE (Recov_fdce_C_CLR)     -0.117   101.619    spi_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.619    
                         arrival time                         -62.188    
  -------------------------------------------------------------------
                         slack                                 39.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.961ns  (arrival time - required time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[4]/CLR
                            (removal check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (SPI rise@0.000ns - SPI fall@50.000ns)
  Data Path Delay:        3.118ns  (logic 1.319ns (42.314%)  route 1.799ns (57.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    E26                                               0.000    55.000 f  CS (IN)
                         net (fo=0)                   0.000    55.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         1.319    56.319 f  iCS/O
                         net (fo=15, routed)          1.799    58.118    T
    SLICE_X57Y93         FDCE                                         f  spi_bit_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  iSCK/O
                         net (fo=1, routed)           1.476     2.901    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.981 r  SCKI_BUFG_inst/O
                         net (fo=99, routed)          1.258     4.239    SCKI_BUFG
    SLICE_X57Y93         FDCE                                         r  spi_bit_count_reg[4]/C
                         clock pessimism              0.000     4.239    
                         clock uncertainty            0.035     4.275    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.117     4.158    spi_bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                          58.118    
  -------------------------------------------------------------------
                         slack                                 53.961    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TX_CLK
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       22.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.398ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[1]/CLR
                            (recovery check against rising-edge clock TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_CLK rise@25.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.254ns (11.050%)  route 2.045ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 26.795 - 25.000 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        1.158     2.034    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X86Y113        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.254     2.288 f  FitGbtPrg/Reset_Generator_comp/reset_gbt_reg/Q
                         net (fo=37, routed)          2.045     4.333    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/RESET
    SLICE_X101Y136       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        1.053    26.795    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X101Y136       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[1]/C
                         clock pessimism              0.201    26.996    
                         clock uncertainty           -0.059    26.937    
    SLICE_X101Y136       FDCE (Recov_fdce_C_CLR)     -0.206    26.731    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/general_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                 22.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]/PRE
                            (removal check against rising-edge clock TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.161%)  route 0.183ns (60.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.576     0.949    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X90Y135        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDPE (Prop_fdpe_C_Q)         0.118     1.067 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.183     1.250    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[0]_0
    SLICE_X89Y134        FDPE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3321, routed)        0.773     1.096    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/TXDataClk
    SLICE_X89Y134        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]/C
                         clock pessimism             -0.118     0.978    
    SLICE_X89Y134        FDPE (Remov_fdpe_C_PRE)     -0.072     0.906    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.910ns (58.872%)  route 0.636ns (41.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 10.239 - 8.333 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.324     2.229    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.867     3.096 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.360     3.456    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X101Y151       LUT1 (Prop_lut1_I0_O)        0.043     3.499 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.275     3.774    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X101Y151       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.049    10.239    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X101Y151       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.146    10.385    
                         clock uncertainty           -0.035    10.350    
    SLICE_X101Y151       FDCE (Recov_fdce_C_CLR)     -0.206    10.144    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.557ns (63.897%)  route 0.315ns (36.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.718     1.079    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.608 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.183     1.791    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X101Y151       LUT1 (Prop_lut1_I0_O)        0.028     1.819 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.131     1.950    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X101Y151       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.769     1.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X101Y151       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.229     0.940    
    SLICE_X101Y151       FDCE (Remov_fdce_C_CLR)     -0.069     0.871    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  1.079    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 BC_JUMP1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.317ns  (logic 3.536ns (48.325%)  route 3.781ns (51.675%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100                                     0.000     0.000 r  BC_JUMP1_reg/C
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  BC_JUMP1_reg/Q
                         net (fo=3, routed)           0.936     1.190    BC_JUMP1
    SLICE_X52Y88         LUT6 (Prop_lut6_I1_O)        0.043     1.233 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.565     1.798    IRQI0
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.043     1.841 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.280     4.121    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.317 r  IRQ1/O
                         net (fo=0)                   0.000     7.317    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  7.683    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 BC_JUMP2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.270ns  (logic 3.536ns (48.638%)  route 3.734ns (51.362%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83                                      0.000     0.000 r  BC_JUMP2_reg/C
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  BC_JUMP2_reg/Q
                         net (fo=3, routed)           0.889     1.143    BC_JUMP2
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.043     1.186 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.565     1.751    IRQI0
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.043     1.794 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.280     4.074    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.270 r  IRQ1/O
                         net (fo=0)                   0.000     7.270    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  7.730    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_3
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 BC_JUMP3_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.682ns  (logic 3.536ns (46.026%)  route 4.146ns (53.974%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47                                      0.000     0.000 r  BC_JUMP3_reg/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  BC_JUMP3_reg/Q
                         net (fo=3, routed)           1.302     1.556    BC_JUMP3
    SLICE_X52Y88         LUT6 (Prop_lut6_I2_O)        0.043     1.599 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.565     2.163    IRQI0
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.043     2.206 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.280     4.486    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.682 r  IRQ1/O
                         net (fo=0)                   0.000     7.682    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.318    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 tao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            AT0_N
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.800ns  (MaxDelay Path 1.800ns)
  Data Path Delay:        1.586ns  (logic 1.586ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66                                      0.000     0.000 r  tao_reg[0]/C
    OLOGIC_X1Y66         FDRE (Prop_fdre_C_Q)         0.347     0.347 r  tao_reg[0]/Q
                         net (fo=1, routed)           0.000     0.347    tao[0]
    AC13                 OBUFDS (Prop_obufds_I_OB)    1.239     1.586 r  iAT0/OB
                         net (fo=0)                   0.000     1.586    AT0_N
    AD13                                                              r  AT0_N (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    1.800     1.800    
                         output delay                -0.000     1.800    
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.542ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED3
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.458ns  (logic 3.566ns (47.820%)  route 3.891ns (52.180%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131                                     0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.254     0.254 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/Q
                         net (fo=16, routed)          2.019     2.273    readout_status[GBT_status][gbtRx_Ready]
    SLICE_X49Y105        LUT1 (Prop_lut1_I0_O)        0.051     2.324 r  ILED3_i_1/O
                         net (fo=1, routed)           1.872     4.196    ILED3_i_1_n_0
    J24                  OBUF (Prop_obuf_I_O)         3.261     7.458 r  ILED3/O
                         net (fo=0)                   0.000     7.458    LED3
    J24                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  7.542    





