INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:56:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.477ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.137ns (25.712%)  route 3.285ns (74.288%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2064, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X35Y67         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/stq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.198     0.706 r  lsq2/handshake_lsq_lsq2_core/stq_head_q_reg[1]/Q
                         net (fo=22, routed)          0.612     1.318    lsq2/handshake_lsq_lsq2_core/stq_head_q[1]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.119     1.437 f  lsq2/handshake_lsq_lsq2_core/memEndValid_i_6/O
                         net (fo=2, routed)           0.314     1.752    lsq2/handshake_lsq_lsq2_core/memEndValid_i_6_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.043     1.795 r  lsq2/handshake_lsq_lsq2_core/stq_alloc_0_q_i_3/O
                         net (fo=5, routed)           0.318     2.112    control_merge1/fork_valid/generateBlocks[0].regblock/lazy_fork0_outs_0_ready
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.043     2.155 f  control_merge1/fork_valid/generateBlocks[0].regblock/outputValid_i_3/O
                         net (fo=9, routed)           0.299     2.454    buffer7/fifo/transmitValue_reg_3
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.043     2.497 f  buffer7/fifo/transmitValue_i_2__5/O
                         net (fo=11, routed)          0.217     2.714    control_merge2/tehb/control/stq_addr_valid_7_q_i_5_0
    SLICE_X39Y69         LUT5 (Prop_lut5_I1_O)        0.043     2.757 f  control_merge2/tehb/control/ldq_addr_7_q[6]_i_18__0/O
                         net (fo=25, routed)          0.421     3.178    lsq3/handshake_lsq_lsq3_core/transmitValue_reg_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.043     3.221 r  lsq3/handshake_lsq_lsq3_core/stq_addr_0_q[6]_i_9/O
                         net (fo=1, routed)           0.341     3.561    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/entry_port_options_1_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.803 r  lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.803    lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[6]_i_4__0_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.852 r  lsq3/handshake_lsq_lsq3_core/stq_addr_valid_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.852    lsq3/handshake_lsq_lsq3_core/stq_addr_valid_7_q_reg_i_3_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.901 r  lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.901    lsq3/handshake_lsq_lsq3_core/stq_addr_0_q_reg[6]_i_5_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     4.046 f  lsq3/handshake_lsq_lsq3_core/stq_addr_valid_7_q_reg_i_4/O[3]
                         net (fo=2, routed)           0.295     4.341    lsq3/handshake_lsq_lsq3_core/stq_addr_valid_7_q_reg_i_4_n_4
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.120     4.461 r  lsq3/handshake_lsq_lsq3_core/stq_addr_7_q[6]_i_1__0/O
                         net (fo=7, routed)           0.469     4.930    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_7
    SLICE_X29Y72         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2064, unset)         0.483     3.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X29Y72         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X29Y72         FDRE (Setup_fdre_C_CE)      -0.194     3.453    lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                 -1.477    




