<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVInstrInfo.h - RISCV Instruction Information --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the RISCV implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVINSTRINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVINSTRINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="RISCVInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   19</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;RISCVGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>RISCVSubtarget;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstrInfo.html">   26</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classRISCVGenInstrInfo.html">RISCVGenInstrInfo</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a344cb4f0747c8ab0c6805dd0d6fd9c40">RISCVInstrInfo</a>(<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">STI</a>);</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a1821b29fdb987ab67f0c2e5e3a5e55ce">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a09557c75a7a8430375ae19a2a334b339">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a687028adf04da72a42c641a2fd2d239c">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DstReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a0b19ec3fc9baf308fcc802b24afeae6f">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                           <span class="keywordtype">bool</span> IsKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#ac41ae3dd08723ddd41e60eee90d3cef1">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                            <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// Materializes the given integer Val into DstReg.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#ab379bc403dbc328e667b5b50b89ddd62">movImm</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, uint64_t Val,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;              <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a8424c147a24cf4d707de1b7392597e48">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#accb26dceb67191d19382f459c06d4f15">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a2bc4c29964a242a574a8e9b78df0bb31">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a8c41e83830134a9b8d4af6daa73137df">insertIndirectBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, int64_t BrOffset,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a0dfd1992efae5e90f455748420554770">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a8b2d06a5adb70f217a01910738bcb044">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1RISCVInstrInfo.html#abbcb71c00eaa19f6b30aacb521e718a5">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#ad6cf2e2ddb3fef46c8320decd4343c56">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                             int64_t BrOffset) <span class="keyword">const override</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a658bdb32cfdf7a3051a4221c15fc441f">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a6643db423ad018f2a7375b8f46e439af">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#ac0f8613b55a8e377d947123b40342e66">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                    int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#afc0ac4e187f1865c16f5dd0814e7fa5b">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#aaad12324dcb623d1db1aabb5cb10150e">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a8024544b0a5fddb84899baeec7d739bb">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// Return true if the function can safely be outlined from.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a27e5a818e421079a4fb086a0dca39bcd">isFunctionSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                              <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Return true if MBB is safe to outline from, and return any target-specific</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// information in Flags.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a9e0f1068be127e44f7350a2481e21a9c">isMBBSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                      <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const override</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Calculate target-specific information for a set of outlining candidates.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a6ecd7b7f13537019e76ffc72de8a501c">getOutliningCandidateInfo</a>(</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) <span class="keyword">const override</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// Return if/how a given MachineInstr should be outlined.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#a5126a85ee1f37fa71d0b9db18b899198">getOutliningType</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                   <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// Insert a custom frame for outlined functions.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#aa0ee8a29120b044f4c4668626e264393">buildOutlinedFrame</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// Insert a call to an outlined function into a given basic block.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstrInfo.html#ac76d65305653dfe3df9e4b22dbe6a83e">insertOutlinedCall</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">  134</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code" href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">STI</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;};</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_ab379bc403dbc328e667b5b50b89ddd62"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ab379bc403dbc328e667b5b50b89ddd62">llvm::RISCVInstrInfo::movImm</a></div><div class="ttdeci">void movImm(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register DstReg, uint64_t Val, MachineInstr::MIFlag Flag=MachineInstr::NoFlags) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00164">RISCVInstrInfo.cpp:164</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00079">MachineInstr.h:79</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_ac76d65305653dfe3df9e4b22dbe6a83e"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ac76d65305653dfe3df9e4b22dbe6a83e">llvm::RISCVInstrInfo::insertOutlinedCall</a></div><div class="ttdeci">virtual MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00787">RISCVInstrInfo.cpp:787</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a0dfd1992efae5e90f455748420554770"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a0dfd1992efae5e90f455748420554770">llvm::RISCVInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00304">RISCVInstrInfo.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_ac0f8613b55a8e377d947123b40342e66"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ac0f8613b55a8e377d947123b40342e66">llvm::RISCVInstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00562">RISCVInstrInfo.cpp:562</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a9e0f1068be127e44f7350a2481e21a9c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a9e0f1068be127e44f7350a2481e21a9c">llvm::RISCVInstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00657">RISCVInstrInfo.cpp:657</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a2bc4c29964a242a574a8e9b78df0bb31"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a2bc4c29964a242a574a8e9b78df0bb31">llvm::RISCVInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;dl, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00338">RISCVInstrInfo.cpp:338</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_aa0ee8a29120b044f4c4668626e264393"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aa0ee8a29120b044f4c4668626e264393">llvm::RISCVInstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">virtual void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00761">RISCVInstrInfo.cpp:761</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a0b19ec3fc9baf308fcc802b24afeae6f"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a0b19ec3fc9baf308fcc802b24afeae6f">llvm::RISCVInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool IsKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00113">RISCVInstrInfo.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a09557c75a7a8430375ae19a2a334b339"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a09557c75a7a8430375ae19a2a334b339">llvm::RISCVInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00065">RISCVInstrInfo.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classRISCVGenInstrInfo_html"><div class="ttname"><a href="classRISCVGenInstrInfo.html">RISCVGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a8024544b0a5fddb84899baeec7d739bb"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8024544b0a5fddb84899baeec7d739bb">llvm::RISCVInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00623">RISCVInstrInfo.cpp:623</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a658bdb32cfdf7a3051a4221c15fc441f"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a658bdb32cfdf7a3051a4221c15fc441f">llvm::RISCVInstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00492">RISCVInstrInfo.cpp:492</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a6ecd7b7f13537019e76ffc72de8a501c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a6ecd7b7f13537019e76ffc72de8a501c">llvm::RISCVInstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00668">RISCVInstrInfo.cpp:668</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a6643db423ad018f2a7375b8f46e439af"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a6643db423ad018f2a7375b8f46e439af">llvm::RISCVInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00505">RISCVInstrInfo.cpp:505</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a687028adf04da72a42c641a2fd2d239c"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a687028adf04da72a42c641a2fd2d239c">llvm::RISCVInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DstReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00088">RISCVInstrInfo.cpp:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a344cb4f0747c8ab0c6805dd0d6fd9c40"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a344cb4f0747c8ab0c6805dd0d6fd9c40">llvm::RISCVInstrInfo::RISCVInstrInfo</a></div><div class="ttdeci">RISCVInstrInfo(RISCVSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00035">RISCVInstrInfo.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a5126a85ee1f37fa71d0b9db18b899198"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a5126a85ee1f37fa71d0b9db18b899198">llvm::RISCVInstrInfo::getOutliningType</a></div><div class="ttdeci">virtual outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MBBI, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00713">RISCVInstrInfo.cpp:713</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a1821b29fdb987ab67f0c2e5e3a5e55ce"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a1821b29fdb987ab67f0c2e5e3a5e55ce">llvm::RISCVInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00039">RISCVInstrInfo.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a8b2d06a5adb70f217a01910738bcb044"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8b2d06a5adb70f217a01910738bcb044">llvm::RISCVInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00417">RISCVInstrInfo.cpp:417</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a8424c147a24cf4d707de1b7392597e48"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8424c147a24cf4d707de1b7392597e48">llvm::RISCVInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00453">RISCVInstrInfo.cpp:453</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_accb26dceb67191d19382f459c06d4f15"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#accb26dceb67191d19382f459c06d4f15">llvm::RISCVInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00236">RISCVInstrInfo.cpp:236</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00026">RISCVInstrInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a6fa9c478225b2523ea5b02aa34d5dcb5"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a6fa9c478225b2523ea5b02aa34d5dcb5">llvm::RISCVInstrInfo::STI</a></div><div class="ttdeci">const RISCVSubtarget &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00134">RISCVInstrInfo.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_aaad12324dcb623d1db1aabb5cb10150e"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#aaad12324dcb623d1db1aabb5cb10150e">llvm::RISCVInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00617">RISCVInstrInfo.cpp:617</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a8c41e83830134a9b8d4af6daa73137df"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a8c41e83830134a9b8d4af6daa73137df">llvm::RISCVInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">unsigned insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00375">RISCVInstrInfo.cpp:375</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_abbcb71c00eaa19f6b30aacb521e718a5"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#abbcb71c00eaa19f6b30aacb521e718a5">llvm::RISCVInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00425">RISCVInstrInfo.cpp:425</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_afc0ac4e187f1865c16f5dd0814e7fa5b"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#afc0ac4e187f1865c16f5dd0814e7fa5b">llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00585">RISCVInstrInfo.cpp:585</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_ad6cf2e2ddb3fef46c8320decd4343c56"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ad6cf2e2ddb3fef46c8320decd4343c56">llvm::RISCVInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00432">RISCVInstrInfo.cpp:432</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00080">MachineInstr.h:80</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="RISCVRegisterInfo_8h_html"><div class="ttname"><a href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_a27e5a818e421079a4fb086a0dca39bcd"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#a27e5a818e421079a4fb086a0dca39bcd">llvm::RISCVInstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00640">RISCVInstrInfo.cpp:640</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstrInfo_html_ac41ae3dd08723ddd41e60eee90d3cef1"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html#ac41ae3dd08723ddd41e60eee90d3cef1">llvm::RISCVInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DstReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00140">RISCVInstrInfo.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
