design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/picorv32,picorv32,RUN_2025.10.13_17.53.13,flow completed,0h11m59s0ms,0h7m1s0ms,9938.74101267091,2.6721191312,3975.496405068364,-1,63.996399999999994,794.05,9212,0,0,0,0,0,0,0,0,0,0,0,860573,99136,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1054851418.0,0.0,51.63,48.38,10.9,16.95,-1,6311,8884,180,2305,0,0,0,8126,406,91,227,173,1042,388,113,2709,1631,1657,23,5644,4082,10809,16634,10623,47792,629227.7376,0.0213,0.0165,3.39e-05,0.0269,0.0202,4.83e-06,0.0345,0.0243,5.84e-06,1.4200000000000017,100.0,10.0,100,1,40,153.18,153.6,0.3,1,10,0.5,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
