[["Biomedical electronics serving as physical environmental and emotional watchdogs.", ["Rudy Lauwereins"], "https://doi.org/10.1145/2228360.2228362", 5], ["Integrated biosensors for personalized medicine.", ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "https://doi.org/10.1145/2228360.2228363", 6], ["Design challenges for secure implantable medical devices.", ["Wayne Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "https://doi.org/10.1145/2228360.2228364", 6], ["Design of pin-constrained general-purpose digital microfluidic biochips.", ["Yan Luo", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2228360.2228366", 8], ["Path scheduling on digital microfluidic biochips.", ["Daniel T. Grissom", "Philip Brisk"], "https://doi.org/10.1145/2228360.2228367", 10], ["Realizing reversible circuits using a new class of quantum gates.", ["Zahra Sasanian", "Robert Wille", "D. Michael Miller"], "https://doi.org/10.1145/2228360.2228368", 6], ["Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors.", ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2228360.2228369", 6], ["A semiempirical model for wakeup time estimation in power-gated logic clusters.", ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"], "https://doi.org/10.1145/2228360.2228371", 8], ["Cost-effective power delivery to support per-core voltage domains for power-constrained processors.", ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1145/2228360.2228372", 6], ["A hybrid and adaptive model for predicting register file and SRAM power using a reference design.", ["Eric Donkoh", "Alicia Lowery", "Emily Shriver"], "https://doi.org/10.1145/2228360.2228373", 6], ["Coding-based energy minimization for phase change memory.", ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/2228360.2228374", 9], ["A code morphing methodology to automate power analysis countermeasures.", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/2228360.2228376", 6], ["Security analysis of logic obfuscation.", ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228377", 7], ["Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry.", ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228378", 6], ["On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction.", ["Domenic Forte", "Ankur Srivastava"], "https://doi.org/10.1145/2228360.2228379", 10], ["Transformer: a functional-driven cycle-accurate multicore simulator.", ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "https://doi.org/10.1145/2228360.2228381", 9], ["SAGA: SystemC acceleration on GPU architectures.", ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "https://doi.org/10.1145/2228360.2228382", 6], ["Synchronization for hybrid MPSoC full-system simulation.", ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228383", 6], ["A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation.", ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "https://doi.org/10.1145/2228360.2228384", 6], ["Can EDA combat the rise of electronic counterfeiting?", ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "https://doi.org/10.1145/2228360.2228386", 6], ["Physics matters: statistical aging prediction under trapping/detrapping.", ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "https://doi.org/10.1145/2228360.2228388", 6], ["Library-aware resonant clock synthesis (LARCS).", ["Xuchu Hu", "Walter James Condley", "Matthew R. Guthaus"], "https://doi.org/10.1145/2228360.2228389", 6], ["Incremental power grid verification.", ["Abhishek", "Farid N. Najm"], "https://doi.org/10.1145/2228360.2228390", 6], ["Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs.", ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228391", 6], ["Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters.", ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "https://doi.org/10.1145/2228360.2228393", 6], ["Implementing an FPGA system for real-time intent recognition for prosthetic legs.", ["Xiaorong Zhang", "He Huang", "Qing Yang"], "https://doi.org/10.1145/2228360.2228394", 7], ["Statistical design and optimization for adaptive post-silicon tuning of MEMS filters.", ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "https://doi.org/10.1145/2228360.2228395", 6], ["Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays.", ["G. Reza Chaji", "Javid Jaffari"], "https://doi.org/10.1145/2228360.2228396", 6], ["Towards fault-tolerant embedded systems with imperfect fault detection.", ["Jia Huang", "Kai Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228398", 9], ["Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems.", ["Ivan Ukhov", "Min Bao", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2228360.2228399", 8], ["Considering diagnosis functionality during automatic system-level design of automotive networks.", ["Michael Eberl", "Michael Glass", "Jurgen Teich", "Ulrich Abelein"], "https://doi.org/10.1145/2228360.2228400", 9], ["Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems.", ["Yi Wang", "Luis Angel D. Bathen", "Nikil D. Dutt", "Zili Shao"], "https://doi.org/10.1145/2228360.2228401", 6], ["EDA for secure and dependable cybercars: challenges and opportunities.", ["Farinaz Koushanfar", "Ahmad-Reza Sadeghi", "Herve Seudie"], "https://doi.org/10.1145/2228360.2228402", 9], ["Software controlled cell bit-density to improve NAND flash lifetime.", ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "https://doi.org/10.1145/2228360.2228404", 6], ["Observational wear leveling: an efficient algorithm for flash memory management.", ["Chundong Wang", "Weng-Fai Wong"], "https://doi.org/10.1145/2228360.2228405", 8], ["Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs.", ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2228360.2228406", 10], ["Point and discard: a hard-error-tolerant architecture for non-volatile last level caches.", ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228407", 6], ["Self-aware computing in the Angstrom processor.", ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "https://doi.org/10.1145/2228360.2228409", 6], ["The case for elastic operating system services in fos.", ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "https://doi.org/10.1145/2228360.2228410", 6], ["A compiler and runtime for heterogeneous computing.", ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2228360.2228411", 6], ["The HELIX project: overview and directions.", ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2228360.2228412", 6], ["Exploring sub-20nm FinFET design with predictive technology models.", ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "https://doi.org/10.1145/2228360.2228414", 6], ["Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions.", ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "https://doi.org/10.1145/2228360.2228415", 6], ["AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits.", ["Yangfeng Su", "Fan Yang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228416", 6], ["BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis.", ["Arie Meir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2228360.2228417", 10], ["DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics.", ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2228360.2228418", 6], ["Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs.", ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228419", 10], ["Symbolic model checking on SystemC designs.", ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2228360.2228421", 7], ["System verification of concurrent RTL modules by compositional path predicate abstraction.", ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1145/2228360.2228422", 10], ["Equivalence checking for behaviorally synthesized pipelines.", ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2228360.2228423", 6], ["Proving correctness of regular expression accelerators.", ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"], "https://doi.org/10.1145/2228360.2228424", 6], ["Sciduction: combining induction, deduction, and structure for verification and synthesis.", ["Sanjit A. Seshia"], "https://doi.org/10.1145/2228360.2228425", 10], ["Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", ["Sahar Foroutan", "Abbas Sheibanyrad", "Frederic Petrot"], "https://doi.org/10.1145/2228360.2228427", 10], ["Attackboard: a novel dependency-aware traffic generator for exploring NoC design space.", ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "https://doi.org/10.1145/2228360.2228428", 6], ["Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2228360.2228429", 10], ["Explicit modeling of control and data for improved NoC router estimation.", ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "https://doi.org/10.1145/2228360.2228430", 6], ["Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1145/2228360.2228431", 8], ["High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228432", 6], ["WCET-centric partial instruction cache locking.", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2228360.2228434", 9], ["Worst-case execution time analysis for parallel run-time monitoring.", ["Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2228360.2228435", 9], ["Conforming the runtime inputs for hard real-time embedded systems.", ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois Knoll"], "https://doi.org/10.1145/2228360.2228436", 7], ["STM concurrency control for embedded real-time software with tighter time bounds.", ["Mohammed El-Shambakey", "Binoy Ravindran"], "https://doi.org/10.1145/2228360.2228437", 10], ["HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories.", ["Luis Angel D. Bathen", "Nikil D. Dutt"], "https://doi.org/10.1145/2228360.2228438", 6], ["Age-based PCM wear leveling with nearly zero search cost.", ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "https://doi.org/10.1145/2228360.2228439", 6], ["Algorithms and data structures for fast and good VLSI routing.", ["Michael Gester", "Dirk Muller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "https://doi.org/10.1145/2228360.2228441", 6], ["Guiding a physical design closure system to produce easier-to-route designs with more predictable timing.", ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "https://doi.org/10.1145/2228360.2228442", 6], ["Rule agnostic routing by using design fabrics.", ["Gyuszi Suto"], "https://doi.org/10.1145/2228360.2228443", 5], ["Making non-volatile nanomagnet logic non-volatile.", ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gyorgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "https://doi.org/10.1145/2228360.2228445", 10], ["mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices.", ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "https://doi.org/10.1145/2228360.2228446", 6], ["Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture.", ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228447", 6], ["Hardware realization of BSB recall function using memristor crossbar arrays.", ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "https://doi.org/10.1145/2228360.2228448", 6], ["A methodology for energy-quality tradeoff using imprecise hardware.", ["Jiawei Huang", "John Lach", "Gabriel Robins"], "https://doi.org/10.1145/2228360.2228450", 6], ["On the exploitation of the inherent error resilience of wireless systems under unreliable silicon.", ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "https://doi.org/10.1145/2228360.2228451", 6], ["Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects.", ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228452", 6], ["Networked architecture for hybrid electrical energy storage systems.", ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1145/2228360.2228453", 7], ["A new uncertainty budgeting based method for robust analog/mixed-signal design.", ["Jin Sun", "Priyank Gupta", "Janet Meiling Wang Roveda"], "https://doi.org/10.1145/2228360.2228455", 7], ["Variability-aware, discrete optimization for analog circuits.", ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "https://doi.org/10.1145/2228360.2228456", 6], ["Efficient multi-objective synthesis for microwave components based on computational intelligence techniques.", ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "https://doi.org/10.1145/2228360.2228457", 7], ["Non-uniform multilevel analog routing with matching constraints.", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228458", 6], ["X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug.", ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "https://doi.org/10.1145/2228360.2228460", 6], ["Quick detection of difficult bugs for effective post-silicon validation.", ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "https://doi.org/10.1145/2228360.2228461", 6], ["Test-data volume optimization for diagnosis.", ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "https://doi.org/10.1145/2228360.2228462", 6], ["Invariance-based concurrent error detection for advanced encryption standard.", ["Xiaofei Guo", "Ramesh Karri"], "https://doi.org/10.1145/2228360.2228463", 6], ["Accelerating neuromorphic vision algorithms for recognition.", ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2228360.2228465", 6], ["Statistical memristor modeling and case study in neuromorphic computing.", ["Robinson E. Pino", "Hai Helen Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "https://doi.org/10.1145/2228360.2228466", 6], ["Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology.", ["Qiang Ma", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1145/2228360.2228468", 6], ["GDRouter: interleaved global routing and detailed routing for ultimate routability.", ["Yanheng Zhang", "Chris Chu"], "https://doi.org/10.1145/2228360.2228469", 6], ["Standard cell routing via boolean satisfiability.", ["Nikolai Ryzhenko", "Steven Burns"], "https://doi.org/10.1145/2228360.2228470", 10], ["An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction.", ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "https://doi.org/10.1145/2228360.2228471", 10], ["Avoiding game over: bringing design to the next level.", ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "https://doi.org/10.1145/2228360.2228472", 7], ["PowerField: a transient temperature-to-power technique based on Markov random field theory.", ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "https://doi.org/10.1145/2228360.2228474", 6], ["EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors.", ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "https://doi.org/10.1145/2228360.2228475", 6], ["An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring.", ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "https://doi.org/10.1145/2228360.2228476", 6], ["Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints.", ["Jie Meng", "Katsutoshi Kawakami", "Ayse Kivilcim Coskun"], "https://doi.org/10.1145/2228360.2228477", 8], ["Static dataflow with access patterns: semantics and analysis.", ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "https://doi.org/10.1145/2228360.2228479", 8], ["Executing synchronous dataflow graphs on a SPM-based multicore architecture.", ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2228360.2228480", 8], ["System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC.", ["Glenn Leary", "Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228481", 6], ["Courteous cache sharing: being nice to others in capacity management.", ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228482", 10], ["A hybrid approach to cyber-physical systems verification.", ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "https://doi.org/10.1145/2228360.2228484", 9], ["Reliable computing with ultra-reduced instruction set co-processors.", ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "https://doi.org/10.1145/2228360.2228485", 6], ["Identification of recovered ICs using fingerprints from a light-weight on-chip sensor.", ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2228360.2228486", 6], ["Confidentiality preserving integer programming for global routing.", ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"], "https://doi.org/10.1145/2228360.2228487", 8], ["Design tools for artificial nervous systems.", ["Louis Scheffer"], "https://doi.org/10.1145/2228360.2228490", 6], ["Dynamic river network simulation at large scale.", ["Frank Liu", "Ben R. Hodges"], "https://doi.org/10.1145/2228360.2228491", 6], ["Humans for EDA and EDA for humans.", ["Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228492", 5], ["Application of logic synthesis to the understanding and cure of genetic diseases.", ["Pey-Chang Kent Lin", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228493", 7], ["Exploiting die-to-die thermal coupling in 3D IC placement.", ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1145/2228360.2228495", 6], ["ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement.", ["Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2228360.2228496", 6], ["PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning.", ["Samuel I. Ward", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1145/2228360.2228497", 6], ["Structure-aware placement for datapath-intensive circuit designs.", ["Sheng Chou", "Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228498", 6], ["GLARE: global and local wiring aware routability evaluation.", ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2228360.2228499", 6], ["The DAC 2012 routability-driven placement contest and benchmark suite.", ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "https://doi.org/10.1145/2228360.2228500", 9], ["Removing overhead from high-level interfaces.", ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "https://doi.org/10.1145/2228360.2228502", 7], ["On the asymptotic costs of multiplexer-based reconfigurability.", ["Johnathan York", "Derek Chiou"], "https://doi.org/10.1145/2228360.2228503", 6], ["SALSA: systematic logic synthesis of approximate circuits.", ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228504", 6], ["Timing ECO optimization using metal-configurable gate-array spare cells.", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228505", 6], ["Early prediction of NBTI effects using RTL source code analysis.", ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228506", 6], ["Generalized SAT-sweeping for post-mapping optimization.", ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"], "https://doi.org/10.1145/2228360.2228507", 6], ["Accuracy-configurable adder for approximate arithmetic designs.", ["Andrew B. Kahng", "Seokhyeong Kang"], "https://doi.org/10.1145/2228360.2228509", 6], ["Recovery-based design for variation-tolerant SoCs.", ["Vivek Joy Kozhikkottu", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2228360.2228510", 8], ["A hybrid NoC design for cache coherence optimization for chip multiprocessors.", ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/2228360.2228511", 9], ["Architecture support for accelerator-rich CMPs.", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "https://doi.org/10.1145/2228360.2228512", 7], ["A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC.", ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "https://doi.org/10.1145/2228360.2228513", 6], ["Metronome: operating system level performance management via self-adaptive computing.", ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2228360.2228514", 10], ["Adaptive power management of on-chip video memory for multiview video coding.", ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228516", 10], ["Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency.", ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "https://doi.org/10.1145/2228360.2228517", 6], ["Joint management of RAM and flash memory with access pattern considerations.", ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2228360.2228518", 6], ["Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU.", ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228519", 9], ["Write performance improvement by hiding R drift latency in phase-change RAM.", ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2228360.2228520", 10], ["Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors.", ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/2228360.2228521", 6], ["Incorrect systems: it's not the problem, it's the solution.", ["Christoph M. Kirsch", "Hannes Payer"], "https://doi.org/10.1145/2228360.2228523", 5], ["On software design for stochastic processors.", ["Joseph Sloan", "John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228524", 6], ["What to do about the end of Moore's law, probably!", ["Krishna V. Palem", "Lingamneni Avinash"], "https://doi.org/10.1145/2228360.2228525", 6], ["Obtaining and reasoning about good enough software.", ["Martin C. Rinard"], "https://doi.org/10.1145/2228360.2228526", 6], ["Improving gate-level simulation accuracy when unknowns exist.", ["Kai-Hui Chang", "Chris Browy"], "https://doi.org/10.1145/2228360.2228528", 5], ["Automated feature localization for hardware designs using coverage metrics.", ["Jan Malburg", "Alexander Finder", "Gorschwin Fey"], "https://doi.org/10.1145/2228360.2228529", 6], ["Path directed abstraction and refinement in SAT-based design debugging.", ["Brian Keng", "Andreas G. Veneris"], "https://doi.org/10.1145/2228360.2228530", 8], ["Checking architectural outputs instruction-by-instruction on acceleration platforms.", ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2228360.2228531", 7], ["Standard cell sizing for subthreshold operation.", ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2228360.2228533", 6], ["Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits.", ["Mingoo Seok"], "https://doi.org/10.1145/2228360.2228534", 6], ["Regaining throughput using completion detection for error-resilient, near-threshold logic.", ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"], "https://doi.org/10.1145/2228360.2228535", 6], ["Process variation in near-threshold wide SIMD architectures.", ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/2228360.2228536", 8], ["Run-time power-down strategies for real-time SDRAM memory controllers.", ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"], "https://doi.org/10.1145/2228360.2228538", 6], ["Embedding statistical tests for on-chip dynamic voltage and temperature monitoring.", ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beigne"], "https://doi.org/10.1145/2228360.2228539", 6], ["Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices.", ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "https://doi.org/10.1145/2228360.2228540", 6], ["Traffic-aware power optimization for network applications on multicore servers.", ["Jilong Kuang", "Laxmi N. Bhuyan", "Raymond Klefstad"], "https://doi.org/10.1145/2228360.2228541", 6], ["Alternate hammering test for application-specific DRAMs and an industrial case study.", ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "https://doi.org/10.1145/2228360.2228543", 6], ["Goal-oriented stimulus generation for analog circuits.", ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "https://doi.org/10.1145/2228360.2228544", 6], ["TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation.", ["Fangming Ye", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2228360.2228545", 7], ["Small delay testing for TSVs in 3-D ICs.", ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "https://doi.org/10.1145/2228360.2228546", 6], ["Circuit and system design guidelines for ultra-low power sensor nodes.", ["Yoonmyung Lee", "Yejoong Kim", "Dongmin Yoon", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2228360.2228548", 6], ["Design exploration of energy-performance trade-offs for wireless sensor networks.", ["Ivan Beretta", "Francisco J. Rincon", "Nadia Khaled", "Paolo Roberto Grassi", "Vincenzo Rana", "David Atienza"], "https://doi.org/10.1145/2228360.2228549", 6], ["Energy harvesting and power management for autonomous sensor nodes.", ["Jean-Frederic Christmann", "Edith Beigne", "Cyril Condemine", "Jerome Willemin", "Christian Piguet"], "https://doi.org/10.1145/2228360.2228550", 6], ["Functional timing analysis made fast and general.", ["Yi-Ting Chung", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/2228360.2228552", 6], ["Timing analysis with nonseparable statistical and deterministic variations.", ["Vladimir Zolotov", "Debjit Sinha", "Jeffrey G. Hemmett", "Eric A. Foreman", "Chandu Visweswariah", "Jinjun Xiong", "Jeremy Leitzen", "Natesan Venkateswaran"], "https://doi.org/10.1145/2228360.2228553", 6], ["Reversible statistical max/min operation: concept and applications to timing.", ["Debjit Sinha", "Chandu Visweswariah", "Natesan Venkateswaran", "Jinjun Xiong", "Vladimir Zolotov"], "https://doi.org/10.1145/2228360.2228554", 7], ["Predicting timing violations through instruction-level path sensitization analysis.", ["Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2228360.2228555", 8], ["A chip-package-board co-design methodology.", ["Hsu-Chieh Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228557", 6], ["Obstacle-avoiding free-assignment routing for flip-chip designs.", ["Po-Wei Lee", "Hsu-Chieh Lee", "Yuan-Kai Ho", "Yao-Wen Chang", "Chen-Feng Chang", "I-Jye Lin", "Chin-Fang Shen"], "https://doi.org/10.1145/2228360.2228558", 6], ["Clock tree synthesis with methodology of re-use in 3D IC.", ["Fu-Wei Chen", "TingTing Hwang"], "https://doi.org/10.1145/2228360.2228559", 6], ["Can pin access limit the footprint scaling?", ["Xiang Qiu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2228360.2228560", 7], ["Yield estimation via multi-cones.", ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "https://doi.org/10.1145/2228360.2228562", 6], ["Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits.", ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "https://doi.org/10.1145/2228360.2228563", 6], ["Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners.", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2228360.2228564", 6], ["Sparse LU factorization for parallel circuit simulation on GPU.", ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "https://doi.org/10.1145/2228360.2228565", 6], ["Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse.", ["Michael Bedford Taylor"], "https://doi.org/10.1145/2228360.2228567", 6], ["Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications.", ["Diego Melpignano", "Luca Benini", "Eric Flamand", "Bruno Jego", "Thierry Lepley", "Germain Haugou", "Fabien Clermidy", "Denis Dutoit"], "https://doi.org/10.1145/2228360.2228568", 6], ["Big.LITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration.", ["Brian Jeff"], "https://doi.org/10.1145/2228360.2228569", 4], ["Assessing the performance limits of parallelized near-threshold computing.", ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2228360.2228571", 6], ["Near-threshold voltage (NTV) design: opportunities and challenges.", ["Himanshu Kaul", "Mark Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "https://doi.org/10.1145/2228360.2228572", 6], ["Near-threshold operation for power-efficient computing?: it depends...", ["Leland Chang", "Wilfried Haensch"], "https://doi.org/10.1145/2228360.2228573", 5], ["Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?", ["Matt Severson", "Kendrick Yuen", "Yang Du"], "https://doi.org/10.1145/2228360.2228574", 3], ["Accurate process-hotspot detection using critical design rule extraction.", ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2228360.2228576", 6], ["Improved tangent space based distance metric for accurate lithographic hotspot classification.", ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "https://doi.org/10.1145/2228360.2228577", 6], ["Simultaneous flare level and flare variation minimization with dummification in EUVL.", ["Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2228360.2228578", 6], ["A novel layout decomposition algorithm for triple patterning lithography.", ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"], "https://doi.org/10.1145/2228360.2228579", 6], ["PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method.", ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1145/2228360.2228580", 6], ["Exploiting narrow-width values for process variation-tolerant 3-D microprocessors.", ["Joonho Kong", "Sung Woo Chung"], "https://doi.org/10.1145/2228360.2228581", 10], ["Hardware synthesis of recursive functions through partial stream rewriting.", ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"], "https://doi.org/10.1145/2228360.2228583", 9], ["Chisel: constructing hardware in a Scala embedded language.", ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "https://doi.org/10.1145/2228360.2228584", 10], ["Specification and synthesis of hardware checkpointing and rollback mechanisms.", ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "https://doi.org/10.1145/2228360.2228585", 7], ["Optimizing memory hierarchy allocation with loop transformations for high-level synthesis.", ["Jason Cong", "Peng Zhang", "Yi Zou"], "https://doi.org/10.1145/2228360.2228586", 6], ["A metric for layout-friendly microarchitecture optimization in high-level synthesis.", ["Jason Cong", "Bin Liu"], "https://doi.org/10.1145/2228360.2228587", 6], ["Computer generation of streaming sorting networks.", ["Marcela Zuluaga", "Peter A. Milder", "Markus Puschel"], "https://doi.org/10.1145/2228360.2228588", 9], ["CrowdMine: towards crowdsourced human-assisted verification.", ["Wenchao Li", "Sanjit A. Seshia", "Somesh Jha"], "https://doi.org/10.1145/2228360.2228590", 2], ["Extracting design information from natural language specifications.", ["Ian G. Harris"], "https://doi.org/10.1145/2228360.2228591", 2], ["Material implication in CMOS: a new kind of logic.", ["Elkim Roa", "Wu-Hsin Chen", "Byunghoo Jung"], "https://doi.org/10.1145/2228360.2228592", 2], ["Boolean satisfiability using noise based logic.", ["Pey-Chang Kent Lin", "Ayan Mandal", "Sunil P. Khatri"], "https://doi.org/10.1145/2228360.2228593", 2], ["Cognitive computing with spin-based neural networks.", ["Mrigank Sharad", "Charles Augustine", "Georgios Panagopoulos", "Kaushik Roy"], "https://doi.org/10.1145/2228360.2228594", 2], ["Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!", ["Antoine Joubert", "Marc Duranton", "Bilel Belhadj", "Olivier Temam", "Rodolphe Heliot"], "https://doi.org/10.1145/2228360.2228595", 2], ["Communication-aware mapping of KPN applications onto heterogeneous MPSoCs.", ["Jeronimo Castrillon", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/2228360.2228597", 6], ["Unrolling and retiming of stream applications onto embedded multicore processors.", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2228360.2228598", 6], ["Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems.", ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles W. Anderson"], "https://doi.org/10.1145/2228360.2228599", 6], ["EPIMap: using epimorphism to map applications on CGRAs.", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2228360.2228600", 8], ["Instruction scheduling for reliability-aware compilation.", ["Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2228360.2228601", 9], ["Compiling for energy efficiency on timing speculative processors.", ["John Sartori", "Rakesh Kumar"], "https://doi.org/10.1145/2228360.2228602", 8]]