#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b47190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b21160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1b39860 .functor NOT 1, L_0x1b7fde0, C4<0>, C4<0>, C4<0>;
L_0x1b7f480 .functor XOR 5, L_0x1b7fa10, L_0x1b7fb40, C4<00000>, C4<00000>;
L_0x1b7fcd0 .functor XOR 5, L_0x1b7f480, L_0x1b7fc30, C4<00000>, C4<00000>;
v0x1b6bd80_0 .net *"_ivl_10", 4 0, L_0x1b7fc30;  1 drivers
v0x1b6be80_0 .net *"_ivl_12", 4 0, L_0x1b7fcd0;  1 drivers
v0x1b6bf60_0 .net *"_ivl_2", 4 0, L_0x1b7f970;  1 drivers
v0x1b6c020_0 .net *"_ivl_4", 4 0, L_0x1b7fa10;  1 drivers
v0x1b6c100_0 .net *"_ivl_6", 4 0, L_0x1b7fb40;  1 drivers
v0x1b6c230_0 .net *"_ivl_8", 4 0, L_0x1b7f480;  1 drivers
v0x1b6c310_0 .var "clk", 0 0;
v0x1b6c3b0_0 .var/2u "stats1", 159 0;
v0x1b6c470_0 .var/2u "strobe", 0 0;
v0x1b6c5c0_0 .net "sum_dut", 4 0, L_0x1b7f620;  1 drivers
v0x1b6c680_0 .net "sum_ref", 4 0, L_0x1b6cd90;  1 drivers
v0x1b6c720_0 .net "tb_match", 0 0, L_0x1b7fde0;  1 drivers
v0x1b6c7c0_0 .net "tb_mismatch", 0 0, L_0x1b39860;  1 drivers
v0x1b6c880_0 .net "x", 3 0, v0x1b681d0_0;  1 drivers
v0x1b6c940_0 .net "y", 3 0, v0x1b68290_0;  1 drivers
L_0x1b7f970 .concat [ 5 0 0 0], L_0x1b6cd90;
L_0x1b7fa10 .concat [ 5 0 0 0], L_0x1b6cd90;
L_0x1b7fb40 .concat [ 5 0 0 0], L_0x1b7f620;
L_0x1b7fc30 .concat [ 5 0 0 0], L_0x1b6cd90;
L_0x1b7fde0 .cmp/eeq 5, L_0x1b7f970, L_0x1b7fcd0;
S_0x1b45170 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1b21160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b2baa0_0 .net *"_ivl_0", 4 0, L_0x1b6ca80;  1 drivers
L_0x7f42d1698018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b42890_0 .net *"_ivl_3", 0 0, L_0x7f42d1698018;  1 drivers
v0x1b2ee20_0 .net *"_ivl_4", 4 0, L_0x1b6cc10;  1 drivers
L_0x7f42d1698060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2be40_0 .net *"_ivl_7", 0 0, L_0x7f42d1698060;  1 drivers
v0x1b67b60_0 .net "sum", 4 0, L_0x1b6cd90;  alias, 1 drivers
v0x1b67c90_0 .net "x", 3 0, v0x1b681d0_0;  alias, 1 drivers
v0x1b67d70_0 .net "y", 3 0, v0x1b68290_0;  alias, 1 drivers
L_0x1b6ca80 .concat [ 4 1 0 0], v0x1b681d0_0, L_0x7f42d1698018;
L_0x1b6cc10 .concat [ 4 1 0 0], v0x1b68290_0, L_0x7f42d1698060;
L_0x1b6cd90 .arith/sum 5, L_0x1b6ca80, L_0x1b6cc10;
S_0x1b67ed0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1b21160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b680f0_0 .net "clk", 0 0, v0x1b6c310_0;  1 drivers
v0x1b681d0_0 .var "x", 3 0;
v0x1b68290_0 .var "y", 3 0;
E_0x1b34c30/0 .event negedge, v0x1b680f0_0;
E_0x1b34c30/1 .event posedge, v0x1b680f0_0;
E_0x1b34c30 .event/or E_0x1b34c30/0, E_0x1b34c30/1;
S_0x1b68370 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1b21160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f42d16980a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b6b560_0 .net/2s *"_ivl_4", 31 0, L_0x7f42d16980a8;  1 drivers
v0x1b6b660_0 .net *"_ivl_47", 0 0, L_0x1b7f880;  1 drivers
v0x1b6b740_0 .net "carry", 3 0, L_0x1b7f4f0;  1 drivers
v0x1b6b800_0 .net "sum", 4 0, L_0x1b7f620;  alias, 1 drivers
v0x1b6b8e0_0 .net "x", 3 0, v0x1b681d0_0;  alias, 1 drivers
v0x1b6b9f0_0 .net "y", 3 0, v0x1b68290_0;  alias, 1 drivers
L_0x1b6d490 .part v0x1b681d0_0, 0, 1;
L_0x1b6d5c0 .part v0x1b68290_0, 0, 1;
L_0x1b7d700 .part L_0x7f42d16980a8, 0, 1;
L_0x1b7de20 .part v0x1b681d0_0, 1, 1;
L_0x1b7df80 .part v0x1b68290_0, 1, 1;
L_0x1b7e0b0 .part L_0x1b7f4f0, 0, 1;
L_0x1b7e760 .part v0x1b681d0_0, 2, 1;
L_0x1b7e890 .part v0x1b68290_0, 2, 1;
L_0x1b7ea10 .part L_0x1b7f4f0, 1, 1;
L_0x1b7f0a0 .part v0x1b681d0_0, 3, 1;
L_0x1b7f230 .part v0x1b68290_0, 3, 1;
L_0x1b7f3e0 .part L_0x1b7f4f0, 2, 1;
L_0x1b7f4f0 .concat8 [ 1 1 1 1], L_0x1b6d380, L_0x1b7dd10, L_0x1b7e650, L_0x1b7ef90;
LS_0x1b7f620_0_0 .concat8 [ 1 1 1 1], L_0x1b6ced0, L_0x1b7d8d0, L_0x1b7e290, L_0x1b7ebb0;
LS_0x1b7f620_0_4 .concat8 [ 1 0 0 0], L_0x1b7f880;
L_0x1b7f620 .concat8 [ 4 1 0 0], LS_0x1b7f620_0_0, LS_0x1b7f620_0_4;
L_0x1b7f880 .part L_0x1b7f4f0, 3, 1;
S_0x1b68550 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x1b68370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b48b00 .functor XOR 1, L_0x1b6d490, L_0x1b6d5c0, C4<0>, C4<0>;
L_0x1b6ced0 .functor XOR 1, L_0x1b48b00, L_0x1b7d700, C4<0>, C4<0>;
L_0x1b6cf90 .functor AND 1, L_0x1b6d490, L_0x1b6d5c0, C4<1>, C4<1>;
L_0x1b6d0d0 .functor AND 1, L_0x1b6d490, L_0x1b7d700, C4<1>, C4<1>;
L_0x1b6d1c0 .functor OR 1, L_0x1b6cf90, L_0x1b6d0d0, C4<0>, C4<0>;
L_0x1b6d2d0 .functor AND 1, L_0x1b6d5c0, L_0x1b7d700, C4<1>, C4<1>;
L_0x1b6d380 .functor OR 1, L_0x1b6d1c0, L_0x1b6d2d0, C4<0>, C4<0>;
v0x1b687e0_0 .net *"_ivl_0", 0 0, L_0x1b48b00;  1 drivers
v0x1b688e0_0 .net *"_ivl_10", 0 0, L_0x1b6d2d0;  1 drivers
v0x1b689c0_0 .net *"_ivl_4", 0 0, L_0x1b6cf90;  1 drivers
v0x1b68ab0_0 .net *"_ivl_6", 0 0, L_0x1b6d0d0;  1 drivers
v0x1b68b90_0 .net *"_ivl_8", 0 0, L_0x1b6d1c0;  1 drivers
v0x1b68cc0_0 .net "a", 0 0, L_0x1b6d490;  1 drivers
v0x1b68d80_0 .net "b", 0 0, L_0x1b6d5c0;  1 drivers
v0x1b68e40_0 .net "cin", 0 0, L_0x1b7d700;  1 drivers
v0x1b68f00_0 .net "cout", 0 0, L_0x1b6d380;  1 drivers
v0x1b68fc0_0 .net "sum", 0 0, L_0x1b6ced0;  1 drivers
S_0x1b69120 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x1b68370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b7d830 .functor XOR 1, L_0x1b7de20, L_0x1b7df80, C4<0>, C4<0>;
L_0x1b7d8d0 .functor XOR 1, L_0x1b7d830, L_0x1b7e0b0, C4<0>, C4<0>;
L_0x1b7d970 .functor AND 1, L_0x1b7de20, L_0x1b7df80, C4<1>, C4<1>;
L_0x1b7da60 .functor AND 1, L_0x1b7de20, L_0x1b7e0b0, C4<1>, C4<1>;
L_0x1b7db50 .functor OR 1, L_0x1b7d970, L_0x1b7da60, C4<0>, C4<0>;
L_0x1b7dc60 .functor AND 1, L_0x1b7df80, L_0x1b7e0b0, C4<1>, C4<1>;
L_0x1b7dd10 .functor OR 1, L_0x1b7db50, L_0x1b7dc60, C4<0>, C4<0>;
v0x1b69380_0 .net *"_ivl_0", 0 0, L_0x1b7d830;  1 drivers
v0x1b69460_0 .net *"_ivl_10", 0 0, L_0x1b7dc60;  1 drivers
v0x1b69540_0 .net *"_ivl_4", 0 0, L_0x1b7d970;  1 drivers
v0x1b69630_0 .net *"_ivl_6", 0 0, L_0x1b7da60;  1 drivers
v0x1b69710_0 .net *"_ivl_8", 0 0, L_0x1b7db50;  1 drivers
v0x1b69840_0 .net "a", 0 0, L_0x1b7de20;  1 drivers
v0x1b69900_0 .net "b", 0 0, L_0x1b7df80;  1 drivers
v0x1b699c0_0 .net "cin", 0 0, L_0x1b7e0b0;  1 drivers
v0x1b69a80_0 .net "cout", 0 0, L_0x1b7dd10;  1 drivers
v0x1b69bd0_0 .net "sum", 0 0, L_0x1b7d8d0;  1 drivers
S_0x1b69d30 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x1b68370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b7e220 .functor XOR 1, L_0x1b7e760, L_0x1b7e890, C4<0>, C4<0>;
L_0x1b7e290 .functor XOR 1, L_0x1b7e220, L_0x1b7ea10, C4<0>, C4<0>;
L_0x1b7e300 .functor AND 1, L_0x1b7e760, L_0x1b7e890, C4<1>, C4<1>;
L_0x1b7e3a0 .functor AND 1, L_0x1b7e760, L_0x1b7ea10, C4<1>, C4<1>;
L_0x1b7e490 .functor OR 1, L_0x1b7e300, L_0x1b7e3a0, C4<0>, C4<0>;
L_0x1b7e5a0 .functor AND 1, L_0x1b7e890, L_0x1b7ea10, C4<1>, C4<1>;
L_0x1b7e650 .functor OR 1, L_0x1b7e490, L_0x1b7e5a0, C4<0>, C4<0>;
v0x1b69fa0_0 .net *"_ivl_0", 0 0, L_0x1b7e220;  1 drivers
v0x1b6a080_0 .net *"_ivl_10", 0 0, L_0x1b7e5a0;  1 drivers
v0x1b6a160_0 .net *"_ivl_4", 0 0, L_0x1b7e300;  1 drivers
v0x1b6a250_0 .net *"_ivl_6", 0 0, L_0x1b7e3a0;  1 drivers
v0x1b6a330_0 .net *"_ivl_8", 0 0, L_0x1b7e490;  1 drivers
v0x1b6a460_0 .net "a", 0 0, L_0x1b7e760;  1 drivers
v0x1b6a520_0 .net "b", 0 0, L_0x1b7e890;  1 drivers
v0x1b6a5e0_0 .net "cin", 0 0, L_0x1b7ea10;  1 drivers
v0x1b6a6a0_0 .net "cout", 0 0, L_0x1b7e650;  1 drivers
v0x1b6a7f0_0 .net "sum", 0 0, L_0x1b7e290;  1 drivers
S_0x1b6a950 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x1b68370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b7eb40 .functor XOR 1, L_0x1b7f0a0, L_0x1b7f230, C4<0>, C4<0>;
L_0x1b7ebb0 .functor XOR 1, L_0x1b7eb40, L_0x1b7f3e0, C4<0>, C4<0>;
L_0x1b7ec20 .functor AND 1, L_0x1b7f0a0, L_0x1b7f230, C4<1>, C4<1>;
L_0x1b7ece0 .functor AND 1, L_0x1b7f0a0, L_0x1b7f3e0, C4<1>, C4<1>;
L_0x1b7edd0 .functor OR 1, L_0x1b7ec20, L_0x1b7ece0, C4<0>, C4<0>;
L_0x1b7eee0 .functor AND 1, L_0x1b7f230, L_0x1b7f3e0, C4<1>, C4<1>;
L_0x1b7ef90 .functor OR 1, L_0x1b7edd0, L_0x1b7eee0, C4<0>, C4<0>;
v0x1b6ab90_0 .net *"_ivl_0", 0 0, L_0x1b7eb40;  1 drivers
v0x1b6ac90_0 .net *"_ivl_10", 0 0, L_0x1b7eee0;  1 drivers
v0x1b6ad70_0 .net *"_ivl_4", 0 0, L_0x1b7ec20;  1 drivers
v0x1b6ae60_0 .net *"_ivl_6", 0 0, L_0x1b7ece0;  1 drivers
v0x1b6af40_0 .net *"_ivl_8", 0 0, L_0x1b7edd0;  1 drivers
v0x1b6b070_0 .net "a", 0 0, L_0x1b7f0a0;  1 drivers
v0x1b6b130_0 .net "b", 0 0, L_0x1b7f230;  1 drivers
v0x1b6b1f0_0 .net "cin", 0 0, L_0x1b7f3e0;  1 drivers
v0x1b6b2b0_0 .net "cout", 0 0, L_0x1b7ef90;  1 drivers
v0x1b6b400_0 .net "sum", 0 0, L_0x1b7ebb0;  1 drivers
S_0x1b6bb80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1b21160;
 .timescale -12 -12;
E_0x1b350e0 .event anyedge, v0x1b6c470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b6c470_0;
    %nor/r;
    %assign/vec4 v0x1b6c470_0, 0;
    %wait E_0x1b350e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b67ed0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b34c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b68290_0, 0;
    %assign/vec4 v0x1b681d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b21160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b6c310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b6c470_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1b21160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b6c310_0;
    %inv;
    %store/vec4 v0x1b6c310_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1b21160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b680f0_0, v0x1b6c7c0_0, v0x1b6c880_0, v0x1b6c940_0, v0x1b6c680_0, v0x1b6c5c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b21160;
T_5 ;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1b21160;
T_6 ;
    %wait E_0x1b34c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b6c3b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6c3b0_0, 4, 32;
    %load/vec4 v0x1b6c720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6c3b0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b6c3b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6c3b0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b6c680_0;
    %load/vec4 v0x1b6c680_0;
    %load/vec4 v0x1b6c5c0_0;
    %xor;
    %load/vec4 v0x1b6c680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6c3b0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b6c3b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6c3b0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q4j/iter0/response0/top_module.sv";
