Analysis & Synthesis report for TopDE
Tue Jun 18 10:20:16 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 18 10:20:16 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; TopDE                                       ;
; Top-level Entity Name       ; TopDE                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                        ; IP Include File         ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------+
; N/A    ; Qsys                ; 18.1    ; N/A          ; N/A          ; |TopDE|ADC_Interface:ADCI0|joystick:joystick0                                                          ; ADC/joystick.qsys       ;
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1                                                      ; AudioCODEC/PLL_Audio.v  ;
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                            ; Tempo/PLL_Main.v        ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1                                       ; CPU/FPULA/add_sub.v     ;
; Altera ; ALTFP_COMPARE       ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1                                     ; CPU/FPULA/comp_s.v      ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                   ; CPU/FPULA/cvt_s_w.v     ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1                                 ; CPU/FPULA/cvt_s_wu.v    ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                   ; CPU/FPULA/cvt_w_s.v     ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1                                 ; CPU/FPULA/cvt_wu_s.v    ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1                                         ; CPU/FPULA/div_s.v       ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1                                     ; CPU/FPULA/fmax_s.v      ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1                                     ; CPU/FPULA/fmin_s.v      ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1                                         ; CPU/FPULA/mul_s.v       ;
; Altera ; altera_fp_functions ; 18.1    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1                                       ; CPU/FPULA/sqrt_s.v      ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                  ; Memoria/UserCodeBlock.v ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                  ; Memoria/UserDataBlock.v ;
; Altera ; RAM: 2-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                            ; VGA/MemoryVGA.v         ;
; Altera ; RAM: 2-PORT         ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1                                           ; VGA/MemoryVGA1.v        ;
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                    ; VGA/VgaPll.v            ;
; Altera ; LPM_CONSTANT        ; 18.1    ; N/A          ; N/A          ; |TopDE|Break_Interface:break0|breaker:brk0                                                             ; Tempo/breaker.v         ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component ;                         ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 18 10:19:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/joystick.v
    Info (12023): Found entity 1: joystick File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/joystick.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/submodules/joystick_adc_mega_0.v
    Info (12023): Found entity 1: joystick_adc_mega_0 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/joystick_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/CPU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_MULTI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v
    Info (12023): Found entity 1: Datapath_PIPEM File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_PIPEM.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Control_MULTI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_pipem.v
    Info (12023): Found entity 1: Control_PIPEM File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Control_PIPEM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/ALU.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/fpalu.v
    Info (12023): Found entity 1: FPALU File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fregisters.v
    Info (12023): Found entity 1: FRegisters File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v
    Info (12023): Found entity 1: BranchControl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immgen.v
    Info (12023): Found entity 1: ImmGen File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fwdhazardunitm.v
    Info (12023): Found entity 1: FwdHazardUnitM File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FwdHazardUnitM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rs232/rs232_interface.v
    Info (12023): Found entity 1: RS232_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/RS232_Interface.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file rs232/async.v
    Info (12023): Found entity 1: rs232tx File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 11
    Info (12023): Found entity 2: rs232rx File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 69
    Info (12023): Found entity 3: ASSERTION_ERROR File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 188
    Info (12023): Found entity 4: BaudTickGen File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 194
    Info (12023): Found entity 5: pulso File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 230
Warning (10275): Verilog HDL Module Instantiation warning at ADC_Interface.v(37): ignored dangling comma in List of Port Connections File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/ADC_Interface.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc/adc_interface.v
    Info (12023): Found entity 1: ADC_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/ADC_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga1.v
    Info (12023): Found entity 1: MemoryVGA1 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/add_sub.v
    Info (12023): Found entity 1: add_sub File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/add_sub/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (add_sub) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/add_sub/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/add_sub/add_sub_0002.vhd
    Info (12022): Found design unit 1: add_sub_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 47
    Info (12023): Found entity 1: add_sub_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/mul_s.v
    Info (12023): Found entity 1: mul_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/mul_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mul_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/mul_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/mul_s/mul_s_0002.vhd
    Info (12022): Found design unit 1: mul_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 46
    Info (12023): Found entity 1: mul_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/div_s.v
    Info (12023): Found entity 1: div_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/div_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/div_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/div_s/div_s_0002.vhd
    Info (12022): Found design unit 1: div_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 46
    Info (12023): Found entity 1: div_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/sqrt_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (sqrt_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/sqrt_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/sqrt_s/sqrt_s_0002.vhd
    Info (12022): Found design unit 1: sqrt_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 45
    Info (12023): Found entity 1: sqrt_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file cpu/fpula/comp_s.v
    Info (12023): Found entity 1: comp_s_altfp_compare_q6c File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 46
    Info (12023): Found entity 2: comp_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_w/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_w) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_w/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd
    Info (12022): Found design unit 1: cvt_s_w_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_w_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_w_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_w_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_w_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd
    Info (12022): Found design unit 1: cvt_w_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_w_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu.v
    Info (12023): Found entity 1: cvt_s_wu File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_wu/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_wu) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_wu/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd
    Info (12022): Found design unit 1: cvt_s_wu_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_wu_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s.v
    Info (12023): Found entity 1: cvt_wu_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_wu_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_wu_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_wu_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd
    Info (12022): Found design unit 1: cvt_wu_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_wu_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/fmax_s.v
    Info (12023): Found entity 1: fmax_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/fmax_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmax_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/fmax_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/fmax_s/fmax_s_0002.vhd
    Info (12022): Found design unit 1: fmax_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmax_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/fmin_s.v
    Info (12023): Found entity 1: fmin_s File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/fmin_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmin_s) File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/fmin_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/fmin_s/fmin_s_0002.vhd
    Info (12022): Found design unit 1: fmin_s_0002-normal File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmin_s_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/pll_audio.v
    Info (12023): Found entity 1: PLL_Audio File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: PLL_Audio_0002 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testes/fpalu_tb.v
    Info (12023): Found entity 1: FPALU_tb File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Testes/FPALU_tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(99): created implicit net for "PC" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/CPU.v Line: 99
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 422
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "17.910447 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 489
Info (12128): Elaborating entity "Control_UNI" for hierarchy "CPU:CPU0|Control_UNI:CONTROL0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/CPU.v Line: 123
Info (12128): Elaborating entity "Datapath_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/CPU.v Line: 194
Info (10264): Verilog HDL Case Statement information at Datapath_UNI.v(415): all case item expressions in this case statement are onehot File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 415
Warning (10034): Output port "wCSRead1" at Datapath_UNI.v(44) has no driver File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 44
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 180
Info (12128): Elaborating entity "FRegisters" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 203
Info (12128): Elaborating entity "ImmGen" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 238
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 251
Info (12128): Elaborating entity "FPALU" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 267
Info (12128): Elaborating entity "add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 200
Info (12128): Elaborating entity "add_sub_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at add_sub_0002.vhd(53): object "VCC_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 53
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 431
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 689
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 701
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 779
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 851
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 881
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 997
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 1071
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 1086
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 1441
Info (12128): Elaborating entity "mul_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 210
Info (12128): Elaborating entity "mul_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at mul_s_0002.vhd(150): object "prodXY_uid94_prod_uid47_fpMulTest_cma_reset" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 150
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 190
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 195
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 365
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 396
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 442
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 563
Info (12128): Elaborating entity "div_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 220
Info (12128): Elaborating entity "div_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(206): object "prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_reset" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 206
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(225): object "prodXY_uid142_pT1_uid127_invPolyEval_cma_reset" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 225
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(245): object "prodXY_uid145_pT2_uid133_invPolyEval_cma_reset" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 245
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 338
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 343
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 444
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 444
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 444
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_p914.tdf
    Info (12023): Found entity 1: altera_syncram_p914 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_p914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_p914" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmb4.tdf
    Info (12023): Found entity 1: altsyncram_qmb4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_qmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qmb4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_p914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 490
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 587
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 604
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 604
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 604
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC2_uid120_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_l054.tdf
    Info (12023): Found entity 1: altera_syncram_l054 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_l054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_l054" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vc4.tdf
    Info (12023): Found entity 1: altsyncram_1vc4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_1vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1vc4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_l054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 634
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 673
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 688
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 696
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 696
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 696
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC1_uid116_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_o054.tdf
    Info (12023): Found entity 1: altera_syncram_o054 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_o054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_o054" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4vc4.tdf
    Info (12023): Found entity 1: altsyncram_4vc4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_4vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4vc4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_o054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 775
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 795
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 795
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 795
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC0_uid113_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_k054.tdf
    Info (12023): Found entity 1: altera_syncram_k054 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_k054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_k054" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0vc4.tdf
    Info (12023): Found entity 1: altsyncram_0vc4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_0vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0vc4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_k054.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 825
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 825
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 825
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC0_uid112_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_j054.tdf
    Info (12023): Found entity 1: altera_syncram_j054 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_j054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_j054" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuc4.tdf
    Info (12023): Found entity 1: altsyncram_vuc4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_vuc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vuc4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_j054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 906
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 925
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 1047
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 1047
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 1047
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1714.tdf
    Info (12023): Found entity 1: altera_syncram_1714 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_1714.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1714" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kb4.tdf
    Info (12023): Found entity 1: altsyncram_2kb4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_2kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2kb4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_1714.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 1087
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 1130
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 1254
Info (12128): Elaborating entity "sqrt_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 229
Info (12128): Elaborating entity "sqrt_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at sqrt_s_0002.vhd(50): object "GND_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at sqrt_s_0002.vhd(151): object "prodXY_uid87_pT1_uid75_invPolyEval_cma_reset" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at sqrt_s_0002.vhd(172): object "prodXY_uid90_pT2_uid81_invPolyEval_cma_reset" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 172
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 228
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 312
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 312
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 312
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_v614.tdf
    Info (12023): Found entity 1: altera_syncram_v614 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_v614.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_v614" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0kb4.tdf
    Info (12023): Found entity 1: altsyncram_0kb4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_0kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0kb4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_v614.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 383
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 383
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 383
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_o754.tdf
    Info (12023): Found entity 1: altera_syncram_o754 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_o754.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_o754" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d4.tdf
    Info (12023): Found entity 1: altsyncram_46d4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_46d4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_46d4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_o754.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 414
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 453
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 465
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 473
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 473
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 473
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_k754.tdf
    Info (12023): Found entity 1: altera_syncram_k754 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_k754.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_k754" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06d4.tdf
    Info (12023): Found entity 1: altsyncram_06d4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_06d4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_06d4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_k754.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 552
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 572
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 572
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 572
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_p754.tdf
    Info (12023): Found entity 1: altera_syncram_p754 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_p754.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_p754" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_56d4.tdf
    Info (12023): Found entity 1: altsyncram_56d4 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_56d4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_56d4" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altera_syncram_p754.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 685
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 690
Info (12128): Elaborating entity "comp_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 243
Info (12128): Elaborating entity "comp_s_altfp_compare_q6c" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 489
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 315
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 315
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 315
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_l4j.tdf
    Info (12023): Found entity 1: cmpr_l4j File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/cmpr_l4j.tdf Line: 22
Info (12128): Elaborating entity "cmpr_l4j" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1|cmpr_l4j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 369
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 369
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 369
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k4j.tdf
    Info (12023): Found entity 1: cmpr_k4j File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/cmpr_k4j.tdf Line: 22
Info (12128): Elaborating entity "cmpr_k4j" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4|cmpr_k4j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "cvt_s_w" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 252
Info (12128): Elaborating entity "cvt_s_w_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at cvt_s_w_0002.vhd(51): object "VCC_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 51
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 172
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 247
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 253
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 416
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 433
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 486
Info (12128): Elaborating entity "cvt_w_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 261
Info (12128): Elaborating entity "cvt_w_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at cvt_w_s_0002.vhd(51): object "VCC_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 51
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 172
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 255
Info (12128): Elaborating entity "cvt_s_wu" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 270
Info (12128): Elaborating entity "cvt_s_wu_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at cvt_s_wu_0002.vhd(51): object "VCC_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 51
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 316
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 326
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 384
Info (12128): Elaborating entity "cvt_wu_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 279
Info (12128): Elaborating entity "cvt_wu_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 316
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 350
Info (12128): Elaborating entity "fmax_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 289
Info (12128): Elaborating entity "fmax_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at fmax_s_0002.vhd(52): object "VCC_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 52
Info (12128): Elaborating entity "fmin_s" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 299
Info (12128): Elaborating entity "fmin_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at fmin_s_0002.vhd(52): object "VCC_q" assigned a value but never read File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 52
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 283
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 305
Info (12128): Elaborating entity "BranchControl" for hierarchy "CPU:CPU0|Datapath_UNI:DATAPATH0|BranchControl:BC0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 317
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 521
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/DataMemory_Interface.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserDataBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserDataBlock.v Line: 91
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserDataBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf
    Info (12023): Found entity 1: altsyncram_cas1 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_cas1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cas1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf
    Info (12023): Found entity 1: altsyncram_npj2 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_npj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_npj2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_cas1.tdf Line: 38
Warning (113028): 32768 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 0 to 32767 are not initialized File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/de1_data.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_npj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_npj2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_npj2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_cas1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_cas1.tdf Line: 39
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_cas1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 533
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/CodeMemory_Interface.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserCodeBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserCodeBlock.v Line: 91
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserCodeBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf
    Info (12023): Found entity 1: altsyncram_sft1 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_sft1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sft1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf
    Info (12023): Found entity 1: altsyncram_oqj2 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_oqj2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_sft1.tdf Line: 38
Warning (113028): 16373 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 11 to 16383 are not initialized File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/de1_text.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_u0a:rden_decode_b" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_oqj2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_sft1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_sft1.tdf Line: 39
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_sft1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:Display70" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 564
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:Display70|Decoder7:Dec0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Display7/Display7_Interface.v Line: 10
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 579
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/stopwatch/STOPWATCH_Interface.v Line: 22
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 594
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/lfsr/lfsr_interface.v Line: 21
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:break0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 614
Info (12128): Elaborating entity "breaker" for hierarchy "Break_Interface:break0|breaker:brk0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/Break_Interface.v Line: 22
Info (12128): Elaborating entity "breaker_lpm_constant_kva" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 83
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 55
Info (12130): Elaborated megafunction instantiation "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 55
Info (12133): Instantiated megafunction "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 55
    Info (12134): Parameter "cvalue" = "00000000000000000000000000000000"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1112689456"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 648
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VGA_Interface.v Line: 54
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaAdapter.v Line: 77
Info (12128): Elaborating entity "VgaPll_0002" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaAdapter.v Line: 142
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/frame0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81p2.tdf
    Info (12023): Found entity 1: altsyncram_81p2 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_81p2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_81p2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode2" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_81p2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_01a:rden_decode_a" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_81p2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|mux_4hb:mux4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_81p2.tdf Line: 56
Info (12128): Elaborating entity "MemoryVGA1" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaAdapter.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA1.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA1.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA1.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/frame1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91p2.tdf
    Info (12023): Found entity 1: altsyncram_91p2 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_91p2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_91p2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaAdapter.v Line: 185
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/RegDisplay.v Line: 65
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TecladoPS20" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 671
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TecladoPS20|oneshot:pulser" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyboard:kbd" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v Line: 38
Info (12128): Elaborating entity "scan2ascii" for hierarchy "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v Line: 124
Info (12128): Elaborating entity "keyscan" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyscan:keys1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v Line: 134
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 705
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 32
Info (12128): Elaborating entity "PLL_Audio" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 61
Info (12128): Elaborating entity "PLL_Audio_0002" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
Info (12133): Instantiated megafunction "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "18.421052 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 73
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/I2C_AV_Config.v Line: 71
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 85
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 103
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:Sintetizador0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 730
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v Line: 43
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador.v Line: 76
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 88
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 101
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 111
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Note.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/NoteTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/NoteTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/NoteTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf
    Info (12023): Found entity 1: altsyncram_ehf1 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_ehf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ehf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 121
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 22
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 36
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 49
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 68
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineCalculator.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf
    Info (12023): Found entity 1: altsyncram_agf1 File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/altsyncram_agf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_agf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 130
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v Line: 124
Info (12128): Elaborating entity "RS232_Interface" for hierarchy "RS232_Interface:Serial0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 749
Info (12128): Elaborating entity "rs232tx" for hierarchy "RS232_Interface:Serial0|rs232tx:rs232transmitter" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/RS232_Interface.v Line: 38
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 30
Info (12128): Elaborating entity "rs232rx" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/RS232_Interface.v Line: 48
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 99
Info (12128): Elaborating entity "pulso" for hierarchy "RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 168
Info (12128): Elaborating entity "ADC_Interface" for hierarchy "ADC_Interface:ADCI0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 770
Warning (10762): Verilog HDL Case Statement warning at ADC_Interface.v(55): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/ADC_Interface.v Line: 55
Info (12128): Elaborating entity "joystick" for hierarchy "ADC_Interface:ADCI0|joystick:joystick0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/ADC_Interface.v Line: 37
Info (12128): Elaborating entity "joystick_adc_mega_0" for hierarchy "ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/joystick.v Line: 45
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/joystick_adc_mega_0.v Line: 58
Error (12006): Node instance "REGISTERS2" instantiates undefined entity "CSRegisters". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 226
Info (144001): Generated suppressed messages file C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings
    Error: Peak virtual memory: 5044 megabytes
    Error: Processing ended: Tue Jun 18 10:20:18 2019
    Error: Elapsed time: 00:00:34
    Error: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rodrigo.xavier/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.map.smsg.


