#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 19 23:40:34 2023
# Process ID: 23716
# Current directory: C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8572 C:\Users\kyle\OneDrive - SNU\maskgenFPGA\dfx\ip\dma\vivado\dma\dma.xpr
# Log file: C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/vivado.log
# Journal file: C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma\vivado.jou
# Running On: DESKTOP-UBRTFOE, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16963 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project -read_only {C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axi_clock_converter_0_synth_1' of run 'axi_clock_converter_0_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axi_clock_converter_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axilite_clock_converter_0_synth_1' of run 'axilite_clock_converter_0_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axilite_clock_converter_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/bias_blk_mem_synth_1' of run 'bias_blk_mem_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/bias_blk_mem_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/scale_blk_mem_synth_1' of run 'scale_blk_mem_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/scale_blk_mem_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_0_blk_mem_synth_1' of run 'weight_0_blk_mem_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_0_blk_mem_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_1_blk_mem_synth_1' of run 'weight_1_blk_mem_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_1_blk_mem_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_2_blk_mem_synth_1' of run 'weight_2_blk_mem_synth_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_2_blk_mem_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axi_clock_converter_0_impl_1' of run 'axi_clock_converter_0_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axi_clock_converter_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axilite_clock_converter_0_impl_1' of run 'axilite_clock_converter_0_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/axilite_clock_converter_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/bias_blk_mem_impl_1' of run 'bias_blk_mem_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/bias_blk_mem_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/scale_blk_mem_impl_1' of run 'scale_blk_mem_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/scale_blk_mem_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_0_blk_mem_impl_1' of run 'weight_0_blk_mem_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_0_blk_mem_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_1_blk_mem_impl_1' of run 'weight_1_blk_mem_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_1_blk_mem_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_2_blk_mem_impl_1' of run 'weight_2_blk_mem_impl_1' is not writable, setting it to default location 'C:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/utils_1/imports/weight_2_blk_mem_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kyle/OneDrive - SNU/maskgenfpga'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/kyle/OneDrive - SNU/maskgenfpga/dfx/ip/dma'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/kyle/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'l2_o_data_128x4096' is locked:
* Project containing IP 'l2_o_data_128x4096' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'l2_o_data_128x4096' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_clock_converter_0' is locked:
* Project containing IP 'axi_clock_converter_0' is read-only. * IP definition 'AXI Clock Converter (2.1)' for IP 'axi_clock_converter_0' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axilite_clock_converter_0' is locked:
* Project containing IP 'axilite_clock_converter_0' is read-only. * IP definition 'AXI Clock Converter (2.1)' for IP 'axilite_clock_converter_0' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bias_blk_mem' is locked:
* Project containing IP 'bias_blk_mem' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'bias_blk_mem' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'scale_blk_mem' is locked:
* Project containing IP 'scale_blk_mem' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'scale_blk_mem' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'weight_0_blk_mem' is locked:
* Project containing IP 'weight_0_blk_mem' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'weight_0_blk_mem' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'weight_1_blk_mem' is locked:
* Project containing IP 'weight_1_blk_mem' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'weight_1_blk_mem' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'weight_2_blk_mem' is locked:
* Project containing IP 'weight_2_blk_mem' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'weight_2_blk_mem' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ifm_data_128x32768' is locked:
* Project containing IP 'ifm_data_128x32768' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'ifm_data_128x32768' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'layer1_line_buffer_128x256' is locked:
* Project containing IP 'layer1_line_buffer_128x256' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'layer1_line_buffer_128x256' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'l1_o_data_128x4096' is locked:
* Project containing IP 'l1_o_data_128x4096' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'l1_o_data_128x4096' (customized with software release 2021.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'layer2_line_buffer_192x32' is locked:
* Project containing IP 'layer2_line_buffer_192x32' is read-only. * IP definition 'Block Memory Generator (8.4)' for IP 'layer2_line_buffer_192x32' (customized with software release 2021.2) has a different revision in the IP Catalog.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 00:58:10 2023...
