   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_rcc.c"
  23              	.Ltext0:
  24              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
 24657              		.align	2
 24660              	APBAHBPrescTable:
 24661 0000 00       		.byte	0
 24662 0001 00       		.byte	0
 24663 0002 00       		.byte	0
 24664 0003 00       		.byte	0
 24665 0004 01       		.byte	1
 24666 0005 02       		.byte	2
 24667 0006 03       		.byte	3
 24668 0007 04       		.byte	4
 24669 0008 01       		.byte	1
 24670 0009 02       		.byte	2
 24671 000a 03       		.byte	3
 24672 000b 04       		.byte	4
 24673 000c 06       		.byte	6
 24674 000d 07       		.byte	7
 24675 000e 08       		.byte	8
 24676 000f 09       		.byte	9
 24677              		.text
 24678              		.align	2
 24679              		.global	RCC_DeInit
 24680              		.thumb
 24681              		.thumb_func
 24683              	RCC_DeInit:
 24684              	.LFB110:
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.2
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    05-March-2012
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * limitations under the License.
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24685              		.loc 1 203 0
 24686              		.cfi_startproc
 24687              		@ args = 0, pretend = 0, frame = 0
 24688              		@ frame_needed = 1, uses_anonymous_args = 0
 24689              		@ link register save eliminated.
 24690 0000 80B4     		push	{r7}
 24691              	.LCFI0:
 24692              		.cfi_def_cfa_offset 4
 24693 0002 00AF     		add	r7, sp, #0
 24694              		.cfi_offset 7, -4
 24695              	.LCFI1:
 24696              		.cfi_def_cfa_register 7
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 24697              		.loc 1 205 0
 24698 0004 104B     		ldr	r3, .L2
 24699 0006 104A     		ldr	r2, .L2
 24700 0008 1268     		ldr	r2, [r2, #0]
 24701 000a 42F00102 		orr	r2, r2, #1
 24702 000e 1A60     		str	r2, [r3, #0]
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
 24703              		.loc 1 208 0
 24704 0010 0D4B     		ldr	r3, .L2
 24705 0012 4FF00002 		mov	r2, #0
 24706 0016 9A60     		str	r2, [r3, #8]
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 24707              		.loc 1 211 0
 24708 0018 0B4A     		ldr	r2, .L2
 24709 001a 0B4B     		ldr	r3, .L2
 24710 001c 1B68     		ldr	r3, [r3, #0]
 24711 001e 23F08473 		bic	r3, r3, #17301504
 24712 0022 23F48033 		bic	r3, r3, #65536
 24713 0026 1360     		str	r3, [r2, #0]
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
 24714              		.loc 1 214 0
 24715 0028 074B     		ldr	r3, .L2
 24716 002a 084A     		ldr	r2, .L2+4
 24717 002c 5A60     		str	r2, [r3, #4]
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 24718              		.loc 1 217 0
 24719 002e 064B     		ldr	r3, .L2
 24720 0030 054A     		ldr	r2, .L2
 24721 0032 1268     		ldr	r2, [r2, #0]
 24722 0034 22F48022 		bic	r2, r2, #262144
 24723 0038 1A60     		str	r2, [r3, #0]
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
 24724              		.loc 1 220 0
 24725 003a 034B     		ldr	r3, .L2
 24726 003c 4FF00002 		mov	r2, #0
 24727 0040 DA60     		str	r2, [r3, #12]
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24728              		.loc 1 221 0
 24729 0042 BD46     		mov	sp, r7
 24730 0044 80BC     		pop	{r7}
 24731 0046 7047     		bx	lr
 24732              	.L3:
 24733              		.align	2
 24734              	.L2:
 24735 0048 00380240 		.word	1073887232
 24736 004c 10300024 		.word	603992080
 24737              		.cfi_endproc
 24738              	.LFE110:
 24740              		.align	2
 24741              		.global	RCC_HSEConfig
 24742              		.thumb
 24743              		.thumb_func
 24745              	RCC_HSEConfig:
 24746              	.LFB111:
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24747              		.loc 1 244 0
 24748              		.cfi_startproc
 24749              		@ args = 0, pretend = 0, frame = 8
 24750              		@ frame_needed = 1, uses_anonymous_args = 0
 24751              		@ link register save eliminated.
 24752 0050 80B4     		push	{r7}
 24753              	.LCFI2:
 24754              		.cfi_def_cfa_offset 4
 24755 0052 83B0     		sub	sp, sp, #12
 24756              	.LCFI3:
 24757              		.cfi_def_cfa_offset 16
 24758 0054 00AF     		add	r7, sp, #0
 24759              		.cfi_offset 7, -4
 24760              	.LCFI4:
 24761              		.cfi_def_cfa_register 7
 24762 0056 0346     		mov	r3, r0
 24763 0058 FB71     		strb	r3, [r7, #7]
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 24764              		.loc 1 249 0
 24765 005a 064B     		ldr	r3, .L5
 24766 005c 4FF00002 		mov	r2, #0
 24767 0060 1A70     		strb	r2, [r3, #0]
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 24768              		.loc 1 252 0
 24769 0062 044B     		ldr	r3, .L5
 24770 0064 FA79     		ldrb	r2, [r7, #7]
 24771 0066 1A70     		strb	r2, [r3, #0]
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24772              		.loc 1 253 0
 24773 0068 07F10C07 		add	r7, r7, #12
 24774 006c BD46     		mov	sp, r7
 24775 006e 80BC     		pop	{r7}
 24776 0070 7047     		bx	lr
 24777              	.L6:
 24778 0072 00BF     		.align	2
 24779              	.L5:
 24780 0074 02380240 		.word	1073887234
 24781              		.cfi_endproc
 24782              	.LFE111:
 24784              		.align	2
 24785              		.global	RCC_WaitForHSEStartUp
 24786              		.thumb
 24787              		.thumb_func
 24789              	RCC_WaitForHSEStartUp:
 24790              	.LFB112:
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24791              		.loc 1 268 0
 24792              		.cfi_startproc
 24793              		@ args = 0, pretend = 0, frame = 8
 24794              		@ frame_needed = 1, uses_anonymous_args = 0
 24795 0078 80B5     		push	{r7, lr}
 24796              	.LCFI5:
 24797              		.cfi_def_cfa_offset 8
 24798 007a 82B0     		sub	sp, sp, #8
 24799              	.LCFI6:
 24800              		.cfi_def_cfa_offset 16
 24801 007c 00AF     		add	r7, sp, #0
 24802              		.cfi_offset 14, -4
 24803              		.cfi_offset 7, -8
 24804              	.LCFI7:
 24805              		.cfi_def_cfa_register 7
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 24806              		.loc 1 269 0
 24807 007e 4FF00003 		mov	r3, #0
 24808 0082 3B60     		str	r3, [r7, #0]
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 24809              		.loc 1 270 0
 24810 0084 4FF00003 		mov	r3, #0
 24811 0088 FB71     		strb	r3, [r7, #7]
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 24812              		.loc 1 271 0
 24813 008a 4FF00003 		mov	r3, #0
 24814 008e BB71     		strb	r3, [r7, #6]
 24815              	.L9:
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 24816              		.loc 1 275 0 discriminator 1
 24817 0090 4FF03100 		mov	r0, #49
 24818 0094 FFF7FEFF 		bl	RCC_GetFlagStatus
 24819 0098 0346     		mov	r3, r0
 24820 009a BB71     		strb	r3, [r7, #6]
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 24821              		.loc 1 276 0 discriminator 1
 24822 009c 3B68     		ldr	r3, [r7, #0]
 24823 009e 03F10103 		add	r3, r3, #1
 24824 00a2 3B60     		str	r3, [r7, #0]
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 24825              		.loc 1 277 0 discriminator 1
 24826 00a4 3B68     		ldr	r3, [r7, #0]
 24827 00a6 B3F5A06F 		cmp	r3, #1280
 24828 00aa 02D0     		beq	.L8
 24829 00ac BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 24830 00ae 002B     		cmp	r3, #0
 24831 00b0 EED0     		beq	.L9
 24832              	.L8:
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 24833              		.loc 1 279 0
 24834 00b2 4FF03100 		mov	r0, #49
 24835 00b6 FFF7FEFF 		bl	RCC_GetFlagStatus
 24836 00ba 0346     		mov	r3, r0
 24837 00bc 002B     		cmp	r3, #0
 24838 00be 03D0     		beq	.L10
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 24839              		.loc 1 281 0
 24840 00c0 4FF00103 		mov	r3, #1
 24841 00c4 FB71     		strb	r3, [r7, #7]
 24842 00c6 02E0     		b	.L11
 24843              	.L10:
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 24844              		.loc 1 285 0
 24845 00c8 4FF00003 		mov	r3, #0
 24846 00cc FB71     		strb	r3, [r7, #7]
 24847              	.L11:
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 24848              		.loc 1 287 0
 24849 00ce FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24850              		.loc 1 288 0
 24851 00d0 1846     		mov	r0, r3
 24852 00d2 07F10807 		add	r7, r7, #8
 24853 00d6 BD46     		mov	sp, r7
 24854 00d8 80BD     		pop	{r7, pc}
 24855              		.cfi_endproc
 24856              	.LFE112:
 24858 00da 00BF     		.align	2
 24859              		.global	RCC_AdjustHSICalibrationValue
 24860              		.thumb
 24861              		.thumb_func
 24863              	RCC_AdjustHSICalibrationValue:
 24864              	.LFB113:
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24865              		.loc 1 299 0
 24866              		.cfi_startproc
 24867              		@ args = 0, pretend = 0, frame = 16
 24868              		@ frame_needed = 1, uses_anonymous_args = 0
 24869              		@ link register save eliminated.
 24870 00dc 80B4     		push	{r7}
 24871              	.LCFI8:
 24872              		.cfi_def_cfa_offset 4
 24873 00de 85B0     		sub	sp, sp, #20
 24874              	.LCFI9:
 24875              		.cfi_def_cfa_offset 24
 24876 00e0 00AF     		add	r7, sp, #0
 24877              		.cfi_offset 7, -4
 24878              	.LCFI10:
 24879              		.cfi_def_cfa_register 7
 24880 00e2 0346     		mov	r3, r0
 24881 00e4 FB71     		strb	r3, [r7, #7]
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 24882              		.loc 1 300 0
 24883 00e6 4FF00003 		mov	r3, #0
 24884 00ea FB60     		str	r3, [r7, #12]
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 24885              		.loc 1 304 0
 24886 00ec 0A4B     		ldr	r3, .L13
 24887 00ee 1B68     		ldr	r3, [r3, #0]
 24888 00f0 FB60     		str	r3, [r7, #12]
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 24889              		.loc 1 307 0
 24890 00f2 FB68     		ldr	r3, [r7, #12]
 24891 00f4 23F0F803 		bic	r3, r3, #248
 24892 00f8 FB60     		str	r3, [r7, #12]
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 24893              		.loc 1 310 0
 24894 00fa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24895 00fc 4FEAC303 		lsl	r3, r3, #3
 24896 0100 FA68     		ldr	r2, [r7, #12]
 24897 0102 42EA0303 		orr	r3, r2, r3
 24898 0106 FB60     		str	r3, [r7, #12]
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 24899              		.loc 1 313 0
 24900 0108 034B     		ldr	r3, .L13
 24901 010a FA68     		ldr	r2, [r7, #12]
 24902 010c 1A60     		str	r2, [r3, #0]
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24903              		.loc 1 314 0
 24904 010e 07F11407 		add	r7, r7, #20
 24905 0112 BD46     		mov	sp, r7
 24906 0114 80BC     		pop	{r7}
 24907 0116 7047     		bx	lr
 24908              	.L14:
 24909              		.align	2
 24910              	.L13:
 24911 0118 00380240 		.word	1073887232
 24912              		.cfi_endproc
 24913              	.LFE113:
 24915              		.align	2
 24916              		.global	RCC_HSICmd
 24917              		.thumb
 24918              		.thumb_func
 24920              	RCC_HSICmd:
 24921              	.LFB114:
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24922              		.loc 1 335 0
 24923              		.cfi_startproc
 24924              		@ args = 0, pretend = 0, frame = 8
 24925              		@ frame_needed = 1, uses_anonymous_args = 0
 24926              		@ link register save eliminated.
 24927 011c 80B4     		push	{r7}
 24928              	.LCFI11:
 24929              		.cfi_def_cfa_offset 4
 24930 011e 83B0     		sub	sp, sp, #12
 24931              	.LCFI12:
 24932              		.cfi_def_cfa_offset 16
 24933 0120 00AF     		add	r7, sp, #0
 24934              		.cfi_offset 7, -4
 24935              	.LCFI13:
 24936              		.cfi_def_cfa_register 7
 24937 0122 0346     		mov	r3, r0
 24938 0124 FB71     		strb	r3, [r7, #7]
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 24939              		.loc 1 339 0
 24940 0126 044B     		ldr	r3, .L16
 24941 0128 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 24942 012a 1A60     		str	r2, [r3, #0]
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 24943              		.loc 1 340 0
 24944 012c 07F10C07 		add	r7, r7, #12
 24945 0130 BD46     		mov	sp, r7
 24946 0132 80BC     		pop	{r7}
 24947 0134 7047     		bx	lr
 24948              	.L17:
 24949 0136 00BF     		.align	2
 24950              	.L16:
 24951 0138 00004742 		.word	1111949312
 24952              		.cfi_endproc
 24953              	.LFE114:
 24955              		.align	2
 24956              		.global	RCC_LSEConfig
 24957              		.thumb
 24958              		.thumb_func
 24960              	RCC_LSEConfig:
 24961              	.LFB115:
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 24962              		.loc 1 360 0
 24963              		.cfi_startproc
 24964              		@ args = 0, pretend = 0, frame = 8
 24965              		@ frame_needed = 1, uses_anonymous_args = 0
 24966              		@ link register save eliminated.
 24967 013c 80B4     		push	{r7}
 24968              	.LCFI14:
 24969              		.cfi_def_cfa_offset 4
 24970 013e 83B0     		sub	sp, sp, #12
 24971              	.LCFI15:
 24972              		.cfi_def_cfa_offset 16
 24973 0140 00AF     		add	r7, sp, #0
 24974              		.cfi_offset 7, -4
 24975              	.LCFI16:
 24976              		.cfi_def_cfa_register 7
 24977 0142 0346     		mov	r3, r0
 24978 0144 FB71     		strb	r3, [r7, #7]
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 24979              		.loc 1 366 0
 24980 0146 0E4B     		ldr	r3, .L23
 24981 0148 4FF00002 		mov	r2, #0
 24982 014c 1A70     		strb	r2, [r3, #0]
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 24983              		.loc 1 369 0
 24984 014e 0C4B     		ldr	r3, .L23
 24985 0150 4FF00002 		mov	r2, #0
 24986 0154 1A70     		strb	r2, [r3, #0]
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 24987              		.loc 1 372 0
 24988 0156 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24989 0158 012B     		cmp	r3, #1
 24990 015a 02D0     		beq	.L20
 24991 015c 042B     		cmp	r3, #4
 24992 015e 05D0     		beq	.L21
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 24993              		.loc 1 383 0
 24994 0160 09E0     		b	.L18
 24995              	.L20:
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 24996              		.loc 1 376 0
 24997 0162 074B     		ldr	r3, .L23
 24998 0164 4FF00102 		mov	r2, #1
 24999 0168 1A70     		strb	r2, [r3, #0]
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25000              		.loc 1 377 0
 25001 016a 04E0     		b	.L18
 25002              	.L21:
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 25003              		.loc 1 380 0
 25004 016c 044B     		ldr	r3, .L23
 25005 016e 4FF00502 		mov	r2, #5
 25006 0172 1A70     		strb	r2, [r3, #0]
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25007              		.loc 1 381 0
 25008 0174 00BF     		nop
 25009              	.L18:
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25010              		.loc 1 385 0
 25011 0176 07F10C07 		add	r7, r7, #12
 25012 017a BD46     		mov	sp, r7
 25013 017c 80BC     		pop	{r7}
 25014 017e 7047     		bx	lr
 25015              	.L24:
 25016              		.align	2
 25017              	.L23:
 25018 0180 70380240 		.word	1073887344
 25019              		.cfi_endproc
 25020              	.LFE115:
 25022              		.align	2
 25023              		.global	RCC_LSICmd
 25024              		.thumb
 25025              		.thumb_func
 25027              	RCC_LSICmd:
 25028              	.LFB116:
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25029              		.loc 1 400 0
 25030              		.cfi_startproc
 25031              		@ args = 0, pretend = 0, frame = 8
 25032              		@ frame_needed = 1, uses_anonymous_args = 0
 25033              		@ link register save eliminated.
 25034 0184 80B4     		push	{r7}
 25035              	.LCFI17:
 25036              		.cfi_def_cfa_offset 4
 25037 0186 83B0     		sub	sp, sp, #12
 25038              	.LCFI18:
 25039              		.cfi_def_cfa_offset 16
 25040 0188 00AF     		add	r7, sp, #0
 25041              		.cfi_offset 7, -4
 25042              	.LCFI19:
 25043              		.cfi_def_cfa_register 7
 25044 018a 0346     		mov	r3, r0
 25045 018c FB71     		strb	r3, [r7, #7]
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 25046              		.loc 1 404 0
 25047 018e 044B     		ldr	r3, .L26
 25048 0190 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25049 0192 1A60     		str	r2, [r3, #0]
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25050              		.loc 1 405 0
 25051 0194 07F10C07 		add	r7, r7, #12
 25052 0198 BD46     		mov	sp, r7
 25053 019a 80BC     		pop	{r7}
 25054 019c 7047     		bx	lr
 25055              	.L27:
 25056 019e 00BF     		.align	2
 25057              	.L26:
 25058 01a0 800E4742 		.word	1111953024
 25059              		.cfi_endproc
 25060              	.LFE116:
 25062              		.align	2
 25063              		.global	RCC_PLLConfig
 25064              		.thumb
 25065              		.thumb_func
 25067              	RCC_PLLConfig:
 25068              	.LFB117:
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25069              		.loc 1 443 0
 25070              		.cfi_startproc
 25071              		@ args = 4, pretend = 0, frame = 16
 25072              		@ frame_needed = 1, uses_anonymous_args = 0
 25073              		@ link register save eliminated.
 25074 01a4 80B4     		push	{r7}
 25075              	.LCFI20:
 25076              		.cfi_def_cfa_offset 4
 25077 01a6 85B0     		sub	sp, sp, #20
 25078              	.LCFI21:
 25079              		.cfi_def_cfa_offset 24
 25080 01a8 00AF     		add	r7, sp, #0
 25081              		.cfi_offset 7, -4
 25082              	.LCFI22:
 25083              		.cfi_def_cfa_register 7
 25084 01aa F860     		str	r0, [r7, #12]
 25085 01ac B960     		str	r1, [r7, #8]
 25086 01ae 7A60     		str	r2, [r7, #4]
 25087 01b0 3B60     		str	r3, [r7, #0]
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 25088              		.loc 1 451 0
 25089 01b2 0D4B     		ldr	r3, .L29
 25090 01b4 7A68     		ldr	r2, [r7, #4]
 25091 01b6 4FEA8211 		lsl	r1, r2, #6
 25092 01ba BA68     		ldr	r2, [r7, #8]
 25093 01bc 1143     		orrs	r1, r1, r2
 25094 01be 3A68     		ldr	r2, [r7, #0]
 25095 01c0 4FEA5202 		lsr	r2, r2, #1
 25096 01c4 02F1FF32 		add	r2, r2, #-1
 25097 01c8 4FEA0242 		lsl	r2, r2, #16
 25098 01cc 1143     		orrs	r1, r1, r2
 25099 01ce FA68     		ldr	r2, [r7, #12]
 25100 01d0 1143     		orrs	r1, r1, r2
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 25101              		.loc 1 452 0
 25102 01d2 BA69     		ldr	r2, [r7, #24]
 25103 01d4 4FEA0262 		lsl	r2, r2, #24
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 25104              		.loc 1 451 0
 25105 01d8 41EA0202 		orr	r2, r1, r2
 25106 01dc 5A60     		str	r2, [r3, #4]
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25107              		.loc 1 453 0
 25108 01de 07F11407 		add	r7, r7, #20
 25109 01e2 BD46     		mov	sp, r7
 25110 01e4 80BC     		pop	{r7}
 25111 01e6 7047     		bx	lr
 25112              	.L30:
 25113              		.align	2
 25114              	.L29:
 25115 01e8 00380240 		.word	1073887232
 25116              		.cfi_endproc
 25117              	.LFE117:
 25119              		.align	2
 25120              		.global	RCC_PLLCmd
 25121              		.thumb
 25122              		.thumb_func
 25124              	RCC_PLLCmd:
 25125              	.LFB118:
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25126              		.loc 1 466 0
 25127              		.cfi_startproc
 25128              		@ args = 0, pretend = 0, frame = 8
 25129              		@ frame_needed = 1, uses_anonymous_args = 0
 25130              		@ link register save eliminated.
 25131 01ec 80B4     		push	{r7}
 25132              	.LCFI23:
 25133              		.cfi_def_cfa_offset 4
 25134 01ee 83B0     		sub	sp, sp, #12
 25135              	.LCFI24:
 25136              		.cfi_def_cfa_offset 16
 25137 01f0 00AF     		add	r7, sp, #0
 25138              		.cfi_offset 7, -4
 25139              	.LCFI25:
 25140              		.cfi_def_cfa_register 7
 25141 01f2 0346     		mov	r3, r0
 25142 01f4 FB71     		strb	r3, [r7, #7]
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 25143              		.loc 1 469 0
 25144 01f6 044B     		ldr	r3, .L32
 25145 01f8 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25146 01fa 1A60     		str	r2, [r3, #0]
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25147              		.loc 1 470 0
 25148 01fc 07F10C07 		add	r7, r7, #12
 25149 0200 BD46     		mov	sp, r7
 25150 0202 80BC     		pop	{r7}
 25151 0204 7047     		bx	lr
 25152              	.L33:
 25153 0206 00BF     		.align	2
 25154              	.L32:
 25155 0208 60004742 		.word	1111949408
 25156              		.cfi_endproc
 25157              	.LFE118:
 25159              		.align	2
 25160              		.global	RCC_PLLI2SConfig
 25161              		.thumb
 25162              		.thumb_func
 25164              	RCC_PLLI2SConfig:
 25165              	.LFB119:
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25166              		.loc 1 492 0
 25167              		.cfi_startproc
 25168              		@ args = 0, pretend = 0, frame = 8
 25169              		@ frame_needed = 1, uses_anonymous_args = 0
 25170              		@ link register save eliminated.
 25171 020c 80B4     		push	{r7}
 25172              	.LCFI26:
 25173              		.cfi_def_cfa_offset 4
 25174 020e 83B0     		sub	sp, sp, #12
 25175              	.LCFI27:
 25176              		.cfi_def_cfa_offset 16
 25177 0210 00AF     		add	r7, sp, #0
 25178              		.cfi_offset 7, -4
 25179              	.LCFI28:
 25180              		.cfi_def_cfa_register 7
 25181 0212 7860     		str	r0, [r7, #4]
 25182 0214 3960     		str	r1, [r7, #0]
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 25183              		.loc 1 497 0
 25184 0216 084B     		ldr	r3, .L35
 25185 0218 7A68     		ldr	r2, [r7, #4]
 25186 021a 4FEA8211 		lsl	r1, r2, #6
 25187 021e 3A68     		ldr	r2, [r7, #0]
 25188 0220 4FEA0272 		lsl	r2, r2, #28
 25189 0224 41EA0202 		orr	r2, r1, r2
 25190 0228 C3F88420 		str	r2, [r3, #132]
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25191              		.loc 1 498 0
 25192 022c 07F10C07 		add	r7, r7, #12
 25193 0230 BD46     		mov	sp, r7
 25194 0232 80BC     		pop	{r7}
 25195 0234 7047     		bx	lr
 25196              	.L36:
 25197 0236 00BF     		.align	2
 25198              	.L35:
 25199 0238 00380240 		.word	1073887232
 25200              		.cfi_endproc
 25201              	.LFE119:
 25203              		.align	2
 25204              		.global	RCC_PLLI2SCmd
 25205              		.thumb
 25206              		.thumb_func
 25208              	RCC_PLLI2SCmd:
 25209              	.LFB120:
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25210              		.loc 1 507 0
 25211              		.cfi_startproc
 25212              		@ args = 0, pretend = 0, frame = 8
 25213              		@ frame_needed = 1, uses_anonymous_args = 0
 25214              		@ link register save eliminated.
 25215 023c 80B4     		push	{r7}
 25216              	.LCFI29:
 25217              		.cfi_def_cfa_offset 4
 25218 023e 83B0     		sub	sp, sp, #12
 25219              	.LCFI30:
 25220              		.cfi_def_cfa_offset 16
 25221 0240 00AF     		add	r7, sp, #0
 25222              		.cfi_offset 7, -4
 25223              	.LCFI31:
 25224              		.cfi_def_cfa_register 7
 25225 0242 0346     		mov	r3, r0
 25226 0244 FB71     		strb	r3, [r7, #7]
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 25227              		.loc 1 510 0
 25228 0246 044B     		ldr	r3, .L38
 25229 0248 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25230 024a 1A60     		str	r2, [r3, #0]
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25231              		.loc 1 511 0
 25232 024c 07F10C07 		add	r7, r7, #12
 25233 0250 BD46     		mov	sp, r7
 25234 0252 80BC     		pop	{r7}
 25235 0254 7047     		bx	lr
 25236              	.L39:
 25237 0256 00BF     		.align	2
 25238              	.L38:
 25239 0258 68004742 		.word	1111949416
 25240              		.cfi_endproc
 25241              	.LFE120:
 25243              		.align	2
 25244              		.global	RCC_ClockSecuritySystemCmd
 25245              		.thumb
 25246              		.thumb_func
 25248              	RCC_ClockSecuritySystemCmd:
 25249              	.LFB121:
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25250              		.loc 1 525 0
 25251              		.cfi_startproc
 25252              		@ args = 0, pretend = 0, frame = 8
 25253              		@ frame_needed = 1, uses_anonymous_args = 0
 25254              		@ link register save eliminated.
 25255 025c 80B4     		push	{r7}
 25256              	.LCFI32:
 25257              		.cfi_def_cfa_offset 4
 25258 025e 83B0     		sub	sp, sp, #12
 25259              	.LCFI33:
 25260              		.cfi_def_cfa_offset 16
 25261 0260 00AF     		add	r7, sp, #0
 25262              		.cfi_offset 7, -4
 25263              	.LCFI34:
 25264              		.cfi_def_cfa_register 7
 25265 0262 0346     		mov	r3, r0
 25266 0264 FB71     		strb	r3, [r7, #7]
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 25267              		.loc 1 528 0
 25268 0266 044B     		ldr	r3, .L41
 25269 0268 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25270 026a 1A60     		str	r2, [r3, #0]
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25271              		.loc 1 529 0
 25272 026c 07F10C07 		add	r7, r7, #12
 25273 0270 BD46     		mov	sp, r7
 25274 0272 80BC     		pop	{r7}
 25275 0274 7047     		bx	lr
 25276              	.L42:
 25277 0276 00BF     		.align	2
 25278              	.L41:
 25279 0278 4C004742 		.word	1111949388
 25280              		.cfi_endproc
 25281              	.LFE121:
 25283              		.align	2
 25284              		.global	RCC_MCO1Config
 25285              		.thumb
 25286              		.thumb_func
 25288              	RCC_MCO1Config:
 25289              	.LFB122:
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25290              		.loc 1 550 0
 25291              		.cfi_startproc
 25292              		@ args = 0, pretend = 0, frame = 16
 25293              		@ frame_needed = 1, uses_anonymous_args = 0
 25294              		@ link register save eliminated.
 25295 027c 80B4     		push	{r7}
 25296              	.LCFI35:
 25297              		.cfi_def_cfa_offset 4
 25298 027e 85B0     		sub	sp, sp, #20
 25299              	.LCFI36:
 25300              		.cfi_def_cfa_offset 24
 25301 0280 00AF     		add	r7, sp, #0
 25302              		.cfi_offset 7, -4
 25303              	.LCFI37:
 25304              		.cfi_def_cfa_register 7
 25305 0282 7860     		str	r0, [r7, #4]
 25306 0284 3960     		str	r1, [r7, #0]
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25307              		.loc 1 551 0
 25308 0286 4FF00003 		mov	r3, #0
 25309 028a FB60     		str	r3, [r7, #12]
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25310              		.loc 1 557 0
 25311 028c 0B4B     		ldr	r3, .L44
 25312 028e 9B68     		ldr	r3, [r3, #8]
 25313 0290 FB60     		str	r3, [r7, #12]
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 25314              		.loc 1 560 0
 25315 0292 FB68     		ldr	r3, [r7, #12]
 25316 0294 23F0EC63 		bic	r3, r3, #123731968
 25317 0298 FB60     		str	r3, [r7, #12]
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 25318              		.loc 1 563 0
 25319 029a 7A68     		ldr	r2, [r7, #4]
 25320 029c 3B68     		ldr	r3, [r7, #0]
 25321 029e 42EA0303 		orr	r3, r2, r3
 25322 02a2 FA68     		ldr	r2, [r7, #12]
 25323 02a4 42EA0303 		orr	r3, r2, r3
 25324 02a8 FB60     		str	r3, [r7, #12]
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 25325              		.loc 1 566 0
 25326 02aa 044B     		ldr	r3, .L44
 25327 02ac FA68     		ldr	r2, [r7, #12]
 25328 02ae 9A60     		str	r2, [r3, #8]
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25329              		.loc 1 567 0
 25330 02b0 07F11407 		add	r7, r7, #20
 25331 02b4 BD46     		mov	sp, r7
 25332 02b6 80BC     		pop	{r7}
 25333 02b8 7047     		bx	lr
 25334              	.L45:
 25335 02ba 00BF     		.align	2
 25336              	.L44:
 25337 02bc 00380240 		.word	1073887232
 25338              		.cfi_endproc
 25339              	.LFE122:
 25341              		.align	2
 25342              		.global	RCC_MCO2Config
 25343              		.thumb
 25344              		.thumb_func
 25346              	RCC_MCO2Config:
 25347              	.LFB123:
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25348              		.loc 1 588 0
 25349              		.cfi_startproc
 25350              		@ args = 0, pretend = 0, frame = 16
 25351              		@ frame_needed = 1, uses_anonymous_args = 0
 25352              		@ link register save eliminated.
 25353 02c0 80B4     		push	{r7}
 25354              	.LCFI38:
 25355              		.cfi_def_cfa_offset 4
 25356 02c2 85B0     		sub	sp, sp, #20
 25357              	.LCFI39:
 25358              		.cfi_def_cfa_offset 24
 25359 02c4 00AF     		add	r7, sp, #0
 25360              		.cfi_offset 7, -4
 25361              	.LCFI40:
 25362              		.cfi_def_cfa_register 7
 25363 02c6 7860     		str	r0, [r7, #4]
 25364 02c8 3960     		str	r1, [r7, #0]
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25365              		.loc 1 589 0
 25366 02ca 4FF00003 		mov	r3, #0
 25367 02ce FB60     		str	r3, [r7, #12]
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25368              		.loc 1 595 0
 25369 02d0 0B4B     		ldr	r3, .L47
 25370 02d2 9B68     		ldr	r3, [r3, #8]
 25371 02d4 FB60     		str	r3, [r7, #12]
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 25372              		.loc 1 598 0
 25373 02d6 FB68     		ldr	r3, [r7, #12]
 25374 02d8 23F07843 		bic	r3, r3, #-134217728
 25375 02dc FB60     		str	r3, [r7, #12]
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 25376              		.loc 1 601 0
 25377 02de 7A68     		ldr	r2, [r7, #4]
 25378 02e0 3B68     		ldr	r3, [r7, #0]
 25379 02e2 42EA0303 		orr	r3, r2, r3
 25380 02e6 FA68     		ldr	r2, [r7, #12]
 25381 02e8 42EA0303 		orr	r3, r2, r3
 25382 02ec FB60     		str	r3, [r7, #12]
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 25383              		.loc 1 604 0
 25384 02ee 044B     		ldr	r3, .L47
 25385 02f0 FA68     		ldr	r2, [r7, #12]
 25386 02f2 9A60     		str	r2, [r3, #8]
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25387              		.loc 1 605 0
 25388 02f4 07F11407 		add	r7, r7, #20
 25389 02f8 BD46     		mov	sp, r7
 25390 02fa 80BC     		pop	{r7}
 25391 02fc 7047     		bx	lr
 25392              	.L48:
 25393 02fe 00BF     		.align	2
 25394              	.L47:
 25395 0300 00380240 		.word	1073887232
 25396              		.cfi_endproc
 25397              	.LFE123:
 25399              		.align	2
 25400              		.global	RCC_SYSCLKConfig
 25401              		.thumb
 25402              		.thumb_func
 25404              	RCC_SYSCLKConfig:
 25405              	.LFB124:
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25406              		.loc 1 694 0
 25407              		.cfi_startproc
 25408              		@ args = 0, pretend = 0, frame = 16
 25409              		@ frame_needed = 1, uses_anonymous_args = 0
 25410              		@ link register save eliminated.
 25411 0304 80B4     		push	{r7}
 25412              	.LCFI41:
 25413              		.cfi_def_cfa_offset 4
 25414 0306 85B0     		sub	sp, sp, #20
 25415              	.LCFI42:
 25416              		.cfi_def_cfa_offset 24
 25417 0308 00AF     		add	r7, sp, #0
 25418              		.cfi_offset 7, -4
 25419              	.LCFI43:
 25420              		.cfi_def_cfa_register 7
 25421 030a 7860     		str	r0, [r7, #4]
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25422              		.loc 1 695 0
 25423 030c 4FF00003 		mov	r3, #0
 25424 0310 FB60     		str	r3, [r7, #12]
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25425              		.loc 1 700 0
 25426 0312 0A4B     		ldr	r3, .L50
 25427 0314 9B68     		ldr	r3, [r3, #8]
 25428 0316 FB60     		str	r3, [r7, #12]
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 25429              		.loc 1 703 0
 25430 0318 FB68     		ldr	r3, [r7, #12]
 25431 031a 23F00303 		bic	r3, r3, #3
 25432 031e FB60     		str	r3, [r7, #12]
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 25433              		.loc 1 706 0
 25434 0320 FA68     		ldr	r2, [r7, #12]
 25435 0322 7B68     		ldr	r3, [r7, #4]
 25436 0324 42EA0303 		orr	r3, r2, r3
 25437 0328 FB60     		str	r3, [r7, #12]
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25438              		.loc 1 709 0
 25439 032a 044B     		ldr	r3, .L50
 25440 032c FA68     		ldr	r2, [r7, #12]
 25441 032e 9A60     		str	r2, [r3, #8]
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25442              		.loc 1 710 0
 25443 0330 07F11407 		add	r7, r7, #20
 25444 0334 BD46     		mov	sp, r7
 25445 0336 80BC     		pop	{r7}
 25446 0338 7047     		bx	lr
 25447              	.L51:
 25448 033a 00BF     		.align	2
 25449              	.L50:
 25450 033c 00380240 		.word	1073887232
 25451              		.cfi_endproc
 25452              	.LFE124:
 25454              		.align	2
 25455              		.global	RCC_GetSYSCLKSource
 25456              		.thumb
 25457              		.thumb_func
 25459              	RCC_GetSYSCLKSource:
 25460              	.LFB125:
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25461              		.loc 1 722 0
 25462              		.cfi_startproc
 25463              		@ args = 0, pretend = 0, frame = 0
 25464              		@ frame_needed = 1, uses_anonymous_args = 0
 25465              		@ link register save eliminated.
 25466 0340 80B4     		push	{r7}
 25467              	.LCFI44:
 25468              		.cfi_def_cfa_offset 4
 25469 0342 00AF     		add	r7, sp, #0
 25470              		.cfi_offset 7, -4
 25471              	.LCFI45:
 25472              		.cfi_def_cfa_register 7
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 25473              		.loc 1 723 0
 25474 0344 044B     		ldr	r3, .L53
 25475 0346 9B68     		ldr	r3, [r3, #8]
 25476 0348 DBB2     		uxtb	r3, r3
 25477 034a 03F00C03 		and	r3, r3, #12
 25478 034e DBB2     		uxtb	r3, r3
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25479              		.loc 1 724 0
 25480 0350 1846     		mov	r0, r3
 25481 0352 BD46     		mov	sp, r7
 25482 0354 80BC     		pop	{r7}
 25483 0356 7047     		bx	lr
 25484              	.L54:
 25485              		.align	2
 25486              	.L53:
 25487 0358 00380240 		.word	1073887232
 25488              		.cfi_endproc
 25489              	.LFE125:
 25491              		.align	2
 25492              		.global	RCC_HCLKConfig
 25493              		.thumb
 25494              		.thumb_func
 25496              	RCC_HCLKConfig:
 25497              	.LFB126:
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25498              		.loc 1 747 0
 25499              		.cfi_startproc
 25500              		@ args = 0, pretend = 0, frame = 16
 25501              		@ frame_needed = 1, uses_anonymous_args = 0
 25502              		@ link register save eliminated.
 25503 035c 80B4     		push	{r7}
 25504              	.LCFI46:
 25505              		.cfi_def_cfa_offset 4
 25506 035e 85B0     		sub	sp, sp, #20
 25507              	.LCFI47:
 25508              		.cfi_def_cfa_offset 24
 25509 0360 00AF     		add	r7, sp, #0
 25510              		.cfi_offset 7, -4
 25511              	.LCFI48:
 25512              		.cfi_def_cfa_register 7
 25513 0362 7860     		str	r0, [r7, #4]
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25514              		.loc 1 748 0
 25515 0364 4FF00003 		mov	r3, #0
 25516 0368 FB60     		str	r3, [r7, #12]
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25517              		.loc 1 753 0
 25518 036a 0A4B     		ldr	r3, .L56
 25519 036c 9B68     		ldr	r3, [r3, #8]
 25520 036e FB60     		str	r3, [r7, #12]
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 25521              		.loc 1 756 0
 25522 0370 FB68     		ldr	r3, [r7, #12]
 25523 0372 23F0F003 		bic	r3, r3, #240
 25524 0376 FB60     		str	r3, [r7, #12]
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 25525              		.loc 1 759 0
 25526 0378 FA68     		ldr	r2, [r7, #12]
 25527 037a 7B68     		ldr	r3, [r7, #4]
 25528 037c 42EA0303 		orr	r3, r2, r3
 25529 0380 FB60     		str	r3, [r7, #12]
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25530              		.loc 1 762 0
 25531 0382 044B     		ldr	r3, .L56
 25532 0384 FA68     		ldr	r2, [r7, #12]
 25533 0386 9A60     		str	r2, [r3, #8]
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25534              		.loc 1 763 0
 25535 0388 07F11407 		add	r7, r7, #20
 25536 038c BD46     		mov	sp, r7
 25537 038e 80BC     		pop	{r7}
 25538 0390 7047     		bx	lr
 25539              	.L57:
 25540 0392 00BF     		.align	2
 25541              	.L56:
 25542 0394 00380240 		.word	1073887232
 25543              		.cfi_endproc
 25544              	.LFE126:
 25546              		.align	2
 25547              		.global	RCC_PCLK1Config
 25548              		.thumb
 25549              		.thumb_func
 25551              	RCC_PCLK1Config:
 25552              	.LFB127:
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25553              		.loc 1 779 0
 25554              		.cfi_startproc
 25555              		@ args = 0, pretend = 0, frame = 16
 25556              		@ frame_needed = 1, uses_anonymous_args = 0
 25557              		@ link register save eliminated.
 25558 0398 80B4     		push	{r7}
 25559              	.LCFI49:
 25560              		.cfi_def_cfa_offset 4
 25561 039a 85B0     		sub	sp, sp, #20
 25562              	.LCFI50:
 25563              		.cfi_def_cfa_offset 24
 25564 039c 00AF     		add	r7, sp, #0
 25565              		.cfi_offset 7, -4
 25566              	.LCFI51:
 25567              		.cfi_def_cfa_register 7
 25568 039e 7860     		str	r0, [r7, #4]
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25569              		.loc 1 780 0
 25570 03a0 4FF00003 		mov	r3, #0
 25571 03a4 FB60     		str	r3, [r7, #12]
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25572              		.loc 1 785 0
 25573 03a6 0A4B     		ldr	r3, .L59
 25574 03a8 9B68     		ldr	r3, [r3, #8]
 25575 03aa FB60     		str	r3, [r7, #12]
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 25576              		.loc 1 788 0
 25577 03ac FB68     		ldr	r3, [r7, #12]
 25578 03ae 23F4E053 		bic	r3, r3, #7168
 25579 03b2 FB60     		str	r3, [r7, #12]
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 25580              		.loc 1 791 0
 25581 03b4 FA68     		ldr	r2, [r7, #12]
 25582 03b6 7B68     		ldr	r3, [r7, #4]
 25583 03b8 42EA0303 		orr	r3, r2, r3
 25584 03bc FB60     		str	r3, [r7, #12]
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25585              		.loc 1 794 0
 25586 03be 044B     		ldr	r3, .L59
 25587 03c0 FA68     		ldr	r2, [r7, #12]
 25588 03c2 9A60     		str	r2, [r3, #8]
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25589              		.loc 1 795 0
 25590 03c4 07F11407 		add	r7, r7, #20
 25591 03c8 BD46     		mov	sp, r7
 25592 03ca 80BC     		pop	{r7}
 25593 03cc 7047     		bx	lr
 25594              	.L60:
 25595 03ce 00BF     		.align	2
 25596              	.L59:
 25597 03d0 00380240 		.word	1073887232
 25598              		.cfi_endproc
 25599              	.LFE127:
 25601              		.align	2
 25602              		.global	RCC_PCLK2Config
 25603              		.thumb
 25604              		.thumb_func
 25606              	RCC_PCLK2Config:
 25607              	.LFB128:
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25608              		.loc 1 810 0
 25609              		.cfi_startproc
 25610              		@ args = 0, pretend = 0, frame = 16
 25611              		@ frame_needed = 1, uses_anonymous_args = 0
 25612              		@ link register save eliminated.
 25613 03d4 80B4     		push	{r7}
 25614              	.LCFI52:
 25615              		.cfi_def_cfa_offset 4
 25616 03d6 85B0     		sub	sp, sp, #20
 25617              	.LCFI53:
 25618              		.cfi_def_cfa_offset 24
 25619 03d8 00AF     		add	r7, sp, #0
 25620              		.cfi_offset 7, -4
 25621              	.LCFI54:
 25622              		.cfi_def_cfa_register 7
 25623 03da 7860     		str	r0, [r7, #4]
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25624              		.loc 1 811 0
 25625 03dc 4FF00003 		mov	r3, #0
 25626 03e0 FB60     		str	r3, [r7, #12]
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 25627              		.loc 1 816 0
 25628 03e2 0B4B     		ldr	r3, .L62
 25629 03e4 9B68     		ldr	r3, [r3, #8]
 25630 03e6 FB60     		str	r3, [r7, #12]
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 25631              		.loc 1 819 0
 25632 03e8 FB68     		ldr	r3, [r7, #12]
 25633 03ea 23F46043 		bic	r3, r3, #57344
 25634 03ee FB60     		str	r3, [r7, #12]
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 25635              		.loc 1 822 0
 25636 03f0 7B68     		ldr	r3, [r7, #4]
 25637 03f2 4FEAC303 		lsl	r3, r3, #3
 25638 03f6 FA68     		ldr	r2, [r7, #12]
 25639 03f8 42EA0303 		orr	r3, r2, r3
 25640 03fc FB60     		str	r3, [r7, #12]
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 25641              		.loc 1 825 0
 25642 03fe 044B     		ldr	r3, .L62
 25643 0400 FA68     		ldr	r2, [r7, #12]
 25644 0402 9A60     		str	r2, [r3, #8]
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25645              		.loc 1 826 0
 25646 0404 07F11407 		add	r7, r7, #20
 25647 0408 BD46     		mov	sp, r7
 25648 040a 80BC     		pop	{r7}
 25649 040c 7047     		bx	lr
 25650              	.L63:
 25651 040e 00BF     		.align	2
 25652              	.L62:
 25653 0410 00380240 		.word	1073887232
 25654              		.cfi_endproc
 25655              	.LFE128:
 25657              		.align	2
 25658              		.global	RCC_GetClocksFreq
 25659              		.thumb
 25660              		.thumb_func
 25662              	RCC_GetClocksFreq:
 25663              	.LFB129:
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25664              		.loc 1 862 0
 25665              		.cfi_startproc
 25666              		@ args = 0, pretend = 0, frame = 32
 25667              		@ frame_needed = 1, uses_anonymous_args = 0
 25668              		@ link register save eliminated.
 25669 0414 80B4     		push	{r7}
 25670              	.LCFI55:
 25671              		.cfi_def_cfa_offset 4
 25672 0416 89B0     		sub	sp, sp, #36
 25673              	.LCFI56:
 25674              		.cfi_def_cfa_offset 40
 25675 0418 00AF     		add	r7, sp, #0
 25676              		.cfi_offset 7, -4
 25677              	.LCFI57:
 25678              		.cfi_def_cfa_register 7
 25679 041a 7860     		str	r0, [r7, #4]
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 25680              		.loc 1 863 0
 25681 041c 4FF00003 		mov	r3, #0
 25682 0420 BB61     		str	r3, [r7, #24]
 25683 0422 4FF00003 		mov	r3, #0
 25684 0426 7B61     		str	r3, [r7, #20]
 25685 0428 4FF00003 		mov	r3, #0
 25686 042c FB61     		str	r3, [r7, #28]
 25687 042e 4FF00203 		mov	r3, #2
 25688 0432 3B61     		str	r3, [r7, #16]
 25689 0434 4FF00003 		mov	r3, #0
 25690 0438 FB60     		str	r3, [r7, #12]
 25691 043a 4FF00203 		mov	r3, #2
 25692 043e BB60     		str	r3, [r7, #8]
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 25693              		.loc 1 866 0
 25694 0440 4F4B     		ldr	r3, .L73
 25695 0442 9B68     		ldr	r3, [r3, #8]
 25696 0444 03F00C03 		and	r3, r3, #12
 25697 0448 BB61     		str	r3, [r7, #24]
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 25698              		.loc 1 868 0
 25699 044a BB69     		ldr	r3, [r7, #24]
 25700 044c 042B     		cmp	r3, #4
 25701 044e 07D0     		beq	.L67
 25702 0450 082B     		cmp	r3, #8
 25703 0452 09D0     		beq	.L68
 25704 0454 002B     		cmp	r3, #0
 25705 0456 47D1     		bne	.L72
 25706              	.L66:
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 25707              		.loc 1 871 0
 25708 0458 7B68     		ldr	r3, [r7, #4]
 25709 045a 4A4A     		ldr	r2, .L73+4
 25710 045c 1A60     		str	r2, [r3, #0]
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25711              		.loc 1 872 0
 25712 045e 47E0     		b	.L69
 25713              	.L67:
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 25714              		.loc 1 874 0
 25715 0460 7B68     		ldr	r3, [r7, #4]
 25716 0462 494A     		ldr	r2, .L73+8
 25717 0464 1A60     		str	r2, [r3, #0]
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25718              		.loc 1 875 0
 25719 0466 43E0     		b	.L69
 25720              	.L68:
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 25721              		.loc 1 881 0
 25722 0468 454B     		ldr	r3, .L73
 25723 046a 5B68     		ldr	r3, [r3, #4]
 25724 046c 03F48003 		and	r3, r3, #4194304
 25725 0470 4FEA9353 		lsr	r3, r3, #22
 25726 0474 FB60     		str	r3, [r7, #12]
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 25727              		.loc 1 882 0
 25728 0476 424B     		ldr	r3, .L73
 25729 0478 5B68     		ldr	r3, [r3, #4]
 25730 047a 03F03F03 		and	r3, r3, #63
 25731 047e BB60     		str	r3, [r7, #8]
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 25732              		.loc 1 884 0
 25733 0480 FB68     		ldr	r3, [r7, #12]
 25734 0482 002B     		cmp	r3, #0
 25735 0484 0FD0     		beq	.L70
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 25736              		.loc 1 887 0
 25737 0486 404A     		ldr	r2, .L73+8
 25738 0488 BB68     		ldr	r3, [r7, #8]
 25739 048a B2FBF3F2 		udiv	r2, r2, r3
 25740 048e 3C4B     		ldr	r3, .L73
 25741 0490 5968     		ldr	r1, [r3, #4]
 25742 0492 47F6C073 		movw	r3, #32704
 25743 0496 01EA0303 		and	r3, r1, r3
 25744 049a 4FEA9313 		lsr	r3, r3, #6
 25745 049e 03FB02F3 		mul	r3, r3, r2
 25746 04a2 FB61     		str	r3, [r7, #28]
 25747 04a4 0EE0     		b	.L71
 25748              	.L70:
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 25749              		.loc 1 892 0
 25750 04a6 374A     		ldr	r2, .L73+4
 25751 04a8 BB68     		ldr	r3, [r7, #8]
 25752 04aa B2FBF3F2 		udiv	r2, r2, r3
 25753 04ae 344B     		ldr	r3, .L73
 25754 04b0 5968     		ldr	r1, [r3, #4]
 25755 04b2 47F6C073 		movw	r3, #32704
 25756 04b6 01EA0303 		and	r3, r1, r3
 25757 04ba 4FEA9313 		lsr	r3, r3, #6
 25758 04be 03FB02F3 		mul	r3, r3, r2
 25759 04c2 FB61     		str	r3, [r7, #28]
 25760              	.L71:
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 25761              		.loc 1 895 0
 25762 04c4 2E4B     		ldr	r3, .L73
 25763 04c6 5B68     		ldr	r3, [r3, #4]
 25764 04c8 03F44033 		and	r3, r3, #196608
 25765 04cc 4FEA1343 		lsr	r3, r3, #16
 25766 04d0 03F10103 		add	r3, r3, #1
 25767 04d4 4FEA4303 		lsl	r3, r3, #1
 25768 04d8 3B61     		str	r3, [r7, #16]
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 25769              		.loc 1 896 0
 25770 04da FA69     		ldr	r2, [r7, #28]
 25771 04dc 3B69     		ldr	r3, [r7, #16]
 25772 04de B2FBF3F2 		udiv	r2, r2, r3
 25773 04e2 7B68     		ldr	r3, [r7, #4]
 25774 04e4 1A60     		str	r2, [r3, #0]
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25775              		.loc 1 897 0
 25776 04e6 03E0     		b	.L69
 25777              	.L72:
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 25778              		.loc 1 899 0
 25779 04e8 7B68     		ldr	r3, [r7, #4]
 25780 04ea 264A     		ldr	r2, .L73+4
 25781 04ec 1A60     		str	r2, [r3, #0]
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 25782              		.loc 1 900 0
 25783 04ee 00BF     		nop
 25784              	.L69:
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 25785              		.loc 1 905 0
 25786 04f0 234B     		ldr	r3, .L73
 25787 04f2 9B68     		ldr	r3, [r3, #8]
 25788 04f4 03F0F003 		and	r3, r3, #240
 25789 04f8 BB61     		str	r3, [r7, #24]
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 25790              		.loc 1 906 0
 25791 04fa BB69     		ldr	r3, [r7, #24]
 25792 04fc 4FEA1313 		lsr	r3, r3, #4
 25793 0500 BB61     		str	r3, [r7, #24]
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 25794              		.loc 1 907 0
 25795 0502 224A     		ldr	r2, .L73+12
 25796 0504 BB69     		ldr	r3, [r7, #24]
 25797 0506 D318     		adds	r3, r2, r3
 25798 0508 1B78     		ldrb	r3, [r3, #0]
 25799 050a DBB2     		uxtb	r3, r3
 25800 050c 7B61     		str	r3, [r7, #20]
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 25801              		.loc 1 909 0
 25802 050e 7B68     		ldr	r3, [r7, #4]
 25803 0510 1A68     		ldr	r2, [r3, #0]
 25804 0512 7B69     		ldr	r3, [r7, #20]
 25805 0514 22FA03F2 		lsr	r2, r2, r3
 25806 0518 7B68     		ldr	r3, [r7, #4]
 25807 051a 5A60     		str	r2, [r3, #4]
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 25808              		.loc 1 912 0
 25809 051c 184B     		ldr	r3, .L73
 25810 051e 9B68     		ldr	r3, [r3, #8]
 25811 0520 03F4E053 		and	r3, r3, #7168
 25812 0524 BB61     		str	r3, [r7, #24]
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 25813              		.loc 1 913 0
 25814 0526 BB69     		ldr	r3, [r7, #24]
 25815 0528 4FEA9323 		lsr	r3, r3, #10
 25816 052c BB61     		str	r3, [r7, #24]
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 25817              		.loc 1 914 0
 25818 052e 174A     		ldr	r2, .L73+12
 25819 0530 BB69     		ldr	r3, [r7, #24]
 25820 0532 D318     		adds	r3, r2, r3
 25821 0534 1B78     		ldrb	r3, [r3, #0]
 25822 0536 DBB2     		uxtb	r3, r3
 25823 0538 7B61     		str	r3, [r7, #20]
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 25824              		.loc 1 916 0
 25825 053a 7B68     		ldr	r3, [r7, #4]
 25826 053c 5A68     		ldr	r2, [r3, #4]
 25827 053e 7B69     		ldr	r3, [r7, #20]
 25828 0540 22FA03F2 		lsr	r2, r2, r3
 25829 0544 7B68     		ldr	r3, [r7, #4]
 25830 0546 9A60     		str	r2, [r3, #8]
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 25831              		.loc 1 919 0
 25832 0548 0D4B     		ldr	r3, .L73
 25833 054a 9B68     		ldr	r3, [r3, #8]
 25834 054c 03F46043 		and	r3, r3, #57344
 25835 0550 BB61     		str	r3, [r7, #24]
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 25836              		.loc 1 920 0
 25837 0552 BB69     		ldr	r3, [r7, #24]
 25838 0554 4FEA5333 		lsr	r3, r3, #13
 25839 0558 BB61     		str	r3, [r7, #24]
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 25840              		.loc 1 921 0
 25841 055a 0C4A     		ldr	r2, .L73+12
 25842 055c BB69     		ldr	r3, [r7, #24]
 25843 055e D318     		adds	r3, r2, r3
 25844 0560 1B78     		ldrb	r3, [r3, #0]
 25845 0562 DBB2     		uxtb	r3, r3
 25846 0564 7B61     		str	r3, [r7, #20]
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 25847              		.loc 1 923 0
 25848 0566 7B68     		ldr	r3, [r7, #4]
 25849 0568 5A68     		ldr	r2, [r3, #4]
 25850 056a 7B69     		ldr	r3, [r7, #20]
 25851 056c 22FA03F2 		lsr	r2, r2, r3
 25852 0570 7B68     		ldr	r3, [r7, #4]
 25853 0572 DA60     		str	r2, [r3, #12]
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25854              		.loc 1 924 0
 25855 0574 07F12407 		add	r7, r7, #36
 25856 0578 BD46     		mov	sp, r7
 25857 057a 80BC     		pop	{r7}
 25858 057c 7047     		bx	lr
 25859              	.L74:
 25860 057e 00BF     		.align	2
 25861              	.L73:
 25862 0580 00380240 		.word	1073887232
 25863 0584 0024F400 		.word	16000000
 25864 0588 00127A00 		.word	8000000
 25865 058c 00000000 		.word	APBAHBPrescTable
 25866              		.cfi_endproc
 25867              	.LFE129:
 25869              		.align	2
 25870              		.global	RCC_RTCCLKConfig
 25871              		.thumb
 25872              		.thumb_func
 25874              	RCC_RTCCLKConfig:
 25875              	.LFB130:
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25876              		.loc 1 987 0
 25877              		.cfi_startproc
 25878              		@ args = 0, pretend = 0, frame = 16
 25879              		@ frame_needed = 1, uses_anonymous_args = 0
 25880              		@ link register save eliminated.
 25881 0590 80B4     		push	{r7}
 25882              	.LCFI58:
 25883              		.cfi_def_cfa_offset 4
 25884 0592 85B0     		sub	sp, sp, #20
 25885              	.LCFI59:
 25886              		.cfi_def_cfa_offset 24
 25887 0594 00AF     		add	r7, sp, #0
 25888              		.cfi_offset 7, -4
 25889              	.LCFI60:
 25890              		.cfi_def_cfa_register 7
 25891 0596 7860     		str	r0, [r7, #4]
 988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 25892              		.loc 1 988 0
 25893 0598 4FF00003 		mov	r3, #0
 25894 059c FB60     		str	r3, [r7, #12]
 989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 25895              		.loc 1 993 0
 25896 059e 7B68     		ldr	r3, [r7, #4]
 25897 05a0 03F44073 		and	r3, r3, #768
 25898 05a4 B3F5407F 		cmp	r3, #768
 25899 05a8 12D1     		bne	.L76
 994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 25900              		.loc 1 995 0
 25901 05aa 114B     		ldr	r3, .L77
 25902 05ac 9B68     		ldr	r3, [r3, #8]
 25903 05ae FB60     		str	r3, [r7, #12]
 996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 25904              		.loc 1 998 0
 25905 05b0 FB68     		ldr	r3, [r7, #12]
 25906 05b2 23F4F813 		bic	r3, r3, #2031616
 25907 05b6 FB60     		str	r3, [r7, #12]
 999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 25908              		.loc 1 1001 0
 25909 05b8 7B68     		ldr	r3, [r7, #4]
 25910 05ba 23F07043 		bic	r3, r3, #-268435456
 25911 05be 23F44073 		bic	r3, r3, #768
 25912 05c2 FA68     		ldr	r2, [r7, #12]
 25913 05c4 42EA0303 		orr	r3, r2, r3
 25914 05c8 FB60     		str	r3, [r7, #12]
1002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 25915              		.loc 1 1004 0
 25916 05ca 094B     		ldr	r3, .L77
 25917 05cc FA68     		ldr	r2, [r7, #12]
 25918 05ce 9A60     		str	r2, [r3, #8]
 25919              	.L76:
1005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 25920              		.loc 1 1008 0
 25921 05d0 074A     		ldr	r2, .L77
 25922 05d2 074B     		ldr	r3, .L77
 25923 05d4 196F     		ldr	r1, [r3, #112]
 25924 05d6 7B68     		ldr	r3, [r7, #4]
 25925 05d8 4FEA0353 		lsl	r3, r3, #20
 25926 05dc 4FEA1353 		lsr	r3, r3, #20
 25927 05e0 41EA0303 		orr	r3, r1, r3
 25928 05e4 1367     		str	r3, [r2, #112]
1009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25929              		.loc 1 1009 0
 25930 05e6 07F11407 		add	r7, r7, #20
 25931 05ea BD46     		mov	sp, r7
 25932 05ec 80BC     		pop	{r7}
 25933 05ee 7047     		bx	lr
 25934              	.L78:
 25935              		.align	2
 25936              	.L77:
 25937 05f0 00380240 		.word	1073887232
 25938              		.cfi_endproc
 25939              	.LFE130:
 25941              		.align	2
 25942              		.global	RCC_RTCCLKCmd
 25943              		.thumb
 25944              		.thumb_func
 25946              	RCC_RTCCLKCmd:
 25947              	.LFB131:
1010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25948              		.loc 1 1019 0
 25949              		.cfi_startproc
 25950              		@ args = 0, pretend = 0, frame = 8
 25951              		@ frame_needed = 1, uses_anonymous_args = 0
 25952              		@ link register save eliminated.
 25953 05f4 80B4     		push	{r7}
 25954              	.LCFI61:
 25955              		.cfi_def_cfa_offset 4
 25956 05f6 83B0     		sub	sp, sp, #12
 25957              	.LCFI62:
 25958              		.cfi_def_cfa_offset 16
 25959 05f8 00AF     		add	r7, sp, #0
 25960              		.cfi_offset 7, -4
 25961              	.LCFI63:
 25962              		.cfi_def_cfa_register 7
 25963 05fa 0346     		mov	r3, r0
 25964 05fc FB71     		strb	r3, [r7, #7]
1020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 25965              		.loc 1 1023 0
 25966 05fe 044B     		ldr	r3, .L80
 25967 0600 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 25968 0602 1A60     		str	r2, [r3, #0]
1024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 25969              		.loc 1 1024 0
 25970 0604 07F10C07 		add	r7, r7, #12
 25971 0608 BD46     		mov	sp, r7
 25972 060a 80BC     		pop	{r7}
 25973 060c 7047     		bx	lr
 25974              	.L81:
 25975 060e 00BF     		.align	2
 25976              	.L80:
 25977 0610 3C0E4742 		.word	1111952956
 25978              		.cfi_endproc
 25979              	.LFE131:
 25981              		.align	2
 25982              		.global	RCC_BackupResetCmd
 25983              		.thumb
 25984              		.thumb_func
 25986              	RCC_BackupResetCmd:
 25987              	.LFB132:
1025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 25988              		.loc 1 1036 0
 25989              		.cfi_startproc
 25990              		@ args = 0, pretend = 0, frame = 8
 25991              		@ frame_needed = 1, uses_anonymous_args = 0
 25992              		@ link register save eliminated.
 25993 0614 80B4     		push	{r7}
 25994              	.LCFI64:
 25995              		.cfi_def_cfa_offset 4
 25996 0616 83B0     		sub	sp, sp, #12
 25997              	.LCFI65:
 25998              		.cfi_def_cfa_offset 16
 25999 0618 00AF     		add	r7, sp, #0
 26000              		.cfi_offset 7, -4
 26001              	.LCFI66:
 26002              		.cfi_def_cfa_register 7
 26003 061a 0346     		mov	r3, r0
 26004 061c FB71     		strb	r3, [r7, #7]
1037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 26005              		.loc 1 1039 0
 26006 061e 044B     		ldr	r3, .L83
 26007 0620 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 26008 0622 1A60     		str	r2, [r3, #0]
1040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26009              		.loc 1 1040 0
 26010 0624 07F10C07 		add	r7, r7, #12
 26011 0628 BD46     		mov	sp, r7
 26012 062a 80BC     		pop	{r7}
 26013 062c 7047     		bx	lr
 26014              	.L84:
 26015 062e 00BF     		.align	2
 26016              	.L83:
 26017 0630 400E4742 		.word	1111952960
 26018              		.cfi_endproc
 26019              	.LFE132:
 26021              		.align	2
 26022              		.global	RCC_I2SCLKConfig
 26023              		.thumb
 26024              		.thumb_func
 26026              	RCC_I2SCLKConfig:
 26027              	.LFB133:
1041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26028              		.loc 1 1053 0
 26029              		.cfi_startproc
 26030              		@ args = 0, pretend = 0, frame = 8
 26031              		@ frame_needed = 1, uses_anonymous_args = 0
 26032              		@ link register save eliminated.
 26033 0634 80B4     		push	{r7}
 26034              	.LCFI67:
 26035              		.cfi_def_cfa_offset 4
 26036 0636 83B0     		sub	sp, sp, #12
 26037              	.LCFI68:
 26038              		.cfi_def_cfa_offset 16
 26039 0638 00AF     		add	r7, sp, #0
 26040              		.cfi_offset 7, -4
 26041              	.LCFI69:
 26042              		.cfi_def_cfa_register 7
 26043 063a 7860     		str	r0, [r7, #4]
1054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 26044              		.loc 1 1057 0
 26045 063c 034B     		ldr	r3, .L86
 26046 063e 7A68     		ldr	r2, [r7, #4]
 26047 0640 1A60     		str	r2, [r3, #0]
1058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26048              		.loc 1 1058 0
 26049 0642 07F10C07 		add	r7, r7, #12
 26050 0646 BD46     		mov	sp, r7
 26051 0648 80BC     		pop	{r7}
 26052 064a 7047     		bx	lr
 26053              	.L87:
 26054              		.align	2
 26055              	.L86:
 26056 064c 5C014742 		.word	1111949660
 26057              		.cfi_endproc
 26058              	.LFE133:
 26060              		.align	2
 26061              		.global	RCC_AHB1PeriphClockCmd
 26062              		.thumb
 26063              		.thumb_func
 26065              	RCC_AHB1PeriphClockCmd:
 26066              	.LFB134:
1059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26067              		.loc 1 1092 0
 26068              		.cfi_startproc
 26069              		@ args = 0, pretend = 0, frame = 8
 26070              		@ frame_needed = 1, uses_anonymous_args = 0
 26071              		@ link register save eliminated.
 26072 0650 80B4     		push	{r7}
 26073              	.LCFI70:
 26074              		.cfi_def_cfa_offset 4
 26075 0652 83B0     		sub	sp, sp, #12
 26076              	.LCFI71:
 26077              		.cfi_def_cfa_offset 16
 26078 0654 00AF     		add	r7, sp, #0
 26079              		.cfi_offset 7, -4
 26080              	.LCFI72:
 26081              		.cfi_def_cfa_register 7
 26082 0656 7860     		str	r0, [r7, #4]
 26083 0658 0B46     		mov	r3, r1
 26084 065a FB70     		strb	r3, [r7, #3]
1093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26085              		.loc 1 1097 0
 26086 065c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26087 065e 002B     		cmp	r3, #0
 26088 0660 07D0     		beq	.L89
1098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 26089              		.loc 1 1099 0
 26090 0662 0B4B     		ldr	r3, .L91
 26091 0664 0A4A     		ldr	r2, .L91
 26092 0666 116B     		ldr	r1, [r2, #48]
 26093 0668 7A68     		ldr	r2, [r7, #4]
 26094 066a 41EA0202 		orr	r2, r1, r2
 26095 066e 1A63     		str	r2, [r3, #48]
 26096 0670 08E0     		b	.L88
 26097              	.L89:
1100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 26098              		.loc 1 1103 0
 26099 0672 074B     		ldr	r3, .L91
 26100 0674 064A     		ldr	r2, .L91
 26101 0676 116B     		ldr	r1, [r2, #48]
 26102 0678 7A68     		ldr	r2, [r7, #4]
 26103 067a 6FEA0202 		mvn	r2, r2
 26104 067e 01EA0202 		and	r2, r1, r2
 26105 0682 1A63     		str	r2, [r3, #48]
 26106              	.L88:
1104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26107              		.loc 1 1105 0
 26108 0684 07F10C07 		add	r7, r7, #12
 26109 0688 BD46     		mov	sp, r7
 26110 068a 80BC     		pop	{r7}
 26111 068c 7047     		bx	lr
 26112              	.L92:
 26113 068e 00BF     		.align	2
 26114              	.L91:
 26115 0690 00380240 		.word	1073887232
 26116              		.cfi_endproc
 26117              	.LFE134:
 26119              		.align	2
 26120              		.global	RCC_AHB2PeriphClockCmd
 26121              		.thumb
 26122              		.thumb_func
 26124              	RCC_AHB2PeriphClockCmd:
 26125              	.LFB135:
1106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26126              		.loc 1 1124 0
 26127              		.cfi_startproc
 26128              		@ args = 0, pretend = 0, frame = 8
 26129              		@ frame_needed = 1, uses_anonymous_args = 0
 26130              		@ link register save eliminated.
 26131 0694 80B4     		push	{r7}
 26132              	.LCFI73:
 26133              		.cfi_def_cfa_offset 4
 26134 0696 83B0     		sub	sp, sp, #12
 26135              	.LCFI74:
 26136              		.cfi_def_cfa_offset 16
 26137 0698 00AF     		add	r7, sp, #0
 26138              		.cfi_offset 7, -4
 26139              	.LCFI75:
 26140              		.cfi_def_cfa_register 7
 26141 069a 7860     		str	r0, [r7, #4]
 26142 069c 0B46     		mov	r3, r1
 26143 069e FB70     		strb	r3, [r7, #3]
1125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26144              		.loc 1 1129 0
 26145 06a0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26146 06a2 002B     		cmp	r3, #0
 26147 06a4 07D0     		beq	.L94
1130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 26148              		.loc 1 1131 0
 26149 06a6 0B4B     		ldr	r3, .L96
 26150 06a8 0A4A     		ldr	r2, .L96
 26151 06aa 516B     		ldr	r1, [r2, #52]
 26152 06ac 7A68     		ldr	r2, [r7, #4]
 26153 06ae 41EA0202 		orr	r2, r1, r2
 26154 06b2 5A63     		str	r2, [r3, #52]
 26155 06b4 08E0     		b	.L93
 26156              	.L94:
1132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 26157              		.loc 1 1135 0
 26158 06b6 074B     		ldr	r3, .L96
 26159 06b8 064A     		ldr	r2, .L96
 26160 06ba 516B     		ldr	r1, [r2, #52]
 26161 06bc 7A68     		ldr	r2, [r7, #4]
 26162 06be 6FEA0202 		mvn	r2, r2
 26163 06c2 01EA0202 		and	r2, r1, r2
 26164 06c6 5A63     		str	r2, [r3, #52]
 26165              	.L93:
1136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26166              		.loc 1 1137 0
 26167 06c8 07F10C07 		add	r7, r7, #12
 26168 06cc BD46     		mov	sp, r7
 26169 06ce 80BC     		pop	{r7}
 26170 06d0 7047     		bx	lr
 26171              	.L97:
 26172 06d2 00BF     		.align	2
 26173              	.L96:
 26174 06d4 00380240 		.word	1073887232
 26175              		.cfi_endproc
 26176              	.LFE135:
 26178              		.align	2
 26179              		.global	RCC_AHB3PeriphClockCmd
 26180              		.thumb
 26181              		.thumb_func
 26183              	RCC_AHB3PeriphClockCmd:
 26184              	.LFB136:
1138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26185              		.loc 1 1151 0
 26186              		.cfi_startproc
 26187              		@ args = 0, pretend = 0, frame = 8
 26188              		@ frame_needed = 1, uses_anonymous_args = 0
 26189              		@ link register save eliminated.
 26190 06d8 80B4     		push	{r7}
 26191              	.LCFI76:
 26192              		.cfi_def_cfa_offset 4
 26193 06da 83B0     		sub	sp, sp, #12
 26194              	.LCFI77:
 26195              		.cfi_def_cfa_offset 16
 26196 06dc 00AF     		add	r7, sp, #0
 26197              		.cfi_offset 7, -4
 26198              	.LCFI78:
 26199              		.cfi_def_cfa_register 7
 26200 06de 7860     		str	r0, [r7, #4]
 26201 06e0 0B46     		mov	r3, r1
 26202 06e2 FB70     		strb	r3, [r7, #3]
1152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26203              		.loc 1 1156 0
 26204 06e4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26205 06e6 002B     		cmp	r3, #0
 26206 06e8 07D0     		beq	.L99
1157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 26207              		.loc 1 1158 0
 26208 06ea 0B4B     		ldr	r3, .L101
 26209 06ec 0A4A     		ldr	r2, .L101
 26210 06ee 916B     		ldr	r1, [r2, #56]
 26211 06f0 7A68     		ldr	r2, [r7, #4]
 26212 06f2 41EA0202 		orr	r2, r1, r2
 26213 06f6 9A63     		str	r2, [r3, #56]
 26214 06f8 08E0     		b	.L98
 26215              	.L99:
1159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 26216              		.loc 1 1162 0
 26217 06fa 074B     		ldr	r3, .L101
 26218 06fc 064A     		ldr	r2, .L101
 26219 06fe 916B     		ldr	r1, [r2, #56]
 26220 0700 7A68     		ldr	r2, [r7, #4]
 26221 0702 6FEA0202 		mvn	r2, r2
 26222 0706 01EA0202 		and	r2, r1, r2
 26223 070a 9A63     		str	r2, [r3, #56]
 26224              	.L98:
1163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26225              		.loc 1 1164 0
 26226 070c 07F10C07 		add	r7, r7, #12
 26227 0710 BD46     		mov	sp, r7
 26228 0712 80BC     		pop	{r7}
 26229 0714 7047     		bx	lr
 26230              	.L102:
 26231 0716 00BF     		.align	2
 26232              	.L101:
 26233 0718 00380240 		.word	1073887232
 26234              		.cfi_endproc
 26235              	.LFE136:
 26237              		.align	2
 26238              		.global	RCC_APB1PeriphClockCmd
 26239              		.thumb
 26240              		.thumb_func
 26242              	RCC_APB1PeriphClockCmd:
 26243              	.LFB137:
1165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26244              		.loc 1 1201 0
 26245              		.cfi_startproc
 26246              		@ args = 0, pretend = 0, frame = 8
 26247              		@ frame_needed = 1, uses_anonymous_args = 0
 26248              		@ link register save eliminated.
 26249 071c 80B4     		push	{r7}
 26250              	.LCFI79:
 26251              		.cfi_def_cfa_offset 4
 26252 071e 83B0     		sub	sp, sp, #12
 26253              	.LCFI80:
 26254              		.cfi_def_cfa_offset 16
 26255 0720 00AF     		add	r7, sp, #0
 26256              		.cfi_offset 7, -4
 26257              	.LCFI81:
 26258              		.cfi_def_cfa_register 7
 26259 0722 7860     		str	r0, [r7, #4]
 26260 0724 0B46     		mov	r3, r1
 26261 0726 FB70     		strb	r3, [r7, #3]
1202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26262              		.loc 1 1206 0
 26263 0728 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26264 072a 002B     		cmp	r3, #0
 26265 072c 07D0     		beq	.L104
1207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 26266              		.loc 1 1208 0
 26267 072e 0B4B     		ldr	r3, .L106
 26268 0730 0A4A     		ldr	r2, .L106
 26269 0732 116C     		ldr	r1, [r2, #64]
 26270 0734 7A68     		ldr	r2, [r7, #4]
 26271 0736 41EA0202 		orr	r2, r1, r2
 26272 073a 1A64     		str	r2, [r3, #64]
 26273 073c 08E0     		b	.L103
 26274              	.L104:
1209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 26275              		.loc 1 1212 0
 26276 073e 074B     		ldr	r3, .L106
 26277 0740 064A     		ldr	r2, .L106
 26278 0742 116C     		ldr	r1, [r2, #64]
 26279 0744 7A68     		ldr	r2, [r7, #4]
 26280 0746 6FEA0202 		mvn	r2, r2
 26281 074a 01EA0202 		and	r2, r1, r2
 26282 074e 1A64     		str	r2, [r3, #64]
 26283              	.L103:
1213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26284              		.loc 1 1214 0
 26285 0750 07F10C07 		add	r7, r7, #12
 26286 0754 BD46     		mov	sp, r7
 26287 0756 80BC     		pop	{r7}
 26288 0758 7047     		bx	lr
 26289              	.L107:
 26290 075a 00BF     		.align	2
 26291              	.L106:
 26292 075c 00380240 		.word	1073887232
 26293              		.cfi_endproc
 26294              	.LFE137:
 26296              		.align	2
 26297              		.global	RCC_APB2PeriphClockCmd
 26298              		.thumb
 26299              		.thumb_func
 26301              	RCC_APB2PeriphClockCmd:
 26302              	.LFB138:
1215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26303              		.loc 1 1241 0
 26304              		.cfi_startproc
 26305              		@ args = 0, pretend = 0, frame = 8
 26306              		@ frame_needed = 1, uses_anonymous_args = 0
 26307              		@ link register save eliminated.
 26308 0760 80B4     		push	{r7}
 26309              	.LCFI82:
 26310              		.cfi_def_cfa_offset 4
 26311 0762 83B0     		sub	sp, sp, #12
 26312              	.LCFI83:
 26313              		.cfi_def_cfa_offset 16
 26314 0764 00AF     		add	r7, sp, #0
 26315              		.cfi_offset 7, -4
 26316              	.LCFI84:
 26317              		.cfi_def_cfa_register 7
 26318 0766 7860     		str	r0, [r7, #4]
 26319 0768 0B46     		mov	r3, r1
 26320 076a FB70     		strb	r3, [r7, #3]
1242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26321              		.loc 1 1246 0
 26322 076c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26323 076e 002B     		cmp	r3, #0
 26324 0770 07D0     		beq	.L109
1247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 26325              		.loc 1 1248 0
 26326 0772 0B4B     		ldr	r3, .L111
 26327 0774 0A4A     		ldr	r2, .L111
 26328 0776 516C     		ldr	r1, [r2, #68]
 26329 0778 7A68     		ldr	r2, [r7, #4]
 26330 077a 41EA0202 		orr	r2, r1, r2
 26331 077e 5A64     		str	r2, [r3, #68]
 26332 0780 08E0     		b	.L108
 26333              	.L109:
1249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 26334              		.loc 1 1252 0
 26335 0782 074B     		ldr	r3, .L111
 26336 0784 064A     		ldr	r2, .L111
 26337 0786 516C     		ldr	r1, [r2, #68]
 26338 0788 7A68     		ldr	r2, [r7, #4]
 26339 078a 6FEA0202 		mvn	r2, r2
 26340 078e 01EA0202 		and	r2, r1, r2
 26341 0792 5A64     		str	r2, [r3, #68]
 26342              	.L108:
1253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26343              		.loc 1 1254 0
 26344 0794 07F10C07 		add	r7, r7, #12
 26345 0798 BD46     		mov	sp, r7
 26346 079a 80BC     		pop	{r7}
 26347 079c 7047     		bx	lr
 26348              	.L112:
 26349 079e 00BF     		.align	2
 26350              	.L111:
 26351 07a0 00380240 		.word	1073887232
 26352              		.cfi_endproc
 26353              	.LFE138:
 26355              		.align	2
 26356              		.global	RCC_AHB1PeriphResetCmd
 26357              		.thumb
 26358              		.thumb_func
 26360              	RCC_AHB1PeriphResetCmd:
 26361              	.LFB139:
1255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26362              		.loc 1 1280 0
 26363              		.cfi_startproc
 26364              		@ args = 0, pretend = 0, frame = 8
 26365              		@ frame_needed = 1, uses_anonymous_args = 0
 26366              		@ link register save eliminated.
 26367 07a4 80B4     		push	{r7}
 26368              	.LCFI85:
 26369              		.cfi_def_cfa_offset 4
 26370 07a6 83B0     		sub	sp, sp, #12
 26371              	.LCFI86:
 26372              		.cfi_def_cfa_offset 16
 26373 07a8 00AF     		add	r7, sp, #0
 26374              		.cfi_offset 7, -4
 26375              	.LCFI87:
 26376              		.cfi_def_cfa_register 7
 26377 07aa 7860     		str	r0, [r7, #4]
 26378 07ac 0B46     		mov	r3, r1
 26379 07ae FB70     		strb	r3, [r7, #3]
1281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26380              		.loc 1 1285 0
 26381 07b0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26382 07b2 002B     		cmp	r3, #0
 26383 07b4 07D0     		beq	.L114
1286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 26384              		.loc 1 1287 0
 26385 07b6 0B4B     		ldr	r3, .L116
 26386 07b8 0A4A     		ldr	r2, .L116
 26387 07ba 1169     		ldr	r1, [r2, #16]
 26388 07bc 7A68     		ldr	r2, [r7, #4]
 26389 07be 41EA0202 		orr	r2, r1, r2
 26390 07c2 1A61     		str	r2, [r3, #16]
 26391 07c4 08E0     		b	.L113
 26392              	.L114:
1288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 26393              		.loc 1 1291 0
 26394 07c6 074B     		ldr	r3, .L116
 26395 07c8 064A     		ldr	r2, .L116
 26396 07ca 1169     		ldr	r1, [r2, #16]
 26397 07cc 7A68     		ldr	r2, [r7, #4]
 26398 07ce 6FEA0202 		mvn	r2, r2
 26399 07d2 01EA0202 		and	r2, r1, r2
 26400 07d6 1A61     		str	r2, [r3, #16]
 26401              	.L113:
1292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26402              		.loc 1 1293 0
 26403 07d8 07F10C07 		add	r7, r7, #12
 26404 07dc BD46     		mov	sp, r7
 26405 07de 80BC     		pop	{r7}
 26406 07e0 7047     		bx	lr
 26407              	.L117:
 26408 07e2 00BF     		.align	2
 26409              	.L116:
 26410 07e4 00380240 		.word	1073887232
 26411              		.cfi_endproc
 26412              	.LFE139:
 26414              		.align	2
 26415              		.global	RCC_AHB2PeriphResetCmd
 26416              		.thumb
 26417              		.thumb_func
 26419              	RCC_AHB2PeriphResetCmd:
 26420              	.LFB140:
1294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26421              		.loc 1 1309 0
 26422              		.cfi_startproc
 26423              		@ args = 0, pretend = 0, frame = 8
 26424              		@ frame_needed = 1, uses_anonymous_args = 0
 26425              		@ link register save eliminated.
 26426 07e8 80B4     		push	{r7}
 26427              	.LCFI88:
 26428              		.cfi_def_cfa_offset 4
 26429 07ea 83B0     		sub	sp, sp, #12
 26430              	.LCFI89:
 26431              		.cfi_def_cfa_offset 16
 26432 07ec 00AF     		add	r7, sp, #0
 26433              		.cfi_offset 7, -4
 26434              	.LCFI90:
 26435              		.cfi_def_cfa_register 7
 26436 07ee 7860     		str	r0, [r7, #4]
 26437 07f0 0B46     		mov	r3, r1
 26438 07f2 FB70     		strb	r3, [r7, #3]
1310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26439              		.loc 1 1314 0
 26440 07f4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26441 07f6 002B     		cmp	r3, #0
 26442 07f8 07D0     		beq	.L119
1315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 26443              		.loc 1 1316 0
 26444 07fa 0B4B     		ldr	r3, .L121
 26445 07fc 0A4A     		ldr	r2, .L121
 26446 07fe 5169     		ldr	r1, [r2, #20]
 26447 0800 7A68     		ldr	r2, [r7, #4]
 26448 0802 41EA0202 		orr	r2, r1, r2
 26449 0806 5A61     		str	r2, [r3, #20]
 26450 0808 08E0     		b	.L118
 26451              	.L119:
1317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 26452              		.loc 1 1320 0
 26453 080a 074B     		ldr	r3, .L121
 26454 080c 064A     		ldr	r2, .L121
 26455 080e 5169     		ldr	r1, [r2, #20]
 26456 0810 7A68     		ldr	r2, [r7, #4]
 26457 0812 6FEA0202 		mvn	r2, r2
 26458 0816 01EA0202 		and	r2, r1, r2
 26459 081a 5A61     		str	r2, [r3, #20]
 26460              	.L118:
1321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26461              		.loc 1 1322 0
 26462 081c 07F10C07 		add	r7, r7, #12
 26463 0820 BD46     		mov	sp, r7
 26464 0822 80BC     		pop	{r7}
 26465 0824 7047     		bx	lr
 26466              	.L122:
 26467 0826 00BF     		.align	2
 26468              	.L121:
 26469 0828 00380240 		.word	1073887232
 26470              		.cfi_endproc
 26471              	.LFE140:
 26473              		.align	2
 26474              		.global	RCC_AHB3PeriphResetCmd
 26475              		.thumb
 26476              		.thumb_func
 26478              	RCC_AHB3PeriphResetCmd:
 26479              	.LFB141:
1323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26480              		.loc 1 1333 0
 26481              		.cfi_startproc
 26482              		@ args = 0, pretend = 0, frame = 8
 26483              		@ frame_needed = 1, uses_anonymous_args = 0
 26484              		@ link register save eliminated.
 26485 082c 80B4     		push	{r7}
 26486              	.LCFI91:
 26487              		.cfi_def_cfa_offset 4
 26488 082e 83B0     		sub	sp, sp, #12
 26489              	.LCFI92:
 26490              		.cfi_def_cfa_offset 16
 26491 0830 00AF     		add	r7, sp, #0
 26492              		.cfi_offset 7, -4
 26493              	.LCFI93:
 26494              		.cfi_def_cfa_register 7
 26495 0832 7860     		str	r0, [r7, #4]
 26496 0834 0B46     		mov	r3, r1
 26497 0836 FB70     		strb	r3, [r7, #3]
1334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26498              		.loc 1 1338 0
 26499 0838 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26500 083a 002B     		cmp	r3, #0
 26501 083c 07D0     		beq	.L124
1339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 26502              		.loc 1 1340 0
 26503 083e 0B4B     		ldr	r3, .L126
 26504 0840 0A4A     		ldr	r2, .L126
 26505 0842 9169     		ldr	r1, [r2, #24]
 26506 0844 7A68     		ldr	r2, [r7, #4]
 26507 0846 41EA0202 		orr	r2, r1, r2
 26508 084a 9A61     		str	r2, [r3, #24]
 26509 084c 08E0     		b	.L123
 26510              	.L124:
1341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 26511              		.loc 1 1344 0
 26512 084e 074B     		ldr	r3, .L126
 26513 0850 064A     		ldr	r2, .L126
 26514 0852 9169     		ldr	r1, [r2, #24]
 26515 0854 7A68     		ldr	r2, [r7, #4]
 26516 0856 6FEA0202 		mvn	r2, r2
 26517 085a 01EA0202 		and	r2, r1, r2
 26518 085e 9A61     		str	r2, [r3, #24]
 26519              	.L123:
1345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26520              		.loc 1 1346 0
 26521 0860 07F10C07 		add	r7, r7, #12
 26522 0864 BD46     		mov	sp, r7
 26523 0866 80BC     		pop	{r7}
 26524 0868 7047     		bx	lr
 26525              	.L127:
 26526 086a 00BF     		.align	2
 26527              	.L126:
 26528 086c 00380240 		.word	1073887232
 26529              		.cfi_endproc
 26530              	.LFE141:
 26532              		.align	2
 26533              		.global	RCC_APB1PeriphResetCmd
 26534              		.thumb
 26535              		.thumb_func
 26537              	RCC_APB1PeriphResetCmd:
 26538              	.LFB142:
1347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26539              		.loc 1 1380 0
 26540              		.cfi_startproc
 26541              		@ args = 0, pretend = 0, frame = 8
 26542              		@ frame_needed = 1, uses_anonymous_args = 0
 26543              		@ link register save eliminated.
 26544 0870 80B4     		push	{r7}
 26545              	.LCFI94:
 26546              		.cfi_def_cfa_offset 4
 26547 0872 83B0     		sub	sp, sp, #12
 26548              	.LCFI95:
 26549              		.cfi_def_cfa_offset 16
 26550 0874 00AF     		add	r7, sp, #0
 26551              		.cfi_offset 7, -4
 26552              	.LCFI96:
 26553              		.cfi_def_cfa_register 7
 26554 0876 7860     		str	r0, [r7, #4]
 26555 0878 0B46     		mov	r3, r1
 26556 087a FB70     		strb	r3, [r7, #3]
1381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26557              		.loc 1 1384 0
 26558 087c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26559 087e 002B     		cmp	r3, #0
 26560 0880 07D0     		beq	.L129
1385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 26561              		.loc 1 1386 0
 26562 0882 0B4B     		ldr	r3, .L131
 26563 0884 0A4A     		ldr	r2, .L131
 26564 0886 116A     		ldr	r1, [r2, #32]
 26565 0888 7A68     		ldr	r2, [r7, #4]
 26566 088a 41EA0202 		orr	r2, r1, r2
 26567 088e 1A62     		str	r2, [r3, #32]
 26568 0890 08E0     		b	.L128
 26569              	.L129:
1387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 26570              		.loc 1 1390 0
 26571 0892 074B     		ldr	r3, .L131
 26572 0894 064A     		ldr	r2, .L131
 26573 0896 116A     		ldr	r1, [r2, #32]
 26574 0898 7A68     		ldr	r2, [r7, #4]
 26575 089a 6FEA0202 		mvn	r2, r2
 26576 089e 01EA0202 		and	r2, r1, r2
 26577 08a2 1A62     		str	r2, [r3, #32]
 26578              	.L128:
1391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26579              		.loc 1 1392 0
 26580 08a4 07F10C07 		add	r7, r7, #12
 26581 08a8 BD46     		mov	sp, r7
 26582 08aa 80BC     		pop	{r7}
 26583 08ac 7047     		bx	lr
 26584              	.L132:
 26585 08ae 00BF     		.align	2
 26586              	.L131:
 26587 08b0 00380240 		.word	1073887232
 26588              		.cfi_endproc
 26589              	.LFE142:
 26591              		.align	2
 26592              		.global	RCC_APB2PeriphResetCmd
 26593              		.thumb
 26594              		.thumb_func
 26596              	RCC_APB2PeriphResetCmd:
 26597              	.LFB143:
1393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26598              		.loc 1 1416 0
 26599              		.cfi_startproc
 26600              		@ args = 0, pretend = 0, frame = 8
 26601              		@ frame_needed = 1, uses_anonymous_args = 0
 26602              		@ link register save eliminated.
 26603 08b4 80B4     		push	{r7}
 26604              	.LCFI97:
 26605              		.cfi_def_cfa_offset 4
 26606 08b6 83B0     		sub	sp, sp, #12
 26607              	.LCFI98:
 26608              		.cfi_def_cfa_offset 16
 26609 08b8 00AF     		add	r7, sp, #0
 26610              		.cfi_offset 7, -4
 26611              	.LCFI99:
 26612              		.cfi_def_cfa_register 7
 26613 08ba 7860     		str	r0, [r7, #4]
 26614 08bc 0B46     		mov	r3, r1
 26615 08be FB70     		strb	r3, [r7, #3]
1417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26616              		.loc 1 1420 0
 26617 08c0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26618 08c2 002B     		cmp	r3, #0
 26619 08c4 07D0     		beq	.L134
1421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 26620              		.loc 1 1422 0
 26621 08c6 0B4B     		ldr	r3, .L136
 26622 08c8 0A4A     		ldr	r2, .L136
 26623 08ca 516A     		ldr	r1, [r2, #36]
 26624 08cc 7A68     		ldr	r2, [r7, #4]
 26625 08ce 41EA0202 		orr	r2, r1, r2
 26626 08d2 5A62     		str	r2, [r3, #36]
 26627 08d4 08E0     		b	.L133
 26628              	.L134:
1423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 26629              		.loc 1 1426 0
 26630 08d6 074B     		ldr	r3, .L136
 26631 08d8 064A     		ldr	r2, .L136
 26632 08da 516A     		ldr	r1, [r2, #36]
 26633 08dc 7A68     		ldr	r2, [r7, #4]
 26634 08de 6FEA0202 		mvn	r2, r2
 26635 08e2 01EA0202 		and	r2, r1, r2
 26636 08e6 5A62     		str	r2, [r3, #36]
 26637              	.L133:
1427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26638              		.loc 1 1428 0
 26639 08e8 07F10C07 		add	r7, r7, #12
 26640 08ec BD46     		mov	sp, r7
 26641 08ee 80BC     		pop	{r7}
 26642 08f0 7047     		bx	lr
 26643              	.L137:
 26644 08f2 00BF     		.align	2
 26645              	.L136:
 26646 08f4 00380240 		.word	1073887232
 26647              		.cfi_endproc
 26648              	.LFE143:
 26650              		.align	2
 26651              		.global	RCC_AHB1PeriphClockLPModeCmd
 26652              		.thumb
 26653              		.thumb_func
 26655              	RCC_AHB1PeriphClockLPModeCmd:
 26656              	.LFB144:
1429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26657              		.loc 1 1462 0
 26658              		.cfi_startproc
 26659              		@ args = 0, pretend = 0, frame = 8
 26660              		@ frame_needed = 1, uses_anonymous_args = 0
 26661              		@ link register save eliminated.
 26662 08f8 80B4     		push	{r7}
 26663              	.LCFI100:
 26664              		.cfi_def_cfa_offset 4
 26665 08fa 83B0     		sub	sp, sp, #12
 26666              	.LCFI101:
 26667              		.cfi_def_cfa_offset 16
 26668 08fc 00AF     		add	r7, sp, #0
 26669              		.cfi_offset 7, -4
 26670              	.LCFI102:
 26671              		.cfi_def_cfa_register 7
 26672 08fe 7860     		str	r0, [r7, #4]
 26673 0900 0B46     		mov	r3, r1
 26674 0902 FB70     		strb	r3, [r7, #3]
1463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26675              		.loc 1 1466 0
 26676 0904 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26677 0906 002B     		cmp	r3, #0
 26678 0908 07D0     		beq	.L139
1467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 26679              		.loc 1 1468 0
 26680 090a 0B4B     		ldr	r3, .L141
 26681 090c 0A4A     		ldr	r2, .L141
 26682 090e 116D     		ldr	r1, [r2, #80]
 26683 0910 7A68     		ldr	r2, [r7, #4]
 26684 0912 41EA0202 		orr	r2, r1, r2
 26685 0916 1A65     		str	r2, [r3, #80]
 26686 0918 08E0     		b	.L138
 26687              	.L139:
1469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 26688              		.loc 1 1472 0
 26689 091a 074B     		ldr	r3, .L141
 26690 091c 064A     		ldr	r2, .L141
 26691 091e 116D     		ldr	r1, [r2, #80]
 26692 0920 7A68     		ldr	r2, [r7, #4]
 26693 0922 6FEA0202 		mvn	r2, r2
 26694 0926 01EA0202 		and	r2, r1, r2
 26695 092a 1A65     		str	r2, [r3, #80]
 26696              	.L138:
1473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26697              		.loc 1 1474 0
 26698 092c 07F10C07 		add	r7, r7, #12
 26699 0930 BD46     		mov	sp, r7
 26700 0932 80BC     		pop	{r7}
 26701 0934 7047     		bx	lr
 26702              	.L142:
 26703 0936 00BF     		.align	2
 26704              	.L141:
 26705 0938 00380240 		.word	1073887232
 26706              		.cfi_endproc
 26707              	.LFE144:
 26709              		.align	2
 26710              		.global	RCC_AHB2PeriphClockLPModeCmd
 26711              		.thumb
 26712              		.thumb_func
 26714              	RCC_AHB2PeriphClockLPModeCmd:
 26715              	.LFB145:
1475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26716              		.loc 1 1494 0
 26717              		.cfi_startproc
 26718              		@ args = 0, pretend = 0, frame = 8
 26719              		@ frame_needed = 1, uses_anonymous_args = 0
 26720              		@ link register save eliminated.
 26721 093c 80B4     		push	{r7}
 26722              	.LCFI103:
 26723              		.cfi_def_cfa_offset 4
 26724 093e 83B0     		sub	sp, sp, #12
 26725              	.LCFI104:
 26726              		.cfi_def_cfa_offset 16
 26727 0940 00AF     		add	r7, sp, #0
 26728              		.cfi_offset 7, -4
 26729              	.LCFI105:
 26730              		.cfi_def_cfa_register 7
 26731 0942 7860     		str	r0, [r7, #4]
 26732 0944 0B46     		mov	r3, r1
 26733 0946 FB70     		strb	r3, [r7, #3]
1495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26734              		.loc 1 1498 0
 26735 0948 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26736 094a 002B     		cmp	r3, #0
 26737 094c 07D0     		beq	.L144
1499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 26738              		.loc 1 1500 0
 26739 094e 0B4B     		ldr	r3, .L146
 26740 0950 0A4A     		ldr	r2, .L146
 26741 0952 516D     		ldr	r1, [r2, #84]
 26742 0954 7A68     		ldr	r2, [r7, #4]
 26743 0956 41EA0202 		orr	r2, r1, r2
 26744 095a 5A65     		str	r2, [r3, #84]
 26745 095c 08E0     		b	.L143
 26746              	.L144:
1501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 26747              		.loc 1 1504 0
 26748 095e 074B     		ldr	r3, .L146
 26749 0960 064A     		ldr	r2, .L146
 26750 0962 516D     		ldr	r1, [r2, #84]
 26751 0964 7A68     		ldr	r2, [r7, #4]
 26752 0966 6FEA0202 		mvn	r2, r2
 26753 096a 01EA0202 		and	r2, r1, r2
 26754 096e 5A65     		str	r2, [r3, #84]
 26755              	.L143:
1505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26756              		.loc 1 1506 0
 26757 0970 07F10C07 		add	r7, r7, #12
 26758 0974 BD46     		mov	sp, r7
 26759 0976 80BC     		pop	{r7}
 26760 0978 7047     		bx	lr
 26761              	.L147:
 26762 097a 00BF     		.align	2
 26763              	.L146:
 26764 097c 00380240 		.word	1073887232
 26765              		.cfi_endproc
 26766              	.LFE145:
 26768              		.align	2
 26769              		.global	RCC_AHB3PeriphClockLPModeCmd
 26770              		.thumb
 26771              		.thumb_func
 26773              	RCC_AHB3PeriphClockLPModeCmd:
 26774              	.LFB146:
1507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26775              		.loc 1 1521 0
 26776              		.cfi_startproc
 26777              		@ args = 0, pretend = 0, frame = 8
 26778              		@ frame_needed = 1, uses_anonymous_args = 0
 26779              		@ link register save eliminated.
 26780 0980 80B4     		push	{r7}
 26781              	.LCFI106:
 26782              		.cfi_def_cfa_offset 4
 26783 0982 83B0     		sub	sp, sp, #12
 26784              	.LCFI107:
 26785              		.cfi_def_cfa_offset 16
 26786 0984 00AF     		add	r7, sp, #0
 26787              		.cfi_offset 7, -4
 26788              	.LCFI108:
 26789              		.cfi_def_cfa_register 7
 26790 0986 7860     		str	r0, [r7, #4]
 26791 0988 0B46     		mov	r3, r1
 26792 098a FB70     		strb	r3, [r7, #3]
1522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26793              		.loc 1 1525 0
 26794 098c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26795 098e 002B     		cmp	r3, #0
 26796 0990 07D0     		beq	.L149
1526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 26797              		.loc 1 1527 0
 26798 0992 0B4B     		ldr	r3, .L151
 26799 0994 0A4A     		ldr	r2, .L151
 26800 0996 916D     		ldr	r1, [r2, #88]
 26801 0998 7A68     		ldr	r2, [r7, #4]
 26802 099a 41EA0202 		orr	r2, r1, r2
 26803 099e 9A65     		str	r2, [r3, #88]
 26804 09a0 08E0     		b	.L148
 26805              	.L149:
1528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 26806              		.loc 1 1531 0
 26807 09a2 074B     		ldr	r3, .L151
 26808 09a4 064A     		ldr	r2, .L151
 26809 09a6 916D     		ldr	r1, [r2, #88]
 26810 09a8 7A68     		ldr	r2, [r7, #4]
 26811 09aa 6FEA0202 		mvn	r2, r2
 26812 09ae 01EA0202 		and	r2, r1, r2
 26813 09b2 9A65     		str	r2, [r3, #88]
 26814              	.L148:
1532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26815              		.loc 1 1533 0
 26816 09b4 07F10C07 		add	r7, r7, #12
 26817 09b8 BD46     		mov	sp, r7
 26818 09ba 80BC     		pop	{r7}
 26819 09bc 7047     		bx	lr
 26820              	.L152:
 26821 09be 00BF     		.align	2
 26822              	.L151:
 26823 09c0 00380240 		.word	1073887232
 26824              		.cfi_endproc
 26825              	.LFE146:
 26827              		.align	2
 26828              		.global	RCC_APB1PeriphClockLPModeCmd
 26829              		.thumb
 26830              		.thumb_func
 26832              	RCC_APB1PeriphClockLPModeCmd:
 26833              	.LFB147:
1534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26834              		.loc 1 1571 0
 26835              		.cfi_startproc
 26836              		@ args = 0, pretend = 0, frame = 8
 26837              		@ frame_needed = 1, uses_anonymous_args = 0
 26838              		@ link register save eliminated.
 26839 09c4 80B4     		push	{r7}
 26840              	.LCFI109:
 26841              		.cfi_def_cfa_offset 4
 26842 09c6 83B0     		sub	sp, sp, #12
 26843              	.LCFI110:
 26844              		.cfi_def_cfa_offset 16
 26845 09c8 00AF     		add	r7, sp, #0
 26846              		.cfi_offset 7, -4
 26847              	.LCFI111:
 26848              		.cfi_def_cfa_register 7
 26849 09ca 7860     		str	r0, [r7, #4]
 26850 09cc 0B46     		mov	r3, r1
 26851 09ce FB70     		strb	r3, [r7, #3]
1572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26852              		.loc 1 1575 0
 26853 09d0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26854 09d2 002B     		cmp	r3, #0
 26855 09d4 07D0     		beq	.L154
1576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 26856              		.loc 1 1577 0
 26857 09d6 0B4B     		ldr	r3, .L156
 26858 09d8 0A4A     		ldr	r2, .L156
 26859 09da 116E     		ldr	r1, [r2, #96]
 26860 09dc 7A68     		ldr	r2, [r7, #4]
 26861 09de 41EA0202 		orr	r2, r1, r2
 26862 09e2 1A66     		str	r2, [r3, #96]
 26863 09e4 08E0     		b	.L153
 26864              	.L154:
1578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 26865              		.loc 1 1581 0
 26866 09e6 074B     		ldr	r3, .L156
 26867 09e8 064A     		ldr	r2, .L156
 26868 09ea 116E     		ldr	r1, [r2, #96]
 26869 09ec 7A68     		ldr	r2, [r7, #4]
 26870 09ee 6FEA0202 		mvn	r2, r2
 26871 09f2 01EA0202 		and	r2, r1, r2
 26872 09f6 1A66     		str	r2, [r3, #96]
 26873              	.L153:
1582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26874              		.loc 1 1583 0
 26875 09f8 07F10C07 		add	r7, r7, #12
 26876 09fc BD46     		mov	sp, r7
 26877 09fe 80BC     		pop	{r7}
 26878 0a00 7047     		bx	lr
 26879              	.L157:
 26880 0a02 00BF     		.align	2
 26881              	.L156:
 26882 0a04 00380240 		.word	1073887232
 26883              		.cfi_endproc
 26884              	.LFE147:
 26886              		.align	2
 26887              		.global	RCC_APB2PeriphClockLPModeCmd
 26888              		.thumb
 26889              		.thumb_func
 26891              	RCC_APB2PeriphClockLPModeCmd:
 26892              	.LFB148:
1584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26893              		.loc 1 1611 0
 26894              		.cfi_startproc
 26895              		@ args = 0, pretend = 0, frame = 8
 26896              		@ frame_needed = 1, uses_anonymous_args = 0
 26897              		@ link register save eliminated.
 26898 0a08 80B4     		push	{r7}
 26899              	.LCFI112:
 26900              		.cfi_def_cfa_offset 4
 26901 0a0a 83B0     		sub	sp, sp, #12
 26902              	.LCFI113:
 26903              		.cfi_def_cfa_offset 16
 26904 0a0c 00AF     		add	r7, sp, #0
 26905              		.cfi_offset 7, -4
 26906              	.LCFI114:
 26907              		.cfi_def_cfa_register 7
 26908 0a0e 7860     		str	r0, [r7, #4]
 26909 0a10 0B46     		mov	r3, r1
 26910 0a12 FB70     		strb	r3, [r7, #3]
1612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26911              		.loc 1 1615 0
 26912 0a14 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26913 0a16 002B     		cmp	r3, #0
 26914 0a18 07D0     		beq	.L159
1616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 26915              		.loc 1 1617 0
 26916 0a1a 0B4B     		ldr	r3, .L161
 26917 0a1c 0A4A     		ldr	r2, .L161
 26918 0a1e 516E     		ldr	r1, [r2, #100]
 26919 0a20 7A68     		ldr	r2, [r7, #4]
 26920 0a22 41EA0202 		orr	r2, r1, r2
 26921 0a26 5A66     		str	r2, [r3, #100]
 26922 0a28 08E0     		b	.L158
 26923              	.L159:
1618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 26924              		.loc 1 1621 0
 26925 0a2a 074B     		ldr	r3, .L161
 26926 0a2c 064A     		ldr	r2, .L161
 26927 0a2e 516E     		ldr	r1, [r2, #100]
 26928 0a30 7A68     		ldr	r2, [r7, #4]
 26929 0a32 6FEA0202 		mvn	r2, r2
 26930 0a36 01EA0202 		and	r2, r1, r2
 26931 0a3a 5A66     		str	r2, [r3, #100]
 26932              	.L158:
1622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26933              		.loc 1 1623 0
 26934 0a3c 07F10C07 		add	r7, r7, #12
 26935 0a40 BD46     		mov	sp, r7
 26936 0a42 80BC     		pop	{r7}
 26937 0a44 7047     		bx	lr
 26938              	.L162:
 26939 0a46 00BF     		.align	2
 26940              	.L161:
 26941 0a48 00380240 		.word	1073887232
 26942              		.cfi_endproc
 26943              	.LFE148:
 26945              		.align	2
 26946              		.global	RCC_ITConfig
 26947              		.thumb
 26948              		.thumb_func
 26950              	RCC_ITConfig:
 26951              	.LFB149:
1624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 26952              		.loc 1 1656 0
 26953              		.cfi_startproc
 26954              		@ args = 0, pretend = 0, frame = 8
 26955              		@ frame_needed = 1, uses_anonymous_args = 0
 26956              		@ link register save eliminated.
 26957 0a4c 80B4     		push	{r7}
 26958              	.LCFI115:
 26959              		.cfi_def_cfa_offset 4
 26960 0a4e 83B0     		sub	sp, sp, #12
 26961              	.LCFI116:
 26962              		.cfi_def_cfa_offset 16
 26963 0a50 00AF     		add	r7, sp, #0
 26964              		.cfi_offset 7, -4
 26965              	.LCFI117:
 26966              		.cfi_def_cfa_register 7
 26967 0a52 0246     		mov	r2, r0
 26968 0a54 0B46     		mov	r3, r1
 26969 0a56 FA71     		strb	r2, [r7, #7]
 26970 0a58 BB71     		strb	r3, [r7, #6]
1657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 26971              		.loc 1 1660 0
 26972 0a5a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 26973 0a5c 002B     		cmp	r3, #0
 26974 0a5e 09D0     		beq	.L164
1661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 26975              		.loc 1 1663 0
 26976 0a60 0D4B     		ldr	r3, .L166
 26977 0a62 0D4A     		ldr	r2, .L166
 26978 0a64 1278     		ldrb	r2, [r2, #0]
 26979 0a66 D1B2     		uxtb	r1, r2
 26980 0a68 FA79     		ldrb	r2, [r7, #7]
 26981 0a6a 41EA0202 		orr	r2, r1, r2
 26982 0a6e D2B2     		uxtb	r2, r2
 26983 0a70 1A70     		strb	r2, [r3, #0]
 26984 0a72 0BE0     		b	.L163
 26985              	.L164:
1664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 26986              		.loc 1 1668 0
 26987 0a74 084B     		ldr	r3, .L166
 26988 0a76 084A     		ldr	r2, .L166
 26989 0a78 1278     		ldrb	r2, [r2, #0]
 26990 0a7a D1B2     		uxtb	r1, r2
 26991 0a7c FA79     		ldrb	r2, [r7, #7]
 26992 0a7e 6FEA0202 		mvn	r2, r2
 26993 0a82 D2B2     		uxtb	r2, r2
 26994 0a84 01EA0202 		and	r2, r1, r2
 26995 0a88 D2B2     		uxtb	r2, r2
 26996 0a8a 1A70     		strb	r2, [r3, #0]
 26997              	.L163:
1669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 26998              		.loc 1 1670 0
 26999 0a8c 07F10C07 		add	r7, r7, #12
 27000 0a90 BD46     		mov	sp, r7
 27001 0a92 80BC     		pop	{r7}
 27002 0a94 7047     		bx	lr
 27003              	.L167:
 27004 0a96 00BF     		.align	2
 27005              	.L166:
 27006 0a98 0D380240 		.word	1073887245
 27007              		.cfi_endproc
 27008              	.LFE149:
 27010              		.align	2
 27011              		.global	RCC_GetFlagStatus
 27012              		.thumb
 27013              		.thumb_func
 27015              	RCC_GetFlagStatus:
 27016              	.LFB150:
1671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27017              		.loc 1 1692 0
 27018              		.cfi_startproc
 27019              		@ args = 0, pretend = 0, frame = 24
 27020              		@ frame_needed = 1, uses_anonymous_args = 0
 27021              		@ link register save eliminated.
 27022 0a9c 80B4     		push	{r7}
 27023              	.LCFI118:
 27024              		.cfi_def_cfa_offset 4
 27025 0a9e 87B0     		sub	sp, sp, #28
 27026              	.LCFI119:
 27027              		.cfi_def_cfa_offset 32
 27028 0aa0 00AF     		add	r7, sp, #0
 27029              		.cfi_offset 7, -4
 27030              	.LCFI120:
 27031              		.cfi_def_cfa_register 7
 27032 0aa2 0346     		mov	r3, r0
 27033 0aa4 FB71     		strb	r3, [r7, #7]
1693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 27034              		.loc 1 1693 0
 27035 0aa6 4FF00003 		mov	r3, #0
 27036 0aaa FB60     		str	r3, [r7, #12]
1694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 27037              		.loc 1 1694 0
 27038 0aac 4FF00003 		mov	r3, #0
 27039 0ab0 7B61     		str	r3, [r7, #20]
1695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 27040              		.loc 1 1695 0
 27041 0ab2 4FF00003 		mov	r3, #0
 27042 0ab6 FB74     		strb	r3, [r7, #19]
1696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 27043              		.loc 1 1701 0
 27044 0ab8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 27045 0aba 4FEA5313 		lsr	r3, r3, #5
 27046 0abe DBB2     		uxtb	r3, r3
 27047 0ac0 FB60     		str	r3, [r7, #12]
1702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 27048              		.loc 1 1702 0
 27049 0ac2 FB68     		ldr	r3, [r7, #12]
 27050 0ac4 012B     		cmp	r3, #1
 27051 0ac6 03D1     		bne	.L169
1703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 27052              		.loc 1 1704 0
 27053 0ac8 144B     		ldr	r3, .L174
 27054 0aca 1B68     		ldr	r3, [r3, #0]
 27055 0acc 7B61     		str	r3, [r7, #20]
 27056 0ace 09E0     		b	.L170
 27057              	.L169:
1705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 27058              		.loc 1 1706 0
 27059 0ad0 FB68     		ldr	r3, [r7, #12]
 27060 0ad2 022B     		cmp	r3, #2
 27061 0ad4 03D1     		bne	.L171
1707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 27062              		.loc 1 1708 0
 27063 0ad6 114B     		ldr	r3, .L174
 27064 0ad8 1B6F     		ldr	r3, [r3, #112]
 27065 0ada 7B61     		str	r3, [r7, #20]
 27066 0adc 02E0     		b	.L170
 27067              	.L171:
1709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 27068              		.loc 1 1712 0
 27069 0ade 0F4B     		ldr	r3, .L174
 27070 0ae0 5B6F     		ldr	r3, [r3, #116]
 27071 0ae2 7B61     		str	r3, [r7, #20]
 27072              	.L170:
1713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 27073              		.loc 1 1716 0
 27074 0ae4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 27075 0ae6 03F01F03 		and	r3, r3, #31
 27076 0aea FB60     		str	r3, [r7, #12]
1717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 27077              		.loc 1 1717 0
 27078 0aec FB68     		ldr	r3, [r7, #12]
 27079 0aee 7A69     		ldr	r2, [r7, #20]
 27080 0af0 22FA03F3 		lsr	r3, r2, r3
 27081 0af4 03F00103 		and	r3, r3, #1
 27082 0af8 DBB2     		uxtb	r3, r3
 27083 0afa 002B     		cmp	r3, #0
 27084 0afc 03D0     		beq	.L172
1718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 27085              		.loc 1 1719 0
 27086 0afe 4FF00103 		mov	r3, #1
 27087 0b02 FB74     		strb	r3, [r7, #19]
 27088 0b04 02E0     		b	.L173
 27089              	.L172:
1720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 27090              		.loc 1 1723 0
 27091 0b06 4FF00003 		mov	r3, #0
 27092 0b0a FB74     		strb	r3, [r7, #19]
 27093              	.L173:
1724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 27094              		.loc 1 1726 0
 27095 0b0c FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27096              		.loc 1 1727 0
 27097 0b0e 1846     		mov	r0, r3
 27098 0b10 07F11C07 		add	r7, r7, #28
 27099 0b14 BD46     		mov	sp, r7
 27100 0b16 80BC     		pop	{r7}
 27101 0b18 7047     		bx	lr
 27102              	.L175:
 27103 0b1a 00BF     		.align	2
 27104              	.L174:
 27105 0b1c 00380240 		.word	1073887232
 27106              		.cfi_endproc
 27107              	.LFE150:
 27109              		.align	2
 27110              		.global	RCC_ClearFlag
 27111              		.thumb
 27112              		.thumb_func
 27114              	RCC_ClearFlag:
 27115              	.LFB151:
1728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27116              		.loc 1 1737 0
 27117              		.cfi_startproc
 27118              		@ args = 0, pretend = 0, frame = 0
 27119              		@ frame_needed = 1, uses_anonymous_args = 0
 27120              		@ link register save eliminated.
 27121 0b20 80B4     		push	{r7}
 27122              	.LCFI121:
 27123              		.cfi_def_cfa_offset 4
 27124 0b22 00AF     		add	r7, sp, #0
 27125              		.cfi_offset 7, -4
 27126              	.LCFI122:
 27127              		.cfi_def_cfa_register 7
1738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 27128              		.loc 1 1739 0
 27129 0b24 044B     		ldr	r3, .L177
 27130 0b26 044A     		ldr	r2, .L177
 27131 0b28 526F     		ldr	r2, [r2, #116]
 27132 0b2a 42F08072 		orr	r2, r2, #16777216
 27133 0b2e 5A67     		str	r2, [r3, #116]
1740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27134              		.loc 1 1740 0
 27135 0b30 BD46     		mov	sp, r7
 27136 0b32 80BC     		pop	{r7}
 27137 0b34 7047     		bx	lr
 27138              	.L178:
 27139 0b36 00BF     		.align	2
 27140              	.L177:
 27141 0b38 00380240 		.word	1073887232
 27142              		.cfi_endproc
 27143              	.LFE151:
 27145              		.align	2
 27146              		.global	RCC_GetITStatus
 27147              		.thumb
 27148              		.thumb_func
 27150              	RCC_GetITStatus:
 27151              	.LFB152:
1741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27152              		.loc 1 1756 0
 27153              		.cfi_startproc
 27154              		@ args = 0, pretend = 0, frame = 16
 27155              		@ frame_needed = 1, uses_anonymous_args = 0
 27156              		@ link register save eliminated.
 27157 0b3c 80B4     		push	{r7}
 27158              	.LCFI123:
 27159              		.cfi_def_cfa_offset 4
 27160 0b3e 85B0     		sub	sp, sp, #20
 27161              	.LCFI124:
 27162              		.cfi_def_cfa_offset 24
 27163 0b40 00AF     		add	r7, sp, #0
 27164              		.cfi_offset 7, -4
 27165              	.LCFI125:
 27166              		.cfi_def_cfa_register 7
 27167 0b42 0346     		mov	r3, r0
 27168 0b44 FB71     		strb	r3, [r7, #7]
1757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 27169              		.loc 1 1757 0
 27170 0b46 4FF00003 		mov	r3, #0
 27171 0b4a FB73     		strb	r3, [r7, #15]
1758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 27172              		.loc 1 1763 0
 27173 0b4c 0A4B     		ldr	r3, .L182
 27174 0b4e DA68     		ldr	r2, [r3, #12]
 27175 0b50 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 27176 0b52 02EA0303 		and	r3, r2, r3
 27177 0b56 002B     		cmp	r3, #0
 27178 0b58 03D0     		beq	.L180
1764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 27179              		.loc 1 1765 0
 27180 0b5a 4FF00103 		mov	r3, #1
 27181 0b5e FB73     		strb	r3, [r7, #15]
 27182 0b60 02E0     		b	.L181
 27183              	.L180:
1766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 27184              		.loc 1 1769 0
 27185 0b62 4FF00003 		mov	r3, #0
 27186 0b66 FB73     		strb	r3, [r7, #15]
 27187              	.L181:
1770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 27188              		.loc 1 1772 0
 27189 0b68 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27190              		.loc 1 1773 0
 27191 0b6a 1846     		mov	r0, r3
 27192 0b6c 07F11407 		add	r7, r7, #20
 27193 0b70 BD46     		mov	sp, r7
 27194 0b72 80BC     		pop	{r7}
 27195 0b74 7047     		bx	lr
 27196              	.L183:
 27197 0b76 00BF     		.align	2
 27198              	.L182:
 27199 0b78 00380240 		.word	1073887232
 27200              		.cfi_endproc
 27201              	.LFE152:
 27203              		.align	2
 27204              		.global	RCC_ClearITPendingBit
 27205              		.thumb
 27206              		.thumb_func
 27208              	RCC_ClearITPendingBit:
 27209              	.LFB153:
1774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 27210              		.loc 1 1789 0
 27211              		.cfi_startproc
 27212              		@ args = 0, pretend = 0, frame = 8
 27213              		@ frame_needed = 1, uses_anonymous_args = 0
 27214              		@ link register save eliminated.
 27215 0b7c 80B4     		push	{r7}
 27216              	.LCFI126:
 27217              		.cfi_def_cfa_offset 4
 27218 0b7e 83B0     		sub	sp, sp, #12
 27219              	.LCFI127:
 27220              		.cfi_def_cfa_offset 16
 27221 0b80 00AF     		add	r7, sp, #0
 27222              		.cfi_offset 7, -4
 27223              	.LCFI128:
 27224              		.cfi_def_cfa_register 7
 27225 0b82 0346     		mov	r3, r0
 27226 0b84 FB71     		strb	r3, [r7, #7]
1790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 27227              		.loc 1 1795 0
 27228 0b86 044B     		ldr	r3, .L185
 27229 0b88 FA79     		ldrb	r2, [r7, #7]
 27230 0b8a 1A70     		strb	r2, [r3, #0]
1796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 27231              		.loc 1 1796 0
 27232 0b8c 07F10C07 		add	r7, r7, #12
 27233 0b90 BD46     		mov	sp, r7
 27234 0b92 80BC     		pop	{r7}
 27235 0b94 7047     		bx	lr
 27236              	.L186:
 27237 0b96 00BF     		.align	2
 27238              	.L185:
 27239 0b98 0E380240 		.word	1073887246
 27240              		.cfi_endproc
 27241              	.LFE153:
 27243              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
     /tmp/ccGBhkIG.s:24657  .data:00000000 $d
     /tmp/ccGBhkIG.s:24660  .data:00000000 APBAHBPrescTable
     /tmp/ccGBhkIG.s:24678  .text:00000000 $t
     /tmp/ccGBhkIG.s:24683  .text:00000000 RCC_DeInit
     /tmp/ccGBhkIG.s:24735  .text:00000048 $d
     /tmp/ccGBhkIG.s:24740  .text:00000050 $t
     /tmp/ccGBhkIG.s:24745  .text:00000050 RCC_HSEConfig
     /tmp/ccGBhkIG.s:24780  .text:00000074 $d
     /tmp/ccGBhkIG.s:24784  .text:00000078 $t
     /tmp/ccGBhkIG.s:24789  .text:00000078 RCC_WaitForHSEStartUp
     /tmp/ccGBhkIG.s:27015  .text:00000a9c RCC_GetFlagStatus
     /tmp/ccGBhkIG.s:24863  .text:000000dc RCC_AdjustHSICalibrationValue
     /tmp/ccGBhkIG.s:24911  .text:00000118 $d
     /tmp/ccGBhkIG.s:24915  .text:0000011c $t
     /tmp/ccGBhkIG.s:24920  .text:0000011c RCC_HSICmd
     /tmp/ccGBhkIG.s:24951  .text:00000138 $d
     /tmp/ccGBhkIG.s:24955  .text:0000013c $t
     /tmp/ccGBhkIG.s:24960  .text:0000013c RCC_LSEConfig
     /tmp/ccGBhkIG.s:25018  .text:00000180 $d
     /tmp/ccGBhkIG.s:25022  .text:00000184 $t
     /tmp/ccGBhkIG.s:25027  .text:00000184 RCC_LSICmd
     /tmp/ccGBhkIG.s:25058  .text:000001a0 $d
     /tmp/ccGBhkIG.s:25062  .text:000001a4 $t
     /tmp/ccGBhkIG.s:25067  .text:000001a4 RCC_PLLConfig
     /tmp/ccGBhkIG.s:25115  .text:000001e8 $d
     /tmp/ccGBhkIG.s:25119  .text:000001ec $t
     /tmp/ccGBhkIG.s:25124  .text:000001ec RCC_PLLCmd
     /tmp/ccGBhkIG.s:25155  .text:00000208 $d
     /tmp/ccGBhkIG.s:25159  .text:0000020c $t
     /tmp/ccGBhkIG.s:25164  .text:0000020c RCC_PLLI2SConfig
     /tmp/ccGBhkIG.s:25199  .text:00000238 $d
     /tmp/ccGBhkIG.s:25203  .text:0000023c $t
     /tmp/ccGBhkIG.s:25208  .text:0000023c RCC_PLLI2SCmd
     /tmp/ccGBhkIG.s:25239  .text:00000258 $d
     /tmp/ccGBhkIG.s:25243  .text:0000025c $t
     /tmp/ccGBhkIG.s:25248  .text:0000025c RCC_ClockSecuritySystemCmd
     /tmp/ccGBhkIG.s:25279  .text:00000278 $d
     /tmp/ccGBhkIG.s:25283  .text:0000027c $t
     /tmp/ccGBhkIG.s:25288  .text:0000027c RCC_MCO1Config
     /tmp/ccGBhkIG.s:25337  .text:000002bc $d
     /tmp/ccGBhkIG.s:25341  .text:000002c0 $t
     /tmp/ccGBhkIG.s:25346  .text:000002c0 RCC_MCO2Config
     /tmp/ccGBhkIG.s:25395  .text:00000300 $d
     /tmp/ccGBhkIG.s:25399  .text:00000304 $t
     /tmp/ccGBhkIG.s:25404  .text:00000304 RCC_SYSCLKConfig
     /tmp/ccGBhkIG.s:25450  .text:0000033c $d
     /tmp/ccGBhkIG.s:25454  .text:00000340 $t
     /tmp/ccGBhkIG.s:25459  .text:00000340 RCC_GetSYSCLKSource
     /tmp/ccGBhkIG.s:25487  .text:00000358 $d
     /tmp/ccGBhkIG.s:25491  .text:0000035c $t
     /tmp/ccGBhkIG.s:25496  .text:0000035c RCC_HCLKConfig
     /tmp/ccGBhkIG.s:25542  .text:00000394 $d
     /tmp/ccGBhkIG.s:25546  .text:00000398 $t
     /tmp/ccGBhkIG.s:25551  .text:00000398 RCC_PCLK1Config
     /tmp/ccGBhkIG.s:25597  .text:000003d0 $d
     /tmp/ccGBhkIG.s:25601  .text:000003d4 $t
     /tmp/ccGBhkIG.s:25606  .text:000003d4 RCC_PCLK2Config
     /tmp/ccGBhkIG.s:25653  .text:00000410 $d
     /tmp/ccGBhkIG.s:25657  .text:00000414 $t
     /tmp/ccGBhkIG.s:25662  .text:00000414 RCC_GetClocksFreq
     /tmp/ccGBhkIG.s:25862  .text:00000580 $d
     /tmp/ccGBhkIG.s:25869  .text:00000590 $t
     /tmp/ccGBhkIG.s:25874  .text:00000590 RCC_RTCCLKConfig
     /tmp/ccGBhkIG.s:25937  .text:000005f0 $d
     /tmp/ccGBhkIG.s:25941  .text:000005f4 $t
     /tmp/ccGBhkIG.s:25946  .text:000005f4 RCC_RTCCLKCmd
     /tmp/ccGBhkIG.s:25977  .text:00000610 $d
     /tmp/ccGBhkIG.s:25981  .text:00000614 $t
     /tmp/ccGBhkIG.s:25986  .text:00000614 RCC_BackupResetCmd
     /tmp/ccGBhkIG.s:26017  .text:00000630 $d
     /tmp/ccGBhkIG.s:26021  .text:00000634 $t
     /tmp/ccGBhkIG.s:26026  .text:00000634 RCC_I2SCLKConfig
     /tmp/ccGBhkIG.s:26056  .text:0000064c $d
     /tmp/ccGBhkIG.s:26060  .text:00000650 $t
     /tmp/ccGBhkIG.s:26065  .text:00000650 RCC_AHB1PeriphClockCmd
     /tmp/ccGBhkIG.s:26115  .text:00000690 $d
     /tmp/ccGBhkIG.s:26119  .text:00000694 $t
     /tmp/ccGBhkIG.s:26124  .text:00000694 RCC_AHB2PeriphClockCmd
     /tmp/ccGBhkIG.s:26174  .text:000006d4 $d
     /tmp/ccGBhkIG.s:26178  .text:000006d8 $t
     /tmp/ccGBhkIG.s:26183  .text:000006d8 RCC_AHB3PeriphClockCmd
     /tmp/ccGBhkIG.s:26233  .text:00000718 $d
     /tmp/ccGBhkIG.s:26237  .text:0000071c $t
     /tmp/ccGBhkIG.s:26242  .text:0000071c RCC_APB1PeriphClockCmd
     /tmp/ccGBhkIG.s:26292  .text:0000075c $d
     /tmp/ccGBhkIG.s:26296  .text:00000760 $t
     /tmp/ccGBhkIG.s:26301  .text:00000760 RCC_APB2PeriphClockCmd
     /tmp/ccGBhkIG.s:26351  .text:000007a0 $d
     /tmp/ccGBhkIG.s:26355  .text:000007a4 $t
     /tmp/ccGBhkIG.s:26360  .text:000007a4 RCC_AHB1PeriphResetCmd
     /tmp/ccGBhkIG.s:26410  .text:000007e4 $d
     /tmp/ccGBhkIG.s:26414  .text:000007e8 $t
     /tmp/ccGBhkIG.s:26419  .text:000007e8 RCC_AHB2PeriphResetCmd
     /tmp/ccGBhkIG.s:26469  .text:00000828 $d
     /tmp/ccGBhkIG.s:26473  .text:0000082c $t
     /tmp/ccGBhkIG.s:26478  .text:0000082c RCC_AHB3PeriphResetCmd
     /tmp/ccGBhkIG.s:26528  .text:0000086c $d
     /tmp/ccGBhkIG.s:26532  .text:00000870 $t
     /tmp/ccGBhkIG.s:26537  .text:00000870 RCC_APB1PeriphResetCmd
     /tmp/ccGBhkIG.s:26587  .text:000008b0 $d
     /tmp/ccGBhkIG.s:26591  .text:000008b4 $t
     /tmp/ccGBhkIG.s:26596  .text:000008b4 RCC_APB2PeriphResetCmd
     /tmp/ccGBhkIG.s:26646  .text:000008f4 $d
     /tmp/ccGBhkIG.s:26650  .text:000008f8 $t
     /tmp/ccGBhkIG.s:26655  .text:000008f8 RCC_AHB1PeriphClockLPModeCmd
     /tmp/ccGBhkIG.s:26705  .text:00000938 $d
     /tmp/ccGBhkIG.s:26709  .text:0000093c $t
     /tmp/ccGBhkIG.s:26714  .text:0000093c RCC_AHB2PeriphClockLPModeCmd
     /tmp/ccGBhkIG.s:26764  .text:0000097c $d
     /tmp/ccGBhkIG.s:26768  .text:00000980 $t
     /tmp/ccGBhkIG.s:26773  .text:00000980 RCC_AHB3PeriphClockLPModeCmd
     /tmp/ccGBhkIG.s:26823  .text:000009c0 $d
     /tmp/ccGBhkIG.s:26827  .text:000009c4 $t
     /tmp/ccGBhkIG.s:26832  .text:000009c4 RCC_APB1PeriphClockLPModeCmd
     /tmp/ccGBhkIG.s:26882  .text:00000a04 $d
     /tmp/ccGBhkIG.s:26886  .text:00000a08 $t
     /tmp/ccGBhkIG.s:26891  .text:00000a08 RCC_APB2PeriphClockLPModeCmd
     /tmp/ccGBhkIG.s:26941  .text:00000a48 $d
     /tmp/ccGBhkIG.s:26945  .text:00000a4c $t
     /tmp/ccGBhkIG.s:26950  .text:00000a4c RCC_ITConfig
     /tmp/ccGBhkIG.s:27006  .text:00000a98 $d
     /tmp/ccGBhkIG.s:27010  .text:00000a9c $t
     /tmp/ccGBhkIG.s:27105  .text:00000b1c $d
     /tmp/ccGBhkIG.s:27109  .text:00000b20 $t
     /tmp/ccGBhkIG.s:27114  .text:00000b20 RCC_ClearFlag
     /tmp/ccGBhkIG.s:27141  .text:00000b38 $d
     /tmp/ccGBhkIG.s:27145  .text:00000b3c $t
     /tmp/ccGBhkIG.s:27150  .text:00000b3c RCC_GetITStatus
     /tmp/ccGBhkIG.s:27199  .text:00000b78 $d
     /tmp/ccGBhkIG.s:27203  .text:00000b7c $t
     /tmp/ccGBhkIG.s:27208  .text:00000b7c RCC_ClearITPendingBit
     /tmp/ccGBhkIG.s:27239  .text:00000b98 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
