Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Nov 22 17:41:08 2025
| Host         : bazzite running 64-bit Bazzite
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file step1_timing_summary_routed.rpt -pb step1_timing_summary_routed.pb -rpx step1_timing_summary_routed.rpx -warn_on_violation
| Design       : step1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 11 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.531        0.000                      0                   40        0.264        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.531        0.000                      0                   40        0.264        0.000                      0                   40        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.704ns (17.736%)  route 3.265ns (82.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     9.040    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[12]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_R)       -0.429    14.571    count/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.704ns (17.736%)  route 3.265ns (82.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     9.040    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[13]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_R)       -0.429    14.571    count/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.704ns (17.736%)  route 3.265ns (82.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     9.040    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_R)       -0.429    14.571    count/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.704ns (17.736%)  route 3.265ns (82.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     9.040    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_R)       -0.429    14.571    count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.704ns (17.638%)  route 3.287ns (82.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     9.062    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y25         FDRE (Setup_fdre_C_R)       -0.429    14.606    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.704ns (17.638%)  route 3.287ns (82.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     9.062    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[17]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y25         FDRE (Setup_fdre_C_R)       -0.429    14.606    count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.704ns (17.638%)  route 3.287ns (82.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     9.062    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y25         FDRE (Setup_fdre_C_R)       -0.429    14.606    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.704ns (17.638%)  route 3.287ns (82.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     9.062    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
                         clock pessimism              0.295    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y25         FDRE (Setup_fdre_C_R)       -0.429    14.606    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.376%)  route 3.127ns (81.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.865     8.901    count/count[0]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436    14.777    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y23         FDRE (Setup_fdre_C_R)       -0.429    14.573    count/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.376%)  route 3.127ns (81.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[19]/Q
                         net (fo=12, routed)          1.392     6.918    count/out[19]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  count/count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.912    count/count[0]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.865     8.901    count/count[0]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436    14.777    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y23         FDRE (Setup_fdre_C_R)       -0.429    14.573    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  5.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count/count_reg[11]/Q
                         net (fo=12, routed)          0.120     1.698    count/out[11]
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    count/count_reg[8]_i_1_n_4
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[15]/Q
                         net (fo=12, routed)          0.120     1.697    count/out[15]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    count/count_reg[12]_i_1_n_4
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count/count_reg[4]/Q
                         net (fo=12, routed)          0.117     1.697    count/out[4]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  count/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    count/count_reg[4]_i_1_n_7
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    count/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[16]/Q
                         net (fo=12, routed)          0.117     1.694    count/out[16]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  count/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    count/count_reg[16]_i_1_n_7
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count/count_reg[10]/Q
                         net (fo=12, routed)          0.122     1.700    count/out[10]
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  count/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    count/count_reg[8]_i_1_n_5
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    count/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count/count_reg[2]/Q
                         net (fo=12, routed)          0.122     1.702    count/out[2]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  count/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.813    count/count_reg[0]_i_2_n_5
    SLICE_X11Y21         FDRE                                         r  count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    count/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[14]/Q
                         net (fo=12, routed)          0.122     1.699    count/out[14]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  count/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    count/count_reg[12]_i_1_n_5
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[18]/Q
                         net (fo=12, routed)          0.122     1.699    count/out[18]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  count/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    count/count_reg[16]_i_1_n_5
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count/count_reg[3]/Q
                         net (fo=12, routed)          0.133     1.713    count/out[3]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  count/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.821    count/count_reg[0]_i_2_n_4
    SLICE_X11Y21         FDRE                                         r  count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[19]/Q
                         net (fo=12, routed)          0.133     1.710    count/out[19]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    count/count_reg[16]_i_1_n_4
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y21   count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y23   count/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y23   count/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24   count/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24   count/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24   count/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24   count/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y25   count/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y25   count/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   count/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y21   count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y23   count/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   count/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.776ns  (logic 10.445ns (52.815%)  route 9.331ns (47.185%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.784     3.248    convert/sw_IBUF[2]
    SLICE_X12Y22         LDCE (DToQ_ldce_D_Q)         0.496     3.744 r  convert/angle2_reg[8]/Q
                         net (fo=5, routed)           1.051     4.795    dc2/angle2[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841     8.636 r  dc2/value0/P[0]
                         net (fo=2, routed)           1.246     9.882    dc2/value0_n_105
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.006 r  dc2/PWM0_carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.006    comp3/S[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.519 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.519    comp3/PWM0_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.636 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.636    comp3/PWM0_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.793 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.250    16.043    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.733    19.776 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.776    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.483ns  (logic 10.447ns (56.522%)  route 8.036ns (43.478%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           1.590     3.051    convert/sw_IBUF[1]
    SLICE_X11Y20         LDCE (DToQ_ldce_D_Q)         0.483     3.534 r  convert/angle1_reg[8]/Q
                         net (fo=5, routed)           0.832     4.366    dc1/angle1[1]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841     8.207 r  dc1/value0/P[2]
                         net (fo=2, routed)           1.148     9.355    dc1/value0_n_103
    SLICE_X13Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.479 r  dc1/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.479    comp2/S[1]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.029 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.029    comp2/PWM0_carry_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.143    comp2/PWM0_carry__0_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.300 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.467    14.767    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.717    18.483 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.483    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.990ns  (logic 2.392ns (47.941%)  route 2.598ns (52.059%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           0.612     0.842    convert/sw_IBUF[1]
    SLICE_X11Y20         LDPE (DToQ_ldpe_D_Q)         0.133     0.975 r  convert/angle1_reg[7]/Q
                         net (fo=4, routed)           0.199     1.174    dc1/angle1[0]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[19])
                                                      0.609     1.783 r  dc1/value0/P[19]
                         net (fo=2, routed)           0.289     2.072    dc1/value0_n_86
    SLICE_X13Y23         LUT4 (Prop_lut4_I3_O)        0.043     2.115 r  dc1/PWM0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.115    comp2/JB[1][1]
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.211 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.497     3.708    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.282     4.990 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.990    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.749ns  (logic 2.537ns (44.138%)  route 3.212ns (55.862%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.764     0.996    convert/sw_IBUF[2]
    SLICE_X12Y22         LDCE (DToQ_ldce_D_Q)         0.182     1.178 r  convert/angle2_reg[8]/Q
                         net (fo=5, routed)           0.326     1.504    dc2/angle2[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      0.609     2.113 r  dc2/value0/P[5]
                         net (fo=2, routed)           0.222     2.335    dc2/value0_n_100
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.049     2.384 r  dc2/PWM0_carry_i_2__1/O
                         net (fo=1, routed)           0.000     2.384    comp3/DI[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.468 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.468    comp3/PWM0_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.508 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.508    comp3/PWM0_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.553 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.899     4.452    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.297     5.749 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.749    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.829ns  (logic 4.962ns (38.676%)  route 7.868ns (61.324%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  count/count_reg[4]/Q
                         net (fo=12, routed)          1.821     7.351    dc0/out[4]
    SLICE_X12Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.475 r  dc0/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.475    comp1/S[2]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.855 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    comp1/PWM0_carry_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.972 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    comp1/PWM0_carry__0_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.129 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           6.046    14.175    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.728    17.903 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.903    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 5.003ns (41.537%)  route 7.041ns (58.463%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  count/count_reg[10]/Q
                         net (fo=12, routed)          1.791     7.320    dc2/out[10]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.444 r  dc2/PWM0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     7.444    comp3/PWM0_carry__1_1[1]
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.977 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.977    comp3/PWM0_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.134 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.250    13.384    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.733    17.116 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.116    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 4.966ns (43.353%)  route 6.489ns (56.647%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  count/count_reg[4]/Q
                         net (fo=12, routed)          2.022     7.551    dc1/out[4]
    SLICE_X13Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  dc1/PWM0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.675    comp2/S[2]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.073 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.073    comp2/PWM0_carry_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.187    comp2/PWM0_carry__0_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.344 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.467    12.811    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.717    16.528 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.528    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.185ns  (logic 4.977ns (44.500%)  route 6.207ns (55.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  count/count_reg[9]/Q
                         net (fo=12, routed)          1.777     7.306    dc3/out[9]
    SLICE_X13Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.430 r  dc3/PWM0_carry__0_i_8__2/O
                         net (fo=1, routed)           0.000     7.430    comp4/PWM0_carry__1_1[0]
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.962 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.962    comp4/PWM0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.119 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.430    12.549    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.708    16.257 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.257    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.995ns (55.724%)  route 3.969ns (44.276%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  count/count_reg[9]/Q
                         net (fo=12, routed)          1.604     7.132    dc4/out[9]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.256 r  dc4/PWM0_carry__0_i_8__3/O
                         net (fo=1, routed)           0.000     7.256    comp5/PWM0_carry__1_1[0]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.769 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.769    comp5/PWM0_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.926 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.365    10.291    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    14.036 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.036    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.630ns (59.152%)  route 1.125ns (40.848%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  count/count_reg[15]/Q
                         net (fo=12, routed)          0.407     1.985    dc4/out[15]
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.044     2.029 r  dc4/PWM0_carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.029    comp5/PWM0_carry__1_0[3]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.120 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.120    comp5/PWM0_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.165 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.718     2.882    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.309     4.191 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.191    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.609ns (47.782%)  route 1.758ns (52.218%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  count/count_reg[15]/Q
                         net (fo=12, routed)          0.261     1.839    dc1/out[15]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.049     1.888 r  dc1/PWM0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    comp2/PWM0_carry__1_0[3]
    SLICE_X13Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.980 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    comp2/PWM0_carry__0_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.025 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.497     3.521    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.282     4.803 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.803    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.471ns  (logic 1.678ns (48.356%)  route 1.792ns (51.644%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  count/count_reg[0]/Q
                         net (fo=12, routed)          0.332     1.913    dc3/out[0]
    SLICE_X13Y18         LUT4 (Prop_lut4_I1_O)        0.048     1.961 r  dc3/PWM0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     1.961    comp4/DI[0]
    SLICE_X13Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.093 r  comp4/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    comp4/PWM0_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.132 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.132    comp4/PWM0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.177 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.460     3.637    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.273     4.910 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.910    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.707ns  (logic 1.580ns (42.616%)  route 2.127ns (57.384%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  count/count_reg[19]/Q
                         net (fo=12, routed)          0.228     1.805    dc2/out[19]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.048     1.853 r  dc2/PWM0_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     1.853    comp3/JB[2][1]
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     1.947 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.899     3.846    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.297     5.143 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.143    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.211ns  (logic 1.618ns (38.425%)  route 2.593ns (61.575%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  count/count_reg[15]/Q
                         net (fo=12, routed)          0.259     1.837    dc0/out[15]
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.049     1.886 r  dc0/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.886    comp1/PWM0_carry__1_0[3]
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.977 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    comp1/PWM0_carry__0_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.022 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.333     4.355    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.292     5.647 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.647    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.565ns (38.717%)  route 2.478ns (61.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     4.043    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[16]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.565ns (38.717%)  route 2.478ns (61.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     4.043    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.565ns (38.717%)  route 2.478ns (61.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     4.043    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.565ns (38.717%)  route 2.478ns (61.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.026     4.043    count/count[0]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y25         FDRE                                         r  count/count_reg[19]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.565ns (38.929%)  route 2.456ns (61.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     4.021    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.565ns (38.929%)  route 2.456ns (61.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     4.021    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[13]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.565ns (38.929%)  route 2.456ns (61.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     4.021    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[14]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.565ns (38.929%)  route 2.456ns (61.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.004     4.021    count/count[0]_i_1_n_0
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434     4.775    count/clk
    SLICE_X11Y24         FDRE                                         r  count/count_reg[15]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.565ns (40.317%)  route 2.317ns (59.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.865     3.882    count/count[0]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436     4.777    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.565ns (40.317%)  route 2.317ns (59.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.452     2.893    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.017 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.865     3.882    count/count[0]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436     4.777    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.255ns (23.873%)  route 0.812ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.200     1.066    count/count[0]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.255ns (23.873%)  route 0.812ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.200     1.066    count/count[0]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.255ns (23.873%)  route 0.812ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.200     1.066    count/count[0]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.255ns (23.873%)  route 0.812ns (76.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.200     1.066    count/count[0]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.951    count/clk
    SLICE_X11Y21         FDRE                                         r  count/count_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.255ns (22.339%)  route 0.885ns (77.661%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.273     1.139    count/count[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.255ns (22.339%)  route 0.885ns (77.661%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.273     1.139    count/count[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.255ns (22.339%)  route 0.885ns (77.661%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.273     1.139    count/count[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  count/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.255ns (22.339%)  route 0.885ns (77.661%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.273     1.139    count/count[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  count/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X11Y22         FDRE                                         r  count/count_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.255ns (21.163%)  route 0.948ns (78.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.336     1.203    count/count[0]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.255ns (21.163%)  route 0.948ns (78.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.821    count/clr_IBUF
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.336     1.203    count/count[0]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X11Y23         FDRE                                         r  count/count_reg[11]/C





