PPA Report for cascaded_reset_detector
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 9
IO Count: 15
Cell Count: 53

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 977.52 MHz
Reg-to-Reg Critical Path Delay: 0.889 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
