// Seed: 1937332998
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri1  id_2
);
  always @(1'h0) id_4 = #1 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri id_3,
    output wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    output uwire id_10,
    input wor id_11,
    output tri1 id_12,
    output tri id_13,
    input uwire id_14,
    output supply0 id_15,
    input wire id_16,
    output wor id_17,
    input supply1 id_18,
    output wire id_19
);
  wire id_21;
  assign id_13 = 1;
  module_0(
      id_0, id_1, id_7
  );
  assign id_12 = 1;
  wire id_22;
  wire id_23;
endmodule
