Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 18 17:50:39 2019
| Host         : debian running 64-bit Debian GNU/Linux 9.3 (stretch)
| Command      : report_methodology -file add_16bit_methodology_drc_routed.rpt -pb add_16bit_methodology_drc_routed.pb -rpx add_16bit_methodology_drc_routed.rpx
| Design       : add_16bit
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

