#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug 29 14:13:41 2024
# Process ID: 96667
# Current directory: /home/emg2-abtics/project_2/project_2.runs/design_2_axi_dma_1_synth_1
# Command line: vivado -log design_2_axi_dma_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axi_dma_1.tcl
# Log file: /home/emg2-abtics/project_2/project_2.runs/design_2_axi_dma_1_synth_1/design_2_axi_dma_1.vds
# Journal file: /home/emg2-abtics/project_2/project_2.runs/design_2_axi_dma_1_synth_1/vivado.jou
# Running On: emg2abtics-virtual-machine, OS: Linux, CPU Frequency: 1796.571 MHz, CPU Physical cores: 16, Host memory: 15590 MB
#-----------------------------------------------------------
source design_2_axi_dma_1.tcl -notrace
CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {WARNING}' to undo this change.
CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'CRITICAL WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {CRITICAL WARNING}' to undo this change.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1311.414 ; gain = 0.023 ; free physical = 210 ; free virtual = 7802
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2573.066 ; gain = 293.777 ; free physical = 298 ; free virtual = 3022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 2829.004 ; gain = 549.715 ; free physical = 219 ; free virtual = 2407
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 2829.004 ; gain = 549.715 ; free physical = 157 ; free virtual = 2360
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 2829.004 ; gain = 549.715 ; free physical = 157 ; free virtual = 2360
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2837.004 ; gain = 0.000 ; free physical = 233 ; free virtual = 2340
create_clock: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2916.879 ; gain = 5.938 ; free physical = 273 ; free virtual = 1794
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.879 ; gain = 0.000 ; free physical = 258 ; free virtual = 1782
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2916.914 ; gain = 0.000 ; free physical = 237 ; free virtual = 1760
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:57 . Memory (MB): peak = 2916.914 ; gain = 637.625 ; free physical = 207 ; free virtual = 1100
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:57 . Memory (MB): peak = 2916.914 ; gain = 637.625 ; free physical = 209 ; free virtual = 1101
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/emg2-abtics/project_2/project_2.runs/design_2_axi_dma_1_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:57 . Memory (MB): peak = 2916.914 ; gain = 637.625 ; free physical = 200 ; free virtual = 1093
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:02:15 . Memory (MB): peak = 2916.914 ; gain = 637.625 ; free physical = 189 ; free virtual = 983
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:03:11 . Memory (MB): peak = 2916.914 ; gain = 637.625 ; free physical = 2202 ; free virtual = 4460
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      |                 | 
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 38(NO_CHANGE)    | W |   | 2 K x 38(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 2,1             | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 13              | RAM32M16 x 1  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:03:36 . Memory (MB): peak = 3245.152 ; gain = 965.863 ; free physical = 3718 ; free virtual = 6460
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:58 . Memory (MB): peak = 3333.418 ; gain = 1054.129 ; free physical = 3605 ; free virtual = 6372
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:04:05 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3719 ; free virtual = 6430
Finished IO Insertion : Time (s): cpu = 00:03:22 ; elapsed = 00:04:13 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3507 ; free virtual = 6356
Finished Renaming Generated Instances : Time (s): cpu = 00:03:22 ; elapsed = 00:04:13 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3506 ; free virtual = 6356
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:23 ; elapsed = 00:04:14 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3486 ; free virtual = 6366
Finished Renaming Generated Ports : Time (s): cpu = 00:03:23 ; elapsed = 00:04:14 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3486 ; free virtual = 6366
Finished Handling Custom Attributes : Time (s): cpu = 00:03:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3486 ; free virtual = 6366
Finished Renaming Generated Nets : Time (s): cpu = 00:03:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3486 ; free virtual = 6366

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    20|
|2     |LUT1     |    68|
|3     |LUT2     |   187|
|4     |LUT3     |   407|
|5     |LUT4     |   307|
|6     |LUT5     |   252|
|7     |LUT6     |   378|
|8     |RAM32M16 |     1|
|9     |RAMB18E2 |     1|
|10    |RAMB36E2 |     3|
|13    |SRL16E   |   158|
|14    |FDR      |     8|
|15    |FDRE     |  1925|
|16    |FDSE     |    78|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3349.434 ; gain = 1070.145 ; free physical = 3486 ; free virtual = 6366
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3349.441 ; gain = 0.000 ; free physical = 3713 ; free virtual = 6637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.262 ; gain = 0.000 ; free physical = 3631 ; free virtual = 6630
synth_design: Time (s): cpu = 00:03:55 ; elapsed = 00:04:57 . Memory (MB): peak = 3404.297 ; gain = 2044.070 ; free physical = 3592 ; free virtual = 6631
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3428.273 ; gain = 0.000 ; free physical = 3585 ; free virtual = 6629
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3428.273 ; gain = 0.000 ; free physical = 3451 ; free virtual = 6628
