
á
Command: %s
1870*	planAhead2⁄
≈open_checkpoint /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread.dcp2default:defaultZ12-2866
]
-Analyzing %s Unisim elements for replacement
17*netlist2
432default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
ü
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml2default:defaultZ21-13
†
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml2default:defaultZ21-11
†
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
û
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ú
Loading package from %s
16*device2k
W/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml2default:defaultZ21-16
ì
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
¶
Parsing XDC File [%s]
179*designutils2Ô
⁄/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17084-ganymede/dcp/vivado_activity_thread_early.xdc2default:defaultZ20-179
◊
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
’
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2è
¯/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
€
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
◊
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fdiv_10_no_dsp/vivado_activity_thread_ap_fdiv_10_no_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
◊
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
€
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2ï
˛/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
◊
nA clock with name '%s' already exists, creating a clock with the same name will overwrite the previous clock.
576*constraints2
aclk2default:default2ë
˙/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_ooc.xdc2default:default2
62default:default8@Z18-619
Ø
Finished Parsing XDC File [%s]
178*designutils2Ô
⁄/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17084-ganymede/dcp/vivado_activity_thread_early.xdc2default:defaultZ20-178
†
Parsing XDC File [%s]
179*designutils2È
‘/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17084-ganymede/dcp/vivado_activity_thread.xdc2default:defaultZ20-179

DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2∏
°/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:default2
12default:default8@Z12-2286
©
Finished Parsing XDC File [%s]
178*designutils2È
‘/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17084-ganymede/dcp/vivado_activity_thread.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
Y
$Checkpoint was created with build %s293*project2
3535832default:defaultZ1-484
Ä
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
open_checkpoint: 2default:default2
00:00:162default:default2
00:00:162default:default2
1456.3362default:default2
753.6412default:defaultZ17-268


End Record