
*** Running vivado
    with args -log design_1_auto_pc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_auto_pc_2.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 423.648 ; gain = 103.469
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/ip_repo/generic_AXI_slave_4regs_IP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
Command: synth_design -top design_1_auto_pc_2 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28392
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1248.582 ; gain = 406.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [d:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:53]
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1468.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'd:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'.
Parsing XDC File [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.runs/design_1_auto_pc_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.runs/design_1_auto_pc_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1468.781 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.runs/design_1_auto_pc_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_27_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:41 . Memory (MB): peak = 1468.781 ; gain = 627.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:37 . Memory (MB): peak = 1468.781 ; gain = 627.121
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:42 . Memory (MB): peak = 1468.781 ; gain = 627.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1468.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1275a23e
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:57 . Memory (MB): peak = 1468.781 ; gain = 1003.777
INFO: [Common 17-1381] The checkpoint 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.runs/design_1_auto_pc_2_synth_1/design_1_auto_pc_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_pc_2, cache-ID = 7afb0a43ca13a8b4
INFO: [Common 17-1381] The checkpoint 'D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.runs/design_1_auto_pc_2_synth_1/design_1_auto_pc_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_pc_2_utilization_synth.rpt -pb design_1_auto_pc_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 14:09:00 2024...
