<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
	</message>
	<resource>
		<res_id>58</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.2715</delay>
		<module_name>dut_Add_8Ux8U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>98.2737</unit_area>
		<comb_area>98.2737</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>1.3695</delay>
		<module_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>( ((f + e) + d) ) * ( ((c + b) + a) )</label>
		<unit_area>1434.2796</unit_area>
		<comb_area>1434.2796</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>61</opcode>
		<latency>0</latency>
		<delay>0.9300</delay>
		<module_name>dut_Mul_20Ux9U_29U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1758.2220</unit_area>
		<comb_area>1758.2220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>1.0946</delay>
		<module_name>dut_Add2Mul2u8u8Mul2u8u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(d * c + b * a)</label>
		<unit_area>1098.6921</unit_area>
		<comb_area>1098.6921</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>70</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.9303</delay>
		<module_name>dut_Mul_32Ux9U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2025.7515</unit_area>
		<comb_area>2025.7515</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>72</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>dut_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.8136</delay>
		<module_name>dut_Mul_8Ux8U_16U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>852.4350</unit_area>
		<comb_area>852.4350</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>69</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.3529</delay>
		<module_name>dut_Add_32Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>429.8085</unit_area>
		<comb_area>429.8085</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>1.5204</delay>
		<module_name>dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (f + e) ) * d + ( (c + b) ) * a)</label>
		<unit_area>4047.5871</unit_area>
		<comb_area>4047.5871</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>73</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>1.2249</delay>
		<module_name>dut_Mul_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>4704.6888</unit_area>
		<comb_area>4704.6888</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>5726</id>
			<opcode>58</opcode>
			<source_loc>2632</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2631,2628,2623,2620,2615</sub_loc>
		</source_loc>
		<op>
			<id>5728</id>
			<opcode>57</opcode>
			<source_loc>2631,2628,2623,2620,2615</source_loc>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="20">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5729</id>
			<opcode>61</opcode>
			<source_loc>15837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5730</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2649,2644,2639</sub_loc>
		</source_loc>
		<op>
			<id>5731</id>
			<opcode>54</opcode>
			<source_loc>2649,2644,2639</source_loc>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5732</id>
			<opcode>70</opcode>
			<source_loc>2650</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5733</id>
			<opcode>72</opcode>
			<source_loc>2654</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5734</id>
			<opcode>63</opcode>
			<source_loc>2676</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5735</id>
			<opcode>69</opcode>
			<source_loc>2674</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2670,2668,2663,2661,2656</sub_loc>
		</source_loc>
		<op>
			<id>5737</id>
			<opcode>56</opcode>
			<source_loc>2670,2668,2663,2661,2656</source_loc>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5738</id>
			<opcode>73</opcode>
			<source_loc>2672</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>74</res_id>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>75</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>76</res_id>
		<opcode>76</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5746</id>
			<opcode>74</opcode>
			<source_loc>10495</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5747</id>
			<opcode>75</opcode>
			<source_loc>10496</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5748</id>
			<opcode>76</opcode>
			<source_loc>10525</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5749</id>
			<opcode>75</opcode>
			<source_loc>10526</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5750</id>
			<opcode>76</opcode>
			<source_loc>10538</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>77</res_id>
		<opcode>77</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Muxb_1_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5753</id>
			<opcode>77</opcode>
			<source_loc>15909</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5754</id>
			<opcode>75</opcode>
			<source_loc>9442</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5755</id>
			<opcode>77</opcode>
			<source_loc>15910</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5756</id>
			<opcode>74</opcode>
			<source_loc>8319</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>5757</id>
			<opcode>75</opcode>
			<source_loc>7835</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>78</res_id>
		<opcode>78</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5758</id>
			<opcode>78</opcode>
			<source_loc>7683</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>5759</id>
			<opcode>76</opcode>
			<source_loc>7052</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1144</code_num>
		<severity>NOTE</severity>
		<message_text>Setting asynchronous output delay of &quot;din.m_stalling&quot; to  1.375</message_text>
		<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1694</source_line>
		<phase>sched</phase>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of  0.100.</message_text>
		<source_path>dut.cc</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>thread1</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5760</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10419,10419</sub_loc>
	</source_loc>
	<source_loc>
		<id>5761</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13253</opcode>
		<sub_loc>10419,10419</sub_loc>
	</source_loc>
	<source_loc>
		<id>5763</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15414</sub_loc>
	</source_loc>
	<source_loc>
		<id>5762</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15414</sub_loc>
	</source_loc>
	<source_loc>
		<id>5765</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10419</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>49</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5782</id>
			<opcode>49</opcode>
			<source_loc>15909</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>5775</id>
			<source_loc>10391</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5776</id>
			<source_loc>15414</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5777</id>
			<source_loc>5765</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_0_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5778</id>
			<source_loc>10405</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5779</id>
			<source_loc>10416</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5780</id>
			<source_loc>5753</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_0_4_1</instance_name>
			<opcode>49</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5781</id>
			<source_loc>5761</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5778</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10419</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5779</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10419</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5781</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5764</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5775</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5778</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5780</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5781</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5777</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5780</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5781</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5776</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>5789</id>
			<source_loc>5775</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5790</id>
			<source_loc>5781</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1806</source_line>
			<source_loc>15122</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5964</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5792</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7671</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>5796</id>
			<source_loc>7668</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5797</id>
			<source_loc>7672</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5798</id>
			<source_loc>5792</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5798</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5796</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5797</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5797</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5798</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>5802</id>
			<source_loc>5796</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5803</id>
			<source_loc>5798</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1334</source_line>
			<source_loc>15133</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5976</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5804</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10536,10536</sub_loc>
	</source_loc>
	<source_loc>
		<id>5805</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13198</opcode>
		<sub_loc>10536,10536</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>44</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5840</id>
			<opcode>44</opcode>
			<source_loc>10495</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5832</id>
			<opcode>46</opcode>
			<source_loc>10496</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5836</id>
			<opcode>48</opcode>
			<source_loc>10525</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5834</id>
			<opcode>46</opcode>
			<source_loc>10526</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5838</id>
			<opcode>48</opcode>
			<source_loc>10538</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>5820</id>
			<source_loc>10490</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5822</id>
			<source_loc>10494</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5821</id>
			<source_loc>10493</source_loc>
			<order>3</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5823</id>
			<source_loc>5746</source_loc>
			<order>4</order>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>44</opcode>
			<label>|</label>
			<op>
				<id>3</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1836</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5824</id>
			<source_loc>5747</source_loc>
			<order>5</order>
			<instance_name>dut_And_1Ux1U_1U_4_3</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>4</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5827</id>
			<source_loc>10510</source_loc>
			<order>6</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>7</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5828</id>
			<source_loc>10513</source_loc>
			<order>7</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5825</id>
			<source_loc>5748</source_loc>
			<order>8</order>
			<instance_name>dut_Not_1U_1U_4_4</instance_name>
			<opcode>48</opcode>
			<label>!</label>
			<op>
				<id>5</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2838</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5826</id>
			<source_loc>5749</source_loc>
			<order>9</order>
			<instance_name>dut_And_1Ux1U_1U_4_5</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>6</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5829</id>
			<source_loc>10533</source_loc>
			<order>10</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4207</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5830</id>
			<source_loc>5750</source_loc>
			<order>11</order>
			<instance_name>dut_Not_1U_1U_4_6</instance_name>
			<opcode>48</opcode>
			<label>!</label>
			<op>
				<id>10</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3840</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5831</id>
			<source_loc>5805</source_loc>
			<order>12</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4495</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5822</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5831</source_loc>
			</path_node>
			<delay>0.4495</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5820</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5831</source_loc>
			</path_node>
			<delay>0.4355</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5822</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5829</source_loc>
			</path_node>
			<delay>0.4207</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5820</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5829</source_loc>
			</path_node>
			<delay>0.4067</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>5821</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5831</source_loc>
			</path_node>
			<delay>0.3799</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>5821</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5829</source_loc>
			</path_node>
			<delay>0.3511</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5822</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>5828</source_loc>
			</path_node>
			<delay>0.3205</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5822</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>5827</source_loc>
			</path_node>
			<delay>0.3205</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5820</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>5827</source_loc>
			</path_node>
			<delay>0.3065</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5820</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>5828</source_loc>
			</path_node>
			<delay>0.3065</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_busy_0</thread>
			<delay>0.3840</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5822</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>5823</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5824</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5825</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5826</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5830</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5831</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>25</id>
			<thread>gen_busy_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1732</source_line>
			<source_loc>15121</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>25</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5963</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5851</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9439,9439</sub_loc>
	</source_loc>
	<source_loc>
		<id>5852</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13210</opcode>
		<sub_loc>9439,9439</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5865</id>
			<opcode>46</opcode>
			<source_loc>9442</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>5860</id>
			<source_loc>9432</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5861</id>
			<source_loc>9440</source_loc>
			<order>2</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5862</id>
			<source_loc>9441</source_loc>
			<order>3</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.3750</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5863</id>
			<source_loc>5754</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_7</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4464</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5864</id>
			<source_loc>5852</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5119</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3750</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>5862</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5119</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3552</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5861</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4921</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5864</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5860</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<delay>1.5119</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3750</delay>
				<source_loc>5862</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5863</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5864</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>5870</id>
			<source_loc>5860</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5871</id>
			<source_loc>5864</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>4</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>36</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1838</source_line>
			<source_loc>15125</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>36</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5967</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5873</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8791,8791</sub_loc>
	</source_loc>
	<source_loc>
		<id>5874</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13252</opcode>
		<sub_loc>8791,8791</sub_loc>
	</source_loc>
	<source_loc>
		<id>5876</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15545</sub_loc>
	</source_loc>
	<source_loc>
		<id>5875</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15545</sub_loc>
	</source_loc>
	<source_loc>
		<id>5878</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8791</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5896</id>
			<opcode>49</opcode>
			<source_loc>15910</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>5889</id>
			<source_loc>8781</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5890</id>
			<source_loc>15545</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5891</id>
			<source_loc>5878</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_0_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5892</id>
			<source_loc>8788</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5893</id>
			<source_loc>8792</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5894</id>
			<source_loc>5755</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_0_4_8</instance_name>
			<opcode>49</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3450</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5895</id>
			<source_loc>5874</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4105</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2550</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5892</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4105</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8791</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5893</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8791</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5895</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5877</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5889</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.4105</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2550</delay>
				<source_loc>5892</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5894</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5895</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5890</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>5904</id>
			<source_loc>5889</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5905</id>
			<source_loc>5895</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>42</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1886</source_line>
			<source_loc>15127</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>42</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5969</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5908</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7676,7676</sub_loc>
	</source_loc>
	<source_loc>
		<id>5911</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13279</opcode>
		<sub_loc>7676,7676</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>51</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>dut_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5924</id>
			<opcode>51</opcode>
			<source_loc>7683</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>5919</id>
			<source_loc>7682</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5920</id>
			<source_loc>7684</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5921</id>
			<source_loc>5758</source_loc>
			<order>3</order>
			<instance_name>dut_Xor_1Ux1U_1U_4_9</instance_name>
			<opcode>51</opcode>
			<label>^</label>
			<op>
				<id>2</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5922</id>
			<source_loc>5911</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>dout.m_req_active:dout_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2861</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5920</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5922</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5919</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5922</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5920</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>5921</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5922</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5919</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>5921</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5922</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>53</id>
			<thread>gen_active_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1323</source_line>
			<source_loc>15132</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>53</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5975</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5928</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8316,8316</sub_loc>
	</source_loc>
	<source_loc>
		<id>5929</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13141</opcode>
		<sub_loc>8316,8316</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5941</id>
			<opcode>44</opcode>
			<source_loc>8319</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>5937</id>
			<source_loc>8317</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5938</id>
			<source_loc>8318</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>m_req_active:dout_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5939</id>
			<source_loc>5756</source_loc>
			<order>3</order>
			<instance_name>dut_Or_1Ux1U_1U_4_10</instance_name>
			<opcode>44</opcode>
			<label>|</label>
			<op>
				<id>2</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5940</id>
			<source_loc>5929</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3557</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5938</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5940</source_loc>
			</path_node>
			<delay>0.3557</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5937</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5940</source_loc>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_vld_0</thread>
			<delay>0.2902</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<source_loc>5938</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>5939</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5940</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>44</id>
			<thread>gen_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5146</source_line>
			<source_loc>15128</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>44</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5970</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5949</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15580</sub_loc>
	</source_loc>
	<source_loc>
		<id>5948</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15580</sub_loc>
	</source_loc>
	<source_loc>
		<id>5950</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5949,5948</sub_loc>
	</source_loc>
	<source_loc>
		<id>5951</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7834</sub_loc>
	</source_loc>
	<source_loc>
		<id>5946</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7832,7832</sub_loc>
	</source_loc>
	<source_loc>
		<id>5947</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13238</opcode>
		<sub_loc>7832,7832</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>5979</id>
			<opcode>46</opcode>
			<source_loc>7835</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>5958</id>
			<source_loc>15580</source_loc>
			<order>1</order>
			<sig_name>dout_vld</sig_name>
			<label>vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5959</id>
			<source_loc>5951</source_loc>
			<order>2</order>
			<sig_name>gen_stalling_0_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_0_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5960</id>
			<source_loc>7833</source_loc>
			<order>3</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5961</id>
			<source_loc>5757</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_11</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5962</id>
			<source_loc>5947</source_loc>
			<order>5</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.4598</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7834</source_loc>
			</path_node>
			<delay>2.4598</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5950</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.4598</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5958</source_loc>
			</path_node>
			<delay>2.7500</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.4598</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5950</source_loc>
			</path_node>
			<delay>2.4598</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7834</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5962</source_loc>
			</path_node>
			<delay>0.4271</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5960</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5962</source_loc>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_stalling_0</thread>
			<delay>0.3616</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<source_loc>5959</source_loc>
				<state>4</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5961</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5962</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>49</id>
			<thread>gen_stalling_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5173</source_line>
			<source_loc>15130</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>49</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5972</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5985</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8304</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>5989</id>
			<source_loc>8297</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5990</id>
			<source_loc>8305</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5991</id>
			<source_loc>5985</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>5990</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5991</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5989</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unacked_req_0</thread>
			<delay>0.2369</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<source_loc>5990</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5991</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>5993</id>
			<source_loc>5989</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5994</id>
			<source_loc>5991</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5157</source_line>
			<source_loc>15129</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5971</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5995</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7050,7050</sub_loc>
	</source_loc>
	<source_loc>
		<id>5996</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13250</opcode>
		<sub_loc>7050,7050</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>6004</id>
			<opcode>48</opcode>
			<source_loc>7052</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>6001</id>
			<source_loc>7051</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6002</id>
			<source_loc>5759</source_loc>
			<order>2</order>
			<instance_name>dut_Not_1U_1U_4_12</instance_name>
			<opcode>48</opcode>
			<label>!</label>
			<op>
				<id>1</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6003</id>
			<source_loc>5996</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6001</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>6003</source_loc>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<delay>0.1428</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6001</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>6002</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6003</source_loc>
				<state>2</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>61</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1360</source_line>
			<source_loc>15135</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>61</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5978</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5127</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14952,11679</sub_loc>
	</source_loc>
	<source_loc>
		<id>5128</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14956,11690</sub_loc>
	</source_loc>
	<source_loc>
		<id>5129</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14957,11736</sub_loc>
	</source_loc>
	<source_loc>
		<id>5132</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14952,11826</sub_loc>
	</source_loc>
	<source_loc>
		<id>6008</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2940,15256</sub_loc>
	</source_loc>
	<source_loc>
		<id>6009</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>703,6008</sub_loc>
	</source_loc>
	<source_loc>
		<id>5134</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2691,15256</sub_loc>
	</source_loc>
	<source_loc>
		<id>5135</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14952,11909</sub_loc>
	</source_loc>
	<source_loc>
		<id>5123</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14924,12148</sub_loc>
	</source_loc>
	<source_loc>
		<id>5124</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14923,12151</sub_loc>
	</source_loc>
	<source_loc>
		<id>5117</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14930,12130</sub_loc>
	</source_loc>
	<source_loc>
		<id>5118</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14929,12133</sub_loc>
	</source_loc>
	<source_loc>
		<id>5119</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14928,12136</sub_loc>
	</source_loc>
	<source_loc>
		<id>5120</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14927,12139</sub_loc>
	</source_loc>
	<source_loc>
		<id>5121</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14926,12142</sub_loc>
	</source_loc>
	<source_loc>
		<id>5122</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14925,12145</sub_loc>
	</source_loc>
	<source_loc>
		<id>5130</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>710,12441</sub_loc>
	</source_loc>
	<source_loc>
		<id>6010</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4987,12453</sub_loc>
	</source_loc>
	<source_loc>
		<id>6011</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,6010</sub_loc>
	</source_loc>
	<source_loc>
		<id>5160</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14957,12454</sub_loc>
	</source_loc>
	<source_loc>
		<id>6012</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3704,15348</sub_loc>
	</source_loc>
	<source_loc>
		<id>6013</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,6012</sub_loc>
	</source_loc>
	<source_loc>
		<id>5162</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2691,15348</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>thread1</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>thread1</thread>
		<value>20</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>thread1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.4906</delay>
		<module_name>dut_Add_8Ux8U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>64.2960</unit_area>
		<comb_area>64.2960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>1.3827</delay>
		<module_name>dut_Mul_8Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>451.4400</unit_area>
		<comb_area>451.4400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>2.0130</delay>
		<module_name>dut_Add2Mul2u8u8Mul2u8u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(d * c + b * a)</label>
		<unit_area>778.3920</unit_area>
		<comb_area>778.3920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>2.2098</delay>
		<module_name>dut_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2706.5880</unit_area>
		<comb_area>2706.5880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>1.1837</delay>
		<module_name>dut_Add_32Ux16U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>212.0400</unit_area>
		<comb_area>212.0400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>1.6477</delay>
		<module_name>dut_Mul_20Ux9U_29U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1020.8700</unit_area>
		<comb_area>1020.8700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>2.4193</delay>
		<module_name>dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (f + e) ) * d + ( (c + b) ) * a)</label>
		<unit_area>2818.4220</unit_area>
		<comb_area>2818.4220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>6082</id>
			<opcode>18</opcode>
			<source_loc>15837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6084</id>
			<opcode>61</opcode>
			<source_loc>15837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6079</id>
			<opcode>7</opcode>
			<source_loc>2670,2668,2663,2661,2656</source_loc>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6081</id>
			<opcode>56</opcode>
			<source_loc>2670,2668,2663,2661,2656</source_loc>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6077</id>
			<opcode>42</opcode>
			<source_loc>2672</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>thread1</thread>
		<io_op>
			<id>6047</id>
			<source_loc>5127</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6048</id>
			<source_loc>5128</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>1.3750</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6049</id>
			<source_loc>5129</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6050</id>
			<source_loc>5132</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6051</id>
			<source_loc>6009</source_loc>
			<order>5</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.3840</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6052</id>
			<source_loc>5134</source_loc>
			<order>6</order>
			<sig_name>stall0</sig_name>
			<label>thread1:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4495</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6053</id>
			<source_loc>5135</source_loc>
			<order>7</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6054</id>
			<source_loc>5117</source_loc>
			<order>8</order>
			<sig_name>din_data_a</sig_name>
			<label>din.data.a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6055</id>
			<source_loc>5118</source_loc>
			<order>9</order>
			<sig_name>din_data_b</sig_name>
			<label>din.data.b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6056</id>
			<source_loc>5119</source_loc>
			<order>10</order>
			<sig_name>din_data_c</sig_name>
			<label>din.data.c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6057</id>
			<source_loc>5120</source_loc>
			<order>11</order>
			<sig_name>din_data_d</sig_name>
			<label>din.data.d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6058</id>
			<source_loc>5121</source_loc>
			<order>12</order>
			<sig_name>din_data_e</sig_name>
			<label>din.data.e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6059</id>
			<source_loc>5122</source_loc>
			<order>13</order>
			<sig_name>din_data_f</sig_name>
			<label>din.data.f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6060</id>
			<source_loc>5123</source_loc>
			<order>14</order>
			<sig_name>din_data_g</sig_name>
			<label>din.data.g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6061</id>
			<source_loc>5124</source_loc>
			<order>15</order>
			<sig_name>din_data_h</sig_name>
			<label>din.data.h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6062</id>
			<source_loc>5726</source_loc>
			<order>16</order>
			<instance_name>dut_Add_8Ux8U_9U_4_13</instance_name>
			<opcode>58</opcode>
			<label>+</label>
			<op>
				<id>15</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4978</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6063</id>
			<source_loc>5728</source_loc>
			<order>17</order>
			<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			<opcode>57</opcode>
			<label>
(f + e + d)*(c + b + a)			</label>
			<op>
				<id>16</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8 8 8 8 8</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.4695</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6064</id>
			<source_loc>5729</source_loc>
			<order>18</order>
			<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			<opcode>61</opcode>
			<label>*</label>
			<op>
				<id>17</id>
				<op_kind>mul</op_kind>
				<in_widths>20 9</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.3995</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6068</id>
			<source_loc>5734</source_loc>
			<order>19</order>
			<instance_name>dut_Mul_8Ux8U_16U_4_16</instance_name>
			<opcode>63</opcode>
			<label>*</label>
			<op>
				<id>21</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.3098</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6065</id>
			<source_loc>5731</source_loc>
			<order>20</order>
			<instance_name>dut_Add2Mul2u8u8Mul2u8u8_4_17</instance_name>
			<opcode>54</opcode>
			<label>
d*c + b*a			</label>
			<op>
				<id>18</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8 8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>6066</id>
			<source_loc>5732</source_loc>
			<order>21</order>
			<instance_name>dut_Mul_32Ux32U_32U_4_15</instance_name>
			<opcode>70</opcode>
			<label>*</label>
			<op>
				<id>19</id>
				<op_kind>mul</op_kind>
				<in_widths>29 8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>2.3238</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6067</id>
			<source_loc>5733</source_loc>
			<order>22</order>
			<instance_name>dut_Add_32Ux32U_32U_1_19</instance_name>
			<opcode>72</opcode>
			<label>+</label>
			<op>
				<id>20</id>
				<op_kind>add</op_kind>
				<in_widths>32 17</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.5118</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6069</id>
			<source_loc>5735</source_loc>
			<order>23</order>
			<instance_name>dut_Add_32Ux16U_32U_4_20</instance_name>
			<opcode>69</opcode>
			<label>+</label>
			<op>
				<id>22</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.8647</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6070</id>
			<source_loc>5737</source_loc>
			<order>24</order>
			<instance_name>dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1_21</instance_name>
			<opcode>56</opcode>
			<label>
(f + e)*d + (c + b)*a			</label>
			<op>
				<id>23</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 32 8 8 29</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>2.0322</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6071</id>
			<source_loc>5738</source_loc>
			<order>25</order>
			<instance_name>dut_Mul_32Ux32U_32U_4_15</instance_name>
			<opcode>42</opcode>
			<label>*</label>
			<op>
				<id>24</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>2.3238</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6072</id>
			<source_loc>5130</source_loc>
			<order>26</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>2.3893</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6073</id>
			<source_loc>6011</source_loc>
			<order>27</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6074</id>
			<source_loc>5160</source_loc>
			<order>28</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6075</id>
			<source_loc>6013</source_loc>
			<order>29</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6076</id>
			<source_loc>5162</source_loc>
			<order>30</order>
			<sig_name>stall0</sig_name>
			<label>thread1.get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_f</port_name>
				<state>10</state>
				<source_loc>6059</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4650</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_e</port_name>
				<state>10</state>
				<source_loc>6058</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4650</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_d</port_name>
				<state>10</state>
				<source_loc>6057</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4650</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_c</port_name>
				<state>10</state>
				<source_loc>6056</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4650</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_b</port_name>
				<state>10</state>
				<source_loc>6055</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4650</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_a</port_name>
				<state>10</state>
				<source_loc>6054</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4650</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.3893</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.3893</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.3893</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.3893</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_f</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3695</delay>
				<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9300</delay>
				<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5265</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_e</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3695</delay>
				<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9300</delay>
				<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5265</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_d</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3695</delay>
				<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9300</delay>
				<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5265</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_c</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3695</delay>
				<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9300</delay>
				<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5265</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_b</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3695</delay>
				<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9300</delay>
				<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5265</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_a</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3695</delay>
				<instance_name>dut_Mul2Add3u8u8u8Add3u8u8u8_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9300</delay>
				<instance_name>dut_Mul_20Ux9U_29U_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5265</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2098</delay>
				<instance_name>dut_Mul_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5123</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2098</delay>
				<instance_name>dut_Mul_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5123</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2098</delay>
				<instance_name>dut_Mul_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5123</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2098</delay>
				<instance_name>dut_Mul_32Ux32U_32U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4508</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.4650</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6057</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
				<source_loc>6063</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
				<source_loc>6064</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.4650</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6058</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
				<source_loc>6063</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
				<source_loc>6064</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.4650</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6059</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
				<source_loc>6063</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
				<source_loc>6064</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.4650</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6056</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
				<source_loc>6063</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
				<source_loc>6064</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.4650</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6054</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
				<source_loc>6063</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
				<source_loc>6064</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.4650</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6055</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3695</delay>
				<source_loc>6063</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9300</delay>
				<source_loc>6064</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.3893</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
				<source_loc>6071</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6072</source_loc>
				<state>12</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.3893</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
				<source_loc>6066</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.3753</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6061</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
				<source_loc>6068</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.3753</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6060</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2098</delay>
				<source_loc>6068</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>6087</id>
			<source_loc>6047</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6088</id>
			<source_loc>6050</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6089</id>
			<source_loc>6053</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6091</id>
			<source_loc>6066</source_loc>
			<name>CynTemp_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>15</livein>
			<liveout>14</liveout>
			<reg_deffed>14</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6092</id>
			<source_loc>6069</source_loc>
			<name>CynTemp_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>16</livein>
			<liveout>15,16</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>22</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6093</id>
			<source_loc>6072</source_loc>
			<name>dout_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>3,16</livein>
			<liveout>3,16</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6095</id>
			<source_loc>6049</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6096</id>
			<source_loc>6074</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,16</livein>
			<liveout>1,3,16</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6098</id>
			<source_loc>6054</source_loc>
			<name>u_g_n_334_a</name>
			<datatype W="8">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_14</instance_name>
			<op>
				<id>7</id>
				<op_kind>reg</op_kind>
				<object>s_reg_14</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6100</id>
			<source_loc>6055</source_loc>
			<name>u_g_n_334_b</name>
			<datatype W="8">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_15</instance_name>
			<op>
				<id>8</id>
				<op_kind>reg</op_kind>
				<object>s_reg_15</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6102</id>
			<source_loc>6056</source_loc>
			<name>u_g_n_334_c</name>
			<datatype W="8">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_16</instance_name>
			<op>
				<id>9</id>
				<op_kind>reg</op_kind>
				<object>s_reg_16</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6104</id>
			<source_loc>6057</source_loc>
			<name>u_g_n_334_d</name>
			<datatype W="8">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_17</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>s_reg_17</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6106</id>
			<source_loc>6058</source_loc>
			<name>u_g_n_334_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>2,14</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_18</instance_name>
			<op>
				<id>11</id>
				<op_kind>reg</op_kind>
				<object>s_reg_18</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6107</id>
			<source_loc>6065</source_loc>
			<name>CynTemp_2</name>
			<datatype W="17">sc_uint</datatype>
			<livein>15</livein>
			<liveout>14</liveout>
			<reg_deffed>14</reg_deffed>
			<instance_name>s_reg_18</instance_name>
			<op>
				<id>18</id>
				<op_kind>reg</op_kind>
				<object>s_reg_18</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6109</id>
			<source_loc>6064</source_loc>
			<name>val1</name>
			<datatype W="29">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>17</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6110</id>
			<source_loc>6070</source_loc>
			<name>CynTemp_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>16</livein>
			<liveout>15,16</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>23</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6112</id>
			<source_loc>6068</source_loc>
			<name>CynTemp_4</name>
			<datatype W="16">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>21</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6114</id>
			<source_loc>6052</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6115</id>
			<source_loc>6076</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5932</source_loc>
		<loop>
			<id>23</id>
			<thread>thread1</thread>
			<source_path>dut.cc</source_path>
			<source_line>37</source_line>
			<source_loc>2686</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>5</max_path>
			<latency>5</latency>
		</loop>
	</loop>
	<latency>
		<name>computation</name>
		<constr_id>48</constr_id>
		<min>0</min>
		<max>3</max>
		<value>3</value>
		<source_loc>2613</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>52</source_line>
		<thread>thread1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>2.7500</cycle_time>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2593</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>23</id>
			<thread>thread1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>11888</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>14</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>15</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>16</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>5</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12485</source_loc>
				<start_cycle>4</start_cycle>
				<latency>6</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 1.375</time>
	</stable_time>
	<stable_time>
		<name>din_data_h</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_h</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_g</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_g</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_f</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_f</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_e</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_e</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_d</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_d</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_c</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_c</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_b</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_b</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_a</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_a</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_invalid</name>
		<time> 0.384</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.143</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.171</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.255</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.255</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.355</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active_s</name>
		<time> 0.221</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.290</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 83 ops.</summary>
	</phase_summary>
</tool_log>
