$date
	Sun Oct 23 03:24:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#421659
b10000 !
1"
#421662
b10000 &
b10000 %
1$
#421663
0"
#421666
b1000 &
b1000 %
#421670
b100 &
b100 %
#421674
b10 &
b10 %
#421678
b1 &
1#
b1 %
#421682
b0 &
b0 %
0#
0$
#1422321
b10100 !
1"
#1422322
b10100 &
b10100 %
1$
#1422323
0"
#1422326
b1010 &
b1010 %
#1422330
b101 &
b101 %
#1422334
b10000 &
b10000 %
#1422338
b1000 &
b1000 %
#1422342
b100 &
b100 %
#1422346
b10 &
b10 %
#1422350
b1 &
1#
b1 %
#1422354
b0 &
b0 %
0#
0$
#2418099
b10 !
1"
#2418102
b10 &
b10 %
1$
#2418103
0"
#2418106
b1 &
b1 %
1#
#2418110
b0 &
0#
b0 %
0$
#4500012
