Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  8 15:41:13 2023
| Host         : LAPTOP-DUV0U3BT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |              13 |            3 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |             174 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------+--------------------+------------------+----------------+--------------+
|    Clock Signal   |         Enable Signal         |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------+--------------------+------------------+----------------+--------------+
|  clk_reg_n_0_BUFG |                               |                    |                4 |              4 |         1.00 |
|  clk_reg_n_0_BUFG | FSM_sequential_sig[4]_i_1_n_0 |                    |                3 |              5 |         1.67 |
|  clk_reg_n_0_BUFG | pcreg[6]_i_1_n_0              |                    |                2 |              7 |         3.50 |
|  clk_reg_n_0_BUFG | ret_pc[6]_i_1_n_0             |                    |                3 |              7 |         2.33 |
|  clk_reg_n_0_BUFG | mar[6]_i_1_n_0                |                    |                2 |              7 |         3.50 |
|  clk_reg_n_0_BUFG | cir[7]_i_1_n_0                |                    |                4 |              8 |         2.00 |
|  clkf_IBUF_BUFG   |                               | resaum[11]_i_1_n_0 |                4 |             12 |         3.00 |
|  clk_reg_n_0_BUFG | sal[11]_i_1_n_0               |                    |                2 |             12 |         6.00 |
|  clkf_IBUF_BUFG   |                               | rst_IBUF           |                3 |             13 |         4.33 |
|  clk_reg_n_0_BUFG | mdr[15]_i_1_n_0               |                    |                7 |             16 |         2.29 |
|  clk_reg_n_0_BUFG | op1[15]_i_1_n_0               |                    |                6 |             16 |         2.67 |
|  clk_reg_n_0_BUFG | regA[15]_i_1_n_0              |                    |                3 |             16 |         5.33 |
|  clk_reg_n_0_BUFG | regB[15]_i_1_n_0              |                    |                4 |             16 |         4.00 |
|  clk_reg_n_0_BUFG | regC[15]_i_1_n_0              |                    |                4 |             16 |         4.00 |
|  clk_reg_n_0_BUFG | regD[15]_i_1_n_0              |                    |                3 |             16 |         5.33 |
|  clk_reg_n_0_BUFG | acc[15]_i_1_n_0               |                    |                8 |             16 |         2.00 |
|  clk_reg_n_0_BUFG | dato_cmp_2[14]_i_1_n_0        |                    |                3 |             16 |         5.33 |
|  clkf_IBUF_BUFG   |                               |                    |                6 |             23 |         3.83 |
+-------------------+-------------------------------+--------------------+------------------+----------------+--------------+


