// Seed: 193977327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always id_2 <= id_2;
endmodule
`define pp_5 0
`timescale 1ps / 1ps
module module_1 (
    output id_0,
    inout  id_1,
    output id_2
);
  assign id_2 = (1'b0);
  assign id_4 = id_1;
  assign id_0 = id_4;
endmodule
