Vivado Simulator 2018.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 54205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 54205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 56765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 56765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 58205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 58205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 60765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 60765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 62205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 62205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 64765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 64765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 66205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 66205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 68765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 68765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 70205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 70205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 72765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 72765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 74205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 74205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 76765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 76765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 78205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 78205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 80765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 80765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 82205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 82205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 84765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 84765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 86205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 86205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 88765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 88765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 90205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 90205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 92765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 92765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 94205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 94205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 96765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 96765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 98205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 98205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 100765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 100765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 102205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 102205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 104765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 104765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 106205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 106205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 108765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 108765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 110205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 110205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 112765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 112765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 114205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 114205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 116765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 116765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 118205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 118205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 120765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 120765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 122205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 122205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 124765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 124765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 126205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 126205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 128765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 128765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 130205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 130205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 132765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 132765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 134205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 134205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 136765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 136765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 138205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 138205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 140765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 140765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 142205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 142205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 144765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 144765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 146205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 146205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 148765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 148765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 150205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 150205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 152765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 152765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 154205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 154205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 156765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 156765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 158205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 158205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 160765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 160765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 162205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 162205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 164765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 164765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 166205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 166205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 168765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 168765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 170205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 170205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 172765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 172765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 174205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 174205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 176765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 176765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 178205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 178205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 180765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 182205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 182205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 184765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 184765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 186205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 186205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 188765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 188765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 190205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 190205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 192765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 192765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 194205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 194205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 196765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 196765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 198205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 198205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 200765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 202205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 202205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 204765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 204765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 206205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 206205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 208765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 208765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 210205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 210205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 212765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 212765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 214205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 214205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 216765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 216765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 218205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 218205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 220765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 222205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 222205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 224765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 224765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 226205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 226205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 228765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 228765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 230205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 230205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 232765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 232765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 234205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 234205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 236765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 236765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 238205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 238205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 240765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 240765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 242205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 242205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 244765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 244765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 246205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 246205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 248765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 248765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 250205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 250205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 252765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 252765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 254205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 254205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 256765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 256765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 258205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 258205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 260765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 262205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 262205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 264765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 264765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 266205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 266205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 268765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 268765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 270205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 270205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 272765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 272765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 274205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 274205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 276765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 276765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 278205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 278205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 280765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 280765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 282205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 282205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 284765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 284765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 286205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 286205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 288765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 288765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 290205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 290205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 292765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 292765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 294205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 294205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 296765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 296765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 298205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 298205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 300765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 300765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 302205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 302205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 304765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 304765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 306205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 306205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 308765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 308765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 310205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 310205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 312765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 312765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 314205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 314205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 316765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 316765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 318205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 318205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 320765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 322205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 322205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 324765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 324765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 326205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 326205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 328765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 328765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 330205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 330205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 332765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 332765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 334205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 334205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 336765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 336765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 338205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 338205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 340765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 342205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 342205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 344765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 344765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 346205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 346205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 348765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 348765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 350205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 350205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 352765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 352765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 354205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 354205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 356765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 356765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 358205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 358205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 360765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 360765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 362205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 362205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 364765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 364765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 366205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 366205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 368765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 368765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 370205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 370205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 372765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 372765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 374205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 374205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 376765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 376765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 378205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 378205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 380765 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 380765 ns  Iteration: 17  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::qlink_tb:receiver_top0:RAM0:UNISIM_RAM1:tdp:RAMB36E1_TDP_inst: at simulation time 382205 ns.
 A read was performed on address 0200 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 382205 ns  Iteration: 16  Process: /qlink_tb/receiver_top0/RAM0/UNISIM_RAM1/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
