#############################################################################
NOTE: ignoring -server flag because no client is registered.
#############################################################################
 Starting CellMath Designer (Linux)
  Time: April 24, 2022. 11:15:59
  Host: ws45
  User: m110061422
  Args: --dofile /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/bin/cynw_cm_float_build -config

               CellMath Designer
               =================
              Version: 2019.1.01 

  Copyright (c) 2014-2019 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

DEBUG: Setting up to build module cynw_cm_float_add2_E8_M23
DEBUG: vlog_defines=BDW_BUILD_MODULE=cynw_cm_float_add2_E8_M23 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 OutExWidth=0 IPVersion=2 NegZeroOut=1
DEBUG: techlib=
DEBUG: clock_period=10.0
DEBUG: wireload=
DEBUG: dont_use=
DEBUG: ignore_scan_cells=0
DEBUG: optim=ultra
DEBUG: input_delay=0.0
DEBUG: max_delay=0.0
DEBUG: latency=0
DEBUG: init_interval=1
DEBUG: dpopt_rtl=0
DEBUG: dpopt_arch=0
DEBUG: build_mode=normal
DEBUG: pipe_delay=0.0
DEBUG: clock_period overconstraint=0.0
DEBUG: max_max_delay=11.0
DEBUG: min_input_delay=-1.0
DEBUG: neg_slack_allowance=0
DEBUG: build_allowance=0
DEBUG: Setting up to build module cynw_cm_float_add2_E8_M23
DEBUG: vlog_defines=BDW_BUILD_MODULE=cynw_cm_float_add2_E8_M23 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 OutExWidth=0 IPVersion=2 NegZeroOut=1
DEBUG: techlib=
DEBUG: clock_period=10.0
DEBUG: wireload=
DEBUG: dont_use=
DEBUG: ignore_scan_cells=0
DEBUG: optim=ultra
DEBUG: input_delay=0.0
DEBUG: max_delay=0.0
DEBUG: latency=0
DEBUG: init_interval=1
DEBUG: dpopt_rtl=0
DEBUG: dpopt_arch=0
DEBUG: build_mode=normal
DEBUG: pipe_delay=0.0
DEBUG: clock_period overconstraint=0.0
DEBUG: max_max_delay=11.0
DEBUG: min_input_delay=-1.0
DEBUG: neg_slack_allowance=0
DEBUG: build_allowance=0
DEBUG: cmdesigner script file in logs/cynw_cm_float_add2_E8_M23_config.tcl
  Warning: No libraries loaded
DEBUG: Loading generic library
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
  Warning: No instances to remove.
INFO: All parse-trees and netlists were deleted
INFO: The default veri library search path is now "/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/verilog_packages" (VERI-1508)
-- Analyzing Verilog file /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v (VERI-1482)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(40,1): WARNING: use of undefined macro arch (VERI-1158)
-- Analyzing Verilog file /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/fp_spec.v (VERI-1482)
--       Resolving module cellmath_fp_add2 (VERI-1489)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: compiling module cynw_cm_float_add2 (VERI-1018)
/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/fp_spec.v(4,8): INFO: compiling module cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1) (VERI-1018)
  Instantiating CellMath module "cellmath_fp_add2" with the desired module parameters
  New instance "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" of function "cellmath_fp_add2" created.
  Executing impl ...
pInExpWidth        = 8
pInMantWidth       = 23
pOutExpWidth       = 8
pOutMantWidth      = 23
pEnableBypassA     = 0
pEnableBypassB     = 0
pEnableNegateA     = 0
pEnableNegateB     = 0
pEnableClamp01     = 0
pNegZeroOut        = 1
pArch              = 0
pModuleName        = cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)
pAName             = A
pBName             = B
pBypassAName       = bp_a
pBypassBName       = bp_b
pNegateAName       = ng_a
pNegateBName       = ng_b
pClamp01Name       = clamp
pClockName         = clk
pEnablePipeName    = enable_pipe
pOutName           = X
pRegIn             = 0
pRegOut            = 0
pTotalRegs         = 0
pEnablePipe        = 0
pOutDelay          = 0
INFO: Instantiating implementation module "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (CMDSHELL-8)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running flattening on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-23)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running module tidying on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-38)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-52)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Optimizing DataPath in "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-37)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running common subexpression elimination on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-39)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running mux tidying on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-35)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Optimizing DataPath in "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-37)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-52)
library/CM/fp_add2/impl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running module tidying on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-38)
  Executing bvrl ...
pInExpWidth        = 8
pInMantWidth       = 23
pOutExpWidth       = 8
pOutMantWidth      = 23
pEnableBypassA     = 0
pEnableBypassB     = 0
pEnableNegateA     = 0
pEnableNegateB     = 0
pEnableClamp01     = 0
pNegZeroOut        = 1
pArch              = 0
pModuleName        = cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)
pAName             = A
pBName             = B
pBypassAName       = bp_a
pBypassBName       = bp_b
pNegateAName       = ng_a
pNegateBName       = ng_b
pClamp01Name       = clamp
pClockName         = clk
pEnablePipeName    = enable_pipe
pOutName           = X
pRegIn             = 0
pRegOut            = 0
pTotalRegs         = 0
pEnablePipe        = 0
pOutDelay          = 0
INFO: Instantiating behavioural module "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (CMDSHELL-7)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running flattening on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-23)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running module tidying on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-38)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-52)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Optimizing DataPath in "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-37)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running common subexpression elimination on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-39)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running mux tidying on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-35)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Optimizing DataPath in "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-37)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Minimising constructs in the RTL operator graph of "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-52)
library/CM/fp_add2/bvrl/cellmath_fp_add2_bldr.cph(494,0): INFO: Running module tidying on "cellmath_fp_add2(pInExpWidth=8,pInMantWidth=23,pOutExpWidth=8,pOutMantWidth=23,pEnableBypassA=0,pEnableBypassB=0,pEnableNegateA=0,pEnableNegateB=0,pEnableClamp01=0,pNegZeroOut=1)" (DPETRANS-38)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Present Design is cynw_cm_float_add2() in library work.
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Converting flipflops in module "cynw_cm_float_add2()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Merging control signals into flipflops in module "cynw_cm_float_add2()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Pushing attributes in module "cynw_cm_float_add2()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Buffering flipflops in module cynw_cm_float_add2
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Transforming module "cynw_cm_float_add2()" pass #0
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Renaming non-user instances in module "cynw_cm_float_add2()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Looking for INOUT port conflicts for black box instantations in module "cynw_cm_float_add2()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Inverting sequential logic control signals in module "cynw_cm_float_add2()"
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Checking carrysave correctness in module "cynw_cm_float_add2()"
INFO: Instantiating implementation module "cynw_cm_float_add2" (CMDSHELL-8)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running flattening on "cynw_cm_float_add2" (DPETRANS-23)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running module tidying on "cynw_cm_float_add2" (DPETRANS-38)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_add2" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running common subexpression elimination on "cynw_cm_float_add2" (DPETRANS-39)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running mux tidying on "cynw_cm_float_add2" (DPETRANS-35)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_add2" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running module tidying on "cynw_cm_float_add2" (DPETRANS-38)
INFO: Instantiating behavioural module "cynw_cm_float_add2" (CMDSHELL-7)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running flattening on "cynw_cm_float_add2" (DPETRANS-23)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running module tidying on "cynw_cm_float_add2" (DPETRANS-38)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_add2" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running common subexpression elimination on "cynw_cm_float_add2" (DPETRANS-39)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running mux tidying on "cynw_cm_float_add2" (DPETRANS-35)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Optimizing DataPath in "cynw_cm_float_add2" (DPETRANS-37)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Minimising constructs in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-52)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Running module tidying on "cynw_cm_float_add2" (DPETRANS-38)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "cynw_cm_float_add2" is now selected. (CMDSHELL-12)
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_add2 net inst/cellmath__20 inst_cellmath__20 ;
  Info: cynw_cm_float_add2 net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_add2 net inst/cellmath__23 inst_cellmath__23 ;
  Info: cynw_cm_float_add2 net inst/cellmath__24 inst_cellmath__24 ;
  Info: cynw_cm_float_add2 net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_add2 net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_add2 net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_add2 net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_add2 net inst/cellmath__31 inst_cellmath__31 ;
  Info: cynw_cm_float_add2 net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_add2 net inst/cellmath__39 inst_cellmath__39 ;
  Info: cynw_cm_float_add2 net inst/cellmath__40 inst_cellmath__40 ;
  Info: cynw_cm_float_add2 net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_add2 net inst/cellmath__44 inst_cellmath__44 ;
  Info: cynw_cm_float_add2 net inst/cellmath__47 inst_cellmath__47 ;
  Info: cynw_cm_float_add2 net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_add2 net inst/cellmath__49 inst_cellmath__49 ;
  Info: cynw_cm_float_add2 net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_add2 net inst/cellmath__51 inst_cellmath__51 ;
  Info: cynw_cm_float_add2 net inst/cellmath__52 inst_cellmath__52 ;
  Info: cynw_cm_float_add2 net inst/delta inst_delta ;
  Info: cynw_cm_float_add2 net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_add2 net inst/cellmath__56 inst_cellmath__56 ;
  Info: cynw_cm_float_add2 net inst/cellmath__59 inst_cellmath__59 ;
  Info: cynw_cm_float_add2 net inst/cellmath__60 inst_cellmath__60 ;
  Info: cynw_cm_float_add2 net inst/cellmath__61 inst_cellmath__61 ;
  Info: cynw_cm_float_add2 net inst/cellmath__62 inst_cellmath__62 ;
  Info: cynw_cm_float_add2 net inst/cellmath__63 inst_cellmath__63 ;
  Info: cynw_cm_float_add2 net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69 inst_cellmath__69 ;
  Info: cynw_cm_float_add2 net inst/cellmath__72 inst_cellmath__72 ;
  Info: cynw_cm_float_add2 net inst/cellmath__73 inst_cellmath__73 ;
  Info: cynw_cm_float_add2 net inst/cellmath__77 inst_cellmath__77 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79 inst_cellmath__79 ;
  Info: cynw_cm_float_add2 net inst/cellmath__48__10 inst_cellmath__48__10 ;
  Info: cynw_cm_float_add2 net inst/cellmath__38__13 inst_cellmath__38__13 ;
  Info: cynw_cm_float_add2 net inst/cellmath__41__17 inst_cellmath__41__17 ;
  Info: cynw_cm_float_add2 net inst/cellmath__41__18 inst_cellmath__41__18 ;
  Info: cynw_cm_float_add2 net inst/cellmath__56__21 inst_cellmath__56__21 ;
  Info: cynw_cm_float_add2 net inst/cellmath__57__22 inst_cellmath__57__22 ;
  Info: cynw_cm_float_add2 net inst/cellmath__51__24 inst_cellmath__51__24 ;
  Info: cynw_cm_float_add2 net inst/cellmath__62__28 inst_cellmath__62__28 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69__29 inst_cellmath__69__29 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69__30 inst_cellmath__69__30 ;
  Info: cynw_cm_float_add2 net inst/cellmath__74__31 inst_cellmath__74__31 ;
  Info: cynw_cm_float_add2 net inst/cellmath__75__32 inst_cellmath__75__32 ;
  Info: cynw_cm_float_add2 net {inst/A[30:23]} inst_A_30_23_ ;
  Info: cynw_cm_float_add2 net inst/cellmath__43_0 inst_cellmath__43_0 ;
  Info: cynw_cm_float_add2 net {inst/cellmath__56[25]} inst_cellmath__56_25_ ;
  Info: cynw_cm_float_add2 net {inst/cellmath__56[25]_0} inst_cellmath__56_25__0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__39_0_0 inst_cellmath__39_0_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__28_0 inst_cellmath__28_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__38_0_0 inst_cellmath__38_0_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__38_0_1 inst_cellmath__38_0_1 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__27 inst_cellmath__27_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__28__5_ inst_cellmath__28__5_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__29__6_ inst_cellmath__29__6_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__31__7_ inst_cellmath__31__7_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__32__8_ inst_cellmath__32__8_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__20 inst_cellmath__20_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__23 inst_cellmath__23_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__24 inst_cellmath__24_0 ;
  Info: cynw_cm_float_add2 cell inst/invert inst_invert ;
  Info: cynw_cm_float_add2 cell inst/cellmath__43 inst_cellmath__43_1 ;
  Info: cynw_cm_float_add2 cell inst/invert_2_0 inst_invert_2_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__47 inst_cellmath__47_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__48__10_ inst_cellmath__48__10_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__49 inst_cellmath__49_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__39_0_0 inst_cellmath__39_0_0_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__39_2mx inst_cellmath__39_2mx ;
  Info: cynw_cm_float_add2 cell inst/cellmath__38__13_ inst_cellmath__38__13_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__40 inst_cellmath__40_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__41__17_ inst_cellmath__41__17_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__41__18_ inst_cellmath__41__18_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__55_2mx inst_cellmath__55_2mx ;
  Info: cynw_cm_float_add2 cell inst/cellmath__57__22_ inst_cellmath__57__22_ ;
  Info: cynw_cm_float_add2 cell inst/invert_0 inst_invert_0 ;
  Info: cynw_cm_float_add2 cell inst/_0 inst__0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__51__24_ inst_cellmath__51__24_ ;
  Info: cynw_cm_float_add2 cell inst/invert_4 inst_invert_4 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__51__26_ inst_cellmath__51__26_ ;
  Info: cynw_cm_float_add2 cell inst/_2 inst__2 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__52 inst_cellmath__52_0 ;
  Info: cynw_cm_float_add2 cell inst/delta inst_delta_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__62__28_ inst_cellmath__62__28_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__62 inst_cellmath__62_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__63 inst_cellmath__63_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__66 inst_cellmath__66_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69__29_ inst_cellmath__69__29_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69__30_ inst_cellmath__69__30_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69 inst_cellmath__69_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__73 inst_cellmath__73_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__74__31_ inst_cellmath__74__31_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__75__32_ inst_cellmath__75__32_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__77 inst_cellmath__77_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__72 inst_cellmath__72_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__59 inst_cellmath__59_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__60 inst_cellmath__60_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__61 inst_cellmath__61_0 ;
  Info: cynw_cm_float_add2 cell inst/_12 inst__12 ;
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_add2 net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_add2 net inst/cellmath__44 inst_cellmath__44 ;
  Info: cynw_cm_float_add2 net inst/cellmath__45 inst_cellmath__45 ;
  Info: cynw_cm_float_add2 net inst/cellmath__46 inst_cellmath__46 ;
  Info: cynw_cm_float_add2 net inst/cellmath__47 inst_cellmath__47 ;
  Info: cynw_cm_float_add2 net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_add2 net inst/cellmath__51 inst_cellmath__51 ;
  Info: cynw_cm_float_add2 net inst/cellmath__52 inst_cellmath__52 ;
  Info: cynw_cm_float_add2 net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_add2 net inst/cellmath__56 inst_cellmath__56 ;
  Info: cynw_cm_float_add2 net inst/cellmath__57 inst_cellmath__57 ;
  Info: cynw_cm_float_add2 net inst/cellmath__58 inst_cellmath__58 ;
  Info: cynw_cm_float_add2 net inst/cellmath__59 inst_cellmath__59 ;
  Info: cynw_cm_float_add2 net inst/cellmath__60 inst_cellmath__60 ;
  Info: cynw_cm_float_add2 net inst/cellmath__61 inst_cellmath__61 ;
  Info: cynw_cm_float_add2 net inst/cellmath__64 inst_cellmath__64 ;
  Info: cynw_cm_float_add2 net inst/cellmath__65 inst_cellmath__65 ;
  Info: cynw_cm_float_add2 net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_add2 net inst/cellmath__67 inst_cellmath__67 ;
  Info: cynw_cm_float_add2 net inst/cellmath__68 inst_cellmath__68 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69 inst_cellmath__69 ;
  Info: cynw_cm_float_add2 net inst/cellmath__71 inst_cellmath__71 ;
  Info: cynw_cm_float_add2 net inst/cellmath__77 inst_cellmath__77 ;
  Info: cynw_cm_float_add2 net inst/cellmath__78 inst_cellmath__78 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79 inst_cellmath__79 ;
  Info: cynw_cm_float_add2 net inst/cellmath__80 inst_cellmath__80 ;
  Info: cynw_cm_float_add2 net inst/cellmath__81 inst_cellmath__81 ;
  Info: cynw_cm_float_add2 net inst/cellmath__83 inst_cellmath__83 ;
  Info: cynw_cm_float_add2 net inst/cellmath__86 inst_cellmath__86 ;
  Info: cynw_cm_float_add2 net inst/cellmath__87 inst_cellmath__87 ;
  Info: cynw_cm_float_add2 net inst/cellmath__88 inst_cellmath__88 ;
  Info: cynw_cm_float_add2 net inst/cellmath__89 inst_cellmath__89 ;
  Info: cynw_cm_float_add2 net inst/cellmath__90 inst_cellmath__90 ;
  Info: cynw_cm_float_add2 net inst/cellmath__100 inst_cellmath__100 ;
  Info: cynw_cm_float_add2 net inst/cellmath__45__5 inst_cellmath__45__5 ;
  Info: cynw_cm_float_add2 net inst/cellmath__45__6 inst_cellmath__45__6 ;
  Info: cynw_cm_float_add2 net inst/cellmath__46__7 inst_cellmath__46__7 ;
  Info: cynw_cm_float_add2 net inst/cellmath__46__8 inst_cellmath__46__8 ;
  Info: cynw_cm_float_add2 net inst/cellmath__60__28 inst_cellmath__60__28 ;
  Info: cynw_cm_float_add2 net inst/cellmath__61__30 inst_cellmath__61__30 ;
  Info: cynw_cm_float_add2 net inst/cellmath__67__35 inst_cellmath__67__35 ;
  Info: cynw_cm_float_add2 net inst/cellmath__67__36 inst_cellmath__67__36 ;
  Info: cynw_cm_float_add2 net inst/cellmath__68__38 inst_cellmath__68__38 ;
  Info: cynw_cm_float_add2 net inst/cellmath__77__39 inst_cellmath__77__39 ;
  Info: cynw_cm_float_add2 net inst/cellmath__78__40 inst_cellmath__78__40 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79__41 inst_cellmath__79__41 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79__42 inst_cellmath__79__42 ;
  Info: cynw_cm_float_add2 net inst/cellmath__80__43 inst_cellmath__80__43 ;
  Info: cynw_cm_float_add2 net inst/cellmath__86__56 inst_cellmath__86__56 ;
  Info: cynw_cm_float_add2 net inst/cellmath__86__55 inst_cellmath__86__55 ;
  Info: cynw_cm_float_add2 net inst/cellmath__87__58 inst_cellmath__87__58 ;
  Info: cynw_cm_float_add2 net inst/cellmath__87__57 inst_cellmath__87__57 ;
  Info: cynw_cm_float_add2 net inst/cellmath__64__32_0 inst_cellmath__64__32_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__65__34_0 inst_cellmath__65__34_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__74_0 inst_cellmath__74_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__43_0 inst_cellmath__43_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__44_0 inst_cellmath__44_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79_0 inst_cellmath__79_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79_2 inst_cellmath__79_2 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79_3 inst_cellmath__79_3 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__43 inst_cellmath__43_1 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__44 inst_cellmath__44_1 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__45__5_ inst_cellmath__45__5_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__45__6_ inst_cellmath__45__6_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__45 inst_cellmath__45_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__46__7_ inst_cellmath__46__7_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__46__8_ inst_cellmath__46__8_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__46 inst_cellmath__46_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__47 inst_cellmath__47_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__48 inst_cellmath__48_0 ;
  Info: cynw_cm_float_add2 cell inst/_0 inst__0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__51 inst_cellmath__51_0 ;
  Info: cynw_cm_float_add2 cell inst/_2 inst__2 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__52 inst_cellmath__52_0 ;
  Info: cynw_cm_float_add2 cell inst/_23 inst__23 ;
  Info: cynw_cm_float_add2 cell inst/_24 inst__24 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__57_0 inst_cellmath__57_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__58 inst_cellmath__58_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__59 inst_cellmath__59_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__60__28_ inst_cellmath__60__28_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__60 inst_cellmath__60_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__61__30_ inst_cellmath__61__30_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__61 inst_cellmath__61_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__64__32_ inst_cellmath__64__32_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__64 inst_cellmath__64_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__65__34_ inst_cellmath__65__34_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__65 inst_cellmath__65_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__66 inst_cellmath__66_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__67__35_ inst_cellmath__67__35_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__67__36_ inst_cellmath__67__36_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__67 inst_cellmath__67_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__68__38_ inst_cellmath__68__38_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__68 inst_cellmath__68_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69 inst_cellmath__69_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__71 inst_cellmath__71_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__74 inst_cellmath__74 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__77__39_ inst_cellmath__77__39_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__77 inst_cellmath__77_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__78__40_ inst_cellmath__78__40_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__78 inst_cellmath__78_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__79__41_ inst_cellmath__79__41_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__79__42_ inst_cellmath__79__42_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__79 inst_cellmath__79_1 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__80__43_ inst_cellmath__80__43_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__80 inst_cellmath__80_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__81 inst_cellmath__81_0 ;
  Info: cynw_cm_float_add2 cell inst/_4 inst__4 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__83 inst_cellmath__83_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__86__56_ inst_cellmath__86__56_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__86__55_ inst_cellmath__86__55_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__86 inst_cellmath__86_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__87__58_ inst_cellmath__87__58_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__87__57_ inst_cellmath__87__57_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__87 inst_cellmath__87_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__88 inst_cellmath__88_0 ;
  Info: cynw_cm_float_add2 cell inst/_8 inst__8 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__89 inst_cellmath__89_0 ;
  Info: cynw_cm_float_add2 cell inst/_11 inst__11 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__90 inst_cellmath__90_0 ;
  Info: cynw_cm_float_add2 cell inst/_28 inst__28 ;
/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v(2,8): INFO: Changing names in the RTL operator graph of "cynw_cm_float_add2" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Info: cynw_cm_float_add2 net inst/cellmath__20 inst_cellmath__20 ;
  Info: cynw_cm_float_add2 net inst/cellmath__21 inst_cellmath__21 ;
  Info: cynw_cm_float_add2 net inst/cellmath__23 inst_cellmath__23 ;
  Info: cynw_cm_float_add2 net inst/cellmath__24 inst_cellmath__24 ;
  Info: cynw_cm_float_add2 net inst/cellmath__27 inst_cellmath__27 ;
  Info: cynw_cm_float_add2 net inst/cellmath__28 inst_cellmath__28 ;
  Info: cynw_cm_float_add2 net inst/cellmath__29 inst_cellmath__29 ;
  Info: cynw_cm_float_add2 net inst/cellmath__30 inst_cellmath__30 ;
  Info: cynw_cm_float_add2 net inst/cellmath__31 inst_cellmath__31 ;
  Info: cynw_cm_float_add2 net inst/cellmath__32 inst_cellmath__32 ;
  Info: cynw_cm_float_add2 net inst/cellmath__39 inst_cellmath__39 ;
  Info: cynw_cm_float_add2 net inst/cellmath__40 inst_cellmath__40 ;
  Info: cynw_cm_float_add2 net inst/cellmath__43 inst_cellmath__43 ;
  Info: cynw_cm_float_add2 net inst/cellmath__44 inst_cellmath__44 ;
  Info: cynw_cm_float_add2 net inst/cellmath__47 inst_cellmath__47 ;
  Info: cynw_cm_float_add2 net inst/cellmath__48 inst_cellmath__48 ;
  Info: cynw_cm_float_add2 net inst/cellmath__49 inst_cellmath__49 ;
  Info: cynw_cm_float_add2 net inst/cellmath__50 inst_cellmath__50 ;
  Info: cynw_cm_float_add2 net inst/cellmath__51 inst_cellmath__51 ;
  Info: cynw_cm_float_add2 net inst/cellmath__52 inst_cellmath__52 ;
  Info: cynw_cm_float_add2 net inst/delta inst_delta ;
  Info: cynw_cm_float_add2 net inst/cellmath__55 inst_cellmath__55 ;
  Info: cynw_cm_float_add2 net inst/cellmath__56 inst_cellmath__56 ;
  Info: cynw_cm_float_add2 net inst/cellmath__59 inst_cellmath__59 ;
  Info: cynw_cm_float_add2 net inst/cellmath__60 inst_cellmath__60 ;
  Info: cynw_cm_float_add2 net inst/cellmath__61 inst_cellmath__61 ;
  Info: cynw_cm_float_add2 net inst/cellmath__62 inst_cellmath__62 ;
  Info: cynw_cm_float_add2 net inst/cellmath__63 inst_cellmath__63 ;
  Info: cynw_cm_float_add2 net inst/cellmath__66 inst_cellmath__66 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69 inst_cellmath__69 ;
  Info: cynw_cm_float_add2 net inst/cellmath__72 inst_cellmath__72 ;
  Info: cynw_cm_float_add2 net inst/cellmath__73 inst_cellmath__73 ;
  Info: cynw_cm_float_add2 net inst/cellmath__77 inst_cellmath__77 ;
  Info: cynw_cm_float_add2 net inst/cellmath__79 inst_cellmath__79 ;
  Info: cynw_cm_float_add2 net inst/cellmath__48__10 inst_cellmath__48__10 ;
  Info: cynw_cm_float_add2 net inst/cellmath__38__13 inst_cellmath__38__13 ;
  Info: cynw_cm_float_add2 net inst/cellmath__41__17 inst_cellmath__41__17 ;
  Info: cynw_cm_float_add2 net inst/cellmath__41__18 inst_cellmath__41__18 ;
  Info: cynw_cm_float_add2 net inst/cellmath__56__21 inst_cellmath__56__21 ;
  Info: cynw_cm_float_add2 net inst/cellmath__57__22 inst_cellmath__57__22 ;
  Info: cynw_cm_float_add2 net inst/cellmath__51__24 inst_cellmath__51__24 ;
  Info: cynw_cm_float_add2 net inst/cellmath__62__28 inst_cellmath__62__28 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69__29 inst_cellmath__69__29 ;
  Info: cynw_cm_float_add2 net inst/cellmath__69__30 inst_cellmath__69__30 ;
  Info: cynw_cm_float_add2 net inst/cellmath__74__31 inst_cellmath__74__31 ;
  Info: cynw_cm_float_add2 net inst/cellmath__75__32 inst_cellmath__75__32 ;
  Info: cynw_cm_float_add2 net {inst/A[30:23]} inst_A_30_23_ ;
  Info: cynw_cm_float_add2 net inst/cellmath__43_0 inst_cellmath__43_0 ;
  Info: cynw_cm_float_add2 net {inst/cellmath__56[25]} inst_cellmath__56_25_ ;
  Info: cynw_cm_float_add2 net {inst/cellmath__56[25]_0} inst_cellmath__56_25__0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__39_0_0 inst_cellmath__39_0_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__28_0 inst_cellmath__28_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__38_0_0 inst_cellmath__38_0_0 ;
  Info: cynw_cm_float_add2 net inst/cellmath__38_0_1 inst_cellmath__38_0_1 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__27 inst_cellmath__27_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__28__5_ inst_cellmath__28__5_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__29__6_ inst_cellmath__29__6_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__30 inst_cellmath__30_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__31__7_ inst_cellmath__31__7_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__32__8_ inst_cellmath__32__8_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__20 inst_cellmath__20_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__21 inst_cellmath__21_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__23 inst_cellmath__23_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__24 inst_cellmath__24_0 ;
  Info: cynw_cm_float_add2 cell inst/invert inst_invert ;
  Info: cynw_cm_float_add2 cell inst/cellmath__43 inst_cellmath__43_1 ;
  Info: cynw_cm_float_add2 cell inst/invert_2_0 inst_invert_2_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__47 inst_cellmath__47_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__48__10_ inst_cellmath__48__10_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__49 inst_cellmath__49_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__39_0_0 inst_cellmath__39_0_0_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__39_2mx inst_cellmath__39_2mx ;
  Info: cynw_cm_float_add2 cell inst/cellmath__38__13_ inst_cellmath__38__13_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__40 inst_cellmath__40_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__41__17_ inst_cellmath__41__17_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__41__18_ inst_cellmath__41__18_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__50 inst_cellmath__50_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__55_2mx inst_cellmath__55_2mx ;
  Info: cynw_cm_float_add2 cell inst/cellmath__57__22_ inst_cellmath__57__22_ ;
  Info: cynw_cm_float_add2 cell inst/invert_0 inst_invert_0 ;
  Info: cynw_cm_float_add2 cell inst/_0 inst__0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__51__24_ inst_cellmath__51__24_ ;
  Info: cynw_cm_float_add2 cell inst/invert_4 inst_invert_4 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__51__26_ inst_cellmath__51__26_ ;
  Info: cynw_cm_float_add2 cell inst/_2 inst__2 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__52 inst_cellmath__52_0 ;
  Info: cynw_cm_float_add2 cell inst/delta inst_delta_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__62__28_ inst_cellmath__62__28_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__62 inst_cellmath__62_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__63 inst_cellmath__63_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__66 inst_cellmath__66_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69__29_ inst_cellmath__69__29_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69__30_ inst_cellmath__69__30_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__69 inst_cellmath__69_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__73 inst_cellmath__73_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__74__31_ inst_cellmath__74__31_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__75__32_ inst_cellmath__75__32_ ;
  Info: cynw_cm_float_add2 cell inst/cellmath__77 inst_cellmath__77_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__72 inst_cellmath__72_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__59 inst_cellmath__59_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__60 inst_cellmath__60_0 ;
  Info: cynw_cm_float_add2 cell inst/cellmath__61 inst_cellmath__61_0 ;
  Info: cynw_cm_float_add2 cell inst/_12 inst__12 ;
  Writing Verilog Bvrl Model cynw_cm_float_add2 for output to /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/libs/cynw_cm_float/bdw_work/libs/cynw_cm_float/bdw_work/libs/cynw_cm_float/.scratch.txt
  Write complete.
  Writing C Model cynw_cm_float_add2 for output to c_parts/cynw_cm_float_add2_E8_M23.cc
  Write complete.
  Writing Verilog Bvrl Model cynw_cm_float_add2 for output to /home/m110/m110061422/EE6470/mid_v3/stratus/bdw_work/libs/cynw_cm_float/bdw_work/libs/cynw_cm_float/v_rtl/cynw_cm_float_add2_E8_M23.v
  Write complete.
invalid command name "__bdw_not_good_tcl__"
    while executing
"[bdw_cause_recognizable_error_command]"
    ("eval" body line 1)
    invoked from within
"eval {[bdw_cause_recognizable_error_command]}"
    (procedure "exit" line 13)
    invoked from within
"exit [end_session session]"
    (file "/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/bin/bdw_cmd_build" line 123)
    invoked from within
"source $env(STRATUS_HOME)/tools.lnx86/stratus/bin/bdw_cmd_build"
    invoked from within
"set res [source $env(STRATUS_HOME)/tools.lnx86/stratus/bin/bdw_cmd_build]"
    (file "/usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/bin/cynw_cm_float_build" line 68)
INFO: All parse-trees and netlists were deleted

Thank you.
