<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <hwTarget>
    <bsp>M3202A_ch4_clf_k41</bsp>
    <vendor>keysight.com</vendor>
    <model>M3202A</model>
    <hwOptions>
      <hwOption>
        <optiontype>channels</optiontype>
        <value>4</value>
      </hwOption>
      <hwOption>
        <optiontype>clock</optiontype>
        <value>Fixed</value>
      </hwOption>
      <hwOption>
        <optiontype>fpga</optiontype>
        <value>7k410</value>
      </hwOption>
    </hwOptions>
    <version>04.03.00</version>
  </hwTarget>

  <fpgaBasic>
    <attributes/>
    <entityName>virtual_gates_M3202A_CC12_card1_v3</entityName>
    <ports/>
    <registerInfoManagers>
      <registerInfoManager>
        <interfaceName>Host</interfaceName>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>V_Ch1</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_Ch2</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_Ch3</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_Ch4</name>
            <addressBase>12</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>Voltage_registers_host</Name>
          <BaseAddress>0</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>V_ch5</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch6</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch7</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch8</name>
            <addressBase>12</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>Voltage_card2_host</Name>
          <BaseAddress>16</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>V_ch9</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch10</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch11</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch12</name>
            <addressBase>12</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>Voltage_card3_host</Name>
          <BaseAddress>32</BaseAddress>
        </registerInfoGroup>
      </registerInfoManager>
      <registerInfoManager>
        <interfaceName>MainEngine_Memory</interfaceName>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>V_ch5</name>
            <addressBase>0</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch6</name>
            <addressBase>1</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch7</name>
            <addressBase>2</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch8</name>
            <addressBase>3</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>Voltage_card2</Name>
          <BaseAddress>0</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>V_Ch1</name>
            <addressBase>0</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_Ch2</name>
            <addressBase>1</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_Ch3</name>
            <addressBase>2</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_Ch4</name>
            <addressBase>3</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>Debug</name>
            <addressBase>4</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>Voltage_registers</Name>
          <BaseAddress>4</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>V_ch9</name>
            <addressBase>0</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch10</name>
            <addressBase>1</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch11</name>
            <addressBase>2</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>V_ch12</name>
            <addressBase>3</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>Voltage_card3</Name>
          <BaseAddress>9</BaseAddress>
        </registerInfoGroup>
      </registerInfoManager>
    </registerInfoManagers>
    <components>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_registers</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_1</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_2</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_2</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_registers_host</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_3</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_3</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card2_host</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_4</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_4</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card3_host</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_5</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_5</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_5</name>
        </vlnv>
      </component>
    </components>
    <instances>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Awg_1</value>
          </attribute>
        </attributes>
        <entityName>Awg_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg1_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Awg_2</value>
          </attribute>
        </attributes>
        <entityName>Awg_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg2_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Awg_3</value>
          </attribute>
        </attributes>
        <entityName>Awg_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg3_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Awg_4</value>
          </attribute>
        </attributes>
        <entityName>Awg_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg4_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_7</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_1</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_2</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_3</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_4</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_5</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_6</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_7</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_8</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FuncGen_Control_Ch_1</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch1_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch2_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch3_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch4_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_4</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FunctionGenerator</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_1</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FunctionGenerator</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_2</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FunctionGenerator</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_3</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>FunctionGenerator</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_4</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface to communicate to host through the RSP and SD1 sandbox read/write APIs</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Host</value>
          </attribute>
        </attributes>
        <entityName>Host_mem</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Host_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>8</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>Host_mem</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and mod...
ifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_1</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and mod...
ifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_2</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and mod...
ifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_3</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and mod...
ifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_4</instanceName>
        <filepath>../../../../Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain_Control_Ch_1</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch1_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch1_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch2_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch3_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch4_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_4</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Voltage_card2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card2_host</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_4</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Voltage_card2_host</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_4</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_2</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Voltage_card3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_2</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_card3_host</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_5</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_5</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Voltage_card3_host</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_5</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>MainEngine_Memory</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_registers</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Debug_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Voltage_registers</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_1</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>Voltage_registers_host</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_3</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch1_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch2_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch3_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_Ch4_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Voltage_registers_host</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ClkLocked</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ClkLocked</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ClkLocked</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>ClkLocked</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout1</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Dout1</value>
          </attribute>
        </attributes>
        <entityName>Dout1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout2</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Dout2</value>
          </attribute>
        </attributes>
        <entityName>Dout2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout3</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Dout3</value>
          </attribute>
        </attributes>
        <entityName>Dout3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut3_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut3_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout4</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Dout4</value>
          </attribute>
        </attributes>
        <entityName>Dout4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut4_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut4_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_7</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>virtual_gates_CC12_signalOut</value>
          </attribute>
        </attributes>
        <entityName>virtual_gates_CC12_signalOut</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch3_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch3_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch4_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch4_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_tstrb</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>9</left>
                <right>0</right>
                <leftExpression>9</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>-1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch9_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch10_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch11_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch12_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>virtual_gates_CC12_signalOut_1</instanceName>
        <filepath>submodules/virtual_gates_CC12_signalOut/virtual_gates_CC12_signalOut.xml</filepath>
        <absoluteFilepath>C:/Marc-AntoineRoux/Pathwave FPGA/SD1 030408/virtual_gates_M3202A_CC12_signalOut/submodules/virtual_gates_CC12_signalOut/virtual_gates_CC12_signalOut.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>UdeS</vendor>
          <library>Submodule</library>
          <name>virtual_gates_CC12_signalOut</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_1.#I#Ch1_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_1.#I#Awg1_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_1.#I#Ch1_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_1.#I#Ch1_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_1.#I#Ch1_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_2.#I#Awg2_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_3.#I#Awg3_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_4.#I#Awg4_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_1.#I#Awg1_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#triangle</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#triangle</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_1.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_1.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_2.#I#Awg2_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#partnerIn</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_1.#I#partnerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#triangle</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#triangle</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_3.#I#Awg3_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#triangle</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#triangle</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_4.#I#Awg4_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#partnerIn</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_3.#I#partnerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#triangle</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#triangle</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut1.#I#Dout1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#VG_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut2.#I#Dout2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#VG_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut3.#I#Dout3</name>
        </source>
        <target>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#VG_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut4.#I#Dout4</name>
        </source>
        <target>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#VG_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#CC</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Host_1.#I#Host</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_1.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch10</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch11</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch12</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_2.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch3</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_3.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch4</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_4.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch5</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch6</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch7</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch8</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>virtual_gates_CC12_signalOut_1.#I#V_ch9</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch5_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch6_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch7_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch8_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch9_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch10_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch11_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch12_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_1.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_1.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_1.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_1.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_2.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_4.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_2.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_3.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_3.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_4.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_7.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_7.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_4.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_4.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_7.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_7.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch5_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch5_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch5_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch5_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch6_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch6_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch6_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch6_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch7_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch7_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch7_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch7_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch8_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch8_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card2_host.V_ch8_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card2.V_ch8_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch10_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch10_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch10_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch10_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch11_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch11_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch11_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch11_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch12_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch12_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch12_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch12_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch9_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch9_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_card3_host.V_ch9_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>Voltage_card3.V_ch9_Dout_v</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.Debug_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.Debug_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch1_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch1_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch2_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch2_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch3_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch3_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch4_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers.V_Ch4_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch1_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch1_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_1.#I#Ch1_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch2_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch2_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch3_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch3_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch4_Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_offset.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Voltage_registers_host.V_Ch4_Din_v</name>
        </source>
        <target>
          <type>Port</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_offset.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>virtual_gates_CC12_signalOut_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>virtual_gates_CC12_signalOut_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_1</name>
        <instanceName>Awg_1</instanceName>
        <visualName>Awg_1</visualName>
        <currentPosition>
          <x>215</x>
          <y>-80</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_1.#I#Awg1_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_1.#I#Awg1_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_2</name>
        <instanceName>Awg_2</instanceName>
        <visualName>Awg_2</visualName>
        <currentPosition>
          <x>215</x>
          <y>260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_2.#I#Awg2_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_2.#I#Awg2_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_3</name>
        <instanceName>Awg_3</instanceName>
        <visualName>Awg_3</visualName>
        <currentPosition>
          <x>215</x>
          <y>645</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_3.#I#Awg3_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_3.#I#Awg3_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_4</name>
        <instanceName>Awg_4</instanceName>
        <visualName>Awg_4</visualName>
        <currentPosition>
          <x>215</x>
          <y>980</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_4.#I#Awg4_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_4.#I#Awg4_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_1</name>
        <instanceName>FuncGen_Control_Ch_1</instanceName>
        <visualName>FuncGen_Control_Ch_1</visualName>
        <currentPosition>
          <x>215</x>
          <y>-165</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_1.#I#Ch1_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_1.#I#Ch1_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_1.#I#Ch1_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_1.#I#Ch1_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_2</name>
        <instanceName>FuncGen_Control_Ch_2</instanceName>
        <visualName>FuncGen_Control_Ch_2</visualName>
        <currentPosition>
          <x>215</x>
          <y>155</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_3</name>
        <instanceName>FuncGen_Control_Ch_3</instanceName>
        <visualName>FuncGen_Control_Ch_3</visualName>
        <currentPosition>
          <x>215</x>
          <y>560</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_4</name>
        <instanceName>FuncGen_Control_Ch_4</instanceName>
        <visualName>FuncGen_Control_Ch_4</visualName>
        <currentPosition>
          <x>215</x>
          <y>895</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_1</name>
        <instanceName>FunctionGenerator_1</instanceName>
        <visualName>FunctionGenerator_1</visualName>
        <currentPosition>
          <x>450</x>
          <y>-175</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_1.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_1.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_2</name>
        <instanceName>FunctionGenerator_2</instanceName>
        <visualName>FunctionGenerator_2</visualName>
        <currentPosition>
          <x>450</x>
          <y>145</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_2.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_3</name>
        <instanceName>FunctionGenerator_3</instanceName>
        <visualName>FunctionGenerator_3</visualName>
        <currentPosition>
          <x>450</x>
          <y>550</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_3.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_4</name>
        <instanceName>FunctionGenerator_4</instanceName>
        <visualName>FunctionGenerator_4</visualName>
        <currentPosition>
          <x>450</x>
          <y>885</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_4.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_1</name>
        <instanceName>ModGain_1</instanceName>
        <visualName>ModGain_1</visualName>
        <currentPosition>
          <x>780</x>
          <y>-160</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_1.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_1.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_2</name>
        <instanceName>ModGain_2</instanceName>
        <visualName>ModGain_2</visualName>
        <currentPosition>
          <x>780</x>
          <y>160</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_2.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_3</name>
        <instanceName>ModGain_3</instanceName>
        <visualName>ModGain_3</visualName>
        <currentPosition>
          <x>780</x>
          <y>565</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_3.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_4</name>
        <instanceName>ModGain_4</instanceName>
        <visualName>ModGain_4</visualName>
        <currentPosition>
          <x>780</x>
          <y>900</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_4.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_1</name>
        <instanceName>ModGain_Control_Ch_1</instanceName>
        <visualName>ModGain_Control_Ch_1</visualName>
        <currentPosition>
          <x>485</x>
          <y>-35</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_1.#I#Ch1_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_1.#I#Ch1_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_1.#I#Ch1_offset</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_2</name>
        <instanceName>ModGain_Control_Ch_2</instanceName>
        <visualName>ModGain_Control_Ch_2</visualName>
        <currentPosition>
          <x>485</x>
          <y>305</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_2.#I#Ch2_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_2.#I#Ch2_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_2.#I#Ch2_offset</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_3</name>
        <instanceName>ModGain_Control_Ch_3</instanceName>
        <visualName>ModGain_Control_Ch_3</visualName>
        <currentPosition>
          <x>485</x>
          <y>690</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_3.#I#Ch3_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_3.#I#Ch3_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_3.#I#Ch3_offset</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_4</name>
        <instanceName>ModGain_Control_Ch_4</instanceName>
        <visualName>ModGain_Control_Ch_4</visualName>
        <currentPosition>
          <x>485</x>
          <y>1025</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_4.#I#Ch4_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_4.#I#Ch4_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_4.#I#Ch4_offset</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_1</name>
        <instanceName>Clock_1</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>240</x>
          <y>-285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_10</name>
        <instanceName>nRst_5</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>235</x>
          <y>435</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_11</name>
        <instanceName>Combine1toN_1</instanceName>
        <visualName>Combine1toN_1</visualName>
        <currentPosition>
          <x>1215</x>
          <y>-70</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_11.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_11.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_12</name>
        <instanceName>Combine1toN_2</instanceName>
        <visualName>Combine1toN_2</visualName>
        <currentPosition>
          <x>1215</x>
          <y>50</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_12.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_12.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_13</name>
        <instanceName>Clock_7</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>235</x>
          <y>760</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_14</name>
        <instanceName>nRst_7</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>240</x>
          <y>805</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_15</name>
        <instanceName>Combine1toN_3</instanceName>
        <visualName>Combine1toN_3</visualName>
        <currentPosition>
          <x>1215</x>
          <y>210</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_15.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_15.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_16</name>
        <instanceName>Combine1toN_4</instanceName>
        <visualName>Combine1toN_4</visualName>
        <currentPosition>
          <x>1215</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_16.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_16.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_17</name>
        <instanceName>Host_1</instanceName>
        <visualName>Host_1</visualName>
        <currentPosition>
          <x>1380</x>
          <y>-70</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_17.#I#Host</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_18</name>
        <instanceName>Voltage_registers</instanceName>
        <visualName>Voltage_registers</visualName>
        <currentPosition>
          <x>720</x>
          <y>730</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_19</name>
        <instanceName>Combine1toN_5</instanceName>
        <visualName>Combine1toN_5</visualName>
        <currentPosition>
          <x>1210</x>
          <y>490</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_19.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_19.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_2</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>240</x>
          <y>-260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_20</name>
        <instanceName>Combine1toN_6</instanceName>
        <visualName>Combine1toN_6</visualName>
        <currentPosition>
          <x>1210</x>
          <y>610</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_20.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_20.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_21</name>
        <instanceName>Combine1toN_7</instanceName>
        <visualName>Combine1toN_7</visualName>
        <currentPosition>
          <x>1210</x>
          <y>770</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_21.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_21.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_22</name>
        <instanceName>Combine1toN_8</instanceName>
        <visualName>Combine1toN_8</visualName>
        <currentPosition>
          <x>1210</x>
          <y>905</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_22.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_22.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_23</name>
        <instanceName>Voltage_card3</instanceName>
        <visualName>Voltage_card3</visualName>
        <currentPosition>
          <x>1005</x>
          <y>675</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_24</name>
        <instanceName>Voltage_registers_host</instanceName>
        <visualName>Voltage_registers_host</visualName>
        <currentPosition>
          <x>730</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_25</name>
        <instanceName>Voltage_card2_host</instanceName>
        <visualName>Voltage_card2_host</visualName>
        <currentPosition>
          <x>1010</x>
          <y>235</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_26</name>
        <instanceName>Voltage_card3_host</instanceName>
        <visualName>Voltage_card3_host</visualName>
        <currentPosition>
          <x>1005</x>
          <y>795</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_3</name>
        <instanceName>virtual_gates_CC12_signalOut_1</instanceName>
        <visualName>virtual_gates_CC12_signalOut_1</visualName>
        <currentPosition>
          <x>1480</x>
          <y>80</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_3.#I#CC</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch3</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch4</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch5</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch6</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch7</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch8</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch9</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch10</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch11</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#V_ch12</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#VG_ch1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#VG_ch2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#VG_ch3</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#VG_ch4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_4</name>
        <instanceName>Voltage_card2</instanceName>
        <visualName>Voltage_card2</visualName>
        <currentPosition>
          <x>1010</x>
          <y>115</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_5</name>
        <instanceName>Clock_2</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>970</x>
          <y>465</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_6</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>960</x>
          <y>490</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_7</name>
        <instanceName>Clock_4</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>235</x>
          <y>45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_8</name>
        <instanceName>nRst_4</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>240</x>
          <y>65</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_9</name>
        <instanceName>Clock_5</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>235</x>
          <y>400</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_1</name>
        <instanceName>clkLocked_1</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>215</x>
          <y>-230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_2</name>
        <instanceName>clkLocked_2</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>215</x>
          <y>90</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_3</name>
        <instanceName>clkLocked_3</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>215</x>
          <y>470</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_4</name>
        <instanceName>clkLocked_4</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>215</x>
          <y>830</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut1</name>
        <instanceName>dOut1</instanceName>
        <visualName>Dout1</visualName>
        <currentPosition>
          <x>1680</x>
          <y>15</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut1.#I#Dout1</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut2</name>
        <instanceName>dOut2</instanceName>
        <visualName>Dout2</visualName>
        <currentPosition>
          <x>1685</x>
          <y>45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut2.#I#Dout2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut3</name>
        <instanceName>dOut3</instanceName>
        <visualName>Dout3</visualName>
        <currentPosition>
          <x>1685</x>
          <y>100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut3.#I#Dout3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut4</name>
        <instanceName>dOut4</instanceName>
        <visualName>Dout4</visualName>
        <currentPosition>
          <x>1685</x>
          <y>150</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut4.#I#Dout4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems/>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>5</revision>
  </ProjectVersion>

  <projectLibrary>
    <IpRepositories>
      <path>C:/Marc-AntoineRoux/Pathwave FPGA/SD1 030408/virtual_gates_M3202A_CC12_signalOut/submodules</path>
    </IpRepositories>
  </projectLibrary>

  <buildOptions>
    <buildType>Implementation</buildType>
    <synthStrategy>Vivado Synthesis Defaults</synthStrategy>
    <implStrategy>Vivado Implementation Defaults</implStrategy>
    <projectGenerationOnly>false</projectGenerationOnly>
    <launchVivadoGui>false</launchVivadoGui>
    <failOnTimingFailure>false</failOnTimingFailure>
    <issueFilter>
      <showErrors>true</showErrors>
      <showCriticalWarnings>true</showCriticalWarnings>
      <showWarnings>true</showWarnings>
      <showInfos>true</showInfos>
    </issueFilter>
  </buildOptions>

</PathWaveFpgaProject>
