/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [6:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_8z[8] ? celloutsig_1_14z : celloutsig_1_14z);
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_10z = !(celloutsig_1_0z ? celloutsig_1_8z[7] : in_data[109]);
  assign celloutsig_1_19z = _00_ | _01_;
  reg [6:0] _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 7'h00;
    else _09_ <= { _02_[6], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z };
  assign { _03_[6:3], _01_, _03_[1:0] } = _09_;
  reg [5:0] _10_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 6'h00;
    else _10_ <= celloutsig_0_3z[8:3];
  assign out_data[5:0] = _10_;
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 5'h00;
    else _11_ <= { celloutsig_1_5z[3:1], celloutsig_1_1z, celloutsig_1_4z };
  assign { _00_, _04_[3], _02_[6], _04_[1:0] } = _11_;
  assign celloutsig_0_0z = in_data[73:67] > in_data[58:52];
  assign celloutsig_1_14z = { celloutsig_1_12z, _00_, _04_[3], _02_[6], _04_[1:0], celloutsig_1_1z, celloutsig_1_11z } > { in_data[142:139], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[30:21], celloutsig_0_0z } > in_data[51:41];
  assign celloutsig_1_9z = { in_data[100], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } > { celloutsig_1_8z[9:3], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_5z[4:1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z } > { celloutsig_1_8z[11:5], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z } > { _04_[3], _02_[6], _04_[1:0] };
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_3z[3]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_3z[7] & ~(celloutsig_0_8z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_2z = in_data[138] & ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_1z ? { in_data[101:100], celloutsig_1_2z, 1'h1, celloutsig_1_0z } : { 2'h0, celloutsig_1_4z, celloutsig_1_4z, 1'h0 };
  assign celloutsig_1_8z = celloutsig_1_5z[0] ? { in_data[135:122], celloutsig_1_2z, celloutsig_1_7z } : { celloutsig_1_7z, _00_, _04_[3], _02_[6], _04_[1:0], celloutsig_1_7z, celloutsig_1_5z[4:1], 1'h0, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_1z ? { in_data[12:7], celloutsig_0_2z, celloutsig_0_2z, 1'h1 } : { in_data[75:68], celloutsig_0_2z };
  assign celloutsig_1_0z = ~^ in_data[119:114];
  assign celloutsig_0_2z = ~^ in_data[62:56];
  assign celloutsig_1_7z = ~^ { celloutsig_1_5z[1:0], celloutsig_1_0z };
  assign _02_[5:0] = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z };
  assign _03_[2] = _01_;
  assign { _04_[4], _04_[2] } = { _00_, _02_[6] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
