#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Nov 14 13:22:24 2019
# Process ID: 3708
# Current directory: C:/Users/yorbe/OneDrive - uantwerpen/opgave_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9652 C:\Users\yorbe\OneDrive - uantwerpen\opgave_4\opgave_4.xpr
# Log file: C:/Users/yorbe/OneDrive - uantwerpen/opgave_4/vivado.log
# Journal file: C:/Users/yorbe/OneDrive - uantwerpen/opgave_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yorbe/OneDrive - uantwerpen/opgave_4/opgave_4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 755.137 ; gain = 84.266
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 14 13:23:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_4/opgave_4.runs/synth_1/runme.log
[Thu Nov 14 13:23:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/yorbe/OneDrive - uantwerpen/opgave_4/opgave_4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1636.086 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1636.086 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1776.652 ; gain = 1006.637
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.707 ; gain = 0.984
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BDDEA
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2890.875 ; gain = 1110.168
set_property PROGRAM.FILE {C:/Users/yorbe/OneDrive - uantwerpen/opgave_4/opgave_4.runs/impl_1/opgave_4.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/yorbe/OneDrive - uantwerpen/opgave_4/opgave_4.runs/impl_1/opgave_4.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BDDEA
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:12:16 2019...
