// Seed: 2440718304
module module_0 (
    id_1
);
  input wire id_1;
  assign module_2.id_3 = 0;
  logic id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4[1 : id_1],
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (id_2);
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
endmodule
module module_2 (
    input wire id_0
);
  supply1 id_2;
  supply0 id_3;
  module_0 modCall_1 (id_3);
  assign id_2.id_3 = -1;
endmodule
