// Seed: 2609699235
macromodule module_0;
  assign id_1 = id_1;
  wire id_4;
  assign module_2.id_6 = 0;
  id_5(
      .id_0(1), .id_1(id_4), .id_2(id_4)
  );
  wire id_6;
  wire id_7;
  wire id_8 = 1;
endmodule
module module_1 ();
  initial @(posedge "") deassign id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
  wire id_2, id_3;
endmodule
module module_2 (
    output uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
