
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e748  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f8  0800e800  0800e800  0001e800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1f8  0800f1f8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800f1f8  0800f1f8  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f1f8  0800f1f8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1f8  0800f1f8  0001f1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f1fc  0800f1fc  0001f1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800f200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  200001e4  0800f3e4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c8  0800f3e4  000205c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac8d  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003063  00000000  00000000  0003ae99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a0  00000000  00000000  0003df00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001278  00000000  00000000  0003f2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000197c1  00000000  00000000  00040518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001919a  00000000  00000000  00059cd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b491  00000000  00000000  00072e73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010e304  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f58  00000000  00000000  0010e358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e4 	.word	0x200001e4
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800e7e8 	.word	0x0800e7e8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001e8 	.word	0x200001e8
 80000fc:	0800e7e8 	.word	0x0800e7e8

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			; (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	; 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	; 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	; 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	1c10      	adds	r0, r2, #0
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	1c19      	adds	r1, r3, #0
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f001 fe33 	bl	80020a0 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fd7d 	bl	8001f44 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f001 fe25 	bl	80020a0 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fe1b 	bl	80020a0 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd9f 	bl	8001fbc <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fd95 	bl	8001fbc <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	1c08      	adds	r0, r1, #0
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fb67 	bl	8000b7c <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 faeb 	bl	8000a94 <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fb59 	bl	8000b7c <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb4f 	bl	8000b7c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 faf9 	bl	8000ae4 <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 faef 	bl	8000ae4 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_f2uiz>:
 8000514:	219e      	movs	r1, #158	; 0x9e
 8000516:	b510      	push	{r4, lr}
 8000518:	05c9      	lsls	r1, r1, #23
 800051a:	1c04      	adds	r4, r0, #0
 800051c:	f7ff fff0 	bl	8000500 <__aeabi_fcmpge>
 8000520:	2800      	cmp	r0, #0
 8000522:	d103      	bne.n	800052c <__aeabi_f2uiz+0x18>
 8000524:	1c20      	adds	r0, r4, #0
 8000526:	f000 fe55 	bl	80011d4 <__aeabi_f2iz>
 800052a:	bd10      	pop	{r4, pc}
 800052c:	219e      	movs	r1, #158	; 0x9e
 800052e:	1c20      	adds	r0, r4, #0
 8000530:	05c9      	lsls	r1, r1, #23
 8000532:	f000 fc87 	bl	8000e44 <__aeabi_fsub>
 8000536:	f000 fe4d 	bl	80011d4 <__aeabi_f2iz>
 800053a:	2380      	movs	r3, #128	; 0x80
 800053c:	061b      	lsls	r3, r3, #24
 800053e:	469c      	mov	ip, r3
 8000540:	4460      	add	r0, ip
 8000542:	e7f2      	b.n	800052a <__aeabi_f2uiz+0x16>

08000544 <__aeabi_fadd>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4646      	mov	r6, r8
 8000548:	46d6      	mov	lr, sl
 800054a:	464f      	mov	r7, r9
 800054c:	024d      	lsls	r5, r1, #9
 800054e:	0242      	lsls	r2, r0, #9
 8000550:	b5c0      	push	{r6, r7, lr}
 8000552:	0a52      	lsrs	r2, r2, #9
 8000554:	0a6e      	lsrs	r6, r5, #9
 8000556:	0047      	lsls	r7, r0, #1
 8000558:	46b0      	mov	r8, r6
 800055a:	0e3f      	lsrs	r7, r7, #24
 800055c:	004e      	lsls	r6, r1, #1
 800055e:	0fc4      	lsrs	r4, r0, #31
 8000560:	00d0      	lsls	r0, r2, #3
 8000562:	4694      	mov	ip, r2
 8000564:	003b      	movs	r3, r7
 8000566:	4682      	mov	sl, r0
 8000568:	0e36      	lsrs	r6, r6, #24
 800056a:	0fc9      	lsrs	r1, r1, #31
 800056c:	09ad      	lsrs	r5, r5, #6
 800056e:	428c      	cmp	r4, r1
 8000570:	d06d      	beq.n	800064e <__aeabi_fadd+0x10a>
 8000572:	1bb8      	subs	r0, r7, r6
 8000574:	4681      	mov	r9, r0
 8000576:	2800      	cmp	r0, #0
 8000578:	dd4d      	ble.n	8000616 <__aeabi_fadd+0xd2>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d100      	bne.n	8000580 <__aeabi_fadd+0x3c>
 800057e:	e088      	b.n	8000692 <__aeabi_fadd+0x14e>
 8000580:	2fff      	cmp	r7, #255	; 0xff
 8000582:	d05a      	beq.n	800063a <__aeabi_fadd+0xf6>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	04db      	lsls	r3, r3, #19
 8000588:	431d      	orrs	r5, r3
 800058a:	464b      	mov	r3, r9
 800058c:	2201      	movs	r2, #1
 800058e:	2b1b      	cmp	r3, #27
 8000590:	dc0a      	bgt.n	80005a8 <__aeabi_fadd+0x64>
 8000592:	002b      	movs	r3, r5
 8000594:	464a      	mov	r2, r9
 8000596:	4649      	mov	r1, r9
 8000598:	40d3      	lsrs	r3, r2
 800059a:	2220      	movs	r2, #32
 800059c:	1a52      	subs	r2, r2, r1
 800059e:	4095      	lsls	r5, r2
 80005a0:	002a      	movs	r2, r5
 80005a2:	1e55      	subs	r5, r2, #1
 80005a4:	41aa      	sbcs	r2, r5
 80005a6:	431a      	orrs	r2, r3
 80005a8:	4653      	mov	r3, sl
 80005aa:	1a9a      	subs	r2, r3, r2
 80005ac:	0153      	lsls	r3, r2, #5
 80005ae:	d400      	bmi.n	80005b2 <__aeabi_fadd+0x6e>
 80005b0:	e0b9      	b.n	8000726 <__aeabi_fadd+0x1e2>
 80005b2:	0192      	lsls	r2, r2, #6
 80005b4:	0996      	lsrs	r6, r2, #6
 80005b6:	0030      	movs	r0, r6
 80005b8:	f002 fd5a 	bl	8003070 <__clzsi2>
 80005bc:	3805      	subs	r0, #5
 80005be:	4086      	lsls	r6, r0
 80005c0:	4287      	cmp	r7, r0
 80005c2:	dd00      	ble.n	80005c6 <__aeabi_fadd+0x82>
 80005c4:	e0d4      	b.n	8000770 <__aeabi_fadd+0x22c>
 80005c6:	0033      	movs	r3, r6
 80005c8:	1bc7      	subs	r7, r0, r7
 80005ca:	2020      	movs	r0, #32
 80005cc:	3701      	adds	r7, #1
 80005ce:	40fb      	lsrs	r3, r7
 80005d0:	1bc7      	subs	r7, r0, r7
 80005d2:	40be      	lsls	r6, r7
 80005d4:	0032      	movs	r2, r6
 80005d6:	1e56      	subs	r6, r2, #1
 80005d8:	41b2      	sbcs	r2, r6
 80005da:	2700      	movs	r7, #0
 80005dc:	431a      	orrs	r2, r3
 80005de:	0753      	lsls	r3, r2, #29
 80005e0:	d004      	beq.n	80005ec <__aeabi_fadd+0xa8>
 80005e2:	230f      	movs	r3, #15
 80005e4:	4013      	ands	r3, r2
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	d000      	beq.n	80005ec <__aeabi_fadd+0xa8>
 80005ea:	3204      	adds	r2, #4
 80005ec:	0153      	lsls	r3, r2, #5
 80005ee:	d400      	bmi.n	80005f2 <__aeabi_fadd+0xae>
 80005f0:	e09c      	b.n	800072c <__aeabi_fadd+0x1e8>
 80005f2:	1c7b      	adds	r3, r7, #1
 80005f4:	2ffe      	cmp	r7, #254	; 0xfe
 80005f6:	d100      	bne.n	80005fa <__aeabi_fadd+0xb6>
 80005f8:	e09a      	b.n	8000730 <__aeabi_fadd+0x1ec>
 80005fa:	0192      	lsls	r2, r2, #6
 80005fc:	0a52      	lsrs	r2, r2, #9
 80005fe:	4694      	mov	ip, r2
 8000600:	b2db      	uxtb	r3, r3
 8000602:	05d8      	lsls	r0, r3, #23
 8000604:	4663      	mov	r3, ip
 8000606:	07e4      	lsls	r4, r4, #31
 8000608:	4318      	orrs	r0, r3
 800060a:	4320      	orrs	r0, r4
 800060c:	bce0      	pop	{r5, r6, r7}
 800060e:	46ba      	mov	sl, r7
 8000610:	46b1      	mov	r9, r6
 8000612:	46a8      	mov	r8, r5
 8000614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000616:	2800      	cmp	r0, #0
 8000618:	d049      	beq.n	80006ae <__aeabi_fadd+0x16a>
 800061a:	1bf3      	subs	r3, r6, r7
 800061c:	2f00      	cmp	r7, #0
 800061e:	d000      	beq.n	8000622 <__aeabi_fadd+0xde>
 8000620:	e0b6      	b.n	8000790 <__aeabi_fadd+0x24c>
 8000622:	4652      	mov	r2, sl
 8000624:	2a00      	cmp	r2, #0
 8000626:	d060      	beq.n	80006ea <__aeabi_fadd+0x1a6>
 8000628:	3b01      	subs	r3, #1
 800062a:	2b00      	cmp	r3, #0
 800062c:	d100      	bne.n	8000630 <__aeabi_fadd+0xec>
 800062e:	e0fc      	b.n	800082a <__aeabi_fadd+0x2e6>
 8000630:	2eff      	cmp	r6, #255	; 0xff
 8000632:	d000      	beq.n	8000636 <__aeabi_fadd+0xf2>
 8000634:	e0b4      	b.n	80007a0 <__aeabi_fadd+0x25c>
 8000636:	000c      	movs	r4, r1
 8000638:	4642      	mov	r2, r8
 800063a:	2a00      	cmp	r2, #0
 800063c:	d078      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 800063e:	2080      	movs	r0, #128	; 0x80
 8000640:	03c0      	lsls	r0, r0, #15
 8000642:	4310      	orrs	r0, r2
 8000644:	0242      	lsls	r2, r0, #9
 8000646:	0a53      	lsrs	r3, r2, #9
 8000648:	469c      	mov	ip, r3
 800064a:	23ff      	movs	r3, #255	; 0xff
 800064c:	e7d9      	b.n	8000602 <__aeabi_fadd+0xbe>
 800064e:	1bb9      	subs	r1, r7, r6
 8000650:	2900      	cmp	r1, #0
 8000652:	dd71      	ble.n	8000738 <__aeabi_fadd+0x1f4>
 8000654:	2e00      	cmp	r6, #0
 8000656:	d03f      	beq.n	80006d8 <__aeabi_fadd+0x194>
 8000658:	2fff      	cmp	r7, #255	; 0xff
 800065a:	d0ee      	beq.n	800063a <__aeabi_fadd+0xf6>
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	04db      	lsls	r3, r3, #19
 8000660:	431d      	orrs	r5, r3
 8000662:	2201      	movs	r2, #1
 8000664:	291b      	cmp	r1, #27
 8000666:	dc07      	bgt.n	8000678 <__aeabi_fadd+0x134>
 8000668:	002a      	movs	r2, r5
 800066a:	2320      	movs	r3, #32
 800066c:	40ca      	lsrs	r2, r1
 800066e:	1a59      	subs	r1, r3, r1
 8000670:	408d      	lsls	r5, r1
 8000672:	1e6b      	subs	r3, r5, #1
 8000674:	419d      	sbcs	r5, r3
 8000676:	432a      	orrs	r2, r5
 8000678:	4452      	add	r2, sl
 800067a:	0153      	lsls	r3, r2, #5
 800067c:	d553      	bpl.n	8000726 <__aeabi_fadd+0x1e2>
 800067e:	3701      	adds	r7, #1
 8000680:	2fff      	cmp	r7, #255	; 0xff
 8000682:	d055      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 8000684:	2301      	movs	r3, #1
 8000686:	497b      	ldr	r1, [pc, #492]	; (8000874 <__aeabi_fadd+0x330>)
 8000688:	4013      	ands	r3, r2
 800068a:	0852      	lsrs	r2, r2, #1
 800068c:	400a      	ands	r2, r1
 800068e:	431a      	orrs	r2, r3
 8000690:	e7a5      	b.n	80005de <__aeabi_fadd+0x9a>
 8000692:	2d00      	cmp	r5, #0
 8000694:	d02c      	beq.n	80006f0 <__aeabi_fadd+0x1ac>
 8000696:	2301      	movs	r3, #1
 8000698:	425b      	negs	r3, r3
 800069a:	469c      	mov	ip, r3
 800069c:	44e1      	add	r9, ip
 800069e:	464b      	mov	r3, r9
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_fadd+0x162>
 80006a4:	e0ad      	b.n	8000802 <__aeabi_fadd+0x2be>
 80006a6:	2fff      	cmp	r7, #255	; 0xff
 80006a8:	d000      	beq.n	80006ac <__aeabi_fadd+0x168>
 80006aa:	e76e      	b.n	800058a <__aeabi_fadd+0x46>
 80006ac:	e7c5      	b.n	800063a <__aeabi_fadd+0xf6>
 80006ae:	20fe      	movs	r0, #254	; 0xfe
 80006b0:	1c7e      	adds	r6, r7, #1
 80006b2:	4230      	tst	r0, r6
 80006b4:	d160      	bne.n	8000778 <__aeabi_fadd+0x234>
 80006b6:	2f00      	cmp	r7, #0
 80006b8:	d000      	beq.n	80006bc <__aeabi_fadd+0x178>
 80006ba:	e093      	b.n	80007e4 <__aeabi_fadd+0x2a0>
 80006bc:	4652      	mov	r2, sl
 80006be:	2a00      	cmp	r2, #0
 80006c0:	d100      	bne.n	80006c4 <__aeabi_fadd+0x180>
 80006c2:	e0b6      	b.n	8000832 <__aeabi_fadd+0x2ee>
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d09c      	beq.n	8000602 <__aeabi_fadd+0xbe>
 80006c8:	1b52      	subs	r2, r2, r5
 80006ca:	0150      	lsls	r0, r2, #5
 80006cc:	d400      	bmi.n	80006d0 <__aeabi_fadd+0x18c>
 80006ce:	e0c3      	b.n	8000858 <__aeabi_fadd+0x314>
 80006d0:	4653      	mov	r3, sl
 80006d2:	000c      	movs	r4, r1
 80006d4:	1aea      	subs	r2, r5, r3
 80006d6:	e782      	b.n	80005de <__aeabi_fadd+0x9a>
 80006d8:	2d00      	cmp	r5, #0
 80006da:	d009      	beq.n	80006f0 <__aeabi_fadd+0x1ac>
 80006dc:	3901      	subs	r1, #1
 80006de:	2900      	cmp	r1, #0
 80006e0:	d100      	bne.n	80006e4 <__aeabi_fadd+0x1a0>
 80006e2:	e08b      	b.n	80007fc <__aeabi_fadd+0x2b8>
 80006e4:	2fff      	cmp	r7, #255	; 0xff
 80006e6:	d1bc      	bne.n	8000662 <__aeabi_fadd+0x11e>
 80006e8:	e7a7      	b.n	800063a <__aeabi_fadd+0xf6>
 80006ea:	000c      	movs	r4, r1
 80006ec:	4642      	mov	r2, r8
 80006ee:	0037      	movs	r7, r6
 80006f0:	2fff      	cmp	r7, #255	; 0xff
 80006f2:	d0a2      	beq.n	800063a <__aeabi_fadd+0xf6>
 80006f4:	0252      	lsls	r2, r2, #9
 80006f6:	0a53      	lsrs	r3, r2, #9
 80006f8:	469c      	mov	ip, r3
 80006fa:	b2fb      	uxtb	r3, r7
 80006fc:	e781      	b.n	8000602 <__aeabi_fadd+0xbe>
 80006fe:	21fe      	movs	r1, #254	; 0xfe
 8000700:	3701      	adds	r7, #1
 8000702:	4239      	tst	r1, r7
 8000704:	d165      	bne.n	80007d2 <__aeabi_fadd+0x28e>
 8000706:	2b00      	cmp	r3, #0
 8000708:	d17e      	bne.n	8000808 <__aeabi_fadd+0x2c4>
 800070a:	2800      	cmp	r0, #0
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x1cc>
 800070e:	e0aa      	b.n	8000866 <__aeabi_fadd+0x322>
 8000710:	2d00      	cmp	r5, #0
 8000712:	d100      	bne.n	8000716 <__aeabi_fadd+0x1d2>
 8000714:	e775      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000716:	002a      	movs	r2, r5
 8000718:	4452      	add	r2, sl
 800071a:	2700      	movs	r7, #0
 800071c:	0153      	lsls	r3, r2, #5
 800071e:	d502      	bpl.n	8000726 <__aeabi_fadd+0x1e2>
 8000720:	4b55      	ldr	r3, [pc, #340]	; (8000878 <__aeabi_fadd+0x334>)
 8000722:	3701      	adds	r7, #1
 8000724:	401a      	ands	r2, r3
 8000726:	0753      	lsls	r3, r2, #29
 8000728:	d000      	beq.n	800072c <__aeabi_fadd+0x1e8>
 800072a:	e75a      	b.n	80005e2 <__aeabi_fadd+0x9e>
 800072c:	08d2      	lsrs	r2, r2, #3
 800072e:	e7df      	b.n	80006f0 <__aeabi_fadd+0x1ac>
 8000730:	2200      	movs	r2, #0
 8000732:	23ff      	movs	r3, #255	; 0xff
 8000734:	4694      	mov	ip, r2
 8000736:	e764      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000738:	2900      	cmp	r1, #0
 800073a:	d0e0      	beq.n	80006fe <__aeabi_fadd+0x1ba>
 800073c:	1bf3      	subs	r3, r6, r7
 800073e:	2f00      	cmp	r7, #0
 8000740:	d03e      	beq.n	80007c0 <__aeabi_fadd+0x27c>
 8000742:	2eff      	cmp	r6, #255	; 0xff
 8000744:	d100      	bne.n	8000748 <__aeabi_fadd+0x204>
 8000746:	e777      	b.n	8000638 <__aeabi_fadd+0xf4>
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0001      	movs	r1, r0
 800074c:	04d2      	lsls	r2, r2, #19
 800074e:	4311      	orrs	r1, r2
 8000750:	468a      	mov	sl, r1
 8000752:	2201      	movs	r2, #1
 8000754:	2b1b      	cmp	r3, #27
 8000756:	dc08      	bgt.n	800076a <__aeabi_fadd+0x226>
 8000758:	4652      	mov	r2, sl
 800075a:	2120      	movs	r1, #32
 800075c:	4650      	mov	r0, sl
 800075e:	40da      	lsrs	r2, r3
 8000760:	1acb      	subs	r3, r1, r3
 8000762:	4098      	lsls	r0, r3
 8000764:	1e43      	subs	r3, r0, #1
 8000766:	4198      	sbcs	r0, r3
 8000768:	4302      	orrs	r2, r0
 800076a:	0037      	movs	r7, r6
 800076c:	1952      	adds	r2, r2, r5
 800076e:	e784      	b.n	800067a <__aeabi_fadd+0x136>
 8000770:	4a41      	ldr	r2, [pc, #260]	; (8000878 <__aeabi_fadd+0x334>)
 8000772:	1a3f      	subs	r7, r7, r0
 8000774:	4032      	ands	r2, r6
 8000776:	e732      	b.n	80005de <__aeabi_fadd+0x9a>
 8000778:	4653      	mov	r3, sl
 800077a:	1b5e      	subs	r6, r3, r5
 800077c:	0173      	lsls	r3, r6, #5
 800077e:	d42d      	bmi.n	80007dc <__aeabi_fadd+0x298>
 8000780:	2e00      	cmp	r6, #0
 8000782:	d000      	beq.n	8000786 <__aeabi_fadd+0x242>
 8000784:	e717      	b.n	80005b6 <__aeabi_fadd+0x72>
 8000786:	2200      	movs	r2, #0
 8000788:	2400      	movs	r4, #0
 800078a:	2300      	movs	r3, #0
 800078c:	4694      	mov	ip, r2
 800078e:	e738      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000790:	2eff      	cmp	r6, #255	; 0xff
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x252>
 8000794:	e74f      	b.n	8000636 <__aeabi_fadd+0xf2>
 8000796:	2280      	movs	r2, #128	; 0x80
 8000798:	4650      	mov	r0, sl
 800079a:	04d2      	lsls	r2, r2, #19
 800079c:	4310      	orrs	r0, r2
 800079e:	4682      	mov	sl, r0
 80007a0:	2201      	movs	r2, #1
 80007a2:	2b1b      	cmp	r3, #27
 80007a4:	dc08      	bgt.n	80007b8 <__aeabi_fadd+0x274>
 80007a6:	4652      	mov	r2, sl
 80007a8:	2420      	movs	r4, #32
 80007aa:	4650      	mov	r0, sl
 80007ac:	40da      	lsrs	r2, r3
 80007ae:	1ae3      	subs	r3, r4, r3
 80007b0:	4098      	lsls	r0, r3
 80007b2:	1e43      	subs	r3, r0, #1
 80007b4:	4198      	sbcs	r0, r3
 80007b6:	4302      	orrs	r2, r0
 80007b8:	000c      	movs	r4, r1
 80007ba:	0037      	movs	r7, r6
 80007bc:	1aaa      	subs	r2, r5, r2
 80007be:	e6f5      	b.n	80005ac <__aeabi_fadd+0x68>
 80007c0:	2800      	cmp	r0, #0
 80007c2:	d093      	beq.n	80006ec <__aeabi_fadd+0x1a8>
 80007c4:	3b01      	subs	r3, #1
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d04f      	beq.n	800086a <__aeabi_fadd+0x326>
 80007ca:	2eff      	cmp	r6, #255	; 0xff
 80007cc:	d1c1      	bne.n	8000752 <__aeabi_fadd+0x20e>
 80007ce:	4642      	mov	r2, r8
 80007d0:	e733      	b.n	800063a <__aeabi_fadd+0xf6>
 80007d2:	2fff      	cmp	r7, #255	; 0xff
 80007d4:	d0ac      	beq.n	8000730 <__aeabi_fadd+0x1ec>
 80007d6:	4455      	add	r5, sl
 80007d8:	086a      	lsrs	r2, r5, #1
 80007da:	e7a4      	b.n	8000726 <__aeabi_fadd+0x1e2>
 80007dc:	4653      	mov	r3, sl
 80007de:	000c      	movs	r4, r1
 80007e0:	1aee      	subs	r6, r5, r3
 80007e2:	e6e8      	b.n	80005b6 <__aeabi_fadd+0x72>
 80007e4:	4653      	mov	r3, sl
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d128      	bne.n	800083c <__aeabi_fadd+0x2f8>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fadd+0x2ac>
 80007ee:	e722      	b.n	8000636 <__aeabi_fadd+0xf2>
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	03db      	lsls	r3, r3, #15
 80007f4:	469c      	mov	ip, r3
 80007f6:	2400      	movs	r4, #0
 80007f8:	23ff      	movs	r3, #255	; 0xff
 80007fa:	e702      	b.n	8000602 <__aeabi_fadd+0xbe>
 80007fc:	002a      	movs	r2, r5
 80007fe:	4452      	add	r2, sl
 8000800:	e73b      	b.n	800067a <__aeabi_fadd+0x136>
 8000802:	4653      	mov	r3, sl
 8000804:	1b5a      	subs	r2, r3, r5
 8000806:	e6d1      	b.n	80005ac <__aeabi_fadd+0x68>
 8000808:	2800      	cmp	r0, #0
 800080a:	d100      	bne.n	800080e <__aeabi_fadd+0x2ca>
 800080c:	e714      	b.n	8000638 <__aeabi_fadd+0xf4>
 800080e:	2d00      	cmp	r5, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_fadd+0x2d0>
 8000812:	e712      	b.n	800063a <__aeabi_fadd+0xf6>
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	03db      	lsls	r3, r3, #15
 8000818:	421a      	tst	r2, r3
 800081a:	d100      	bne.n	800081e <__aeabi_fadd+0x2da>
 800081c:	e70d      	b.n	800063a <__aeabi_fadd+0xf6>
 800081e:	4641      	mov	r1, r8
 8000820:	4219      	tst	r1, r3
 8000822:	d000      	beq.n	8000826 <__aeabi_fadd+0x2e2>
 8000824:	e709      	b.n	800063a <__aeabi_fadd+0xf6>
 8000826:	4642      	mov	r2, r8
 8000828:	e707      	b.n	800063a <__aeabi_fadd+0xf6>
 800082a:	000c      	movs	r4, r1
 800082c:	0037      	movs	r7, r6
 800082e:	1aaa      	subs	r2, r5, r2
 8000830:	e6bc      	b.n	80005ac <__aeabi_fadd+0x68>
 8000832:	2d00      	cmp	r5, #0
 8000834:	d013      	beq.n	800085e <__aeabi_fadd+0x31a>
 8000836:	000c      	movs	r4, r1
 8000838:	46c4      	mov	ip, r8
 800083a:	e6e2      	b.n	8000602 <__aeabi_fadd+0xbe>
 800083c:	2d00      	cmp	r5, #0
 800083e:	d100      	bne.n	8000842 <__aeabi_fadd+0x2fe>
 8000840:	e6fb      	b.n	800063a <__aeabi_fadd+0xf6>
 8000842:	2380      	movs	r3, #128	; 0x80
 8000844:	03db      	lsls	r3, r3, #15
 8000846:	421a      	tst	r2, r3
 8000848:	d100      	bne.n	800084c <__aeabi_fadd+0x308>
 800084a:	e6f6      	b.n	800063a <__aeabi_fadd+0xf6>
 800084c:	4640      	mov	r0, r8
 800084e:	4218      	tst	r0, r3
 8000850:	d000      	beq.n	8000854 <__aeabi_fadd+0x310>
 8000852:	e6f2      	b.n	800063a <__aeabi_fadd+0xf6>
 8000854:	000c      	movs	r4, r1
 8000856:	e6ef      	b.n	8000638 <__aeabi_fadd+0xf4>
 8000858:	2a00      	cmp	r2, #0
 800085a:	d000      	beq.n	800085e <__aeabi_fadd+0x31a>
 800085c:	e763      	b.n	8000726 <__aeabi_fadd+0x1e2>
 800085e:	2200      	movs	r2, #0
 8000860:	2400      	movs	r4, #0
 8000862:	4694      	mov	ip, r2
 8000864:	e6cd      	b.n	8000602 <__aeabi_fadd+0xbe>
 8000866:	46c4      	mov	ip, r8
 8000868:	e6cb      	b.n	8000602 <__aeabi_fadd+0xbe>
 800086a:	002a      	movs	r2, r5
 800086c:	0037      	movs	r7, r6
 800086e:	4452      	add	r2, sl
 8000870:	e703      	b.n	800067a <__aeabi_fadd+0x136>
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	7dffffff 	.word	0x7dffffff
 8000878:	fbffffff 	.word	0xfbffffff

0800087c <__aeabi_fdiv>:
 800087c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087e:	464f      	mov	r7, r9
 8000880:	4646      	mov	r6, r8
 8000882:	46d6      	mov	lr, sl
 8000884:	0245      	lsls	r5, r0, #9
 8000886:	b5c0      	push	{r6, r7, lr}
 8000888:	0047      	lsls	r7, r0, #1
 800088a:	1c0c      	adds	r4, r1, #0
 800088c:	0a6d      	lsrs	r5, r5, #9
 800088e:	0e3f      	lsrs	r7, r7, #24
 8000890:	0fc6      	lsrs	r6, r0, #31
 8000892:	2f00      	cmp	r7, #0
 8000894:	d066      	beq.n	8000964 <__aeabi_fdiv+0xe8>
 8000896:	2fff      	cmp	r7, #255	; 0xff
 8000898:	d06c      	beq.n	8000974 <__aeabi_fdiv+0xf8>
 800089a:	2300      	movs	r3, #0
 800089c:	00ea      	lsls	r2, r5, #3
 800089e:	2580      	movs	r5, #128	; 0x80
 80008a0:	4699      	mov	r9, r3
 80008a2:	469a      	mov	sl, r3
 80008a4:	04ed      	lsls	r5, r5, #19
 80008a6:	4315      	orrs	r5, r2
 80008a8:	3f7f      	subs	r7, #127	; 0x7f
 80008aa:	0260      	lsls	r0, r4, #9
 80008ac:	0061      	lsls	r1, r4, #1
 80008ae:	0a43      	lsrs	r3, r0, #9
 80008b0:	4698      	mov	r8, r3
 80008b2:	0e09      	lsrs	r1, r1, #24
 80008b4:	0fe4      	lsrs	r4, r4, #31
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d048      	beq.n	800094c <__aeabi_fdiv+0xd0>
 80008ba:	29ff      	cmp	r1, #255	; 0xff
 80008bc:	d010      	beq.n	80008e0 <__aeabi_fdiv+0x64>
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	00d8      	lsls	r0, r3, #3
 80008c2:	04d2      	lsls	r2, r2, #19
 80008c4:	4302      	orrs	r2, r0
 80008c6:	4690      	mov	r8, r2
 80008c8:	2000      	movs	r0, #0
 80008ca:	397f      	subs	r1, #127	; 0x7f
 80008cc:	464a      	mov	r2, r9
 80008ce:	0033      	movs	r3, r6
 80008d0:	1a7f      	subs	r7, r7, r1
 80008d2:	4302      	orrs	r2, r0
 80008d4:	496c      	ldr	r1, [pc, #432]	; (8000a88 <__aeabi_fdiv+0x20c>)
 80008d6:	0092      	lsls	r2, r2, #2
 80008d8:	588a      	ldr	r2, [r1, r2]
 80008da:	4063      	eors	r3, r4
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4697      	mov	pc, r2
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d16d      	bne.n	80009c0 <__aeabi_fdiv+0x144>
 80008e4:	2002      	movs	r0, #2
 80008e6:	3fff      	subs	r7, #255	; 0xff
 80008e8:	e033      	b.n	8000952 <__aeabi_fdiv+0xd6>
 80008ea:	2300      	movs	r3, #0
 80008ec:	4698      	mov	r8, r3
 80008ee:	0026      	movs	r6, r4
 80008f0:	4645      	mov	r5, r8
 80008f2:	4682      	mov	sl, r0
 80008f4:	4653      	mov	r3, sl
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d100      	bne.n	80008fc <__aeabi_fdiv+0x80>
 80008fa:	e07f      	b.n	80009fc <__aeabi_fdiv+0x180>
 80008fc:	2b03      	cmp	r3, #3
 80008fe:	d100      	bne.n	8000902 <__aeabi_fdiv+0x86>
 8000900:	e094      	b.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000902:	2b01      	cmp	r3, #1
 8000904:	d017      	beq.n	8000936 <__aeabi_fdiv+0xba>
 8000906:	0038      	movs	r0, r7
 8000908:	307f      	adds	r0, #127	; 0x7f
 800090a:	2800      	cmp	r0, #0
 800090c:	dd5f      	ble.n	80009ce <__aeabi_fdiv+0x152>
 800090e:	076b      	lsls	r3, r5, #29
 8000910:	d004      	beq.n	800091c <__aeabi_fdiv+0xa0>
 8000912:	230f      	movs	r3, #15
 8000914:	402b      	ands	r3, r5
 8000916:	2b04      	cmp	r3, #4
 8000918:	d000      	beq.n	800091c <__aeabi_fdiv+0xa0>
 800091a:	3504      	adds	r5, #4
 800091c:	012b      	lsls	r3, r5, #4
 800091e:	d503      	bpl.n	8000928 <__aeabi_fdiv+0xac>
 8000920:	0038      	movs	r0, r7
 8000922:	4b5a      	ldr	r3, [pc, #360]	; (8000a8c <__aeabi_fdiv+0x210>)
 8000924:	3080      	adds	r0, #128	; 0x80
 8000926:	401d      	ands	r5, r3
 8000928:	28fe      	cmp	r0, #254	; 0xfe
 800092a:	dc67      	bgt.n	80009fc <__aeabi_fdiv+0x180>
 800092c:	01ad      	lsls	r5, r5, #6
 800092e:	0a6d      	lsrs	r5, r5, #9
 8000930:	b2c0      	uxtb	r0, r0
 8000932:	e002      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000934:	001e      	movs	r6, r3
 8000936:	2000      	movs	r0, #0
 8000938:	2500      	movs	r5, #0
 800093a:	05c0      	lsls	r0, r0, #23
 800093c:	4328      	orrs	r0, r5
 800093e:	07f6      	lsls	r6, r6, #31
 8000940:	4330      	orrs	r0, r6
 8000942:	bce0      	pop	{r5, r6, r7}
 8000944:	46ba      	mov	sl, r7
 8000946:	46b1      	mov	r9, r6
 8000948:	46a8      	mov	r8, r5
 800094a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094c:	2b00      	cmp	r3, #0
 800094e:	d12b      	bne.n	80009a8 <__aeabi_fdiv+0x12c>
 8000950:	2001      	movs	r0, #1
 8000952:	464a      	mov	r2, r9
 8000954:	0033      	movs	r3, r6
 8000956:	494e      	ldr	r1, [pc, #312]	; (8000a90 <__aeabi_fdiv+0x214>)
 8000958:	4302      	orrs	r2, r0
 800095a:	0092      	lsls	r2, r2, #2
 800095c:	588a      	ldr	r2, [r1, r2]
 800095e:	4063      	eors	r3, r4
 8000960:	b2db      	uxtb	r3, r3
 8000962:	4697      	mov	pc, r2
 8000964:	2d00      	cmp	r5, #0
 8000966:	d113      	bne.n	8000990 <__aeabi_fdiv+0x114>
 8000968:	2304      	movs	r3, #4
 800096a:	4699      	mov	r9, r3
 800096c:	3b03      	subs	r3, #3
 800096e:	2700      	movs	r7, #0
 8000970:	469a      	mov	sl, r3
 8000972:	e79a      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000974:	2d00      	cmp	r5, #0
 8000976:	d105      	bne.n	8000984 <__aeabi_fdiv+0x108>
 8000978:	2308      	movs	r3, #8
 800097a:	4699      	mov	r9, r3
 800097c:	3b06      	subs	r3, #6
 800097e:	27ff      	movs	r7, #255	; 0xff
 8000980:	469a      	mov	sl, r3
 8000982:	e792      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000984:	230c      	movs	r3, #12
 8000986:	4699      	mov	r9, r3
 8000988:	3b09      	subs	r3, #9
 800098a:	27ff      	movs	r7, #255	; 0xff
 800098c:	469a      	mov	sl, r3
 800098e:	e78c      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000990:	0028      	movs	r0, r5
 8000992:	f002 fb6d 	bl	8003070 <__clzsi2>
 8000996:	2776      	movs	r7, #118	; 0x76
 8000998:	1f43      	subs	r3, r0, #5
 800099a:	409d      	lsls	r5, r3
 800099c:	2300      	movs	r3, #0
 800099e:	427f      	negs	r7, r7
 80009a0:	4699      	mov	r9, r3
 80009a2:	469a      	mov	sl, r3
 80009a4:	1a3f      	subs	r7, r7, r0
 80009a6:	e780      	b.n	80008aa <__aeabi_fdiv+0x2e>
 80009a8:	0018      	movs	r0, r3
 80009aa:	f002 fb61 	bl	8003070 <__clzsi2>
 80009ae:	4642      	mov	r2, r8
 80009b0:	1f43      	subs	r3, r0, #5
 80009b2:	2176      	movs	r1, #118	; 0x76
 80009b4:	409a      	lsls	r2, r3
 80009b6:	4249      	negs	r1, r1
 80009b8:	1a09      	subs	r1, r1, r0
 80009ba:	4690      	mov	r8, r2
 80009bc:	2000      	movs	r0, #0
 80009be:	e785      	b.n	80008cc <__aeabi_fdiv+0x50>
 80009c0:	21ff      	movs	r1, #255	; 0xff
 80009c2:	2003      	movs	r0, #3
 80009c4:	e782      	b.n	80008cc <__aeabi_fdiv+0x50>
 80009c6:	001e      	movs	r6, r3
 80009c8:	20ff      	movs	r0, #255	; 0xff
 80009ca:	2500      	movs	r5, #0
 80009cc:	e7b5      	b.n	800093a <__aeabi_fdiv+0xbe>
 80009ce:	2301      	movs	r3, #1
 80009d0:	1a1b      	subs	r3, r3, r0
 80009d2:	2b1b      	cmp	r3, #27
 80009d4:	dcaf      	bgt.n	8000936 <__aeabi_fdiv+0xba>
 80009d6:	379e      	adds	r7, #158	; 0x9e
 80009d8:	0029      	movs	r1, r5
 80009da:	40bd      	lsls	r5, r7
 80009dc:	40d9      	lsrs	r1, r3
 80009de:	1e6a      	subs	r2, r5, #1
 80009e0:	4195      	sbcs	r5, r2
 80009e2:	430d      	orrs	r5, r1
 80009e4:	076b      	lsls	r3, r5, #29
 80009e6:	d004      	beq.n	80009f2 <__aeabi_fdiv+0x176>
 80009e8:	230f      	movs	r3, #15
 80009ea:	402b      	ands	r3, r5
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d000      	beq.n	80009f2 <__aeabi_fdiv+0x176>
 80009f0:	3504      	adds	r5, #4
 80009f2:	016b      	lsls	r3, r5, #5
 80009f4:	d544      	bpl.n	8000a80 <__aeabi_fdiv+0x204>
 80009f6:	2001      	movs	r0, #1
 80009f8:	2500      	movs	r5, #0
 80009fa:	e79e      	b.n	800093a <__aeabi_fdiv+0xbe>
 80009fc:	20ff      	movs	r0, #255	; 0xff
 80009fe:	2500      	movs	r5, #0
 8000a00:	e79b      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a02:	2580      	movs	r5, #128	; 0x80
 8000a04:	2600      	movs	r6, #0
 8000a06:	20ff      	movs	r0, #255	; 0xff
 8000a08:	03ed      	lsls	r5, r5, #15
 8000a0a:	e796      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	4698      	mov	r8, r3
 8000a10:	2080      	movs	r0, #128	; 0x80
 8000a12:	03c0      	lsls	r0, r0, #15
 8000a14:	4205      	tst	r5, r0
 8000a16:	d009      	beq.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000a18:	4643      	mov	r3, r8
 8000a1a:	4203      	tst	r3, r0
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_fdiv+0x1b0>
 8000a1e:	4645      	mov	r5, r8
 8000a20:	4305      	orrs	r5, r0
 8000a22:	026d      	lsls	r5, r5, #9
 8000a24:	0026      	movs	r6, r4
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	0a6d      	lsrs	r5, r5, #9
 8000a2a:	e786      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a2c:	2080      	movs	r0, #128	; 0x80
 8000a2e:	03c0      	lsls	r0, r0, #15
 8000a30:	4305      	orrs	r5, r0
 8000a32:	026d      	lsls	r5, r5, #9
 8000a34:	20ff      	movs	r0, #255	; 0xff
 8000a36:	0a6d      	lsrs	r5, r5, #9
 8000a38:	e77f      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a3a:	4641      	mov	r1, r8
 8000a3c:	016a      	lsls	r2, r5, #5
 8000a3e:	0148      	lsls	r0, r1, #5
 8000a40:	4282      	cmp	r2, r0
 8000a42:	d219      	bcs.n	8000a78 <__aeabi_fdiv+0x1fc>
 8000a44:	211b      	movs	r1, #27
 8000a46:	2500      	movs	r5, #0
 8000a48:	3f01      	subs	r7, #1
 8000a4a:	2601      	movs	r6, #1
 8000a4c:	0014      	movs	r4, r2
 8000a4e:	006d      	lsls	r5, r5, #1
 8000a50:	0052      	lsls	r2, r2, #1
 8000a52:	2c00      	cmp	r4, #0
 8000a54:	db01      	blt.n	8000a5a <__aeabi_fdiv+0x1de>
 8000a56:	4290      	cmp	r0, r2
 8000a58:	d801      	bhi.n	8000a5e <__aeabi_fdiv+0x1e2>
 8000a5a:	1a12      	subs	r2, r2, r0
 8000a5c:	4335      	orrs	r5, r6
 8000a5e:	3901      	subs	r1, #1
 8000a60:	2900      	cmp	r1, #0
 8000a62:	d1f3      	bne.n	8000a4c <__aeabi_fdiv+0x1d0>
 8000a64:	1e50      	subs	r0, r2, #1
 8000a66:	4182      	sbcs	r2, r0
 8000a68:	0038      	movs	r0, r7
 8000a6a:	307f      	adds	r0, #127	; 0x7f
 8000a6c:	001e      	movs	r6, r3
 8000a6e:	4315      	orrs	r5, r2
 8000a70:	2800      	cmp	r0, #0
 8000a72:	dd00      	ble.n	8000a76 <__aeabi_fdiv+0x1fa>
 8000a74:	e74b      	b.n	800090e <__aeabi_fdiv+0x92>
 8000a76:	e7aa      	b.n	80009ce <__aeabi_fdiv+0x152>
 8000a78:	211a      	movs	r1, #26
 8000a7a:	2501      	movs	r5, #1
 8000a7c:	1a12      	subs	r2, r2, r0
 8000a7e:	e7e4      	b.n	8000a4a <__aeabi_fdiv+0x1ce>
 8000a80:	01ad      	lsls	r5, r5, #6
 8000a82:	2000      	movs	r0, #0
 8000a84:	0a6d      	lsrs	r5, r5, #9
 8000a86:	e758      	b.n	800093a <__aeabi_fdiv+0xbe>
 8000a88:	0800e9c0 	.word	0x0800e9c0
 8000a8c:	f7ffffff 	.word	0xf7ffffff
 8000a90:	0800ea00 	.word	0x0800ea00

08000a94 <__eqsf2>:
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	0042      	lsls	r2, r0, #1
 8000a98:	024e      	lsls	r6, r1, #9
 8000a9a:	004c      	lsls	r4, r1, #1
 8000a9c:	0245      	lsls	r5, r0, #9
 8000a9e:	0a6d      	lsrs	r5, r5, #9
 8000aa0:	0e12      	lsrs	r2, r2, #24
 8000aa2:	0fc3      	lsrs	r3, r0, #31
 8000aa4:	0a76      	lsrs	r6, r6, #9
 8000aa6:	0e24      	lsrs	r4, r4, #24
 8000aa8:	0fc9      	lsrs	r1, r1, #31
 8000aaa:	2aff      	cmp	r2, #255	; 0xff
 8000aac:	d00f      	beq.n	8000ace <__eqsf2+0x3a>
 8000aae:	2cff      	cmp	r4, #255	; 0xff
 8000ab0:	d011      	beq.n	8000ad6 <__eqsf2+0x42>
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	42a2      	cmp	r2, r4
 8000ab6:	d000      	beq.n	8000aba <__eqsf2+0x26>
 8000ab8:	bd70      	pop	{r4, r5, r6, pc}
 8000aba:	42b5      	cmp	r5, r6
 8000abc:	d1fc      	bne.n	8000ab8 <__eqsf2+0x24>
 8000abe:	428b      	cmp	r3, r1
 8000ac0:	d00d      	beq.n	8000ade <__eqsf2+0x4a>
 8000ac2:	2a00      	cmp	r2, #0
 8000ac4:	d1f8      	bne.n	8000ab8 <__eqsf2+0x24>
 8000ac6:	0028      	movs	r0, r5
 8000ac8:	1e45      	subs	r5, r0, #1
 8000aca:	41a8      	sbcs	r0, r5
 8000acc:	e7f4      	b.n	8000ab8 <__eqsf2+0x24>
 8000ace:	2001      	movs	r0, #1
 8000ad0:	2d00      	cmp	r5, #0
 8000ad2:	d1f1      	bne.n	8000ab8 <__eqsf2+0x24>
 8000ad4:	e7eb      	b.n	8000aae <__eqsf2+0x1a>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	2e00      	cmp	r6, #0
 8000ada:	d1ed      	bne.n	8000ab8 <__eqsf2+0x24>
 8000adc:	e7e9      	b.n	8000ab2 <__eqsf2+0x1e>
 8000ade:	2000      	movs	r0, #0
 8000ae0:	e7ea      	b.n	8000ab8 <__eqsf2+0x24>
 8000ae2:	46c0      	nop			; (mov r8, r8)

08000ae4 <__gesf2>:
 8000ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae6:	0042      	lsls	r2, r0, #1
 8000ae8:	0246      	lsls	r6, r0, #9
 8000aea:	024d      	lsls	r5, r1, #9
 8000aec:	004c      	lsls	r4, r1, #1
 8000aee:	0fc3      	lsrs	r3, r0, #31
 8000af0:	0a76      	lsrs	r6, r6, #9
 8000af2:	0e12      	lsrs	r2, r2, #24
 8000af4:	0a6d      	lsrs	r5, r5, #9
 8000af6:	0e24      	lsrs	r4, r4, #24
 8000af8:	0fc8      	lsrs	r0, r1, #31
 8000afa:	2aff      	cmp	r2, #255	; 0xff
 8000afc:	d01f      	beq.n	8000b3e <__gesf2+0x5a>
 8000afe:	2cff      	cmp	r4, #255	; 0xff
 8000b00:	d010      	beq.n	8000b24 <__gesf2+0x40>
 8000b02:	2a00      	cmp	r2, #0
 8000b04:	d11f      	bne.n	8000b46 <__gesf2+0x62>
 8000b06:	4271      	negs	r1, r6
 8000b08:	4171      	adcs	r1, r6
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d101      	bne.n	8000b12 <__gesf2+0x2e>
 8000b0e:	2d00      	cmp	r5, #0
 8000b10:	d01e      	beq.n	8000b50 <__gesf2+0x6c>
 8000b12:	2900      	cmp	r1, #0
 8000b14:	d10e      	bne.n	8000b34 <__gesf2+0x50>
 8000b16:	4283      	cmp	r3, r0
 8000b18:	d01e      	beq.n	8000b58 <__gesf2+0x74>
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	1e58      	subs	r0, r3, #1
 8000b1e:	4008      	ands	r0, r1
 8000b20:	3801      	subs	r0, #1
 8000b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b24:	2d00      	cmp	r5, #0
 8000b26:	d126      	bne.n	8000b76 <__gesf2+0x92>
 8000b28:	2a00      	cmp	r2, #0
 8000b2a:	d1f4      	bne.n	8000b16 <__gesf2+0x32>
 8000b2c:	4271      	negs	r1, r6
 8000b2e:	4171      	adcs	r1, r6
 8000b30:	2900      	cmp	r1, #0
 8000b32:	d0f0      	beq.n	8000b16 <__gesf2+0x32>
 8000b34:	2800      	cmp	r0, #0
 8000b36:	d1f4      	bne.n	8000b22 <__gesf2+0x3e>
 8000b38:	2001      	movs	r0, #1
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	e7f1      	b.n	8000b22 <__gesf2+0x3e>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d119      	bne.n	8000b76 <__gesf2+0x92>
 8000b42:	2cff      	cmp	r4, #255	; 0xff
 8000b44:	d0ee      	beq.n	8000b24 <__gesf2+0x40>
 8000b46:	2c00      	cmp	r4, #0
 8000b48:	d1e5      	bne.n	8000b16 <__gesf2+0x32>
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	d1e3      	bne.n	8000b16 <__gesf2+0x32>
 8000b4e:	e7e4      	b.n	8000b1a <__gesf2+0x36>
 8000b50:	2000      	movs	r0, #0
 8000b52:	2e00      	cmp	r6, #0
 8000b54:	d0e5      	beq.n	8000b22 <__gesf2+0x3e>
 8000b56:	e7e0      	b.n	8000b1a <__gesf2+0x36>
 8000b58:	42a2      	cmp	r2, r4
 8000b5a:	dc05      	bgt.n	8000b68 <__gesf2+0x84>
 8000b5c:	dbea      	blt.n	8000b34 <__gesf2+0x50>
 8000b5e:	42ae      	cmp	r6, r5
 8000b60:	d802      	bhi.n	8000b68 <__gesf2+0x84>
 8000b62:	d3e7      	bcc.n	8000b34 <__gesf2+0x50>
 8000b64:	2000      	movs	r0, #0
 8000b66:	e7dc      	b.n	8000b22 <__gesf2+0x3e>
 8000b68:	4241      	negs	r1, r0
 8000b6a:	4141      	adcs	r1, r0
 8000b6c:	4248      	negs	r0, r1
 8000b6e:	2102      	movs	r1, #2
 8000b70:	4008      	ands	r0, r1
 8000b72:	3801      	subs	r0, #1
 8000b74:	e7d5      	b.n	8000b22 <__gesf2+0x3e>
 8000b76:	2002      	movs	r0, #2
 8000b78:	4240      	negs	r0, r0
 8000b7a:	e7d2      	b.n	8000b22 <__gesf2+0x3e>

08000b7c <__lesf2>:
 8000b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7e:	0042      	lsls	r2, r0, #1
 8000b80:	0246      	lsls	r6, r0, #9
 8000b82:	024d      	lsls	r5, r1, #9
 8000b84:	004c      	lsls	r4, r1, #1
 8000b86:	0fc3      	lsrs	r3, r0, #31
 8000b88:	0a76      	lsrs	r6, r6, #9
 8000b8a:	0e12      	lsrs	r2, r2, #24
 8000b8c:	0a6d      	lsrs	r5, r5, #9
 8000b8e:	0e24      	lsrs	r4, r4, #24
 8000b90:	0fc8      	lsrs	r0, r1, #31
 8000b92:	2aff      	cmp	r2, #255	; 0xff
 8000b94:	d00d      	beq.n	8000bb2 <__lesf2+0x36>
 8000b96:	2cff      	cmp	r4, #255	; 0xff
 8000b98:	d00f      	beq.n	8000bba <__lesf2+0x3e>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d123      	bne.n	8000be6 <__lesf2+0x6a>
 8000b9e:	4271      	negs	r1, r6
 8000ba0:	4171      	adcs	r1, r6
 8000ba2:	2c00      	cmp	r4, #0
 8000ba4:	d10f      	bne.n	8000bc6 <__lesf2+0x4a>
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	d10d      	bne.n	8000bc6 <__lesf2+0x4a>
 8000baa:	2000      	movs	r0, #0
 8000bac:	2e00      	cmp	r6, #0
 8000bae:	d014      	beq.n	8000bda <__lesf2+0x5e>
 8000bb0:	e00d      	b.n	8000bce <__lesf2+0x52>
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	d110      	bne.n	8000bd8 <__lesf2+0x5c>
 8000bb6:	2cff      	cmp	r4, #255	; 0xff
 8000bb8:	d115      	bne.n	8000be6 <__lesf2+0x6a>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d10c      	bne.n	8000bd8 <__lesf2+0x5c>
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d103      	bne.n	8000bca <__lesf2+0x4e>
 8000bc2:	4271      	negs	r1, r6
 8000bc4:	4171      	adcs	r1, r6
 8000bc6:	2900      	cmp	r1, #0
 8000bc8:	d108      	bne.n	8000bdc <__lesf2+0x60>
 8000bca:	4283      	cmp	r3, r0
 8000bcc:	d010      	beq.n	8000bf0 <__lesf2+0x74>
 8000bce:	2102      	movs	r1, #2
 8000bd0:	1e58      	subs	r0, r3, #1
 8000bd2:	4008      	ands	r0, r1
 8000bd4:	3801      	subs	r0, #1
 8000bd6:	e000      	b.n	8000bda <__lesf2+0x5e>
 8000bd8:	2002      	movs	r0, #2
 8000bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	d1fc      	bne.n	8000bda <__lesf2+0x5e>
 8000be0:	2001      	movs	r0, #1
 8000be2:	4240      	negs	r0, r0
 8000be4:	e7f9      	b.n	8000bda <__lesf2+0x5e>
 8000be6:	2c00      	cmp	r4, #0
 8000be8:	d1ef      	bne.n	8000bca <__lesf2+0x4e>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d1ed      	bne.n	8000bca <__lesf2+0x4e>
 8000bee:	e7ee      	b.n	8000bce <__lesf2+0x52>
 8000bf0:	42a2      	cmp	r2, r4
 8000bf2:	dc05      	bgt.n	8000c00 <__lesf2+0x84>
 8000bf4:	dbf2      	blt.n	8000bdc <__lesf2+0x60>
 8000bf6:	42ae      	cmp	r6, r5
 8000bf8:	d802      	bhi.n	8000c00 <__lesf2+0x84>
 8000bfa:	d3ef      	bcc.n	8000bdc <__lesf2+0x60>
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	e7ec      	b.n	8000bda <__lesf2+0x5e>
 8000c00:	4241      	negs	r1, r0
 8000c02:	4141      	adcs	r1, r0
 8000c04:	4248      	negs	r0, r1
 8000c06:	2102      	movs	r1, #2
 8000c08:	4008      	ands	r0, r1
 8000c0a:	3801      	subs	r0, #1
 8000c0c:	e7e5      	b.n	8000bda <__lesf2+0x5e>
 8000c0e:	46c0      	nop			; (mov r8, r8)

08000c10 <__aeabi_fmul>:
 8000c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c12:	4657      	mov	r7, sl
 8000c14:	464e      	mov	r6, r9
 8000c16:	4645      	mov	r5, r8
 8000c18:	46de      	mov	lr, fp
 8000c1a:	0244      	lsls	r4, r0, #9
 8000c1c:	b5e0      	push	{r5, r6, r7, lr}
 8000c1e:	0045      	lsls	r5, r0, #1
 8000c20:	1c0f      	adds	r7, r1, #0
 8000c22:	0a64      	lsrs	r4, r4, #9
 8000c24:	0e2d      	lsrs	r5, r5, #24
 8000c26:	0fc6      	lsrs	r6, r0, #31
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d047      	beq.n	8000cbc <__aeabi_fmul+0xac>
 8000c2c:	2dff      	cmp	r5, #255	; 0xff
 8000c2e:	d04d      	beq.n	8000ccc <__aeabi_fmul+0xbc>
 8000c30:	2300      	movs	r3, #0
 8000c32:	2080      	movs	r0, #128	; 0x80
 8000c34:	469a      	mov	sl, r3
 8000c36:	469b      	mov	fp, r3
 8000c38:	00e4      	lsls	r4, r4, #3
 8000c3a:	04c0      	lsls	r0, r0, #19
 8000c3c:	4304      	orrs	r4, r0
 8000c3e:	3d7f      	subs	r5, #127	; 0x7f
 8000c40:	0278      	lsls	r0, r7, #9
 8000c42:	0a43      	lsrs	r3, r0, #9
 8000c44:	4699      	mov	r9, r3
 8000c46:	007a      	lsls	r2, r7, #1
 8000c48:	0ffb      	lsrs	r3, r7, #31
 8000c4a:	4698      	mov	r8, r3
 8000c4c:	0e12      	lsrs	r2, r2, #24
 8000c4e:	464b      	mov	r3, r9
 8000c50:	d044      	beq.n	8000cdc <__aeabi_fmul+0xcc>
 8000c52:	2aff      	cmp	r2, #255	; 0xff
 8000c54:	d011      	beq.n	8000c7a <__aeabi_fmul+0x6a>
 8000c56:	00d8      	lsls	r0, r3, #3
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	04db      	lsls	r3, r3, #19
 8000c5c:	4303      	orrs	r3, r0
 8000c5e:	4699      	mov	r9, r3
 8000c60:	2000      	movs	r0, #0
 8000c62:	3a7f      	subs	r2, #127	; 0x7f
 8000c64:	18ad      	adds	r5, r5, r2
 8000c66:	4647      	mov	r7, r8
 8000c68:	4653      	mov	r3, sl
 8000c6a:	4077      	eors	r7, r6
 8000c6c:	1c69      	adds	r1, r5, #1
 8000c6e:	2b0f      	cmp	r3, #15
 8000c70:	d83f      	bhi.n	8000cf2 <__aeabi_fmul+0xe2>
 8000c72:	4a72      	ldr	r2, [pc, #456]	; (8000e3c <__aeabi_fmul+0x22c>)
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	58d3      	ldr	r3, [r2, r3]
 8000c78:	469f      	mov	pc, r3
 8000c7a:	35ff      	adds	r5, #255	; 0xff
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d000      	beq.n	8000c82 <__aeabi_fmul+0x72>
 8000c80:	e079      	b.n	8000d76 <__aeabi_fmul+0x166>
 8000c82:	4652      	mov	r2, sl
 8000c84:	2302      	movs	r3, #2
 8000c86:	431a      	orrs	r2, r3
 8000c88:	4692      	mov	sl, r2
 8000c8a:	2002      	movs	r0, #2
 8000c8c:	e7eb      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000c8e:	4647      	mov	r7, r8
 8000c90:	464c      	mov	r4, r9
 8000c92:	4683      	mov	fp, r0
 8000c94:	465b      	mov	r3, fp
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d028      	beq.n	8000cec <__aeabi_fmul+0xdc>
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_fmul+0x90>
 8000c9e:	e0c6      	b.n	8000e2e <__aeabi_fmul+0x21e>
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d14f      	bne.n	8000d44 <__aeabi_fmul+0x134>
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	2400      	movs	r4, #0
 8000ca8:	05c0      	lsls	r0, r0, #23
 8000caa:	07ff      	lsls	r7, r7, #31
 8000cac:	4320      	orrs	r0, r4
 8000cae:	4338      	orrs	r0, r7
 8000cb0:	bcf0      	pop	{r4, r5, r6, r7}
 8000cb2:	46bb      	mov	fp, r7
 8000cb4:	46b2      	mov	sl, r6
 8000cb6:	46a9      	mov	r9, r5
 8000cb8:	46a0      	mov	r8, r4
 8000cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d171      	bne.n	8000da4 <__aeabi_fmul+0x194>
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	469a      	mov	sl, r3
 8000cc4:	3b03      	subs	r3, #3
 8000cc6:	2500      	movs	r5, #0
 8000cc8:	469b      	mov	fp, r3
 8000cca:	e7b9      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000ccc:	2c00      	cmp	r4, #0
 8000cce:	d163      	bne.n	8000d98 <__aeabi_fmul+0x188>
 8000cd0:	2308      	movs	r3, #8
 8000cd2:	469a      	mov	sl, r3
 8000cd4:	3b06      	subs	r3, #6
 8000cd6:	25ff      	movs	r5, #255	; 0xff
 8000cd8:	469b      	mov	fp, r3
 8000cda:	e7b1      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d150      	bne.n	8000d82 <__aeabi_fmul+0x172>
 8000ce0:	4652      	mov	r2, sl
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	4692      	mov	sl, r2
 8000ce8:	2001      	movs	r0, #1
 8000cea:	e7bc      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000cec:	20ff      	movs	r0, #255	; 0xff
 8000cee:	2400      	movs	r4, #0
 8000cf0:	e7da      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000cf2:	4648      	mov	r0, r9
 8000cf4:	0c26      	lsrs	r6, r4, #16
 8000cf6:	0424      	lsls	r4, r4, #16
 8000cf8:	0c22      	lsrs	r2, r4, #16
 8000cfa:	0404      	lsls	r4, r0, #16
 8000cfc:	0c24      	lsrs	r4, r4, #16
 8000cfe:	464b      	mov	r3, r9
 8000d00:	0020      	movs	r0, r4
 8000d02:	0c1b      	lsrs	r3, r3, #16
 8000d04:	4350      	muls	r0, r2
 8000d06:	4374      	muls	r4, r6
 8000d08:	435a      	muls	r2, r3
 8000d0a:	435e      	muls	r6, r3
 8000d0c:	1912      	adds	r2, r2, r4
 8000d0e:	0c03      	lsrs	r3, r0, #16
 8000d10:	189b      	adds	r3, r3, r2
 8000d12:	429c      	cmp	r4, r3
 8000d14:	d903      	bls.n	8000d1e <__aeabi_fmul+0x10e>
 8000d16:	2280      	movs	r2, #128	; 0x80
 8000d18:	0252      	lsls	r2, r2, #9
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	4466      	add	r6, ip
 8000d1e:	0400      	lsls	r0, r0, #16
 8000d20:	041a      	lsls	r2, r3, #16
 8000d22:	0c00      	lsrs	r0, r0, #16
 8000d24:	1812      	adds	r2, r2, r0
 8000d26:	0194      	lsls	r4, r2, #6
 8000d28:	1e60      	subs	r0, r4, #1
 8000d2a:	4184      	sbcs	r4, r0
 8000d2c:	0c1b      	lsrs	r3, r3, #16
 8000d2e:	0e92      	lsrs	r2, r2, #26
 8000d30:	199b      	adds	r3, r3, r6
 8000d32:	4314      	orrs	r4, r2
 8000d34:	019b      	lsls	r3, r3, #6
 8000d36:	431c      	orrs	r4, r3
 8000d38:	011b      	lsls	r3, r3, #4
 8000d3a:	d572      	bpl.n	8000e22 <__aeabi_fmul+0x212>
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	0863      	lsrs	r3, r4, #1
 8000d40:	4004      	ands	r4, r0
 8000d42:	431c      	orrs	r4, r3
 8000d44:	0008      	movs	r0, r1
 8000d46:	307f      	adds	r0, #127	; 0x7f
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	dd3c      	ble.n	8000dc6 <__aeabi_fmul+0x1b6>
 8000d4c:	0763      	lsls	r3, r4, #29
 8000d4e:	d004      	beq.n	8000d5a <__aeabi_fmul+0x14a>
 8000d50:	230f      	movs	r3, #15
 8000d52:	4023      	ands	r3, r4
 8000d54:	2b04      	cmp	r3, #4
 8000d56:	d000      	beq.n	8000d5a <__aeabi_fmul+0x14a>
 8000d58:	3404      	adds	r4, #4
 8000d5a:	0123      	lsls	r3, r4, #4
 8000d5c:	d503      	bpl.n	8000d66 <__aeabi_fmul+0x156>
 8000d5e:	3180      	adds	r1, #128	; 0x80
 8000d60:	0008      	movs	r0, r1
 8000d62:	4b37      	ldr	r3, [pc, #220]	; (8000e40 <__aeabi_fmul+0x230>)
 8000d64:	401c      	ands	r4, r3
 8000d66:	28fe      	cmp	r0, #254	; 0xfe
 8000d68:	dcc0      	bgt.n	8000cec <__aeabi_fmul+0xdc>
 8000d6a:	01a4      	lsls	r4, r4, #6
 8000d6c:	0a64      	lsrs	r4, r4, #9
 8000d6e:	b2c0      	uxtb	r0, r0
 8000d70:	e79a      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000d72:	0037      	movs	r7, r6
 8000d74:	e78e      	b.n	8000c94 <__aeabi_fmul+0x84>
 8000d76:	4652      	mov	r2, sl
 8000d78:	2303      	movs	r3, #3
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	4692      	mov	sl, r2
 8000d7e:	2003      	movs	r0, #3
 8000d80:	e771      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000d82:	4648      	mov	r0, r9
 8000d84:	f002 f974 	bl	8003070 <__clzsi2>
 8000d88:	464a      	mov	r2, r9
 8000d8a:	1f43      	subs	r3, r0, #5
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	1a2d      	subs	r5, r5, r0
 8000d90:	4691      	mov	r9, r2
 8000d92:	2000      	movs	r0, #0
 8000d94:	3d76      	subs	r5, #118	; 0x76
 8000d96:	e766      	b.n	8000c66 <__aeabi_fmul+0x56>
 8000d98:	230c      	movs	r3, #12
 8000d9a:	469a      	mov	sl, r3
 8000d9c:	3b09      	subs	r3, #9
 8000d9e:	25ff      	movs	r5, #255	; 0xff
 8000da0:	469b      	mov	fp, r3
 8000da2:	e74d      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000da4:	0020      	movs	r0, r4
 8000da6:	f002 f963 	bl	8003070 <__clzsi2>
 8000daa:	2576      	movs	r5, #118	; 0x76
 8000dac:	1f43      	subs	r3, r0, #5
 8000dae:	409c      	lsls	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	426d      	negs	r5, r5
 8000db4:	469a      	mov	sl, r3
 8000db6:	469b      	mov	fp, r3
 8000db8:	1a2d      	subs	r5, r5, r0
 8000dba:	e741      	b.n	8000c40 <__aeabi_fmul+0x30>
 8000dbc:	2480      	movs	r4, #128	; 0x80
 8000dbe:	2700      	movs	r7, #0
 8000dc0:	20ff      	movs	r0, #255	; 0xff
 8000dc2:	03e4      	lsls	r4, r4, #15
 8000dc4:	e770      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	1a1b      	subs	r3, r3, r0
 8000dca:	2b1b      	cmp	r3, #27
 8000dcc:	dd00      	ble.n	8000dd0 <__aeabi_fmul+0x1c0>
 8000dce:	e769      	b.n	8000ca4 <__aeabi_fmul+0x94>
 8000dd0:	319e      	adds	r1, #158	; 0x9e
 8000dd2:	0020      	movs	r0, r4
 8000dd4:	408c      	lsls	r4, r1
 8000dd6:	40d8      	lsrs	r0, r3
 8000dd8:	1e63      	subs	r3, r4, #1
 8000dda:	419c      	sbcs	r4, r3
 8000ddc:	4304      	orrs	r4, r0
 8000dde:	0763      	lsls	r3, r4, #29
 8000de0:	d004      	beq.n	8000dec <__aeabi_fmul+0x1dc>
 8000de2:	230f      	movs	r3, #15
 8000de4:	4023      	ands	r3, r4
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d000      	beq.n	8000dec <__aeabi_fmul+0x1dc>
 8000dea:	3404      	adds	r4, #4
 8000dec:	0163      	lsls	r3, r4, #5
 8000dee:	d51a      	bpl.n	8000e26 <__aeabi_fmul+0x216>
 8000df0:	2001      	movs	r0, #1
 8000df2:	2400      	movs	r4, #0
 8000df4:	e758      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000df6:	2080      	movs	r0, #128	; 0x80
 8000df8:	03c0      	lsls	r0, r0, #15
 8000dfa:	4204      	tst	r4, r0
 8000dfc:	d009      	beq.n	8000e12 <__aeabi_fmul+0x202>
 8000dfe:	464b      	mov	r3, r9
 8000e00:	4203      	tst	r3, r0
 8000e02:	d106      	bne.n	8000e12 <__aeabi_fmul+0x202>
 8000e04:	464c      	mov	r4, r9
 8000e06:	4304      	orrs	r4, r0
 8000e08:	0264      	lsls	r4, r4, #9
 8000e0a:	4647      	mov	r7, r8
 8000e0c:	20ff      	movs	r0, #255	; 0xff
 8000e0e:	0a64      	lsrs	r4, r4, #9
 8000e10:	e74a      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e12:	2080      	movs	r0, #128	; 0x80
 8000e14:	03c0      	lsls	r0, r0, #15
 8000e16:	4304      	orrs	r4, r0
 8000e18:	0264      	lsls	r4, r4, #9
 8000e1a:	0037      	movs	r7, r6
 8000e1c:	20ff      	movs	r0, #255	; 0xff
 8000e1e:	0a64      	lsrs	r4, r4, #9
 8000e20:	e742      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e22:	0029      	movs	r1, r5
 8000e24:	e78e      	b.n	8000d44 <__aeabi_fmul+0x134>
 8000e26:	01a4      	lsls	r4, r4, #6
 8000e28:	2000      	movs	r0, #0
 8000e2a:	0a64      	lsrs	r4, r4, #9
 8000e2c:	e73c      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e2e:	2080      	movs	r0, #128	; 0x80
 8000e30:	03c0      	lsls	r0, r0, #15
 8000e32:	4304      	orrs	r4, r0
 8000e34:	0264      	lsls	r4, r4, #9
 8000e36:	20ff      	movs	r0, #255	; 0xff
 8000e38:	0a64      	lsrs	r4, r4, #9
 8000e3a:	e735      	b.n	8000ca8 <__aeabi_fmul+0x98>
 8000e3c:	0800ea40 	.word	0x0800ea40
 8000e40:	f7ffffff 	.word	0xf7ffffff

08000e44 <__aeabi_fsub>:
 8000e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e46:	4646      	mov	r6, r8
 8000e48:	46d6      	mov	lr, sl
 8000e4a:	464f      	mov	r7, r9
 8000e4c:	0243      	lsls	r3, r0, #9
 8000e4e:	0a5b      	lsrs	r3, r3, #9
 8000e50:	00da      	lsls	r2, r3, #3
 8000e52:	4694      	mov	ip, r2
 8000e54:	024a      	lsls	r2, r1, #9
 8000e56:	b5c0      	push	{r6, r7, lr}
 8000e58:	0044      	lsls	r4, r0, #1
 8000e5a:	0a56      	lsrs	r6, r2, #9
 8000e5c:	1c05      	adds	r5, r0, #0
 8000e5e:	46b0      	mov	r8, r6
 8000e60:	0e24      	lsrs	r4, r4, #24
 8000e62:	004e      	lsls	r6, r1, #1
 8000e64:	0992      	lsrs	r2, r2, #6
 8000e66:	001f      	movs	r7, r3
 8000e68:	0020      	movs	r0, r4
 8000e6a:	4692      	mov	sl, r2
 8000e6c:	0fed      	lsrs	r5, r5, #31
 8000e6e:	0e36      	lsrs	r6, r6, #24
 8000e70:	0fc9      	lsrs	r1, r1, #31
 8000e72:	2eff      	cmp	r6, #255	; 0xff
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0x34>
 8000e76:	e07f      	b.n	8000f78 <__aeabi_fsub+0x134>
 8000e78:	2201      	movs	r2, #1
 8000e7a:	4051      	eors	r1, r2
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d051      	beq.n	8000f24 <__aeabi_fsub+0xe0>
 8000e80:	1ba2      	subs	r2, r4, r6
 8000e82:	4691      	mov	r9, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	dc00      	bgt.n	8000e8a <__aeabi_fsub+0x46>
 8000e88:	e07e      	b.n	8000f88 <__aeabi_fsub+0x144>
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fsub+0x4c>
 8000e8e:	e099      	b.n	8000fc4 <__aeabi_fsub+0x180>
 8000e90:	2cff      	cmp	r4, #255	; 0xff
 8000e92:	d100      	bne.n	8000e96 <__aeabi_fsub+0x52>
 8000e94:	e08c      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	4652      	mov	r2, sl
 8000e9a:	04db      	lsls	r3, r3, #19
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	4692      	mov	sl, r2
 8000ea0:	464a      	mov	r2, r9
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	2a1b      	cmp	r2, #27
 8000ea6:	dc08      	bgt.n	8000eba <__aeabi_fsub+0x76>
 8000ea8:	4653      	mov	r3, sl
 8000eaa:	2120      	movs	r1, #32
 8000eac:	40d3      	lsrs	r3, r2
 8000eae:	1a89      	subs	r1, r1, r2
 8000eb0:	4652      	mov	r2, sl
 8000eb2:	408a      	lsls	r2, r1
 8000eb4:	1e51      	subs	r1, r2, #1
 8000eb6:	418a      	sbcs	r2, r1
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	4662      	mov	r2, ip
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	015a      	lsls	r2, r3, #5
 8000ec0:	d400      	bmi.n	8000ec4 <__aeabi_fsub+0x80>
 8000ec2:	e0f3      	b.n	80010ac <__aeabi_fsub+0x268>
 8000ec4:	019b      	lsls	r3, r3, #6
 8000ec6:	099e      	lsrs	r6, r3, #6
 8000ec8:	0030      	movs	r0, r6
 8000eca:	f002 f8d1 	bl	8003070 <__clzsi2>
 8000ece:	3805      	subs	r0, #5
 8000ed0:	4086      	lsls	r6, r0
 8000ed2:	4284      	cmp	r4, r0
 8000ed4:	dd00      	ble.n	8000ed8 <__aeabi_fsub+0x94>
 8000ed6:	e0f7      	b.n	80010c8 <__aeabi_fsub+0x284>
 8000ed8:	0032      	movs	r2, r6
 8000eda:	1b04      	subs	r4, r0, r4
 8000edc:	2020      	movs	r0, #32
 8000ede:	3401      	adds	r4, #1
 8000ee0:	40e2      	lsrs	r2, r4
 8000ee2:	1b04      	subs	r4, r0, r4
 8000ee4:	40a6      	lsls	r6, r4
 8000ee6:	0033      	movs	r3, r6
 8000ee8:	1e5e      	subs	r6, r3, #1
 8000eea:	41b3      	sbcs	r3, r6
 8000eec:	2400      	movs	r4, #0
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	075a      	lsls	r2, r3, #29
 8000ef2:	d004      	beq.n	8000efe <__aeabi_fsub+0xba>
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	2a04      	cmp	r2, #4
 8000efa:	d000      	beq.n	8000efe <__aeabi_fsub+0xba>
 8000efc:	3304      	adds	r3, #4
 8000efe:	015a      	lsls	r2, r3, #5
 8000f00:	d400      	bmi.n	8000f04 <__aeabi_fsub+0xc0>
 8000f02:	e0d6      	b.n	80010b2 <__aeabi_fsub+0x26e>
 8000f04:	1c62      	adds	r2, r4, #1
 8000f06:	2cfe      	cmp	r4, #254	; 0xfe
 8000f08:	d100      	bne.n	8000f0c <__aeabi_fsub+0xc8>
 8000f0a:	e0da      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000f0c:	019b      	lsls	r3, r3, #6
 8000f0e:	0a5f      	lsrs	r7, r3, #9
 8000f10:	b2d0      	uxtb	r0, r2
 8000f12:	05c0      	lsls	r0, r0, #23
 8000f14:	4338      	orrs	r0, r7
 8000f16:	07ed      	lsls	r5, r5, #31
 8000f18:	4328      	orrs	r0, r5
 8000f1a:	bce0      	pop	{r5, r6, r7}
 8000f1c:	46ba      	mov	sl, r7
 8000f1e:	46b1      	mov	r9, r6
 8000f20:	46a8      	mov	r8, r5
 8000f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f24:	1ba2      	subs	r2, r4, r6
 8000f26:	4691      	mov	r9, r2
 8000f28:	2a00      	cmp	r2, #0
 8000f2a:	dd63      	ble.n	8000ff4 <__aeabi_fsub+0x1b0>
 8000f2c:	2e00      	cmp	r6, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0xee>
 8000f30:	e099      	b.n	8001066 <__aeabi_fsub+0x222>
 8000f32:	2cff      	cmp	r4, #255	; 0xff
 8000f34:	d03c      	beq.n	8000fb0 <__aeabi_fsub+0x16c>
 8000f36:	2380      	movs	r3, #128	; 0x80
 8000f38:	4652      	mov	r2, sl
 8000f3a:	04db      	lsls	r3, r3, #19
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	4692      	mov	sl, r2
 8000f40:	464a      	mov	r2, r9
 8000f42:	2301      	movs	r3, #1
 8000f44:	2a1b      	cmp	r2, #27
 8000f46:	dc08      	bgt.n	8000f5a <__aeabi_fsub+0x116>
 8000f48:	4653      	mov	r3, sl
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	40d3      	lsrs	r3, r2
 8000f4e:	1a89      	subs	r1, r1, r2
 8000f50:	4652      	mov	r2, sl
 8000f52:	408a      	lsls	r2, r1
 8000f54:	1e51      	subs	r1, r2, #1
 8000f56:	418a      	sbcs	r2, r1
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	4463      	add	r3, ip
 8000f5c:	015a      	lsls	r2, r3, #5
 8000f5e:	d400      	bmi.n	8000f62 <__aeabi_fsub+0x11e>
 8000f60:	e0a4      	b.n	80010ac <__aeabi_fsub+0x268>
 8000f62:	3401      	adds	r4, #1
 8000f64:	2cff      	cmp	r4, #255	; 0xff
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x126>
 8000f68:	e0ab      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4997      	ldr	r1, [pc, #604]	; (80011cc <__aeabi_fsub+0x388>)
 8000f6e:	401a      	ands	r2, r3
 8000f70:	085b      	lsrs	r3, r3, #1
 8000f72:	400b      	ands	r3, r1
 8000f74:	4313      	orrs	r3, r2
 8000f76:	e7bb      	b.n	8000ef0 <__aeabi_fsub+0xac>
 8000f78:	2a00      	cmp	r2, #0
 8000f7a:	d032      	beq.n	8000fe2 <__aeabi_fsub+0x19e>
 8000f7c:	428d      	cmp	r5, r1
 8000f7e:	d035      	beq.n	8000fec <__aeabi_fsub+0x1a8>
 8000f80:	22ff      	movs	r2, #255	; 0xff
 8000f82:	4252      	negs	r2, r2
 8000f84:	4691      	mov	r9, r2
 8000f86:	44a1      	add	r9, r4
 8000f88:	464a      	mov	r2, r9
 8000f8a:	2a00      	cmp	r2, #0
 8000f8c:	d051      	beq.n	8001032 <__aeabi_fsub+0x1ee>
 8000f8e:	1b30      	subs	r0, r6, r4
 8000f90:	2c00      	cmp	r4, #0
 8000f92:	d000      	beq.n	8000f96 <__aeabi_fsub+0x152>
 8000f94:	e09c      	b.n	80010d0 <__aeabi_fsub+0x28c>
 8000f96:	4663      	mov	r3, ip
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d100      	bne.n	8000f9e <__aeabi_fsub+0x15a>
 8000f9c:	e0df      	b.n	800115e <__aeabi_fsub+0x31a>
 8000f9e:	3801      	subs	r0, #1
 8000fa0:	2800      	cmp	r0, #0
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_fsub+0x162>
 8000fa4:	e0f7      	b.n	8001196 <__aeabi_fsub+0x352>
 8000fa6:	2eff      	cmp	r6, #255	; 0xff
 8000fa8:	d000      	beq.n	8000fac <__aeabi_fsub+0x168>
 8000faa:	e099      	b.n	80010e0 <__aeabi_fsub+0x29c>
 8000fac:	000d      	movs	r5, r1
 8000fae:	4643      	mov	r3, r8
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_fsub+0x172>
 8000fb4:	e085      	b.n	80010c2 <__aeabi_fsub+0x27e>
 8000fb6:	2780      	movs	r7, #128	; 0x80
 8000fb8:	03ff      	lsls	r7, r7, #15
 8000fba:	431f      	orrs	r7, r3
 8000fbc:	027f      	lsls	r7, r7, #9
 8000fbe:	20ff      	movs	r0, #255	; 0xff
 8000fc0:	0a7f      	lsrs	r7, r7, #9
 8000fc2:	e7a6      	b.n	8000f12 <__aeabi_fsub+0xce>
 8000fc4:	4652      	mov	r2, sl
 8000fc6:	2a00      	cmp	r2, #0
 8000fc8:	d074      	beq.n	80010b4 <__aeabi_fsub+0x270>
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4252      	negs	r2, r2
 8000fce:	4690      	mov	r8, r2
 8000fd0:	44c1      	add	r9, r8
 8000fd2:	464a      	mov	r2, r9
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0x196>
 8000fd8:	e0c8      	b.n	800116c <__aeabi_fsub+0x328>
 8000fda:	2cff      	cmp	r4, #255	; 0xff
 8000fdc:	d000      	beq.n	8000fe0 <__aeabi_fsub+0x19c>
 8000fde:	e75f      	b.n	8000ea0 <__aeabi_fsub+0x5c>
 8000fe0:	e7e6      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4051      	eors	r1, r2
 8000fe6:	42a9      	cmp	r1, r5
 8000fe8:	d000      	beq.n	8000fec <__aeabi_fsub+0x1a8>
 8000fea:	e749      	b.n	8000e80 <__aeabi_fsub+0x3c>
 8000fec:	22ff      	movs	r2, #255	; 0xff
 8000fee:	4252      	negs	r2, r2
 8000ff0:	4691      	mov	r9, r2
 8000ff2:	44a1      	add	r9, r4
 8000ff4:	464a      	mov	r2, r9
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d043      	beq.n	8001082 <__aeabi_fsub+0x23e>
 8000ffa:	1b31      	subs	r1, r6, r4
 8000ffc:	2c00      	cmp	r4, #0
 8000ffe:	d100      	bne.n	8001002 <__aeabi_fsub+0x1be>
 8001000:	e08c      	b.n	800111c <__aeabi_fsub+0x2d8>
 8001002:	2eff      	cmp	r6, #255	; 0xff
 8001004:	d100      	bne.n	8001008 <__aeabi_fsub+0x1c4>
 8001006:	e092      	b.n	800112e <__aeabi_fsub+0x2ea>
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	4662      	mov	r2, ip
 800100c:	04db      	lsls	r3, r3, #19
 800100e:	431a      	orrs	r2, r3
 8001010:	4694      	mov	ip, r2
 8001012:	2301      	movs	r3, #1
 8001014:	291b      	cmp	r1, #27
 8001016:	dc09      	bgt.n	800102c <__aeabi_fsub+0x1e8>
 8001018:	2020      	movs	r0, #32
 800101a:	4663      	mov	r3, ip
 800101c:	4662      	mov	r2, ip
 800101e:	40cb      	lsrs	r3, r1
 8001020:	1a41      	subs	r1, r0, r1
 8001022:	408a      	lsls	r2, r1
 8001024:	0011      	movs	r1, r2
 8001026:	1e48      	subs	r0, r1, #1
 8001028:	4181      	sbcs	r1, r0
 800102a:	430b      	orrs	r3, r1
 800102c:	0034      	movs	r4, r6
 800102e:	4453      	add	r3, sl
 8001030:	e794      	b.n	8000f5c <__aeabi_fsub+0x118>
 8001032:	22fe      	movs	r2, #254	; 0xfe
 8001034:	1c66      	adds	r6, r4, #1
 8001036:	4232      	tst	r2, r6
 8001038:	d164      	bne.n	8001104 <__aeabi_fsub+0x2c0>
 800103a:	2c00      	cmp	r4, #0
 800103c:	d000      	beq.n	8001040 <__aeabi_fsub+0x1fc>
 800103e:	e082      	b.n	8001146 <__aeabi_fsub+0x302>
 8001040:	4663      	mov	r3, ip
 8001042:	2b00      	cmp	r3, #0
 8001044:	d100      	bne.n	8001048 <__aeabi_fsub+0x204>
 8001046:	e0ab      	b.n	80011a0 <__aeabi_fsub+0x35c>
 8001048:	4653      	mov	r3, sl
 800104a:	2b00      	cmp	r3, #0
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x20c>
 800104e:	e760      	b.n	8000f12 <__aeabi_fsub+0xce>
 8001050:	4663      	mov	r3, ip
 8001052:	4652      	mov	r2, sl
 8001054:	1a9b      	subs	r3, r3, r2
 8001056:	015a      	lsls	r2, r3, #5
 8001058:	d400      	bmi.n	800105c <__aeabi_fsub+0x218>
 800105a:	e0aa      	b.n	80011b2 <__aeabi_fsub+0x36e>
 800105c:	4663      	mov	r3, ip
 800105e:	4652      	mov	r2, sl
 8001060:	000d      	movs	r5, r1
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	e744      	b.n	8000ef0 <__aeabi_fsub+0xac>
 8001066:	4652      	mov	r2, sl
 8001068:	2a00      	cmp	r2, #0
 800106a:	d023      	beq.n	80010b4 <__aeabi_fsub+0x270>
 800106c:	2201      	movs	r2, #1
 800106e:	4252      	negs	r2, r2
 8001070:	4690      	mov	r8, r2
 8001072:	44c1      	add	r9, r8
 8001074:	464a      	mov	r2, r9
 8001076:	2a00      	cmp	r2, #0
 8001078:	d075      	beq.n	8001166 <__aeabi_fsub+0x322>
 800107a:	2cff      	cmp	r4, #255	; 0xff
 800107c:	d000      	beq.n	8001080 <__aeabi_fsub+0x23c>
 800107e:	e75f      	b.n	8000f40 <__aeabi_fsub+0xfc>
 8001080:	e796      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001082:	26fe      	movs	r6, #254	; 0xfe
 8001084:	3401      	adds	r4, #1
 8001086:	4226      	tst	r6, r4
 8001088:	d153      	bne.n	8001132 <__aeabi_fsub+0x2ee>
 800108a:	2800      	cmp	r0, #0
 800108c:	d172      	bne.n	8001174 <__aeabi_fsub+0x330>
 800108e:	4663      	mov	r3, ip
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_fsub+0x252>
 8001094:	e093      	b.n	80011be <__aeabi_fsub+0x37a>
 8001096:	4653      	mov	r3, sl
 8001098:	2b00      	cmp	r3, #0
 800109a:	d100      	bne.n	800109e <__aeabi_fsub+0x25a>
 800109c:	e739      	b.n	8000f12 <__aeabi_fsub+0xce>
 800109e:	4463      	add	r3, ip
 80010a0:	2400      	movs	r4, #0
 80010a2:	015a      	lsls	r2, r3, #5
 80010a4:	d502      	bpl.n	80010ac <__aeabi_fsub+0x268>
 80010a6:	4a4a      	ldr	r2, [pc, #296]	; (80011d0 <__aeabi_fsub+0x38c>)
 80010a8:	3401      	adds	r4, #1
 80010aa:	4013      	ands	r3, r2
 80010ac:	075a      	lsls	r2, r3, #29
 80010ae:	d000      	beq.n	80010b2 <__aeabi_fsub+0x26e>
 80010b0:	e720      	b.n	8000ef4 <__aeabi_fsub+0xb0>
 80010b2:	08db      	lsrs	r3, r3, #3
 80010b4:	2cff      	cmp	r4, #255	; 0xff
 80010b6:	d100      	bne.n	80010ba <__aeabi_fsub+0x276>
 80010b8:	e77a      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 80010ba:	025b      	lsls	r3, r3, #9
 80010bc:	0a5f      	lsrs	r7, r3, #9
 80010be:	b2e0      	uxtb	r0, r4
 80010c0:	e727      	b.n	8000f12 <__aeabi_fsub+0xce>
 80010c2:	20ff      	movs	r0, #255	; 0xff
 80010c4:	2700      	movs	r7, #0
 80010c6:	e724      	b.n	8000f12 <__aeabi_fsub+0xce>
 80010c8:	4b41      	ldr	r3, [pc, #260]	; (80011d0 <__aeabi_fsub+0x38c>)
 80010ca:	1a24      	subs	r4, r4, r0
 80010cc:	4033      	ands	r3, r6
 80010ce:	e70f      	b.n	8000ef0 <__aeabi_fsub+0xac>
 80010d0:	2eff      	cmp	r6, #255	; 0xff
 80010d2:	d100      	bne.n	80010d6 <__aeabi_fsub+0x292>
 80010d4:	e76a      	b.n	8000fac <__aeabi_fsub+0x168>
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	4662      	mov	r2, ip
 80010da:	04db      	lsls	r3, r3, #19
 80010dc:	431a      	orrs	r2, r3
 80010de:	4694      	mov	ip, r2
 80010e0:	2301      	movs	r3, #1
 80010e2:	281b      	cmp	r0, #27
 80010e4:	dc09      	bgt.n	80010fa <__aeabi_fsub+0x2b6>
 80010e6:	2420      	movs	r4, #32
 80010e8:	4663      	mov	r3, ip
 80010ea:	4662      	mov	r2, ip
 80010ec:	40c3      	lsrs	r3, r0
 80010ee:	1a20      	subs	r0, r4, r0
 80010f0:	4082      	lsls	r2, r0
 80010f2:	0010      	movs	r0, r2
 80010f4:	1e44      	subs	r4, r0, #1
 80010f6:	41a0      	sbcs	r0, r4
 80010f8:	4303      	orrs	r3, r0
 80010fa:	4652      	mov	r2, sl
 80010fc:	000d      	movs	r5, r1
 80010fe:	0034      	movs	r4, r6
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	e6dc      	b.n	8000ebe <__aeabi_fsub+0x7a>
 8001104:	4663      	mov	r3, ip
 8001106:	4652      	mov	r2, sl
 8001108:	1a9e      	subs	r6, r3, r2
 800110a:	0173      	lsls	r3, r6, #5
 800110c:	d417      	bmi.n	800113e <__aeabi_fsub+0x2fa>
 800110e:	2e00      	cmp	r6, #0
 8001110:	d000      	beq.n	8001114 <__aeabi_fsub+0x2d0>
 8001112:	e6d9      	b.n	8000ec8 <__aeabi_fsub+0x84>
 8001114:	2500      	movs	r5, #0
 8001116:	2000      	movs	r0, #0
 8001118:	2700      	movs	r7, #0
 800111a:	e6fa      	b.n	8000f12 <__aeabi_fsub+0xce>
 800111c:	4663      	mov	r3, ip
 800111e:	2b00      	cmp	r3, #0
 8001120:	d044      	beq.n	80011ac <__aeabi_fsub+0x368>
 8001122:	3901      	subs	r1, #1
 8001124:	2900      	cmp	r1, #0
 8001126:	d04c      	beq.n	80011c2 <__aeabi_fsub+0x37e>
 8001128:	2eff      	cmp	r6, #255	; 0xff
 800112a:	d000      	beq.n	800112e <__aeabi_fsub+0x2ea>
 800112c:	e771      	b.n	8001012 <__aeabi_fsub+0x1ce>
 800112e:	4643      	mov	r3, r8
 8001130:	e73e      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001132:	2cff      	cmp	r4, #255	; 0xff
 8001134:	d0c5      	beq.n	80010c2 <__aeabi_fsub+0x27e>
 8001136:	4652      	mov	r2, sl
 8001138:	4462      	add	r2, ip
 800113a:	0853      	lsrs	r3, r2, #1
 800113c:	e7b6      	b.n	80010ac <__aeabi_fsub+0x268>
 800113e:	4663      	mov	r3, ip
 8001140:	000d      	movs	r5, r1
 8001142:	1ad6      	subs	r6, r2, r3
 8001144:	e6c0      	b.n	8000ec8 <__aeabi_fsub+0x84>
 8001146:	4662      	mov	r2, ip
 8001148:	2a00      	cmp	r2, #0
 800114a:	d116      	bne.n	800117a <__aeabi_fsub+0x336>
 800114c:	4653      	mov	r3, sl
 800114e:	2b00      	cmp	r3, #0
 8001150:	d000      	beq.n	8001154 <__aeabi_fsub+0x310>
 8001152:	e72b      	b.n	8000fac <__aeabi_fsub+0x168>
 8001154:	2780      	movs	r7, #128	; 0x80
 8001156:	2500      	movs	r5, #0
 8001158:	20ff      	movs	r0, #255	; 0xff
 800115a:	03ff      	lsls	r7, r7, #15
 800115c:	e6d9      	b.n	8000f12 <__aeabi_fsub+0xce>
 800115e:	000d      	movs	r5, r1
 8001160:	4643      	mov	r3, r8
 8001162:	0034      	movs	r4, r6
 8001164:	e7a6      	b.n	80010b4 <__aeabi_fsub+0x270>
 8001166:	4653      	mov	r3, sl
 8001168:	4463      	add	r3, ip
 800116a:	e6f7      	b.n	8000f5c <__aeabi_fsub+0x118>
 800116c:	4663      	mov	r3, ip
 800116e:	4652      	mov	r2, sl
 8001170:	1a9b      	subs	r3, r3, r2
 8001172:	e6a4      	b.n	8000ebe <__aeabi_fsub+0x7a>
 8001174:	4662      	mov	r2, ip
 8001176:	2a00      	cmp	r2, #0
 8001178:	d0d9      	beq.n	800112e <__aeabi_fsub+0x2ea>
 800117a:	4652      	mov	r2, sl
 800117c:	2a00      	cmp	r2, #0
 800117e:	d100      	bne.n	8001182 <__aeabi_fsub+0x33e>
 8001180:	e716      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	03d2      	lsls	r2, r2, #15
 8001186:	4213      	tst	r3, r2
 8001188:	d100      	bne.n	800118c <__aeabi_fsub+0x348>
 800118a:	e711      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 800118c:	4640      	mov	r0, r8
 800118e:	4210      	tst	r0, r2
 8001190:	d000      	beq.n	8001194 <__aeabi_fsub+0x350>
 8001192:	e70d      	b.n	8000fb0 <__aeabi_fsub+0x16c>
 8001194:	e70a      	b.n	8000fac <__aeabi_fsub+0x168>
 8001196:	4652      	mov	r2, sl
 8001198:	000d      	movs	r5, r1
 800119a:	0034      	movs	r4, r6
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	e68e      	b.n	8000ebe <__aeabi_fsub+0x7a>
 80011a0:	4653      	mov	r3, sl
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <__aeabi_fsub+0x374>
 80011a6:	000d      	movs	r5, r1
 80011a8:	4647      	mov	r7, r8
 80011aa:	e6b2      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011ac:	4643      	mov	r3, r8
 80011ae:	0034      	movs	r4, r6
 80011b0:	e780      	b.n	80010b4 <__aeabi_fsub+0x270>
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d000      	beq.n	80011b8 <__aeabi_fsub+0x374>
 80011b6:	e779      	b.n	80010ac <__aeabi_fsub+0x268>
 80011b8:	2500      	movs	r5, #0
 80011ba:	2700      	movs	r7, #0
 80011bc:	e6a9      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011be:	4647      	mov	r7, r8
 80011c0:	e6a7      	b.n	8000f12 <__aeabi_fsub+0xce>
 80011c2:	4653      	mov	r3, sl
 80011c4:	0034      	movs	r4, r6
 80011c6:	4463      	add	r3, ip
 80011c8:	e6c8      	b.n	8000f5c <__aeabi_fsub+0x118>
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	7dffffff 	.word	0x7dffffff
 80011d0:	fbffffff 	.word	0xfbffffff

080011d4 <__aeabi_f2iz>:
 80011d4:	0241      	lsls	r1, r0, #9
 80011d6:	0042      	lsls	r2, r0, #1
 80011d8:	0fc3      	lsrs	r3, r0, #31
 80011da:	0a49      	lsrs	r1, r1, #9
 80011dc:	2000      	movs	r0, #0
 80011de:	0e12      	lsrs	r2, r2, #24
 80011e0:	2a7e      	cmp	r2, #126	; 0x7e
 80011e2:	d903      	bls.n	80011ec <__aeabi_f2iz+0x18>
 80011e4:	2a9d      	cmp	r2, #157	; 0x9d
 80011e6:	d902      	bls.n	80011ee <__aeabi_f2iz+0x1a>
 80011e8:	4a09      	ldr	r2, [pc, #36]	; (8001210 <__aeabi_f2iz+0x3c>)
 80011ea:	1898      	adds	r0, r3, r2
 80011ec:	4770      	bx	lr
 80011ee:	2080      	movs	r0, #128	; 0x80
 80011f0:	0400      	lsls	r0, r0, #16
 80011f2:	4301      	orrs	r1, r0
 80011f4:	2a95      	cmp	r2, #149	; 0x95
 80011f6:	dc07      	bgt.n	8001208 <__aeabi_f2iz+0x34>
 80011f8:	2096      	movs	r0, #150	; 0x96
 80011fa:	1a82      	subs	r2, r0, r2
 80011fc:	40d1      	lsrs	r1, r2
 80011fe:	4248      	negs	r0, r1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1f3      	bne.n	80011ec <__aeabi_f2iz+0x18>
 8001204:	0008      	movs	r0, r1
 8001206:	e7f1      	b.n	80011ec <__aeabi_f2iz+0x18>
 8001208:	3a96      	subs	r2, #150	; 0x96
 800120a:	4091      	lsls	r1, r2
 800120c:	e7f7      	b.n	80011fe <__aeabi_f2iz+0x2a>
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	7fffffff 	.word	0x7fffffff

08001214 <__aeabi_i2f>:
 8001214:	b570      	push	{r4, r5, r6, lr}
 8001216:	2800      	cmp	r0, #0
 8001218:	d013      	beq.n	8001242 <__aeabi_i2f+0x2e>
 800121a:	17c3      	asrs	r3, r0, #31
 800121c:	18c5      	adds	r5, r0, r3
 800121e:	405d      	eors	r5, r3
 8001220:	0fc4      	lsrs	r4, r0, #31
 8001222:	0028      	movs	r0, r5
 8001224:	f001 ff24 	bl	8003070 <__clzsi2>
 8001228:	239e      	movs	r3, #158	; 0x9e
 800122a:	0001      	movs	r1, r0
 800122c:	1a1b      	subs	r3, r3, r0
 800122e:	2b96      	cmp	r3, #150	; 0x96
 8001230:	dc0f      	bgt.n	8001252 <__aeabi_i2f+0x3e>
 8001232:	2808      	cmp	r0, #8
 8001234:	dd01      	ble.n	800123a <__aeabi_i2f+0x26>
 8001236:	3908      	subs	r1, #8
 8001238:	408d      	lsls	r5, r1
 800123a:	026d      	lsls	r5, r5, #9
 800123c:	0a6d      	lsrs	r5, r5, #9
 800123e:	b2d8      	uxtb	r0, r3
 8001240:	e002      	b.n	8001248 <__aeabi_i2f+0x34>
 8001242:	2400      	movs	r4, #0
 8001244:	2000      	movs	r0, #0
 8001246:	2500      	movs	r5, #0
 8001248:	05c0      	lsls	r0, r0, #23
 800124a:	4328      	orrs	r0, r5
 800124c:	07e4      	lsls	r4, r4, #31
 800124e:	4320      	orrs	r0, r4
 8001250:	bd70      	pop	{r4, r5, r6, pc}
 8001252:	2b99      	cmp	r3, #153	; 0x99
 8001254:	dd0b      	ble.n	800126e <__aeabi_i2f+0x5a>
 8001256:	2205      	movs	r2, #5
 8001258:	002e      	movs	r6, r5
 800125a:	1a12      	subs	r2, r2, r0
 800125c:	40d6      	lsrs	r6, r2
 800125e:	0002      	movs	r2, r0
 8001260:	321b      	adds	r2, #27
 8001262:	4095      	lsls	r5, r2
 8001264:	0028      	movs	r0, r5
 8001266:	1e45      	subs	r5, r0, #1
 8001268:	41a8      	sbcs	r0, r5
 800126a:	0035      	movs	r5, r6
 800126c:	4305      	orrs	r5, r0
 800126e:	2905      	cmp	r1, #5
 8001270:	dd01      	ble.n	8001276 <__aeabi_i2f+0x62>
 8001272:	1f4a      	subs	r2, r1, #5
 8001274:	4095      	lsls	r5, r2
 8001276:	002a      	movs	r2, r5
 8001278:	4e08      	ldr	r6, [pc, #32]	; (800129c <__aeabi_i2f+0x88>)
 800127a:	4032      	ands	r2, r6
 800127c:	0768      	lsls	r0, r5, #29
 800127e:	d009      	beq.n	8001294 <__aeabi_i2f+0x80>
 8001280:	200f      	movs	r0, #15
 8001282:	4028      	ands	r0, r5
 8001284:	2804      	cmp	r0, #4
 8001286:	d005      	beq.n	8001294 <__aeabi_i2f+0x80>
 8001288:	3204      	adds	r2, #4
 800128a:	0150      	lsls	r0, r2, #5
 800128c:	d502      	bpl.n	8001294 <__aeabi_i2f+0x80>
 800128e:	239f      	movs	r3, #159	; 0x9f
 8001290:	4032      	ands	r2, r6
 8001292:	1a5b      	subs	r3, r3, r1
 8001294:	0192      	lsls	r2, r2, #6
 8001296:	0a55      	lsrs	r5, r2, #9
 8001298:	b2d8      	uxtb	r0, r3
 800129a:	e7d5      	b.n	8001248 <__aeabi_i2f+0x34>
 800129c:	fbffffff 	.word	0xfbffffff

080012a0 <__aeabi_dadd>:
 80012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a2:	464f      	mov	r7, r9
 80012a4:	46d6      	mov	lr, sl
 80012a6:	4646      	mov	r6, r8
 80012a8:	000d      	movs	r5, r1
 80012aa:	0001      	movs	r1, r0
 80012ac:	0018      	movs	r0, r3
 80012ae:	b5c0      	push	{r6, r7, lr}
 80012b0:	0017      	movs	r7, r2
 80012b2:	032b      	lsls	r3, r5, #12
 80012b4:	0a5a      	lsrs	r2, r3, #9
 80012b6:	0f4b      	lsrs	r3, r1, #29
 80012b8:	4313      	orrs	r3, r2
 80012ba:	00ca      	lsls	r2, r1, #3
 80012bc:	4691      	mov	r9, r2
 80012be:	0302      	lsls	r2, r0, #12
 80012c0:	006e      	lsls	r6, r5, #1
 80012c2:	0041      	lsls	r1, r0, #1
 80012c4:	0a52      	lsrs	r2, r2, #9
 80012c6:	0fec      	lsrs	r4, r5, #31
 80012c8:	0f7d      	lsrs	r5, r7, #29
 80012ca:	4315      	orrs	r5, r2
 80012cc:	0d76      	lsrs	r6, r6, #21
 80012ce:	0d49      	lsrs	r1, r1, #21
 80012d0:	0fc0      	lsrs	r0, r0, #31
 80012d2:	4682      	mov	sl, r0
 80012d4:	46ac      	mov	ip, r5
 80012d6:	00ff      	lsls	r7, r7, #3
 80012d8:	1a72      	subs	r2, r6, r1
 80012da:	4284      	cmp	r4, r0
 80012dc:	d100      	bne.n	80012e0 <__aeabi_dadd+0x40>
 80012de:	e098      	b.n	8001412 <__aeabi_dadd+0x172>
 80012e0:	2a00      	cmp	r2, #0
 80012e2:	dc00      	bgt.n	80012e6 <__aeabi_dadd+0x46>
 80012e4:	e081      	b.n	80013ea <__aeabi_dadd+0x14a>
 80012e6:	2900      	cmp	r1, #0
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x4c>
 80012ea:	e0b6      	b.n	800145a <__aeabi_dadd+0x1ba>
 80012ec:	49c9      	ldr	r1, [pc, #804]	; (8001614 <__aeabi_dadd+0x374>)
 80012ee:	428e      	cmp	r6, r1
 80012f0:	d100      	bne.n	80012f4 <__aeabi_dadd+0x54>
 80012f2:	e172      	b.n	80015da <__aeabi_dadd+0x33a>
 80012f4:	2180      	movs	r1, #128	; 0x80
 80012f6:	0028      	movs	r0, r5
 80012f8:	0409      	lsls	r1, r1, #16
 80012fa:	4308      	orrs	r0, r1
 80012fc:	4684      	mov	ip, r0
 80012fe:	2a38      	cmp	r2, #56	; 0x38
 8001300:	dd00      	ble.n	8001304 <__aeabi_dadd+0x64>
 8001302:	e15e      	b.n	80015c2 <__aeabi_dadd+0x322>
 8001304:	2a1f      	cmp	r2, #31
 8001306:	dd00      	ble.n	800130a <__aeabi_dadd+0x6a>
 8001308:	e1ee      	b.n	80016e8 <__aeabi_dadd+0x448>
 800130a:	2020      	movs	r0, #32
 800130c:	0039      	movs	r1, r7
 800130e:	4665      	mov	r5, ip
 8001310:	1a80      	subs	r0, r0, r2
 8001312:	4087      	lsls	r7, r0
 8001314:	40d1      	lsrs	r1, r2
 8001316:	4085      	lsls	r5, r0
 8001318:	430d      	orrs	r5, r1
 800131a:	0039      	movs	r1, r7
 800131c:	1e4f      	subs	r7, r1, #1
 800131e:	41b9      	sbcs	r1, r7
 8001320:	4667      	mov	r7, ip
 8001322:	40d7      	lsrs	r7, r2
 8001324:	4329      	orrs	r1, r5
 8001326:	1bdb      	subs	r3, r3, r7
 8001328:	464a      	mov	r2, r9
 800132a:	1a55      	subs	r5, r2, r1
 800132c:	45a9      	cmp	r9, r5
 800132e:	4189      	sbcs	r1, r1
 8001330:	4249      	negs	r1, r1
 8001332:	1a5b      	subs	r3, r3, r1
 8001334:	4698      	mov	r8, r3
 8001336:	4643      	mov	r3, r8
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	d400      	bmi.n	800133e <__aeabi_dadd+0x9e>
 800133c:	e0cc      	b.n	80014d8 <__aeabi_dadd+0x238>
 800133e:	4643      	mov	r3, r8
 8001340:	025b      	lsls	r3, r3, #9
 8001342:	0a5b      	lsrs	r3, r3, #9
 8001344:	4698      	mov	r8, r3
 8001346:	4643      	mov	r3, r8
 8001348:	2b00      	cmp	r3, #0
 800134a:	d100      	bne.n	800134e <__aeabi_dadd+0xae>
 800134c:	e12c      	b.n	80015a8 <__aeabi_dadd+0x308>
 800134e:	4640      	mov	r0, r8
 8001350:	f001 fe8e 	bl	8003070 <__clzsi2>
 8001354:	0001      	movs	r1, r0
 8001356:	3908      	subs	r1, #8
 8001358:	2220      	movs	r2, #32
 800135a:	0028      	movs	r0, r5
 800135c:	4643      	mov	r3, r8
 800135e:	1a52      	subs	r2, r2, r1
 8001360:	408b      	lsls	r3, r1
 8001362:	40d0      	lsrs	r0, r2
 8001364:	408d      	lsls	r5, r1
 8001366:	4303      	orrs	r3, r0
 8001368:	428e      	cmp	r6, r1
 800136a:	dd00      	ble.n	800136e <__aeabi_dadd+0xce>
 800136c:	e117      	b.n	800159e <__aeabi_dadd+0x2fe>
 800136e:	1b8e      	subs	r6, r1, r6
 8001370:	1c72      	adds	r2, r6, #1
 8001372:	2a1f      	cmp	r2, #31
 8001374:	dd00      	ble.n	8001378 <__aeabi_dadd+0xd8>
 8001376:	e1a7      	b.n	80016c8 <__aeabi_dadd+0x428>
 8001378:	2120      	movs	r1, #32
 800137a:	0018      	movs	r0, r3
 800137c:	002e      	movs	r6, r5
 800137e:	1a89      	subs	r1, r1, r2
 8001380:	408d      	lsls	r5, r1
 8001382:	4088      	lsls	r0, r1
 8001384:	40d6      	lsrs	r6, r2
 8001386:	40d3      	lsrs	r3, r2
 8001388:	1e69      	subs	r1, r5, #1
 800138a:	418d      	sbcs	r5, r1
 800138c:	4330      	orrs	r0, r6
 800138e:	4698      	mov	r8, r3
 8001390:	2600      	movs	r6, #0
 8001392:	4305      	orrs	r5, r0
 8001394:	076b      	lsls	r3, r5, #29
 8001396:	d009      	beq.n	80013ac <__aeabi_dadd+0x10c>
 8001398:	230f      	movs	r3, #15
 800139a:	402b      	ands	r3, r5
 800139c:	2b04      	cmp	r3, #4
 800139e:	d005      	beq.n	80013ac <__aeabi_dadd+0x10c>
 80013a0:	1d2b      	adds	r3, r5, #4
 80013a2:	42ab      	cmp	r3, r5
 80013a4:	41ad      	sbcs	r5, r5
 80013a6:	426d      	negs	r5, r5
 80013a8:	44a8      	add	r8, r5
 80013aa:	001d      	movs	r5, r3
 80013ac:	4643      	mov	r3, r8
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	d400      	bmi.n	80013b4 <__aeabi_dadd+0x114>
 80013b2:	e094      	b.n	80014de <__aeabi_dadd+0x23e>
 80013b4:	4b97      	ldr	r3, [pc, #604]	; (8001614 <__aeabi_dadd+0x374>)
 80013b6:	1c72      	adds	r2, r6, #1
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d100      	bne.n	80013be <__aeabi_dadd+0x11e>
 80013bc:	e09d      	b.n	80014fa <__aeabi_dadd+0x25a>
 80013be:	4641      	mov	r1, r8
 80013c0:	4b95      	ldr	r3, [pc, #596]	; (8001618 <__aeabi_dadd+0x378>)
 80013c2:	08ed      	lsrs	r5, r5, #3
 80013c4:	4019      	ands	r1, r3
 80013c6:	000b      	movs	r3, r1
 80013c8:	0552      	lsls	r2, r2, #21
 80013ca:	0749      	lsls	r1, r1, #29
 80013cc:	025b      	lsls	r3, r3, #9
 80013ce:	4329      	orrs	r1, r5
 80013d0:	0b1b      	lsrs	r3, r3, #12
 80013d2:	0d52      	lsrs	r2, r2, #21
 80013d4:	0512      	lsls	r2, r2, #20
 80013d6:	4313      	orrs	r3, r2
 80013d8:	07e4      	lsls	r4, r4, #31
 80013da:	4323      	orrs	r3, r4
 80013dc:	0008      	movs	r0, r1
 80013de:	0019      	movs	r1, r3
 80013e0:	bce0      	pop	{r5, r6, r7}
 80013e2:	46ba      	mov	sl, r7
 80013e4:	46b1      	mov	r9, r6
 80013e6:	46a8      	mov	r8, r5
 80013e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ea:	2a00      	cmp	r2, #0
 80013ec:	d043      	beq.n	8001476 <__aeabi_dadd+0x1d6>
 80013ee:	1b8a      	subs	r2, r1, r6
 80013f0:	2e00      	cmp	r6, #0
 80013f2:	d000      	beq.n	80013f6 <__aeabi_dadd+0x156>
 80013f4:	e12a      	b.n	800164c <__aeabi_dadd+0x3ac>
 80013f6:	464c      	mov	r4, r9
 80013f8:	431c      	orrs	r4, r3
 80013fa:	d100      	bne.n	80013fe <__aeabi_dadd+0x15e>
 80013fc:	e1d1      	b.n	80017a2 <__aeabi_dadd+0x502>
 80013fe:	1e54      	subs	r4, r2, #1
 8001400:	2a01      	cmp	r2, #1
 8001402:	d100      	bne.n	8001406 <__aeabi_dadd+0x166>
 8001404:	e21f      	b.n	8001846 <__aeabi_dadd+0x5a6>
 8001406:	4d83      	ldr	r5, [pc, #524]	; (8001614 <__aeabi_dadd+0x374>)
 8001408:	42aa      	cmp	r2, r5
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x16e>
 800140c:	e272      	b.n	80018f4 <__aeabi_dadd+0x654>
 800140e:	0022      	movs	r2, r4
 8001410:	e123      	b.n	800165a <__aeabi_dadd+0x3ba>
 8001412:	2a00      	cmp	r2, #0
 8001414:	dc00      	bgt.n	8001418 <__aeabi_dadd+0x178>
 8001416:	e098      	b.n	800154a <__aeabi_dadd+0x2aa>
 8001418:	2900      	cmp	r1, #0
 800141a:	d042      	beq.n	80014a2 <__aeabi_dadd+0x202>
 800141c:	497d      	ldr	r1, [pc, #500]	; (8001614 <__aeabi_dadd+0x374>)
 800141e:	428e      	cmp	r6, r1
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x184>
 8001422:	e0da      	b.n	80015da <__aeabi_dadd+0x33a>
 8001424:	2180      	movs	r1, #128	; 0x80
 8001426:	0028      	movs	r0, r5
 8001428:	0409      	lsls	r1, r1, #16
 800142a:	4308      	orrs	r0, r1
 800142c:	4684      	mov	ip, r0
 800142e:	2a38      	cmp	r2, #56	; 0x38
 8001430:	dd00      	ble.n	8001434 <__aeabi_dadd+0x194>
 8001432:	e129      	b.n	8001688 <__aeabi_dadd+0x3e8>
 8001434:	2a1f      	cmp	r2, #31
 8001436:	dc00      	bgt.n	800143a <__aeabi_dadd+0x19a>
 8001438:	e187      	b.n	800174a <__aeabi_dadd+0x4aa>
 800143a:	0011      	movs	r1, r2
 800143c:	4665      	mov	r5, ip
 800143e:	3920      	subs	r1, #32
 8001440:	40cd      	lsrs	r5, r1
 8001442:	2a20      	cmp	r2, #32
 8001444:	d004      	beq.n	8001450 <__aeabi_dadd+0x1b0>
 8001446:	2040      	movs	r0, #64	; 0x40
 8001448:	4661      	mov	r1, ip
 800144a:	1a82      	subs	r2, r0, r2
 800144c:	4091      	lsls	r1, r2
 800144e:	430f      	orrs	r7, r1
 8001450:	0039      	movs	r1, r7
 8001452:	1e4f      	subs	r7, r1, #1
 8001454:	41b9      	sbcs	r1, r7
 8001456:	430d      	orrs	r5, r1
 8001458:	e11b      	b.n	8001692 <__aeabi_dadd+0x3f2>
 800145a:	0029      	movs	r1, r5
 800145c:	4339      	orrs	r1, r7
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x1c2>
 8001460:	e0b5      	b.n	80015ce <__aeabi_dadd+0x32e>
 8001462:	1e51      	subs	r1, r2, #1
 8001464:	2a01      	cmp	r2, #1
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x1ca>
 8001468:	e1ab      	b.n	80017c2 <__aeabi_dadd+0x522>
 800146a:	486a      	ldr	r0, [pc, #424]	; (8001614 <__aeabi_dadd+0x374>)
 800146c:	4282      	cmp	r2, r0
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x1d2>
 8001470:	e1b2      	b.n	80017d8 <__aeabi_dadd+0x538>
 8001472:	000a      	movs	r2, r1
 8001474:	e743      	b.n	80012fe <__aeabi_dadd+0x5e>
 8001476:	4969      	ldr	r1, [pc, #420]	; (800161c <__aeabi_dadd+0x37c>)
 8001478:	1c75      	adds	r5, r6, #1
 800147a:	420d      	tst	r5, r1
 800147c:	d000      	beq.n	8001480 <__aeabi_dadd+0x1e0>
 800147e:	e0cf      	b.n	8001620 <__aeabi_dadd+0x380>
 8001480:	2e00      	cmp	r6, #0
 8001482:	d000      	beq.n	8001486 <__aeabi_dadd+0x1e6>
 8001484:	e193      	b.n	80017ae <__aeabi_dadd+0x50e>
 8001486:	4649      	mov	r1, r9
 8001488:	4319      	orrs	r1, r3
 800148a:	d100      	bne.n	800148e <__aeabi_dadd+0x1ee>
 800148c:	e1d1      	b.n	8001832 <__aeabi_dadd+0x592>
 800148e:	4661      	mov	r1, ip
 8001490:	4339      	orrs	r1, r7
 8001492:	d000      	beq.n	8001496 <__aeabi_dadd+0x1f6>
 8001494:	e1e3      	b.n	800185e <__aeabi_dadd+0x5be>
 8001496:	4649      	mov	r1, r9
 8001498:	0758      	lsls	r0, r3, #29
 800149a:	08c9      	lsrs	r1, r1, #3
 800149c:	4301      	orrs	r1, r0
 800149e:	08db      	lsrs	r3, r3, #3
 80014a0:	e026      	b.n	80014f0 <__aeabi_dadd+0x250>
 80014a2:	0029      	movs	r1, r5
 80014a4:	4339      	orrs	r1, r7
 80014a6:	d100      	bne.n	80014aa <__aeabi_dadd+0x20a>
 80014a8:	e091      	b.n	80015ce <__aeabi_dadd+0x32e>
 80014aa:	1e51      	subs	r1, r2, #1
 80014ac:	2a01      	cmp	r2, #1
 80014ae:	d005      	beq.n	80014bc <__aeabi_dadd+0x21c>
 80014b0:	4858      	ldr	r0, [pc, #352]	; (8001614 <__aeabi_dadd+0x374>)
 80014b2:	4282      	cmp	r2, r0
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x218>
 80014b6:	e18f      	b.n	80017d8 <__aeabi_dadd+0x538>
 80014b8:	000a      	movs	r2, r1
 80014ba:	e7b8      	b.n	800142e <__aeabi_dadd+0x18e>
 80014bc:	003d      	movs	r5, r7
 80014be:	444d      	add	r5, r9
 80014c0:	454d      	cmp	r5, r9
 80014c2:	4189      	sbcs	r1, r1
 80014c4:	4463      	add	r3, ip
 80014c6:	4698      	mov	r8, r3
 80014c8:	4249      	negs	r1, r1
 80014ca:	4488      	add	r8, r1
 80014cc:	4643      	mov	r3, r8
 80014ce:	2602      	movs	r6, #2
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	d500      	bpl.n	80014d6 <__aeabi_dadd+0x236>
 80014d4:	e0eb      	b.n	80016ae <__aeabi_dadd+0x40e>
 80014d6:	3e01      	subs	r6, #1
 80014d8:	076b      	lsls	r3, r5, #29
 80014da:	d000      	beq.n	80014de <__aeabi_dadd+0x23e>
 80014dc:	e75c      	b.n	8001398 <__aeabi_dadd+0xf8>
 80014de:	4643      	mov	r3, r8
 80014e0:	08e9      	lsrs	r1, r5, #3
 80014e2:	075a      	lsls	r2, r3, #29
 80014e4:	4311      	orrs	r1, r2
 80014e6:	0032      	movs	r2, r6
 80014e8:	08db      	lsrs	r3, r3, #3
 80014ea:	484a      	ldr	r0, [pc, #296]	; (8001614 <__aeabi_dadd+0x374>)
 80014ec:	4282      	cmp	r2, r0
 80014ee:	d021      	beq.n	8001534 <__aeabi_dadd+0x294>
 80014f0:	031b      	lsls	r3, r3, #12
 80014f2:	0552      	lsls	r2, r2, #21
 80014f4:	0b1b      	lsrs	r3, r3, #12
 80014f6:	0d52      	lsrs	r2, r2, #21
 80014f8:	e76c      	b.n	80013d4 <__aeabi_dadd+0x134>
 80014fa:	2300      	movs	r3, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	e769      	b.n	80013d4 <__aeabi_dadd+0x134>
 8001500:	002a      	movs	r2, r5
 8001502:	433a      	orrs	r2, r7
 8001504:	d069      	beq.n	80015da <__aeabi_dadd+0x33a>
 8001506:	464a      	mov	r2, r9
 8001508:	0758      	lsls	r0, r3, #29
 800150a:	08d1      	lsrs	r1, r2, #3
 800150c:	08da      	lsrs	r2, r3, #3
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	031b      	lsls	r3, r3, #12
 8001512:	4308      	orrs	r0, r1
 8001514:	421a      	tst	r2, r3
 8001516:	d007      	beq.n	8001528 <__aeabi_dadd+0x288>
 8001518:	0029      	movs	r1, r5
 800151a:	08ed      	lsrs	r5, r5, #3
 800151c:	421d      	tst	r5, r3
 800151e:	d103      	bne.n	8001528 <__aeabi_dadd+0x288>
 8001520:	002a      	movs	r2, r5
 8001522:	08ff      	lsrs	r7, r7, #3
 8001524:	0748      	lsls	r0, r1, #29
 8001526:	4338      	orrs	r0, r7
 8001528:	0f43      	lsrs	r3, r0, #29
 800152a:	00c1      	lsls	r1, r0, #3
 800152c:	075b      	lsls	r3, r3, #29
 800152e:	08c9      	lsrs	r1, r1, #3
 8001530:	4319      	orrs	r1, r3
 8001532:	0013      	movs	r3, r2
 8001534:	000a      	movs	r2, r1
 8001536:	431a      	orrs	r2, r3
 8001538:	d100      	bne.n	800153c <__aeabi_dadd+0x29c>
 800153a:	e213      	b.n	8001964 <__aeabi_dadd+0x6c4>
 800153c:	2280      	movs	r2, #128	; 0x80
 800153e:	0312      	lsls	r2, r2, #12
 8001540:	4313      	orrs	r3, r2
 8001542:	031b      	lsls	r3, r3, #12
 8001544:	4a33      	ldr	r2, [pc, #204]	; (8001614 <__aeabi_dadd+0x374>)
 8001546:	0b1b      	lsrs	r3, r3, #12
 8001548:	e744      	b.n	80013d4 <__aeabi_dadd+0x134>
 800154a:	2a00      	cmp	r2, #0
 800154c:	d04b      	beq.n	80015e6 <__aeabi_dadd+0x346>
 800154e:	1b8a      	subs	r2, r1, r6
 8001550:	2e00      	cmp	r6, #0
 8001552:	d100      	bne.n	8001556 <__aeabi_dadd+0x2b6>
 8001554:	e0e7      	b.n	8001726 <__aeabi_dadd+0x486>
 8001556:	482f      	ldr	r0, [pc, #188]	; (8001614 <__aeabi_dadd+0x374>)
 8001558:	4281      	cmp	r1, r0
 800155a:	d100      	bne.n	800155e <__aeabi_dadd+0x2be>
 800155c:	e195      	b.n	800188a <__aeabi_dadd+0x5ea>
 800155e:	2080      	movs	r0, #128	; 0x80
 8001560:	0400      	lsls	r0, r0, #16
 8001562:	4303      	orrs	r3, r0
 8001564:	2a38      	cmp	r2, #56	; 0x38
 8001566:	dd00      	ble.n	800156a <__aeabi_dadd+0x2ca>
 8001568:	e143      	b.n	80017f2 <__aeabi_dadd+0x552>
 800156a:	2a1f      	cmp	r2, #31
 800156c:	dd00      	ble.n	8001570 <__aeabi_dadd+0x2d0>
 800156e:	e1db      	b.n	8001928 <__aeabi_dadd+0x688>
 8001570:	2020      	movs	r0, #32
 8001572:	001d      	movs	r5, r3
 8001574:	464e      	mov	r6, r9
 8001576:	1a80      	subs	r0, r0, r2
 8001578:	4085      	lsls	r5, r0
 800157a:	40d6      	lsrs	r6, r2
 800157c:	4335      	orrs	r5, r6
 800157e:	464e      	mov	r6, r9
 8001580:	4086      	lsls	r6, r0
 8001582:	0030      	movs	r0, r6
 8001584:	40d3      	lsrs	r3, r2
 8001586:	1e46      	subs	r6, r0, #1
 8001588:	41b0      	sbcs	r0, r6
 800158a:	449c      	add	ip, r3
 800158c:	4305      	orrs	r5, r0
 800158e:	19ed      	adds	r5, r5, r7
 8001590:	42bd      	cmp	r5, r7
 8001592:	419b      	sbcs	r3, r3
 8001594:	425b      	negs	r3, r3
 8001596:	4463      	add	r3, ip
 8001598:	4698      	mov	r8, r3
 800159a:	000e      	movs	r6, r1
 800159c:	e07f      	b.n	800169e <__aeabi_dadd+0x3fe>
 800159e:	4a1e      	ldr	r2, [pc, #120]	; (8001618 <__aeabi_dadd+0x378>)
 80015a0:	1a76      	subs	r6, r6, r1
 80015a2:	4013      	ands	r3, r2
 80015a4:	4698      	mov	r8, r3
 80015a6:	e6f5      	b.n	8001394 <__aeabi_dadd+0xf4>
 80015a8:	0028      	movs	r0, r5
 80015aa:	f001 fd61 	bl	8003070 <__clzsi2>
 80015ae:	0001      	movs	r1, r0
 80015b0:	3118      	adds	r1, #24
 80015b2:	291f      	cmp	r1, #31
 80015b4:	dc00      	bgt.n	80015b8 <__aeabi_dadd+0x318>
 80015b6:	e6cf      	b.n	8001358 <__aeabi_dadd+0xb8>
 80015b8:	002b      	movs	r3, r5
 80015ba:	3808      	subs	r0, #8
 80015bc:	4083      	lsls	r3, r0
 80015be:	2500      	movs	r5, #0
 80015c0:	e6d2      	b.n	8001368 <__aeabi_dadd+0xc8>
 80015c2:	4662      	mov	r2, ip
 80015c4:	433a      	orrs	r2, r7
 80015c6:	0011      	movs	r1, r2
 80015c8:	1e4f      	subs	r7, r1, #1
 80015ca:	41b9      	sbcs	r1, r7
 80015cc:	e6ac      	b.n	8001328 <__aeabi_dadd+0x88>
 80015ce:	4649      	mov	r1, r9
 80015d0:	0758      	lsls	r0, r3, #29
 80015d2:	08c9      	lsrs	r1, r1, #3
 80015d4:	4301      	orrs	r1, r0
 80015d6:	08db      	lsrs	r3, r3, #3
 80015d8:	e787      	b.n	80014ea <__aeabi_dadd+0x24a>
 80015da:	4649      	mov	r1, r9
 80015dc:	075a      	lsls	r2, r3, #29
 80015de:	08c9      	lsrs	r1, r1, #3
 80015e0:	4311      	orrs	r1, r2
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	e7a6      	b.n	8001534 <__aeabi_dadd+0x294>
 80015e6:	490d      	ldr	r1, [pc, #52]	; (800161c <__aeabi_dadd+0x37c>)
 80015e8:	1c70      	adds	r0, r6, #1
 80015ea:	4208      	tst	r0, r1
 80015ec:	d000      	beq.n	80015f0 <__aeabi_dadd+0x350>
 80015ee:	e0bb      	b.n	8001768 <__aeabi_dadd+0x4c8>
 80015f0:	2e00      	cmp	r6, #0
 80015f2:	d000      	beq.n	80015f6 <__aeabi_dadd+0x356>
 80015f4:	e114      	b.n	8001820 <__aeabi_dadd+0x580>
 80015f6:	4649      	mov	r1, r9
 80015f8:	4319      	orrs	r1, r3
 80015fa:	d100      	bne.n	80015fe <__aeabi_dadd+0x35e>
 80015fc:	e175      	b.n	80018ea <__aeabi_dadd+0x64a>
 80015fe:	0029      	movs	r1, r5
 8001600:	4339      	orrs	r1, r7
 8001602:	d000      	beq.n	8001606 <__aeabi_dadd+0x366>
 8001604:	e17e      	b.n	8001904 <__aeabi_dadd+0x664>
 8001606:	4649      	mov	r1, r9
 8001608:	0758      	lsls	r0, r3, #29
 800160a:	08c9      	lsrs	r1, r1, #3
 800160c:	4301      	orrs	r1, r0
 800160e:	08db      	lsrs	r3, r3, #3
 8001610:	e76e      	b.n	80014f0 <__aeabi_dadd+0x250>
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	000007ff 	.word	0x000007ff
 8001618:	ff7fffff 	.word	0xff7fffff
 800161c:	000007fe 	.word	0x000007fe
 8001620:	4649      	mov	r1, r9
 8001622:	1bcd      	subs	r5, r1, r7
 8001624:	4661      	mov	r1, ip
 8001626:	1a58      	subs	r0, r3, r1
 8001628:	45a9      	cmp	r9, r5
 800162a:	4189      	sbcs	r1, r1
 800162c:	4249      	negs	r1, r1
 800162e:	4688      	mov	r8, r1
 8001630:	0001      	movs	r1, r0
 8001632:	4640      	mov	r0, r8
 8001634:	1a09      	subs	r1, r1, r0
 8001636:	4688      	mov	r8, r1
 8001638:	0209      	lsls	r1, r1, #8
 800163a:	d500      	bpl.n	800163e <__aeabi_dadd+0x39e>
 800163c:	e0a6      	b.n	800178c <__aeabi_dadd+0x4ec>
 800163e:	4641      	mov	r1, r8
 8001640:	4329      	orrs	r1, r5
 8001642:	d000      	beq.n	8001646 <__aeabi_dadd+0x3a6>
 8001644:	e67f      	b.n	8001346 <__aeabi_dadd+0xa6>
 8001646:	2300      	movs	r3, #0
 8001648:	2400      	movs	r4, #0
 800164a:	e751      	b.n	80014f0 <__aeabi_dadd+0x250>
 800164c:	4cc7      	ldr	r4, [pc, #796]	; (800196c <__aeabi_dadd+0x6cc>)
 800164e:	42a1      	cmp	r1, r4
 8001650:	d100      	bne.n	8001654 <__aeabi_dadd+0x3b4>
 8001652:	e0c7      	b.n	80017e4 <__aeabi_dadd+0x544>
 8001654:	2480      	movs	r4, #128	; 0x80
 8001656:	0424      	lsls	r4, r4, #16
 8001658:	4323      	orrs	r3, r4
 800165a:	2a38      	cmp	r2, #56	; 0x38
 800165c:	dc54      	bgt.n	8001708 <__aeabi_dadd+0x468>
 800165e:	2a1f      	cmp	r2, #31
 8001660:	dd00      	ble.n	8001664 <__aeabi_dadd+0x3c4>
 8001662:	e0cc      	b.n	80017fe <__aeabi_dadd+0x55e>
 8001664:	2420      	movs	r4, #32
 8001666:	4648      	mov	r0, r9
 8001668:	1aa4      	subs	r4, r4, r2
 800166a:	001d      	movs	r5, r3
 800166c:	464e      	mov	r6, r9
 800166e:	40a0      	lsls	r0, r4
 8001670:	40d6      	lsrs	r6, r2
 8001672:	40a5      	lsls	r5, r4
 8001674:	0004      	movs	r4, r0
 8001676:	40d3      	lsrs	r3, r2
 8001678:	4662      	mov	r2, ip
 800167a:	4335      	orrs	r5, r6
 800167c:	1e66      	subs	r6, r4, #1
 800167e:	41b4      	sbcs	r4, r6
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	469c      	mov	ip, r3
 8001684:	4325      	orrs	r5, r4
 8001686:	e044      	b.n	8001712 <__aeabi_dadd+0x472>
 8001688:	4662      	mov	r2, ip
 800168a:	433a      	orrs	r2, r7
 800168c:	0015      	movs	r5, r2
 800168e:	1e6f      	subs	r7, r5, #1
 8001690:	41bd      	sbcs	r5, r7
 8001692:	444d      	add	r5, r9
 8001694:	454d      	cmp	r5, r9
 8001696:	4189      	sbcs	r1, r1
 8001698:	4249      	negs	r1, r1
 800169a:	4688      	mov	r8, r1
 800169c:	4498      	add	r8, r3
 800169e:	4643      	mov	r3, r8
 80016a0:	021b      	lsls	r3, r3, #8
 80016a2:	d400      	bmi.n	80016a6 <__aeabi_dadd+0x406>
 80016a4:	e718      	b.n	80014d8 <__aeabi_dadd+0x238>
 80016a6:	4bb1      	ldr	r3, [pc, #708]	; (800196c <__aeabi_dadd+0x6cc>)
 80016a8:	3601      	adds	r6, #1
 80016aa:	429e      	cmp	r6, r3
 80016ac:	d049      	beq.n	8001742 <__aeabi_dadd+0x4a2>
 80016ae:	4642      	mov	r2, r8
 80016b0:	4baf      	ldr	r3, [pc, #700]	; (8001970 <__aeabi_dadd+0x6d0>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	401a      	ands	r2, r3
 80016b6:	0013      	movs	r3, r2
 80016b8:	086a      	lsrs	r2, r5, #1
 80016ba:	400d      	ands	r5, r1
 80016bc:	4315      	orrs	r5, r2
 80016be:	07d9      	lsls	r1, r3, #31
 80016c0:	085b      	lsrs	r3, r3, #1
 80016c2:	4698      	mov	r8, r3
 80016c4:	430d      	orrs	r5, r1
 80016c6:	e665      	b.n	8001394 <__aeabi_dadd+0xf4>
 80016c8:	0018      	movs	r0, r3
 80016ca:	3e1f      	subs	r6, #31
 80016cc:	40f0      	lsrs	r0, r6
 80016ce:	2a20      	cmp	r2, #32
 80016d0:	d003      	beq.n	80016da <__aeabi_dadd+0x43a>
 80016d2:	2140      	movs	r1, #64	; 0x40
 80016d4:	1a8a      	subs	r2, r1, r2
 80016d6:	4093      	lsls	r3, r2
 80016d8:	431d      	orrs	r5, r3
 80016da:	1e69      	subs	r1, r5, #1
 80016dc:	418d      	sbcs	r5, r1
 80016de:	2300      	movs	r3, #0
 80016e0:	2600      	movs	r6, #0
 80016e2:	4698      	mov	r8, r3
 80016e4:	4305      	orrs	r5, r0
 80016e6:	e6f7      	b.n	80014d8 <__aeabi_dadd+0x238>
 80016e8:	0011      	movs	r1, r2
 80016ea:	4665      	mov	r5, ip
 80016ec:	3920      	subs	r1, #32
 80016ee:	40cd      	lsrs	r5, r1
 80016f0:	2a20      	cmp	r2, #32
 80016f2:	d004      	beq.n	80016fe <__aeabi_dadd+0x45e>
 80016f4:	2040      	movs	r0, #64	; 0x40
 80016f6:	4661      	mov	r1, ip
 80016f8:	1a82      	subs	r2, r0, r2
 80016fa:	4091      	lsls	r1, r2
 80016fc:	430f      	orrs	r7, r1
 80016fe:	0039      	movs	r1, r7
 8001700:	1e4f      	subs	r7, r1, #1
 8001702:	41b9      	sbcs	r1, r7
 8001704:	4329      	orrs	r1, r5
 8001706:	e60f      	b.n	8001328 <__aeabi_dadd+0x88>
 8001708:	464a      	mov	r2, r9
 800170a:	4313      	orrs	r3, r2
 800170c:	001d      	movs	r5, r3
 800170e:	1e6b      	subs	r3, r5, #1
 8001710:	419d      	sbcs	r5, r3
 8001712:	1b7d      	subs	r5, r7, r5
 8001714:	42af      	cmp	r7, r5
 8001716:	419b      	sbcs	r3, r3
 8001718:	4662      	mov	r2, ip
 800171a:	425b      	negs	r3, r3
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	4698      	mov	r8, r3
 8001720:	4654      	mov	r4, sl
 8001722:	000e      	movs	r6, r1
 8001724:	e607      	b.n	8001336 <__aeabi_dadd+0x96>
 8001726:	4648      	mov	r0, r9
 8001728:	4318      	orrs	r0, r3
 800172a:	d100      	bne.n	800172e <__aeabi_dadd+0x48e>
 800172c:	e0b3      	b.n	8001896 <__aeabi_dadd+0x5f6>
 800172e:	1e50      	subs	r0, r2, #1
 8001730:	2a01      	cmp	r2, #1
 8001732:	d100      	bne.n	8001736 <__aeabi_dadd+0x496>
 8001734:	e10d      	b.n	8001952 <__aeabi_dadd+0x6b2>
 8001736:	4d8d      	ldr	r5, [pc, #564]	; (800196c <__aeabi_dadd+0x6cc>)
 8001738:	42aa      	cmp	r2, r5
 800173a:	d100      	bne.n	800173e <__aeabi_dadd+0x49e>
 800173c:	e0a5      	b.n	800188a <__aeabi_dadd+0x5ea>
 800173e:	0002      	movs	r2, r0
 8001740:	e710      	b.n	8001564 <__aeabi_dadd+0x2c4>
 8001742:	0032      	movs	r2, r6
 8001744:	2300      	movs	r3, #0
 8001746:	2100      	movs	r1, #0
 8001748:	e644      	b.n	80013d4 <__aeabi_dadd+0x134>
 800174a:	2120      	movs	r1, #32
 800174c:	0038      	movs	r0, r7
 800174e:	1a89      	subs	r1, r1, r2
 8001750:	4665      	mov	r5, ip
 8001752:	408f      	lsls	r7, r1
 8001754:	408d      	lsls	r5, r1
 8001756:	40d0      	lsrs	r0, r2
 8001758:	1e79      	subs	r1, r7, #1
 800175a:	418f      	sbcs	r7, r1
 800175c:	4305      	orrs	r5, r0
 800175e:	433d      	orrs	r5, r7
 8001760:	4667      	mov	r7, ip
 8001762:	40d7      	lsrs	r7, r2
 8001764:	19db      	adds	r3, r3, r7
 8001766:	e794      	b.n	8001692 <__aeabi_dadd+0x3f2>
 8001768:	4a80      	ldr	r2, [pc, #512]	; (800196c <__aeabi_dadd+0x6cc>)
 800176a:	4290      	cmp	r0, r2
 800176c:	d100      	bne.n	8001770 <__aeabi_dadd+0x4d0>
 800176e:	e0ec      	b.n	800194a <__aeabi_dadd+0x6aa>
 8001770:	0039      	movs	r1, r7
 8001772:	4449      	add	r1, r9
 8001774:	4549      	cmp	r1, r9
 8001776:	4192      	sbcs	r2, r2
 8001778:	4463      	add	r3, ip
 800177a:	4252      	negs	r2, r2
 800177c:	189b      	adds	r3, r3, r2
 800177e:	07dd      	lsls	r5, r3, #31
 8001780:	0849      	lsrs	r1, r1, #1
 8001782:	085b      	lsrs	r3, r3, #1
 8001784:	4698      	mov	r8, r3
 8001786:	0006      	movs	r6, r0
 8001788:	430d      	orrs	r5, r1
 800178a:	e6a5      	b.n	80014d8 <__aeabi_dadd+0x238>
 800178c:	464a      	mov	r2, r9
 800178e:	1abd      	subs	r5, r7, r2
 8001790:	42af      	cmp	r7, r5
 8001792:	4189      	sbcs	r1, r1
 8001794:	4662      	mov	r2, ip
 8001796:	4249      	negs	r1, r1
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	1a5b      	subs	r3, r3, r1
 800179c:	4698      	mov	r8, r3
 800179e:	4654      	mov	r4, sl
 80017a0:	e5d1      	b.n	8001346 <__aeabi_dadd+0xa6>
 80017a2:	076c      	lsls	r4, r5, #29
 80017a4:	08f9      	lsrs	r1, r7, #3
 80017a6:	4321      	orrs	r1, r4
 80017a8:	08eb      	lsrs	r3, r5, #3
 80017aa:	0004      	movs	r4, r0
 80017ac:	e69d      	b.n	80014ea <__aeabi_dadd+0x24a>
 80017ae:	464a      	mov	r2, r9
 80017b0:	431a      	orrs	r2, r3
 80017b2:	d175      	bne.n	80018a0 <__aeabi_dadd+0x600>
 80017b4:	4661      	mov	r1, ip
 80017b6:	4339      	orrs	r1, r7
 80017b8:	d114      	bne.n	80017e4 <__aeabi_dadd+0x544>
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	2400      	movs	r4, #0
 80017be:	031b      	lsls	r3, r3, #12
 80017c0:	e6bc      	b.n	800153c <__aeabi_dadd+0x29c>
 80017c2:	464a      	mov	r2, r9
 80017c4:	1bd5      	subs	r5, r2, r7
 80017c6:	45a9      	cmp	r9, r5
 80017c8:	4189      	sbcs	r1, r1
 80017ca:	4662      	mov	r2, ip
 80017cc:	4249      	negs	r1, r1
 80017ce:	1a9b      	subs	r3, r3, r2
 80017d0:	1a5b      	subs	r3, r3, r1
 80017d2:	4698      	mov	r8, r3
 80017d4:	2601      	movs	r6, #1
 80017d6:	e5ae      	b.n	8001336 <__aeabi_dadd+0x96>
 80017d8:	464a      	mov	r2, r9
 80017da:	08d1      	lsrs	r1, r2, #3
 80017dc:	075a      	lsls	r2, r3, #29
 80017de:	4311      	orrs	r1, r2
 80017e0:	08db      	lsrs	r3, r3, #3
 80017e2:	e6a7      	b.n	8001534 <__aeabi_dadd+0x294>
 80017e4:	4663      	mov	r3, ip
 80017e6:	08f9      	lsrs	r1, r7, #3
 80017e8:	075a      	lsls	r2, r3, #29
 80017ea:	4654      	mov	r4, sl
 80017ec:	4311      	orrs	r1, r2
 80017ee:	08db      	lsrs	r3, r3, #3
 80017f0:	e6a0      	b.n	8001534 <__aeabi_dadd+0x294>
 80017f2:	464a      	mov	r2, r9
 80017f4:	4313      	orrs	r3, r2
 80017f6:	001d      	movs	r5, r3
 80017f8:	1e6b      	subs	r3, r5, #1
 80017fa:	419d      	sbcs	r5, r3
 80017fc:	e6c7      	b.n	800158e <__aeabi_dadd+0x2ee>
 80017fe:	0014      	movs	r4, r2
 8001800:	001e      	movs	r6, r3
 8001802:	3c20      	subs	r4, #32
 8001804:	40e6      	lsrs	r6, r4
 8001806:	2a20      	cmp	r2, #32
 8001808:	d005      	beq.n	8001816 <__aeabi_dadd+0x576>
 800180a:	2440      	movs	r4, #64	; 0x40
 800180c:	1aa2      	subs	r2, r4, r2
 800180e:	4093      	lsls	r3, r2
 8001810:	464a      	mov	r2, r9
 8001812:	431a      	orrs	r2, r3
 8001814:	4691      	mov	r9, r2
 8001816:	464d      	mov	r5, r9
 8001818:	1e6b      	subs	r3, r5, #1
 800181a:	419d      	sbcs	r5, r3
 800181c:	4335      	orrs	r5, r6
 800181e:	e778      	b.n	8001712 <__aeabi_dadd+0x472>
 8001820:	464a      	mov	r2, r9
 8001822:	431a      	orrs	r2, r3
 8001824:	d000      	beq.n	8001828 <__aeabi_dadd+0x588>
 8001826:	e66b      	b.n	8001500 <__aeabi_dadd+0x260>
 8001828:	076b      	lsls	r3, r5, #29
 800182a:	08f9      	lsrs	r1, r7, #3
 800182c:	4319      	orrs	r1, r3
 800182e:	08eb      	lsrs	r3, r5, #3
 8001830:	e680      	b.n	8001534 <__aeabi_dadd+0x294>
 8001832:	4661      	mov	r1, ip
 8001834:	4339      	orrs	r1, r7
 8001836:	d054      	beq.n	80018e2 <__aeabi_dadd+0x642>
 8001838:	4663      	mov	r3, ip
 800183a:	08f9      	lsrs	r1, r7, #3
 800183c:	075c      	lsls	r4, r3, #29
 800183e:	4321      	orrs	r1, r4
 8001840:	08db      	lsrs	r3, r3, #3
 8001842:	0004      	movs	r4, r0
 8001844:	e654      	b.n	80014f0 <__aeabi_dadd+0x250>
 8001846:	464a      	mov	r2, r9
 8001848:	1abd      	subs	r5, r7, r2
 800184a:	42af      	cmp	r7, r5
 800184c:	4189      	sbcs	r1, r1
 800184e:	4662      	mov	r2, ip
 8001850:	4249      	negs	r1, r1
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	1a5b      	subs	r3, r3, r1
 8001856:	4698      	mov	r8, r3
 8001858:	0004      	movs	r4, r0
 800185a:	2601      	movs	r6, #1
 800185c:	e56b      	b.n	8001336 <__aeabi_dadd+0x96>
 800185e:	464a      	mov	r2, r9
 8001860:	1bd5      	subs	r5, r2, r7
 8001862:	45a9      	cmp	r9, r5
 8001864:	4189      	sbcs	r1, r1
 8001866:	4662      	mov	r2, ip
 8001868:	4249      	negs	r1, r1
 800186a:	1a9a      	subs	r2, r3, r2
 800186c:	1a52      	subs	r2, r2, r1
 800186e:	4690      	mov	r8, r2
 8001870:	0212      	lsls	r2, r2, #8
 8001872:	d532      	bpl.n	80018da <__aeabi_dadd+0x63a>
 8001874:	464a      	mov	r2, r9
 8001876:	1abd      	subs	r5, r7, r2
 8001878:	42af      	cmp	r7, r5
 800187a:	4189      	sbcs	r1, r1
 800187c:	4662      	mov	r2, ip
 800187e:	4249      	negs	r1, r1
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	1a5b      	subs	r3, r3, r1
 8001884:	4698      	mov	r8, r3
 8001886:	0004      	movs	r4, r0
 8001888:	e584      	b.n	8001394 <__aeabi_dadd+0xf4>
 800188a:	4663      	mov	r3, ip
 800188c:	08f9      	lsrs	r1, r7, #3
 800188e:	075a      	lsls	r2, r3, #29
 8001890:	4311      	orrs	r1, r2
 8001892:	08db      	lsrs	r3, r3, #3
 8001894:	e64e      	b.n	8001534 <__aeabi_dadd+0x294>
 8001896:	08f9      	lsrs	r1, r7, #3
 8001898:	0768      	lsls	r0, r5, #29
 800189a:	4301      	orrs	r1, r0
 800189c:	08eb      	lsrs	r3, r5, #3
 800189e:	e624      	b.n	80014ea <__aeabi_dadd+0x24a>
 80018a0:	4662      	mov	r2, ip
 80018a2:	433a      	orrs	r2, r7
 80018a4:	d100      	bne.n	80018a8 <__aeabi_dadd+0x608>
 80018a6:	e698      	b.n	80015da <__aeabi_dadd+0x33a>
 80018a8:	464a      	mov	r2, r9
 80018aa:	08d1      	lsrs	r1, r2, #3
 80018ac:	075a      	lsls	r2, r3, #29
 80018ae:	4311      	orrs	r1, r2
 80018b0:	08da      	lsrs	r2, r3, #3
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	031b      	lsls	r3, r3, #12
 80018b6:	421a      	tst	r2, r3
 80018b8:	d008      	beq.n	80018cc <__aeabi_dadd+0x62c>
 80018ba:	4660      	mov	r0, ip
 80018bc:	08c5      	lsrs	r5, r0, #3
 80018be:	421d      	tst	r5, r3
 80018c0:	d104      	bne.n	80018cc <__aeabi_dadd+0x62c>
 80018c2:	4654      	mov	r4, sl
 80018c4:	002a      	movs	r2, r5
 80018c6:	08f9      	lsrs	r1, r7, #3
 80018c8:	0743      	lsls	r3, r0, #29
 80018ca:	4319      	orrs	r1, r3
 80018cc:	0f4b      	lsrs	r3, r1, #29
 80018ce:	00c9      	lsls	r1, r1, #3
 80018d0:	075b      	lsls	r3, r3, #29
 80018d2:	08c9      	lsrs	r1, r1, #3
 80018d4:	4319      	orrs	r1, r3
 80018d6:	0013      	movs	r3, r2
 80018d8:	e62c      	b.n	8001534 <__aeabi_dadd+0x294>
 80018da:	4641      	mov	r1, r8
 80018dc:	4329      	orrs	r1, r5
 80018de:	d000      	beq.n	80018e2 <__aeabi_dadd+0x642>
 80018e0:	e5fa      	b.n	80014d8 <__aeabi_dadd+0x238>
 80018e2:	2300      	movs	r3, #0
 80018e4:	000a      	movs	r2, r1
 80018e6:	2400      	movs	r4, #0
 80018e8:	e602      	b.n	80014f0 <__aeabi_dadd+0x250>
 80018ea:	076b      	lsls	r3, r5, #29
 80018ec:	08f9      	lsrs	r1, r7, #3
 80018ee:	4319      	orrs	r1, r3
 80018f0:	08eb      	lsrs	r3, r5, #3
 80018f2:	e5fd      	b.n	80014f0 <__aeabi_dadd+0x250>
 80018f4:	4663      	mov	r3, ip
 80018f6:	08f9      	lsrs	r1, r7, #3
 80018f8:	075b      	lsls	r3, r3, #29
 80018fa:	4319      	orrs	r1, r3
 80018fc:	4663      	mov	r3, ip
 80018fe:	0004      	movs	r4, r0
 8001900:	08db      	lsrs	r3, r3, #3
 8001902:	e617      	b.n	8001534 <__aeabi_dadd+0x294>
 8001904:	003d      	movs	r5, r7
 8001906:	444d      	add	r5, r9
 8001908:	4463      	add	r3, ip
 800190a:	454d      	cmp	r5, r9
 800190c:	4189      	sbcs	r1, r1
 800190e:	4698      	mov	r8, r3
 8001910:	4249      	negs	r1, r1
 8001912:	4488      	add	r8, r1
 8001914:	4643      	mov	r3, r8
 8001916:	021b      	lsls	r3, r3, #8
 8001918:	d400      	bmi.n	800191c <__aeabi_dadd+0x67c>
 800191a:	e5dd      	b.n	80014d8 <__aeabi_dadd+0x238>
 800191c:	4642      	mov	r2, r8
 800191e:	4b14      	ldr	r3, [pc, #80]	; (8001970 <__aeabi_dadd+0x6d0>)
 8001920:	2601      	movs	r6, #1
 8001922:	401a      	ands	r2, r3
 8001924:	4690      	mov	r8, r2
 8001926:	e5d7      	b.n	80014d8 <__aeabi_dadd+0x238>
 8001928:	0010      	movs	r0, r2
 800192a:	001e      	movs	r6, r3
 800192c:	3820      	subs	r0, #32
 800192e:	40c6      	lsrs	r6, r0
 8001930:	2a20      	cmp	r2, #32
 8001932:	d005      	beq.n	8001940 <__aeabi_dadd+0x6a0>
 8001934:	2040      	movs	r0, #64	; 0x40
 8001936:	1a82      	subs	r2, r0, r2
 8001938:	4093      	lsls	r3, r2
 800193a:	464a      	mov	r2, r9
 800193c:	431a      	orrs	r2, r3
 800193e:	4691      	mov	r9, r2
 8001940:	464d      	mov	r5, r9
 8001942:	1e6b      	subs	r3, r5, #1
 8001944:	419d      	sbcs	r5, r3
 8001946:	4335      	orrs	r5, r6
 8001948:	e621      	b.n	800158e <__aeabi_dadd+0x2ee>
 800194a:	0002      	movs	r2, r0
 800194c:	2300      	movs	r3, #0
 800194e:	2100      	movs	r1, #0
 8001950:	e540      	b.n	80013d4 <__aeabi_dadd+0x134>
 8001952:	464a      	mov	r2, r9
 8001954:	19d5      	adds	r5, r2, r7
 8001956:	42bd      	cmp	r5, r7
 8001958:	4189      	sbcs	r1, r1
 800195a:	4463      	add	r3, ip
 800195c:	4698      	mov	r8, r3
 800195e:	4249      	negs	r1, r1
 8001960:	4488      	add	r8, r1
 8001962:	e5b3      	b.n	80014cc <__aeabi_dadd+0x22c>
 8001964:	2100      	movs	r1, #0
 8001966:	4a01      	ldr	r2, [pc, #4]	; (800196c <__aeabi_dadd+0x6cc>)
 8001968:	000b      	movs	r3, r1
 800196a:	e533      	b.n	80013d4 <__aeabi_dadd+0x134>
 800196c:	000007ff 	.word	0x000007ff
 8001970:	ff7fffff 	.word	0xff7fffff

08001974 <__aeabi_ddiv>:
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	4657      	mov	r7, sl
 8001978:	464e      	mov	r6, r9
 800197a:	4645      	mov	r5, r8
 800197c:	46de      	mov	lr, fp
 800197e:	b5e0      	push	{r5, r6, r7, lr}
 8001980:	4681      	mov	r9, r0
 8001982:	0005      	movs	r5, r0
 8001984:	030c      	lsls	r4, r1, #12
 8001986:	0048      	lsls	r0, r1, #1
 8001988:	4692      	mov	sl, r2
 800198a:	001f      	movs	r7, r3
 800198c:	b085      	sub	sp, #20
 800198e:	0b24      	lsrs	r4, r4, #12
 8001990:	0d40      	lsrs	r0, r0, #21
 8001992:	0fce      	lsrs	r6, r1, #31
 8001994:	2800      	cmp	r0, #0
 8001996:	d059      	beq.n	8001a4c <__aeabi_ddiv+0xd8>
 8001998:	4b87      	ldr	r3, [pc, #540]	; (8001bb8 <__aeabi_ddiv+0x244>)
 800199a:	4298      	cmp	r0, r3
 800199c:	d100      	bne.n	80019a0 <__aeabi_ddiv+0x2c>
 800199e:	e098      	b.n	8001ad2 <__aeabi_ddiv+0x15e>
 80019a0:	0f6b      	lsrs	r3, r5, #29
 80019a2:	00e4      	lsls	r4, r4, #3
 80019a4:	431c      	orrs	r4, r3
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	4323      	orrs	r3, r4
 80019ac:	4698      	mov	r8, r3
 80019ae:	4b83      	ldr	r3, [pc, #524]	; (8001bbc <__aeabi_ddiv+0x248>)
 80019b0:	00ed      	lsls	r5, r5, #3
 80019b2:	469b      	mov	fp, r3
 80019b4:	2300      	movs	r3, #0
 80019b6:	4699      	mov	r9, r3
 80019b8:	4483      	add	fp, r0
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	033c      	lsls	r4, r7, #12
 80019be:	007b      	lsls	r3, r7, #1
 80019c0:	4650      	mov	r0, sl
 80019c2:	0b24      	lsrs	r4, r4, #12
 80019c4:	0d5b      	lsrs	r3, r3, #21
 80019c6:	0fff      	lsrs	r7, r7, #31
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d067      	beq.n	8001a9c <__aeabi_ddiv+0x128>
 80019cc:	4a7a      	ldr	r2, [pc, #488]	; (8001bb8 <__aeabi_ddiv+0x244>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d018      	beq.n	8001a04 <__aeabi_ddiv+0x90>
 80019d2:	497a      	ldr	r1, [pc, #488]	; (8001bbc <__aeabi_ddiv+0x248>)
 80019d4:	0f42      	lsrs	r2, r0, #29
 80019d6:	468c      	mov	ip, r1
 80019d8:	00e4      	lsls	r4, r4, #3
 80019da:	4659      	mov	r1, fp
 80019dc:	4314      	orrs	r4, r2
 80019de:	2280      	movs	r2, #128	; 0x80
 80019e0:	4463      	add	r3, ip
 80019e2:	0412      	lsls	r2, r2, #16
 80019e4:	1acb      	subs	r3, r1, r3
 80019e6:	4314      	orrs	r4, r2
 80019e8:	469b      	mov	fp, r3
 80019ea:	00c2      	lsls	r2, r0, #3
 80019ec:	2000      	movs	r0, #0
 80019ee:	0033      	movs	r3, r6
 80019f0:	407b      	eors	r3, r7
 80019f2:	469a      	mov	sl, r3
 80019f4:	464b      	mov	r3, r9
 80019f6:	2b0f      	cmp	r3, #15
 80019f8:	d900      	bls.n	80019fc <__aeabi_ddiv+0x88>
 80019fa:	e0ef      	b.n	8001bdc <__aeabi_ddiv+0x268>
 80019fc:	4970      	ldr	r1, [pc, #448]	; (8001bc0 <__aeabi_ddiv+0x24c>)
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	58cb      	ldr	r3, [r1, r3]
 8001a02:	469f      	mov	pc, r3
 8001a04:	4b6f      	ldr	r3, [pc, #444]	; (8001bc4 <__aeabi_ddiv+0x250>)
 8001a06:	4652      	mov	r2, sl
 8001a08:	469c      	mov	ip, r3
 8001a0a:	4322      	orrs	r2, r4
 8001a0c:	44e3      	add	fp, ip
 8001a0e:	2a00      	cmp	r2, #0
 8001a10:	d000      	beq.n	8001a14 <__aeabi_ddiv+0xa0>
 8001a12:	e095      	b.n	8001b40 <__aeabi_ddiv+0x1cc>
 8001a14:	4649      	mov	r1, r9
 8001a16:	2302      	movs	r3, #2
 8001a18:	4319      	orrs	r1, r3
 8001a1a:	4689      	mov	r9, r1
 8001a1c:	2400      	movs	r4, #0
 8001a1e:	2002      	movs	r0, #2
 8001a20:	e7e5      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001a22:	2300      	movs	r3, #0
 8001a24:	2400      	movs	r4, #0
 8001a26:	2500      	movs	r5, #0
 8001a28:	4652      	mov	r2, sl
 8001a2a:	051b      	lsls	r3, r3, #20
 8001a2c:	4323      	orrs	r3, r4
 8001a2e:	07d2      	lsls	r2, r2, #31
 8001a30:	4313      	orrs	r3, r2
 8001a32:	0028      	movs	r0, r5
 8001a34:	0019      	movs	r1, r3
 8001a36:	b005      	add	sp, #20
 8001a38:	bcf0      	pop	{r4, r5, r6, r7}
 8001a3a:	46bb      	mov	fp, r7
 8001a3c:	46b2      	mov	sl, r6
 8001a3e:	46a9      	mov	r9, r5
 8001a40:	46a0      	mov	r8, r4
 8001a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a44:	2400      	movs	r4, #0
 8001a46:	2500      	movs	r5, #0
 8001a48:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001a4a:	e7ed      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001a4c:	464b      	mov	r3, r9
 8001a4e:	4323      	orrs	r3, r4
 8001a50:	4698      	mov	r8, r3
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0xe2>
 8001a54:	e089      	b.n	8001b6a <__aeabi_ddiv+0x1f6>
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_ddiv+0xe8>
 8001a5a:	e1e0      	b.n	8001e1e <__aeabi_ddiv+0x4aa>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f001 fb07 	bl	8003070 <__clzsi2>
 8001a62:	0001      	movs	r1, r0
 8001a64:	0002      	movs	r2, r0
 8001a66:	390b      	subs	r1, #11
 8001a68:	231d      	movs	r3, #29
 8001a6a:	1a5b      	subs	r3, r3, r1
 8001a6c:	4649      	mov	r1, r9
 8001a6e:	0010      	movs	r0, r2
 8001a70:	40d9      	lsrs	r1, r3
 8001a72:	3808      	subs	r0, #8
 8001a74:	4084      	lsls	r4, r0
 8001a76:	000b      	movs	r3, r1
 8001a78:	464d      	mov	r5, r9
 8001a7a:	4323      	orrs	r3, r4
 8001a7c:	4698      	mov	r8, r3
 8001a7e:	4085      	lsls	r5, r0
 8001a80:	4851      	ldr	r0, [pc, #324]	; (8001bc8 <__aeabi_ddiv+0x254>)
 8001a82:	033c      	lsls	r4, r7, #12
 8001a84:	1a83      	subs	r3, r0, r2
 8001a86:	469b      	mov	fp, r3
 8001a88:	2300      	movs	r3, #0
 8001a8a:	4699      	mov	r9, r3
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	007b      	lsls	r3, r7, #1
 8001a90:	4650      	mov	r0, sl
 8001a92:	0b24      	lsrs	r4, r4, #12
 8001a94:	0d5b      	lsrs	r3, r3, #21
 8001a96:	0fff      	lsrs	r7, r7, #31
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d197      	bne.n	80019cc <__aeabi_ddiv+0x58>
 8001a9c:	4652      	mov	r2, sl
 8001a9e:	4322      	orrs	r2, r4
 8001aa0:	d055      	beq.n	8001b4e <__aeabi_ddiv+0x1da>
 8001aa2:	2c00      	cmp	r4, #0
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_ddiv+0x134>
 8001aa6:	e1ca      	b.n	8001e3e <__aeabi_ddiv+0x4ca>
 8001aa8:	0020      	movs	r0, r4
 8001aaa:	f001 fae1 	bl	8003070 <__clzsi2>
 8001aae:	0002      	movs	r2, r0
 8001ab0:	3a0b      	subs	r2, #11
 8001ab2:	231d      	movs	r3, #29
 8001ab4:	0001      	movs	r1, r0
 8001ab6:	1a9b      	subs	r3, r3, r2
 8001ab8:	4652      	mov	r2, sl
 8001aba:	3908      	subs	r1, #8
 8001abc:	40da      	lsrs	r2, r3
 8001abe:	408c      	lsls	r4, r1
 8001ac0:	4314      	orrs	r4, r2
 8001ac2:	4652      	mov	r2, sl
 8001ac4:	408a      	lsls	r2, r1
 8001ac6:	4b41      	ldr	r3, [pc, #260]	; (8001bcc <__aeabi_ddiv+0x258>)
 8001ac8:	4458      	add	r0, fp
 8001aca:	469b      	mov	fp, r3
 8001acc:	4483      	add	fp, r0
 8001ace:	2000      	movs	r0, #0
 8001ad0:	e78d      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	4323      	orrs	r3, r4
 8001ad6:	4698      	mov	r8, r3
 8001ad8:	d140      	bne.n	8001b5c <__aeabi_ddiv+0x1e8>
 8001ada:	2308      	movs	r3, #8
 8001adc:	4699      	mov	r9, r3
 8001ade:	3b06      	subs	r3, #6
 8001ae0:	2500      	movs	r5, #0
 8001ae2:	4683      	mov	fp, r0
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	e769      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001ae8:	46b2      	mov	sl, r6
 8001aea:	9b00      	ldr	r3, [sp, #0]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d0a9      	beq.n	8001a44 <__aeabi_ddiv+0xd0>
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d100      	bne.n	8001af6 <__aeabi_ddiv+0x182>
 8001af4:	e211      	b.n	8001f1a <__aeabi_ddiv+0x5a6>
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d093      	beq.n	8001a22 <__aeabi_ddiv+0xae>
 8001afa:	4a35      	ldr	r2, [pc, #212]	; (8001bd0 <__aeabi_ddiv+0x25c>)
 8001afc:	445a      	add	r2, fp
 8001afe:	2a00      	cmp	r2, #0
 8001b00:	dc00      	bgt.n	8001b04 <__aeabi_ddiv+0x190>
 8001b02:	e13c      	b.n	8001d7e <__aeabi_ddiv+0x40a>
 8001b04:	076b      	lsls	r3, r5, #29
 8001b06:	d000      	beq.n	8001b0a <__aeabi_ddiv+0x196>
 8001b08:	e1a7      	b.n	8001e5a <__aeabi_ddiv+0x4e6>
 8001b0a:	08ed      	lsrs	r5, r5, #3
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	01db      	lsls	r3, r3, #7
 8001b10:	d506      	bpl.n	8001b20 <__aeabi_ddiv+0x1ac>
 8001b12:	4642      	mov	r2, r8
 8001b14:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <__aeabi_ddiv+0x260>)
 8001b16:	401a      	ands	r2, r3
 8001b18:	4690      	mov	r8, r2
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	00d2      	lsls	r2, r2, #3
 8001b1e:	445a      	add	r2, fp
 8001b20:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <__aeabi_ddiv+0x264>)
 8001b22:	429a      	cmp	r2, r3
 8001b24:	dc8e      	bgt.n	8001a44 <__aeabi_ddiv+0xd0>
 8001b26:	4643      	mov	r3, r8
 8001b28:	0552      	lsls	r2, r2, #21
 8001b2a:	0758      	lsls	r0, r3, #29
 8001b2c:	025c      	lsls	r4, r3, #9
 8001b2e:	4305      	orrs	r5, r0
 8001b30:	0b24      	lsrs	r4, r4, #12
 8001b32:	0d53      	lsrs	r3, r2, #21
 8001b34:	e778      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001b36:	46ba      	mov	sl, r7
 8001b38:	46a0      	mov	r8, r4
 8001b3a:	0015      	movs	r5, r2
 8001b3c:	9000      	str	r0, [sp, #0]
 8001b3e:	e7d4      	b.n	8001aea <__aeabi_ddiv+0x176>
 8001b40:	464a      	mov	r2, r9
 8001b42:	2303      	movs	r3, #3
 8001b44:	431a      	orrs	r2, r3
 8001b46:	4691      	mov	r9, r2
 8001b48:	2003      	movs	r0, #3
 8001b4a:	4652      	mov	r2, sl
 8001b4c:	e74f      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001b4e:	4649      	mov	r1, r9
 8001b50:	2301      	movs	r3, #1
 8001b52:	4319      	orrs	r1, r3
 8001b54:	4689      	mov	r9, r1
 8001b56:	2400      	movs	r4, #0
 8001b58:	2001      	movs	r0, #1
 8001b5a:	e748      	b.n	80019ee <__aeabi_ddiv+0x7a>
 8001b5c:	230c      	movs	r3, #12
 8001b5e:	4699      	mov	r9, r3
 8001b60:	3b09      	subs	r3, #9
 8001b62:	46a0      	mov	r8, r4
 8001b64:	4683      	mov	fp, r0
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	e728      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	4699      	mov	r9, r3
 8001b6e:	2300      	movs	r3, #0
 8001b70:	469b      	mov	fp, r3
 8001b72:	3301      	adds	r3, #1
 8001b74:	2500      	movs	r5, #0
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	e720      	b.n	80019bc <__aeabi_ddiv+0x48>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2480      	movs	r4, #128	; 0x80
 8001b7e:	469a      	mov	sl, r3
 8001b80:	2500      	movs	r5, #0
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001b84:	0324      	lsls	r4, r4, #12
 8001b86:	e74f      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	4641      	mov	r1, r8
 8001b8c:	031b      	lsls	r3, r3, #12
 8001b8e:	4219      	tst	r1, r3
 8001b90:	d008      	beq.n	8001ba4 <__aeabi_ddiv+0x230>
 8001b92:	421c      	tst	r4, r3
 8001b94:	d106      	bne.n	8001ba4 <__aeabi_ddiv+0x230>
 8001b96:	431c      	orrs	r4, r3
 8001b98:	0324      	lsls	r4, r4, #12
 8001b9a:	46ba      	mov	sl, r7
 8001b9c:	0015      	movs	r5, r2
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001ba0:	0b24      	lsrs	r4, r4, #12
 8001ba2:	e741      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001ba4:	2480      	movs	r4, #128	; 0x80
 8001ba6:	4643      	mov	r3, r8
 8001ba8:	0324      	lsls	r4, r4, #12
 8001baa:	431c      	orrs	r4, r3
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	46b2      	mov	sl, r6
 8001bb0:	4b01      	ldr	r3, [pc, #4]	; (8001bb8 <__aeabi_ddiv+0x244>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e738      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	000007ff 	.word	0x000007ff
 8001bbc:	fffffc01 	.word	0xfffffc01
 8001bc0:	0800ea80 	.word	0x0800ea80
 8001bc4:	fffff801 	.word	0xfffff801
 8001bc8:	fffffc0d 	.word	0xfffffc0d
 8001bcc:	000003f3 	.word	0x000003f3
 8001bd0:	000003ff 	.word	0x000003ff
 8001bd4:	feffffff 	.word	0xfeffffff
 8001bd8:	000007fe 	.word	0x000007fe
 8001bdc:	4544      	cmp	r4, r8
 8001bde:	d200      	bcs.n	8001be2 <__aeabi_ddiv+0x26e>
 8001be0:	e116      	b.n	8001e10 <__aeabi_ddiv+0x49c>
 8001be2:	d100      	bne.n	8001be6 <__aeabi_ddiv+0x272>
 8001be4:	e111      	b.n	8001e0a <__aeabi_ddiv+0x496>
 8001be6:	2301      	movs	r3, #1
 8001be8:	425b      	negs	r3, r3
 8001bea:	469c      	mov	ip, r3
 8001bec:	002e      	movs	r6, r5
 8001bee:	4640      	mov	r0, r8
 8001bf0:	2500      	movs	r5, #0
 8001bf2:	44e3      	add	fp, ip
 8001bf4:	0223      	lsls	r3, r4, #8
 8001bf6:	0e14      	lsrs	r4, r2, #24
 8001bf8:	431c      	orrs	r4, r3
 8001bfa:	0c1b      	lsrs	r3, r3, #16
 8001bfc:	4699      	mov	r9, r3
 8001bfe:	0423      	lsls	r3, r4, #16
 8001c00:	0c1f      	lsrs	r7, r3, #16
 8001c02:	0212      	lsls	r2, r2, #8
 8001c04:	4649      	mov	r1, r9
 8001c06:	9200      	str	r2, [sp, #0]
 8001c08:	9701      	str	r7, [sp, #4]
 8001c0a:	f7fe fb1b 	bl	8000244 <__aeabi_uidivmod>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	437a      	muls	r2, r7
 8001c12:	040b      	lsls	r3, r1, #16
 8001c14:	0c31      	lsrs	r1, r6, #16
 8001c16:	4680      	mov	r8, r0
 8001c18:	4319      	orrs	r1, r3
 8001c1a:	428a      	cmp	r2, r1
 8001c1c:	d90b      	bls.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	425b      	negs	r3, r3
 8001c22:	469c      	mov	ip, r3
 8001c24:	1909      	adds	r1, r1, r4
 8001c26:	44e0      	add	r8, ip
 8001c28:	428c      	cmp	r4, r1
 8001c2a:	d804      	bhi.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c2c:	428a      	cmp	r2, r1
 8001c2e:	d902      	bls.n	8001c36 <__aeabi_ddiv+0x2c2>
 8001c30:	1e83      	subs	r3, r0, #2
 8001c32:	4698      	mov	r8, r3
 8001c34:	1909      	adds	r1, r1, r4
 8001c36:	1a88      	subs	r0, r1, r2
 8001c38:	4649      	mov	r1, r9
 8001c3a:	f7fe fb03 	bl	8000244 <__aeabi_uidivmod>
 8001c3e:	0409      	lsls	r1, r1, #16
 8001c40:	468c      	mov	ip, r1
 8001c42:	0431      	lsls	r1, r6, #16
 8001c44:	4666      	mov	r6, ip
 8001c46:	9a01      	ldr	r2, [sp, #4]
 8001c48:	0c09      	lsrs	r1, r1, #16
 8001c4a:	4342      	muls	r2, r0
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	4331      	orrs	r1, r6
 8001c50:	428a      	cmp	r2, r1
 8001c52:	d904      	bls.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001c54:	1909      	adds	r1, r1, r4
 8001c56:	3b01      	subs	r3, #1
 8001c58:	428c      	cmp	r4, r1
 8001c5a:	d800      	bhi.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001c5c:	e111      	b.n	8001e82 <__aeabi_ddiv+0x50e>
 8001c5e:	1a89      	subs	r1, r1, r2
 8001c60:	4642      	mov	r2, r8
 8001c62:	9e00      	ldr	r6, [sp, #0]
 8001c64:	0412      	lsls	r2, r2, #16
 8001c66:	431a      	orrs	r2, r3
 8001c68:	0c33      	lsrs	r3, r6, #16
 8001c6a:	001f      	movs	r7, r3
 8001c6c:	0c10      	lsrs	r0, r2, #16
 8001c6e:	4690      	mov	r8, r2
 8001c70:	9302      	str	r3, [sp, #8]
 8001c72:	0413      	lsls	r3, r2, #16
 8001c74:	0432      	lsls	r2, r6, #16
 8001c76:	0c16      	lsrs	r6, r2, #16
 8001c78:	0032      	movs	r2, r6
 8001c7a:	0c1b      	lsrs	r3, r3, #16
 8001c7c:	435a      	muls	r2, r3
 8001c7e:	9603      	str	r6, [sp, #12]
 8001c80:	437b      	muls	r3, r7
 8001c82:	4346      	muls	r6, r0
 8001c84:	4378      	muls	r0, r7
 8001c86:	0c17      	lsrs	r7, r2, #16
 8001c88:	46bc      	mov	ip, r7
 8001c8a:	199b      	adds	r3, r3, r6
 8001c8c:	4463      	add	r3, ip
 8001c8e:	429e      	cmp	r6, r3
 8001c90:	d903      	bls.n	8001c9a <__aeabi_ddiv+0x326>
 8001c92:	2680      	movs	r6, #128	; 0x80
 8001c94:	0276      	lsls	r6, r6, #9
 8001c96:	46b4      	mov	ip, r6
 8001c98:	4460      	add	r0, ip
 8001c9a:	0c1e      	lsrs	r6, r3, #16
 8001c9c:	1830      	adds	r0, r6, r0
 8001c9e:	0416      	lsls	r6, r2, #16
 8001ca0:	041b      	lsls	r3, r3, #16
 8001ca2:	0c36      	lsrs	r6, r6, #16
 8001ca4:	199e      	adds	r6, r3, r6
 8001ca6:	4281      	cmp	r1, r0
 8001ca8:	d200      	bcs.n	8001cac <__aeabi_ddiv+0x338>
 8001caa:	e09c      	b.n	8001de6 <__aeabi_ddiv+0x472>
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001cae:	e097      	b.n	8001de0 <__aeabi_ddiv+0x46c>
 8001cb0:	1bae      	subs	r6, r5, r6
 8001cb2:	1a09      	subs	r1, r1, r0
 8001cb4:	42b5      	cmp	r5, r6
 8001cb6:	4180      	sbcs	r0, r0
 8001cb8:	4240      	negs	r0, r0
 8001cba:	1a08      	subs	r0, r1, r0
 8001cbc:	4284      	cmp	r4, r0
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_ddiv+0x34e>
 8001cc0:	e111      	b.n	8001ee6 <__aeabi_ddiv+0x572>
 8001cc2:	4649      	mov	r1, r9
 8001cc4:	f7fe fabe 	bl	8000244 <__aeabi_uidivmod>
 8001cc8:	9a01      	ldr	r2, [sp, #4]
 8001cca:	040b      	lsls	r3, r1, #16
 8001ccc:	4342      	muls	r2, r0
 8001cce:	0c31      	lsrs	r1, r6, #16
 8001cd0:	0005      	movs	r5, r0
 8001cd2:	4319      	orrs	r1, r3
 8001cd4:	428a      	cmp	r2, r1
 8001cd6:	d907      	bls.n	8001ce8 <__aeabi_ddiv+0x374>
 8001cd8:	1909      	adds	r1, r1, r4
 8001cda:	3d01      	subs	r5, #1
 8001cdc:	428c      	cmp	r4, r1
 8001cde:	d803      	bhi.n	8001ce8 <__aeabi_ddiv+0x374>
 8001ce0:	428a      	cmp	r2, r1
 8001ce2:	d901      	bls.n	8001ce8 <__aeabi_ddiv+0x374>
 8001ce4:	1e85      	subs	r5, r0, #2
 8001ce6:	1909      	adds	r1, r1, r4
 8001ce8:	1a88      	subs	r0, r1, r2
 8001cea:	4649      	mov	r1, r9
 8001cec:	f7fe faaa 	bl	8000244 <__aeabi_uidivmod>
 8001cf0:	0409      	lsls	r1, r1, #16
 8001cf2:	468c      	mov	ip, r1
 8001cf4:	0431      	lsls	r1, r6, #16
 8001cf6:	4666      	mov	r6, ip
 8001cf8:	9a01      	ldr	r2, [sp, #4]
 8001cfa:	0c09      	lsrs	r1, r1, #16
 8001cfc:	4342      	muls	r2, r0
 8001cfe:	0003      	movs	r3, r0
 8001d00:	4331      	orrs	r1, r6
 8001d02:	428a      	cmp	r2, r1
 8001d04:	d907      	bls.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d06:	1909      	adds	r1, r1, r4
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	428c      	cmp	r4, r1
 8001d0c:	d803      	bhi.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d0e:	428a      	cmp	r2, r1
 8001d10:	d901      	bls.n	8001d16 <__aeabi_ddiv+0x3a2>
 8001d12:	1e83      	subs	r3, r0, #2
 8001d14:	1909      	adds	r1, r1, r4
 8001d16:	9e03      	ldr	r6, [sp, #12]
 8001d18:	1a89      	subs	r1, r1, r2
 8001d1a:	0032      	movs	r2, r6
 8001d1c:	042d      	lsls	r5, r5, #16
 8001d1e:	431d      	orrs	r5, r3
 8001d20:	9f02      	ldr	r7, [sp, #8]
 8001d22:	042b      	lsls	r3, r5, #16
 8001d24:	0c1b      	lsrs	r3, r3, #16
 8001d26:	435a      	muls	r2, r3
 8001d28:	437b      	muls	r3, r7
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	0c28      	lsrs	r0, r5, #16
 8001d2e:	4346      	muls	r6, r0
 8001d30:	0c13      	lsrs	r3, r2, #16
 8001d32:	44b4      	add	ip, r6
 8001d34:	4463      	add	r3, ip
 8001d36:	4378      	muls	r0, r7
 8001d38:	429e      	cmp	r6, r3
 8001d3a:	d903      	bls.n	8001d44 <__aeabi_ddiv+0x3d0>
 8001d3c:	2680      	movs	r6, #128	; 0x80
 8001d3e:	0276      	lsls	r6, r6, #9
 8001d40:	46b4      	mov	ip, r6
 8001d42:	4460      	add	r0, ip
 8001d44:	0c1e      	lsrs	r6, r3, #16
 8001d46:	0412      	lsls	r2, r2, #16
 8001d48:	041b      	lsls	r3, r3, #16
 8001d4a:	0c12      	lsrs	r2, r2, #16
 8001d4c:	1830      	adds	r0, r6, r0
 8001d4e:	189b      	adds	r3, r3, r2
 8001d50:	4281      	cmp	r1, r0
 8001d52:	d306      	bcc.n	8001d62 <__aeabi_ddiv+0x3ee>
 8001d54:	d002      	beq.n	8001d5c <__aeabi_ddiv+0x3e8>
 8001d56:	2301      	movs	r3, #1
 8001d58:	431d      	orrs	r5, r3
 8001d5a:	e6ce      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_ddiv+0x3ee>
 8001d60:	e6cb      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001d62:	1861      	adds	r1, r4, r1
 8001d64:	1e6e      	subs	r6, r5, #1
 8001d66:	42a1      	cmp	r1, r4
 8001d68:	d200      	bcs.n	8001d6c <__aeabi_ddiv+0x3f8>
 8001d6a:	e0a4      	b.n	8001eb6 <__aeabi_ddiv+0x542>
 8001d6c:	4281      	cmp	r1, r0
 8001d6e:	d200      	bcs.n	8001d72 <__aeabi_ddiv+0x3fe>
 8001d70:	e0c9      	b.n	8001f06 <__aeabi_ddiv+0x592>
 8001d72:	d100      	bne.n	8001d76 <__aeabi_ddiv+0x402>
 8001d74:	e0d9      	b.n	8001f2a <__aeabi_ddiv+0x5b6>
 8001d76:	0035      	movs	r5, r6
 8001d78:	e7ed      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001d7a:	2501      	movs	r5, #1
 8001d7c:	426d      	negs	r5, r5
 8001d7e:	2101      	movs	r1, #1
 8001d80:	1a89      	subs	r1, r1, r2
 8001d82:	2938      	cmp	r1, #56	; 0x38
 8001d84:	dd00      	ble.n	8001d88 <__aeabi_ddiv+0x414>
 8001d86:	e64c      	b.n	8001a22 <__aeabi_ddiv+0xae>
 8001d88:	291f      	cmp	r1, #31
 8001d8a:	dc00      	bgt.n	8001d8e <__aeabi_ddiv+0x41a>
 8001d8c:	e07f      	b.n	8001e8e <__aeabi_ddiv+0x51a>
 8001d8e:	231f      	movs	r3, #31
 8001d90:	425b      	negs	r3, r3
 8001d92:	1a9a      	subs	r2, r3, r2
 8001d94:	4643      	mov	r3, r8
 8001d96:	40d3      	lsrs	r3, r2
 8001d98:	2920      	cmp	r1, #32
 8001d9a:	d004      	beq.n	8001da6 <__aeabi_ddiv+0x432>
 8001d9c:	4644      	mov	r4, r8
 8001d9e:	4a65      	ldr	r2, [pc, #404]	; (8001f34 <__aeabi_ddiv+0x5c0>)
 8001da0:	445a      	add	r2, fp
 8001da2:	4094      	lsls	r4, r2
 8001da4:	4325      	orrs	r5, r4
 8001da6:	1e6a      	subs	r2, r5, #1
 8001da8:	4195      	sbcs	r5, r2
 8001daa:	2207      	movs	r2, #7
 8001dac:	432b      	orrs	r3, r5
 8001dae:	0015      	movs	r5, r2
 8001db0:	2400      	movs	r4, #0
 8001db2:	401d      	ands	r5, r3
 8001db4:	421a      	tst	r2, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_ddiv+0x446>
 8001db8:	e0a1      	b.n	8001efe <__aeabi_ddiv+0x58a>
 8001dba:	220f      	movs	r2, #15
 8001dbc:	2400      	movs	r4, #0
 8001dbe:	401a      	ands	r2, r3
 8001dc0:	2a04      	cmp	r2, #4
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_ddiv+0x452>
 8001dc4:	e098      	b.n	8001ef8 <__aeabi_ddiv+0x584>
 8001dc6:	1d1a      	adds	r2, r3, #4
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	419b      	sbcs	r3, r3
 8001dcc:	425b      	negs	r3, r3
 8001dce:	18e4      	adds	r4, r4, r3
 8001dd0:	0013      	movs	r3, r2
 8001dd2:	0222      	lsls	r2, r4, #8
 8001dd4:	d400      	bmi.n	8001dd8 <__aeabi_ddiv+0x464>
 8001dd6:	e08f      	b.n	8001ef8 <__aeabi_ddiv+0x584>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	2400      	movs	r4, #0
 8001ddc:	2500      	movs	r5, #0
 8001dde:	e623      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001de0:	42b5      	cmp	r5, r6
 8001de2:	d300      	bcc.n	8001de6 <__aeabi_ddiv+0x472>
 8001de4:	e764      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001de6:	4643      	mov	r3, r8
 8001de8:	1e5a      	subs	r2, r3, #1
 8001dea:	9b00      	ldr	r3, [sp, #0]
 8001dec:	469c      	mov	ip, r3
 8001dee:	4465      	add	r5, ip
 8001df0:	001f      	movs	r7, r3
 8001df2:	429d      	cmp	r5, r3
 8001df4:	419b      	sbcs	r3, r3
 8001df6:	425b      	negs	r3, r3
 8001df8:	191b      	adds	r3, r3, r4
 8001dfa:	18c9      	adds	r1, r1, r3
 8001dfc:	428c      	cmp	r4, r1
 8001dfe:	d23a      	bcs.n	8001e76 <__aeabi_ddiv+0x502>
 8001e00:	4288      	cmp	r0, r1
 8001e02:	d863      	bhi.n	8001ecc <__aeabi_ddiv+0x558>
 8001e04:	d060      	beq.n	8001ec8 <__aeabi_ddiv+0x554>
 8001e06:	4690      	mov	r8, r2
 8001e08:	e752      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001e0a:	42aa      	cmp	r2, r5
 8001e0c:	d900      	bls.n	8001e10 <__aeabi_ddiv+0x49c>
 8001e0e:	e6ea      	b.n	8001be6 <__aeabi_ddiv+0x272>
 8001e10:	4643      	mov	r3, r8
 8001e12:	07de      	lsls	r6, r3, #31
 8001e14:	0858      	lsrs	r0, r3, #1
 8001e16:	086b      	lsrs	r3, r5, #1
 8001e18:	431e      	orrs	r6, r3
 8001e1a:	07ed      	lsls	r5, r5, #31
 8001e1c:	e6ea      	b.n	8001bf4 <__aeabi_ddiv+0x280>
 8001e1e:	4648      	mov	r0, r9
 8001e20:	f001 f926 	bl	8003070 <__clzsi2>
 8001e24:	0001      	movs	r1, r0
 8001e26:	0002      	movs	r2, r0
 8001e28:	3115      	adds	r1, #21
 8001e2a:	3220      	adds	r2, #32
 8001e2c:	291c      	cmp	r1, #28
 8001e2e:	dc00      	bgt.n	8001e32 <__aeabi_ddiv+0x4be>
 8001e30:	e61a      	b.n	8001a68 <__aeabi_ddiv+0xf4>
 8001e32:	464b      	mov	r3, r9
 8001e34:	3808      	subs	r0, #8
 8001e36:	4083      	lsls	r3, r0
 8001e38:	2500      	movs	r5, #0
 8001e3a:	4698      	mov	r8, r3
 8001e3c:	e620      	b.n	8001a80 <__aeabi_ddiv+0x10c>
 8001e3e:	f001 f917 	bl	8003070 <__clzsi2>
 8001e42:	0003      	movs	r3, r0
 8001e44:	001a      	movs	r2, r3
 8001e46:	3215      	adds	r2, #21
 8001e48:	3020      	adds	r0, #32
 8001e4a:	2a1c      	cmp	r2, #28
 8001e4c:	dc00      	bgt.n	8001e50 <__aeabi_ddiv+0x4dc>
 8001e4e:	e630      	b.n	8001ab2 <__aeabi_ddiv+0x13e>
 8001e50:	4654      	mov	r4, sl
 8001e52:	3b08      	subs	r3, #8
 8001e54:	2200      	movs	r2, #0
 8001e56:	409c      	lsls	r4, r3
 8001e58:	e635      	b.n	8001ac6 <__aeabi_ddiv+0x152>
 8001e5a:	230f      	movs	r3, #15
 8001e5c:	402b      	ands	r3, r5
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	d100      	bne.n	8001e64 <__aeabi_ddiv+0x4f0>
 8001e62:	e652      	b.n	8001b0a <__aeabi_ddiv+0x196>
 8001e64:	2305      	movs	r3, #5
 8001e66:	425b      	negs	r3, r3
 8001e68:	42ab      	cmp	r3, r5
 8001e6a:	419b      	sbcs	r3, r3
 8001e6c:	3504      	adds	r5, #4
 8001e6e:	425b      	negs	r3, r3
 8001e70:	08ed      	lsrs	r5, r5, #3
 8001e72:	4498      	add	r8, r3
 8001e74:	e64a      	b.n	8001b0c <__aeabi_ddiv+0x198>
 8001e76:	428c      	cmp	r4, r1
 8001e78:	d1c5      	bne.n	8001e06 <__aeabi_ddiv+0x492>
 8001e7a:	42af      	cmp	r7, r5
 8001e7c:	d9c0      	bls.n	8001e00 <__aeabi_ddiv+0x48c>
 8001e7e:	4690      	mov	r8, r2
 8001e80:	e716      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001e82:	428a      	cmp	r2, r1
 8001e84:	d800      	bhi.n	8001e88 <__aeabi_ddiv+0x514>
 8001e86:	e6ea      	b.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001e88:	1e83      	subs	r3, r0, #2
 8001e8a:	1909      	adds	r1, r1, r4
 8001e8c:	e6e7      	b.n	8001c5e <__aeabi_ddiv+0x2ea>
 8001e8e:	4a2a      	ldr	r2, [pc, #168]	; (8001f38 <__aeabi_ddiv+0x5c4>)
 8001e90:	0028      	movs	r0, r5
 8001e92:	445a      	add	r2, fp
 8001e94:	4643      	mov	r3, r8
 8001e96:	4095      	lsls	r5, r2
 8001e98:	4093      	lsls	r3, r2
 8001e9a:	40c8      	lsrs	r0, r1
 8001e9c:	1e6a      	subs	r2, r5, #1
 8001e9e:	4195      	sbcs	r5, r2
 8001ea0:	4644      	mov	r4, r8
 8001ea2:	4303      	orrs	r3, r0
 8001ea4:	432b      	orrs	r3, r5
 8001ea6:	40cc      	lsrs	r4, r1
 8001ea8:	075a      	lsls	r2, r3, #29
 8001eaa:	d092      	beq.n	8001dd2 <__aeabi_ddiv+0x45e>
 8001eac:	220f      	movs	r2, #15
 8001eae:	401a      	ands	r2, r3
 8001eb0:	2a04      	cmp	r2, #4
 8001eb2:	d188      	bne.n	8001dc6 <__aeabi_ddiv+0x452>
 8001eb4:	e78d      	b.n	8001dd2 <__aeabi_ddiv+0x45e>
 8001eb6:	0035      	movs	r5, r6
 8001eb8:	4281      	cmp	r1, r0
 8001eba:	d000      	beq.n	8001ebe <__aeabi_ddiv+0x54a>
 8001ebc:	e74b      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001ebe:	9a00      	ldr	r2, [sp, #0]
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d000      	beq.n	8001ec6 <__aeabi_ddiv+0x552>
 8001ec4:	e747      	b.n	8001d56 <__aeabi_ddiv+0x3e2>
 8001ec6:	e618      	b.n	8001afa <__aeabi_ddiv+0x186>
 8001ec8:	42ae      	cmp	r6, r5
 8001eca:	d99c      	bls.n	8001e06 <__aeabi_ddiv+0x492>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	425b      	negs	r3, r3
 8001ed0:	469c      	mov	ip, r3
 8001ed2:	9b00      	ldr	r3, [sp, #0]
 8001ed4:	44e0      	add	r8, ip
 8001ed6:	469c      	mov	ip, r3
 8001ed8:	4465      	add	r5, ip
 8001eda:	429d      	cmp	r5, r3
 8001edc:	419b      	sbcs	r3, r3
 8001ede:	425b      	negs	r3, r3
 8001ee0:	191b      	adds	r3, r3, r4
 8001ee2:	18c9      	adds	r1, r1, r3
 8001ee4:	e6e4      	b.n	8001cb0 <__aeabi_ddiv+0x33c>
 8001ee6:	4a15      	ldr	r2, [pc, #84]	; (8001f3c <__aeabi_ddiv+0x5c8>)
 8001ee8:	445a      	add	r2, fp
 8001eea:	2a00      	cmp	r2, #0
 8001eec:	dc00      	bgt.n	8001ef0 <__aeabi_ddiv+0x57c>
 8001eee:	e744      	b.n	8001d7a <__aeabi_ddiv+0x406>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	2500      	movs	r5, #0
 8001ef4:	4498      	add	r8, r3
 8001ef6:	e609      	b.n	8001b0c <__aeabi_ddiv+0x198>
 8001ef8:	0765      	lsls	r5, r4, #29
 8001efa:	0264      	lsls	r4, r4, #9
 8001efc:	0b24      	lsrs	r4, r4, #12
 8001efe:	08db      	lsrs	r3, r3, #3
 8001f00:	431d      	orrs	r5, r3
 8001f02:	2300      	movs	r3, #0
 8001f04:	e590      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001f06:	9e00      	ldr	r6, [sp, #0]
 8001f08:	3d02      	subs	r5, #2
 8001f0a:	0072      	lsls	r2, r6, #1
 8001f0c:	42b2      	cmp	r2, r6
 8001f0e:	41bf      	sbcs	r7, r7
 8001f10:	427f      	negs	r7, r7
 8001f12:	193c      	adds	r4, r7, r4
 8001f14:	1909      	adds	r1, r1, r4
 8001f16:	9200      	str	r2, [sp, #0]
 8001f18:	e7ce      	b.n	8001eb8 <__aeabi_ddiv+0x544>
 8001f1a:	2480      	movs	r4, #128	; 0x80
 8001f1c:	4643      	mov	r3, r8
 8001f1e:	0324      	lsls	r4, r4, #12
 8001f20:	431c      	orrs	r4, r3
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <__aeabi_ddiv+0x5cc>)
 8001f26:	0b24      	lsrs	r4, r4, #12
 8001f28:	e57e      	b.n	8001a28 <__aeabi_ddiv+0xb4>
 8001f2a:	9a00      	ldr	r2, [sp, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3ea      	bcc.n	8001f06 <__aeabi_ddiv+0x592>
 8001f30:	0035      	movs	r5, r6
 8001f32:	e7c4      	b.n	8001ebe <__aeabi_ddiv+0x54a>
 8001f34:	0000043e 	.word	0x0000043e
 8001f38:	0000041e 	.word	0x0000041e
 8001f3c:	000003ff 	.word	0x000003ff
 8001f40:	000007ff 	.word	0x000007ff

08001f44 <__eqdf2>:
 8001f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f46:	464f      	mov	r7, r9
 8001f48:	4646      	mov	r6, r8
 8001f4a:	46d6      	mov	lr, sl
 8001f4c:	4694      	mov	ip, r2
 8001f4e:	4691      	mov	r9, r2
 8001f50:	031a      	lsls	r2, r3, #12
 8001f52:	0b12      	lsrs	r2, r2, #12
 8001f54:	4d18      	ldr	r5, [pc, #96]	; (8001fb8 <__eqdf2+0x74>)
 8001f56:	b5c0      	push	{r6, r7, lr}
 8001f58:	004c      	lsls	r4, r1, #1
 8001f5a:	030f      	lsls	r7, r1, #12
 8001f5c:	4692      	mov	sl, r2
 8001f5e:	005a      	lsls	r2, r3, #1
 8001f60:	0006      	movs	r6, r0
 8001f62:	4680      	mov	r8, r0
 8001f64:	0b3f      	lsrs	r7, r7, #12
 8001f66:	2001      	movs	r0, #1
 8001f68:	0d64      	lsrs	r4, r4, #21
 8001f6a:	0fc9      	lsrs	r1, r1, #31
 8001f6c:	0d52      	lsrs	r2, r2, #21
 8001f6e:	0fdb      	lsrs	r3, r3, #31
 8001f70:	42ac      	cmp	r4, r5
 8001f72:	d00a      	beq.n	8001f8a <__eqdf2+0x46>
 8001f74:	42aa      	cmp	r2, r5
 8001f76:	d003      	beq.n	8001f80 <__eqdf2+0x3c>
 8001f78:	4294      	cmp	r4, r2
 8001f7a:	d101      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f7c:	4557      	cmp	r7, sl
 8001f7e:	d00d      	beq.n	8001f9c <__eqdf2+0x58>
 8001f80:	bce0      	pop	{r5, r6, r7}
 8001f82:	46ba      	mov	sl, r7
 8001f84:	46b1      	mov	r9, r6
 8001f86:	46a8      	mov	r8, r5
 8001f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8a:	003d      	movs	r5, r7
 8001f8c:	4335      	orrs	r5, r6
 8001f8e:	d1f7      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f90:	42a2      	cmp	r2, r4
 8001f92:	d1f5      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f94:	4652      	mov	r2, sl
 8001f96:	4665      	mov	r5, ip
 8001f98:	432a      	orrs	r2, r5
 8001f9a:	d1f1      	bne.n	8001f80 <__eqdf2+0x3c>
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	45c8      	cmp	r8, r9
 8001fa0:	d1ee      	bne.n	8001f80 <__eqdf2+0x3c>
 8001fa2:	4299      	cmp	r1, r3
 8001fa4:	d006      	beq.n	8001fb4 <__eqdf2+0x70>
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	d1ea      	bne.n	8001f80 <__eqdf2+0x3c>
 8001faa:	433e      	orrs	r6, r7
 8001fac:	0030      	movs	r0, r6
 8001fae:	1e46      	subs	r6, r0, #1
 8001fb0:	41b0      	sbcs	r0, r6
 8001fb2:	e7e5      	b.n	8001f80 <__eqdf2+0x3c>
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	e7e3      	b.n	8001f80 <__eqdf2+0x3c>
 8001fb8:	000007ff 	.word	0x000007ff

08001fbc <__gedf2>:
 8001fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fbe:	464e      	mov	r6, r9
 8001fc0:	4645      	mov	r5, r8
 8001fc2:	4657      	mov	r7, sl
 8001fc4:	46de      	mov	lr, fp
 8001fc6:	0004      	movs	r4, r0
 8001fc8:	0018      	movs	r0, r3
 8001fca:	b5e0      	push	{r5, r6, r7, lr}
 8001fcc:	0016      	movs	r6, r2
 8001fce:	031b      	lsls	r3, r3, #12
 8001fd0:	0b1b      	lsrs	r3, r3, #12
 8001fd2:	4d32      	ldr	r5, [pc, #200]	; (800209c <__gedf2+0xe0>)
 8001fd4:	030f      	lsls	r7, r1, #12
 8001fd6:	004a      	lsls	r2, r1, #1
 8001fd8:	4699      	mov	r9, r3
 8001fda:	0043      	lsls	r3, r0, #1
 8001fdc:	46a4      	mov	ip, r4
 8001fde:	46b0      	mov	r8, r6
 8001fe0:	0b3f      	lsrs	r7, r7, #12
 8001fe2:	0d52      	lsrs	r2, r2, #21
 8001fe4:	0fc9      	lsrs	r1, r1, #31
 8001fe6:	0d5b      	lsrs	r3, r3, #21
 8001fe8:	0fc0      	lsrs	r0, r0, #31
 8001fea:	42aa      	cmp	r2, r5
 8001fec:	d029      	beq.n	8002042 <__gedf2+0x86>
 8001fee:	42ab      	cmp	r3, r5
 8001ff0:	d018      	beq.n	8002024 <__gedf2+0x68>
 8001ff2:	2a00      	cmp	r2, #0
 8001ff4:	d12a      	bne.n	800204c <__gedf2+0x90>
 8001ff6:	433c      	orrs	r4, r7
 8001ff8:	46a3      	mov	fp, r4
 8001ffa:	4265      	negs	r5, r4
 8001ffc:	4165      	adcs	r5, r4
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d102      	bne.n	8002008 <__gedf2+0x4c>
 8002002:	464c      	mov	r4, r9
 8002004:	4326      	orrs	r6, r4
 8002006:	d027      	beq.n	8002058 <__gedf2+0x9c>
 8002008:	2d00      	cmp	r5, #0
 800200a:	d115      	bne.n	8002038 <__gedf2+0x7c>
 800200c:	4281      	cmp	r1, r0
 800200e:	d028      	beq.n	8002062 <__gedf2+0xa6>
 8002010:	2002      	movs	r0, #2
 8002012:	3901      	subs	r1, #1
 8002014:	4008      	ands	r0, r1
 8002016:	3801      	subs	r0, #1
 8002018:	bcf0      	pop	{r4, r5, r6, r7}
 800201a:	46bb      	mov	fp, r7
 800201c:	46b2      	mov	sl, r6
 800201e:	46a9      	mov	r9, r5
 8002020:	46a0      	mov	r8, r4
 8002022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002024:	464d      	mov	r5, r9
 8002026:	432e      	orrs	r6, r5
 8002028:	d12f      	bne.n	800208a <__gedf2+0xce>
 800202a:	2a00      	cmp	r2, #0
 800202c:	d1ee      	bne.n	800200c <__gedf2+0x50>
 800202e:	433c      	orrs	r4, r7
 8002030:	4265      	negs	r5, r4
 8002032:	4165      	adcs	r5, r4
 8002034:	2d00      	cmp	r5, #0
 8002036:	d0e9      	beq.n	800200c <__gedf2+0x50>
 8002038:	2800      	cmp	r0, #0
 800203a:	d1ed      	bne.n	8002018 <__gedf2+0x5c>
 800203c:	2001      	movs	r0, #1
 800203e:	4240      	negs	r0, r0
 8002040:	e7ea      	b.n	8002018 <__gedf2+0x5c>
 8002042:	003d      	movs	r5, r7
 8002044:	4325      	orrs	r5, r4
 8002046:	d120      	bne.n	800208a <__gedf2+0xce>
 8002048:	4293      	cmp	r3, r2
 800204a:	d0eb      	beq.n	8002024 <__gedf2+0x68>
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1dd      	bne.n	800200c <__gedf2+0x50>
 8002050:	464c      	mov	r4, r9
 8002052:	4326      	orrs	r6, r4
 8002054:	d1da      	bne.n	800200c <__gedf2+0x50>
 8002056:	e7db      	b.n	8002010 <__gedf2+0x54>
 8002058:	465b      	mov	r3, fp
 800205a:	2000      	movs	r0, #0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0db      	beq.n	8002018 <__gedf2+0x5c>
 8002060:	e7d6      	b.n	8002010 <__gedf2+0x54>
 8002062:	429a      	cmp	r2, r3
 8002064:	dc0a      	bgt.n	800207c <__gedf2+0xc0>
 8002066:	dbe7      	blt.n	8002038 <__gedf2+0x7c>
 8002068:	454f      	cmp	r7, r9
 800206a:	d8d1      	bhi.n	8002010 <__gedf2+0x54>
 800206c:	d010      	beq.n	8002090 <__gedf2+0xd4>
 800206e:	2000      	movs	r0, #0
 8002070:	454f      	cmp	r7, r9
 8002072:	d2d1      	bcs.n	8002018 <__gedf2+0x5c>
 8002074:	2900      	cmp	r1, #0
 8002076:	d0e1      	beq.n	800203c <__gedf2+0x80>
 8002078:	0008      	movs	r0, r1
 800207a:	e7cd      	b.n	8002018 <__gedf2+0x5c>
 800207c:	4243      	negs	r3, r0
 800207e:	4158      	adcs	r0, r3
 8002080:	2302      	movs	r3, #2
 8002082:	4240      	negs	r0, r0
 8002084:	4018      	ands	r0, r3
 8002086:	3801      	subs	r0, #1
 8002088:	e7c6      	b.n	8002018 <__gedf2+0x5c>
 800208a:	2002      	movs	r0, #2
 800208c:	4240      	negs	r0, r0
 800208e:	e7c3      	b.n	8002018 <__gedf2+0x5c>
 8002090:	45c4      	cmp	ip, r8
 8002092:	d8bd      	bhi.n	8002010 <__gedf2+0x54>
 8002094:	2000      	movs	r0, #0
 8002096:	45c4      	cmp	ip, r8
 8002098:	d2be      	bcs.n	8002018 <__gedf2+0x5c>
 800209a:	e7eb      	b.n	8002074 <__gedf2+0xb8>
 800209c:	000007ff 	.word	0x000007ff

080020a0 <__ledf2>:
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	464e      	mov	r6, r9
 80020a4:	4645      	mov	r5, r8
 80020a6:	4657      	mov	r7, sl
 80020a8:	46de      	mov	lr, fp
 80020aa:	0004      	movs	r4, r0
 80020ac:	0018      	movs	r0, r3
 80020ae:	b5e0      	push	{r5, r6, r7, lr}
 80020b0:	0016      	movs	r6, r2
 80020b2:	031b      	lsls	r3, r3, #12
 80020b4:	0b1b      	lsrs	r3, r3, #12
 80020b6:	4d31      	ldr	r5, [pc, #196]	; (800217c <__ledf2+0xdc>)
 80020b8:	030f      	lsls	r7, r1, #12
 80020ba:	004a      	lsls	r2, r1, #1
 80020bc:	4699      	mov	r9, r3
 80020be:	0043      	lsls	r3, r0, #1
 80020c0:	46a4      	mov	ip, r4
 80020c2:	46b0      	mov	r8, r6
 80020c4:	0b3f      	lsrs	r7, r7, #12
 80020c6:	0d52      	lsrs	r2, r2, #21
 80020c8:	0fc9      	lsrs	r1, r1, #31
 80020ca:	0d5b      	lsrs	r3, r3, #21
 80020cc:	0fc0      	lsrs	r0, r0, #31
 80020ce:	42aa      	cmp	r2, r5
 80020d0:	d011      	beq.n	80020f6 <__ledf2+0x56>
 80020d2:	42ab      	cmp	r3, r5
 80020d4:	d014      	beq.n	8002100 <__ledf2+0x60>
 80020d6:	2a00      	cmp	r2, #0
 80020d8:	d12f      	bne.n	800213a <__ledf2+0x9a>
 80020da:	433c      	orrs	r4, r7
 80020dc:	46a3      	mov	fp, r4
 80020de:	4265      	negs	r5, r4
 80020e0:	4165      	adcs	r5, r4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d114      	bne.n	8002110 <__ledf2+0x70>
 80020e6:	464c      	mov	r4, r9
 80020e8:	4326      	orrs	r6, r4
 80020ea:	d111      	bne.n	8002110 <__ledf2+0x70>
 80020ec:	465b      	mov	r3, fp
 80020ee:	2000      	movs	r0, #0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d017      	beq.n	8002124 <__ledf2+0x84>
 80020f4:	e010      	b.n	8002118 <__ledf2+0x78>
 80020f6:	003d      	movs	r5, r7
 80020f8:	4325      	orrs	r5, r4
 80020fa:	d112      	bne.n	8002122 <__ledf2+0x82>
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d11c      	bne.n	800213a <__ledf2+0x9a>
 8002100:	464d      	mov	r5, r9
 8002102:	432e      	orrs	r6, r5
 8002104:	d10d      	bne.n	8002122 <__ledf2+0x82>
 8002106:	2a00      	cmp	r2, #0
 8002108:	d104      	bne.n	8002114 <__ledf2+0x74>
 800210a:	433c      	orrs	r4, r7
 800210c:	4265      	negs	r5, r4
 800210e:	4165      	adcs	r5, r4
 8002110:	2d00      	cmp	r5, #0
 8002112:	d10d      	bne.n	8002130 <__ledf2+0x90>
 8002114:	4281      	cmp	r1, r0
 8002116:	d016      	beq.n	8002146 <__ledf2+0xa6>
 8002118:	2002      	movs	r0, #2
 800211a:	3901      	subs	r1, #1
 800211c:	4008      	ands	r0, r1
 800211e:	3801      	subs	r0, #1
 8002120:	e000      	b.n	8002124 <__ledf2+0x84>
 8002122:	2002      	movs	r0, #2
 8002124:	bcf0      	pop	{r4, r5, r6, r7}
 8002126:	46bb      	mov	fp, r7
 8002128:	46b2      	mov	sl, r6
 800212a:	46a9      	mov	r9, r5
 800212c:	46a0      	mov	r8, r4
 800212e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002130:	2800      	cmp	r0, #0
 8002132:	d1f7      	bne.n	8002124 <__ledf2+0x84>
 8002134:	2001      	movs	r0, #1
 8002136:	4240      	negs	r0, r0
 8002138:	e7f4      	b.n	8002124 <__ledf2+0x84>
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1ea      	bne.n	8002114 <__ledf2+0x74>
 800213e:	464c      	mov	r4, r9
 8002140:	4326      	orrs	r6, r4
 8002142:	d1e7      	bne.n	8002114 <__ledf2+0x74>
 8002144:	e7e8      	b.n	8002118 <__ledf2+0x78>
 8002146:	429a      	cmp	r2, r3
 8002148:	dd06      	ble.n	8002158 <__ledf2+0xb8>
 800214a:	4243      	negs	r3, r0
 800214c:	4158      	adcs	r0, r3
 800214e:	2302      	movs	r3, #2
 8002150:	4240      	negs	r0, r0
 8002152:	4018      	ands	r0, r3
 8002154:	3801      	subs	r0, #1
 8002156:	e7e5      	b.n	8002124 <__ledf2+0x84>
 8002158:	429a      	cmp	r2, r3
 800215a:	dbe9      	blt.n	8002130 <__ledf2+0x90>
 800215c:	454f      	cmp	r7, r9
 800215e:	d8db      	bhi.n	8002118 <__ledf2+0x78>
 8002160:	d006      	beq.n	8002170 <__ledf2+0xd0>
 8002162:	2000      	movs	r0, #0
 8002164:	454f      	cmp	r7, r9
 8002166:	d2dd      	bcs.n	8002124 <__ledf2+0x84>
 8002168:	2900      	cmp	r1, #0
 800216a:	d0e3      	beq.n	8002134 <__ledf2+0x94>
 800216c:	0008      	movs	r0, r1
 800216e:	e7d9      	b.n	8002124 <__ledf2+0x84>
 8002170:	45c4      	cmp	ip, r8
 8002172:	d8d1      	bhi.n	8002118 <__ledf2+0x78>
 8002174:	2000      	movs	r0, #0
 8002176:	45c4      	cmp	ip, r8
 8002178:	d2d4      	bcs.n	8002124 <__ledf2+0x84>
 800217a:	e7f5      	b.n	8002168 <__ledf2+0xc8>
 800217c:	000007ff 	.word	0x000007ff

08002180 <__aeabi_dmul>:
 8002180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002182:	4657      	mov	r7, sl
 8002184:	464e      	mov	r6, r9
 8002186:	4645      	mov	r5, r8
 8002188:	46de      	mov	lr, fp
 800218a:	b5e0      	push	{r5, r6, r7, lr}
 800218c:	4698      	mov	r8, r3
 800218e:	030c      	lsls	r4, r1, #12
 8002190:	004b      	lsls	r3, r1, #1
 8002192:	0006      	movs	r6, r0
 8002194:	4692      	mov	sl, r2
 8002196:	b087      	sub	sp, #28
 8002198:	0b24      	lsrs	r4, r4, #12
 800219a:	0d5b      	lsrs	r3, r3, #21
 800219c:	0fcf      	lsrs	r7, r1, #31
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d06c      	beq.n	800227c <__aeabi_dmul+0xfc>
 80021a2:	4add      	ldr	r2, [pc, #884]	; (8002518 <__aeabi_dmul+0x398>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d100      	bne.n	80021aa <__aeabi_dmul+0x2a>
 80021a8:	e086      	b.n	80022b8 <__aeabi_dmul+0x138>
 80021aa:	0f42      	lsrs	r2, r0, #29
 80021ac:	00e4      	lsls	r4, r4, #3
 80021ae:	4314      	orrs	r4, r2
 80021b0:	2280      	movs	r2, #128	; 0x80
 80021b2:	0412      	lsls	r2, r2, #16
 80021b4:	4314      	orrs	r4, r2
 80021b6:	4ad9      	ldr	r2, [pc, #868]	; (800251c <__aeabi_dmul+0x39c>)
 80021b8:	00c5      	lsls	r5, r0, #3
 80021ba:	4694      	mov	ip, r2
 80021bc:	4463      	add	r3, ip
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	2300      	movs	r3, #0
 80021c2:	4699      	mov	r9, r3
 80021c4:	469b      	mov	fp, r3
 80021c6:	4643      	mov	r3, r8
 80021c8:	4642      	mov	r2, r8
 80021ca:	031e      	lsls	r6, r3, #12
 80021cc:	0fd2      	lsrs	r2, r2, #31
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	4650      	mov	r0, sl
 80021d2:	4690      	mov	r8, r2
 80021d4:	0b36      	lsrs	r6, r6, #12
 80021d6:	0d5b      	lsrs	r3, r3, #21
 80021d8:	d100      	bne.n	80021dc <__aeabi_dmul+0x5c>
 80021da:	e078      	b.n	80022ce <__aeabi_dmul+0x14e>
 80021dc:	4ace      	ldr	r2, [pc, #824]	; (8002518 <__aeabi_dmul+0x398>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01d      	beq.n	800221e <__aeabi_dmul+0x9e>
 80021e2:	49ce      	ldr	r1, [pc, #824]	; (800251c <__aeabi_dmul+0x39c>)
 80021e4:	0f42      	lsrs	r2, r0, #29
 80021e6:	468c      	mov	ip, r1
 80021e8:	9900      	ldr	r1, [sp, #0]
 80021ea:	4463      	add	r3, ip
 80021ec:	00f6      	lsls	r6, r6, #3
 80021ee:	468c      	mov	ip, r1
 80021f0:	4316      	orrs	r6, r2
 80021f2:	2280      	movs	r2, #128	; 0x80
 80021f4:	449c      	add	ip, r3
 80021f6:	0412      	lsls	r2, r2, #16
 80021f8:	4663      	mov	r3, ip
 80021fa:	4316      	orrs	r6, r2
 80021fc:	00c2      	lsls	r2, r0, #3
 80021fe:	2000      	movs	r0, #0
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	9900      	ldr	r1, [sp, #0]
 8002204:	4643      	mov	r3, r8
 8002206:	3101      	adds	r1, #1
 8002208:	468c      	mov	ip, r1
 800220a:	4649      	mov	r1, r9
 800220c:	407b      	eors	r3, r7
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	290f      	cmp	r1, #15
 8002212:	d900      	bls.n	8002216 <__aeabi_dmul+0x96>
 8002214:	e07e      	b.n	8002314 <__aeabi_dmul+0x194>
 8002216:	4bc2      	ldr	r3, [pc, #776]	; (8002520 <__aeabi_dmul+0x3a0>)
 8002218:	0089      	lsls	r1, r1, #2
 800221a:	5859      	ldr	r1, [r3, r1]
 800221c:	468f      	mov	pc, r1
 800221e:	4652      	mov	r2, sl
 8002220:	9b00      	ldr	r3, [sp, #0]
 8002222:	4332      	orrs	r2, r6
 8002224:	d000      	beq.n	8002228 <__aeabi_dmul+0xa8>
 8002226:	e156      	b.n	80024d6 <__aeabi_dmul+0x356>
 8002228:	49bb      	ldr	r1, [pc, #748]	; (8002518 <__aeabi_dmul+0x398>)
 800222a:	2600      	movs	r6, #0
 800222c:	468c      	mov	ip, r1
 800222e:	4463      	add	r3, ip
 8002230:	4649      	mov	r1, r9
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	2302      	movs	r3, #2
 8002236:	4319      	orrs	r1, r3
 8002238:	4689      	mov	r9, r1
 800223a:	2002      	movs	r0, #2
 800223c:	e7e1      	b.n	8002202 <__aeabi_dmul+0x82>
 800223e:	4643      	mov	r3, r8
 8002240:	9301      	str	r3, [sp, #4]
 8002242:	0034      	movs	r4, r6
 8002244:	0015      	movs	r5, r2
 8002246:	4683      	mov	fp, r0
 8002248:	465b      	mov	r3, fp
 800224a:	2b02      	cmp	r3, #2
 800224c:	d05e      	beq.n	800230c <__aeabi_dmul+0x18c>
 800224e:	2b03      	cmp	r3, #3
 8002250:	d100      	bne.n	8002254 <__aeabi_dmul+0xd4>
 8002252:	e1f3      	b.n	800263c <__aeabi_dmul+0x4bc>
 8002254:	2b01      	cmp	r3, #1
 8002256:	d000      	beq.n	800225a <__aeabi_dmul+0xda>
 8002258:	e118      	b.n	800248c <__aeabi_dmul+0x30c>
 800225a:	2200      	movs	r2, #0
 800225c:	2400      	movs	r4, #0
 800225e:	2500      	movs	r5, #0
 8002260:	9b01      	ldr	r3, [sp, #4]
 8002262:	0512      	lsls	r2, r2, #20
 8002264:	4322      	orrs	r2, r4
 8002266:	07db      	lsls	r3, r3, #31
 8002268:	431a      	orrs	r2, r3
 800226a:	0028      	movs	r0, r5
 800226c:	0011      	movs	r1, r2
 800226e:	b007      	add	sp, #28
 8002270:	bcf0      	pop	{r4, r5, r6, r7}
 8002272:	46bb      	mov	fp, r7
 8002274:	46b2      	mov	sl, r6
 8002276:	46a9      	mov	r9, r5
 8002278:	46a0      	mov	r8, r4
 800227a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800227c:	0025      	movs	r5, r4
 800227e:	4305      	orrs	r5, r0
 8002280:	d100      	bne.n	8002284 <__aeabi_dmul+0x104>
 8002282:	e141      	b.n	8002508 <__aeabi_dmul+0x388>
 8002284:	2c00      	cmp	r4, #0
 8002286:	d100      	bne.n	800228a <__aeabi_dmul+0x10a>
 8002288:	e1ad      	b.n	80025e6 <__aeabi_dmul+0x466>
 800228a:	0020      	movs	r0, r4
 800228c:	f000 fef0 	bl	8003070 <__clzsi2>
 8002290:	0001      	movs	r1, r0
 8002292:	0002      	movs	r2, r0
 8002294:	390b      	subs	r1, #11
 8002296:	231d      	movs	r3, #29
 8002298:	0010      	movs	r0, r2
 800229a:	1a5b      	subs	r3, r3, r1
 800229c:	0031      	movs	r1, r6
 800229e:	0035      	movs	r5, r6
 80022a0:	3808      	subs	r0, #8
 80022a2:	4084      	lsls	r4, r0
 80022a4:	40d9      	lsrs	r1, r3
 80022a6:	4085      	lsls	r5, r0
 80022a8:	430c      	orrs	r4, r1
 80022aa:	489e      	ldr	r0, [pc, #632]	; (8002524 <__aeabi_dmul+0x3a4>)
 80022ac:	1a83      	subs	r3, r0, r2
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2300      	movs	r3, #0
 80022b2:	4699      	mov	r9, r3
 80022b4:	469b      	mov	fp, r3
 80022b6:	e786      	b.n	80021c6 <__aeabi_dmul+0x46>
 80022b8:	0005      	movs	r5, r0
 80022ba:	4325      	orrs	r5, r4
 80022bc:	d000      	beq.n	80022c0 <__aeabi_dmul+0x140>
 80022be:	e11c      	b.n	80024fa <__aeabi_dmul+0x37a>
 80022c0:	2208      	movs	r2, #8
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	2302      	movs	r3, #2
 80022c6:	2400      	movs	r4, #0
 80022c8:	4691      	mov	r9, r2
 80022ca:	469b      	mov	fp, r3
 80022cc:	e77b      	b.n	80021c6 <__aeabi_dmul+0x46>
 80022ce:	4652      	mov	r2, sl
 80022d0:	4332      	orrs	r2, r6
 80022d2:	d100      	bne.n	80022d6 <__aeabi_dmul+0x156>
 80022d4:	e10a      	b.n	80024ec <__aeabi_dmul+0x36c>
 80022d6:	2e00      	cmp	r6, #0
 80022d8:	d100      	bne.n	80022dc <__aeabi_dmul+0x15c>
 80022da:	e176      	b.n	80025ca <__aeabi_dmul+0x44a>
 80022dc:	0030      	movs	r0, r6
 80022de:	f000 fec7 	bl	8003070 <__clzsi2>
 80022e2:	0002      	movs	r2, r0
 80022e4:	3a0b      	subs	r2, #11
 80022e6:	231d      	movs	r3, #29
 80022e8:	0001      	movs	r1, r0
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	4652      	mov	r2, sl
 80022ee:	3908      	subs	r1, #8
 80022f0:	40da      	lsrs	r2, r3
 80022f2:	408e      	lsls	r6, r1
 80022f4:	4316      	orrs	r6, r2
 80022f6:	4652      	mov	r2, sl
 80022f8:	408a      	lsls	r2, r1
 80022fa:	9b00      	ldr	r3, [sp, #0]
 80022fc:	4989      	ldr	r1, [pc, #548]	; (8002524 <__aeabi_dmul+0x3a4>)
 80022fe:	1a18      	subs	r0, r3, r0
 8002300:	0003      	movs	r3, r0
 8002302:	468c      	mov	ip, r1
 8002304:	4463      	add	r3, ip
 8002306:	2000      	movs	r0, #0
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	e77a      	b.n	8002202 <__aeabi_dmul+0x82>
 800230c:	2400      	movs	r4, #0
 800230e:	2500      	movs	r5, #0
 8002310:	4a81      	ldr	r2, [pc, #516]	; (8002518 <__aeabi_dmul+0x398>)
 8002312:	e7a5      	b.n	8002260 <__aeabi_dmul+0xe0>
 8002314:	0c2f      	lsrs	r7, r5, #16
 8002316:	042d      	lsls	r5, r5, #16
 8002318:	0c2d      	lsrs	r5, r5, #16
 800231a:	002b      	movs	r3, r5
 800231c:	0c11      	lsrs	r1, r2, #16
 800231e:	0412      	lsls	r2, r2, #16
 8002320:	0c12      	lsrs	r2, r2, #16
 8002322:	4353      	muls	r3, r2
 8002324:	4698      	mov	r8, r3
 8002326:	0013      	movs	r3, r2
 8002328:	0028      	movs	r0, r5
 800232a:	437b      	muls	r3, r7
 800232c:	4699      	mov	r9, r3
 800232e:	4348      	muls	r0, r1
 8002330:	4448      	add	r0, r9
 8002332:	4683      	mov	fp, r0
 8002334:	4640      	mov	r0, r8
 8002336:	000b      	movs	r3, r1
 8002338:	0c00      	lsrs	r0, r0, #16
 800233a:	4682      	mov	sl, r0
 800233c:	4658      	mov	r0, fp
 800233e:	437b      	muls	r3, r7
 8002340:	4450      	add	r0, sl
 8002342:	9302      	str	r3, [sp, #8]
 8002344:	4581      	cmp	r9, r0
 8002346:	d906      	bls.n	8002356 <__aeabi_dmul+0x1d6>
 8002348:	469a      	mov	sl, r3
 800234a:	2380      	movs	r3, #128	; 0x80
 800234c:	025b      	lsls	r3, r3, #9
 800234e:	4699      	mov	r9, r3
 8002350:	44ca      	add	sl, r9
 8002352:	4653      	mov	r3, sl
 8002354:	9302      	str	r3, [sp, #8]
 8002356:	0c03      	lsrs	r3, r0, #16
 8002358:	469b      	mov	fp, r3
 800235a:	4643      	mov	r3, r8
 800235c:	041b      	lsls	r3, r3, #16
 800235e:	0400      	lsls	r0, r0, #16
 8002360:	0c1b      	lsrs	r3, r3, #16
 8002362:	4698      	mov	r8, r3
 8002364:	0003      	movs	r3, r0
 8002366:	4443      	add	r3, r8
 8002368:	9304      	str	r3, [sp, #16]
 800236a:	0c33      	lsrs	r3, r6, #16
 800236c:	4699      	mov	r9, r3
 800236e:	002b      	movs	r3, r5
 8002370:	0436      	lsls	r6, r6, #16
 8002372:	0c36      	lsrs	r6, r6, #16
 8002374:	4373      	muls	r3, r6
 8002376:	4698      	mov	r8, r3
 8002378:	0033      	movs	r3, r6
 800237a:	437b      	muls	r3, r7
 800237c:	469a      	mov	sl, r3
 800237e:	464b      	mov	r3, r9
 8002380:	435d      	muls	r5, r3
 8002382:	435f      	muls	r7, r3
 8002384:	4643      	mov	r3, r8
 8002386:	4455      	add	r5, sl
 8002388:	0c18      	lsrs	r0, r3, #16
 800238a:	1940      	adds	r0, r0, r5
 800238c:	4582      	cmp	sl, r0
 800238e:	d903      	bls.n	8002398 <__aeabi_dmul+0x218>
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	025b      	lsls	r3, r3, #9
 8002394:	469a      	mov	sl, r3
 8002396:	4457      	add	r7, sl
 8002398:	0c05      	lsrs	r5, r0, #16
 800239a:	19eb      	adds	r3, r5, r7
 800239c:	9305      	str	r3, [sp, #20]
 800239e:	4643      	mov	r3, r8
 80023a0:	041d      	lsls	r5, r3, #16
 80023a2:	0c2d      	lsrs	r5, r5, #16
 80023a4:	0400      	lsls	r0, r0, #16
 80023a6:	1940      	adds	r0, r0, r5
 80023a8:	0c25      	lsrs	r5, r4, #16
 80023aa:	0424      	lsls	r4, r4, #16
 80023ac:	0c24      	lsrs	r4, r4, #16
 80023ae:	0027      	movs	r7, r4
 80023b0:	4357      	muls	r7, r2
 80023b2:	436a      	muls	r2, r5
 80023b4:	4690      	mov	r8, r2
 80023b6:	002a      	movs	r2, r5
 80023b8:	0c3b      	lsrs	r3, r7, #16
 80023ba:	469a      	mov	sl, r3
 80023bc:	434a      	muls	r2, r1
 80023be:	4361      	muls	r1, r4
 80023c0:	4441      	add	r1, r8
 80023c2:	4451      	add	r1, sl
 80023c4:	4483      	add	fp, r0
 80023c6:	4588      	cmp	r8, r1
 80023c8:	d903      	bls.n	80023d2 <__aeabi_dmul+0x252>
 80023ca:	2380      	movs	r3, #128	; 0x80
 80023cc:	025b      	lsls	r3, r3, #9
 80023ce:	4698      	mov	r8, r3
 80023d0:	4442      	add	r2, r8
 80023d2:	043f      	lsls	r7, r7, #16
 80023d4:	0c0b      	lsrs	r3, r1, #16
 80023d6:	0c3f      	lsrs	r7, r7, #16
 80023d8:	0409      	lsls	r1, r1, #16
 80023da:	19c9      	adds	r1, r1, r7
 80023dc:	0027      	movs	r7, r4
 80023de:	4698      	mov	r8, r3
 80023e0:	464b      	mov	r3, r9
 80023e2:	4377      	muls	r7, r6
 80023e4:	435c      	muls	r4, r3
 80023e6:	436e      	muls	r6, r5
 80023e8:	435d      	muls	r5, r3
 80023ea:	0c3b      	lsrs	r3, r7, #16
 80023ec:	4699      	mov	r9, r3
 80023ee:	19a4      	adds	r4, r4, r6
 80023f0:	444c      	add	r4, r9
 80023f2:	4442      	add	r2, r8
 80023f4:	9503      	str	r5, [sp, #12]
 80023f6:	42a6      	cmp	r6, r4
 80023f8:	d904      	bls.n	8002404 <__aeabi_dmul+0x284>
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	025b      	lsls	r3, r3, #9
 80023fe:	4698      	mov	r8, r3
 8002400:	4445      	add	r5, r8
 8002402:	9503      	str	r5, [sp, #12]
 8002404:	9b02      	ldr	r3, [sp, #8]
 8002406:	043f      	lsls	r7, r7, #16
 8002408:	445b      	add	r3, fp
 800240a:	001e      	movs	r6, r3
 800240c:	4283      	cmp	r3, r0
 800240e:	4180      	sbcs	r0, r0
 8002410:	0423      	lsls	r3, r4, #16
 8002412:	4698      	mov	r8, r3
 8002414:	9b05      	ldr	r3, [sp, #20]
 8002416:	0c3f      	lsrs	r7, r7, #16
 8002418:	4447      	add	r7, r8
 800241a:	4698      	mov	r8, r3
 800241c:	1876      	adds	r6, r6, r1
 800241e:	428e      	cmp	r6, r1
 8002420:	4189      	sbcs	r1, r1
 8002422:	4447      	add	r7, r8
 8002424:	4240      	negs	r0, r0
 8002426:	183d      	adds	r5, r7, r0
 8002428:	46a8      	mov	r8, r5
 800242a:	4693      	mov	fp, r2
 800242c:	4249      	negs	r1, r1
 800242e:	468a      	mov	sl, r1
 8002430:	44c3      	add	fp, r8
 8002432:	429f      	cmp	r7, r3
 8002434:	41bf      	sbcs	r7, r7
 8002436:	4580      	cmp	r8, r0
 8002438:	4180      	sbcs	r0, r0
 800243a:	9b03      	ldr	r3, [sp, #12]
 800243c:	44da      	add	sl, fp
 800243e:	4698      	mov	r8, r3
 8002440:	4653      	mov	r3, sl
 8002442:	4240      	negs	r0, r0
 8002444:	427f      	negs	r7, r7
 8002446:	4307      	orrs	r7, r0
 8002448:	0c24      	lsrs	r4, r4, #16
 800244a:	4593      	cmp	fp, r2
 800244c:	4192      	sbcs	r2, r2
 800244e:	458a      	cmp	sl, r1
 8002450:	4189      	sbcs	r1, r1
 8002452:	193f      	adds	r7, r7, r4
 8002454:	0ddc      	lsrs	r4, r3, #23
 8002456:	9b04      	ldr	r3, [sp, #16]
 8002458:	0275      	lsls	r5, r6, #9
 800245a:	431d      	orrs	r5, r3
 800245c:	1e68      	subs	r0, r5, #1
 800245e:	4185      	sbcs	r5, r0
 8002460:	4653      	mov	r3, sl
 8002462:	4252      	negs	r2, r2
 8002464:	4249      	negs	r1, r1
 8002466:	430a      	orrs	r2, r1
 8002468:	18bf      	adds	r7, r7, r2
 800246a:	4447      	add	r7, r8
 800246c:	0df6      	lsrs	r6, r6, #23
 800246e:	027f      	lsls	r7, r7, #9
 8002470:	4335      	orrs	r5, r6
 8002472:	025a      	lsls	r2, r3, #9
 8002474:	433c      	orrs	r4, r7
 8002476:	4315      	orrs	r5, r2
 8002478:	01fb      	lsls	r3, r7, #7
 800247a:	d400      	bmi.n	800247e <__aeabi_dmul+0x2fe>
 800247c:	e0c1      	b.n	8002602 <__aeabi_dmul+0x482>
 800247e:	2101      	movs	r1, #1
 8002480:	086a      	lsrs	r2, r5, #1
 8002482:	400d      	ands	r5, r1
 8002484:	4315      	orrs	r5, r2
 8002486:	07e2      	lsls	r2, r4, #31
 8002488:	4315      	orrs	r5, r2
 800248a:	0864      	lsrs	r4, r4, #1
 800248c:	4926      	ldr	r1, [pc, #152]	; (8002528 <__aeabi_dmul+0x3a8>)
 800248e:	4461      	add	r1, ip
 8002490:	2900      	cmp	r1, #0
 8002492:	dd56      	ble.n	8002542 <__aeabi_dmul+0x3c2>
 8002494:	076b      	lsls	r3, r5, #29
 8002496:	d009      	beq.n	80024ac <__aeabi_dmul+0x32c>
 8002498:	220f      	movs	r2, #15
 800249a:	402a      	ands	r2, r5
 800249c:	2a04      	cmp	r2, #4
 800249e:	d005      	beq.n	80024ac <__aeabi_dmul+0x32c>
 80024a0:	1d2a      	adds	r2, r5, #4
 80024a2:	42aa      	cmp	r2, r5
 80024a4:	41ad      	sbcs	r5, r5
 80024a6:	426d      	negs	r5, r5
 80024a8:	1964      	adds	r4, r4, r5
 80024aa:	0015      	movs	r5, r2
 80024ac:	01e3      	lsls	r3, r4, #7
 80024ae:	d504      	bpl.n	80024ba <__aeabi_dmul+0x33a>
 80024b0:	2180      	movs	r1, #128	; 0x80
 80024b2:	4a1e      	ldr	r2, [pc, #120]	; (800252c <__aeabi_dmul+0x3ac>)
 80024b4:	00c9      	lsls	r1, r1, #3
 80024b6:	4014      	ands	r4, r2
 80024b8:	4461      	add	r1, ip
 80024ba:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <__aeabi_dmul+0x3b0>)
 80024bc:	4291      	cmp	r1, r2
 80024be:	dd00      	ble.n	80024c2 <__aeabi_dmul+0x342>
 80024c0:	e724      	b.n	800230c <__aeabi_dmul+0x18c>
 80024c2:	0762      	lsls	r2, r4, #29
 80024c4:	08ed      	lsrs	r5, r5, #3
 80024c6:	0264      	lsls	r4, r4, #9
 80024c8:	0549      	lsls	r1, r1, #21
 80024ca:	4315      	orrs	r5, r2
 80024cc:	0b24      	lsrs	r4, r4, #12
 80024ce:	0d4a      	lsrs	r2, r1, #21
 80024d0:	e6c6      	b.n	8002260 <__aeabi_dmul+0xe0>
 80024d2:	9701      	str	r7, [sp, #4]
 80024d4:	e6b8      	b.n	8002248 <__aeabi_dmul+0xc8>
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <__aeabi_dmul+0x398>)
 80024d8:	2003      	movs	r0, #3
 80024da:	4694      	mov	ip, r2
 80024dc:	4463      	add	r3, ip
 80024de:	464a      	mov	r2, r9
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	2303      	movs	r3, #3
 80024e4:	431a      	orrs	r2, r3
 80024e6:	4691      	mov	r9, r2
 80024e8:	4652      	mov	r2, sl
 80024ea:	e68a      	b.n	8002202 <__aeabi_dmul+0x82>
 80024ec:	4649      	mov	r1, r9
 80024ee:	2301      	movs	r3, #1
 80024f0:	4319      	orrs	r1, r3
 80024f2:	4689      	mov	r9, r1
 80024f4:	2600      	movs	r6, #0
 80024f6:	2001      	movs	r0, #1
 80024f8:	e683      	b.n	8002202 <__aeabi_dmul+0x82>
 80024fa:	220c      	movs	r2, #12
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	2303      	movs	r3, #3
 8002500:	0005      	movs	r5, r0
 8002502:	4691      	mov	r9, r2
 8002504:	469b      	mov	fp, r3
 8002506:	e65e      	b.n	80021c6 <__aeabi_dmul+0x46>
 8002508:	2304      	movs	r3, #4
 800250a:	4699      	mov	r9, r3
 800250c:	2300      	movs	r3, #0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	3301      	adds	r3, #1
 8002512:	2400      	movs	r4, #0
 8002514:	469b      	mov	fp, r3
 8002516:	e656      	b.n	80021c6 <__aeabi_dmul+0x46>
 8002518:	000007ff 	.word	0x000007ff
 800251c:	fffffc01 	.word	0xfffffc01
 8002520:	0800eac0 	.word	0x0800eac0
 8002524:	fffffc0d 	.word	0xfffffc0d
 8002528:	000003ff 	.word	0x000003ff
 800252c:	feffffff 	.word	0xfeffffff
 8002530:	000007fe 	.word	0x000007fe
 8002534:	2300      	movs	r3, #0
 8002536:	2480      	movs	r4, #128	; 0x80
 8002538:	2500      	movs	r5, #0
 800253a:	4a44      	ldr	r2, [pc, #272]	; (800264c <__aeabi_dmul+0x4cc>)
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	0324      	lsls	r4, r4, #12
 8002540:	e68e      	b.n	8002260 <__aeabi_dmul+0xe0>
 8002542:	2001      	movs	r0, #1
 8002544:	1a40      	subs	r0, r0, r1
 8002546:	2838      	cmp	r0, #56	; 0x38
 8002548:	dd00      	ble.n	800254c <__aeabi_dmul+0x3cc>
 800254a:	e686      	b.n	800225a <__aeabi_dmul+0xda>
 800254c:	281f      	cmp	r0, #31
 800254e:	dd5b      	ble.n	8002608 <__aeabi_dmul+0x488>
 8002550:	221f      	movs	r2, #31
 8002552:	0023      	movs	r3, r4
 8002554:	4252      	negs	r2, r2
 8002556:	1a51      	subs	r1, r2, r1
 8002558:	40cb      	lsrs	r3, r1
 800255a:	0019      	movs	r1, r3
 800255c:	2820      	cmp	r0, #32
 800255e:	d003      	beq.n	8002568 <__aeabi_dmul+0x3e8>
 8002560:	4a3b      	ldr	r2, [pc, #236]	; (8002650 <__aeabi_dmul+0x4d0>)
 8002562:	4462      	add	r2, ip
 8002564:	4094      	lsls	r4, r2
 8002566:	4325      	orrs	r5, r4
 8002568:	1e6a      	subs	r2, r5, #1
 800256a:	4195      	sbcs	r5, r2
 800256c:	002a      	movs	r2, r5
 800256e:	430a      	orrs	r2, r1
 8002570:	2107      	movs	r1, #7
 8002572:	000d      	movs	r5, r1
 8002574:	2400      	movs	r4, #0
 8002576:	4015      	ands	r5, r2
 8002578:	4211      	tst	r1, r2
 800257a:	d05b      	beq.n	8002634 <__aeabi_dmul+0x4b4>
 800257c:	210f      	movs	r1, #15
 800257e:	2400      	movs	r4, #0
 8002580:	4011      	ands	r1, r2
 8002582:	2904      	cmp	r1, #4
 8002584:	d053      	beq.n	800262e <__aeabi_dmul+0x4ae>
 8002586:	1d11      	adds	r1, r2, #4
 8002588:	4291      	cmp	r1, r2
 800258a:	4192      	sbcs	r2, r2
 800258c:	4252      	negs	r2, r2
 800258e:	18a4      	adds	r4, r4, r2
 8002590:	000a      	movs	r2, r1
 8002592:	0223      	lsls	r3, r4, #8
 8002594:	d54b      	bpl.n	800262e <__aeabi_dmul+0x4ae>
 8002596:	2201      	movs	r2, #1
 8002598:	2400      	movs	r4, #0
 800259a:	2500      	movs	r5, #0
 800259c:	e660      	b.n	8002260 <__aeabi_dmul+0xe0>
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	031b      	lsls	r3, r3, #12
 80025a2:	421c      	tst	r4, r3
 80025a4:	d009      	beq.n	80025ba <__aeabi_dmul+0x43a>
 80025a6:	421e      	tst	r6, r3
 80025a8:	d107      	bne.n	80025ba <__aeabi_dmul+0x43a>
 80025aa:	4333      	orrs	r3, r6
 80025ac:	031c      	lsls	r4, r3, #12
 80025ae:	4643      	mov	r3, r8
 80025b0:	0015      	movs	r5, r2
 80025b2:	0b24      	lsrs	r4, r4, #12
 80025b4:	4a25      	ldr	r2, [pc, #148]	; (800264c <__aeabi_dmul+0x4cc>)
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	e652      	b.n	8002260 <__aeabi_dmul+0xe0>
 80025ba:	2280      	movs	r2, #128	; 0x80
 80025bc:	0312      	lsls	r2, r2, #12
 80025be:	4314      	orrs	r4, r2
 80025c0:	0324      	lsls	r4, r4, #12
 80025c2:	4a22      	ldr	r2, [pc, #136]	; (800264c <__aeabi_dmul+0x4cc>)
 80025c4:	0b24      	lsrs	r4, r4, #12
 80025c6:	9701      	str	r7, [sp, #4]
 80025c8:	e64a      	b.n	8002260 <__aeabi_dmul+0xe0>
 80025ca:	f000 fd51 	bl	8003070 <__clzsi2>
 80025ce:	0003      	movs	r3, r0
 80025d0:	001a      	movs	r2, r3
 80025d2:	3215      	adds	r2, #21
 80025d4:	3020      	adds	r0, #32
 80025d6:	2a1c      	cmp	r2, #28
 80025d8:	dc00      	bgt.n	80025dc <__aeabi_dmul+0x45c>
 80025da:	e684      	b.n	80022e6 <__aeabi_dmul+0x166>
 80025dc:	4656      	mov	r6, sl
 80025de:	3b08      	subs	r3, #8
 80025e0:	2200      	movs	r2, #0
 80025e2:	409e      	lsls	r6, r3
 80025e4:	e689      	b.n	80022fa <__aeabi_dmul+0x17a>
 80025e6:	f000 fd43 	bl	8003070 <__clzsi2>
 80025ea:	0001      	movs	r1, r0
 80025ec:	0002      	movs	r2, r0
 80025ee:	3115      	adds	r1, #21
 80025f0:	3220      	adds	r2, #32
 80025f2:	291c      	cmp	r1, #28
 80025f4:	dc00      	bgt.n	80025f8 <__aeabi_dmul+0x478>
 80025f6:	e64e      	b.n	8002296 <__aeabi_dmul+0x116>
 80025f8:	0034      	movs	r4, r6
 80025fa:	3808      	subs	r0, #8
 80025fc:	2500      	movs	r5, #0
 80025fe:	4084      	lsls	r4, r0
 8002600:	e653      	b.n	80022aa <__aeabi_dmul+0x12a>
 8002602:	9b00      	ldr	r3, [sp, #0]
 8002604:	469c      	mov	ip, r3
 8002606:	e741      	b.n	800248c <__aeabi_dmul+0x30c>
 8002608:	4912      	ldr	r1, [pc, #72]	; (8002654 <__aeabi_dmul+0x4d4>)
 800260a:	0022      	movs	r2, r4
 800260c:	4461      	add	r1, ip
 800260e:	002e      	movs	r6, r5
 8002610:	408d      	lsls	r5, r1
 8002612:	408a      	lsls	r2, r1
 8002614:	40c6      	lsrs	r6, r0
 8002616:	1e69      	subs	r1, r5, #1
 8002618:	418d      	sbcs	r5, r1
 800261a:	4332      	orrs	r2, r6
 800261c:	432a      	orrs	r2, r5
 800261e:	40c4      	lsrs	r4, r0
 8002620:	0753      	lsls	r3, r2, #29
 8002622:	d0b6      	beq.n	8002592 <__aeabi_dmul+0x412>
 8002624:	210f      	movs	r1, #15
 8002626:	4011      	ands	r1, r2
 8002628:	2904      	cmp	r1, #4
 800262a:	d1ac      	bne.n	8002586 <__aeabi_dmul+0x406>
 800262c:	e7b1      	b.n	8002592 <__aeabi_dmul+0x412>
 800262e:	0765      	lsls	r5, r4, #29
 8002630:	0264      	lsls	r4, r4, #9
 8002632:	0b24      	lsrs	r4, r4, #12
 8002634:	08d2      	lsrs	r2, r2, #3
 8002636:	4315      	orrs	r5, r2
 8002638:	2200      	movs	r2, #0
 800263a:	e611      	b.n	8002260 <__aeabi_dmul+0xe0>
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	0312      	lsls	r2, r2, #12
 8002640:	4314      	orrs	r4, r2
 8002642:	0324      	lsls	r4, r4, #12
 8002644:	4a01      	ldr	r2, [pc, #4]	; (800264c <__aeabi_dmul+0x4cc>)
 8002646:	0b24      	lsrs	r4, r4, #12
 8002648:	e60a      	b.n	8002260 <__aeabi_dmul+0xe0>
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	000007ff 	.word	0x000007ff
 8002650:	0000043e 	.word	0x0000043e
 8002654:	0000041e 	.word	0x0000041e

08002658 <__aeabi_dsub>:
 8002658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800265a:	4657      	mov	r7, sl
 800265c:	464e      	mov	r6, r9
 800265e:	4645      	mov	r5, r8
 8002660:	46de      	mov	lr, fp
 8002662:	0004      	movs	r4, r0
 8002664:	b5e0      	push	{r5, r6, r7, lr}
 8002666:	001f      	movs	r7, r3
 8002668:	0010      	movs	r0, r2
 800266a:	030b      	lsls	r3, r1, #12
 800266c:	0f62      	lsrs	r2, r4, #29
 800266e:	004e      	lsls	r6, r1, #1
 8002670:	0fcd      	lsrs	r5, r1, #31
 8002672:	0a5b      	lsrs	r3, r3, #9
 8002674:	0339      	lsls	r1, r7, #12
 8002676:	4313      	orrs	r3, r2
 8002678:	0a49      	lsrs	r1, r1, #9
 800267a:	00e2      	lsls	r2, r4, #3
 800267c:	0f44      	lsrs	r4, r0, #29
 800267e:	4321      	orrs	r1, r4
 8002680:	4cc2      	ldr	r4, [pc, #776]	; (800298c <__aeabi_dsub+0x334>)
 8002682:	4691      	mov	r9, r2
 8002684:	4692      	mov	sl, r2
 8002686:	00c0      	lsls	r0, r0, #3
 8002688:	007a      	lsls	r2, r7, #1
 800268a:	4680      	mov	r8, r0
 800268c:	0d76      	lsrs	r6, r6, #21
 800268e:	0d52      	lsrs	r2, r2, #21
 8002690:	0fff      	lsrs	r7, r7, #31
 8002692:	42a2      	cmp	r2, r4
 8002694:	d100      	bne.n	8002698 <__aeabi_dsub+0x40>
 8002696:	e0b4      	b.n	8002802 <__aeabi_dsub+0x1aa>
 8002698:	2401      	movs	r4, #1
 800269a:	4067      	eors	r7, r4
 800269c:	46bb      	mov	fp, r7
 800269e:	42bd      	cmp	r5, r7
 80026a0:	d100      	bne.n	80026a4 <__aeabi_dsub+0x4c>
 80026a2:	e088      	b.n	80027b6 <__aeabi_dsub+0x15e>
 80026a4:	1ab4      	subs	r4, r6, r2
 80026a6:	46a4      	mov	ip, r4
 80026a8:	2c00      	cmp	r4, #0
 80026aa:	dc00      	bgt.n	80026ae <__aeabi_dsub+0x56>
 80026ac:	e0b2      	b.n	8002814 <__aeabi_dsub+0x1bc>
 80026ae:	2a00      	cmp	r2, #0
 80026b0:	d100      	bne.n	80026b4 <__aeabi_dsub+0x5c>
 80026b2:	e0c5      	b.n	8002840 <__aeabi_dsub+0x1e8>
 80026b4:	4ab5      	ldr	r2, [pc, #724]	; (800298c <__aeabi_dsub+0x334>)
 80026b6:	4296      	cmp	r6, r2
 80026b8:	d100      	bne.n	80026bc <__aeabi_dsub+0x64>
 80026ba:	e28b      	b.n	8002bd4 <__aeabi_dsub+0x57c>
 80026bc:	2280      	movs	r2, #128	; 0x80
 80026be:	0412      	lsls	r2, r2, #16
 80026c0:	4311      	orrs	r1, r2
 80026c2:	4662      	mov	r2, ip
 80026c4:	2a38      	cmp	r2, #56	; 0x38
 80026c6:	dd00      	ble.n	80026ca <__aeabi_dsub+0x72>
 80026c8:	e1a1      	b.n	8002a0e <__aeabi_dsub+0x3b6>
 80026ca:	2a1f      	cmp	r2, #31
 80026cc:	dd00      	ble.n	80026d0 <__aeabi_dsub+0x78>
 80026ce:	e216      	b.n	8002afe <__aeabi_dsub+0x4a6>
 80026d0:	2720      	movs	r7, #32
 80026d2:	000c      	movs	r4, r1
 80026d4:	1abf      	subs	r7, r7, r2
 80026d6:	40bc      	lsls	r4, r7
 80026d8:	0002      	movs	r2, r0
 80026da:	46a0      	mov	r8, r4
 80026dc:	4664      	mov	r4, ip
 80026de:	40b8      	lsls	r0, r7
 80026e0:	40e2      	lsrs	r2, r4
 80026e2:	4644      	mov	r4, r8
 80026e4:	4314      	orrs	r4, r2
 80026e6:	0002      	movs	r2, r0
 80026e8:	1e50      	subs	r0, r2, #1
 80026ea:	4182      	sbcs	r2, r0
 80026ec:	4660      	mov	r0, ip
 80026ee:	40c1      	lsrs	r1, r0
 80026f0:	4322      	orrs	r2, r4
 80026f2:	1a5b      	subs	r3, r3, r1
 80026f4:	4649      	mov	r1, r9
 80026f6:	1a8c      	subs	r4, r1, r2
 80026f8:	45a1      	cmp	r9, r4
 80026fa:	4192      	sbcs	r2, r2
 80026fc:	4252      	negs	r2, r2
 80026fe:	1a9b      	subs	r3, r3, r2
 8002700:	4698      	mov	r8, r3
 8002702:	4643      	mov	r3, r8
 8002704:	021b      	lsls	r3, r3, #8
 8002706:	d400      	bmi.n	800270a <__aeabi_dsub+0xb2>
 8002708:	e117      	b.n	800293a <__aeabi_dsub+0x2e2>
 800270a:	4643      	mov	r3, r8
 800270c:	025b      	lsls	r3, r3, #9
 800270e:	0a5b      	lsrs	r3, r3, #9
 8002710:	4698      	mov	r8, r3
 8002712:	4643      	mov	r3, r8
 8002714:	2b00      	cmp	r3, #0
 8002716:	d100      	bne.n	800271a <__aeabi_dsub+0xc2>
 8002718:	e16c      	b.n	80029f4 <__aeabi_dsub+0x39c>
 800271a:	4640      	mov	r0, r8
 800271c:	f000 fca8 	bl	8003070 <__clzsi2>
 8002720:	0002      	movs	r2, r0
 8002722:	3a08      	subs	r2, #8
 8002724:	2120      	movs	r1, #32
 8002726:	0020      	movs	r0, r4
 8002728:	4643      	mov	r3, r8
 800272a:	1a89      	subs	r1, r1, r2
 800272c:	4093      	lsls	r3, r2
 800272e:	40c8      	lsrs	r0, r1
 8002730:	4094      	lsls	r4, r2
 8002732:	4303      	orrs	r3, r0
 8002734:	4296      	cmp	r6, r2
 8002736:	dd00      	ble.n	800273a <__aeabi_dsub+0xe2>
 8002738:	e157      	b.n	80029ea <__aeabi_dsub+0x392>
 800273a:	1b96      	subs	r6, r2, r6
 800273c:	1c71      	adds	r1, r6, #1
 800273e:	291f      	cmp	r1, #31
 8002740:	dd00      	ble.n	8002744 <__aeabi_dsub+0xec>
 8002742:	e1cb      	b.n	8002adc <__aeabi_dsub+0x484>
 8002744:	2220      	movs	r2, #32
 8002746:	0018      	movs	r0, r3
 8002748:	0026      	movs	r6, r4
 800274a:	1a52      	subs	r2, r2, r1
 800274c:	4094      	lsls	r4, r2
 800274e:	4090      	lsls	r0, r2
 8002750:	40ce      	lsrs	r6, r1
 8002752:	40cb      	lsrs	r3, r1
 8002754:	1e62      	subs	r2, r4, #1
 8002756:	4194      	sbcs	r4, r2
 8002758:	4330      	orrs	r0, r6
 800275a:	4698      	mov	r8, r3
 800275c:	2600      	movs	r6, #0
 800275e:	4304      	orrs	r4, r0
 8002760:	0763      	lsls	r3, r4, #29
 8002762:	d009      	beq.n	8002778 <__aeabi_dsub+0x120>
 8002764:	230f      	movs	r3, #15
 8002766:	4023      	ands	r3, r4
 8002768:	2b04      	cmp	r3, #4
 800276a:	d005      	beq.n	8002778 <__aeabi_dsub+0x120>
 800276c:	1d23      	adds	r3, r4, #4
 800276e:	42a3      	cmp	r3, r4
 8002770:	41a4      	sbcs	r4, r4
 8002772:	4264      	negs	r4, r4
 8002774:	44a0      	add	r8, r4
 8002776:	001c      	movs	r4, r3
 8002778:	4643      	mov	r3, r8
 800277a:	021b      	lsls	r3, r3, #8
 800277c:	d400      	bmi.n	8002780 <__aeabi_dsub+0x128>
 800277e:	e0df      	b.n	8002940 <__aeabi_dsub+0x2e8>
 8002780:	4b82      	ldr	r3, [pc, #520]	; (800298c <__aeabi_dsub+0x334>)
 8002782:	3601      	adds	r6, #1
 8002784:	429e      	cmp	r6, r3
 8002786:	d100      	bne.n	800278a <__aeabi_dsub+0x132>
 8002788:	e0fb      	b.n	8002982 <__aeabi_dsub+0x32a>
 800278a:	4642      	mov	r2, r8
 800278c:	4b80      	ldr	r3, [pc, #512]	; (8002990 <__aeabi_dsub+0x338>)
 800278e:	08e4      	lsrs	r4, r4, #3
 8002790:	401a      	ands	r2, r3
 8002792:	0013      	movs	r3, r2
 8002794:	0571      	lsls	r1, r6, #21
 8002796:	0752      	lsls	r2, r2, #29
 8002798:	025b      	lsls	r3, r3, #9
 800279a:	4322      	orrs	r2, r4
 800279c:	0b1b      	lsrs	r3, r3, #12
 800279e:	0d49      	lsrs	r1, r1, #21
 80027a0:	0509      	lsls	r1, r1, #20
 80027a2:	07ed      	lsls	r5, r5, #31
 80027a4:	4319      	orrs	r1, r3
 80027a6:	4329      	orrs	r1, r5
 80027a8:	0010      	movs	r0, r2
 80027aa:	bcf0      	pop	{r4, r5, r6, r7}
 80027ac:	46bb      	mov	fp, r7
 80027ae:	46b2      	mov	sl, r6
 80027b0:	46a9      	mov	r9, r5
 80027b2:	46a0      	mov	r8, r4
 80027b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027b6:	1ab4      	subs	r4, r6, r2
 80027b8:	46a4      	mov	ip, r4
 80027ba:	2c00      	cmp	r4, #0
 80027bc:	dd58      	ble.n	8002870 <__aeabi_dsub+0x218>
 80027be:	2a00      	cmp	r2, #0
 80027c0:	d100      	bne.n	80027c4 <__aeabi_dsub+0x16c>
 80027c2:	e09e      	b.n	8002902 <__aeabi_dsub+0x2aa>
 80027c4:	4a71      	ldr	r2, [pc, #452]	; (800298c <__aeabi_dsub+0x334>)
 80027c6:	4296      	cmp	r6, r2
 80027c8:	d100      	bne.n	80027cc <__aeabi_dsub+0x174>
 80027ca:	e13b      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 80027cc:	2280      	movs	r2, #128	; 0x80
 80027ce:	0412      	lsls	r2, r2, #16
 80027d0:	4311      	orrs	r1, r2
 80027d2:	4662      	mov	r2, ip
 80027d4:	2a38      	cmp	r2, #56	; 0x38
 80027d6:	dd00      	ble.n	80027da <__aeabi_dsub+0x182>
 80027d8:	e0c1      	b.n	800295e <__aeabi_dsub+0x306>
 80027da:	2a1f      	cmp	r2, #31
 80027dc:	dc00      	bgt.n	80027e0 <__aeabi_dsub+0x188>
 80027de:	e1bb      	b.n	8002b58 <__aeabi_dsub+0x500>
 80027e0:	000c      	movs	r4, r1
 80027e2:	3a20      	subs	r2, #32
 80027e4:	40d4      	lsrs	r4, r2
 80027e6:	0022      	movs	r2, r4
 80027e8:	4664      	mov	r4, ip
 80027ea:	2c20      	cmp	r4, #32
 80027ec:	d004      	beq.n	80027f8 <__aeabi_dsub+0x1a0>
 80027ee:	2740      	movs	r7, #64	; 0x40
 80027f0:	1b3f      	subs	r7, r7, r4
 80027f2:	40b9      	lsls	r1, r7
 80027f4:	4308      	orrs	r0, r1
 80027f6:	4680      	mov	r8, r0
 80027f8:	4644      	mov	r4, r8
 80027fa:	1e61      	subs	r1, r4, #1
 80027fc:	418c      	sbcs	r4, r1
 80027fe:	4314      	orrs	r4, r2
 8002800:	e0b1      	b.n	8002966 <__aeabi_dsub+0x30e>
 8002802:	000c      	movs	r4, r1
 8002804:	4304      	orrs	r4, r0
 8002806:	d02a      	beq.n	800285e <__aeabi_dsub+0x206>
 8002808:	46bb      	mov	fp, r7
 800280a:	42bd      	cmp	r5, r7
 800280c:	d02d      	beq.n	800286a <__aeabi_dsub+0x212>
 800280e:	4c61      	ldr	r4, [pc, #388]	; (8002994 <__aeabi_dsub+0x33c>)
 8002810:	46a4      	mov	ip, r4
 8002812:	44b4      	add	ip, r6
 8002814:	4664      	mov	r4, ip
 8002816:	2c00      	cmp	r4, #0
 8002818:	d05c      	beq.n	80028d4 <__aeabi_dsub+0x27c>
 800281a:	1b94      	subs	r4, r2, r6
 800281c:	46a4      	mov	ip, r4
 800281e:	2e00      	cmp	r6, #0
 8002820:	d000      	beq.n	8002824 <__aeabi_dsub+0x1cc>
 8002822:	e115      	b.n	8002a50 <__aeabi_dsub+0x3f8>
 8002824:	464d      	mov	r5, r9
 8002826:	431d      	orrs	r5, r3
 8002828:	d100      	bne.n	800282c <__aeabi_dsub+0x1d4>
 800282a:	e1c3      	b.n	8002bb4 <__aeabi_dsub+0x55c>
 800282c:	1e65      	subs	r5, r4, #1
 800282e:	2c01      	cmp	r4, #1
 8002830:	d100      	bne.n	8002834 <__aeabi_dsub+0x1dc>
 8002832:	e20c      	b.n	8002c4e <__aeabi_dsub+0x5f6>
 8002834:	4e55      	ldr	r6, [pc, #340]	; (800298c <__aeabi_dsub+0x334>)
 8002836:	42b4      	cmp	r4, r6
 8002838:	d100      	bne.n	800283c <__aeabi_dsub+0x1e4>
 800283a:	e1f8      	b.n	8002c2e <__aeabi_dsub+0x5d6>
 800283c:	46ac      	mov	ip, r5
 800283e:	e10e      	b.n	8002a5e <__aeabi_dsub+0x406>
 8002840:	000a      	movs	r2, r1
 8002842:	4302      	orrs	r2, r0
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x1f0>
 8002846:	e136      	b.n	8002ab6 <__aeabi_dsub+0x45e>
 8002848:	0022      	movs	r2, r4
 800284a:	3a01      	subs	r2, #1
 800284c:	2c01      	cmp	r4, #1
 800284e:	d100      	bne.n	8002852 <__aeabi_dsub+0x1fa>
 8002850:	e1c6      	b.n	8002be0 <__aeabi_dsub+0x588>
 8002852:	4c4e      	ldr	r4, [pc, #312]	; (800298c <__aeabi_dsub+0x334>)
 8002854:	45a4      	cmp	ip, r4
 8002856:	d100      	bne.n	800285a <__aeabi_dsub+0x202>
 8002858:	e0f4      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 800285a:	4694      	mov	ip, r2
 800285c:	e731      	b.n	80026c2 <__aeabi_dsub+0x6a>
 800285e:	2401      	movs	r4, #1
 8002860:	4067      	eors	r7, r4
 8002862:	46bb      	mov	fp, r7
 8002864:	42bd      	cmp	r5, r7
 8002866:	d000      	beq.n	800286a <__aeabi_dsub+0x212>
 8002868:	e71c      	b.n	80026a4 <__aeabi_dsub+0x4c>
 800286a:	4c4a      	ldr	r4, [pc, #296]	; (8002994 <__aeabi_dsub+0x33c>)
 800286c:	46a4      	mov	ip, r4
 800286e:	44b4      	add	ip, r6
 8002870:	4664      	mov	r4, ip
 8002872:	2c00      	cmp	r4, #0
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x220>
 8002876:	e0cf      	b.n	8002a18 <__aeabi_dsub+0x3c0>
 8002878:	1b94      	subs	r4, r2, r6
 800287a:	46a4      	mov	ip, r4
 800287c:	2e00      	cmp	r6, #0
 800287e:	d100      	bne.n	8002882 <__aeabi_dsub+0x22a>
 8002880:	e15c      	b.n	8002b3c <__aeabi_dsub+0x4e4>
 8002882:	4e42      	ldr	r6, [pc, #264]	; (800298c <__aeabi_dsub+0x334>)
 8002884:	42b2      	cmp	r2, r6
 8002886:	d100      	bne.n	800288a <__aeabi_dsub+0x232>
 8002888:	e1ec      	b.n	8002c64 <__aeabi_dsub+0x60c>
 800288a:	2680      	movs	r6, #128	; 0x80
 800288c:	0436      	lsls	r6, r6, #16
 800288e:	4333      	orrs	r3, r6
 8002890:	4664      	mov	r4, ip
 8002892:	2c38      	cmp	r4, #56	; 0x38
 8002894:	dd00      	ble.n	8002898 <__aeabi_dsub+0x240>
 8002896:	e1b3      	b.n	8002c00 <__aeabi_dsub+0x5a8>
 8002898:	2c1f      	cmp	r4, #31
 800289a:	dd00      	ble.n	800289e <__aeabi_dsub+0x246>
 800289c:	e238      	b.n	8002d10 <__aeabi_dsub+0x6b8>
 800289e:	2620      	movs	r6, #32
 80028a0:	1b36      	subs	r6, r6, r4
 80028a2:	001c      	movs	r4, r3
 80028a4:	40b4      	lsls	r4, r6
 80028a6:	464f      	mov	r7, r9
 80028a8:	46a0      	mov	r8, r4
 80028aa:	4664      	mov	r4, ip
 80028ac:	40e7      	lsrs	r7, r4
 80028ae:	4644      	mov	r4, r8
 80028b0:	433c      	orrs	r4, r7
 80028b2:	464f      	mov	r7, r9
 80028b4:	40b7      	lsls	r7, r6
 80028b6:	003e      	movs	r6, r7
 80028b8:	1e77      	subs	r7, r6, #1
 80028ba:	41be      	sbcs	r6, r7
 80028bc:	4334      	orrs	r4, r6
 80028be:	4666      	mov	r6, ip
 80028c0:	40f3      	lsrs	r3, r6
 80028c2:	18c9      	adds	r1, r1, r3
 80028c4:	1824      	adds	r4, r4, r0
 80028c6:	4284      	cmp	r4, r0
 80028c8:	419b      	sbcs	r3, r3
 80028ca:	425b      	negs	r3, r3
 80028cc:	4698      	mov	r8, r3
 80028ce:	0016      	movs	r6, r2
 80028d0:	4488      	add	r8, r1
 80028d2:	e04e      	b.n	8002972 <__aeabi_dsub+0x31a>
 80028d4:	4a30      	ldr	r2, [pc, #192]	; (8002998 <__aeabi_dsub+0x340>)
 80028d6:	1c74      	adds	r4, r6, #1
 80028d8:	4214      	tst	r4, r2
 80028da:	d000      	beq.n	80028de <__aeabi_dsub+0x286>
 80028dc:	e0d6      	b.n	8002a8c <__aeabi_dsub+0x434>
 80028de:	464a      	mov	r2, r9
 80028e0:	431a      	orrs	r2, r3
 80028e2:	2e00      	cmp	r6, #0
 80028e4:	d000      	beq.n	80028e8 <__aeabi_dsub+0x290>
 80028e6:	e15b      	b.n	8002ba0 <__aeabi_dsub+0x548>
 80028e8:	2a00      	cmp	r2, #0
 80028ea:	d100      	bne.n	80028ee <__aeabi_dsub+0x296>
 80028ec:	e1a5      	b.n	8002c3a <__aeabi_dsub+0x5e2>
 80028ee:	000a      	movs	r2, r1
 80028f0:	4302      	orrs	r2, r0
 80028f2:	d000      	beq.n	80028f6 <__aeabi_dsub+0x29e>
 80028f4:	e1bb      	b.n	8002c6e <__aeabi_dsub+0x616>
 80028f6:	464a      	mov	r2, r9
 80028f8:	0759      	lsls	r1, r3, #29
 80028fa:	08d2      	lsrs	r2, r2, #3
 80028fc:	430a      	orrs	r2, r1
 80028fe:	08db      	lsrs	r3, r3, #3
 8002900:	e027      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002902:	000a      	movs	r2, r1
 8002904:	4302      	orrs	r2, r0
 8002906:	d100      	bne.n	800290a <__aeabi_dsub+0x2b2>
 8002908:	e174      	b.n	8002bf4 <__aeabi_dsub+0x59c>
 800290a:	0022      	movs	r2, r4
 800290c:	3a01      	subs	r2, #1
 800290e:	2c01      	cmp	r4, #1
 8002910:	d005      	beq.n	800291e <__aeabi_dsub+0x2c6>
 8002912:	4c1e      	ldr	r4, [pc, #120]	; (800298c <__aeabi_dsub+0x334>)
 8002914:	45a4      	cmp	ip, r4
 8002916:	d100      	bne.n	800291a <__aeabi_dsub+0x2c2>
 8002918:	e094      	b.n	8002a44 <__aeabi_dsub+0x3ec>
 800291a:	4694      	mov	ip, r2
 800291c:	e759      	b.n	80027d2 <__aeabi_dsub+0x17a>
 800291e:	4448      	add	r0, r9
 8002920:	4548      	cmp	r0, r9
 8002922:	4192      	sbcs	r2, r2
 8002924:	185b      	adds	r3, r3, r1
 8002926:	4698      	mov	r8, r3
 8002928:	0004      	movs	r4, r0
 800292a:	4252      	negs	r2, r2
 800292c:	4490      	add	r8, r2
 800292e:	4643      	mov	r3, r8
 8002930:	2602      	movs	r6, #2
 8002932:	021b      	lsls	r3, r3, #8
 8002934:	d500      	bpl.n	8002938 <__aeabi_dsub+0x2e0>
 8002936:	e0c4      	b.n	8002ac2 <__aeabi_dsub+0x46a>
 8002938:	3e01      	subs	r6, #1
 800293a:	0763      	lsls	r3, r4, #29
 800293c:	d000      	beq.n	8002940 <__aeabi_dsub+0x2e8>
 800293e:	e711      	b.n	8002764 <__aeabi_dsub+0x10c>
 8002940:	4643      	mov	r3, r8
 8002942:	46b4      	mov	ip, r6
 8002944:	0759      	lsls	r1, r3, #29
 8002946:	08e2      	lsrs	r2, r4, #3
 8002948:	430a      	orrs	r2, r1
 800294a:	08db      	lsrs	r3, r3, #3
 800294c:	490f      	ldr	r1, [pc, #60]	; (800298c <__aeabi_dsub+0x334>)
 800294e:	458c      	cmp	ip, r1
 8002950:	d040      	beq.n	80029d4 <__aeabi_dsub+0x37c>
 8002952:	4661      	mov	r1, ip
 8002954:	031b      	lsls	r3, r3, #12
 8002956:	0549      	lsls	r1, r1, #21
 8002958:	0b1b      	lsrs	r3, r3, #12
 800295a:	0d49      	lsrs	r1, r1, #21
 800295c:	e720      	b.n	80027a0 <__aeabi_dsub+0x148>
 800295e:	4301      	orrs	r1, r0
 8002960:	000c      	movs	r4, r1
 8002962:	1e61      	subs	r1, r4, #1
 8002964:	418c      	sbcs	r4, r1
 8002966:	444c      	add	r4, r9
 8002968:	454c      	cmp	r4, r9
 800296a:	4192      	sbcs	r2, r2
 800296c:	4252      	negs	r2, r2
 800296e:	4690      	mov	r8, r2
 8002970:	4498      	add	r8, r3
 8002972:	4643      	mov	r3, r8
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	d5e0      	bpl.n	800293a <__aeabi_dsub+0x2e2>
 8002978:	4b04      	ldr	r3, [pc, #16]	; (800298c <__aeabi_dsub+0x334>)
 800297a:	3601      	adds	r6, #1
 800297c:	429e      	cmp	r6, r3
 800297e:	d000      	beq.n	8002982 <__aeabi_dsub+0x32a>
 8002980:	e09f      	b.n	8002ac2 <__aeabi_dsub+0x46a>
 8002982:	0031      	movs	r1, r6
 8002984:	2300      	movs	r3, #0
 8002986:	2200      	movs	r2, #0
 8002988:	e70a      	b.n	80027a0 <__aeabi_dsub+0x148>
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	000007ff 	.word	0x000007ff
 8002990:	ff7fffff 	.word	0xff7fffff
 8002994:	fffff801 	.word	0xfffff801
 8002998:	000007fe 	.word	0x000007fe
 800299c:	2a00      	cmp	r2, #0
 800299e:	d100      	bne.n	80029a2 <__aeabi_dsub+0x34a>
 80029a0:	e160      	b.n	8002c64 <__aeabi_dsub+0x60c>
 80029a2:	000a      	movs	r2, r1
 80029a4:	4302      	orrs	r2, r0
 80029a6:	d04d      	beq.n	8002a44 <__aeabi_dsub+0x3ec>
 80029a8:	464a      	mov	r2, r9
 80029aa:	075c      	lsls	r4, r3, #29
 80029ac:	08d2      	lsrs	r2, r2, #3
 80029ae:	4322      	orrs	r2, r4
 80029b0:	2480      	movs	r4, #128	; 0x80
 80029b2:	08db      	lsrs	r3, r3, #3
 80029b4:	0324      	lsls	r4, r4, #12
 80029b6:	4223      	tst	r3, r4
 80029b8:	d007      	beq.n	80029ca <__aeabi_dsub+0x372>
 80029ba:	08ce      	lsrs	r6, r1, #3
 80029bc:	4226      	tst	r6, r4
 80029be:	d104      	bne.n	80029ca <__aeabi_dsub+0x372>
 80029c0:	465d      	mov	r5, fp
 80029c2:	0033      	movs	r3, r6
 80029c4:	08c2      	lsrs	r2, r0, #3
 80029c6:	0749      	lsls	r1, r1, #29
 80029c8:	430a      	orrs	r2, r1
 80029ca:	0f51      	lsrs	r1, r2, #29
 80029cc:	00d2      	lsls	r2, r2, #3
 80029ce:	08d2      	lsrs	r2, r2, #3
 80029d0:	0749      	lsls	r1, r1, #29
 80029d2:	430a      	orrs	r2, r1
 80029d4:	0011      	movs	r1, r2
 80029d6:	4319      	orrs	r1, r3
 80029d8:	d100      	bne.n	80029dc <__aeabi_dsub+0x384>
 80029da:	e1c8      	b.n	8002d6e <__aeabi_dsub+0x716>
 80029dc:	2180      	movs	r1, #128	; 0x80
 80029de:	0309      	lsls	r1, r1, #12
 80029e0:	430b      	orrs	r3, r1
 80029e2:	031b      	lsls	r3, r3, #12
 80029e4:	49d5      	ldr	r1, [pc, #852]	; (8002d3c <__aeabi_dsub+0x6e4>)
 80029e6:	0b1b      	lsrs	r3, r3, #12
 80029e8:	e6da      	b.n	80027a0 <__aeabi_dsub+0x148>
 80029ea:	49d5      	ldr	r1, [pc, #852]	; (8002d40 <__aeabi_dsub+0x6e8>)
 80029ec:	1ab6      	subs	r6, r6, r2
 80029ee:	400b      	ands	r3, r1
 80029f0:	4698      	mov	r8, r3
 80029f2:	e6b5      	b.n	8002760 <__aeabi_dsub+0x108>
 80029f4:	0020      	movs	r0, r4
 80029f6:	f000 fb3b 	bl	8003070 <__clzsi2>
 80029fa:	0002      	movs	r2, r0
 80029fc:	3218      	adds	r2, #24
 80029fe:	2a1f      	cmp	r2, #31
 8002a00:	dc00      	bgt.n	8002a04 <__aeabi_dsub+0x3ac>
 8002a02:	e68f      	b.n	8002724 <__aeabi_dsub+0xcc>
 8002a04:	0023      	movs	r3, r4
 8002a06:	3808      	subs	r0, #8
 8002a08:	4083      	lsls	r3, r0
 8002a0a:	2400      	movs	r4, #0
 8002a0c:	e692      	b.n	8002734 <__aeabi_dsub+0xdc>
 8002a0e:	4308      	orrs	r0, r1
 8002a10:	0002      	movs	r2, r0
 8002a12:	1e50      	subs	r0, r2, #1
 8002a14:	4182      	sbcs	r2, r0
 8002a16:	e66d      	b.n	80026f4 <__aeabi_dsub+0x9c>
 8002a18:	4cca      	ldr	r4, [pc, #808]	; (8002d44 <__aeabi_dsub+0x6ec>)
 8002a1a:	1c72      	adds	r2, r6, #1
 8002a1c:	4222      	tst	r2, r4
 8002a1e:	d000      	beq.n	8002a22 <__aeabi_dsub+0x3ca>
 8002a20:	e0ad      	b.n	8002b7e <__aeabi_dsub+0x526>
 8002a22:	464a      	mov	r2, r9
 8002a24:	431a      	orrs	r2, r3
 8002a26:	2e00      	cmp	r6, #0
 8002a28:	d1b8      	bne.n	800299c <__aeabi_dsub+0x344>
 8002a2a:	2a00      	cmp	r2, #0
 8002a2c:	d100      	bne.n	8002a30 <__aeabi_dsub+0x3d8>
 8002a2e:	e158      	b.n	8002ce2 <__aeabi_dsub+0x68a>
 8002a30:	000a      	movs	r2, r1
 8002a32:	4302      	orrs	r2, r0
 8002a34:	d000      	beq.n	8002a38 <__aeabi_dsub+0x3e0>
 8002a36:	e159      	b.n	8002cec <__aeabi_dsub+0x694>
 8002a38:	464a      	mov	r2, r9
 8002a3a:	0759      	lsls	r1, r3, #29
 8002a3c:	08d2      	lsrs	r2, r2, #3
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	08db      	lsrs	r3, r3, #3
 8002a42:	e786      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002a44:	464a      	mov	r2, r9
 8002a46:	0759      	lsls	r1, r3, #29
 8002a48:	08d2      	lsrs	r2, r2, #3
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	08db      	lsrs	r3, r3, #3
 8002a4e:	e7c1      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002a50:	4dba      	ldr	r5, [pc, #744]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002a52:	42aa      	cmp	r2, r5
 8002a54:	d100      	bne.n	8002a58 <__aeabi_dsub+0x400>
 8002a56:	e11e      	b.n	8002c96 <__aeabi_dsub+0x63e>
 8002a58:	2580      	movs	r5, #128	; 0x80
 8002a5a:	042d      	lsls	r5, r5, #16
 8002a5c:	432b      	orrs	r3, r5
 8002a5e:	4664      	mov	r4, ip
 8002a60:	2c38      	cmp	r4, #56	; 0x38
 8002a62:	dc5d      	bgt.n	8002b20 <__aeabi_dsub+0x4c8>
 8002a64:	2c1f      	cmp	r4, #31
 8002a66:	dd00      	ble.n	8002a6a <__aeabi_dsub+0x412>
 8002a68:	e0d0      	b.n	8002c0c <__aeabi_dsub+0x5b4>
 8002a6a:	2520      	movs	r5, #32
 8002a6c:	4667      	mov	r7, ip
 8002a6e:	1b2d      	subs	r5, r5, r4
 8002a70:	464e      	mov	r6, r9
 8002a72:	001c      	movs	r4, r3
 8002a74:	40fe      	lsrs	r6, r7
 8002a76:	40ac      	lsls	r4, r5
 8002a78:	4334      	orrs	r4, r6
 8002a7a:	464e      	mov	r6, r9
 8002a7c:	40ae      	lsls	r6, r5
 8002a7e:	0035      	movs	r5, r6
 8002a80:	40fb      	lsrs	r3, r7
 8002a82:	1e6e      	subs	r6, r5, #1
 8002a84:	41b5      	sbcs	r5, r6
 8002a86:	1ac9      	subs	r1, r1, r3
 8002a88:	432c      	orrs	r4, r5
 8002a8a:	e04e      	b.n	8002b2a <__aeabi_dsub+0x4d2>
 8002a8c:	464a      	mov	r2, r9
 8002a8e:	1a14      	subs	r4, r2, r0
 8002a90:	45a1      	cmp	r9, r4
 8002a92:	4192      	sbcs	r2, r2
 8002a94:	4252      	negs	r2, r2
 8002a96:	4690      	mov	r8, r2
 8002a98:	1a5f      	subs	r7, r3, r1
 8002a9a:	003a      	movs	r2, r7
 8002a9c:	4647      	mov	r7, r8
 8002a9e:	1bd2      	subs	r2, r2, r7
 8002aa0:	4690      	mov	r8, r2
 8002aa2:	0212      	lsls	r2, r2, #8
 8002aa4:	d500      	bpl.n	8002aa8 <__aeabi_dsub+0x450>
 8002aa6:	e08b      	b.n	8002bc0 <__aeabi_dsub+0x568>
 8002aa8:	4642      	mov	r2, r8
 8002aaa:	4322      	orrs	r2, r4
 8002aac:	d000      	beq.n	8002ab0 <__aeabi_dsub+0x458>
 8002aae:	e630      	b.n	8002712 <__aeabi_dsub+0xba>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	2500      	movs	r5, #0
 8002ab4:	e74d      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002ab6:	464a      	mov	r2, r9
 8002ab8:	0759      	lsls	r1, r3, #29
 8002aba:	08d2      	lsrs	r2, r2, #3
 8002abc:	430a      	orrs	r2, r1
 8002abe:	08db      	lsrs	r3, r3, #3
 8002ac0:	e744      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002ac2:	4642      	mov	r2, r8
 8002ac4:	4b9e      	ldr	r3, [pc, #632]	; (8002d40 <__aeabi_dsub+0x6e8>)
 8002ac6:	0861      	lsrs	r1, r4, #1
 8002ac8:	401a      	ands	r2, r3
 8002aca:	0013      	movs	r3, r2
 8002acc:	2201      	movs	r2, #1
 8002ace:	4014      	ands	r4, r2
 8002ad0:	430c      	orrs	r4, r1
 8002ad2:	07da      	lsls	r2, r3, #31
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	4698      	mov	r8, r3
 8002ad8:	4314      	orrs	r4, r2
 8002ada:	e641      	b.n	8002760 <__aeabi_dsub+0x108>
 8002adc:	001a      	movs	r2, r3
 8002ade:	3e1f      	subs	r6, #31
 8002ae0:	40f2      	lsrs	r2, r6
 8002ae2:	0016      	movs	r6, r2
 8002ae4:	2920      	cmp	r1, #32
 8002ae6:	d003      	beq.n	8002af0 <__aeabi_dsub+0x498>
 8002ae8:	2240      	movs	r2, #64	; 0x40
 8002aea:	1a51      	subs	r1, r2, r1
 8002aec:	408b      	lsls	r3, r1
 8002aee:	431c      	orrs	r4, r3
 8002af0:	1e62      	subs	r2, r4, #1
 8002af2:	4194      	sbcs	r4, r2
 8002af4:	2300      	movs	r3, #0
 8002af6:	4334      	orrs	r4, r6
 8002af8:	4698      	mov	r8, r3
 8002afa:	2600      	movs	r6, #0
 8002afc:	e71d      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002afe:	000c      	movs	r4, r1
 8002b00:	3a20      	subs	r2, #32
 8002b02:	40d4      	lsrs	r4, r2
 8002b04:	0022      	movs	r2, r4
 8002b06:	4664      	mov	r4, ip
 8002b08:	2c20      	cmp	r4, #32
 8002b0a:	d004      	beq.n	8002b16 <__aeabi_dsub+0x4be>
 8002b0c:	2740      	movs	r7, #64	; 0x40
 8002b0e:	1b3f      	subs	r7, r7, r4
 8002b10:	40b9      	lsls	r1, r7
 8002b12:	4308      	orrs	r0, r1
 8002b14:	4680      	mov	r8, r0
 8002b16:	4644      	mov	r4, r8
 8002b18:	1e61      	subs	r1, r4, #1
 8002b1a:	418c      	sbcs	r4, r1
 8002b1c:	4322      	orrs	r2, r4
 8002b1e:	e5e9      	b.n	80026f4 <__aeabi_dsub+0x9c>
 8002b20:	464c      	mov	r4, r9
 8002b22:	4323      	orrs	r3, r4
 8002b24:	001c      	movs	r4, r3
 8002b26:	1e63      	subs	r3, r4, #1
 8002b28:	419c      	sbcs	r4, r3
 8002b2a:	1b04      	subs	r4, r0, r4
 8002b2c:	42a0      	cmp	r0, r4
 8002b2e:	419b      	sbcs	r3, r3
 8002b30:	425b      	negs	r3, r3
 8002b32:	1acb      	subs	r3, r1, r3
 8002b34:	4698      	mov	r8, r3
 8002b36:	465d      	mov	r5, fp
 8002b38:	0016      	movs	r6, r2
 8002b3a:	e5e2      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002b3c:	464e      	mov	r6, r9
 8002b3e:	431e      	orrs	r6, r3
 8002b40:	d100      	bne.n	8002b44 <__aeabi_dsub+0x4ec>
 8002b42:	e0ae      	b.n	8002ca2 <__aeabi_dsub+0x64a>
 8002b44:	1e66      	subs	r6, r4, #1
 8002b46:	2c01      	cmp	r4, #1
 8002b48:	d100      	bne.n	8002b4c <__aeabi_dsub+0x4f4>
 8002b4a:	e0fd      	b.n	8002d48 <__aeabi_dsub+0x6f0>
 8002b4c:	4f7b      	ldr	r7, [pc, #492]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002b4e:	42bc      	cmp	r4, r7
 8002b50:	d100      	bne.n	8002b54 <__aeabi_dsub+0x4fc>
 8002b52:	e107      	b.n	8002d64 <__aeabi_dsub+0x70c>
 8002b54:	46b4      	mov	ip, r6
 8002b56:	e69b      	b.n	8002890 <__aeabi_dsub+0x238>
 8002b58:	4664      	mov	r4, ip
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	1b12      	subs	r2, r2, r4
 8002b5e:	000c      	movs	r4, r1
 8002b60:	4094      	lsls	r4, r2
 8002b62:	0007      	movs	r7, r0
 8002b64:	4090      	lsls	r0, r2
 8002b66:	46a0      	mov	r8, r4
 8002b68:	4664      	mov	r4, ip
 8002b6a:	1e42      	subs	r2, r0, #1
 8002b6c:	4190      	sbcs	r0, r2
 8002b6e:	4662      	mov	r2, ip
 8002b70:	40e7      	lsrs	r7, r4
 8002b72:	4644      	mov	r4, r8
 8002b74:	40d1      	lsrs	r1, r2
 8002b76:	433c      	orrs	r4, r7
 8002b78:	4304      	orrs	r4, r0
 8002b7a:	185b      	adds	r3, r3, r1
 8002b7c:	e6f3      	b.n	8002966 <__aeabi_dsub+0x30e>
 8002b7e:	4c6f      	ldr	r4, [pc, #444]	; (8002d3c <__aeabi_dsub+0x6e4>)
 8002b80:	42a2      	cmp	r2, r4
 8002b82:	d100      	bne.n	8002b86 <__aeabi_dsub+0x52e>
 8002b84:	e0d5      	b.n	8002d32 <__aeabi_dsub+0x6da>
 8002b86:	4448      	add	r0, r9
 8002b88:	185b      	adds	r3, r3, r1
 8002b8a:	4548      	cmp	r0, r9
 8002b8c:	4189      	sbcs	r1, r1
 8002b8e:	4249      	negs	r1, r1
 8002b90:	185b      	adds	r3, r3, r1
 8002b92:	07dc      	lsls	r4, r3, #31
 8002b94:	0840      	lsrs	r0, r0, #1
 8002b96:	085b      	lsrs	r3, r3, #1
 8002b98:	4698      	mov	r8, r3
 8002b9a:	0016      	movs	r6, r2
 8002b9c:	4304      	orrs	r4, r0
 8002b9e:	e6cc      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002ba0:	2a00      	cmp	r2, #0
 8002ba2:	d000      	beq.n	8002ba6 <__aeabi_dsub+0x54e>
 8002ba4:	e082      	b.n	8002cac <__aeabi_dsub+0x654>
 8002ba6:	000a      	movs	r2, r1
 8002ba8:	4302      	orrs	r2, r0
 8002baa:	d140      	bne.n	8002c2e <__aeabi_dsub+0x5d6>
 8002bac:	2380      	movs	r3, #128	; 0x80
 8002bae:	2500      	movs	r5, #0
 8002bb0:	031b      	lsls	r3, r3, #12
 8002bb2:	e713      	b.n	80029dc <__aeabi_dsub+0x384>
 8002bb4:	074b      	lsls	r3, r1, #29
 8002bb6:	08c2      	lsrs	r2, r0, #3
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	465d      	mov	r5, fp
 8002bbc:	08cb      	lsrs	r3, r1, #3
 8002bbe:	e6c5      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002bc0:	464a      	mov	r2, r9
 8002bc2:	1a84      	subs	r4, r0, r2
 8002bc4:	42a0      	cmp	r0, r4
 8002bc6:	4192      	sbcs	r2, r2
 8002bc8:	1acb      	subs	r3, r1, r3
 8002bca:	4252      	negs	r2, r2
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	4698      	mov	r8, r3
 8002bd0:	465d      	mov	r5, fp
 8002bd2:	e59e      	b.n	8002712 <__aeabi_dsub+0xba>
 8002bd4:	464a      	mov	r2, r9
 8002bd6:	0759      	lsls	r1, r3, #29
 8002bd8:	08d2      	lsrs	r2, r2, #3
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	08db      	lsrs	r3, r3, #3
 8002bde:	e6f9      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002be0:	464a      	mov	r2, r9
 8002be2:	1a14      	subs	r4, r2, r0
 8002be4:	45a1      	cmp	r9, r4
 8002be6:	4192      	sbcs	r2, r2
 8002be8:	1a5b      	subs	r3, r3, r1
 8002bea:	4252      	negs	r2, r2
 8002bec:	1a9b      	subs	r3, r3, r2
 8002bee:	4698      	mov	r8, r3
 8002bf0:	2601      	movs	r6, #1
 8002bf2:	e586      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002bf4:	464a      	mov	r2, r9
 8002bf6:	0759      	lsls	r1, r3, #29
 8002bf8:	08d2      	lsrs	r2, r2, #3
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	e6a5      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002c00:	464c      	mov	r4, r9
 8002c02:	4323      	orrs	r3, r4
 8002c04:	001c      	movs	r4, r3
 8002c06:	1e63      	subs	r3, r4, #1
 8002c08:	419c      	sbcs	r4, r3
 8002c0a:	e65b      	b.n	80028c4 <__aeabi_dsub+0x26c>
 8002c0c:	4665      	mov	r5, ip
 8002c0e:	001e      	movs	r6, r3
 8002c10:	3d20      	subs	r5, #32
 8002c12:	40ee      	lsrs	r6, r5
 8002c14:	2c20      	cmp	r4, #32
 8002c16:	d005      	beq.n	8002c24 <__aeabi_dsub+0x5cc>
 8002c18:	2540      	movs	r5, #64	; 0x40
 8002c1a:	1b2d      	subs	r5, r5, r4
 8002c1c:	40ab      	lsls	r3, r5
 8002c1e:	464c      	mov	r4, r9
 8002c20:	431c      	orrs	r4, r3
 8002c22:	46a2      	mov	sl, r4
 8002c24:	4654      	mov	r4, sl
 8002c26:	1e63      	subs	r3, r4, #1
 8002c28:	419c      	sbcs	r4, r3
 8002c2a:	4334      	orrs	r4, r6
 8002c2c:	e77d      	b.n	8002b2a <__aeabi_dsub+0x4d2>
 8002c2e:	074b      	lsls	r3, r1, #29
 8002c30:	08c2      	lsrs	r2, r0, #3
 8002c32:	431a      	orrs	r2, r3
 8002c34:	465d      	mov	r5, fp
 8002c36:	08cb      	lsrs	r3, r1, #3
 8002c38:	e6cc      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002c3a:	000a      	movs	r2, r1
 8002c3c:	4302      	orrs	r2, r0
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x5ea>
 8002c40:	e736      	b.n	8002ab0 <__aeabi_dsub+0x458>
 8002c42:	074b      	lsls	r3, r1, #29
 8002c44:	08c2      	lsrs	r2, r0, #3
 8002c46:	431a      	orrs	r2, r3
 8002c48:	465d      	mov	r5, fp
 8002c4a:	08cb      	lsrs	r3, r1, #3
 8002c4c:	e681      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002c4e:	464a      	mov	r2, r9
 8002c50:	1a84      	subs	r4, r0, r2
 8002c52:	42a0      	cmp	r0, r4
 8002c54:	4192      	sbcs	r2, r2
 8002c56:	1acb      	subs	r3, r1, r3
 8002c58:	4252      	negs	r2, r2
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	4698      	mov	r8, r3
 8002c5e:	465d      	mov	r5, fp
 8002c60:	2601      	movs	r6, #1
 8002c62:	e54e      	b.n	8002702 <__aeabi_dsub+0xaa>
 8002c64:	074b      	lsls	r3, r1, #29
 8002c66:	08c2      	lsrs	r2, r0, #3
 8002c68:	431a      	orrs	r2, r3
 8002c6a:	08cb      	lsrs	r3, r1, #3
 8002c6c:	e6b2      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002c6e:	464a      	mov	r2, r9
 8002c70:	1a14      	subs	r4, r2, r0
 8002c72:	45a1      	cmp	r9, r4
 8002c74:	4192      	sbcs	r2, r2
 8002c76:	1a5f      	subs	r7, r3, r1
 8002c78:	4252      	negs	r2, r2
 8002c7a:	1aba      	subs	r2, r7, r2
 8002c7c:	4690      	mov	r8, r2
 8002c7e:	0212      	lsls	r2, r2, #8
 8002c80:	d56b      	bpl.n	8002d5a <__aeabi_dsub+0x702>
 8002c82:	464a      	mov	r2, r9
 8002c84:	1a84      	subs	r4, r0, r2
 8002c86:	42a0      	cmp	r0, r4
 8002c88:	4192      	sbcs	r2, r2
 8002c8a:	1acb      	subs	r3, r1, r3
 8002c8c:	4252      	negs	r2, r2
 8002c8e:	1a9b      	subs	r3, r3, r2
 8002c90:	4698      	mov	r8, r3
 8002c92:	465d      	mov	r5, fp
 8002c94:	e564      	b.n	8002760 <__aeabi_dsub+0x108>
 8002c96:	074b      	lsls	r3, r1, #29
 8002c98:	08c2      	lsrs	r2, r0, #3
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	465d      	mov	r5, fp
 8002c9e:	08cb      	lsrs	r3, r1, #3
 8002ca0:	e698      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002ca2:	074b      	lsls	r3, r1, #29
 8002ca4:	08c2      	lsrs	r2, r0, #3
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	08cb      	lsrs	r3, r1, #3
 8002caa:	e64f      	b.n	800294c <__aeabi_dsub+0x2f4>
 8002cac:	000a      	movs	r2, r1
 8002cae:	4302      	orrs	r2, r0
 8002cb0:	d090      	beq.n	8002bd4 <__aeabi_dsub+0x57c>
 8002cb2:	464a      	mov	r2, r9
 8002cb4:	075c      	lsls	r4, r3, #29
 8002cb6:	08d2      	lsrs	r2, r2, #3
 8002cb8:	4314      	orrs	r4, r2
 8002cba:	2280      	movs	r2, #128	; 0x80
 8002cbc:	08db      	lsrs	r3, r3, #3
 8002cbe:	0312      	lsls	r2, r2, #12
 8002cc0:	4213      	tst	r3, r2
 8002cc2:	d008      	beq.n	8002cd6 <__aeabi_dsub+0x67e>
 8002cc4:	08ce      	lsrs	r6, r1, #3
 8002cc6:	4216      	tst	r6, r2
 8002cc8:	d105      	bne.n	8002cd6 <__aeabi_dsub+0x67e>
 8002cca:	08c0      	lsrs	r0, r0, #3
 8002ccc:	0749      	lsls	r1, r1, #29
 8002cce:	4308      	orrs	r0, r1
 8002cd0:	0004      	movs	r4, r0
 8002cd2:	465d      	mov	r5, fp
 8002cd4:	0033      	movs	r3, r6
 8002cd6:	0f61      	lsrs	r1, r4, #29
 8002cd8:	00e2      	lsls	r2, r4, #3
 8002cda:	0749      	lsls	r1, r1, #29
 8002cdc:	08d2      	lsrs	r2, r2, #3
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	e678      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002ce2:	074b      	lsls	r3, r1, #29
 8002ce4:	08c2      	lsrs	r2, r0, #3
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	08cb      	lsrs	r3, r1, #3
 8002cea:	e632      	b.n	8002952 <__aeabi_dsub+0x2fa>
 8002cec:	4448      	add	r0, r9
 8002cee:	185b      	adds	r3, r3, r1
 8002cf0:	4548      	cmp	r0, r9
 8002cf2:	4192      	sbcs	r2, r2
 8002cf4:	4698      	mov	r8, r3
 8002cf6:	4252      	negs	r2, r2
 8002cf8:	4490      	add	r8, r2
 8002cfa:	4643      	mov	r3, r8
 8002cfc:	0004      	movs	r4, r0
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	d400      	bmi.n	8002d04 <__aeabi_dsub+0x6ac>
 8002d02:	e61a      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d04:	4642      	mov	r2, r8
 8002d06:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <__aeabi_dsub+0x6e8>)
 8002d08:	2601      	movs	r6, #1
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	4690      	mov	r8, r2
 8002d0e:	e614      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d10:	4666      	mov	r6, ip
 8002d12:	001f      	movs	r7, r3
 8002d14:	3e20      	subs	r6, #32
 8002d16:	40f7      	lsrs	r7, r6
 8002d18:	2c20      	cmp	r4, #32
 8002d1a:	d005      	beq.n	8002d28 <__aeabi_dsub+0x6d0>
 8002d1c:	2640      	movs	r6, #64	; 0x40
 8002d1e:	1b36      	subs	r6, r6, r4
 8002d20:	40b3      	lsls	r3, r6
 8002d22:	464c      	mov	r4, r9
 8002d24:	431c      	orrs	r4, r3
 8002d26:	46a2      	mov	sl, r4
 8002d28:	4654      	mov	r4, sl
 8002d2a:	1e63      	subs	r3, r4, #1
 8002d2c:	419c      	sbcs	r4, r3
 8002d2e:	433c      	orrs	r4, r7
 8002d30:	e5c8      	b.n	80028c4 <__aeabi_dsub+0x26c>
 8002d32:	0011      	movs	r1, r2
 8002d34:	2300      	movs	r3, #0
 8002d36:	2200      	movs	r2, #0
 8002d38:	e532      	b.n	80027a0 <__aeabi_dsub+0x148>
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	000007ff 	.word	0x000007ff
 8002d40:	ff7fffff 	.word	0xff7fffff
 8002d44:	000007fe 	.word	0x000007fe
 8002d48:	464a      	mov	r2, r9
 8002d4a:	1814      	adds	r4, r2, r0
 8002d4c:	4284      	cmp	r4, r0
 8002d4e:	4192      	sbcs	r2, r2
 8002d50:	185b      	adds	r3, r3, r1
 8002d52:	4698      	mov	r8, r3
 8002d54:	4252      	negs	r2, r2
 8002d56:	4490      	add	r8, r2
 8002d58:	e5e9      	b.n	800292e <__aeabi_dsub+0x2d6>
 8002d5a:	4642      	mov	r2, r8
 8002d5c:	4322      	orrs	r2, r4
 8002d5e:	d100      	bne.n	8002d62 <__aeabi_dsub+0x70a>
 8002d60:	e6a6      	b.n	8002ab0 <__aeabi_dsub+0x458>
 8002d62:	e5ea      	b.n	800293a <__aeabi_dsub+0x2e2>
 8002d64:	074b      	lsls	r3, r1, #29
 8002d66:	08c2      	lsrs	r2, r0, #3
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	08cb      	lsrs	r3, r1, #3
 8002d6c:	e632      	b.n	80029d4 <__aeabi_dsub+0x37c>
 8002d6e:	2200      	movs	r2, #0
 8002d70:	4901      	ldr	r1, [pc, #4]	; (8002d78 <__aeabi_dsub+0x720>)
 8002d72:	0013      	movs	r3, r2
 8002d74:	e514      	b.n	80027a0 <__aeabi_dsub+0x148>
 8002d76:	46c0      	nop			; (mov r8, r8)
 8002d78:	000007ff 	.word	0x000007ff

08002d7c <__aeabi_dcmpun>:
 8002d7c:	b570      	push	{r4, r5, r6, lr}
 8002d7e:	0005      	movs	r5, r0
 8002d80:	480c      	ldr	r0, [pc, #48]	; (8002db4 <__aeabi_dcmpun+0x38>)
 8002d82:	030c      	lsls	r4, r1, #12
 8002d84:	0016      	movs	r6, r2
 8002d86:	0049      	lsls	r1, r1, #1
 8002d88:	031a      	lsls	r2, r3, #12
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	0b24      	lsrs	r4, r4, #12
 8002d8e:	0d49      	lsrs	r1, r1, #21
 8002d90:	0b12      	lsrs	r2, r2, #12
 8002d92:	0d5b      	lsrs	r3, r3, #21
 8002d94:	4281      	cmp	r1, r0
 8002d96:	d008      	beq.n	8002daa <__aeabi_dcmpun+0x2e>
 8002d98:	4906      	ldr	r1, [pc, #24]	; (8002db4 <__aeabi_dcmpun+0x38>)
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	428b      	cmp	r3, r1
 8002d9e:	d103      	bne.n	8002da8 <__aeabi_dcmpun+0x2c>
 8002da0:	4332      	orrs	r2, r6
 8002da2:	0010      	movs	r0, r2
 8002da4:	1e42      	subs	r2, r0, #1
 8002da6:	4190      	sbcs	r0, r2
 8002da8:	bd70      	pop	{r4, r5, r6, pc}
 8002daa:	2001      	movs	r0, #1
 8002dac:	432c      	orrs	r4, r5
 8002dae:	d1fb      	bne.n	8002da8 <__aeabi_dcmpun+0x2c>
 8002db0:	e7f2      	b.n	8002d98 <__aeabi_dcmpun+0x1c>
 8002db2:	46c0      	nop			; (mov r8, r8)
 8002db4:	000007ff 	.word	0x000007ff

08002db8 <__aeabi_d2iz>:
 8002db8:	000a      	movs	r2, r1
 8002dba:	b530      	push	{r4, r5, lr}
 8002dbc:	4c13      	ldr	r4, [pc, #76]	; (8002e0c <__aeabi_d2iz+0x54>)
 8002dbe:	0053      	lsls	r3, r2, #1
 8002dc0:	0309      	lsls	r1, r1, #12
 8002dc2:	0005      	movs	r5, r0
 8002dc4:	0b09      	lsrs	r1, r1, #12
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	0d5b      	lsrs	r3, r3, #21
 8002dca:	0fd2      	lsrs	r2, r2, #31
 8002dcc:	42a3      	cmp	r3, r4
 8002dce:	dd04      	ble.n	8002dda <__aeabi_d2iz+0x22>
 8002dd0:	480f      	ldr	r0, [pc, #60]	; (8002e10 <__aeabi_d2iz+0x58>)
 8002dd2:	4283      	cmp	r3, r0
 8002dd4:	dd02      	ble.n	8002ddc <__aeabi_d2iz+0x24>
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <__aeabi_d2iz+0x5c>)
 8002dd8:	18d0      	adds	r0, r2, r3
 8002dda:	bd30      	pop	{r4, r5, pc}
 8002ddc:	2080      	movs	r0, #128	; 0x80
 8002dde:	0340      	lsls	r0, r0, #13
 8002de0:	4301      	orrs	r1, r0
 8002de2:	480d      	ldr	r0, [pc, #52]	; (8002e18 <__aeabi_d2iz+0x60>)
 8002de4:	1ac0      	subs	r0, r0, r3
 8002de6:	281f      	cmp	r0, #31
 8002de8:	dd08      	ble.n	8002dfc <__aeabi_d2iz+0x44>
 8002dea:	480c      	ldr	r0, [pc, #48]	; (8002e1c <__aeabi_d2iz+0x64>)
 8002dec:	1ac3      	subs	r3, r0, r3
 8002dee:	40d9      	lsrs	r1, r3
 8002df0:	000b      	movs	r3, r1
 8002df2:	4258      	negs	r0, r3
 8002df4:	2a00      	cmp	r2, #0
 8002df6:	d1f0      	bne.n	8002dda <__aeabi_d2iz+0x22>
 8002df8:	0018      	movs	r0, r3
 8002dfa:	e7ee      	b.n	8002dda <__aeabi_d2iz+0x22>
 8002dfc:	4c08      	ldr	r4, [pc, #32]	; (8002e20 <__aeabi_d2iz+0x68>)
 8002dfe:	40c5      	lsrs	r5, r0
 8002e00:	46a4      	mov	ip, r4
 8002e02:	4463      	add	r3, ip
 8002e04:	4099      	lsls	r1, r3
 8002e06:	000b      	movs	r3, r1
 8002e08:	432b      	orrs	r3, r5
 8002e0a:	e7f2      	b.n	8002df2 <__aeabi_d2iz+0x3a>
 8002e0c:	000003fe 	.word	0x000003fe
 8002e10:	0000041d 	.word	0x0000041d
 8002e14:	7fffffff 	.word	0x7fffffff
 8002e18:	00000433 	.word	0x00000433
 8002e1c:	00000413 	.word	0x00000413
 8002e20:	fffffbed 	.word	0xfffffbed

08002e24 <__aeabi_i2d>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	2800      	cmp	r0, #0
 8002e28:	d016      	beq.n	8002e58 <__aeabi_i2d+0x34>
 8002e2a:	17c3      	asrs	r3, r0, #31
 8002e2c:	18c5      	adds	r5, r0, r3
 8002e2e:	405d      	eors	r5, r3
 8002e30:	0fc4      	lsrs	r4, r0, #31
 8002e32:	0028      	movs	r0, r5
 8002e34:	f000 f91c 	bl	8003070 <__clzsi2>
 8002e38:	4a11      	ldr	r2, [pc, #68]	; (8002e80 <__aeabi_i2d+0x5c>)
 8002e3a:	1a12      	subs	r2, r2, r0
 8002e3c:	280a      	cmp	r0, #10
 8002e3e:	dc16      	bgt.n	8002e6e <__aeabi_i2d+0x4a>
 8002e40:	0003      	movs	r3, r0
 8002e42:	002e      	movs	r6, r5
 8002e44:	3315      	adds	r3, #21
 8002e46:	409e      	lsls	r6, r3
 8002e48:	230b      	movs	r3, #11
 8002e4a:	1a18      	subs	r0, r3, r0
 8002e4c:	40c5      	lsrs	r5, r0
 8002e4e:	0553      	lsls	r3, r2, #21
 8002e50:	032d      	lsls	r5, r5, #12
 8002e52:	0b2d      	lsrs	r5, r5, #12
 8002e54:	0d5b      	lsrs	r3, r3, #21
 8002e56:	e003      	b.n	8002e60 <__aeabi_i2d+0x3c>
 8002e58:	2400      	movs	r4, #0
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	2500      	movs	r5, #0
 8002e5e:	2600      	movs	r6, #0
 8002e60:	051b      	lsls	r3, r3, #20
 8002e62:	432b      	orrs	r3, r5
 8002e64:	07e4      	lsls	r4, r4, #31
 8002e66:	4323      	orrs	r3, r4
 8002e68:	0030      	movs	r0, r6
 8002e6a:	0019      	movs	r1, r3
 8002e6c:	bd70      	pop	{r4, r5, r6, pc}
 8002e6e:	380b      	subs	r0, #11
 8002e70:	4085      	lsls	r5, r0
 8002e72:	0553      	lsls	r3, r2, #21
 8002e74:	032d      	lsls	r5, r5, #12
 8002e76:	2600      	movs	r6, #0
 8002e78:	0b2d      	lsrs	r5, r5, #12
 8002e7a:	0d5b      	lsrs	r3, r3, #21
 8002e7c:	e7f0      	b.n	8002e60 <__aeabi_i2d+0x3c>
 8002e7e:	46c0      	nop			; (mov r8, r8)
 8002e80:	0000041e 	.word	0x0000041e

08002e84 <__aeabi_ui2d>:
 8002e84:	b510      	push	{r4, lr}
 8002e86:	1e04      	subs	r4, r0, #0
 8002e88:	d010      	beq.n	8002eac <__aeabi_ui2d+0x28>
 8002e8a:	f000 f8f1 	bl	8003070 <__clzsi2>
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <__aeabi_ui2d+0x48>)
 8002e90:	1a1b      	subs	r3, r3, r0
 8002e92:	280a      	cmp	r0, #10
 8002e94:	dc11      	bgt.n	8002eba <__aeabi_ui2d+0x36>
 8002e96:	220b      	movs	r2, #11
 8002e98:	0021      	movs	r1, r4
 8002e9a:	1a12      	subs	r2, r2, r0
 8002e9c:	40d1      	lsrs	r1, r2
 8002e9e:	3015      	adds	r0, #21
 8002ea0:	030a      	lsls	r2, r1, #12
 8002ea2:	055b      	lsls	r3, r3, #21
 8002ea4:	4084      	lsls	r4, r0
 8002ea6:	0b12      	lsrs	r2, r2, #12
 8002ea8:	0d5b      	lsrs	r3, r3, #21
 8002eaa:	e001      	b.n	8002eb0 <__aeabi_ui2d+0x2c>
 8002eac:	2300      	movs	r3, #0
 8002eae:	2200      	movs	r2, #0
 8002eb0:	051b      	lsls	r3, r3, #20
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	0020      	movs	r0, r4
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	bd10      	pop	{r4, pc}
 8002eba:	0022      	movs	r2, r4
 8002ebc:	380b      	subs	r0, #11
 8002ebe:	4082      	lsls	r2, r0
 8002ec0:	055b      	lsls	r3, r3, #21
 8002ec2:	0312      	lsls	r2, r2, #12
 8002ec4:	2400      	movs	r4, #0
 8002ec6:	0b12      	lsrs	r2, r2, #12
 8002ec8:	0d5b      	lsrs	r3, r3, #21
 8002eca:	e7f1      	b.n	8002eb0 <__aeabi_ui2d+0x2c>
 8002ecc:	0000041e 	.word	0x0000041e

08002ed0 <__aeabi_f2d>:
 8002ed0:	b570      	push	{r4, r5, r6, lr}
 8002ed2:	0043      	lsls	r3, r0, #1
 8002ed4:	0246      	lsls	r6, r0, #9
 8002ed6:	0fc4      	lsrs	r4, r0, #31
 8002ed8:	20fe      	movs	r0, #254	; 0xfe
 8002eda:	0e1b      	lsrs	r3, r3, #24
 8002edc:	1c59      	adds	r1, r3, #1
 8002ede:	0a75      	lsrs	r5, r6, #9
 8002ee0:	4208      	tst	r0, r1
 8002ee2:	d00c      	beq.n	8002efe <__aeabi_f2d+0x2e>
 8002ee4:	22e0      	movs	r2, #224	; 0xe0
 8002ee6:	0092      	lsls	r2, r2, #2
 8002ee8:	4694      	mov	ip, r2
 8002eea:	076d      	lsls	r5, r5, #29
 8002eec:	0b36      	lsrs	r6, r6, #12
 8002eee:	4463      	add	r3, ip
 8002ef0:	051b      	lsls	r3, r3, #20
 8002ef2:	4333      	orrs	r3, r6
 8002ef4:	07e4      	lsls	r4, r4, #31
 8002ef6:	4323      	orrs	r3, r4
 8002ef8:	0028      	movs	r0, r5
 8002efa:	0019      	movs	r1, r3
 8002efc:	bd70      	pop	{r4, r5, r6, pc}
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d114      	bne.n	8002f2c <__aeabi_f2d+0x5c>
 8002f02:	2d00      	cmp	r5, #0
 8002f04:	d01b      	beq.n	8002f3e <__aeabi_f2d+0x6e>
 8002f06:	0028      	movs	r0, r5
 8002f08:	f000 f8b2 	bl	8003070 <__clzsi2>
 8002f0c:	280a      	cmp	r0, #10
 8002f0e:	dc1c      	bgt.n	8002f4a <__aeabi_f2d+0x7a>
 8002f10:	230b      	movs	r3, #11
 8002f12:	002a      	movs	r2, r5
 8002f14:	1a1b      	subs	r3, r3, r0
 8002f16:	40da      	lsrs	r2, r3
 8002f18:	0003      	movs	r3, r0
 8002f1a:	3315      	adds	r3, #21
 8002f1c:	409d      	lsls	r5, r3
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <__aeabi_f2d+0x88>)
 8002f20:	0312      	lsls	r2, r2, #12
 8002f22:	1a1b      	subs	r3, r3, r0
 8002f24:	055b      	lsls	r3, r3, #21
 8002f26:	0b16      	lsrs	r6, r2, #12
 8002f28:	0d5b      	lsrs	r3, r3, #21
 8002f2a:	e7e1      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f2c:	2d00      	cmp	r5, #0
 8002f2e:	d009      	beq.n	8002f44 <__aeabi_f2d+0x74>
 8002f30:	0b32      	lsrs	r2, r6, #12
 8002f32:	2680      	movs	r6, #128	; 0x80
 8002f34:	0336      	lsls	r6, r6, #12
 8002f36:	4b09      	ldr	r3, [pc, #36]	; (8002f5c <__aeabi_f2d+0x8c>)
 8002f38:	076d      	lsls	r5, r5, #29
 8002f3a:	4316      	orrs	r6, r2
 8002f3c:	e7d8      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	2600      	movs	r6, #0
 8002f42:	e7d5      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f44:	2600      	movs	r6, #0
 8002f46:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <__aeabi_f2d+0x8c>)
 8002f48:	e7d2      	b.n	8002ef0 <__aeabi_f2d+0x20>
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	002a      	movs	r2, r5
 8002f4e:	3b0b      	subs	r3, #11
 8002f50:	409a      	lsls	r2, r3
 8002f52:	2500      	movs	r5, #0
 8002f54:	e7e3      	b.n	8002f1e <__aeabi_f2d+0x4e>
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	00000389 	.word	0x00000389
 8002f5c:	000007ff 	.word	0x000007ff

08002f60 <__aeabi_d2f>:
 8002f60:	0002      	movs	r2, r0
 8002f62:	004b      	lsls	r3, r1, #1
 8002f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f66:	0308      	lsls	r0, r1, #12
 8002f68:	0d5b      	lsrs	r3, r3, #21
 8002f6a:	4e3d      	ldr	r6, [pc, #244]	; (8003060 <__aeabi_d2f+0x100>)
 8002f6c:	0fcc      	lsrs	r4, r1, #31
 8002f6e:	0a40      	lsrs	r0, r0, #9
 8002f70:	0f51      	lsrs	r1, r2, #29
 8002f72:	1c5f      	adds	r7, r3, #1
 8002f74:	4308      	orrs	r0, r1
 8002f76:	00d5      	lsls	r5, r2, #3
 8002f78:	4237      	tst	r7, r6
 8002f7a:	d00a      	beq.n	8002f92 <__aeabi_d2f+0x32>
 8002f7c:	4939      	ldr	r1, [pc, #228]	; (8003064 <__aeabi_d2f+0x104>)
 8002f7e:	185e      	adds	r6, r3, r1
 8002f80:	2efe      	cmp	r6, #254	; 0xfe
 8002f82:	dd16      	ble.n	8002fb2 <__aeabi_d2f+0x52>
 8002f84:	23ff      	movs	r3, #255	; 0xff
 8002f86:	2100      	movs	r1, #0
 8002f88:	05db      	lsls	r3, r3, #23
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	07e0      	lsls	r0, r4, #31
 8002f8e:	4318      	orrs	r0, r3
 8002f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <__aeabi_d2f+0x44>
 8002f96:	4328      	orrs	r0, r5
 8002f98:	d027      	beq.n	8002fea <__aeabi_d2f+0x8a>
 8002f9a:	2105      	movs	r1, #5
 8002f9c:	0189      	lsls	r1, r1, #6
 8002f9e:	0a49      	lsrs	r1, r1, #9
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	e7f1      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fa4:	4305      	orrs	r5, r0
 8002fa6:	d0ed      	beq.n	8002f84 <__aeabi_d2f+0x24>
 8002fa8:	2180      	movs	r1, #128	; 0x80
 8002faa:	03c9      	lsls	r1, r1, #15
 8002fac:	23ff      	movs	r3, #255	; 0xff
 8002fae:	4301      	orrs	r1, r0
 8002fb0:	e7ea      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fb2:	2e00      	cmp	r6, #0
 8002fb4:	dd1c      	ble.n	8002ff0 <__aeabi_d2f+0x90>
 8002fb6:	0192      	lsls	r2, r2, #6
 8002fb8:	0011      	movs	r1, r2
 8002fba:	1e4a      	subs	r2, r1, #1
 8002fbc:	4191      	sbcs	r1, r2
 8002fbe:	00c0      	lsls	r0, r0, #3
 8002fc0:	0f6d      	lsrs	r5, r5, #29
 8002fc2:	4301      	orrs	r1, r0
 8002fc4:	4329      	orrs	r1, r5
 8002fc6:	074b      	lsls	r3, r1, #29
 8002fc8:	d048      	beq.n	800305c <__aeabi_d2f+0xfc>
 8002fca:	230f      	movs	r3, #15
 8002fcc:	400b      	ands	r3, r1
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d000      	beq.n	8002fd4 <__aeabi_d2f+0x74>
 8002fd2:	3104      	adds	r1, #4
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	04db      	lsls	r3, r3, #19
 8002fd8:	400b      	ands	r3, r1
 8002fda:	d03f      	beq.n	800305c <__aeabi_d2f+0xfc>
 8002fdc:	1c72      	adds	r2, r6, #1
 8002fde:	2efe      	cmp	r6, #254	; 0xfe
 8002fe0:	d0d0      	beq.n	8002f84 <__aeabi_d2f+0x24>
 8002fe2:	0189      	lsls	r1, r1, #6
 8002fe4:	0a49      	lsrs	r1, r1, #9
 8002fe6:	b2d3      	uxtb	r3, r2
 8002fe8:	e7ce      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002fea:	2300      	movs	r3, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	e7cb      	b.n	8002f88 <__aeabi_d2f+0x28>
 8002ff0:	0032      	movs	r2, r6
 8002ff2:	3217      	adds	r2, #23
 8002ff4:	db22      	blt.n	800303c <__aeabi_d2f+0xdc>
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	221e      	movs	r2, #30
 8002ffa:	0409      	lsls	r1, r1, #16
 8002ffc:	4308      	orrs	r0, r1
 8002ffe:	1b92      	subs	r2, r2, r6
 8003000:	2a1f      	cmp	r2, #31
 8003002:	dd1d      	ble.n	8003040 <__aeabi_d2f+0xe0>
 8003004:	2102      	movs	r1, #2
 8003006:	4249      	negs	r1, r1
 8003008:	1b8e      	subs	r6, r1, r6
 800300a:	0001      	movs	r1, r0
 800300c:	40f1      	lsrs	r1, r6
 800300e:	000e      	movs	r6, r1
 8003010:	2a20      	cmp	r2, #32
 8003012:	d004      	beq.n	800301e <__aeabi_d2f+0xbe>
 8003014:	4a14      	ldr	r2, [pc, #80]	; (8003068 <__aeabi_d2f+0x108>)
 8003016:	4694      	mov	ip, r2
 8003018:	4463      	add	r3, ip
 800301a:	4098      	lsls	r0, r3
 800301c:	4305      	orrs	r5, r0
 800301e:	0029      	movs	r1, r5
 8003020:	1e4d      	subs	r5, r1, #1
 8003022:	41a9      	sbcs	r1, r5
 8003024:	4331      	orrs	r1, r6
 8003026:	2600      	movs	r6, #0
 8003028:	074b      	lsls	r3, r1, #29
 800302a:	d1ce      	bne.n	8002fca <__aeabi_d2f+0x6a>
 800302c:	2080      	movs	r0, #128	; 0x80
 800302e:	000b      	movs	r3, r1
 8003030:	04c0      	lsls	r0, r0, #19
 8003032:	2201      	movs	r2, #1
 8003034:	4003      	ands	r3, r0
 8003036:	4201      	tst	r1, r0
 8003038:	d1d3      	bne.n	8002fe2 <__aeabi_d2f+0x82>
 800303a:	e7af      	b.n	8002f9c <__aeabi_d2f+0x3c>
 800303c:	2300      	movs	r3, #0
 800303e:	e7ac      	b.n	8002f9a <__aeabi_d2f+0x3a>
 8003040:	490a      	ldr	r1, [pc, #40]	; (800306c <__aeabi_d2f+0x10c>)
 8003042:	468c      	mov	ip, r1
 8003044:	0029      	movs	r1, r5
 8003046:	4463      	add	r3, ip
 8003048:	40d1      	lsrs	r1, r2
 800304a:	409d      	lsls	r5, r3
 800304c:	000a      	movs	r2, r1
 800304e:	0029      	movs	r1, r5
 8003050:	4098      	lsls	r0, r3
 8003052:	1e4d      	subs	r5, r1, #1
 8003054:	41a9      	sbcs	r1, r5
 8003056:	4301      	orrs	r1, r0
 8003058:	4311      	orrs	r1, r2
 800305a:	e7e4      	b.n	8003026 <__aeabi_d2f+0xc6>
 800305c:	0033      	movs	r3, r6
 800305e:	e79d      	b.n	8002f9c <__aeabi_d2f+0x3c>
 8003060:	000007fe 	.word	0x000007fe
 8003064:	fffffc80 	.word	0xfffffc80
 8003068:	fffffca2 	.word	0xfffffca2
 800306c:	fffffc82 	.word	0xfffffc82

08003070 <__clzsi2>:
 8003070:	211c      	movs	r1, #28
 8003072:	2301      	movs	r3, #1
 8003074:	041b      	lsls	r3, r3, #16
 8003076:	4298      	cmp	r0, r3
 8003078:	d301      	bcc.n	800307e <__clzsi2+0xe>
 800307a:	0c00      	lsrs	r0, r0, #16
 800307c:	3910      	subs	r1, #16
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	4298      	cmp	r0, r3
 8003082:	d301      	bcc.n	8003088 <__clzsi2+0x18>
 8003084:	0a00      	lsrs	r0, r0, #8
 8003086:	3908      	subs	r1, #8
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	4298      	cmp	r0, r3
 800308c:	d301      	bcc.n	8003092 <__clzsi2+0x22>
 800308e:	0900      	lsrs	r0, r0, #4
 8003090:	3904      	subs	r1, #4
 8003092:	a202      	add	r2, pc, #8	; (adr r2, 800309c <__clzsi2+0x2c>)
 8003094:	5c10      	ldrb	r0, [r2, r0]
 8003096:	1840      	adds	r0, r0, r1
 8003098:	4770      	bx	lr
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	02020304 	.word	0x02020304
 80030a0:	01010101 	.word	0x01010101
	...

080030ac <ICM_ReadBytes>:
	dst <<= 8; \
	dst |= (src_low); \
} while (0);

void ICM_ReadBytes(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t *pData, uint16_t Size) // ***
{
 80030ac:	b5b0      	push	{r4, r5, r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	0008      	movs	r0, r1
 80030b6:	607a      	str	r2, [r7, #4]
 80030b8:	0019      	movs	r1, r3
 80030ba:	240b      	movs	r4, #11
 80030bc:	193b      	adds	r3, r7, r4
 80030be:	1c02      	adds	r2, r0, #0
 80030c0:	701a      	strb	r2, [r3, #0]
 80030c2:	2508      	movs	r5, #8
 80030c4:	197b      	adds	r3, r7, r5
 80030c6:	1c0a      	adds	r2, r1, #0
 80030c8:	801a      	strh	r2, [r3, #0]
	reg = reg | READ_FLAG;
 80030ca:	193b      	adds	r3, r7, r4
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	2280      	movs	r2, #128	; 0x80
 80030d0:	4252      	negs	r2, r2
 80030d2:	4313      	orrs	r3, r2
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	193b      	adds	r3, r7, r4
 80030d8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4810      	ldr	r0, [pc, #64]	; (8003120 <ICM_ReadBytes+0x74>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	0019      	movs	r1, r3
 80030e4:	f003 f9c0 	bl	8006468 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 80030e8:	2301      	movs	r3, #1
 80030ea:	425b      	negs	r3, r3
 80030ec:	1939      	adds	r1, r7, r4
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f004 fb41 	bl	8007778 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, pData, Size,HAL_MAX_DELAY);
 80030f6:	2301      	movs	r3, #1
 80030f8:	425c      	negs	r4, r3
 80030fa:	197b      	adds	r3, r7, r5
 80030fc:	881a      	ldrh	r2, [r3, #0]
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	0023      	movs	r3, r4
 8003104:	f004 fc90 	bl	8007a28 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8003108:	2380      	movs	r3, #128	; 0x80
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4804      	ldr	r0, [pc, #16]	; (8003120 <ICM_ReadBytes+0x74>)
 800310e:	2201      	movs	r2, #1
 8003110:	0019      	movs	r1, r3
 8003112:	f003 f9a9 	bl	8006468 <HAL_GPIO_WritePin>
}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	46bd      	mov	sp, r7
 800311a:	b004      	add	sp, #16
 800311c:	bdb0      	pop	{r4, r5, r7, pc}
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	50000800 	.word	0x50000800

08003124 <ICM_ReadOneByte>:
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);

}

void ICM_ReadOneByte(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t* pData) // ***
{
 8003124:	b590      	push	{r4, r7, lr}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	607a      	str	r2, [r7, #4]
 800312e:	240b      	movs	r4, #11
 8003130:	193b      	adds	r3, r7, r4
 8003132:	1c0a      	adds	r2, r1, #0
 8003134:	701a      	strb	r2, [r3, #0]
	reg = reg | READ_FLAG;
 8003136:	193b      	adds	r3, r7, r4
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	2280      	movs	r2, #128	; 0x80
 800313c:	4252      	negs	r2, r2
 800313e:	4313      	orrs	r3, r2
 8003140:	b2da      	uxtb	r2, r3
 8003142:	193b      	adds	r3, r7, r4
 8003144:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003146:	2380      	movs	r3, #128	; 0x80
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4817      	ldr	r0, [pc, #92]	; (80031a8 <ICM_ReadOneByte+0x84>)
 800314c:	2200      	movs	r2, #0
 800314e:	0019      	movs	r1, r3
 8003150:	f003 f98a 	bl	8006468 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 8003154:	2301      	movs	r3, #1
 8003156:	425b      	negs	r3, r3
 8003158:	1939      	adds	r1, r7, r4
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	2201      	movs	r2, #1
 800315e:	f004 fb0b 	bl	8007778 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY)
 8003162:	46c0      	nop			; (mov r8, r8)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	0018      	movs	r0, r3
 8003168:	f004 ff7c 	bl	8008064 <HAL_SPI_GetState>
 800316c:	0003      	movs	r3, r0
 800316e:	2b01      	cmp	r3, #1
 8003170:	d1f8      	bne.n	8003164 <ICM_ReadOneByte+0x40>
		;
	HAL_SPI_Receive(hspi, pData, 1,HAL_MAX_DELAY);
 8003172:	2301      	movs	r3, #1
 8003174:	425b      	negs	r3, r3
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	2201      	movs	r2, #1
 800317c:	f004 fc54 	bl	8007a28 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(hspi) != HAL_SPI_STATE_READY)
 8003180:	46c0      	nop			; (mov r8, r8)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	0018      	movs	r0, r3
 8003186:	f004 ff6d 	bl	8008064 <HAL_SPI_GetState>
 800318a:	0003      	movs	r3, r0
 800318c:	2b01      	cmp	r3, #1
 800318e:	d1f8      	bne.n	8003182 <ICM_ReadOneByte+0x5e>
		;
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8003190:	2380      	movs	r3, #128	; 0x80
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4804      	ldr	r0, [pc, #16]	; (80031a8 <ICM_ReadOneByte+0x84>)
 8003196:	2201      	movs	r2, #1
 8003198:	0019      	movs	r1, r3
 800319a:	f003 f965 	bl	8006468 <HAL_GPIO_WritePin>
}
 800319e:	46c0      	nop			; (mov r8, r8)
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b005      	add	sp, #20
 80031a4:	bd90      	pop	{r4, r7, pc}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	50000800 	.word	0x50000800

080031ac <ICM_WriteOneByte>:

void ICM_WriteOneByte(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t Data) // ***
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	0008      	movs	r0, r1
 80031b6:	0011      	movs	r1, r2
 80031b8:	1cfb      	adds	r3, r7, #3
 80031ba:	1c02      	adds	r2, r0, #0
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	1cbb      	adds	r3, r7, #2
 80031c0:	1c0a      	adds	r2, r1, #0
 80031c2:	701a      	strb	r2, [r3, #0]
	reg = reg & WRITE_FLAG;
 80031c4:	1cfb      	adds	r3, r7, #3
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	227f      	movs	r2, #127	; 0x7f
 80031ca:	4013      	ands	r3, r2
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	1cfb      	adds	r3, r7, #3
 80031d0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80031d2:	2380      	movs	r3, #128	; 0x80
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	480f      	ldr	r0, [pc, #60]	; (8003214 <ICM_WriteOneByte+0x68>)
 80031d8:	2200      	movs	r2, #0
 80031da:	0019      	movs	r1, r3
 80031dc:	f003 f944 	bl	8006468 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &reg, 1,HAL_MAX_DELAY);
 80031e0:	2301      	movs	r3, #1
 80031e2:	425b      	negs	r3, r3
 80031e4:	1cf9      	adds	r1, r7, #3
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f004 fac5 	bl	8007778 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &Data, 1,HAL_MAX_DELAY);
 80031ee:	2301      	movs	r3, #1
 80031f0:	425b      	negs	r3, r3
 80031f2:	1cb9      	adds	r1, r7, #2
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f004 fabe 	bl	8007778 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80031fc:	2380      	movs	r3, #128	; 0x80
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4804      	ldr	r0, [pc, #16]	; (8003214 <ICM_WriteOneByte+0x68>)
 8003202:	2201      	movs	r2, #1
 8003204:	0019      	movs	r1, r3
 8003206:	f003 f92f 	bl	8006468 <HAL_GPIO_WritePin>
}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	46bd      	mov	sp, r7
 800320e:	b002      	add	sp, #8
 8003210:	bd80      	pop	{r7, pc}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	50000800 	.word	0x50000800

08003218 <ICM_SelectBank>:

void ICM_SelectBank(SPI_HandleTypeDef* hspi,uint8_t reg){
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	000a      	movs	r2, r1
 8003222:	1cfb      	adds	r3, r7, #3
 8003224:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,USER_BANK_SEL,reg);
 8003226:	1cfb      	adds	r3, r7, #3
 8003228:	781a      	ldrb	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	217f      	movs	r1, #127	; 0x7f
 800322e:	0018      	movs	r0, r3
 8003230:	f7ff ffbc 	bl	80031ac <ICM_WriteOneByte>
}
 8003234:	46c0      	nop			; (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	b002      	add	sp, #8
 800323a:	bd80      	pop	{r7, pc}

0800323c <ICM_Initialize>:


/*Initializing the ICM20602*/
void ICM_Initialize(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart)
{
 800323c:	b5b0      	push	{r4, r5, r7, lr}
 800323e:	b09e      	sub	sp, #120	; 0x78
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]

	uint8_t temp;

	ICM_SelectBank(hspi,USER_BANK_0);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2100      	movs	r1, #0
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff ffe4 	bl	8003218 <ICM_SelectBank>
	temp = PWR_MGT_RESET;
 8003250:	2177      	movs	r1, #119	; 0x77
 8003252:	187b      	adds	r3, r7, r1
 8003254:	2280      	movs	r2, #128	; 0x80
 8003256:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_PWR_MGMT_1,temp);
 8003258:	187b      	adds	r3, r7, r1
 800325a:	781a      	ldrb	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2106      	movs	r1, #6
 8003260:	0018      	movs	r0, r3
 8003262:	f7ff ffa3 	bl	80031ac <ICM_WriteOneByte>
	HAL_Delay(20);
 8003266:	2014      	movs	r0, #20
 8003268:	f002 feac 	bl	8005fc4 <HAL_Delay>

	char uart_buffer[100];
	sprintf((char*) uart_buffer, "Initializing \r\n");
 800326c:	4a8f      	ldr	r2, [pc, #572]	; (80034ac <ICM_Initialize+0x270>)
 800326e:	240c      	movs	r4, #12
 8003270:	193b      	adds	r3, r7, r4
 8003272:	0011      	movs	r1, r2
 8003274:	0018      	movs	r0, r3
 8003276:	f006 fc25 	bl	8009ac4 <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 800327a:	193b      	adds	r3, r7, r4
 800327c:	0018      	movs	r0, r3
 800327e:	f7fc ff3f 	bl	8000100 <strlen>
 8003282:	0003      	movs	r3, r0
 8003284:	b29a      	uxth	r2, r3
 8003286:	23fa      	movs	r3, #250	; 0xfa
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	1939      	adds	r1, r7, r4
 800328c:	6838      	ldr	r0, [r7, #0]
 800328e:	f005 fa3b 	bl	8008708 <HAL_UART_Transmit>
	HAL_Delay(100);
 8003292:	2064      	movs	r0, #100	; 0x64
 8003294:	f002 fe96 	bl	8005fc4 <HAL_Delay>

	/* Who am i test
	 WhoAmI is in register bank 0* */
	ICM_SelectBank(hspi,USER_BANK_0);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2100      	movs	r1, #0
 800329c:	0018      	movs	r0, r3
 800329e:	f7ff ffbb 	bl	8003218 <ICM_SelectBank>
	if (ICM_WHOAMI(hspi))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	0018      	movs	r0, r3
 80032a6:	f000 fd0b 	bl	8003cc0 <ICM_WHOAMI>
 80032aa:	1e03      	subs	r3, r0, #0
 80032ac:	d012      	beq.n	80032d4 <ICM_Initialize+0x98>
	{
		sprintf((char*) uart_buffer, "WHO AM I Success \r\n");
 80032ae:	4a80      	ldr	r2, [pc, #512]	; (80034b0 <ICM_Initialize+0x274>)
 80032b0:	193b      	adds	r3, r7, r4
 80032b2:	0011      	movs	r1, r2
 80032b4:	0018      	movs	r0, r3
 80032b6:	f006 fc05 	bl	8009ac4 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 80032ba:	193b      	adds	r3, r7, r4
 80032bc:	0018      	movs	r0, r3
 80032be:	f7fc ff1f 	bl	8000100 <strlen>
 80032c2:	0003      	movs	r3, r0
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	23fa      	movs	r3, #250	; 0xfa
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	1939      	adds	r1, r7, r4
 80032cc:	6838      	ldr	r0, [r7, #0]
 80032ce:	f005 fa1b 	bl	8008708 <HAL_UART_Transmit>
 80032d2:	e012      	b.n	80032fa <ICM_Initialize+0xbe>
	} else {
		sprintf((char*) uart_buffer, "WHO AM I Failed \r\n");
 80032d4:	4a77      	ldr	r2, [pc, #476]	; (80034b4 <ICM_Initialize+0x278>)
 80032d6:	240c      	movs	r4, #12
 80032d8:	193b      	adds	r3, r7, r4
 80032da:	0011      	movs	r1, r2
 80032dc:	0018      	movs	r0, r3
 80032de:	f006 fbf1 	bl	8009ac4 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 80032e2:	193b      	adds	r3, r7, r4
 80032e4:	0018      	movs	r0, r3
 80032e6:	f7fc ff0b 	bl	8000100 <strlen>
 80032ea:	0003      	movs	r3, r0
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	23fa      	movs	r3, #250	; 0xfa
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	1939      	adds	r1, r7, r4
 80032f4:	6838      	ldr	r0, [r7, #0]
 80032f6:	f005 fa07 	bl	8008708 <HAL_UART_Transmit>
	}

	HAL_Delay(50);
 80032fa:	2032      	movs	r0, #50	; 0x32
 80032fc:	f002 fe62 	bl	8005fc4 <HAL_Delay>

	uint8_t pwr_config = PWR_MGMT_1_CONFIG;
 8003300:	2476      	movs	r4, #118	; 0x76
 8003302:	193b      	adds	r3, r7, r4
 8003304:	2201      	movs	r2, #1
 8003306:	701a      	strb	r2, [r3, #0]
	uint8_t pwr_config2 = PWR_MGMT_2_CONFIG;
 8003308:	2575      	movs	r5, #117	; 0x75
 800330a:	197b      	adds	r3, r7, r5
 800330c:	2200      	movs	r2, #0
 800330e:	701a      	strb	r2, [r3, #0]

	ICM_WriteOneByte(hspi, REG_PWR_MGMT_1, pwr_config);
 8003310:	193b      	adds	r3, r7, r4
 8003312:	781a      	ldrb	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2106      	movs	r1, #6
 8003318:	0018      	movs	r0, r3
 800331a:	f7ff ff47 	bl	80031ac <ICM_WriteOneByte>
	HAL_Delay(20);
 800331e:	2014      	movs	r0, #20
 8003320:	f002 fe50 	bl	8005fc4 <HAL_Delay>
	ICM_WriteOneByte(hspi,REG_PWR_MGMT_2,pwr_config2);
 8003324:	197b      	adds	r3, r7, r5
 8003326:	781a      	ldrb	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2107      	movs	r1, #7
 800332c:	0018      	movs	r0, r3
 800332e:	f7ff ff3d 	bl	80031ac <ICM_WriteOneByte>


	/*Turn Acceleration and Gyro OFF*/
	HAL_Delay(20);
 8003332:	2014      	movs	r0, #20
 8003334:	f002 fe46 	bl	8005fc4 <HAL_Delay>
	pwr_config = ACC_GYRO_OFF;
 8003338:	193b      	adds	r3, r7, r4
 800333a:	223f      	movs	r2, #63	; 0x3f
 800333c:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_PWR_MGMT_2, pwr_config);
 800333e:	193b      	adds	r3, r7, r4
 8003340:	781a      	ldrb	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2107      	movs	r1, #7
 8003346:	0018      	movs	r0, r3
 8003348:	f7ff ff30 	bl	80031ac <ICM_WriteOneByte>

	/* Disable Fifo and I2C slave*/
	temp = 0b00010000;
 800334c:	2477      	movs	r4, #119	; 0x77
 800334e:	193b      	adds	r3, r7, r4
 8003350:	2210      	movs	r2, #16
 8003352:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi, REG_USER_CTRL, temp);
 8003354:	193b      	adds	r3, r7, r4
 8003356:	781a      	ldrb	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2103      	movs	r1, #3
 800335c:	0018      	movs	r0, r3
 800335e:	f7ff ff25 	bl	80031ac <ICM_WriteOneByte>


	/* Configure Gyro */
	ICM_SelectBank(hspi,USER_BANK_2);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2120      	movs	r1, #32
 8003366:	0018      	movs	r0, r3
 8003368:	f7ff ff56 	bl	8003218 <ICM_SelectBank>
	temp = 0;
 800336c:	193b      	adds	r3, r7, r4
 800336e:	2200      	movs	r2, #0
 8003370:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_GYRO_CONFIG_2,temp);
 8003372:	193b      	adds	r3, r7, r4
 8003374:	781a      	ldrb	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2102      	movs	r1, #2
 800337a:	0018      	movs	r0, r3
 800337c:	f7ff ff16 	bl	80031ac <ICM_WriteOneByte>

	uint16_t dps = GYRO_DPS;
 8003380:	2472      	movs	r4, #114	; 0x72
 8003382:	193b      	adds	r3, r7, r4
 8003384:	22fa      	movs	r2, #250	; 0xfa
 8003386:	0092      	lsls	r2, r2, #2
 8003388:	801a      	strh	r2, [r3, #0]
	if (ICM_GyroConfig(hspi, dps))
 800338a:	193b      	adds	r3, r7, r4
 800338c:	881a      	ldrh	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	0011      	movs	r1, r2
 8003392:	0018      	movs	r0, r3
 8003394:	f000 f898 	bl	80034c8 <ICM_GyroConfig>
 8003398:	1e03      	subs	r3, r0, #0
 800339a:	d014      	beq.n	80033c6 <ICM_Initialize+0x18a>
	{
		sprintf((char*) uart_buffer, "Gyro Configuration success DPS: %d \r\n", dps);
 800339c:	193b      	adds	r3, r7, r4
 800339e:	881a      	ldrh	r2, [r3, #0]
 80033a0:	4945      	ldr	r1, [pc, #276]	; (80034b8 <ICM_Initialize+0x27c>)
 80033a2:	240c      	movs	r4, #12
 80033a4:	193b      	adds	r3, r7, r4
 80033a6:	0018      	movs	r0, r3
 80033a8:	f006 fb8c 	bl	8009ac4 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 80033ac:	193b      	adds	r3, r7, r4
 80033ae:	0018      	movs	r0, r3
 80033b0:	f7fc fea6 	bl	8000100 <strlen>
 80033b4:	0003      	movs	r3, r0
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	23fa      	movs	r3, #250	; 0xfa
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	1939      	adds	r1, r7, r4
 80033be:	6838      	ldr	r0, [r7, #0]
 80033c0:	f005 f9a2 	bl	8008708 <HAL_UART_Transmit>
 80033c4:	e012      	b.n	80033ec <ICM_Initialize+0x1b0>

	} else {
		sprintf((char*) uart_buffer, "Gyro Configuration failed \r\n");
 80033c6:	4a3d      	ldr	r2, [pc, #244]	; (80034bc <ICM_Initialize+0x280>)
 80033c8:	240c      	movs	r4, #12
 80033ca:	193b      	adds	r3, r7, r4
 80033cc:	0011      	movs	r1, r2
 80033ce:	0018      	movs	r0, r3
 80033d0:	f006 fb78 	bl	8009ac4 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 80033d4:	193b      	adds	r3, r7, r4
 80033d6:	0018      	movs	r0, r3
 80033d8:	f7fc fe92 	bl	8000100 <strlen>
 80033dc:	0003      	movs	r3, r0
 80033de:	b29a      	uxth	r2, r3
 80033e0:	23fa      	movs	r3, #250	; 0xfa
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	1939      	adds	r1, r7, r4
 80033e6:	6838      	ldr	r0, [r7, #0]
 80033e8:	f005 f98e 	bl	8008708 <HAL_UART_Transmit>

	}

		temp = 0;
 80033ec:	2177      	movs	r1, #119	; 0x77
 80033ee:	187b      	adds	r3, r7, r1
 80033f0:	2200      	movs	r2, #0
 80033f2:	701a      	strb	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG_2,temp);
 80033f4:	187b      	adds	r3, r7, r1
 80033f6:	781a      	ldrb	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2115      	movs	r1, #21
 80033fc:	0018      	movs	r0, r3
 80033fe:	f7ff fed5 	bl	80031ac <ICM_WriteOneByte>
	/*Turn Acceleartion and Gyro ON*/
		HAL_Delay(20);
 8003402:	2014      	movs	r0, #20
 8003404:	f002 fdde 	bl	8005fc4 <HAL_Delay>
		pwr_config = ACC_GYRO_ON;
 8003408:	2476      	movs	r4, #118	; 0x76
 800340a:	193b      	adds	r3, r7, r4
 800340c:	2200      	movs	r2, #0
 800340e:	701a      	strb	r2, [r3, #0]
		ICM_SelectBank(hspi,USER_BANK_0);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2100      	movs	r1, #0
 8003414:	0018      	movs	r0, r3
 8003416:	f7ff feff 	bl	8003218 <ICM_SelectBank>
		HAL_Delay(20);
 800341a:	2014      	movs	r0, #20
 800341c:	f002 fdd2 	bl	8005fc4 <HAL_Delay>
		ICM_WriteOneByte(hspi, REG_PWR_MGMT_2, pwr_config);
 8003420:	193b      	adds	r3, r7, r4
 8003422:	781a      	ldrb	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2107      	movs	r1, #7
 8003428:	0018      	movs	r0, r3
 800342a:	f7ff febf 	bl	80031ac <ICM_WriteOneByte>
		HAL_Delay(20);
 800342e:	2014      	movs	r0, #20
 8003430:	f002 fdc8 	bl	8005fc4 <HAL_Delay>
	/* Configure Accelerometer */
	uint8_t acc_scale = ACCEL_SCALE_SELECT;
 8003434:	2471      	movs	r4, #113	; 0x71
 8003436:	193b      	adds	r3, r7, r4
 8003438:	2208      	movs	r2, #8
 800343a:	701a      	strb	r2, [r3, #0]

	if(ICM_AccConfig(hspi,acc_scale)){
 800343c:	193b      	adds	r3, r7, r4
 800343e:	781a      	ldrb	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	0011      	movs	r1, r2
 8003444:	0018      	movs	r0, r3
 8003446:	f000 fb99 	bl	8003b7c <ICM_AccConfig>
 800344a:	1e03      	subs	r3, r0, #0
 800344c:	d014      	beq.n	8003478 <ICM_Initialize+0x23c>
		sprintf((char*) uart_buffer,"Accelerometer Configuration success SELECT +-G: %d \r\n",acc_scale);
 800344e:	193b      	adds	r3, r7, r4
 8003450:	781a      	ldrb	r2, [r3, #0]
 8003452:	491b      	ldr	r1, [pc, #108]	; (80034c0 <ICM_Initialize+0x284>)
 8003454:	240c      	movs	r4, #12
 8003456:	193b      	adds	r3, r7, r4
 8003458:	0018      	movs	r0, r3
 800345a:	f006 fb33 	bl	8009ac4 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 800345e:	193b      	adds	r3, r7, r4
 8003460:	0018      	movs	r0, r3
 8003462:	f7fc fe4d 	bl	8000100 <strlen>
 8003466:	0003      	movs	r3, r0
 8003468:	b29a      	uxth	r2, r3
 800346a:	23fa      	movs	r3, #250	; 0xfa
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	1939      	adds	r1, r7, r4
 8003470:	6838      	ldr	r0, [r7, #0]
 8003472:	f005 f949 	bl	8008708 <HAL_UART_Transmit>
 8003476:	e012      	b.n	800349e <ICM_Initialize+0x262>
	}else{
		sprintf((char*) uart_buffer, "Accelerometer Configuration failed \r\n");
 8003478:	4a12      	ldr	r2, [pc, #72]	; (80034c4 <ICM_Initialize+0x288>)
 800347a:	240c      	movs	r4, #12
 800347c:	193b      	adds	r3, r7, r4
 800347e:	0011      	movs	r1, r2
 8003480:	0018      	movs	r0, r3
 8003482:	f006 fb1f 	bl	8009ac4 <siprintf>
		HAL_UART_Transmit(huart, (uint8_t*) uart_buffer, strlen((char*) uart_buffer), 1000);
 8003486:	193b      	adds	r3, r7, r4
 8003488:	0018      	movs	r0, r3
 800348a:	f7fc fe39 	bl	8000100 <strlen>
 800348e:	0003      	movs	r3, r0
 8003490:	b29a      	uxth	r2, r3
 8003492:	23fa      	movs	r3, #250	; 0xfa
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	1939      	adds	r1, r7, r4
 8003498:	6838      	ldr	r0, [r7, #0]
 800349a:	f005 f935 	bl	8008708 <HAL_UART_Transmit>
	}


	HAL_Delay(20);
 800349e:	2014      	movs	r0, #20
 80034a0:	f002 fd90 	bl	8005fc4 <HAL_Delay>

	/*Configure*/


}
 80034a4:	46c0      	nop			; (mov r8, r8)
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b01e      	add	sp, #120	; 0x78
 80034aa:	bdb0      	pop	{r4, r5, r7, pc}
 80034ac:	0800e800 	.word	0x0800e800
 80034b0:	0800e810 	.word	0x0800e810
 80034b4:	0800e824 	.word	0x0800e824
 80034b8:	0800e838 	.word	0x0800e838
 80034bc:	0800e860 	.word	0x0800e860
 80034c0:	0800e880 	.word	0x0800e880
 80034c4:	0800e8b8 	.word	0x0800e8b8

080034c8 <ICM_GyroConfig>:
}


/*Configuring Gyro DPS settings in Gyro Config Register */
uint8_t ICM_GyroConfig(SPI_HandleTypeDef *hspi, uint16_t dps)
{
 80034c8:	b590      	push	{r4, r7, lr}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	000a      	movs	r2, r1
 80034d2:	1cbb      	adds	r3, r7, #2
 80034d4:	801a      	strh	r2, [r3, #0]
	uint8_t config_byte;
	switch(dps)
 80034d6:	1cbb      	adds	r3, r7, #2
 80034d8:	881b      	ldrh	r3, [r3, #0]
 80034da:	22fa      	movs	r2, #250	; 0xfa
 80034dc:	00d2      	lsls	r2, r2, #3
 80034de:	4293      	cmp	r3, r2
 80034e0:	d03f      	beq.n	8003562 <ICM_GyroConfig+0x9a>
 80034e2:	22fa      	movs	r2, #250	; 0xfa
 80034e4:	00d2      	lsls	r2, r2, #3
 80034e6:	4293      	cmp	r3, r2
 80034e8:	dc4a      	bgt.n	8003580 <ICM_GyroConfig+0xb8>
 80034ea:	22fa      	movs	r2, #250	; 0xfa
 80034ec:	0092      	lsls	r2, r2, #2
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d028      	beq.n	8003544 <ICM_GyroConfig+0x7c>
 80034f2:	22fa      	movs	r2, #250	; 0xfa
 80034f4:	0092      	lsls	r2, r2, #2
 80034f6:	4293      	cmp	r3, r2
 80034f8:	dc42      	bgt.n	8003580 <ICM_GyroConfig+0xb8>
 80034fa:	2bfa      	cmp	r3, #250	; 0xfa
 80034fc:	d004      	beq.n	8003508 <ICM_GyroConfig+0x40>
 80034fe:	22fa      	movs	r2, #250	; 0xfa
 8003500:	0052      	lsls	r2, r2, #1
 8003502:	4293      	cmp	r3, r2
 8003504:	d00f      	beq.n	8003526 <ICM_GyroConfig+0x5e>
 8003506:	e03b      	b.n	8003580 <ICM_GyroConfig+0xb8>
	{
		case 250:
			config_byte = GYRO_250_DPS | GYRO_FILTER;
 8003508:	210f      	movs	r1, #15
 800350a:	187b      	adds	r3, r7, r1
 800350c:	2229      	movs	r2, #41	; 0x29
 800350e:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_250DPS;
 8003510:	4b2f      	ldr	r3, [pc, #188]	; (80035d0 <ICM_GyroConfig+0x108>)
 8003512:	4a30      	ldr	r2, [pc, #192]	; (80035d4 <ICM_GyroConfig+0x10c>)
 8003514:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte);
 8003516:	187b      	adds	r3, r7, r1
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2101      	movs	r1, #1
 800351e:	0018      	movs	r0, r3
 8003520:	f7ff fe44 	bl	80031ac <ICM_WriteOneByte>
			break;
 8003524:	e038      	b.n	8003598 <ICM_GyroConfig+0xd0>
		case 500:
			config_byte = GYRO_500_DPS | GYRO_FILTER;
 8003526:	210f      	movs	r1, #15
 8003528:	187b      	adds	r3, r7, r1
 800352a:	222b      	movs	r2, #43	; 0x2b
 800352c:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_500DPS;
 800352e:	4b28      	ldr	r3, [pc, #160]	; (80035d0 <ICM_GyroConfig+0x108>)
 8003530:	4a29      	ldr	r2, [pc, #164]	; (80035d8 <ICM_GyroConfig+0x110>)
 8003532:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte);
 8003534:	187b      	adds	r3, r7, r1
 8003536:	781a      	ldrb	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2101      	movs	r1, #1
 800353c:	0018      	movs	r0, r3
 800353e:	f7ff fe35 	bl	80031ac <ICM_WriteOneByte>
			break;
 8003542:	e029      	b.n	8003598 <ICM_GyroConfig+0xd0>
		case 1000:
			config_byte = GYRO_1000_DPS | GYRO_FILTER;
 8003544:	210f      	movs	r1, #15
 8003546:	187b      	adds	r3, r7, r1
 8003548:	222d      	movs	r2, #45	; 0x2d
 800354a:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_1000DPS;
 800354c:	4b20      	ldr	r3, [pc, #128]	; (80035d0 <ICM_GyroConfig+0x108>)
 800354e:	4a23      	ldr	r2, [pc, #140]	; (80035dc <ICM_GyroConfig+0x114>)
 8003550:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1,(uint8_t)config_byte);
 8003552:	187b      	adds	r3, r7, r1
 8003554:	781a      	ldrb	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2101      	movs	r1, #1
 800355a:	0018      	movs	r0, r3
 800355c:	f7ff fe26 	bl	80031ac <ICM_WriteOneByte>
			break;
 8003560:	e01a      	b.n	8003598 <ICM_GyroConfig+0xd0>
		case 2000:
			config_byte = GYRO_2000_DPS | GYRO_FILTER;
 8003562:	210f      	movs	r1, #15
 8003564:	187b      	adds	r3, r7, r1
 8003566:	222f      	movs	r2, #47	; 0x2f
 8003568:	701a      	strb	r2, [r3, #0]
			g_gyro_scale_factor = GYRO_SCALE_2000DPS;
 800356a:	4b19      	ldr	r3, [pc, #100]	; (80035d0 <ICM_GyroConfig+0x108>)
 800356c:	4a1c      	ldr	r2, [pc, #112]	; (80035e0 <ICM_GyroConfig+0x118>)
 800356e:	601a      	str	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte);
 8003570:	187b      	adds	r3, r7, r1
 8003572:	781a      	ldrb	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2101      	movs	r1, #1
 8003578:	0018      	movs	r0, r3
 800357a:	f7ff fe17 	bl	80031ac <ICM_WriteOneByte>
			break;
 800357e:	e00b      	b.n	8003598 <ICM_GyroConfig+0xd0>
		default:
			config_byte = GYRO_1000_DPS | GYRO_FILTER;
 8003580:	210f      	movs	r1, #15
 8003582:	187b      	adds	r3, r7, r1
 8003584:	222d      	movs	r2, #45	; 0x2d
 8003586:	701a      	strb	r2, [r3, #0]
			ICM_WriteOneByte(hspi, REG_GYRO_CONFIG_1, (uint8_t)config_byte);
 8003588:	187b      	adds	r3, r7, r1
 800358a:	781a      	ldrb	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2101      	movs	r1, #1
 8003590:	0018      	movs	r0, r3
 8003592:	f7ff fe0b 	bl	80031ac <ICM_WriteOneByte>
			break;
 8003596:	46c0      	nop			; (mov r8, r8)
	}

	HAL_Delay(10);
 8003598:	200a      	movs	r0, #10
 800359a:	f002 fd13 	bl	8005fc4 <HAL_Delay>

	uint8_t test = 0;
 800359e:	210e      	movs	r1, #14
 80035a0:	187b      	adds	r3, r7, r1
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]

	ICM_ReadOneByte(hspi, REG_GYRO_CONFIG_1, &test);
 80035a6:	000c      	movs	r4, r1
 80035a8:	187a      	adds	r2, r7, r1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2101      	movs	r1, #1
 80035ae:	0018      	movs	r0, r3
 80035b0:	f7ff fdb8 	bl	8003124 <ICM_ReadOneByte>

	if (test != config_byte)
 80035b4:	193b      	adds	r3, r7, r4
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	220f      	movs	r2, #15
 80035ba:	18ba      	adds	r2, r7, r2
 80035bc:	7812      	ldrb	r2, [r2, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d001      	beq.n	80035c6 <ICM_GyroConfig+0xfe>
	{

		return 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	e000      	b.n	80035c8 <ICM_GyroConfig+0x100>
	}
	return 1;
 80035c6:	2301      	movs	r3, #1
}
 80035c8:	0018      	movs	r0, r3
 80035ca:	46bd      	mov	sp, r7
 80035cc:	b005      	add	sp, #20
 80035ce:	bd90      	pop	{r4, r7, pc}
 80035d0:	200003b8 	.word	0x200003b8
 80035d4:	43030000 	.word	0x43030000
 80035d8:	42830000 	.word	0x42830000
 80035dc:	42033333 	.word	0x42033333
 80035e0:	41833333 	.word	0x41833333

080035e4 <ICM_GyroCalibration>:


void ICM_GyroCalibration(SPI_HandleTypeDef *hspi,UART_HandleTypeDef* huart, float *gyro_bias)
{
 80035e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035e6:	b0c7      	sub	sp, #284	; 0x11c
 80035e8:	af04      	add	r7, sp, #16
 80035ea:	6178      	str	r0, [r7, #20]
 80035ec:	6139      	str	r1, [r7, #16]
 80035ee:	60fa      	str	r2, [r7, #12]
	char uart_buffer[200];
	float gyro_data[3] = {0,0,0};
 80035f0:	2128      	movs	r1, #40	; 0x28
 80035f2:	2008      	movs	r0, #8
 80035f4:	183b      	adds	r3, r7, r0
 80035f6:	185b      	adds	r3, r3, r1
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	183b      	adds	r3, r7, r0
 80035fe:	185b      	adds	r3, r3, r1
 8003600:	2200      	movs	r2, #0
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	183b      	adds	r3, r7, r0
 8003606:	185b      	adds	r3, r3, r1
 8003608:	2200      	movs	r2, #0
 800360a:	609a      	str	r2, [r3, #8]
	float zero_bias[3] = {0,0,0};
 800360c:	211c      	movs	r1, #28
 800360e:	183b      	adds	r3, r7, r0
 8003610:	185b      	adds	r3, r3, r1
 8003612:	2200      	movs	r2, #0
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	183b      	adds	r3, r7, r0
 8003618:	185b      	adds	r3, r3, r1
 800361a:	2200      	movs	r2, #0
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	183b      	adds	r3, r7, r0
 8003620:	185b      	adds	r3, r3, r1
 8003622:	2200      	movs	r2, #0
 8003624:	609a      	str	r2, [r3, #8]
	float gyro_accumulated[3] = {0,0,0};
 8003626:	2110      	movs	r1, #16
 8003628:	183b      	adds	r3, r7, r0
 800362a:	185b      	adds	r3, r3, r1
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	183b      	adds	r3, r7, r0
 8003632:	185b      	adds	r3, r3, r1
 8003634:	2200      	movs	r2, #0
 8003636:	605a      	str	r2, [r3, #4]
 8003638:	183b      	adds	r3, r7, r0
 800363a:	185b      	adds	r3, r3, r1
 800363c:	2200      	movs	r2, #0
 800363e:	609a      	str	r2, [r3, #8]

	ICM_SelectBank(hspi,USER_BANK_0);
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2100      	movs	r1, #0
 8003644:	0018      	movs	r0, r3
 8003646:	f7ff fde7 	bl	8003218 <ICM_SelectBank>
	HAL_Delay(10);
 800364a:	200a      	movs	r0, #10
 800364c:	f002 fcba 	bl	8005fc4 <HAL_Delay>

	for (int16_t i = 0; i < GYRO_CALIBRATION_SAMPLES; i++)
 8003650:	23fe      	movs	r3, #254	; 0xfe
 8003652:	2208      	movs	r2, #8
 8003654:	4694      	mov	ip, r2
 8003656:	44bc      	add	ip, r7
 8003658:	4463      	add	r3, ip
 800365a:	2200      	movs	r2, #0
 800365c:	801a      	strh	r2, [r3, #0]
 800365e:	e047      	b.n	80036f0 <ICM_GyroCalibration+0x10c>
	{
		ICM_ReadGyroData(hspi, gyro_data, zero_bias);
 8003660:	231c      	movs	r3, #28
 8003662:	2608      	movs	r6, #8
 8003664:	19ba      	adds	r2, r7, r6
 8003666:	18d2      	adds	r2, r2, r3
 8003668:	2528      	movs	r5, #40	; 0x28
 800366a:	19bb      	adds	r3, r7, r6
 800366c:	1959      	adds	r1, r3, r5
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	0018      	movs	r0, r3
 8003672:	f000 f931 	bl	80038d8 <ICM_ReadGyroData>
		gyro_accumulated[0] += gyro_data[0];
 8003676:	2410      	movs	r4, #16
 8003678:	19bb      	adds	r3, r7, r6
 800367a:	191b      	adds	r3, r3, r4
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	19bb      	adds	r3, r7, r6
 8003680:	195b      	adds	r3, r3, r5
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	1c19      	adds	r1, r3, #0
 8003686:	1c10      	adds	r0, r2, #0
 8003688:	f7fc ff5c 	bl	8000544 <__aeabi_fadd>
 800368c:	1c03      	adds	r3, r0, #0
 800368e:	1c1a      	adds	r2, r3, #0
 8003690:	19bb      	adds	r3, r7, r6
 8003692:	191b      	adds	r3, r3, r4
 8003694:	601a      	str	r2, [r3, #0]
		gyro_accumulated[1] += gyro_data[1];
 8003696:	19bb      	adds	r3, r7, r6
 8003698:	191b      	adds	r3, r3, r4
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	19bb      	adds	r3, r7, r6
 800369e:	195b      	adds	r3, r3, r5
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	1c19      	adds	r1, r3, #0
 80036a4:	1c10      	adds	r0, r2, #0
 80036a6:	f7fc ff4d 	bl	8000544 <__aeabi_fadd>
 80036aa:	1c03      	adds	r3, r0, #0
 80036ac:	1c1a      	adds	r2, r3, #0
 80036ae:	19bb      	adds	r3, r7, r6
 80036b0:	191b      	adds	r3, r3, r4
 80036b2:	605a      	str	r2, [r3, #4]
		gyro_accumulated[2] += gyro_data[2];
 80036b4:	19bb      	adds	r3, r7, r6
 80036b6:	191b      	adds	r3, r3, r4
 80036b8:	689a      	ldr	r2, [r3, #8]
 80036ba:	19bb      	adds	r3, r7, r6
 80036bc:	195b      	adds	r3, r3, r5
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	1c19      	adds	r1, r3, #0
 80036c2:	1c10      	adds	r0, r2, #0
 80036c4:	f7fc ff3e 	bl	8000544 <__aeabi_fadd>
 80036c8:	1c03      	adds	r3, r0, #0
 80036ca:	1c1a      	adds	r2, r3, #0
 80036cc:	19bb      	adds	r3, r7, r6
 80036ce:	191b      	adds	r3, r3, r4
 80036d0:	609a      	str	r2, [r3, #8]
		HAL_Delay(20);
 80036d2:	2014      	movs	r0, #20
 80036d4:	f002 fc76 	bl	8005fc4 <HAL_Delay>
	for (int16_t i = 0; i < GYRO_CALIBRATION_SAMPLES; i++)
 80036d8:	21fe      	movs	r1, #254	; 0xfe
 80036da:	0030      	movs	r0, r6
 80036dc:	19bb      	adds	r3, r7, r6
 80036de:	185b      	adds	r3, r3, r1
 80036e0:	2200      	movs	r2, #0
 80036e2:	5e9b      	ldrsh	r3, [r3, r2]
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	3301      	adds	r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	183b      	adds	r3, r7, r0
 80036ec:	185b      	adds	r3, r3, r1
 80036ee:	801a      	strh	r2, [r3, #0]
 80036f0:	23fe      	movs	r3, #254	; 0xfe
 80036f2:	2208      	movs	r2, #8
 80036f4:	4694      	mov	ip, r2
 80036f6:	44bc      	add	ip, r7
 80036f8:	4463      	add	r3, ip
 80036fa:	2200      	movs	r2, #0
 80036fc:	5e9a      	ldrsh	r2, [r3, r2]
 80036fe:	23fa      	movs	r3, #250	; 0xfa
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	429a      	cmp	r2, r3
 8003704:	dbac      	blt.n	8003660 <ICM_GyroCalibration+0x7c>
	}

	gyro_bias[0] =  -1*gyro_accumulated[0] / GYRO_CALIBRATION_SAMPLES;
 8003706:	2510      	movs	r5, #16
 8003708:	2608      	movs	r6, #8
 800370a:	19bb      	adds	r3, r7, r6
 800370c:	195b      	adds	r3, r3, r5
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2280      	movs	r2, #128	; 0x80
 8003712:	0612      	lsls	r2, r2, #24
 8003714:	4053      	eors	r3, r2
 8003716:	492e      	ldr	r1, [pc, #184]	; (80037d0 <ICM_GyroCalibration+0x1ec>)
 8003718:	1c18      	adds	r0, r3, #0
 800371a:	f7fd f8af 	bl	800087c <__aeabi_fdiv>
 800371e:	1c03      	adds	r3, r0, #0
 8003720:	1c1a      	adds	r2, r3, #0
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	601a      	str	r2, [r3, #0]
	gyro_bias[1] =  -1*gyro_accumulated[1] / GYRO_CALIBRATION_SAMPLES;
 8003726:	19bb      	adds	r3, r7, r6
 8003728:	195b      	adds	r3, r3, r5
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	2280      	movs	r2, #128	; 0x80
 800372e:	0612      	lsls	r2, r2, #24
 8003730:	405a      	eors	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	1d1c      	adds	r4, r3, #4
 8003736:	4926      	ldr	r1, [pc, #152]	; (80037d0 <ICM_GyroCalibration+0x1ec>)
 8003738:	1c10      	adds	r0, r2, #0
 800373a:	f7fd f89f 	bl	800087c <__aeabi_fdiv>
 800373e:	1c03      	adds	r3, r0, #0
 8003740:	6023      	str	r3, [r4, #0]
	gyro_bias[2] =  -1*gyro_accumulated[2] / GYRO_CALIBRATION_SAMPLES;
 8003742:	19bb      	adds	r3, r7, r6
 8003744:	195b      	adds	r3, r3, r5
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2280      	movs	r2, #128	; 0x80
 800374a:	0612      	lsls	r2, r2, #24
 800374c:	405a      	eors	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	3308      	adds	r3, #8
 8003752:	001c      	movs	r4, r3
 8003754:	491e      	ldr	r1, [pc, #120]	; (80037d0 <ICM_GyroCalibration+0x1ec>)
 8003756:	1c10      	adds	r0, r2, #0
 8003758:	f7fd f890 	bl	800087c <__aeabi_fdiv>
 800375c:	1c03      	adds	r3, r0, #0
 800375e:	6023      	str	r3, [r4, #0]

	sprintf(uart_buffer,
					"\r\n Calibrating Gyroscope:"
					"(Gyro x-offset: %.5f | Gyro y-offset: %.5f | Gyro z-offset: %.5f)"
					"\r\n",
					gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003764:	1c18      	adds	r0, r3, #0
 8003766:	f7ff fbb3 	bl	8002ed0 <__aeabi_f2d>
 800376a:	6038      	str	r0, [r7, #0]
 800376c:	6079      	str	r1, [r7, #4]
					gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	3304      	adds	r3, #4
 8003772:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003774:	1c18      	adds	r0, r3, #0
 8003776:	f7ff fbab 	bl	8002ed0 <__aeabi_f2d>
 800377a:	0004      	movs	r4, r0
 800377c:	000d      	movs	r5, r1
					gyro_bias[0], gyro_bias[1], gyro_bias[2]);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	3308      	adds	r3, #8
 8003782:	681b      	ldr	r3, [r3, #0]
	sprintf(uart_buffer,
 8003784:	1c18      	adds	r0, r3, #0
 8003786:	f7ff fba3 	bl	8002ed0 <__aeabi_f2d>
 800378a:	0002      	movs	r2, r0
 800378c:	000b      	movs	r3, r1
 800378e:	4911      	ldr	r1, [pc, #68]	; (80037d4 <ICM_GyroCalibration+0x1f0>)
 8003790:	2634      	movs	r6, #52	; 0x34
 8003792:	2008      	movs	r0, #8
 8003794:	1838      	adds	r0, r7, r0
 8003796:	1980      	adds	r0, r0, r6
 8003798:	9202      	str	r2, [sp, #8]
 800379a:	9303      	str	r3, [sp, #12]
 800379c:	9400      	str	r4, [sp, #0]
 800379e:	9501      	str	r5, [sp, #4]
 80037a0:	683a      	ldr	r2, [r7, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f006 f98e 	bl	8009ac4 <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) uart_buffer ,strlen(uart_buffer),1000);
 80037a8:	0034      	movs	r4, r6
 80037aa:	2608      	movs	r6, #8
 80037ac:	19bb      	adds	r3, r7, r6
 80037ae:	191b      	adds	r3, r3, r4
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7fc fca5 	bl	8000100 <strlen>
 80037b6:	0003      	movs	r3, r0
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	23fa      	movs	r3, #250	; 0xfa
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	19b9      	adds	r1, r7, r6
 80037c0:	1909      	adds	r1, r1, r4
 80037c2:	6938      	ldr	r0, [r7, #16]
 80037c4:	f004 ffa0 	bl	8008708 <HAL_UART_Transmit>
}
 80037c8:	46c0      	nop			; (mov r8, r8)
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b043      	add	sp, #268	; 0x10c
 80037ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037d0:	43fa0000 	.word	0x43fa0000
 80037d4:	0800e8e0 	.word	0x0800e8e0

080037d8 <ICM_AccCalibration>:
					acc_bias[0], acc_bias[1], acc_bias[2]);
	HAL_UART_Transmit(huart, (uint8_t*)uart_buffer ,strlen(uart_buffer),1000);
}
**/

void ICM_AccCalibration(SPI_HandleTypeDef *hspi, UART_HandleTypeDef* huart, float *acc_bias){
 80037d8:	b5b0      	push	{r4, r5, r7, lr}
 80037da:	b08e      	sub	sp, #56	; 0x38
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]

	float acc_data[3] = {0,0,0};
 80037e4:	2128      	movs	r1, #40	; 0x28
 80037e6:	187b      	adds	r3, r7, r1
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	187b      	adds	r3, r7, r1
 80037ee:	2200      	movs	r2, #0
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	187b      	adds	r3, r7, r1
 80037f4:	2200      	movs	r2, #0
 80037f6:	609a      	str	r2, [r3, #8]
	float acc_angle[3] = {0,0,0};
 80037f8:	211c      	movs	r1, #28
 80037fa:	187b      	adds	r3, r7, r1
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	187b      	adds	r3, r7, r1
 8003802:	2200      	movs	r2, #0
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	187b      	adds	r3, r7, r1
 8003808:	2200      	movs	r2, #0
 800380a:	609a      	str	r2, [r3, #8]
	struct euler_angles temp = {0,0,0};
 800380c:	2110      	movs	r1, #16
 800380e:	187b      	adds	r3, r7, r1
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	187b      	adds	r3, r7, r1
 8003816:	2200      	movs	r2, #0
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	187b      	adds	r3, r7, r1
 800381c:	2200      	movs	r2, #0
 800381e:	609a      	str	r2, [r3, #8]

	for (int16_t i = 0; i < 500; i++)
 8003820:	2336      	movs	r3, #54	; 0x36
 8003822:	18fb      	adds	r3, r7, r3
 8003824:	2200      	movs	r2, #0
 8003826:	801a      	strh	r2, [r3, #0]
 8003828:	e032      	b.n	8003890 <ICM_AccCalibration+0xb8>
	{
		ICM_ReadAccData(hspi, acc_data);
 800382a:	2428      	movs	r4, #40	; 0x28
 800382c:	193a      	adds	r2, r7, r4
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	0011      	movs	r1, r2
 8003832:	0018      	movs	r0, r3
 8003834:	f000 f908 	bl	8003a48 <ICM_ReadAccData>
		CalcAccLinearToEuler(acc_data, &temp);
 8003838:	2510      	movs	r5, #16
 800383a:	197a      	adds	r2, r7, r5
 800383c:	193b      	adds	r3, r7, r4
 800383e:	0011      	movs	r1, r2
 8003840:	0018      	movs	r0, r3
 8003842:	f000 fb55 	bl	8003ef0 <CalcAccLinearToEuler>
		acc_angle[0] += temp.roll;
 8003846:	241c      	movs	r4, #28
 8003848:	193b      	adds	r3, r7, r4
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	197b      	adds	r3, r7, r5
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	1c19      	adds	r1, r3, #0
 8003852:	1c10      	adds	r0, r2, #0
 8003854:	f7fc fe76 	bl	8000544 <__aeabi_fadd>
 8003858:	1c03      	adds	r3, r0, #0
 800385a:	1c1a      	adds	r2, r3, #0
 800385c:	193b      	adds	r3, r7, r4
 800385e:	601a      	str	r2, [r3, #0]
		acc_angle[1] += temp.pitch;
 8003860:	193b      	adds	r3, r7, r4
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	197b      	adds	r3, r7, r5
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	1c19      	adds	r1, r3, #0
 800386a:	1c10      	adds	r0, r2, #0
 800386c:	f7fc fe6a 	bl	8000544 <__aeabi_fadd>
 8003870:	1c03      	adds	r3, r0, #0
 8003872:	1c1a      	adds	r2, r3, #0
 8003874:	193b      	adds	r3, r7, r4
 8003876:	605a      	str	r2, [r3, #4]
		HAL_Delay(10);
 8003878:	200a      	movs	r0, #10
 800387a:	f002 fba3 	bl	8005fc4 <HAL_Delay>
	for (int16_t i = 0; i < 500; i++)
 800387e:	2136      	movs	r1, #54	; 0x36
 8003880:	187b      	adds	r3, r7, r1
 8003882:	2200      	movs	r2, #0
 8003884:	5e9b      	ldrsh	r3, [r3, r2]
 8003886:	b29b      	uxth	r3, r3
 8003888:	3301      	adds	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	187b      	adds	r3, r7, r1
 800388e:	801a      	strh	r2, [r3, #0]
 8003890:	2336      	movs	r3, #54	; 0x36
 8003892:	18fb      	adds	r3, r7, r3
 8003894:	2200      	movs	r2, #0
 8003896:	5e9a      	ldrsh	r2, [r3, r2]
 8003898:	23fa      	movs	r3, #250	; 0xfa
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	429a      	cmp	r2, r3
 800389e:	dbc4      	blt.n	800382a <ICM_AccCalibration+0x52>
	}

	acc_bias[0] =  acc_angle[0] / 500.0;
 80038a0:	241c      	movs	r4, #28
 80038a2:	193b      	adds	r3, r7, r4
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	490b      	ldr	r1, [pc, #44]	; (80038d4 <ICM_AccCalibration+0xfc>)
 80038a8:	1c18      	adds	r0, r3, #0
 80038aa:	f7fc ffe7 	bl	800087c <__aeabi_fdiv>
 80038ae:	1c03      	adds	r3, r0, #0
 80038b0:	1c1a      	adds	r2, r3, #0
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	601a      	str	r2, [r3, #0]
	acc_bias[1] =  acc_angle[1] / 500.0;
 80038b6:	193b      	adds	r3, r7, r4
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	1d1c      	adds	r4, r3, #4
 80038be:	4905      	ldr	r1, [pc, #20]	; (80038d4 <ICM_AccCalibration+0xfc>)
 80038c0:	1c10      	adds	r0, r2, #0
 80038c2:	f7fc ffdb 	bl	800087c <__aeabi_fdiv>
 80038c6:	1c03      	adds	r3, r0, #0
 80038c8:	6023      	str	r3, [r4, #0]

}
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b00e      	add	sp, #56	; 0x38
 80038d0:	bdb0      	pop	{r4, r5, r7, pc}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	43fa0000 	.word	0x43fa0000

080038d8 <ICM_ReadGyroData>:


void ICM_ReadGyroData(SPI_HandleTypeDef *hspi, float* gyro_data, float *gyro_bias)
{
 80038d8:	b5b0      	push	{r4, r5, r7, lr}
 80038da:	b088      	sub	sp, #32
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
	uint8_t gyro_raw[6] = {0,0,0,0,0,0};
 80038e4:	2018      	movs	r0, #24
 80038e6:	183b      	adds	r3, r7, r0
 80038e8:	4a55      	ldr	r2, [pc, #340]	; (8003a40 <ICM_ReadGyroData+0x168>)
 80038ea:	6811      	ldr	r1, [r2, #0]
 80038ec:	6019      	str	r1, [r3, #0]
 80038ee:	8892      	ldrh	r2, [r2, #4]
 80038f0:	809a      	strh	r2, [r3, #4]
	int16_t gyro_int[3] = {0,0,0};
 80038f2:	2410      	movs	r4, #16
 80038f4:	193b      	adds	r3, r7, r4
 80038f6:	2200      	movs	r2, #0
 80038f8:	801a      	strh	r2, [r3, #0]
 80038fa:	193b      	adds	r3, r7, r4
 80038fc:	2200      	movs	r2, #0
 80038fe:	805a      	strh	r2, [r3, #2]
 8003900:	193b      	adds	r3, r7, r4
 8003902:	2200      	movs	r2, #0
 8003904:	809a      	strh	r2, [r3, #4]

	ICM_ReadBytes(hspi, REG_GYRO_XOUT_H, gyro_raw, 6);
 8003906:	0005      	movs	r5, r0
 8003908:	183a      	adds	r2, r7, r0
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	2306      	movs	r3, #6
 800390e:	2133      	movs	r1, #51	; 0x33
 8003910:	f7ff fbcc 	bl	80030ac <ICM_ReadBytes>
	UINT8_TO_INT16(gyro_int[0], gyro_raw[0], gyro_raw[1]);
 8003914:	0028      	movs	r0, r5
 8003916:	183b      	adds	r3, r7, r0
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	b21a      	sxth	r2, r3
 800391c:	0021      	movs	r1, r4
 800391e:	187b      	adds	r3, r7, r1
 8003920:	801a      	strh	r2, [r3, #0]
 8003922:	187b      	adds	r3, r7, r1
 8003924:	2200      	movs	r2, #0
 8003926:	5e9b      	ldrsh	r3, [r3, r2]
 8003928:	021b      	lsls	r3, r3, #8
 800392a:	b21a      	sxth	r2, r3
 800392c:	187b      	adds	r3, r7, r1
 800392e:	801a      	strh	r2, [r3, #0]
 8003930:	187b      	adds	r3, r7, r1
 8003932:	2200      	movs	r2, #0
 8003934:	5e9a      	ldrsh	r2, [r3, r2]
 8003936:	183b      	adds	r3, r7, r0
 8003938:	785b      	ldrb	r3, [r3, #1]
 800393a:	b21b      	sxth	r3, r3
 800393c:	4313      	orrs	r3, r2
 800393e:	b21a      	sxth	r2, r3
 8003940:	187b      	adds	r3, r7, r1
 8003942:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro_int[1], gyro_raw[2], gyro_raw[3]);
 8003944:	183b      	adds	r3, r7, r0
 8003946:	789b      	ldrb	r3, [r3, #2]
 8003948:	b21a      	sxth	r2, r3
 800394a:	187b      	adds	r3, r7, r1
 800394c:	805a      	strh	r2, [r3, #2]
 800394e:	187b      	adds	r3, r7, r1
 8003950:	2202      	movs	r2, #2
 8003952:	5e9b      	ldrsh	r3, [r3, r2]
 8003954:	021b      	lsls	r3, r3, #8
 8003956:	b21a      	sxth	r2, r3
 8003958:	187b      	adds	r3, r7, r1
 800395a:	805a      	strh	r2, [r3, #2]
 800395c:	187b      	adds	r3, r7, r1
 800395e:	2202      	movs	r2, #2
 8003960:	5e9a      	ldrsh	r2, [r3, r2]
 8003962:	183b      	adds	r3, r7, r0
 8003964:	78db      	ldrb	r3, [r3, #3]
 8003966:	b21b      	sxth	r3, r3
 8003968:	4313      	orrs	r3, r2
 800396a:	b21a      	sxth	r2, r3
 800396c:	187b      	adds	r3, r7, r1
 800396e:	805a      	strh	r2, [r3, #2]
	UINT8_TO_INT16(gyro_int[2], gyro_raw[4], gyro_raw[5]);
 8003970:	183b      	adds	r3, r7, r0
 8003972:	791b      	ldrb	r3, [r3, #4]
 8003974:	b21a      	sxth	r2, r3
 8003976:	187b      	adds	r3, r7, r1
 8003978:	809a      	strh	r2, [r3, #4]
 800397a:	187b      	adds	r3, r7, r1
 800397c:	2204      	movs	r2, #4
 800397e:	5e9b      	ldrsh	r3, [r3, r2]
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	b21a      	sxth	r2, r3
 8003984:	187b      	adds	r3, r7, r1
 8003986:	809a      	strh	r2, [r3, #4]
 8003988:	000d      	movs	r5, r1
 800398a:	187b      	adds	r3, r7, r1
 800398c:	2204      	movs	r2, #4
 800398e:	5e9a      	ldrsh	r2, [r3, r2]
 8003990:	183b      	adds	r3, r7, r0
 8003992:	795b      	ldrb	r3, [r3, #5]
 8003994:	b21b      	sxth	r3, r3
 8003996:	4313      	orrs	r3, r2
 8003998:	b21a      	sxth	r2, r3
 800399a:	197b      	adds	r3, r7, r5
 800399c:	809a      	strh	r2, [r3, #4]

	gyro_data[0] = (((float) gyro_int[0]  / g_gyro_scale_factor) + gyro_bias[0]);
 800399e:	197b      	adds	r3, r7, r5
 80039a0:	2200      	movs	r2, #0
 80039a2:	5e9b      	ldrsh	r3, [r3, r2]
 80039a4:	0018      	movs	r0, r3
 80039a6:	f7fd fc35 	bl	8001214 <__aeabi_i2f>
 80039aa:	1c02      	adds	r2, r0, #0
 80039ac:	4b25      	ldr	r3, [pc, #148]	; (8003a44 <ICM_ReadGyroData+0x16c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	1c19      	adds	r1, r3, #0
 80039b2:	1c10      	adds	r0, r2, #0
 80039b4:	f7fc ff62 	bl	800087c <__aeabi_fdiv>
 80039b8:	1c03      	adds	r3, r0, #0
 80039ba:	1c1a      	adds	r2, r3, #0
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	1c19      	adds	r1, r3, #0
 80039c2:	1c10      	adds	r0, r2, #0
 80039c4:	f7fc fdbe 	bl	8000544 <__aeabi_fadd>
 80039c8:	1c03      	adds	r3, r0, #0
 80039ca:	1c1a      	adds	r2, r3, #0
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	601a      	str	r2, [r3, #0]
	gyro_data[1] = (((float) gyro_int[1]  / g_gyro_scale_factor) + gyro_bias[1]);
 80039d0:	197b      	adds	r3, r7, r5
 80039d2:	2202      	movs	r2, #2
 80039d4:	5e9b      	ldrsh	r3, [r3, r2]
 80039d6:	0018      	movs	r0, r3
 80039d8:	f7fd fc1c 	bl	8001214 <__aeabi_i2f>
 80039dc:	1c02      	adds	r2, r0, #0
 80039de:	4b19      	ldr	r3, [pc, #100]	; (8003a44 <ICM_ReadGyroData+0x16c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	1c19      	adds	r1, r3, #0
 80039e4:	1c10      	adds	r0, r2, #0
 80039e6:	f7fc ff49 	bl	800087c <__aeabi_fdiv>
 80039ea:	1c03      	adds	r3, r0, #0
 80039ec:	1c18      	adds	r0, r3, #0
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3304      	adds	r3, #4
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	1d1c      	adds	r4, r3, #4
 80039f8:	1c11      	adds	r1, r2, #0
 80039fa:	f7fc fda3 	bl	8000544 <__aeabi_fadd>
 80039fe:	1c03      	adds	r3, r0, #0
 8003a00:	6023      	str	r3, [r4, #0]
	gyro_data[2] = (((float) gyro_int[2]  / g_gyro_scale_factor) + gyro_bias[2]);
 8003a02:	197b      	adds	r3, r7, r5
 8003a04:	2204      	movs	r2, #4
 8003a06:	5e9b      	ldrsh	r3, [r3, r2]
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f7fd fc03 	bl	8001214 <__aeabi_i2f>
 8003a0e:	1c02      	adds	r2, r0, #0
 8003a10:	4b0c      	ldr	r3, [pc, #48]	; (8003a44 <ICM_ReadGyroData+0x16c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	1c19      	adds	r1, r3, #0
 8003a16:	1c10      	adds	r0, r2, #0
 8003a18:	f7fc ff30 	bl	800087c <__aeabi_fdiv>
 8003a1c:	1c03      	adds	r3, r0, #0
 8003a1e:	1c18      	adds	r0, r3, #0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3308      	adds	r3, #8
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	3308      	adds	r3, #8
 8003a2a:	001c      	movs	r4, r3
 8003a2c:	1c11      	adds	r1, r2, #0
 8003a2e:	f7fc fd89 	bl	8000544 <__aeabi_fadd>
 8003a32:	1c03      	adds	r3, r0, #0
 8003a34:	6023      	str	r3, [r4, #0]
}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	b008      	add	sp, #32
 8003a3c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	0800e940 	.word	0x0800e940
 8003a44:	200003b8 	.word	0x200003b8

08003a48 <ICM_ReadAccData>:


void ICM_ReadAccData(SPI_HandleTypeDef *hspi, float* accel_data){
 8003a48:	b5b0      	push	{r4, r5, r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]

	uint8_t acc_data[6] = {0,0,0,0,0,0};
 8003a52:	2010      	movs	r0, #16
 8003a54:	183b      	adds	r3, r7, r0
 8003a56:	4a47      	ldr	r2, [pc, #284]	; (8003b74 <ICM_ReadAccData+0x12c>)
 8003a58:	6811      	ldr	r1, [r2, #0]
 8003a5a:	6019      	str	r1, [r3, #0]
 8003a5c:	8892      	ldrh	r2, [r2, #4]
 8003a5e:	809a      	strh	r2, [r3, #4]
	int16_t acc_int[3] = {0,0,0};
 8003a60:	2408      	movs	r4, #8
 8003a62:	193b      	adds	r3, r7, r4
 8003a64:	2200      	movs	r2, #0
 8003a66:	801a      	strh	r2, [r3, #0]
 8003a68:	193b      	adds	r3, r7, r4
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	805a      	strh	r2, [r3, #2]
 8003a6e:	193b      	adds	r3, r7, r4
 8003a70:	2200      	movs	r2, #0
 8003a72:	809a      	strh	r2, [r3, #4]
	ICM_ReadBytes(hspi,REG_ACCEL_XOUT_H,acc_data,6);
 8003a74:	0005      	movs	r5, r0
 8003a76:	183a      	adds	r2, r7, r0
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	2306      	movs	r3, #6
 8003a7c:	212d      	movs	r1, #45	; 0x2d
 8003a7e:	f7ff fb15 	bl	80030ac <ICM_ReadBytes>

	UINT8_TO_INT16(acc_int[0],acc_data[0], acc_data[1]);
 8003a82:	0028      	movs	r0, r5
 8003a84:	183b      	adds	r3, r7, r0
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b21a      	sxth	r2, r3
 8003a8a:	0021      	movs	r1, r4
 8003a8c:	187b      	adds	r3, r7, r1
 8003a8e:	801a      	strh	r2, [r3, #0]
 8003a90:	187b      	adds	r3, r7, r1
 8003a92:	2200      	movs	r2, #0
 8003a94:	5e9b      	ldrsh	r3, [r3, r2]
 8003a96:	021b      	lsls	r3, r3, #8
 8003a98:	b21a      	sxth	r2, r3
 8003a9a:	187b      	adds	r3, r7, r1
 8003a9c:	801a      	strh	r2, [r3, #0]
 8003a9e:	187b      	adds	r3, r7, r1
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	5e9a      	ldrsh	r2, [r3, r2]
 8003aa4:	183b      	adds	r3, r7, r0
 8003aa6:	785b      	ldrb	r3, [r3, #1]
 8003aa8:	b21b      	sxth	r3, r3
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	b21a      	sxth	r2, r3
 8003aae:	187b      	adds	r3, r7, r1
 8003ab0:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(acc_int[1],acc_data[2], acc_data[3]);
 8003ab2:	183b      	adds	r3, r7, r0
 8003ab4:	789b      	ldrb	r3, [r3, #2]
 8003ab6:	b21a      	sxth	r2, r3
 8003ab8:	187b      	adds	r3, r7, r1
 8003aba:	805a      	strh	r2, [r3, #2]
 8003abc:	187b      	adds	r3, r7, r1
 8003abe:	2202      	movs	r2, #2
 8003ac0:	5e9b      	ldrsh	r3, [r3, r2]
 8003ac2:	021b      	lsls	r3, r3, #8
 8003ac4:	b21a      	sxth	r2, r3
 8003ac6:	187b      	adds	r3, r7, r1
 8003ac8:	805a      	strh	r2, [r3, #2]
 8003aca:	187b      	adds	r3, r7, r1
 8003acc:	2202      	movs	r2, #2
 8003ace:	5e9a      	ldrsh	r2, [r3, r2]
 8003ad0:	183b      	adds	r3, r7, r0
 8003ad2:	78db      	ldrb	r3, [r3, #3]
 8003ad4:	b21b      	sxth	r3, r3
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	b21a      	sxth	r2, r3
 8003ada:	187b      	adds	r3, r7, r1
 8003adc:	805a      	strh	r2, [r3, #2]
	UINT8_TO_INT16(acc_int[2],acc_data[4], acc_data[5]);
 8003ade:	183b      	adds	r3, r7, r0
 8003ae0:	791b      	ldrb	r3, [r3, #4]
 8003ae2:	b21a      	sxth	r2, r3
 8003ae4:	187b      	adds	r3, r7, r1
 8003ae6:	809a      	strh	r2, [r3, #4]
 8003ae8:	187b      	adds	r3, r7, r1
 8003aea:	2204      	movs	r2, #4
 8003aec:	5e9b      	ldrsh	r3, [r3, r2]
 8003aee:	021b      	lsls	r3, r3, #8
 8003af0:	b21a      	sxth	r2, r3
 8003af2:	187b      	adds	r3, r7, r1
 8003af4:	809a      	strh	r2, [r3, #4]
 8003af6:	187b      	adds	r3, r7, r1
 8003af8:	2204      	movs	r2, #4
 8003afa:	5e9a      	ldrsh	r2, [r3, r2]
 8003afc:	183b      	adds	r3, r7, r0
 8003afe:	795b      	ldrb	r3, [r3, #5]
 8003b00:	b21b      	sxth	r3, r3
 8003b02:	4313      	orrs	r3, r2
 8003b04:	b21a      	sxth	r2, r3
 8003b06:	000d      	movs	r5, r1
 8003b08:	197b      	adds	r3, r7, r5
 8003b0a:	809a      	strh	r2, [r3, #4]

	accel_data[0] = (float)acc_int[0] / acc_scale_factor;
 8003b0c:	197b      	adds	r3, r7, r5
 8003b0e:	2200      	movs	r2, #0
 8003b10:	5e9b      	ldrsh	r3, [r3, r2]
 8003b12:	0018      	movs	r0, r3
 8003b14:	f7fd fb7e 	bl	8001214 <__aeabi_i2f>
 8003b18:	1c02      	adds	r2, r0, #0
 8003b1a:	4b17      	ldr	r3, [pc, #92]	; (8003b78 <ICM_ReadAccData+0x130>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	1c19      	adds	r1, r3, #0
 8003b20:	1c10      	adds	r0, r2, #0
 8003b22:	f7fc feab 	bl	800087c <__aeabi_fdiv>
 8003b26:	1c03      	adds	r3, r0, #0
 8003b28:	1c1a      	adds	r2, r3, #0
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	601a      	str	r2, [r3, #0]
	accel_data[1] = (float)acc_int[1] / acc_scale_factor;
 8003b2e:	197b      	adds	r3, r7, r5
 8003b30:	2202      	movs	r2, #2
 8003b32:	5e9b      	ldrsh	r3, [r3, r2]
 8003b34:	0018      	movs	r0, r3
 8003b36:	f7fd fb6d 	bl	8001214 <__aeabi_i2f>
 8003b3a:	4b0f      	ldr	r3, [pc, #60]	; (8003b78 <ICM_ReadAccData+0x130>)
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	1d1c      	adds	r4, r3, #4
 8003b42:	1c11      	adds	r1, r2, #0
 8003b44:	f7fc fe9a 	bl	800087c <__aeabi_fdiv>
 8003b48:	1c03      	adds	r3, r0, #0
 8003b4a:	6023      	str	r3, [r4, #0]
	accel_data[2] = (float)acc_int[2] / acc_scale_factor;
 8003b4c:	197b      	adds	r3, r7, r5
 8003b4e:	2204      	movs	r2, #4
 8003b50:	5e9b      	ldrsh	r3, [r3, r2]
 8003b52:	0018      	movs	r0, r3
 8003b54:	f7fd fb5e 	bl	8001214 <__aeabi_i2f>
 8003b58:	4b07      	ldr	r3, [pc, #28]	; (8003b78 <ICM_ReadAccData+0x130>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	3308      	adds	r3, #8
 8003b60:	001c      	movs	r4, r3
 8003b62:	1c11      	adds	r1, r2, #0
 8003b64:	f7fc fe8a 	bl	800087c <__aeabi_fdiv>
 8003b68:	1c03      	adds	r3, r0, #0
 8003b6a:	6023      	str	r3, [r4, #0]
}
 8003b6c:	46c0      	nop			; (mov r8, r8)
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	b006      	add	sp, #24
 8003b72:	bdb0      	pop	{r4, r5, r7, pc}
 8003b74:	0800e940 	.word	0x0800e940
 8003b78:	20000350 	.word	0x20000350

08003b7c <ICM_AccConfig>:

/*configure accelerometer sensitivity and scaler**/
uint8_t ICM_AccConfig(SPI_HandleTypeDef *hspi, uint8_t sensitivity){
 8003b7c:	b5b0      	push	{r4, r5, r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	000a      	movs	r2, r1
 8003b86:	1cfb      	adds	r3, r7, #3
 8003b88:	701a      	strb	r2, [r3, #0]

	ICM_SelectBank(hspi,USER_BANK_2);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2120      	movs	r1, #32
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f7ff fb42 	bl	8003218 <ICM_SelectBank>
	uint8_t config_byte_acc;
	uint8_t config2 = 0;
 8003b94:	210e      	movs	r1, #14
 8003b96:	187b      	adds	r3, r7, r1
 8003b98:	2200      	movs	r2, #0
 8003b9a:	701a      	strb	r2, [r3, #0]
	ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG_2,(uint8_t)config2);
 8003b9c:	187b      	adds	r3, r7, r1
 8003b9e:	781a      	ldrb	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2115      	movs	r1, #21
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	f7ff fb01 	bl	80031ac <ICM_WriteOneByte>

	switch(sensitivity){
 8003baa:	1cfb      	adds	r3, r7, #3
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	2b10      	cmp	r3, #16
 8003bb0:	d038      	beq.n	8003c24 <ICM_AccConfig+0xa8>
 8003bb2:	dc47      	bgt.n	8003c44 <ICM_AccConfig+0xc8>
 8003bb4:	2b08      	cmp	r3, #8
 8003bb6:	d025      	beq.n	8003c04 <ICM_AccConfig+0x88>
 8003bb8:	dc44      	bgt.n	8003c44 <ICM_AccConfig+0xc8>
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d002      	beq.n	8003bc4 <ICM_AccConfig+0x48>
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d010      	beq.n	8003be4 <ICM_AccConfig+0x68>
 8003bc2:	e03f      	b.n	8003c44 <ICM_AccConfig+0xc8>
	case 2:
		config_byte_acc = ACCEL_CONFIG_2G | ACC_FILTER;
 8003bc4:	210f      	movs	r1, #15
 8003bc6:	187b      	adds	r3, r7, r1
 8003bc8:	2231      	movs	r2, #49	; 0x31
 8003bca:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_2G;
 8003bcc:	4b3b      	ldr	r3, [pc, #236]	; (8003cbc <ICM_AccConfig+0x140>)
 8003bce:	228d      	movs	r2, #141	; 0x8d
 8003bd0:	05d2      	lsls	r2, r2, #23
 8003bd2:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc);
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	781a      	ldrb	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2114      	movs	r1, #20
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f7ff fae5 	bl	80031ac <ICM_WriteOneByte>
	break;
 8003be2:	e03e      	b.n	8003c62 <ICM_AccConfig+0xe6>
	case 4:
		config_byte_acc = ACCEL_CONFIG_4G | ACC_FILTER;
 8003be4:	210f      	movs	r1, #15
 8003be6:	187b      	adds	r3, r7, r1
 8003be8:	2233      	movs	r2, #51	; 0x33
 8003bea:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_4G;
 8003bec:	4b33      	ldr	r3, [pc, #204]	; (8003cbc <ICM_AccConfig+0x140>)
 8003bee:	228c      	movs	r2, #140	; 0x8c
 8003bf0:	05d2      	lsls	r2, r2, #23
 8003bf2:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc);
 8003bf4:	187b      	adds	r3, r7, r1
 8003bf6:	781a      	ldrb	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2114      	movs	r1, #20
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	f7ff fad5 	bl	80031ac <ICM_WriteOneByte>
	break;
 8003c02:	e02e      	b.n	8003c62 <ICM_AccConfig+0xe6>
	case 8:
		config_byte_acc = ACCEL_CONFIG_8G | ACC_FILTER;
 8003c04:	210f      	movs	r1, #15
 8003c06:	187b      	adds	r3, r7, r1
 8003c08:	2235      	movs	r2, #53	; 0x35
 8003c0a:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_8G;
 8003c0c:	4b2b      	ldr	r3, [pc, #172]	; (8003cbc <ICM_AccConfig+0x140>)
 8003c0e:	228b      	movs	r2, #139	; 0x8b
 8003c10:	05d2      	lsls	r2, r2, #23
 8003c12:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc);
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	781a      	ldrb	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2114      	movs	r1, #20
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f7ff fac5 	bl	80031ac <ICM_WriteOneByte>
	break;
 8003c22:	e01e      	b.n	8003c62 <ICM_AccConfig+0xe6>
	case 16:
		config_byte_acc = ACCEL_CONFIG_16G | ACC_FILTER;
 8003c24:	210f      	movs	r1, #15
 8003c26:	187b      	adds	r3, r7, r1
 8003c28:	2237      	movs	r2, #55	; 0x37
 8003c2a:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_16G;
 8003c2c:	4b23      	ldr	r3, [pc, #140]	; (8003cbc <ICM_AccConfig+0x140>)
 8003c2e:	228a      	movs	r2, #138	; 0x8a
 8003c30:	05d2      	lsls	r2, r2, #23
 8003c32:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc);
 8003c34:	187b      	adds	r3, r7, r1
 8003c36:	781a      	ldrb	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2114      	movs	r1, #20
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f7ff fab5 	bl	80031ac <ICM_WriteOneByte>
	break;
 8003c42:	e00e      	b.n	8003c62 <ICM_AccConfig+0xe6>
	default:
		config_byte_acc = ACCEL_CONFIG_2G | ACC_FILTER;
 8003c44:	210f      	movs	r1, #15
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2231      	movs	r2, #49	; 0x31
 8003c4a:	701a      	strb	r2, [r3, #0]
		acc_scale_factor = ACCEL_SCALE_2G;
 8003c4c:	4b1b      	ldr	r3, [pc, #108]	; (8003cbc <ICM_AccConfig+0x140>)
 8003c4e:	228d      	movs	r2, #141	; 0x8d
 8003c50:	05d2      	lsls	r2, r2, #23
 8003c52:	601a      	str	r2, [r3, #0]
		ICM_WriteOneByte(hspi,REG_ACCEL_CONFIG,(uint8_t)config_byte_acc);
 8003c54:	187b      	adds	r3, r7, r1
 8003c56:	781a      	ldrb	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2114      	movs	r1, #20
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	f7ff faa5 	bl	80031ac <ICM_WriteOneByte>
	}

	HAL_Delay(20);
 8003c62:	2014      	movs	r0, #20
 8003c64:	f002 f9ae 	bl	8005fc4 <HAL_Delay>

	uint8_t test1 = 0;
 8003c68:	210d      	movs	r1, #13
 8003c6a:	187b      	adds	r3, r7, r1
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
	uint8_t test2 = 0;
 8003c70:	250c      	movs	r5, #12
 8003c72:	197b      	adds	r3, r7, r5
 8003c74:	2200      	movs	r2, #0
 8003c76:	701a      	strb	r2, [r3, #0]

	ICM_ReadOneByte(hspi,REG_ACCEL_CONFIG,&test1);
 8003c78:	000c      	movs	r4, r1
 8003c7a:	187a      	adds	r2, r7, r1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2114      	movs	r1, #20
 8003c80:	0018      	movs	r0, r3
 8003c82:	f7ff fa4f 	bl	8003124 <ICM_ReadOneByte>
	ICM_ReadOneByte(hspi,REG_ACCEL_CONFIG_2,&test2);
 8003c86:	197a      	adds	r2, r7, r5
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2115      	movs	r1, #21
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f7ff fa49 	bl	8003124 <ICM_ReadOneByte>

	if((test1 != config_byte_acc) || (test2 != config2)){
 8003c92:	193b      	adds	r3, r7, r4
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	220f      	movs	r2, #15
 8003c98:	18ba      	adds	r2, r7, r2
 8003c9a:	7812      	ldrb	r2, [r2, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d106      	bne.n	8003cae <ICM_AccConfig+0x132>
 8003ca0:	197b      	adds	r3, r7, r5
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	220e      	movs	r2, #14
 8003ca6:	18ba      	adds	r2, r7, r2
 8003ca8:	7812      	ldrb	r2, [r2, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d001      	beq.n	8003cb2 <ICM_AccConfig+0x136>
		return 0;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	e000      	b.n	8003cb4 <ICM_AccConfig+0x138>
	}else{
		return 1;
 8003cb2:	2301      	movs	r3, #1
	}

}
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	b004      	add	sp, #16
 8003cba:	bdb0      	pop	{r4, r5, r7, pc}
 8003cbc:	20000350 	.word	0x20000350

08003cc0 <ICM_WHOAMI>:

uint8_t ICM_WHOAMI(SPI_HandleTypeDef *hspi) {
 8003cc0:	b590      	push	{r4, r7, lr}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
	uint8_t test = 0x00;
 8003cc8:	210f      	movs	r1, #15
 8003cca:	187b      	adds	r3, r7, r1
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]
	ICM_ReadOneByte(hspi, REG_WHO_AM_I , &test);
 8003cd0:	000c      	movs	r4, r1
 8003cd2:	187a      	adds	r2, r7, r1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f7ff fa23 	bl	8003124 <ICM_ReadOneByte>
	if (test != REG_WHO_AM_I_CONST)
 8003cde:	193b      	adds	r3, r7, r4
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2bea      	cmp	r3, #234	; 0xea
 8003ce4:	d001      	beq.n	8003cea <ICM_WHOAMI+0x2a>
	{
		return 0;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	e000      	b.n	8003cec <ICM_WHOAMI+0x2c>
	} else {
		return 1;
 8003cea:	2301      	movs	r3, #1

	}
}
 8003cec:	0018      	movs	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b005      	add	sp, #20
 8003cf2:	bd90      	pop	{r4, r7, pc}

08003cf4 <CalcQuaternionToEuler>:

/*Madgwick Filter Parameters */
static float Beta = 0.1;

void CalcQuaternionToEuler(struct quaternion quat, struct euler_angles* eu)
{
 8003cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cf6:	b087      	sub	sp, #28
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	2608      	movs	r6, #8
 8003cfc:	19bc      	adds	r4, r7, r6
 8003cfe:	6020      	str	r0, [r4, #0]
 8003d00:	6061      	str	r1, [r4, #4]
 8003d02:	60a2      	str	r2, [r4, #8]
 8003d04:	60e3      	str	r3, [r4, #12]
	eu->roll = 90 - atan2((quat.q1*quat.q2 + quat.q3*quat.q4),0.5 - (quat.q2*quat.q2 + quat.q3*quat.q3))*RAD_2_DEG;
 8003d06:	19bb      	adds	r3, r7, r6
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	19bb      	adds	r3, r7, r6
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	1c19      	adds	r1, r3, #0
 8003d10:	1c10      	adds	r0, r2, #0
 8003d12:	f7fc ff7d 	bl	8000c10 <__aeabi_fmul>
 8003d16:	1c03      	adds	r3, r0, #0
 8003d18:	1c1c      	adds	r4, r3, #0
 8003d1a:	19bb      	adds	r3, r7, r6
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	19bb      	adds	r3, r7, r6
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	1c19      	adds	r1, r3, #0
 8003d24:	1c10      	adds	r0, r2, #0
 8003d26:	f7fc ff73 	bl	8000c10 <__aeabi_fmul>
 8003d2a:	1c03      	adds	r3, r0, #0
 8003d2c:	1c19      	adds	r1, r3, #0
 8003d2e:	1c20      	adds	r0, r4, #0
 8003d30:	f7fc fc08 	bl	8000544 <__aeabi_fadd>
 8003d34:	1c03      	adds	r3, r0, #0
 8003d36:	1c18      	adds	r0, r3, #0
 8003d38:	f7ff f8ca 	bl	8002ed0 <__aeabi_f2d>
 8003d3c:	0004      	movs	r4, r0
 8003d3e:	000d      	movs	r5, r1
 8003d40:	19bb      	adds	r3, r7, r6
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	19bb      	adds	r3, r7, r6
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	1c19      	adds	r1, r3, #0
 8003d4a:	1c10      	adds	r0, r2, #0
 8003d4c:	f7fc ff60 	bl	8000c10 <__aeabi_fmul>
 8003d50:	1c03      	adds	r3, r0, #0
 8003d52:	1c1e      	adds	r6, r3, #0
 8003d54:	2108      	movs	r1, #8
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	187b      	adds	r3, r7, r1
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	1c19      	adds	r1, r3, #0
 8003d60:	1c10      	adds	r0, r2, #0
 8003d62:	f7fc ff55 	bl	8000c10 <__aeabi_fmul>
 8003d66:	1c03      	adds	r3, r0, #0
 8003d68:	1c19      	adds	r1, r3, #0
 8003d6a:	1c30      	adds	r0, r6, #0
 8003d6c:	f7fc fbea 	bl	8000544 <__aeabi_fadd>
 8003d70:	1c03      	adds	r3, r0, #0
 8003d72:	1c18      	adds	r0, r3, #0
 8003d74:	f7ff f8ac 	bl	8002ed0 <__aeabi_f2d>
 8003d78:	0002      	movs	r2, r0
 8003d7a:	000b      	movs	r3, r1
 8003d7c:	2000      	movs	r0, #0
 8003d7e:	4958      	ldr	r1, [pc, #352]	; (8003ee0 <CalcQuaternionToEuler+0x1ec>)
 8003d80:	f7fe fc6a 	bl	8002658 <__aeabi_dsub>
 8003d84:	0002      	movs	r2, r0
 8003d86:	000b      	movs	r3, r1
 8003d88:	0020      	movs	r0, r4
 8003d8a:	0029      	movs	r1, r5
 8003d8c:	f008 fba8 	bl	800c4e0 <atan2>
 8003d90:	4a54      	ldr	r2, [pc, #336]	; (8003ee4 <CalcQuaternionToEuler+0x1f0>)
 8003d92:	4b55      	ldr	r3, [pc, #340]	; (8003ee8 <CalcQuaternionToEuler+0x1f4>)
 8003d94:	f7fe f9f4 	bl	8002180 <__aeabi_dmul>
 8003d98:	0002      	movs	r2, r0
 8003d9a:	000b      	movs	r3, r1
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	4953      	ldr	r1, [pc, #332]	; (8003eec <CalcQuaternionToEuler+0x1f8>)
 8003da0:	f7fe fc5a 	bl	8002658 <__aeabi_dsub>
 8003da4:	0002      	movs	r2, r0
 8003da6:	000b      	movs	r3, r1
 8003da8:	0010      	movs	r0, r2
 8003daa:	0019      	movs	r1, r3
 8003dac:	f7ff f8d8 	bl	8002f60 <__aeabi_d2f>
 8003db0:	1c02      	adds	r2, r0, #0
 8003db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db4:	601a      	str	r2, [r3, #0]
	eu->pitch = asin(2.0*(quat.q1*quat.q3 - quat.q2*quat.q4))*RAD_2_DEG;
 8003db6:	2508      	movs	r5, #8
 8003db8:	197b      	adds	r3, r7, r5
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	197b      	adds	r3, r7, r5
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	1c19      	adds	r1, r3, #0
 8003dc2:	1c10      	adds	r0, r2, #0
 8003dc4:	f7fc ff24 	bl	8000c10 <__aeabi_fmul>
 8003dc8:	1c03      	adds	r3, r0, #0
 8003dca:	1c1c      	adds	r4, r3, #0
 8003dcc:	197b      	adds	r3, r7, r5
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	197b      	adds	r3, r7, r5
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	1c19      	adds	r1, r3, #0
 8003dd6:	1c10      	adds	r0, r2, #0
 8003dd8:	f7fc ff1a 	bl	8000c10 <__aeabi_fmul>
 8003ddc:	1c03      	adds	r3, r0, #0
 8003dde:	1c19      	adds	r1, r3, #0
 8003de0:	1c20      	adds	r0, r4, #0
 8003de2:	f7fd f82f 	bl	8000e44 <__aeabi_fsub>
 8003de6:	1c03      	adds	r3, r0, #0
 8003de8:	1c18      	adds	r0, r3, #0
 8003dea:	f7ff f871 	bl	8002ed0 <__aeabi_f2d>
 8003dee:	0002      	movs	r2, r0
 8003df0:	000b      	movs	r3, r1
 8003df2:	f7fd fa55 	bl	80012a0 <__aeabi_dadd>
 8003df6:	0002      	movs	r2, r0
 8003df8:	000b      	movs	r3, r1
 8003dfa:	0010      	movs	r0, r2
 8003dfc:	0019      	movs	r1, r3
 8003dfe:	f008 fb3f 	bl	800c480 <asin>
 8003e02:	4a38      	ldr	r2, [pc, #224]	; (8003ee4 <CalcQuaternionToEuler+0x1f0>)
 8003e04:	4b38      	ldr	r3, [pc, #224]	; (8003ee8 <CalcQuaternionToEuler+0x1f4>)
 8003e06:	f7fe f9bb 	bl	8002180 <__aeabi_dmul>
 8003e0a:	0002      	movs	r2, r0
 8003e0c:	000b      	movs	r3, r1
 8003e0e:	0010      	movs	r0, r2
 8003e10:	0019      	movs	r1, r3
 8003e12:	f7ff f8a5 	bl	8002f60 <__aeabi_d2f>
 8003e16:	1c02      	adds	r2, r0, #0
 8003e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1a:	605a      	str	r2, [r3, #4]
	eu->yaw = -atan2((quat.q2*quat.q3 + quat.q1*quat.q4), 0.5 - (quat.q3*quat.q3 + quat.q4*quat.q4))*RAD_2_DEG;
 8003e1c:	197b      	adds	r3, r7, r5
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	197b      	adds	r3, r7, r5
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	1c19      	adds	r1, r3, #0
 8003e26:	1c10      	adds	r0, r2, #0
 8003e28:	f7fc fef2 	bl	8000c10 <__aeabi_fmul>
 8003e2c:	1c03      	adds	r3, r0, #0
 8003e2e:	1c1c      	adds	r4, r3, #0
 8003e30:	197b      	adds	r3, r7, r5
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	002e      	movs	r6, r5
 8003e36:	197b      	adds	r3, r7, r5
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	1c19      	adds	r1, r3, #0
 8003e3c:	1c10      	adds	r0, r2, #0
 8003e3e:	f7fc fee7 	bl	8000c10 <__aeabi_fmul>
 8003e42:	1c03      	adds	r3, r0, #0
 8003e44:	1c19      	adds	r1, r3, #0
 8003e46:	1c20      	adds	r0, r4, #0
 8003e48:	f7fc fb7c 	bl	8000544 <__aeabi_fadd>
 8003e4c:	1c03      	adds	r3, r0, #0
 8003e4e:	1c18      	adds	r0, r3, #0
 8003e50:	f7ff f83e 	bl	8002ed0 <__aeabi_f2d>
 8003e54:	0004      	movs	r4, r0
 8003e56:	000d      	movs	r5, r1
 8003e58:	19bb      	adds	r3, r7, r6
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	19bb      	adds	r3, r7, r6
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	1c19      	adds	r1, r3, #0
 8003e62:	1c10      	adds	r0, r2, #0
 8003e64:	f7fc fed4 	bl	8000c10 <__aeabi_fmul>
 8003e68:	1c03      	adds	r3, r0, #0
 8003e6a:	1c1e      	adds	r6, r3, #0
 8003e6c:	2108      	movs	r1, #8
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	187b      	adds	r3, r7, r1
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	1c19      	adds	r1, r3, #0
 8003e78:	1c10      	adds	r0, r2, #0
 8003e7a:	f7fc fec9 	bl	8000c10 <__aeabi_fmul>
 8003e7e:	1c03      	adds	r3, r0, #0
 8003e80:	1c19      	adds	r1, r3, #0
 8003e82:	1c30      	adds	r0, r6, #0
 8003e84:	f7fc fb5e 	bl	8000544 <__aeabi_fadd>
 8003e88:	1c03      	adds	r3, r0, #0
 8003e8a:	1c18      	adds	r0, r3, #0
 8003e8c:	f7ff f820 	bl	8002ed0 <__aeabi_f2d>
 8003e90:	0002      	movs	r2, r0
 8003e92:	000b      	movs	r3, r1
 8003e94:	2000      	movs	r0, #0
 8003e96:	4912      	ldr	r1, [pc, #72]	; (8003ee0 <CalcQuaternionToEuler+0x1ec>)
 8003e98:	f7fe fbde 	bl	8002658 <__aeabi_dsub>
 8003e9c:	0002      	movs	r2, r0
 8003e9e:	000b      	movs	r3, r1
 8003ea0:	0020      	movs	r0, r4
 8003ea2:	0029      	movs	r1, r5
 8003ea4:	f008 fb1c 	bl	800c4e0 <atan2>
 8003ea8:	0002      	movs	r2, r0
 8003eaa:	000b      	movs	r3, r1
 8003eac:	0011      	movs	r1, r2
 8003eae:	6039      	str	r1, [r7, #0]
 8003eb0:	2180      	movs	r1, #128	; 0x80
 8003eb2:	0609      	lsls	r1, r1, #24
 8003eb4:	4059      	eors	r1, r3
 8003eb6:	6079      	str	r1, [r7, #4]
 8003eb8:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <CalcQuaternionToEuler+0x1f0>)
 8003eba:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <CalcQuaternionToEuler+0x1f4>)
 8003ebc:	6838      	ldr	r0, [r7, #0]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	f7fe f95e 	bl	8002180 <__aeabi_dmul>
 8003ec4:	0002      	movs	r2, r0
 8003ec6:	000b      	movs	r3, r1
 8003ec8:	0010      	movs	r0, r2
 8003eca:	0019      	movs	r1, r3
 8003ecc:	f7ff f848 	bl	8002f60 <__aeabi_d2f>
 8003ed0:	1c02      	adds	r2, r0, #0
 8003ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed4:	609a      	str	r2, [r3, #8]
}
 8003ed6:	46c0      	nop			; (mov r8, r8)
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	b007      	add	sp, #28
 8003edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	3fe00000 	.word	0x3fe00000
 8003ee4:	1a63c1f8 	.word	0x1a63c1f8
 8003ee8:	404ca5dc 	.word	0x404ca5dc
 8003eec:	40568000 	.word	0x40568000

08003ef0 <CalcAccLinearToEuler>:
	eu_gyro_est->pitch += gyro_data[1]*SAMPLE_TIME_ICM/1000.0*RAD_2_DEG;
	eu_gyro_est->roll += gyro_data[0]*SAMPLE_TIME_ICM/1000.0*RAD_2_DEG;
}

void CalcAccLinearToEuler(float* accel_data, struct euler_angles* eu_acc_est)
{
 8003ef0:	b5b0      	push	{r4, r5, r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
	float pitch = atan(accel_data[0]/accel_data[2])* RAD_2_DEG;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	3308      	adds	r3, #8
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	1c19      	adds	r1, r3, #0
 8003f06:	1c10      	adds	r0, r2, #0
 8003f08:	f7fc fcb8 	bl	800087c <__aeabi_fdiv>
 8003f0c:	1c03      	adds	r3, r0, #0
 8003f0e:	1c18      	adds	r0, r3, #0
 8003f10:	f7fe ffde 	bl	8002ed0 <__aeabi_f2d>
 8003f14:	0002      	movs	r2, r0
 8003f16:	000b      	movs	r3, r1
 8003f18:	0010      	movs	r0, r2
 8003f1a:	0019      	movs	r1, r3
 8003f1c:	f008 f8a4 	bl	800c068 <atan>
 8003f20:	4a2c      	ldr	r2, [pc, #176]	; (8003fd4 <CalcAccLinearToEuler+0xe4>)
 8003f22:	4b2d      	ldr	r3, [pc, #180]	; (8003fd8 <CalcAccLinearToEuler+0xe8>)
 8003f24:	f7fe f92c 	bl	8002180 <__aeabi_dmul>
 8003f28:	0002      	movs	r2, r0
 8003f2a:	000b      	movs	r3, r1
 8003f2c:	0010      	movs	r0, r2
 8003f2e:	0019      	movs	r1, r3
 8003f30:	f7ff f816 	bl	8002f60 <__aeabi_d2f>
 8003f34:	1c03      	adds	r3, r0, #0
 8003f36:	617b      	str	r3, [r7, #20]
	float roll = atan(accel_data[1]/sqrt(pow(accel_data[0],2) + pow(accel_data[2],2))) * RAD_2_DEG;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	1c18      	adds	r0, r3, #0
 8003f40:	f7fe ffc6 	bl	8002ed0 <__aeabi_f2d>
 8003f44:	0004      	movs	r4, r0
 8003f46:	000d      	movs	r5, r1
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	1c18      	adds	r0, r3, #0
 8003f4e:	f7fe ffbf 	bl	8002ed0 <__aeabi_f2d>
 8003f52:	2200      	movs	r2, #0
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	05db      	lsls	r3, r3, #23
 8003f58:	f008 fac6 	bl	800c4e8 <pow>
 8003f5c:	6038      	str	r0, [r7, #0]
 8003f5e:	6079      	str	r1, [r7, #4]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	3308      	adds	r3, #8
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	1c18      	adds	r0, r3, #0
 8003f68:	f7fe ffb2 	bl	8002ed0 <__aeabi_f2d>
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2380      	movs	r3, #128	; 0x80
 8003f70:	05db      	lsls	r3, r3, #23
 8003f72:	f008 fab9 	bl	800c4e8 <pow>
 8003f76:	0002      	movs	r2, r0
 8003f78:	000b      	movs	r3, r1
 8003f7a:	6838      	ldr	r0, [r7, #0]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	f7fd f98f 	bl	80012a0 <__aeabi_dadd>
 8003f82:	0002      	movs	r2, r0
 8003f84:	000b      	movs	r3, r1
 8003f86:	0010      	movs	r0, r2
 8003f88:	0019      	movs	r1, r3
 8003f8a:	f008 fb65 	bl	800c658 <sqrt>
 8003f8e:	0002      	movs	r2, r0
 8003f90:	000b      	movs	r3, r1
 8003f92:	0020      	movs	r0, r4
 8003f94:	0029      	movs	r1, r5
 8003f96:	f7fd fced 	bl	8001974 <__aeabi_ddiv>
 8003f9a:	0002      	movs	r2, r0
 8003f9c:	000b      	movs	r3, r1
 8003f9e:	0010      	movs	r0, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	f008 f861 	bl	800c068 <atan>
 8003fa6:	4a0b      	ldr	r2, [pc, #44]	; (8003fd4 <CalcAccLinearToEuler+0xe4>)
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <CalcAccLinearToEuler+0xe8>)
 8003faa:	f7fe f8e9 	bl	8002180 <__aeabi_dmul>
 8003fae:	0002      	movs	r2, r0
 8003fb0:	000b      	movs	r3, r1
 8003fb2:	0010      	movs	r0, r2
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	f7fe ffd3 	bl	8002f60 <__aeabi_d2f>
 8003fba:	1c03      	adds	r3, r0, #0
 8003fbc:	613b      	str	r3, [r7, #16]

	eu_acc_est->roll = roll;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	601a      	str	r2, [r3, #0]
	eu_acc_est->pitch = pitch;
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	605a      	str	r2, [r3, #4]
}
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	b006      	add	sp, #24
 8003fd0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	1a63c1f8 	.word	0x1a63c1f8
 8003fd8:	404ca5dc 	.word	0x404ca5dc

08003fdc <MadgwickFilterArduino>:
	q->q3 = q3 * norm;
	q->q4 = q4 * norm;
}

void MadgwickFilterArduino(float *gyro_data, float *accel_data, struct quaternion *q)
{
 8003fdc:	b5b0      	push	{r4, r5, r7, lr}
 8003fde:	b0a4      	sub	sp, #144	; 0x90
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
	float recipNorm;
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;
	float ax = accel_data[0], ay = accel_data[1], az = accel_data[2];
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	677b      	str	r3, [r7, #116]	; 0x74
	float gx = gyro_data[0]*DEG_2_RAD, gy = gyro_data[1]*DEG_2_RAD, gz = gyro_data[2]*DEG_2_RAD;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	1c18      	adds	r0, r3, #0
 8004000:	f7fe ff66 	bl	8002ed0 <__aeabi_f2d>
 8004004:	4af9      	ldr	r2, [pc, #996]	; (80043ec <MadgwickFilterArduino+0x410>)
 8004006:	4bfa      	ldr	r3, [pc, #1000]	; (80043f0 <MadgwickFilterArduino+0x414>)
 8004008:	f7fe f8ba 	bl	8002180 <__aeabi_dmul>
 800400c:	0002      	movs	r2, r0
 800400e:	000b      	movs	r3, r1
 8004010:	0010      	movs	r0, r2
 8004012:	0019      	movs	r1, r3
 8004014:	f7fe ffa4 	bl	8002f60 <__aeabi_d2f>
 8004018:	1c03      	adds	r3, r0, #0
 800401a:	673b      	str	r3, [r7, #112]	; 0x70
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	3304      	adds	r3, #4
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	1c18      	adds	r0, r3, #0
 8004024:	f7fe ff54 	bl	8002ed0 <__aeabi_f2d>
 8004028:	4af0      	ldr	r2, [pc, #960]	; (80043ec <MadgwickFilterArduino+0x410>)
 800402a:	4bf1      	ldr	r3, [pc, #964]	; (80043f0 <MadgwickFilterArduino+0x414>)
 800402c:	f7fe f8a8 	bl	8002180 <__aeabi_dmul>
 8004030:	0002      	movs	r2, r0
 8004032:	000b      	movs	r3, r1
 8004034:	0010      	movs	r0, r2
 8004036:	0019      	movs	r1, r3
 8004038:	f7fe ff92 	bl	8002f60 <__aeabi_d2f>
 800403c:	1c03      	adds	r3, r0, #0
 800403e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	3308      	adds	r3, #8
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	1c18      	adds	r0, r3, #0
 8004048:	f7fe ff42 	bl	8002ed0 <__aeabi_f2d>
 800404c:	4ae7      	ldr	r2, [pc, #924]	; (80043ec <MadgwickFilterArduino+0x410>)
 800404e:	4be8      	ldr	r3, [pc, #928]	; (80043f0 <MadgwickFilterArduino+0x414>)
 8004050:	f7fe f896 	bl	8002180 <__aeabi_dmul>
 8004054:	0002      	movs	r2, r0
 8004056:	000b      	movs	r3, r1
 8004058:	0010      	movs	r0, r2
 800405a:	0019      	movs	r1, r3
 800405c:	f7fe ff80 	bl	8002f60 <__aeabi_d2f>
 8004060:	1c03      	adds	r3, r0, #0
 8004062:	66bb      	str	r3, [r7, #104]	; 0x68
	float q0 = q->q1;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	667b      	str	r3, [r7, #100]	; 0x64
	float q1 = q->q2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	663b      	str	r3, [r7, #96]	; 0x60
	float q2 = q->q3;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	65fb      	str	r3, [r7, #92]	; 0x5c
	float q3 = q->q4;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	65bb      	str	r3, [r7, #88]	; 0x58

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800407c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800407e:	2280      	movs	r2, #128	; 0x80
 8004080:	0612      	lsls	r2, r2, #24
 8004082:	4053      	eors	r3, r2
 8004084:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004086:	1c18      	adds	r0, r3, #0
 8004088:	f7fc fdc2 	bl	8000c10 <__aeabi_fmul>
 800408c:	1c03      	adds	r3, r0, #0
 800408e:	1c1c      	adds	r4, r3, #0
 8004090:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004092:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004094:	f7fc fdbc 	bl	8000c10 <__aeabi_fmul>
 8004098:	1c03      	adds	r3, r0, #0
 800409a:	1c19      	adds	r1, r3, #0
 800409c:	1c20      	adds	r0, r4, #0
 800409e:	f7fc fed1 	bl	8000e44 <__aeabi_fsub>
 80040a2:	1c03      	adds	r3, r0, #0
 80040a4:	1c1c      	adds	r4, r3, #0
 80040a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80040a8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80040aa:	f7fc fdb1 	bl	8000c10 <__aeabi_fmul>
 80040ae:	1c03      	adds	r3, r0, #0
 80040b0:	1c19      	adds	r1, r3, #0
 80040b2:	1c20      	adds	r0, r4, #0
 80040b4:	f7fc fec6 	bl	8000e44 <__aeabi_fsub>
 80040b8:	1c03      	adds	r3, r0, #0
 80040ba:	21fc      	movs	r1, #252	; 0xfc
 80040bc:	0589      	lsls	r1, r1, #22
 80040be:	1c18      	adds	r0, r3, #0
 80040c0:	f7fc fda6 	bl	8000c10 <__aeabi_fmul>
 80040c4:	1c03      	adds	r3, r0, #0
 80040c6:	228c      	movs	r2, #140	; 0x8c
 80040c8:	18ba      	adds	r2, r7, r2
 80040ca:	6013      	str	r3, [r2, #0]
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80040cc:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80040ce:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80040d0:	f7fc fd9e 	bl	8000c10 <__aeabi_fmul>
 80040d4:	1c03      	adds	r3, r0, #0
 80040d6:	1c1c      	adds	r4, r3, #0
 80040d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80040da:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80040dc:	f7fc fd98 	bl	8000c10 <__aeabi_fmul>
 80040e0:	1c03      	adds	r3, r0, #0
 80040e2:	1c19      	adds	r1, r3, #0
 80040e4:	1c20      	adds	r0, r4, #0
 80040e6:	f7fc fa2d 	bl	8000544 <__aeabi_fadd>
 80040ea:	1c03      	adds	r3, r0, #0
 80040ec:	1c1c      	adds	r4, r3, #0
 80040ee:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80040f0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80040f2:	f7fc fd8d 	bl	8000c10 <__aeabi_fmul>
 80040f6:	1c03      	adds	r3, r0, #0
 80040f8:	1c19      	adds	r1, r3, #0
 80040fa:	1c20      	adds	r0, r4, #0
 80040fc:	f7fc fea2 	bl	8000e44 <__aeabi_fsub>
 8004100:	1c03      	adds	r3, r0, #0
 8004102:	21fc      	movs	r1, #252	; 0xfc
 8004104:	0589      	lsls	r1, r1, #22
 8004106:	1c18      	adds	r0, r3, #0
 8004108:	f7fc fd82 	bl	8000c10 <__aeabi_fmul>
 800410c:	1c03      	adds	r3, r0, #0
 800410e:	2288      	movs	r2, #136	; 0x88
 8004110:	18ba      	adds	r2, r7, r2
 8004112:	6013      	str	r3, [r2, #0]
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004114:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004116:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004118:	f7fc fd7a 	bl	8000c10 <__aeabi_fmul>
 800411c:	1c03      	adds	r3, r0, #0
 800411e:	1c1c      	adds	r4, r3, #0
 8004120:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004122:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004124:	f7fc fd74 	bl	8000c10 <__aeabi_fmul>
 8004128:	1c03      	adds	r3, r0, #0
 800412a:	1c19      	adds	r1, r3, #0
 800412c:	1c20      	adds	r0, r4, #0
 800412e:	f7fc fe89 	bl	8000e44 <__aeabi_fsub>
 8004132:	1c03      	adds	r3, r0, #0
 8004134:	1c1c      	adds	r4, r3, #0
 8004136:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004138:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800413a:	f7fc fd69 	bl	8000c10 <__aeabi_fmul>
 800413e:	1c03      	adds	r3, r0, #0
 8004140:	1c19      	adds	r1, r3, #0
 8004142:	1c20      	adds	r0, r4, #0
 8004144:	f7fc f9fe 	bl	8000544 <__aeabi_fadd>
 8004148:	1c03      	adds	r3, r0, #0
 800414a:	21fc      	movs	r1, #252	; 0xfc
 800414c:	0589      	lsls	r1, r1, #22
 800414e:	1c18      	adds	r0, r3, #0
 8004150:	f7fc fd5e 	bl	8000c10 <__aeabi_fmul>
 8004154:	1c03      	adds	r3, r0, #0
 8004156:	2284      	movs	r2, #132	; 0x84
 8004158:	18ba      	adds	r2, r7, r2
 800415a:	6013      	str	r3, [r2, #0]
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800415c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800415e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004160:	f7fc fd56 	bl	8000c10 <__aeabi_fmul>
 8004164:	1c03      	adds	r3, r0, #0
 8004166:	1c1c      	adds	r4, r3, #0
 8004168:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800416a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800416c:	f7fc fd50 	bl	8000c10 <__aeabi_fmul>
 8004170:	1c03      	adds	r3, r0, #0
 8004172:	1c19      	adds	r1, r3, #0
 8004174:	1c20      	adds	r0, r4, #0
 8004176:	f7fc f9e5 	bl	8000544 <__aeabi_fadd>
 800417a:	1c03      	adds	r3, r0, #0
 800417c:	1c1c      	adds	r4, r3, #0
 800417e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004180:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004182:	f7fc fd45 	bl	8000c10 <__aeabi_fmul>
 8004186:	1c03      	adds	r3, r0, #0
 8004188:	1c19      	adds	r1, r3, #0
 800418a:	1c20      	adds	r0, r4, #0
 800418c:	f7fc fe5a 	bl	8000e44 <__aeabi_fsub>
 8004190:	1c03      	adds	r3, r0, #0
 8004192:	21fc      	movs	r1, #252	; 0xfc
 8004194:	0589      	lsls	r1, r1, #22
 8004196:	1c18      	adds	r0, r3, #0
 8004198:	f7fc fd3a 	bl	8000c10 <__aeabi_fmul>
 800419c:	1c03      	adds	r3, r0, #0
 800419e:	2280      	movs	r2, #128	; 0x80
 80041a0:	18ba      	adds	r2, r7, r2
 80041a2:	6013      	str	r3, [r2, #0]

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80041a4:	2100      	movs	r1, #0
 80041a6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80041a8:	f7fc f986 	bl	80004b8 <__aeabi_fcmpeq>
 80041ac:	1e03      	subs	r3, r0, #0
 80041ae:	d00c      	beq.n	80041ca <MadgwickFilterArduino+0x1ee>
 80041b0:	2100      	movs	r1, #0
 80041b2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80041b4:	f7fc f980 	bl	80004b8 <__aeabi_fcmpeq>
 80041b8:	1e03      	subs	r3, r0, #0
 80041ba:	d006      	beq.n	80041ca <MadgwickFilterArduino+0x1ee>
 80041bc:	2100      	movs	r1, #0
 80041be:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80041c0:	f7fc f97a 	bl	80004b8 <__aeabi_fcmpeq>
 80041c4:	1e03      	subs	r3, r0, #0
 80041c6:	d000      	beq.n	80041ca <MadgwickFilterArduino+0x1ee>
 80041c8:	e236      	b.n	8004638 <MadgwickFilterArduino+0x65c>

		// Normalise accelerometer measurement
		recipNorm = 1.0/sqrt(ax * ax + ay * ay + az * az);
 80041ca:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041cc:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80041ce:	f7fc fd1f 	bl	8000c10 <__aeabi_fmul>
 80041d2:	1c03      	adds	r3, r0, #0
 80041d4:	1c1c      	adds	r4, r3, #0
 80041d6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80041d8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80041da:	f7fc fd19 	bl	8000c10 <__aeabi_fmul>
 80041de:	1c03      	adds	r3, r0, #0
 80041e0:	1c19      	adds	r1, r3, #0
 80041e2:	1c20      	adds	r0, r4, #0
 80041e4:	f7fc f9ae 	bl	8000544 <__aeabi_fadd>
 80041e8:	1c03      	adds	r3, r0, #0
 80041ea:	1c1c      	adds	r4, r3, #0
 80041ec:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80041ee:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80041f0:	f7fc fd0e 	bl	8000c10 <__aeabi_fmul>
 80041f4:	1c03      	adds	r3, r0, #0
 80041f6:	1c19      	adds	r1, r3, #0
 80041f8:	1c20      	adds	r0, r4, #0
 80041fa:	f7fc f9a3 	bl	8000544 <__aeabi_fadd>
 80041fe:	1c03      	adds	r3, r0, #0
 8004200:	1c18      	adds	r0, r3, #0
 8004202:	f7fe fe65 	bl	8002ed0 <__aeabi_f2d>
 8004206:	0002      	movs	r2, r0
 8004208:	000b      	movs	r3, r1
 800420a:	0010      	movs	r0, r2
 800420c:	0019      	movs	r1, r3
 800420e:	f008 fa23 	bl	800c658 <sqrt>
 8004212:	0002      	movs	r2, r0
 8004214:	000b      	movs	r3, r1
 8004216:	2000      	movs	r0, #0
 8004218:	4976      	ldr	r1, [pc, #472]	; (80043f4 <MadgwickFilterArduino+0x418>)
 800421a:	f7fd fbab 	bl	8001974 <__aeabi_ddiv>
 800421e:	0002      	movs	r2, r0
 8004220:	000b      	movs	r3, r1
 8004222:	0010      	movs	r0, r2
 8004224:	0019      	movs	r1, r3
 8004226:	f7fe fe9b 	bl	8002f60 <__aeabi_d2f>
 800422a:	1c03      	adds	r3, r0, #0
 800422c:	657b      	str	r3, [r7, #84]	; 0x54
		ax *= recipNorm;
 800422e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004230:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8004232:	f7fc fced 	bl	8000c10 <__aeabi_fmul>
 8004236:	1c03      	adds	r3, r0, #0
 8004238:	67fb      	str	r3, [r7, #124]	; 0x7c
		ay *= recipNorm;
 800423a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800423c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800423e:	f7fc fce7 	bl	8000c10 <__aeabi_fmul>
 8004242:	1c03      	adds	r3, r0, #0
 8004244:	67bb      	str	r3, [r7, #120]	; 0x78
		az *= recipNorm;
 8004246:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004248:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800424a:	f7fc fce1 	bl	8000c10 <__aeabi_fmul>
 800424e:	1c03      	adds	r3, r0, #0
 8004250:	677b      	str	r3, [r7, #116]	; 0x74

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8004252:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004254:	1c19      	adds	r1, r3, #0
 8004256:	1c18      	adds	r0, r3, #0
 8004258:	f7fc f974 	bl	8000544 <__aeabi_fadd>
 800425c:	1c03      	adds	r3, r0, #0
 800425e:	653b      	str	r3, [r7, #80]	; 0x50
		_2q1 = 2.0f * q1;
 8004260:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004262:	1c19      	adds	r1, r3, #0
 8004264:	1c18      	adds	r0, r3, #0
 8004266:	f7fc f96d 	bl	8000544 <__aeabi_fadd>
 800426a:	1c03      	adds	r3, r0, #0
 800426c:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q2 = 2.0f * q2;
 800426e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004270:	1c19      	adds	r1, r3, #0
 8004272:	1c18      	adds	r0, r3, #0
 8004274:	f7fc f966 	bl	8000544 <__aeabi_fadd>
 8004278:	1c03      	adds	r3, r0, #0
 800427a:	64bb      	str	r3, [r7, #72]	; 0x48
		_2q3 = 2.0f * q3;
 800427c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800427e:	1c19      	adds	r1, r3, #0
 8004280:	1c18      	adds	r0, r3, #0
 8004282:	f7fc f95f 	bl	8000544 <__aeabi_fadd>
 8004286:	1c03      	adds	r3, r0, #0
 8004288:	647b      	str	r3, [r7, #68]	; 0x44
		_4q0 = 4.0f * q0;
 800428a:	2181      	movs	r1, #129	; 0x81
 800428c:	05c9      	lsls	r1, r1, #23
 800428e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004290:	f7fc fcbe 	bl	8000c10 <__aeabi_fmul>
 8004294:	1c03      	adds	r3, r0, #0
 8004296:	643b      	str	r3, [r7, #64]	; 0x40
		_4q1 = 4.0f * q1;
 8004298:	2181      	movs	r1, #129	; 0x81
 800429a:	05c9      	lsls	r1, r1, #23
 800429c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800429e:	f7fc fcb7 	bl	8000c10 <__aeabi_fmul>
 80042a2:	1c03      	adds	r3, r0, #0
 80042a4:	63fb      	str	r3, [r7, #60]	; 0x3c
		_4q2 = 4.0f * q2;
 80042a6:	2181      	movs	r1, #129	; 0x81
 80042a8:	05c9      	lsls	r1, r1, #23
 80042aa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80042ac:	f7fc fcb0 	bl	8000c10 <__aeabi_fmul>
 80042b0:	1c03      	adds	r3, r0, #0
 80042b2:	63bb      	str	r3, [r7, #56]	; 0x38
		_8q1 = 8.0f * q1;
 80042b4:	2182      	movs	r1, #130	; 0x82
 80042b6:	05c9      	lsls	r1, r1, #23
 80042b8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80042ba:	f7fc fca9 	bl	8000c10 <__aeabi_fmul>
 80042be:	1c03      	adds	r3, r0, #0
 80042c0:	637b      	str	r3, [r7, #52]	; 0x34
		_8q2 = 8.0f * q2;
 80042c2:	2182      	movs	r1, #130	; 0x82
 80042c4:	05c9      	lsls	r1, r1, #23
 80042c6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80042c8:	f7fc fca2 	bl	8000c10 <__aeabi_fmul>
 80042cc:	1c03      	adds	r3, r0, #0
 80042ce:	633b      	str	r3, [r7, #48]	; 0x30
		q0q0 = q0 * q0;
 80042d0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80042d2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80042d4:	f7fc fc9c 	bl	8000c10 <__aeabi_fmul>
 80042d8:	1c03      	adds	r3, r0, #0
 80042da:	62fb      	str	r3, [r7, #44]	; 0x2c
		q1q1 = q1 * q1;
 80042dc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80042de:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80042e0:	f7fc fc96 	bl	8000c10 <__aeabi_fmul>
 80042e4:	1c03      	adds	r3, r0, #0
 80042e6:	62bb      	str	r3, [r7, #40]	; 0x28
		q2q2 = q2 * q2;
 80042e8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80042ea:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80042ec:	f7fc fc90 	bl	8000c10 <__aeabi_fmul>
 80042f0:	1c03      	adds	r3, r0, #0
 80042f2:	627b      	str	r3, [r7, #36]	; 0x24
		q3q3 = q3 * q3;
 80042f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80042f6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80042f8:	f7fc fc8a 	bl	8000c10 <__aeabi_fmul>
 80042fc:	1c03      	adds	r3, r0, #0
 80042fe:	623b      	str	r3, [r7, #32]

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004300:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004302:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004304:	f7fc fc84 	bl	8000c10 <__aeabi_fmul>
 8004308:	1c03      	adds	r3, r0, #0
 800430a:	1c1c      	adds	r4, r3, #0
 800430c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800430e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004310:	f7fc fc7e 	bl	8000c10 <__aeabi_fmul>
 8004314:	1c03      	adds	r3, r0, #0
 8004316:	1c19      	adds	r1, r3, #0
 8004318:	1c20      	adds	r0, r4, #0
 800431a:	f7fc f913 	bl	8000544 <__aeabi_fadd>
 800431e:	1c03      	adds	r3, r0, #0
 8004320:	1c1c      	adds	r4, r3, #0
 8004322:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004324:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004326:	f7fc fc73 	bl	8000c10 <__aeabi_fmul>
 800432a:	1c03      	adds	r3, r0, #0
 800432c:	1c19      	adds	r1, r3, #0
 800432e:	1c20      	adds	r0, r4, #0
 8004330:	f7fc f908 	bl	8000544 <__aeabi_fadd>
 8004334:	1c03      	adds	r3, r0, #0
 8004336:	1c1c      	adds	r4, r3, #0
 8004338:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800433a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800433c:	f7fc fc68 	bl	8000c10 <__aeabi_fmul>
 8004340:	1c03      	adds	r3, r0, #0
 8004342:	1c19      	adds	r1, r3, #0
 8004344:	1c20      	adds	r0, r4, #0
 8004346:	f7fc fd7d 	bl	8000e44 <__aeabi_fsub>
 800434a:	1c03      	adds	r3, r0, #0
 800434c:	61fb      	str	r3, [r7, #28]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800434e:	6a39      	ldr	r1, [r7, #32]
 8004350:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004352:	f7fc fc5d 	bl	8000c10 <__aeabi_fmul>
 8004356:	1c03      	adds	r3, r0, #0
 8004358:	1c1c      	adds	r4, r3, #0
 800435a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800435c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800435e:	f7fc fc57 	bl	8000c10 <__aeabi_fmul>
 8004362:	1c03      	adds	r3, r0, #0
 8004364:	1c19      	adds	r1, r3, #0
 8004366:	1c20      	adds	r0, r4, #0
 8004368:	f7fc fd6c 	bl	8000e44 <__aeabi_fsub>
 800436c:	1c03      	adds	r3, r0, #0
 800436e:	1c1c      	adds	r4, r3, #0
 8004370:	2181      	movs	r1, #129	; 0x81
 8004372:	05c9      	lsls	r1, r1, #23
 8004374:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004376:	f7fc fc4b 	bl	8000c10 <__aeabi_fmul>
 800437a:	1c03      	adds	r3, r0, #0
 800437c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800437e:	1c18      	adds	r0, r3, #0
 8004380:	f7fc fc46 	bl	8000c10 <__aeabi_fmul>
 8004384:	1c03      	adds	r3, r0, #0
 8004386:	1c19      	adds	r1, r3, #0
 8004388:	1c20      	adds	r0, r4, #0
 800438a:	f7fc f8db 	bl	8000544 <__aeabi_fadd>
 800438e:	1c03      	adds	r3, r0, #0
 8004390:	1c1c      	adds	r4, r3, #0
 8004392:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004394:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004396:	f7fc fc3b 	bl	8000c10 <__aeabi_fmul>
 800439a:	1c03      	adds	r3, r0, #0
 800439c:	1c19      	adds	r1, r3, #0
 800439e:	1c20      	adds	r0, r4, #0
 80043a0:	f7fc fd50 	bl	8000e44 <__aeabi_fsub>
 80043a4:	1c03      	adds	r3, r0, #0
 80043a6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80043a8:	1c18      	adds	r0, r3, #0
 80043aa:	f7fc fd4b 	bl	8000e44 <__aeabi_fsub>
 80043ae:	1c03      	adds	r3, r0, #0
 80043b0:	1c1c      	adds	r4, r3, #0
 80043b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80043b6:	f7fc fc2b 	bl	8000c10 <__aeabi_fmul>
 80043ba:	1c03      	adds	r3, r0, #0
 80043bc:	1c19      	adds	r1, r3, #0
 80043be:	1c20      	adds	r0, r4, #0
 80043c0:	f7fc f8c0 	bl	8000544 <__aeabi_fadd>
 80043c4:	1c03      	adds	r3, r0, #0
 80043c6:	1c1c      	adds	r4, r3, #0
 80043c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80043cc:	f7fc fc20 	bl	8000c10 <__aeabi_fmul>
 80043d0:	1c03      	adds	r3, r0, #0
 80043d2:	1c19      	adds	r1, r3, #0
 80043d4:	1c20      	adds	r0, r4, #0
 80043d6:	f7fc f8b5 	bl	8000544 <__aeabi_fadd>
 80043da:	1c03      	adds	r3, r0, #0
 80043dc:	1c1c      	adds	r4, r3, #0
 80043de:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80043e0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80043e2:	f7fc fc15 	bl	8000c10 <__aeabi_fmul>
 80043e6:	1c03      	adds	r3, r0, #0
 80043e8:	1c19      	adds	r1, r3, #0
 80043ea:	e005      	b.n	80043f8 <MadgwickFilterArduino+0x41c>
 80043ec:	a2529d39 	.word	0xa2529d39
 80043f0:	3f91df46 	.word	0x3f91df46
 80043f4:	3ff00000 	.word	0x3ff00000
 80043f8:	1c20      	adds	r0, r4, #0
 80043fa:	f7fc f8a3 	bl	8000544 <__aeabi_fadd>
 80043fe:	1c03      	adds	r3, r0, #0
 8004400:	61bb      	str	r3, [r7, #24]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004402:	2181      	movs	r1, #129	; 0x81
 8004404:	05c9      	lsls	r1, r1, #23
 8004406:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004408:	f7fc fc02 	bl	8000c10 <__aeabi_fmul>
 800440c:	1c03      	adds	r3, r0, #0
 800440e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004410:	1c18      	adds	r0, r3, #0
 8004412:	f7fc fbfd 	bl	8000c10 <__aeabi_fmul>
 8004416:	1c03      	adds	r3, r0, #0
 8004418:	1c1c      	adds	r4, r3, #0
 800441a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800441c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800441e:	f7fc fbf7 	bl	8000c10 <__aeabi_fmul>
 8004422:	1c03      	adds	r3, r0, #0
 8004424:	1c19      	adds	r1, r3, #0
 8004426:	1c20      	adds	r0, r4, #0
 8004428:	f7fc f88c 	bl	8000544 <__aeabi_fadd>
 800442c:	1c03      	adds	r3, r0, #0
 800442e:	1c1c      	adds	r4, r3, #0
 8004430:	6a39      	ldr	r1, [r7, #32]
 8004432:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004434:	f7fc fbec 	bl	8000c10 <__aeabi_fmul>
 8004438:	1c03      	adds	r3, r0, #0
 800443a:	1c19      	adds	r1, r3, #0
 800443c:	1c20      	adds	r0, r4, #0
 800443e:	f7fc f881 	bl	8000544 <__aeabi_fadd>
 8004442:	1c03      	adds	r3, r0, #0
 8004444:	1c1c      	adds	r4, r3, #0
 8004446:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8004448:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800444a:	f7fc fbe1 	bl	8000c10 <__aeabi_fmul>
 800444e:	1c03      	adds	r3, r0, #0
 8004450:	1c19      	adds	r1, r3, #0
 8004452:	1c20      	adds	r0, r4, #0
 8004454:	f7fc fcf6 	bl	8000e44 <__aeabi_fsub>
 8004458:	1c03      	adds	r3, r0, #0
 800445a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800445c:	1c18      	adds	r0, r3, #0
 800445e:	f7fc fcf1 	bl	8000e44 <__aeabi_fsub>
 8004462:	1c03      	adds	r3, r0, #0
 8004464:	1c1c      	adds	r4, r3, #0
 8004466:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004468:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800446a:	f7fc fbd1 	bl	8000c10 <__aeabi_fmul>
 800446e:	1c03      	adds	r3, r0, #0
 8004470:	1c19      	adds	r1, r3, #0
 8004472:	1c20      	adds	r0, r4, #0
 8004474:	f7fc f866 	bl	8000544 <__aeabi_fadd>
 8004478:	1c03      	adds	r3, r0, #0
 800447a:	1c1c      	adds	r4, r3, #0
 800447c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800447e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004480:	f7fc fbc6 	bl	8000c10 <__aeabi_fmul>
 8004484:	1c03      	adds	r3, r0, #0
 8004486:	1c19      	adds	r1, r3, #0
 8004488:	1c20      	adds	r0, r4, #0
 800448a:	f7fc f85b 	bl	8000544 <__aeabi_fadd>
 800448e:	1c03      	adds	r3, r0, #0
 8004490:	1c1c      	adds	r4, r3, #0
 8004492:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004494:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004496:	f7fc fbbb 	bl	8000c10 <__aeabi_fmul>
 800449a:	1c03      	adds	r3, r0, #0
 800449c:	1c19      	adds	r1, r3, #0
 800449e:	1c20      	adds	r0, r4, #0
 80044a0:	f7fc f850 	bl	8000544 <__aeabi_fadd>
 80044a4:	1c03      	adds	r3, r0, #0
 80044a6:	617b      	str	r3, [r7, #20]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80044a8:	2181      	movs	r1, #129	; 0x81
 80044aa:	05c9      	lsls	r1, r1, #23
 80044ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044ae:	f7fc fbaf 	bl	8000c10 <__aeabi_fmul>
 80044b2:	1c03      	adds	r3, r0, #0
 80044b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044b6:	1c18      	adds	r0, r3, #0
 80044b8:	f7fc fbaa 	bl	8000c10 <__aeabi_fmul>
 80044bc:	1c03      	adds	r3, r0, #0
 80044be:	1c1c      	adds	r4, r3, #0
 80044c0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044c2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80044c4:	f7fc fba4 	bl	8000c10 <__aeabi_fmul>
 80044c8:	1c03      	adds	r3, r0, #0
 80044ca:	1c19      	adds	r1, r3, #0
 80044cc:	1c20      	adds	r0, r4, #0
 80044ce:	f7fc fcb9 	bl	8000e44 <__aeabi_fsub>
 80044d2:	1c03      	adds	r3, r0, #0
 80044d4:	1c1c      	adds	r4, r3, #0
 80044d6:	2181      	movs	r1, #129	; 0x81
 80044d8:	05c9      	lsls	r1, r1, #23
 80044da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80044dc:	f7fc fb98 	bl	8000c10 <__aeabi_fmul>
 80044e0:	1c03      	adds	r3, r0, #0
 80044e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044e4:	1c18      	adds	r0, r3, #0
 80044e6:	f7fc fb93 	bl	8000c10 <__aeabi_fmul>
 80044ea:	1c03      	adds	r3, r0, #0
 80044ec:	1c19      	adds	r1, r3, #0
 80044ee:	1c20      	adds	r0, r4, #0
 80044f0:	f7fc f828 	bl	8000544 <__aeabi_fadd>
 80044f4:	1c03      	adds	r3, r0, #0
 80044f6:	1c1c      	adds	r4, r3, #0
 80044f8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80044fa:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80044fc:	f7fc fb88 	bl	8000c10 <__aeabi_fmul>
 8004500:	1c03      	adds	r3, r0, #0
 8004502:	1c19      	adds	r1, r3, #0
 8004504:	1c20      	adds	r0, r4, #0
 8004506:	f7fc fc9d 	bl	8000e44 <__aeabi_fsub>
 800450a:	1c03      	adds	r3, r0, #0
 800450c:	613b      	str	r3, [r7, #16]
		recipNorm = 1.0/sqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800450e:	69f9      	ldr	r1, [r7, #28]
 8004510:	69f8      	ldr	r0, [r7, #28]
 8004512:	f7fc fb7d 	bl	8000c10 <__aeabi_fmul>
 8004516:	1c03      	adds	r3, r0, #0
 8004518:	1c1c      	adds	r4, r3, #0
 800451a:	69b9      	ldr	r1, [r7, #24]
 800451c:	69b8      	ldr	r0, [r7, #24]
 800451e:	f7fc fb77 	bl	8000c10 <__aeabi_fmul>
 8004522:	1c03      	adds	r3, r0, #0
 8004524:	1c19      	adds	r1, r3, #0
 8004526:	1c20      	adds	r0, r4, #0
 8004528:	f7fc f80c 	bl	8000544 <__aeabi_fadd>
 800452c:	1c03      	adds	r3, r0, #0
 800452e:	1c1c      	adds	r4, r3, #0
 8004530:	6979      	ldr	r1, [r7, #20]
 8004532:	6978      	ldr	r0, [r7, #20]
 8004534:	f7fc fb6c 	bl	8000c10 <__aeabi_fmul>
 8004538:	1c03      	adds	r3, r0, #0
 800453a:	1c19      	adds	r1, r3, #0
 800453c:	1c20      	adds	r0, r4, #0
 800453e:	f7fc f801 	bl	8000544 <__aeabi_fadd>
 8004542:	1c03      	adds	r3, r0, #0
 8004544:	1c1c      	adds	r4, r3, #0
 8004546:	6939      	ldr	r1, [r7, #16]
 8004548:	6938      	ldr	r0, [r7, #16]
 800454a:	f7fc fb61 	bl	8000c10 <__aeabi_fmul>
 800454e:	1c03      	adds	r3, r0, #0
 8004550:	1c19      	adds	r1, r3, #0
 8004552:	1c20      	adds	r0, r4, #0
 8004554:	f7fb fff6 	bl	8000544 <__aeabi_fadd>
 8004558:	1c03      	adds	r3, r0, #0
 800455a:	1c18      	adds	r0, r3, #0
 800455c:	f7fe fcb8 	bl	8002ed0 <__aeabi_f2d>
 8004560:	0002      	movs	r2, r0
 8004562:	000b      	movs	r3, r1
 8004564:	0010      	movs	r0, r2
 8004566:	0019      	movs	r1, r3
 8004568:	f008 f876 	bl	800c658 <sqrt>
 800456c:	0002      	movs	r2, r0
 800456e:	000b      	movs	r3, r1
 8004570:	2000      	movs	r0, #0
 8004572:	49a6      	ldr	r1, [pc, #664]	; (800480c <MadgwickFilterArduino+0x830>)
 8004574:	f7fd f9fe 	bl	8001974 <__aeabi_ddiv>
 8004578:	0002      	movs	r2, r0
 800457a:	000b      	movs	r3, r1
 800457c:	0010      	movs	r0, r2
 800457e:	0019      	movs	r1, r3
 8004580:	f7fe fcee 	bl	8002f60 <__aeabi_d2f>
 8004584:	1c03      	adds	r3, r0, #0
 8004586:	657b      	str	r3, [r7, #84]	; 0x54
		s0 *= recipNorm;
 8004588:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800458a:	69f8      	ldr	r0, [r7, #28]
 800458c:	f7fc fb40 	bl	8000c10 <__aeabi_fmul>
 8004590:	1c03      	adds	r3, r0, #0
 8004592:	61fb      	str	r3, [r7, #28]
		s1 *= recipNorm;
 8004594:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004596:	69b8      	ldr	r0, [r7, #24]
 8004598:	f7fc fb3a 	bl	8000c10 <__aeabi_fmul>
 800459c:	1c03      	adds	r3, r0, #0
 800459e:	61bb      	str	r3, [r7, #24]
		s2 *= recipNorm;
 80045a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80045a2:	6978      	ldr	r0, [r7, #20]
 80045a4:	f7fc fb34 	bl	8000c10 <__aeabi_fmul>
 80045a8:	1c03      	adds	r3, r0, #0
 80045aa:	617b      	str	r3, [r7, #20]
		s3 *= recipNorm;
 80045ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80045ae:	6938      	ldr	r0, [r7, #16]
 80045b0:	f7fc fb2e 	bl	8000c10 <__aeabi_fmul>
 80045b4:	1c03      	adds	r3, r0, #0
 80045b6:	613b      	str	r3, [r7, #16]

		// Apply feedback step
		qDot1 -= Beta * s0;
 80045b8:	4b95      	ldr	r3, [pc, #596]	; (8004810 <MadgwickFilterArduino+0x834>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	69f9      	ldr	r1, [r7, #28]
 80045be:	1c18      	adds	r0, r3, #0
 80045c0:	f7fc fb26 	bl	8000c10 <__aeabi_fmul>
 80045c4:	1c03      	adds	r3, r0, #0
 80045c6:	1c19      	adds	r1, r3, #0
 80045c8:	248c      	movs	r4, #140	; 0x8c
 80045ca:	193b      	adds	r3, r7, r4
 80045cc:	6818      	ldr	r0, [r3, #0]
 80045ce:	f7fc fc39 	bl	8000e44 <__aeabi_fsub>
 80045d2:	1c03      	adds	r3, r0, #0
 80045d4:	193a      	adds	r2, r7, r4
 80045d6:	6013      	str	r3, [r2, #0]
		qDot2 -= Beta * s1;
 80045d8:	4b8d      	ldr	r3, [pc, #564]	; (8004810 <MadgwickFilterArduino+0x834>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69b9      	ldr	r1, [r7, #24]
 80045de:	1c18      	adds	r0, r3, #0
 80045e0:	f7fc fb16 	bl	8000c10 <__aeabi_fmul>
 80045e4:	1c03      	adds	r3, r0, #0
 80045e6:	1c19      	adds	r1, r3, #0
 80045e8:	2488      	movs	r4, #136	; 0x88
 80045ea:	193b      	adds	r3, r7, r4
 80045ec:	6818      	ldr	r0, [r3, #0]
 80045ee:	f7fc fc29 	bl	8000e44 <__aeabi_fsub>
 80045f2:	1c03      	adds	r3, r0, #0
 80045f4:	193a      	adds	r2, r7, r4
 80045f6:	6013      	str	r3, [r2, #0]
		qDot3 -= Beta * s2;
 80045f8:	4b85      	ldr	r3, [pc, #532]	; (8004810 <MadgwickFilterArduino+0x834>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6979      	ldr	r1, [r7, #20]
 80045fe:	1c18      	adds	r0, r3, #0
 8004600:	f7fc fb06 	bl	8000c10 <__aeabi_fmul>
 8004604:	1c03      	adds	r3, r0, #0
 8004606:	1c19      	adds	r1, r3, #0
 8004608:	2484      	movs	r4, #132	; 0x84
 800460a:	193b      	adds	r3, r7, r4
 800460c:	6818      	ldr	r0, [r3, #0]
 800460e:	f7fc fc19 	bl	8000e44 <__aeabi_fsub>
 8004612:	1c03      	adds	r3, r0, #0
 8004614:	193a      	adds	r2, r7, r4
 8004616:	6013      	str	r3, [r2, #0]
		qDot4 -= Beta * s3;
 8004618:	4b7d      	ldr	r3, [pc, #500]	; (8004810 <MadgwickFilterArduino+0x834>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6939      	ldr	r1, [r7, #16]
 800461e:	1c18      	adds	r0, r3, #0
 8004620:	f7fc faf6 	bl	8000c10 <__aeabi_fmul>
 8004624:	1c03      	adds	r3, r0, #0
 8004626:	1c19      	adds	r1, r3, #0
 8004628:	2480      	movs	r4, #128	; 0x80
 800462a:	193b      	adds	r3, r7, r4
 800462c:	6818      	ldr	r0, [r3, #0]
 800462e:	f7fc fc09 	bl	8000e44 <__aeabi_fsub>
 8004632:	1c03      	adds	r3, r0, #0
 8004634:	193a      	adds	r2, r7, r4
 8004636:	6013      	str	r3, [r2, #0]
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * SAMPLE_TIME_ICM/1000.0;
 8004638:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800463a:	f7fe fc49 	bl	8002ed0 <__aeabi_f2d>
 800463e:	0004      	movs	r4, r0
 8004640:	000d      	movs	r5, r1
 8004642:	4974      	ldr	r1, [pc, #464]	; (8004814 <MadgwickFilterArduino+0x838>)
 8004644:	238c      	movs	r3, #140	; 0x8c
 8004646:	18fb      	adds	r3, r7, r3
 8004648:	6818      	ldr	r0, [r3, #0]
 800464a:	f7fc fae1 	bl	8000c10 <__aeabi_fmul>
 800464e:	1c03      	adds	r3, r0, #0
 8004650:	1c18      	adds	r0, r3, #0
 8004652:	f7fe fc3d 	bl	8002ed0 <__aeabi_f2d>
 8004656:	2200      	movs	r2, #0
 8004658:	4b6f      	ldr	r3, [pc, #444]	; (8004818 <MadgwickFilterArduino+0x83c>)
 800465a:	f7fd f98b 	bl	8001974 <__aeabi_ddiv>
 800465e:	0002      	movs	r2, r0
 8004660:	000b      	movs	r3, r1
 8004662:	0020      	movs	r0, r4
 8004664:	0029      	movs	r1, r5
 8004666:	f7fc fe1b 	bl	80012a0 <__aeabi_dadd>
 800466a:	0002      	movs	r2, r0
 800466c:	000b      	movs	r3, r1
 800466e:	0010      	movs	r0, r2
 8004670:	0019      	movs	r1, r3
 8004672:	f7fe fc75 	bl	8002f60 <__aeabi_d2f>
 8004676:	1c03      	adds	r3, r0, #0
 8004678:	667b      	str	r3, [r7, #100]	; 0x64
	q1 += qDot2 * SAMPLE_TIME_ICM/1000.0;
 800467a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800467c:	f7fe fc28 	bl	8002ed0 <__aeabi_f2d>
 8004680:	0004      	movs	r4, r0
 8004682:	000d      	movs	r5, r1
 8004684:	4963      	ldr	r1, [pc, #396]	; (8004814 <MadgwickFilterArduino+0x838>)
 8004686:	2388      	movs	r3, #136	; 0x88
 8004688:	18fb      	adds	r3, r7, r3
 800468a:	6818      	ldr	r0, [r3, #0]
 800468c:	f7fc fac0 	bl	8000c10 <__aeabi_fmul>
 8004690:	1c03      	adds	r3, r0, #0
 8004692:	1c18      	adds	r0, r3, #0
 8004694:	f7fe fc1c 	bl	8002ed0 <__aeabi_f2d>
 8004698:	2200      	movs	r2, #0
 800469a:	4b5f      	ldr	r3, [pc, #380]	; (8004818 <MadgwickFilterArduino+0x83c>)
 800469c:	f7fd f96a 	bl	8001974 <__aeabi_ddiv>
 80046a0:	0002      	movs	r2, r0
 80046a2:	000b      	movs	r3, r1
 80046a4:	0020      	movs	r0, r4
 80046a6:	0029      	movs	r1, r5
 80046a8:	f7fc fdfa 	bl	80012a0 <__aeabi_dadd>
 80046ac:	0002      	movs	r2, r0
 80046ae:	000b      	movs	r3, r1
 80046b0:	0010      	movs	r0, r2
 80046b2:	0019      	movs	r1, r3
 80046b4:	f7fe fc54 	bl	8002f60 <__aeabi_d2f>
 80046b8:	1c03      	adds	r3, r0, #0
 80046ba:	663b      	str	r3, [r7, #96]	; 0x60
	q2 += qDot3 * SAMPLE_TIME_ICM/1000.0;
 80046bc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80046be:	f7fe fc07 	bl	8002ed0 <__aeabi_f2d>
 80046c2:	0004      	movs	r4, r0
 80046c4:	000d      	movs	r5, r1
 80046c6:	4953      	ldr	r1, [pc, #332]	; (8004814 <MadgwickFilterArduino+0x838>)
 80046c8:	2384      	movs	r3, #132	; 0x84
 80046ca:	18fb      	adds	r3, r7, r3
 80046cc:	6818      	ldr	r0, [r3, #0]
 80046ce:	f7fc fa9f 	bl	8000c10 <__aeabi_fmul>
 80046d2:	1c03      	adds	r3, r0, #0
 80046d4:	1c18      	adds	r0, r3, #0
 80046d6:	f7fe fbfb 	bl	8002ed0 <__aeabi_f2d>
 80046da:	2200      	movs	r2, #0
 80046dc:	4b4e      	ldr	r3, [pc, #312]	; (8004818 <MadgwickFilterArduino+0x83c>)
 80046de:	f7fd f949 	bl	8001974 <__aeabi_ddiv>
 80046e2:	0002      	movs	r2, r0
 80046e4:	000b      	movs	r3, r1
 80046e6:	0020      	movs	r0, r4
 80046e8:	0029      	movs	r1, r5
 80046ea:	f7fc fdd9 	bl	80012a0 <__aeabi_dadd>
 80046ee:	0002      	movs	r2, r0
 80046f0:	000b      	movs	r3, r1
 80046f2:	0010      	movs	r0, r2
 80046f4:	0019      	movs	r1, r3
 80046f6:	f7fe fc33 	bl	8002f60 <__aeabi_d2f>
 80046fa:	1c03      	adds	r3, r0, #0
 80046fc:	65fb      	str	r3, [r7, #92]	; 0x5c
	q3 += qDot4 * SAMPLE_TIME_ICM/1000.0;
 80046fe:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004700:	f7fe fbe6 	bl	8002ed0 <__aeabi_f2d>
 8004704:	0004      	movs	r4, r0
 8004706:	000d      	movs	r5, r1
 8004708:	4942      	ldr	r1, [pc, #264]	; (8004814 <MadgwickFilterArduino+0x838>)
 800470a:	2380      	movs	r3, #128	; 0x80
 800470c:	18fb      	adds	r3, r7, r3
 800470e:	6818      	ldr	r0, [r3, #0]
 8004710:	f7fc fa7e 	bl	8000c10 <__aeabi_fmul>
 8004714:	1c03      	adds	r3, r0, #0
 8004716:	1c18      	adds	r0, r3, #0
 8004718:	f7fe fbda 	bl	8002ed0 <__aeabi_f2d>
 800471c:	2200      	movs	r2, #0
 800471e:	4b3e      	ldr	r3, [pc, #248]	; (8004818 <MadgwickFilterArduino+0x83c>)
 8004720:	f7fd f928 	bl	8001974 <__aeabi_ddiv>
 8004724:	0002      	movs	r2, r0
 8004726:	000b      	movs	r3, r1
 8004728:	0020      	movs	r0, r4
 800472a:	0029      	movs	r1, r5
 800472c:	f7fc fdb8 	bl	80012a0 <__aeabi_dadd>
 8004730:	0002      	movs	r2, r0
 8004732:	000b      	movs	r3, r1
 8004734:	0010      	movs	r0, r2
 8004736:	0019      	movs	r1, r3
 8004738:	f7fe fc12 	bl	8002f60 <__aeabi_d2f>
 800473c:	1c03      	adds	r3, r0, #0
 800473e:	65bb      	str	r3, [r7, #88]	; 0x58

	// Normalise quaternion
	recipNorm = 1.0/sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004740:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8004742:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004744:	f7fc fa64 	bl	8000c10 <__aeabi_fmul>
 8004748:	1c03      	adds	r3, r0, #0
 800474a:	1c1c      	adds	r4, r3, #0
 800474c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800474e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004750:	f7fc fa5e 	bl	8000c10 <__aeabi_fmul>
 8004754:	1c03      	adds	r3, r0, #0
 8004756:	1c19      	adds	r1, r3, #0
 8004758:	1c20      	adds	r0, r4, #0
 800475a:	f7fb fef3 	bl	8000544 <__aeabi_fadd>
 800475e:	1c03      	adds	r3, r0, #0
 8004760:	1c1c      	adds	r4, r3, #0
 8004762:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004764:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004766:	f7fc fa53 	bl	8000c10 <__aeabi_fmul>
 800476a:	1c03      	adds	r3, r0, #0
 800476c:	1c19      	adds	r1, r3, #0
 800476e:	1c20      	adds	r0, r4, #0
 8004770:	f7fb fee8 	bl	8000544 <__aeabi_fadd>
 8004774:	1c03      	adds	r3, r0, #0
 8004776:	1c1c      	adds	r4, r3, #0
 8004778:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800477a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800477c:	f7fc fa48 	bl	8000c10 <__aeabi_fmul>
 8004780:	1c03      	adds	r3, r0, #0
 8004782:	1c19      	adds	r1, r3, #0
 8004784:	1c20      	adds	r0, r4, #0
 8004786:	f7fb fedd 	bl	8000544 <__aeabi_fadd>
 800478a:	1c03      	adds	r3, r0, #0
 800478c:	1c18      	adds	r0, r3, #0
 800478e:	f7fe fb9f 	bl	8002ed0 <__aeabi_f2d>
 8004792:	0002      	movs	r2, r0
 8004794:	000b      	movs	r3, r1
 8004796:	0010      	movs	r0, r2
 8004798:	0019      	movs	r1, r3
 800479a:	f007 ff5d 	bl	800c658 <sqrt>
 800479e:	0002      	movs	r2, r0
 80047a0:	000b      	movs	r3, r1
 80047a2:	2000      	movs	r0, #0
 80047a4:	4919      	ldr	r1, [pc, #100]	; (800480c <MadgwickFilterArduino+0x830>)
 80047a6:	f7fd f8e5 	bl	8001974 <__aeabi_ddiv>
 80047aa:	0002      	movs	r2, r0
 80047ac:	000b      	movs	r3, r1
 80047ae:	0010      	movs	r0, r2
 80047b0:	0019      	movs	r1, r3
 80047b2:	f7fe fbd5 	bl	8002f60 <__aeabi_d2f>
 80047b6:	1c03      	adds	r3, r0, #0
 80047b8:	657b      	str	r3, [r7, #84]	; 0x54
	q0 *= recipNorm;
 80047ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047bc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80047be:	f7fc fa27 	bl	8000c10 <__aeabi_fmul>
 80047c2:	1c03      	adds	r3, r0, #0
 80047c4:	667b      	str	r3, [r7, #100]	; 0x64
	q1 *= recipNorm;
 80047c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047c8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80047ca:	f7fc fa21 	bl	8000c10 <__aeabi_fmul>
 80047ce:	1c03      	adds	r3, r0, #0
 80047d0:	663b      	str	r3, [r7, #96]	; 0x60
	q2 *= recipNorm;
 80047d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047d4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80047d6:	f7fc fa1b 	bl	8000c10 <__aeabi_fmul>
 80047da:	1c03      	adds	r3, r0, #0
 80047dc:	65fb      	str	r3, [r7, #92]	; 0x5c
	q3 *= recipNorm;
 80047de:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047e0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80047e2:	f7fc fa15 	bl	8000c10 <__aeabi_fmul>
 80047e6:	1c03      	adds	r3, r0, #0
 80047e8:	65bb      	str	r3, [r7, #88]	; 0x58

	q->q1 = q0;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80047ee:	601a      	str	r2, [r3, #0]
	q->q2 = q1;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80047f4:	605a      	str	r2, [r3, #4]
	q->q3 = q2;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80047fa:	609a      	str	r2, [r3, #8]
	q->q4 = q3;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004800:	60da      	str	r2, [r3, #12]
}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	46bd      	mov	sp, r7
 8004806:	b024      	add	sp, #144	; 0x90
 8004808:	bdb0      	pop	{r4, r5, r7, pc}
 800480a:	46c0      	nop			; (mov r8, r8)
 800480c:	3ff00000 	.word	0x3ff00000
 8004810:	20000000 	.word	0x20000000
 8004814:	41a00000 	.word	0x41a00000
 8004818:	408f4000 	.word	0x408f4000

0800481c <CalculateRotationMatrix>:
	quad->q3 /= length;
	quad->q4 /= length;

}

void CalculateRotationMatrix(float* acc_biaz){
 800481c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800481e:	b0a7      	sub	sp, #156	; 0x9c
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
	struct matrix Roll;
	struct matrix Pitch;
	struct matrix Yaw;
	struct matrix YawTimesPitch;

	Roll.a11 = 1;
 8004824:	2474      	movs	r4, #116	; 0x74
 8004826:	193b      	adds	r3, r7, r4
 8004828:	22fe      	movs	r2, #254	; 0xfe
 800482a:	0592      	lsls	r2, r2, #22
 800482c:	601a      	str	r2, [r3, #0]
	Roll.a12 = 0;
 800482e:	193b      	adds	r3, r7, r4
 8004830:	2200      	movs	r2, #0
 8004832:	605a      	str	r2, [r3, #4]
	Roll.a13 = 0;
 8004834:	193b      	adds	r3, r7, r4
 8004836:	2200      	movs	r2, #0
 8004838:	609a      	str	r2, [r3, #8]
	Roll.a21 = 0;
 800483a:	193b      	adds	r3, r7, r4
 800483c:	2200      	movs	r2, #0
 800483e:	60da      	str	r2, [r3, #12]
	Roll.a22= cos(acc_biaz[0]);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	1c18      	adds	r0, r3, #0
 8004846:	f7fe fb43 	bl	8002ed0 <__aeabi_f2d>
 800484a:	0002      	movs	r2, r0
 800484c:	000b      	movs	r3, r1
 800484e:	0010      	movs	r0, r2
 8004850:	0019      	movs	r1, r3
 8004852:	f007 fd89 	bl	800c368 <cos>
 8004856:	0002      	movs	r2, r0
 8004858:	000b      	movs	r3, r1
 800485a:	0010      	movs	r0, r2
 800485c:	0019      	movs	r1, r3
 800485e:	f7fe fb7f 	bl	8002f60 <__aeabi_d2f>
 8004862:	1c02      	adds	r2, r0, #0
 8004864:	193b      	adds	r3, r7, r4
 8004866:	611a      	str	r2, [r3, #16]
	Roll.a23 = -sin(acc_biaz[0]);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	1c18      	adds	r0, r3, #0
 800486e:	f7fe fb2f 	bl	8002ed0 <__aeabi_f2d>
 8004872:	0002      	movs	r2, r0
 8004874:	000b      	movs	r3, r1
 8004876:	0010      	movs	r0, r2
 8004878:	0019      	movs	r1, r3
 800487a:	f007 fdbb 	bl	800c3f4 <sin>
 800487e:	0002      	movs	r2, r0
 8004880:	000b      	movs	r3, r1
 8004882:	0010      	movs	r0, r2
 8004884:	0019      	movs	r1, r3
 8004886:	f7fe fb6b 	bl	8002f60 <__aeabi_d2f>
 800488a:	1c02      	adds	r2, r0, #0
 800488c:	2380      	movs	r3, #128	; 0x80
 800488e:	061b      	lsls	r3, r3, #24
 8004890:	405a      	eors	r2, r3
 8004892:	0025      	movs	r5, r4
 8004894:	197b      	adds	r3, r7, r5
 8004896:	615a      	str	r2, [r3, #20]
	Roll.a31 = 0;
 8004898:	197b      	adds	r3, r7, r5
 800489a:	2200      	movs	r2, #0
 800489c:	619a      	str	r2, [r3, #24]
	Roll.a32 = sin(acc_biaz[0]);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	1c18      	adds	r0, r3, #0
 80048a4:	f7fe fb14 	bl	8002ed0 <__aeabi_f2d>
 80048a8:	0002      	movs	r2, r0
 80048aa:	000b      	movs	r3, r1
 80048ac:	0010      	movs	r0, r2
 80048ae:	0019      	movs	r1, r3
 80048b0:	f007 fda0 	bl	800c3f4 <sin>
 80048b4:	0002      	movs	r2, r0
 80048b6:	000b      	movs	r3, r1
 80048b8:	0010      	movs	r0, r2
 80048ba:	0019      	movs	r1, r3
 80048bc:	f7fe fb50 	bl	8002f60 <__aeabi_d2f>
 80048c0:	1c02      	adds	r2, r0, #0
 80048c2:	197b      	adds	r3, r7, r5
 80048c4:	61da      	str	r2, [r3, #28]
	Roll.a33 = cos(acc_biaz[0]);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	1c18      	adds	r0, r3, #0
 80048cc:	f7fe fb00 	bl	8002ed0 <__aeabi_f2d>
 80048d0:	0002      	movs	r2, r0
 80048d2:	000b      	movs	r3, r1
 80048d4:	0010      	movs	r0, r2
 80048d6:	0019      	movs	r1, r3
 80048d8:	f007 fd46 	bl	800c368 <cos>
 80048dc:	0002      	movs	r2, r0
 80048de:	000b      	movs	r3, r1
 80048e0:	0010      	movs	r0, r2
 80048e2:	0019      	movs	r1, r3
 80048e4:	f7fe fb3c 	bl	8002f60 <__aeabi_d2f>
 80048e8:	1c02      	adds	r2, r0, #0
 80048ea:	197b      	adds	r3, r7, r5
 80048ec:	621a      	str	r2, [r3, #32]

	Pitch.a11 = cos(acc_biaz[1]);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3304      	adds	r3, #4
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	1c18      	adds	r0, r3, #0
 80048f6:	f7fe faeb 	bl	8002ed0 <__aeabi_f2d>
 80048fa:	0002      	movs	r2, r0
 80048fc:	000b      	movs	r3, r1
 80048fe:	0010      	movs	r0, r2
 8004900:	0019      	movs	r1, r3
 8004902:	f007 fd31 	bl	800c368 <cos>
 8004906:	0002      	movs	r2, r0
 8004908:	000b      	movs	r3, r1
 800490a:	0010      	movs	r0, r2
 800490c:	0019      	movs	r1, r3
 800490e:	f7fe fb27 	bl	8002f60 <__aeabi_d2f>
 8004912:	1c02      	adds	r2, r0, #0
 8004914:	2450      	movs	r4, #80	; 0x50
 8004916:	193b      	adds	r3, r7, r4
 8004918:	601a      	str	r2, [r3, #0]
	Pitch.a12 = 0;
 800491a:	193b      	adds	r3, r7, r4
 800491c:	2200      	movs	r2, #0
 800491e:	605a      	str	r2, [r3, #4]
	Pitch.a13 = sin(acc_biaz[1]);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3304      	adds	r3, #4
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	1c18      	adds	r0, r3, #0
 8004928:	f7fe fad2 	bl	8002ed0 <__aeabi_f2d>
 800492c:	0002      	movs	r2, r0
 800492e:	000b      	movs	r3, r1
 8004930:	0010      	movs	r0, r2
 8004932:	0019      	movs	r1, r3
 8004934:	f007 fd5e 	bl	800c3f4 <sin>
 8004938:	0002      	movs	r2, r0
 800493a:	000b      	movs	r3, r1
 800493c:	0010      	movs	r0, r2
 800493e:	0019      	movs	r1, r3
 8004940:	f7fe fb0e 	bl	8002f60 <__aeabi_d2f>
 8004944:	1c02      	adds	r2, r0, #0
 8004946:	193b      	adds	r3, r7, r4
 8004948:	609a      	str	r2, [r3, #8]
	Pitch.a21 = 0;
 800494a:	193b      	adds	r3, r7, r4
 800494c:	2200      	movs	r2, #0
 800494e:	60da      	str	r2, [r3, #12]
	Pitch.a22 = 1;
 8004950:	193b      	adds	r3, r7, r4
 8004952:	22fe      	movs	r2, #254	; 0xfe
 8004954:	0592      	lsls	r2, r2, #22
 8004956:	611a      	str	r2, [r3, #16]
	Pitch.a23 = 0;
 8004958:	193b      	adds	r3, r7, r4
 800495a:	2200      	movs	r2, #0
 800495c:	615a      	str	r2, [r3, #20]
	Pitch.a31 = -sin(acc_biaz[1]);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	3304      	adds	r3, #4
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	1c18      	adds	r0, r3, #0
 8004966:	f7fe fab3 	bl	8002ed0 <__aeabi_f2d>
 800496a:	0002      	movs	r2, r0
 800496c:	000b      	movs	r3, r1
 800496e:	0010      	movs	r0, r2
 8004970:	0019      	movs	r1, r3
 8004972:	f007 fd3f 	bl	800c3f4 <sin>
 8004976:	0002      	movs	r2, r0
 8004978:	000b      	movs	r3, r1
 800497a:	0010      	movs	r0, r2
 800497c:	0019      	movs	r1, r3
 800497e:	f7fe faef 	bl	8002f60 <__aeabi_d2f>
 8004982:	1c02      	adds	r2, r0, #0
 8004984:	2380      	movs	r3, #128	; 0x80
 8004986:	061b      	lsls	r3, r3, #24
 8004988:	405a      	eors	r2, r3
 800498a:	193b      	adds	r3, r7, r4
 800498c:	619a      	str	r2, [r3, #24]
	Pitch.a32 = 0;
 800498e:	193b      	adds	r3, r7, r4
 8004990:	2200      	movs	r2, #0
 8004992:	61da      	str	r2, [r3, #28]
	Pitch.a33 = cos(acc_biaz[1]);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3304      	adds	r3, #4
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	1c18      	adds	r0, r3, #0
 800499c:	f7fe fa98 	bl	8002ed0 <__aeabi_f2d>
 80049a0:	0002      	movs	r2, r0
 80049a2:	000b      	movs	r3, r1
 80049a4:	0010      	movs	r0, r2
 80049a6:	0019      	movs	r1, r3
 80049a8:	f007 fcde 	bl	800c368 <cos>
 80049ac:	0002      	movs	r2, r0
 80049ae:	000b      	movs	r3, r1
 80049b0:	0010      	movs	r0, r2
 80049b2:	0019      	movs	r1, r3
 80049b4:	f7fe fad4 	bl	8002f60 <__aeabi_d2f>
 80049b8:	1c02      	adds	r2, r0, #0
 80049ba:	0021      	movs	r1, r4
 80049bc:	193b      	adds	r3, r7, r4
 80049be:	621a      	str	r2, [r3, #32]

	Yaw.a11 = 1;
 80049c0:	202c      	movs	r0, #44	; 0x2c
 80049c2:	183b      	adds	r3, r7, r0
 80049c4:	22fe      	movs	r2, #254	; 0xfe
 80049c6:	0592      	lsls	r2, r2, #22
 80049c8:	601a      	str	r2, [r3, #0]
	Yaw.a12 = 0;
 80049ca:	183b      	adds	r3, r7, r0
 80049cc:	2200      	movs	r2, #0
 80049ce:	605a      	str	r2, [r3, #4]
	Yaw.a13 = 0;
 80049d0:	183b      	adds	r3, r7, r0
 80049d2:	2200      	movs	r2, #0
 80049d4:	609a      	str	r2, [r3, #8]
	Yaw.a21 = 0;
 80049d6:	183b      	adds	r3, r7, r0
 80049d8:	2200      	movs	r2, #0
 80049da:	60da      	str	r2, [r3, #12]
	Yaw.a22 = 1;
 80049dc:	183b      	adds	r3, r7, r0
 80049de:	22fe      	movs	r2, #254	; 0xfe
 80049e0:	0592      	lsls	r2, r2, #22
 80049e2:	611a      	str	r2, [r3, #16]
	Yaw.a23 = 0;
 80049e4:	183b      	adds	r3, r7, r0
 80049e6:	2200      	movs	r2, #0
 80049e8:	615a      	str	r2, [r3, #20]
	Yaw.a31 = 0;
 80049ea:	183b      	adds	r3, r7, r0
 80049ec:	2200      	movs	r2, #0
 80049ee:	619a      	str	r2, [r3, #24]
	Yaw.a32 = 0;
 80049f0:	183b      	adds	r3, r7, r0
 80049f2:	2200      	movs	r2, #0
 80049f4:	61da      	str	r2, [r3, #28]
	Yaw.a33 = 1;
 80049f6:	183b      	adds	r3, r7, r0
 80049f8:	22fe      	movs	r2, #254	; 0xfe
 80049fa:	0592      	lsls	r2, r2, #22
 80049fc:	621a      	str	r2, [r3, #32]

	YawTimesPitch.a11 = Yaw.a11*Pitch.a11 + Yaw.a12*Pitch.a21 + Yaw.a13*Pitch.a31;
 80049fe:	183b      	adds	r3, r7, r0
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	000e      	movs	r6, r1
 8004a04:	19bb      	adds	r3, r7, r6
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	1c19      	adds	r1, r3, #0
 8004a0a:	1c10      	adds	r0, r2, #0
 8004a0c:	f7fc f900 	bl	8000c10 <__aeabi_fmul>
 8004a10:	1c03      	adds	r3, r0, #0
 8004a12:	1c1c      	adds	r4, r3, #0
 8004a14:	202c      	movs	r0, #44	; 0x2c
 8004a16:	183b      	adds	r3, r7, r0
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	19bb      	adds	r3, r7, r6
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	1c19      	adds	r1, r3, #0
 8004a20:	1c10      	adds	r0, r2, #0
 8004a22:	f7fc f8f5 	bl	8000c10 <__aeabi_fmul>
 8004a26:	1c03      	adds	r3, r0, #0
 8004a28:	1c19      	adds	r1, r3, #0
 8004a2a:	1c20      	adds	r0, r4, #0
 8004a2c:	f7fb fd8a 	bl	8000544 <__aeabi_fadd>
 8004a30:	1c03      	adds	r3, r0, #0
 8004a32:	1c1c      	adds	r4, r3, #0
 8004a34:	202c      	movs	r0, #44	; 0x2c
 8004a36:	183b      	adds	r3, r7, r0
 8004a38:	689a      	ldr	r2, [r3, #8]
 8004a3a:	19bb      	adds	r3, r7, r6
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	1c19      	adds	r1, r3, #0
 8004a40:	1c10      	adds	r0, r2, #0
 8004a42:	f7fc f8e5 	bl	8000c10 <__aeabi_fmul>
 8004a46:	1c03      	adds	r3, r0, #0
 8004a48:	1c19      	adds	r1, r3, #0
 8004a4a:	1c20      	adds	r0, r4, #0
 8004a4c:	f7fb fd7a 	bl	8000544 <__aeabi_fadd>
 8004a50:	1c03      	adds	r3, r0, #0
 8004a52:	1c1a      	adds	r2, r3, #0
 8004a54:	2308      	movs	r3, #8
 8004a56:	18fb      	adds	r3, r7, r3
 8004a58:	601a      	str	r2, [r3, #0]
	YawTimesPitch.a12 = Yaw.a11*Pitch.a12 + Yaw.a12*Pitch.a22 + Yaw.a13*Pitch.a32;
 8004a5a:	202c      	movs	r0, #44	; 0x2c
 8004a5c:	183b      	adds	r3, r7, r0
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	19bb      	adds	r3, r7, r6
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	1c19      	adds	r1, r3, #0
 8004a66:	1c10      	adds	r0, r2, #0
 8004a68:	f7fc f8d2 	bl	8000c10 <__aeabi_fmul>
 8004a6c:	1c03      	adds	r3, r0, #0
 8004a6e:	1c1c      	adds	r4, r3, #0
 8004a70:	202c      	movs	r0, #44	; 0x2c
 8004a72:	183b      	adds	r3, r7, r0
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	19bb      	adds	r3, r7, r6
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	1c19      	adds	r1, r3, #0
 8004a7c:	1c10      	adds	r0, r2, #0
 8004a7e:	f7fc f8c7 	bl	8000c10 <__aeabi_fmul>
 8004a82:	1c03      	adds	r3, r0, #0
 8004a84:	1c19      	adds	r1, r3, #0
 8004a86:	1c20      	adds	r0, r4, #0
 8004a88:	f7fb fd5c 	bl	8000544 <__aeabi_fadd>
 8004a8c:	1c03      	adds	r3, r0, #0
 8004a8e:	1c1c      	adds	r4, r3, #0
 8004a90:	202c      	movs	r0, #44	; 0x2c
 8004a92:	183b      	adds	r3, r7, r0
 8004a94:	689a      	ldr	r2, [r3, #8]
 8004a96:	19bb      	adds	r3, r7, r6
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	1c19      	adds	r1, r3, #0
 8004a9c:	1c10      	adds	r0, r2, #0
 8004a9e:	f7fc f8b7 	bl	8000c10 <__aeabi_fmul>
 8004aa2:	1c03      	adds	r3, r0, #0
 8004aa4:	1c19      	adds	r1, r3, #0
 8004aa6:	1c20      	adds	r0, r4, #0
 8004aa8:	f7fb fd4c 	bl	8000544 <__aeabi_fadd>
 8004aac:	1c03      	adds	r3, r0, #0
 8004aae:	1c1a      	adds	r2, r3, #0
 8004ab0:	2308      	movs	r3, #8
 8004ab2:	18fb      	adds	r3, r7, r3
 8004ab4:	605a      	str	r2, [r3, #4]
	YawTimesPitch.a13 = Yaw.a11*Pitch.a13 + Yaw.a12*Pitch.a23 + Yaw.a13*Pitch.a33;
 8004ab6:	202c      	movs	r0, #44	; 0x2c
 8004ab8:	183b      	adds	r3, r7, r0
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	19bb      	adds	r3, r7, r6
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	1c19      	adds	r1, r3, #0
 8004ac2:	1c10      	adds	r0, r2, #0
 8004ac4:	f7fc f8a4 	bl	8000c10 <__aeabi_fmul>
 8004ac8:	1c03      	adds	r3, r0, #0
 8004aca:	1c1c      	adds	r4, r3, #0
 8004acc:	202c      	movs	r0, #44	; 0x2c
 8004ace:	183b      	adds	r3, r7, r0
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	19bb      	adds	r3, r7, r6
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	1c19      	adds	r1, r3, #0
 8004ad8:	1c10      	adds	r0, r2, #0
 8004ada:	f7fc f899 	bl	8000c10 <__aeabi_fmul>
 8004ade:	1c03      	adds	r3, r0, #0
 8004ae0:	1c19      	adds	r1, r3, #0
 8004ae2:	1c20      	adds	r0, r4, #0
 8004ae4:	f7fb fd2e 	bl	8000544 <__aeabi_fadd>
 8004ae8:	1c03      	adds	r3, r0, #0
 8004aea:	1c1c      	adds	r4, r3, #0
 8004aec:	202c      	movs	r0, #44	; 0x2c
 8004aee:	183b      	adds	r3, r7, r0
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	19bb      	adds	r3, r7, r6
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	1c19      	adds	r1, r3, #0
 8004af8:	1c10      	adds	r0, r2, #0
 8004afa:	f7fc f889 	bl	8000c10 <__aeabi_fmul>
 8004afe:	1c03      	adds	r3, r0, #0
 8004b00:	1c19      	adds	r1, r3, #0
 8004b02:	1c20      	adds	r0, r4, #0
 8004b04:	f7fb fd1e 	bl	8000544 <__aeabi_fadd>
 8004b08:	1c03      	adds	r3, r0, #0
 8004b0a:	1c1a      	adds	r2, r3, #0
 8004b0c:	2308      	movs	r3, #8
 8004b0e:	18fb      	adds	r3, r7, r3
 8004b10:	609a      	str	r2, [r3, #8]
	YawTimesPitch.a21 = Yaw.a21*Pitch.a11 + Yaw.a22*Pitch.a21 + Yaw.a23*Pitch.a31;
 8004b12:	202c      	movs	r0, #44	; 0x2c
 8004b14:	183b      	adds	r3, r7, r0
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	19bb      	adds	r3, r7, r6
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	1c19      	adds	r1, r3, #0
 8004b1e:	1c10      	adds	r0, r2, #0
 8004b20:	f7fc f876 	bl	8000c10 <__aeabi_fmul>
 8004b24:	1c03      	adds	r3, r0, #0
 8004b26:	1c1c      	adds	r4, r3, #0
 8004b28:	202c      	movs	r0, #44	; 0x2c
 8004b2a:	183b      	adds	r3, r7, r0
 8004b2c:	691a      	ldr	r2, [r3, #16]
 8004b2e:	19bb      	adds	r3, r7, r6
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	1c19      	adds	r1, r3, #0
 8004b34:	1c10      	adds	r0, r2, #0
 8004b36:	f7fc f86b 	bl	8000c10 <__aeabi_fmul>
 8004b3a:	1c03      	adds	r3, r0, #0
 8004b3c:	1c19      	adds	r1, r3, #0
 8004b3e:	1c20      	adds	r0, r4, #0
 8004b40:	f7fb fd00 	bl	8000544 <__aeabi_fadd>
 8004b44:	1c03      	adds	r3, r0, #0
 8004b46:	1c1c      	adds	r4, r3, #0
 8004b48:	202c      	movs	r0, #44	; 0x2c
 8004b4a:	183b      	adds	r3, r7, r0
 8004b4c:	695a      	ldr	r2, [r3, #20]
 8004b4e:	19bb      	adds	r3, r7, r6
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	1c19      	adds	r1, r3, #0
 8004b54:	1c10      	adds	r0, r2, #0
 8004b56:	f7fc f85b 	bl	8000c10 <__aeabi_fmul>
 8004b5a:	1c03      	adds	r3, r0, #0
 8004b5c:	1c19      	adds	r1, r3, #0
 8004b5e:	1c20      	adds	r0, r4, #0
 8004b60:	f7fb fcf0 	bl	8000544 <__aeabi_fadd>
 8004b64:	1c03      	adds	r3, r0, #0
 8004b66:	1c1a      	adds	r2, r3, #0
 8004b68:	2308      	movs	r3, #8
 8004b6a:	18fb      	adds	r3, r7, r3
 8004b6c:	60da      	str	r2, [r3, #12]
	YawTimesPitch.a22 = Yaw.a21*Pitch.a12 + Yaw.a22*Pitch.a22 + Yaw.a23*Pitch.a32;
 8004b6e:	202c      	movs	r0, #44	; 0x2c
 8004b70:	183b      	adds	r3, r7, r0
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	19bb      	adds	r3, r7, r6
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	1c19      	adds	r1, r3, #0
 8004b7a:	1c10      	adds	r0, r2, #0
 8004b7c:	f7fc f848 	bl	8000c10 <__aeabi_fmul>
 8004b80:	1c03      	adds	r3, r0, #0
 8004b82:	1c1c      	adds	r4, r3, #0
 8004b84:	202c      	movs	r0, #44	; 0x2c
 8004b86:	183b      	adds	r3, r7, r0
 8004b88:	691a      	ldr	r2, [r3, #16]
 8004b8a:	19bb      	adds	r3, r7, r6
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	1c19      	adds	r1, r3, #0
 8004b90:	1c10      	adds	r0, r2, #0
 8004b92:	f7fc f83d 	bl	8000c10 <__aeabi_fmul>
 8004b96:	1c03      	adds	r3, r0, #0
 8004b98:	1c19      	adds	r1, r3, #0
 8004b9a:	1c20      	adds	r0, r4, #0
 8004b9c:	f7fb fcd2 	bl	8000544 <__aeabi_fadd>
 8004ba0:	1c03      	adds	r3, r0, #0
 8004ba2:	1c1c      	adds	r4, r3, #0
 8004ba4:	202c      	movs	r0, #44	; 0x2c
 8004ba6:	183b      	adds	r3, r7, r0
 8004ba8:	695a      	ldr	r2, [r3, #20]
 8004baa:	19bb      	adds	r3, r7, r6
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	1c19      	adds	r1, r3, #0
 8004bb0:	1c10      	adds	r0, r2, #0
 8004bb2:	f7fc f82d 	bl	8000c10 <__aeabi_fmul>
 8004bb6:	1c03      	adds	r3, r0, #0
 8004bb8:	1c19      	adds	r1, r3, #0
 8004bba:	1c20      	adds	r0, r4, #0
 8004bbc:	f7fb fcc2 	bl	8000544 <__aeabi_fadd>
 8004bc0:	1c03      	adds	r3, r0, #0
 8004bc2:	1c1a      	adds	r2, r3, #0
 8004bc4:	2308      	movs	r3, #8
 8004bc6:	18fb      	adds	r3, r7, r3
 8004bc8:	611a      	str	r2, [r3, #16]
	YawTimesPitch.a23 = Yaw.a21*Pitch.a13 + Yaw.a22*Pitch.a23 + Yaw.a23*Pitch.a33;
 8004bca:	202c      	movs	r0, #44	; 0x2c
 8004bcc:	183b      	adds	r3, r7, r0
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	19bb      	adds	r3, r7, r6
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	1c19      	adds	r1, r3, #0
 8004bd6:	1c10      	adds	r0, r2, #0
 8004bd8:	f7fc f81a 	bl	8000c10 <__aeabi_fmul>
 8004bdc:	1c03      	adds	r3, r0, #0
 8004bde:	1c1c      	adds	r4, r3, #0
 8004be0:	202c      	movs	r0, #44	; 0x2c
 8004be2:	183b      	adds	r3, r7, r0
 8004be4:	691a      	ldr	r2, [r3, #16]
 8004be6:	19bb      	adds	r3, r7, r6
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	1c19      	adds	r1, r3, #0
 8004bec:	1c10      	adds	r0, r2, #0
 8004bee:	f7fc f80f 	bl	8000c10 <__aeabi_fmul>
 8004bf2:	1c03      	adds	r3, r0, #0
 8004bf4:	1c19      	adds	r1, r3, #0
 8004bf6:	1c20      	adds	r0, r4, #0
 8004bf8:	f7fb fca4 	bl	8000544 <__aeabi_fadd>
 8004bfc:	1c03      	adds	r3, r0, #0
 8004bfe:	1c1c      	adds	r4, r3, #0
 8004c00:	202c      	movs	r0, #44	; 0x2c
 8004c02:	183b      	adds	r3, r7, r0
 8004c04:	695a      	ldr	r2, [r3, #20]
 8004c06:	19bb      	adds	r3, r7, r6
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	1c19      	adds	r1, r3, #0
 8004c0c:	1c10      	adds	r0, r2, #0
 8004c0e:	f7fb ffff 	bl	8000c10 <__aeabi_fmul>
 8004c12:	1c03      	adds	r3, r0, #0
 8004c14:	1c19      	adds	r1, r3, #0
 8004c16:	1c20      	adds	r0, r4, #0
 8004c18:	f7fb fc94 	bl	8000544 <__aeabi_fadd>
 8004c1c:	1c03      	adds	r3, r0, #0
 8004c1e:	1c1a      	adds	r2, r3, #0
 8004c20:	2308      	movs	r3, #8
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	615a      	str	r2, [r3, #20]
	YawTimesPitch.a31 = Yaw.a31*Pitch.a11 + Yaw.a32*Pitch.a21 + Yaw.a33*Pitch.a31;
 8004c26:	202c      	movs	r0, #44	; 0x2c
 8004c28:	183b      	adds	r3, r7, r0
 8004c2a:	699a      	ldr	r2, [r3, #24]
 8004c2c:	19bb      	adds	r3, r7, r6
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	1c19      	adds	r1, r3, #0
 8004c32:	1c10      	adds	r0, r2, #0
 8004c34:	f7fb ffec 	bl	8000c10 <__aeabi_fmul>
 8004c38:	1c03      	adds	r3, r0, #0
 8004c3a:	1c1c      	adds	r4, r3, #0
 8004c3c:	202c      	movs	r0, #44	; 0x2c
 8004c3e:	183b      	adds	r3, r7, r0
 8004c40:	69da      	ldr	r2, [r3, #28]
 8004c42:	19bb      	adds	r3, r7, r6
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	1c19      	adds	r1, r3, #0
 8004c48:	1c10      	adds	r0, r2, #0
 8004c4a:	f7fb ffe1 	bl	8000c10 <__aeabi_fmul>
 8004c4e:	1c03      	adds	r3, r0, #0
 8004c50:	1c19      	adds	r1, r3, #0
 8004c52:	1c20      	adds	r0, r4, #0
 8004c54:	f7fb fc76 	bl	8000544 <__aeabi_fadd>
 8004c58:	1c03      	adds	r3, r0, #0
 8004c5a:	1c1c      	adds	r4, r3, #0
 8004c5c:	202c      	movs	r0, #44	; 0x2c
 8004c5e:	183b      	adds	r3, r7, r0
 8004c60:	6a1a      	ldr	r2, [r3, #32]
 8004c62:	19bb      	adds	r3, r7, r6
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	1c19      	adds	r1, r3, #0
 8004c68:	1c10      	adds	r0, r2, #0
 8004c6a:	f7fb ffd1 	bl	8000c10 <__aeabi_fmul>
 8004c6e:	1c03      	adds	r3, r0, #0
 8004c70:	1c19      	adds	r1, r3, #0
 8004c72:	1c20      	adds	r0, r4, #0
 8004c74:	f7fb fc66 	bl	8000544 <__aeabi_fadd>
 8004c78:	1c03      	adds	r3, r0, #0
 8004c7a:	1c1a      	adds	r2, r3, #0
 8004c7c:	2308      	movs	r3, #8
 8004c7e:	18fb      	adds	r3, r7, r3
 8004c80:	619a      	str	r2, [r3, #24]
	YawTimesPitch.a32 = Yaw.a31*Pitch.a12 + Yaw.a32*Pitch.a22 + Yaw.a33*Pitch.a32;
 8004c82:	202c      	movs	r0, #44	; 0x2c
 8004c84:	183b      	adds	r3, r7, r0
 8004c86:	699a      	ldr	r2, [r3, #24]
 8004c88:	19bb      	adds	r3, r7, r6
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	1c19      	adds	r1, r3, #0
 8004c8e:	1c10      	adds	r0, r2, #0
 8004c90:	f7fb ffbe 	bl	8000c10 <__aeabi_fmul>
 8004c94:	1c03      	adds	r3, r0, #0
 8004c96:	1c1c      	adds	r4, r3, #0
 8004c98:	202c      	movs	r0, #44	; 0x2c
 8004c9a:	183b      	adds	r3, r7, r0
 8004c9c:	69da      	ldr	r2, [r3, #28]
 8004c9e:	19bb      	adds	r3, r7, r6
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	1c19      	adds	r1, r3, #0
 8004ca4:	1c10      	adds	r0, r2, #0
 8004ca6:	f7fb ffb3 	bl	8000c10 <__aeabi_fmul>
 8004caa:	1c03      	adds	r3, r0, #0
 8004cac:	1c19      	adds	r1, r3, #0
 8004cae:	1c20      	adds	r0, r4, #0
 8004cb0:	f7fb fc48 	bl	8000544 <__aeabi_fadd>
 8004cb4:	1c03      	adds	r3, r0, #0
 8004cb6:	1c1c      	adds	r4, r3, #0
 8004cb8:	202c      	movs	r0, #44	; 0x2c
 8004cba:	183b      	adds	r3, r7, r0
 8004cbc:	6a1a      	ldr	r2, [r3, #32]
 8004cbe:	19bb      	adds	r3, r7, r6
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	1c19      	adds	r1, r3, #0
 8004cc4:	1c10      	adds	r0, r2, #0
 8004cc6:	f7fb ffa3 	bl	8000c10 <__aeabi_fmul>
 8004cca:	1c03      	adds	r3, r0, #0
 8004ccc:	1c19      	adds	r1, r3, #0
 8004cce:	1c20      	adds	r0, r4, #0
 8004cd0:	f7fb fc38 	bl	8000544 <__aeabi_fadd>
 8004cd4:	1c03      	adds	r3, r0, #0
 8004cd6:	1c1a      	adds	r2, r3, #0
 8004cd8:	2308      	movs	r3, #8
 8004cda:	18fb      	adds	r3, r7, r3
 8004cdc:	61da      	str	r2, [r3, #28]
	YawTimesPitch.a33 = Yaw.a31*Pitch.a13 + Yaw.a32*Pitch.a23 + Yaw.a33*Pitch.a33;
 8004cde:	202c      	movs	r0, #44	; 0x2c
 8004ce0:	183b      	adds	r3, r7, r0
 8004ce2:	699a      	ldr	r2, [r3, #24]
 8004ce4:	19bb      	adds	r3, r7, r6
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	1c19      	adds	r1, r3, #0
 8004cea:	1c10      	adds	r0, r2, #0
 8004cec:	f7fb ff90 	bl	8000c10 <__aeabi_fmul>
 8004cf0:	1c03      	adds	r3, r0, #0
 8004cf2:	1c1c      	adds	r4, r3, #0
 8004cf4:	202c      	movs	r0, #44	; 0x2c
 8004cf6:	183b      	adds	r3, r7, r0
 8004cf8:	69da      	ldr	r2, [r3, #28]
 8004cfa:	19bb      	adds	r3, r7, r6
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	1c19      	adds	r1, r3, #0
 8004d00:	1c10      	adds	r0, r2, #0
 8004d02:	f7fb ff85 	bl	8000c10 <__aeabi_fmul>
 8004d06:	1c03      	adds	r3, r0, #0
 8004d08:	1c19      	adds	r1, r3, #0
 8004d0a:	1c20      	adds	r0, r4, #0
 8004d0c:	f7fb fc1a 	bl	8000544 <__aeabi_fadd>
 8004d10:	1c03      	adds	r3, r0, #0
 8004d12:	1c1c      	adds	r4, r3, #0
 8004d14:	202c      	movs	r0, #44	; 0x2c
 8004d16:	183b      	adds	r3, r7, r0
 8004d18:	6a1a      	ldr	r2, [r3, #32]
 8004d1a:	19bb      	adds	r3, r7, r6
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	1c19      	adds	r1, r3, #0
 8004d20:	1c10      	adds	r0, r2, #0
 8004d22:	f7fb ff75 	bl	8000c10 <__aeabi_fmul>
 8004d26:	1c03      	adds	r3, r0, #0
 8004d28:	1c19      	adds	r1, r3, #0
 8004d2a:	1c20      	adds	r0, r4, #0
 8004d2c:	f7fb fc0a 	bl	8000544 <__aeabi_fadd>
 8004d30:	1c03      	adds	r3, r0, #0
 8004d32:	1c1a      	adds	r2, r3, #0
 8004d34:	2608      	movs	r6, #8
 8004d36:	19bb      	adds	r3, r7, r6
 8004d38:	621a      	str	r2, [r3, #32]

	RotationMatrix.a11 = YawTimesPitch.a11*Roll.a11 + YawTimesPitch.a12*Roll.a21 + YawTimesPitch.a13*Roll.a31;
 8004d3a:	19bb      	adds	r3, r7, r6
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	197b      	adds	r3, r7, r5
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	1c19      	adds	r1, r3, #0
 8004d44:	1c10      	adds	r0, r2, #0
 8004d46:	f7fb ff63 	bl	8000c10 <__aeabi_fmul>
 8004d4a:	1c03      	adds	r3, r0, #0
 8004d4c:	1c1c      	adds	r4, r3, #0
 8004d4e:	19bb      	adds	r3, r7, r6
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	197b      	adds	r3, r7, r5
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	1c19      	adds	r1, r3, #0
 8004d58:	1c10      	adds	r0, r2, #0
 8004d5a:	f7fb ff59 	bl	8000c10 <__aeabi_fmul>
 8004d5e:	1c03      	adds	r3, r0, #0
 8004d60:	1c19      	adds	r1, r3, #0
 8004d62:	1c20      	adds	r0, r4, #0
 8004d64:	f7fb fbee 	bl	8000544 <__aeabi_fadd>
 8004d68:	1c03      	adds	r3, r0, #0
 8004d6a:	1c1c      	adds	r4, r3, #0
 8004d6c:	19bb      	adds	r3, r7, r6
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	197b      	adds	r3, r7, r5
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	1c19      	adds	r1, r3, #0
 8004d76:	1c10      	adds	r0, r2, #0
 8004d78:	f7fb ff4a 	bl	8000c10 <__aeabi_fmul>
 8004d7c:	1c03      	adds	r3, r0, #0
 8004d7e:	1c19      	adds	r1, r3, #0
 8004d80:	1c20      	adds	r0, r4, #0
 8004d82:	f7fb fbdf 	bl	8000544 <__aeabi_fadd>
 8004d86:	1c03      	adds	r3, r0, #0
 8004d88:	1c1a      	adds	r2, r3, #0
 8004d8a:	4bab      	ldr	r3, [pc, #684]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004d8c:	601a      	str	r2, [r3, #0]
	RotationMatrix.a12 = YawTimesPitch.a11*Roll.a12 + YawTimesPitch.a12*Roll.a22 + YawTimesPitch.a13*Roll.a32;
 8004d8e:	19bb      	adds	r3, r7, r6
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	197b      	adds	r3, r7, r5
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	1c19      	adds	r1, r3, #0
 8004d98:	1c10      	adds	r0, r2, #0
 8004d9a:	f7fb ff39 	bl	8000c10 <__aeabi_fmul>
 8004d9e:	1c03      	adds	r3, r0, #0
 8004da0:	1c1c      	adds	r4, r3, #0
 8004da2:	19bb      	adds	r3, r7, r6
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	197b      	adds	r3, r7, r5
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	1c19      	adds	r1, r3, #0
 8004dac:	1c10      	adds	r0, r2, #0
 8004dae:	f7fb ff2f 	bl	8000c10 <__aeabi_fmul>
 8004db2:	1c03      	adds	r3, r0, #0
 8004db4:	1c19      	adds	r1, r3, #0
 8004db6:	1c20      	adds	r0, r4, #0
 8004db8:	f7fb fbc4 	bl	8000544 <__aeabi_fadd>
 8004dbc:	1c03      	adds	r3, r0, #0
 8004dbe:	1c1c      	adds	r4, r3, #0
 8004dc0:	19bb      	adds	r3, r7, r6
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	197b      	adds	r3, r7, r5
 8004dc6:	69db      	ldr	r3, [r3, #28]
 8004dc8:	1c19      	adds	r1, r3, #0
 8004dca:	1c10      	adds	r0, r2, #0
 8004dcc:	f7fb ff20 	bl	8000c10 <__aeabi_fmul>
 8004dd0:	1c03      	adds	r3, r0, #0
 8004dd2:	1c19      	adds	r1, r3, #0
 8004dd4:	1c20      	adds	r0, r4, #0
 8004dd6:	f7fb fbb5 	bl	8000544 <__aeabi_fadd>
 8004dda:	1c03      	adds	r3, r0, #0
 8004ddc:	1c1a      	adds	r2, r3, #0
 8004dde:	4b96      	ldr	r3, [pc, #600]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004de0:	605a      	str	r2, [r3, #4]
	RotationMatrix.a13 = YawTimesPitch.a11*Roll.a13 + YawTimesPitch.a12*Roll.a23 + YawTimesPitch.a13*Roll.a33;
 8004de2:	19bb      	adds	r3, r7, r6
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	197b      	adds	r3, r7, r5
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	1c19      	adds	r1, r3, #0
 8004dec:	1c10      	adds	r0, r2, #0
 8004dee:	f7fb ff0f 	bl	8000c10 <__aeabi_fmul>
 8004df2:	1c03      	adds	r3, r0, #0
 8004df4:	1c1c      	adds	r4, r3, #0
 8004df6:	19bb      	adds	r3, r7, r6
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	197b      	adds	r3, r7, r5
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	1c19      	adds	r1, r3, #0
 8004e00:	1c10      	adds	r0, r2, #0
 8004e02:	f7fb ff05 	bl	8000c10 <__aeabi_fmul>
 8004e06:	1c03      	adds	r3, r0, #0
 8004e08:	1c19      	adds	r1, r3, #0
 8004e0a:	1c20      	adds	r0, r4, #0
 8004e0c:	f7fb fb9a 	bl	8000544 <__aeabi_fadd>
 8004e10:	1c03      	adds	r3, r0, #0
 8004e12:	1c1c      	adds	r4, r3, #0
 8004e14:	19bb      	adds	r3, r7, r6
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	197b      	adds	r3, r7, r5
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	1c19      	adds	r1, r3, #0
 8004e1e:	1c10      	adds	r0, r2, #0
 8004e20:	f7fb fef6 	bl	8000c10 <__aeabi_fmul>
 8004e24:	1c03      	adds	r3, r0, #0
 8004e26:	1c19      	adds	r1, r3, #0
 8004e28:	1c20      	adds	r0, r4, #0
 8004e2a:	f7fb fb8b 	bl	8000544 <__aeabi_fadd>
 8004e2e:	1c03      	adds	r3, r0, #0
 8004e30:	1c1a      	adds	r2, r3, #0
 8004e32:	4b81      	ldr	r3, [pc, #516]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004e34:	609a      	str	r2, [r3, #8]
	RotationMatrix.a21 = YawTimesPitch.a21*Roll.a11 + YawTimesPitch.a22*Roll.a21 + YawTimesPitch.a23*Roll.a31;
 8004e36:	19bb      	adds	r3, r7, r6
 8004e38:	68da      	ldr	r2, [r3, #12]
 8004e3a:	197b      	adds	r3, r7, r5
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	1c19      	adds	r1, r3, #0
 8004e40:	1c10      	adds	r0, r2, #0
 8004e42:	f7fb fee5 	bl	8000c10 <__aeabi_fmul>
 8004e46:	1c03      	adds	r3, r0, #0
 8004e48:	1c1c      	adds	r4, r3, #0
 8004e4a:	19bb      	adds	r3, r7, r6
 8004e4c:	691a      	ldr	r2, [r3, #16]
 8004e4e:	197b      	adds	r3, r7, r5
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	1c19      	adds	r1, r3, #0
 8004e54:	1c10      	adds	r0, r2, #0
 8004e56:	f7fb fedb 	bl	8000c10 <__aeabi_fmul>
 8004e5a:	1c03      	adds	r3, r0, #0
 8004e5c:	1c19      	adds	r1, r3, #0
 8004e5e:	1c20      	adds	r0, r4, #0
 8004e60:	f7fb fb70 	bl	8000544 <__aeabi_fadd>
 8004e64:	1c03      	adds	r3, r0, #0
 8004e66:	1c1c      	adds	r4, r3, #0
 8004e68:	19bb      	adds	r3, r7, r6
 8004e6a:	695a      	ldr	r2, [r3, #20]
 8004e6c:	197b      	adds	r3, r7, r5
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	1c19      	adds	r1, r3, #0
 8004e72:	1c10      	adds	r0, r2, #0
 8004e74:	f7fb fecc 	bl	8000c10 <__aeabi_fmul>
 8004e78:	1c03      	adds	r3, r0, #0
 8004e7a:	1c19      	adds	r1, r3, #0
 8004e7c:	1c20      	adds	r0, r4, #0
 8004e7e:	f7fb fb61 	bl	8000544 <__aeabi_fadd>
 8004e82:	1c03      	adds	r3, r0, #0
 8004e84:	1c1a      	adds	r2, r3, #0
 8004e86:	4b6c      	ldr	r3, [pc, #432]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004e88:	60da      	str	r2, [r3, #12]
	RotationMatrix.a22 = YawTimesPitch.a21*Roll.a12 + YawTimesPitch.a22*Roll.a22 + YawTimesPitch.a23*Roll.a32;
 8004e8a:	19bb      	adds	r3, r7, r6
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	197b      	adds	r3, r7, r5
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	1c19      	adds	r1, r3, #0
 8004e94:	1c10      	adds	r0, r2, #0
 8004e96:	f7fb febb 	bl	8000c10 <__aeabi_fmul>
 8004e9a:	1c03      	adds	r3, r0, #0
 8004e9c:	1c1c      	adds	r4, r3, #0
 8004e9e:	19bb      	adds	r3, r7, r6
 8004ea0:	691a      	ldr	r2, [r3, #16]
 8004ea2:	197b      	adds	r3, r7, r5
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	1c19      	adds	r1, r3, #0
 8004ea8:	1c10      	adds	r0, r2, #0
 8004eaa:	f7fb feb1 	bl	8000c10 <__aeabi_fmul>
 8004eae:	1c03      	adds	r3, r0, #0
 8004eb0:	1c19      	adds	r1, r3, #0
 8004eb2:	1c20      	adds	r0, r4, #0
 8004eb4:	f7fb fb46 	bl	8000544 <__aeabi_fadd>
 8004eb8:	1c03      	adds	r3, r0, #0
 8004eba:	1c1c      	adds	r4, r3, #0
 8004ebc:	19bb      	adds	r3, r7, r6
 8004ebe:	695a      	ldr	r2, [r3, #20]
 8004ec0:	197b      	adds	r3, r7, r5
 8004ec2:	69db      	ldr	r3, [r3, #28]
 8004ec4:	1c19      	adds	r1, r3, #0
 8004ec6:	1c10      	adds	r0, r2, #0
 8004ec8:	f7fb fea2 	bl	8000c10 <__aeabi_fmul>
 8004ecc:	1c03      	adds	r3, r0, #0
 8004ece:	1c19      	adds	r1, r3, #0
 8004ed0:	1c20      	adds	r0, r4, #0
 8004ed2:	f7fb fb37 	bl	8000544 <__aeabi_fadd>
 8004ed6:	1c03      	adds	r3, r0, #0
 8004ed8:	1c1a      	adds	r2, r3, #0
 8004eda:	4b57      	ldr	r3, [pc, #348]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004edc:	611a      	str	r2, [r3, #16]
	RotationMatrix.a23 = YawTimesPitch.a21*Roll.a13 + YawTimesPitch.a22*Roll.a23 + YawTimesPitch.a23*Roll.a33;
 8004ede:	19bb      	adds	r3, r7, r6
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	197b      	adds	r3, r7, r5
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	1c19      	adds	r1, r3, #0
 8004ee8:	1c10      	adds	r0, r2, #0
 8004eea:	f7fb fe91 	bl	8000c10 <__aeabi_fmul>
 8004eee:	1c03      	adds	r3, r0, #0
 8004ef0:	1c1c      	adds	r4, r3, #0
 8004ef2:	19bb      	adds	r3, r7, r6
 8004ef4:	691a      	ldr	r2, [r3, #16]
 8004ef6:	197b      	adds	r3, r7, r5
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	1c19      	adds	r1, r3, #0
 8004efc:	1c10      	adds	r0, r2, #0
 8004efe:	f7fb fe87 	bl	8000c10 <__aeabi_fmul>
 8004f02:	1c03      	adds	r3, r0, #0
 8004f04:	1c19      	adds	r1, r3, #0
 8004f06:	1c20      	adds	r0, r4, #0
 8004f08:	f7fb fb1c 	bl	8000544 <__aeabi_fadd>
 8004f0c:	1c03      	adds	r3, r0, #0
 8004f0e:	1c1c      	adds	r4, r3, #0
 8004f10:	19bb      	adds	r3, r7, r6
 8004f12:	695a      	ldr	r2, [r3, #20]
 8004f14:	197b      	adds	r3, r7, r5
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	1c19      	adds	r1, r3, #0
 8004f1a:	1c10      	adds	r0, r2, #0
 8004f1c:	f7fb fe78 	bl	8000c10 <__aeabi_fmul>
 8004f20:	1c03      	adds	r3, r0, #0
 8004f22:	1c19      	adds	r1, r3, #0
 8004f24:	1c20      	adds	r0, r4, #0
 8004f26:	f7fb fb0d 	bl	8000544 <__aeabi_fadd>
 8004f2a:	1c03      	adds	r3, r0, #0
 8004f2c:	1c1a      	adds	r2, r3, #0
 8004f2e:	4b42      	ldr	r3, [pc, #264]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004f30:	615a      	str	r2, [r3, #20]
	RotationMatrix.a31 = YawTimesPitch.a31*Roll.a11 + YawTimesPitch.a32*Roll.a21 + YawTimesPitch.a33*Roll.a31;
 8004f32:	19bb      	adds	r3, r7, r6
 8004f34:	699a      	ldr	r2, [r3, #24]
 8004f36:	197b      	adds	r3, r7, r5
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	1c19      	adds	r1, r3, #0
 8004f3c:	1c10      	adds	r0, r2, #0
 8004f3e:	f7fb fe67 	bl	8000c10 <__aeabi_fmul>
 8004f42:	1c03      	adds	r3, r0, #0
 8004f44:	1c1c      	adds	r4, r3, #0
 8004f46:	19bb      	adds	r3, r7, r6
 8004f48:	69da      	ldr	r2, [r3, #28]
 8004f4a:	197b      	adds	r3, r7, r5
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	1c19      	adds	r1, r3, #0
 8004f50:	1c10      	adds	r0, r2, #0
 8004f52:	f7fb fe5d 	bl	8000c10 <__aeabi_fmul>
 8004f56:	1c03      	adds	r3, r0, #0
 8004f58:	1c19      	adds	r1, r3, #0
 8004f5a:	1c20      	adds	r0, r4, #0
 8004f5c:	f7fb faf2 	bl	8000544 <__aeabi_fadd>
 8004f60:	1c03      	adds	r3, r0, #0
 8004f62:	1c1c      	adds	r4, r3, #0
 8004f64:	19bb      	adds	r3, r7, r6
 8004f66:	6a1a      	ldr	r2, [r3, #32]
 8004f68:	197b      	adds	r3, r7, r5
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	1c19      	adds	r1, r3, #0
 8004f6e:	1c10      	adds	r0, r2, #0
 8004f70:	f7fb fe4e 	bl	8000c10 <__aeabi_fmul>
 8004f74:	1c03      	adds	r3, r0, #0
 8004f76:	1c19      	adds	r1, r3, #0
 8004f78:	1c20      	adds	r0, r4, #0
 8004f7a:	f7fb fae3 	bl	8000544 <__aeabi_fadd>
 8004f7e:	1c03      	adds	r3, r0, #0
 8004f80:	1c1a      	adds	r2, r3, #0
 8004f82:	4b2d      	ldr	r3, [pc, #180]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004f84:	619a      	str	r2, [r3, #24]
	RotationMatrix.a32 = YawTimesPitch.a31*Roll.a12 + YawTimesPitch.a32*Roll.a22 + YawTimesPitch.a33*Roll.a32;
 8004f86:	19bb      	adds	r3, r7, r6
 8004f88:	699a      	ldr	r2, [r3, #24]
 8004f8a:	197b      	adds	r3, r7, r5
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	1c19      	adds	r1, r3, #0
 8004f90:	1c10      	adds	r0, r2, #0
 8004f92:	f7fb fe3d 	bl	8000c10 <__aeabi_fmul>
 8004f96:	1c03      	adds	r3, r0, #0
 8004f98:	1c1c      	adds	r4, r3, #0
 8004f9a:	19bb      	adds	r3, r7, r6
 8004f9c:	69da      	ldr	r2, [r3, #28]
 8004f9e:	197b      	adds	r3, r7, r5
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	1c19      	adds	r1, r3, #0
 8004fa4:	1c10      	adds	r0, r2, #0
 8004fa6:	f7fb fe33 	bl	8000c10 <__aeabi_fmul>
 8004faa:	1c03      	adds	r3, r0, #0
 8004fac:	1c19      	adds	r1, r3, #0
 8004fae:	1c20      	adds	r0, r4, #0
 8004fb0:	f7fb fac8 	bl	8000544 <__aeabi_fadd>
 8004fb4:	1c03      	adds	r3, r0, #0
 8004fb6:	1c1c      	adds	r4, r3, #0
 8004fb8:	19bb      	adds	r3, r7, r6
 8004fba:	6a1a      	ldr	r2, [r3, #32]
 8004fbc:	197b      	adds	r3, r7, r5
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	1c19      	adds	r1, r3, #0
 8004fc2:	1c10      	adds	r0, r2, #0
 8004fc4:	f7fb fe24 	bl	8000c10 <__aeabi_fmul>
 8004fc8:	1c03      	adds	r3, r0, #0
 8004fca:	1c19      	adds	r1, r3, #0
 8004fcc:	1c20      	adds	r0, r4, #0
 8004fce:	f7fb fab9 	bl	8000544 <__aeabi_fadd>
 8004fd2:	1c03      	adds	r3, r0, #0
 8004fd4:	1c1a      	adds	r2, r3, #0
 8004fd6:	4b18      	ldr	r3, [pc, #96]	; (8005038 <CalculateRotationMatrix+0x81c>)
 8004fd8:	61da      	str	r2, [r3, #28]
	RotationMatrix.a33 = YawTimesPitch.a31*Roll.a13 + YawTimesPitch.a32*Roll.a23 + YawTimesPitch.a33*Roll.a33;
 8004fda:	19bb      	adds	r3, r7, r6
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	197b      	adds	r3, r7, r5
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	1c19      	adds	r1, r3, #0
 8004fe4:	1c10      	adds	r0, r2, #0
 8004fe6:	f7fb fe13 	bl	8000c10 <__aeabi_fmul>
 8004fea:	1c03      	adds	r3, r0, #0
 8004fec:	1c1c      	adds	r4, r3, #0
 8004fee:	19bb      	adds	r3, r7, r6
 8004ff0:	69da      	ldr	r2, [r3, #28]
 8004ff2:	197b      	adds	r3, r7, r5
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	1c19      	adds	r1, r3, #0
 8004ff8:	1c10      	adds	r0, r2, #0
 8004ffa:	f7fb fe09 	bl	8000c10 <__aeabi_fmul>
 8004ffe:	1c03      	adds	r3, r0, #0
 8005000:	1c19      	adds	r1, r3, #0
 8005002:	1c20      	adds	r0, r4, #0
 8005004:	f7fb fa9e 	bl	8000544 <__aeabi_fadd>
 8005008:	1c03      	adds	r3, r0, #0
 800500a:	1c1c      	adds	r4, r3, #0
 800500c:	19bb      	adds	r3, r7, r6
 800500e:	6a1a      	ldr	r2, [r3, #32]
 8005010:	197b      	adds	r3, r7, r5
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	1c19      	adds	r1, r3, #0
 8005016:	1c10      	adds	r0, r2, #0
 8005018:	f7fb fdfa 	bl	8000c10 <__aeabi_fmul>
 800501c:	1c03      	adds	r3, r0, #0
 800501e:	1c19      	adds	r1, r3, #0
 8005020:	1c20      	adds	r0, r4, #0
 8005022:	f7fb fa8f 	bl	8000544 <__aeabi_fadd>
 8005026:	1c03      	adds	r3, r0, #0
 8005028:	1c1a      	adds	r2, r3, #0
 800502a:	4b03      	ldr	r3, [pc, #12]	; (8005038 <CalculateRotationMatrix+0x81c>)
 800502c:	621a      	str	r2, [r3, #32]

}
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	46bd      	mov	sp, r7
 8005032:	b027      	add	sp, #156	; 0x9c
 8005034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	200003d8 	.word	0x200003d8

0800503c <CalculateGyroInEarthFrame>:

void CalculateGyroInEarthFrame(float* gyro_data, float* new_data){
 800503c:	b5b0      	push	{r4, r5, r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]

	new_data[0] = gyro_data[0]*RotationMatrix.a11 + gyro_data[1]*RotationMatrix.a12 + gyro_data[2]*RotationMatrix.a13;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	4b44      	ldr	r3, [pc, #272]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	1c19      	adds	r1, r3, #0
 8005050:	1c10      	adds	r0, r2, #0
 8005052:	f7fb fddd 	bl	8000c10 <__aeabi_fmul>
 8005056:	1c03      	adds	r3, r0, #0
 8005058:	1c1c      	adds	r4, r3, #0
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	3304      	adds	r3, #4
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	4b3e      	ldr	r3, [pc, #248]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	1c19      	adds	r1, r3, #0
 8005066:	1c10      	adds	r0, r2, #0
 8005068:	f7fb fdd2 	bl	8000c10 <__aeabi_fmul>
 800506c:	1c03      	adds	r3, r0, #0
 800506e:	1c19      	adds	r1, r3, #0
 8005070:	1c20      	adds	r0, r4, #0
 8005072:	f7fb fa67 	bl	8000544 <__aeabi_fadd>
 8005076:	1c03      	adds	r3, r0, #0
 8005078:	1c1c      	adds	r4, r3, #0
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3308      	adds	r3, #8
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	4b36      	ldr	r3, [pc, #216]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	1c19      	adds	r1, r3, #0
 8005086:	1c10      	adds	r0, r2, #0
 8005088:	f7fb fdc2 	bl	8000c10 <__aeabi_fmul>
 800508c:	1c03      	adds	r3, r0, #0
 800508e:	1c19      	adds	r1, r3, #0
 8005090:	1c20      	adds	r0, r4, #0
 8005092:	f7fb fa57 	bl	8000544 <__aeabi_fadd>
 8005096:	1c03      	adds	r3, r0, #0
 8005098:	1c1a      	adds	r2, r3, #0
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	601a      	str	r2, [r3, #0]
	new_data[1] = gyro_data[0]*RotationMatrix.a21 + gyro_data[1]*RotationMatrix.a22 + gyro_data[2]*RotationMatrix.a23;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	4b2e      	ldr	r3, [pc, #184]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	1c19      	adds	r1, r3, #0
 80050a8:	1c10      	adds	r0, r2, #0
 80050aa:	f7fb fdb1 	bl	8000c10 <__aeabi_fmul>
 80050ae:	1c03      	adds	r3, r0, #0
 80050b0:	1c1c      	adds	r4, r3, #0
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	3304      	adds	r3, #4
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	4b28      	ldr	r3, [pc, #160]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	1c19      	adds	r1, r3, #0
 80050be:	1c10      	adds	r0, r2, #0
 80050c0:	f7fb fda6 	bl	8000c10 <__aeabi_fmul>
 80050c4:	1c03      	adds	r3, r0, #0
 80050c6:	1c19      	adds	r1, r3, #0
 80050c8:	1c20      	adds	r0, r4, #0
 80050ca:	f7fb fa3b 	bl	8000544 <__aeabi_fadd>
 80050ce:	1c03      	adds	r3, r0, #0
 80050d0:	1c1d      	adds	r5, r3, #0
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3308      	adds	r3, #8
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4b20      	ldr	r3, [pc, #128]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	1c19      	adds	r1, r3, #0
 80050de:	1c10      	adds	r0, r2, #0
 80050e0:	f7fb fd96 	bl	8000c10 <__aeabi_fmul>
 80050e4:	1c03      	adds	r3, r0, #0
 80050e6:	1c1a      	adds	r2, r3, #0
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	1d1c      	adds	r4, r3, #4
 80050ec:	1c11      	adds	r1, r2, #0
 80050ee:	1c28      	adds	r0, r5, #0
 80050f0:	f7fb fa28 	bl	8000544 <__aeabi_fadd>
 80050f4:	1c03      	adds	r3, r0, #0
 80050f6:	6023      	str	r3, [r4, #0]
	new_data[2] = gyro_data[0]*RotationMatrix.a31 + gyro_data[1]*RotationMatrix.a32 + gyro_data[2]*RotationMatrix.a33;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	4b17      	ldr	r3, [pc, #92]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	1c19      	adds	r1, r3, #0
 8005102:	1c10      	adds	r0, r2, #0
 8005104:	f7fb fd84 	bl	8000c10 <__aeabi_fmul>
 8005108:	1c03      	adds	r3, r0, #0
 800510a:	1c1c      	adds	r4, r3, #0
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	3304      	adds	r3, #4
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	4b12      	ldr	r3, [pc, #72]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	1c19      	adds	r1, r3, #0
 8005118:	1c10      	adds	r0, r2, #0
 800511a:	f7fb fd79 	bl	8000c10 <__aeabi_fmul>
 800511e:	1c03      	adds	r3, r0, #0
 8005120:	1c19      	adds	r1, r3, #0
 8005122:	1c20      	adds	r0, r4, #0
 8005124:	f7fb fa0e 	bl	8000544 <__aeabi_fadd>
 8005128:	1c03      	adds	r3, r0, #0
 800512a:	1c1d      	adds	r5, r3, #0
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	3308      	adds	r3, #8
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	4b0a      	ldr	r3, [pc, #40]	; (800515c <CalculateGyroInEarthFrame+0x120>)
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	1c19      	adds	r1, r3, #0
 8005138:	1c10      	adds	r0, r2, #0
 800513a:	f7fb fd69 	bl	8000c10 <__aeabi_fmul>
 800513e:	1c03      	adds	r3, r0, #0
 8005140:	1c1a      	adds	r2, r3, #0
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	3308      	adds	r3, #8
 8005146:	001c      	movs	r4, r3
 8005148:	1c11      	adds	r1, r2, #0
 800514a:	1c28      	adds	r0, r5, #0
 800514c:	f7fb f9fa 	bl	8000544 <__aeabi_fadd>
 8005150:	1c03      	adds	r3, r0, #0
 8005152:	6023      	str	r3, [r4, #0]


}
 8005154:	46c0      	nop			; (mov r8, r8)
 8005156:	46bd      	mov	sp, r7
 8005158:	b002      	add	sp, #8
 800515a:	bdb0      	pop	{r4, r5, r7, pc}
 800515c:	200003d8 	.word	0x200003d8

08005160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005162:	46c6      	mov	lr, r8
 8005164:	b500      	push	{lr}
 8005166:	b0d4      	sub	sp, #336	; 0x150
 8005168:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800516a:	f000 fea5 	bl	8005eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800516e:	f000 fa43 	bl	80055f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005172:	f000 fbaf 	bl	80058d4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8005176:	f000 faf9 	bl	800576c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800517a:	f000 fb5d 	bl	8005838 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800517e:	f000 fac7 	bl	8005710 <MX_RTC_Init>
  MX_TIM16_Init();
 8005182:	f000 fb31 	bl	80057e8 <MX_TIM16_Init>
  MX_I2C1_Init();
 8005186:	f000 fa83 	bl	8005690 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  	ICM_Initialize(&hspi1, &huart2);
 800518a:	4afb      	ldr	r2, [pc, #1004]	; (8005578 <main+0x418>)
 800518c:	4bfb      	ldr	r3, [pc, #1004]	; (800557c <main+0x41c>)
 800518e:	0011      	movs	r1, r2
 8005190:	0018      	movs	r0, r3
 8005192:	f7fe f853 	bl	800323c <ICM_Initialize>

  	char uart_buffer[200];

  	float accel_data[3] = {0,0,0};
 8005196:	214c      	movs	r1, #76	; 0x4c
 8005198:	2508      	movs	r5, #8
 800519a:	197b      	adds	r3, r7, r5
 800519c:	185b      	adds	r3, r3, r1
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	197b      	adds	r3, r7, r5
 80051a4:	185b      	adds	r3, r3, r1
 80051a6:	2200      	movs	r2, #0
 80051a8:	605a      	str	r2, [r3, #4]
 80051aa:	197b      	adds	r3, r7, r5
 80051ac:	185b      	adds	r3, r3, r1
 80051ae:	2200      	movs	r2, #0
 80051b0:	609a      	str	r2, [r3, #8]
  	float gyro_data[3] = {0,0,0};
 80051b2:	2140      	movs	r1, #64	; 0x40
 80051b4:	197b      	adds	r3, r7, r5
 80051b6:	185b      	adds	r3, r3, r1
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	197b      	adds	r3, r7, r5
 80051be:	185b      	adds	r3, r3, r1
 80051c0:	2200      	movs	r2, #0
 80051c2:	605a      	str	r2, [r3, #4]
 80051c4:	197b      	adds	r3, r7, r5
 80051c6:	185b      	adds	r3, r3, r1
 80051c8:	2200      	movs	r2, #0
 80051ca:	609a      	str	r2, [r3, #8]
  	float gyro_data_earthframe[3] = {0,0,0};
 80051cc:	4bec      	ldr	r3, [pc, #944]	; (8005580 <main+0x420>)
 80051ce:	229c      	movs	r2, #156	; 0x9c
 80051d0:	0052      	lsls	r2, r2, #1
 80051d2:	4694      	mov	ip, r2
 80051d4:	2208      	movs	r2, #8
 80051d6:	4690      	mov	r8, r2
 80051d8:	44b8      	add	r8, r7
 80051da:	44c4      	add	ip, r8
 80051dc:	4463      	add	r3, ip
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]
 80051e2:	4be7      	ldr	r3, [pc, #924]	; (8005580 <main+0x420>)
 80051e4:	229c      	movs	r2, #156	; 0x9c
 80051e6:	0052      	lsls	r2, r2, #1
 80051e8:	4694      	mov	ip, r2
 80051ea:	2208      	movs	r2, #8
 80051ec:	4690      	mov	r8, r2
 80051ee:	44b8      	add	r8, r7
 80051f0:	44c4      	add	ip, r8
 80051f2:	4463      	add	r3, ip
 80051f4:	2200      	movs	r2, #0
 80051f6:	605a      	str	r2, [r3, #4]
 80051f8:	4be1      	ldr	r3, [pc, #900]	; (8005580 <main+0x420>)
 80051fa:	229c      	movs	r2, #156	; 0x9c
 80051fc:	0052      	lsls	r2, r2, #1
 80051fe:	4694      	mov	ip, r2
 8005200:	2208      	movs	r2, #8
 8005202:	4690      	mov	r8, r2
 8005204:	44b8      	add	r8, r7
 8005206:	44c4      	add	ip, r8
 8005208:	4463      	add	r3, ip
 800520a:	2200      	movs	r2, #0
 800520c:	609a      	str	r2, [r3, #8]
  	static float accel_bias[3] = {0,0,0};


  	// High pass Filter Variables

  	float low_pass_gyro[3] = {0,0,0};
 800520e:	4bdd      	ldr	r3, [pc, #884]	; (8005584 <main+0x424>)
 8005210:	229c      	movs	r2, #156	; 0x9c
 8005212:	0052      	lsls	r2, r2, #1
 8005214:	4694      	mov	ip, r2
 8005216:	2208      	movs	r2, #8
 8005218:	4690      	mov	r8, r2
 800521a:	44b8      	add	r8, r7
 800521c:	44c4      	add	ip, r8
 800521e:	4463      	add	r3, ip
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	4bd7      	ldr	r3, [pc, #860]	; (8005584 <main+0x424>)
 8005226:	229c      	movs	r2, #156	; 0x9c
 8005228:	0052      	lsls	r2, r2, #1
 800522a:	4694      	mov	ip, r2
 800522c:	2208      	movs	r2, #8
 800522e:	4690      	mov	r8, r2
 8005230:	44b8      	add	r8, r7
 8005232:	44c4      	add	ip, r8
 8005234:	4463      	add	r3, ip
 8005236:	2200      	movs	r2, #0
 8005238:	605a      	str	r2, [r3, #4]
 800523a:	4bd2      	ldr	r3, [pc, #840]	; (8005584 <main+0x424>)
 800523c:	229c      	movs	r2, #156	; 0x9c
 800523e:	0052      	lsls	r2, r2, #1
 8005240:	4694      	mov	ip, r2
 8005242:	2208      	movs	r2, #8
 8005244:	4690      	mov	r8, r2
 8005246:	44b8      	add	r8, r7
 8005248:	44c4      	add	ip, r8
 800524a:	4463      	add	r3, ip
 800524c:	2200      	movs	r2, #0
 800524e:	609a      	str	r2, [r3, #8]
  	float prev_low_pass_gyro[3] = {0,0,0};
 8005250:	4bcd      	ldr	r3, [pc, #820]	; (8005588 <main+0x428>)
 8005252:	229c      	movs	r2, #156	; 0x9c
 8005254:	0052      	lsls	r2, r2, #1
 8005256:	4694      	mov	ip, r2
 8005258:	2208      	movs	r2, #8
 800525a:	4690      	mov	r8, r2
 800525c:	44b8      	add	r8, r7
 800525e:	44c4      	add	ip, r8
 8005260:	4463      	add	r3, ip
 8005262:	2200      	movs	r2, #0
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	4bc8      	ldr	r3, [pc, #800]	; (8005588 <main+0x428>)
 8005268:	229c      	movs	r2, #156	; 0x9c
 800526a:	0052      	lsls	r2, r2, #1
 800526c:	4694      	mov	ip, r2
 800526e:	2208      	movs	r2, #8
 8005270:	4690      	mov	r8, r2
 8005272:	44b8      	add	r8, r7
 8005274:	44c4      	add	ip, r8
 8005276:	4463      	add	r3, ip
 8005278:	2200      	movs	r2, #0
 800527a:	605a      	str	r2, [r3, #4]
 800527c:	4bc2      	ldr	r3, [pc, #776]	; (8005588 <main+0x428>)
 800527e:	229c      	movs	r2, #156	; 0x9c
 8005280:	0052      	lsls	r2, r2, #1
 8005282:	4694      	mov	ip, r2
 8005284:	2208      	movs	r2, #8
 8005286:	4690      	mov	r8, r2
 8005288:	44b8      	add	r8, r7
 800528a:	44c4      	add	ip, r8
 800528c:	4463      	add	r3, ip
 800528e:	2200      	movs	r2, #0
 8005290:	609a      	str	r2, [r3, #8]
  	float low_alpha = 0.2;
 8005292:	4bbe      	ldr	r3, [pc, #760]	; (800558c <main+0x42c>)
 8005294:	2298      	movs	r2, #152	; 0x98
 8005296:	0052      	lsls	r2, r2, #1
 8005298:	2108      	movs	r1, #8
 800529a:	468c      	mov	ip, r1
 800529c:	44bc      	add	ip, r7
 800529e:	4462      	add	r2, ip
 80052a0:	6013      	str	r3, [r2, #0]

  	struct quaternion quat = {1,0,0,0};
 80052a2:	4bbb      	ldr	r3, [pc, #748]	; (8005590 <main+0x430>)
 80052a4:	229c      	movs	r2, #156	; 0x9c
 80052a6:	0052      	lsls	r2, r2, #1
 80052a8:	4694      	mov	ip, r2
 80052aa:	2208      	movs	r2, #8
 80052ac:	4690      	mov	r8, r2
 80052ae:	44b8      	add	r8, r7
 80052b0:	44c4      	add	ip, r8
 80052b2:	4463      	add	r3, ip
 80052b4:	22fe      	movs	r2, #254	; 0xfe
 80052b6:	0592      	lsls	r2, r2, #22
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	4bb5      	ldr	r3, [pc, #724]	; (8005590 <main+0x430>)
 80052bc:	229c      	movs	r2, #156	; 0x9c
 80052be:	0052      	lsls	r2, r2, #1
 80052c0:	4694      	mov	ip, r2
 80052c2:	2208      	movs	r2, #8
 80052c4:	4690      	mov	r8, r2
 80052c6:	44b8      	add	r8, r7
 80052c8:	44c4      	add	ip, r8
 80052ca:	4463      	add	r3, ip
 80052cc:	2200      	movs	r2, #0
 80052ce:	605a      	str	r2, [r3, #4]
 80052d0:	4baf      	ldr	r3, [pc, #700]	; (8005590 <main+0x430>)
 80052d2:	229c      	movs	r2, #156	; 0x9c
 80052d4:	0052      	lsls	r2, r2, #1
 80052d6:	4694      	mov	ip, r2
 80052d8:	2208      	movs	r2, #8
 80052da:	4690      	mov	r8, r2
 80052dc:	44b8      	add	r8, r7
 80052de:	44c4      	add	ip, r8
 80052e0:	4463      	add	r3, ip
 80052e2:	2200      	movs	r2, #0
 80052e4:	609a      	str	r2, [r3, #8]
 80052e6:	4baa      	ldr	r3, [pc, #680]	; (8005590 <main+0x430>)
 80052e8:	229c      	movs	r2, #156	; 0x9c
 80052ea:	0052      	lsls	r2, r2, #1
 80052ec:	4694      	mov	ip, r2
 80052ee:	2208      	movs	r2, #8
 80052f0:	4690      	mov	r8, r2
 80052f2:	44b8      	add	r8, r7
 80052f4:	44c4      	add	ip, r8
 80052f6:	4463      	add	r3, ip
 80052f8:	2200      	movs	r2, #0
 80052fa:	60da      	str	r2, [r3, #12]
  	struct euler_angles angles = {0,0,0};
 80052fc:	4ba5      	ldr	r3, [pc, #660]	; (8005594 <main+0x434>)
 80052fe:	229c      	movs	r2, #156	; 0x9c
 8005300:	0052      	lsls	r2, r2, #1
 8005302:	4694      	mov	ip, r2
 8005304:	2208      	movs	r2, #8
 8005306:	4690      	mov	r8, r2
 8005308:	44b8      	add	r8, r7
 800530a:	44c4      	add	ip, r8
 800530c:	4463      	add	r3, ip
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	4ba0      	ldr	r3, [pc, #640]	; (8005594 <main+0x434>)
 8005314:	229c      	movs	r2, #156	; 0x9c
 8005316:	0052      	lsls	r2, r2, #1
 8005318:	4694      	mov	ip, r2
 800531a:	2208      	movs	r2, #8
 800531c:	4690      	mov	r8, r2
 800531e:	44b8      	add	r8, r7
 8005320:	44c4      	add	ip, r8
 8005322:	4463      	add	r3, ip
 8005324:	2200      	movs	r2, #0
 8005326:	605a      	str	r2, [r3, #4]
 8005328:	4b9a      	ldr	r3, [pc, #616]	; (8005594 <main+0x434>)
 800532a:	229c      	movs	r2, #156	; 0x9c
 800532c:	0052      	lsls	r2, r2, #1
 800532e:	4694      	mov	ip, r2
 8005330:	2208      	movs	r2, #8
 8005332:	4690      	mov	r8, r2
 8005334:	44b8      	add	r8, r7
 8005336:	44c4      	add	ip, r8
 8005338:	4463      	add	r3, ip
 800533a:	2200      	movs	r2, #0
 800533c:	609a      	str	r2, [r3, #8]

  	uint32_t samples = 0;
 800533e:	2300      	movs	r3, #0
 8005340:	2296      	movs	r2, #150	; 0x96
 8005342:	0052      	lsls	r2, r2, #1
 8005344:	2108      	movs	r1, #8
 8005346:	468c      	mov	ip, r1
 8005348:	44bc      	add	ip, r7
 800534a:	4462      	add	r2, ip
 800534c:	6013      	str	r3, [r2, #0]
  	float duration_diff = 0;
 800534e:	2300      	movs	r3, #0
 8005350:	2294      	movs	r2, #148	; 0x94
 8005352:	0052      	lsls	r2, r2, #1
 8005354:	2108      	movs	r1, #8
 8005356:	468c      	mov	ip, r1
 8005358:	44bc      	add	ip, r7
 800535a:	4462      	add	r2, ip
 800535c:	6013      	str	r3, [r2, #0]
  	float duration = 0;
 800535e:	2300      	movs	r3, #0
 8005360:	2292      	movs	r2, #146	; 0x92
 8005362:	0052      	lsls	r2, r2, #1
 8005364:	2108      	movs	r1, #8
 8005366:	468c      	mov	ip, r1
 8005368:	44bc      	add	ip, r7
 800536a:	4462      	add	r2, ip
 800536c:	6013      	str	r3, [r2, #0]
  	float clock = 16000000/16.0;
 800536e:	4b8a      	ldr	r3, [pc, #552]	; (8005598 <main+0x438>)
 8005370:	2290      	movs	r2, #144	; 0x90
 8005372:	0052      	lsls	r2, r2, #1
 8005374:	2108      	movs	r1, #8
 8005376:	468c      	mov	ip, r1
 8005378:	44bc      	add	ip, r7
 800537a:	4462      	add	r2, ip
 800537c:	6013      	str	r3, [r2, #0]

  	HAL_TIM_Base_Start(&htim16);
 800537e:	4b87      	ldr	r3, [pc, #540]	; (800559c <main+0x43c>)
 8005380:	0018      	movs	r0, r3
 8005382:	f003 f8a7 	bl	80084d4 <HAL_TIM_Base_Start>
  	uint16_t uart_timer_scaler = 0;
 8005386:	239b      	movs	r3, #155	; 0x9b
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	2208      	movs	r2, #8
 800538c:	4694      	mov	ip, r2
 800538e:	44bc      	add	ip, r7
 8005390:	4463      	add	r3, ip
 8005392:	2200      	movs	r2, #0
 8005394:	801a      	strh	r2, [r3, #0]
  	ICM_AccCalibration(&hspi1,&huart2,accel_bias);
 8005396:	4a82      	ldr	r2, [pc, #520]	; (80055a0 <main+0x440>)
 8005398:	4977      	ldr	r1, [pc, #476]	; (8005578 <main+0x418>)
 800539a:	4b78      	ldr	r3, [pc, #480]	; (800557c <main+0x41c>)
 800539c:	0018      	movs	r0, r3
 800539e:	f7fe fa1b 	bl	80037d8 <ICM_AccCalibration>
  	CalculateRotationMatrix(accel_bias);
 80053a2:	4b7f      	ldr	r3, [pc, #508]	; (80055a0 <main+0x440>)
 80053a4:	0018      	movs	r0, r3
 80053a6:	f7ff fa39 	bl	800481c <CalculateRotationMatrix>
  	ICM_GyroCalibration(&hspi1,&huart2, gyro_bias);
 80053aa:	4a7e      	ldr	r2, [pc, #504]	; (80055a4 <main+0x444>)
 80053ac:	4972      	ldr	r1, [pc, #456]	; (8005578 <main+0x418>)
 80053ae:	4b73      	ldr	r3, [pc, #460]	; (800557c <main+0x41c>)
 80053b0:	0018      	movs	r0, r3
 80053b2:	f7fe f917 	bl	80035e4 <ICM_GyroCalibration>
  	//ICM_AccCalibration(&hspi1, &huart2, accel_bias);

  	sprintf(uart_buffer, "UART_PREAMBLE\r\n");
 80053b6:	4a7c      	ldr	r2, [pc, #496]	; (80055a8 <main+0x448>)
 80053b8:	2458      	movs	r4, #88	; 0x58
 80053ba:	197b      	adds	r3, r7, r5
 80053bc:	191b      	adds	r3, r3, r4
 80053be:	0011      	movs	r1, r2
 80053c0:	0018      	movs	r0, r3
 80053c2:	f004 fb7f 	bl	8009ac4 <siprintf>
  	HAL_UART_Transmit(&huart2,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 80053c6:	197b      	adds	r3, r7, r5
 80053c8:	191b      	adds	r3, r3, r4
 80053ca:	0018      	movs	r0, r3
 80053cc:	f7fa fe98 	bl	8000100 <strlen>
 80053d0:	0003      	movs	r3, r0
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	23fa      	movs	r3, #250	; 0xfa
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	1979      	adds	r1, r7, r5
 80053da:	1909      	adds	r1, r1, r4
 80053dc:	4866      	ldr	r0, [pc, #408]	; (8005578 <main+0x418>)
 80053de:	f003 f993 	bl	8008708 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	  __HAL_TIM_SET_COUNTER(&htim16,0);
 80053e2:	4b6e      	ldr	r3, [pc, #440]	; (800559c <main+0x43c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2200      	movs	r2, #0
 80053e8:	625a      	str	r2, [r3, #36]	; 0x24
	  uart_timer_scaler = (uart_timer_scaler + 1) % 10; // every 10th
 80053ea:	249b      	movs	r4, #155	; 0x9b
 80053ec:	0064      	lsls	r4, r4, #1
 80053ee:	2508      	movs	r5, #8
 80053f0:	197b      	adds	r3, r7, r5
 80053f2:	191b      	adds	r3, r3, r4
 80053f4:	881b      	ldrh	r3, [r3, #0]
 80053f6:	3301      	adds	r3, #1
 80053f8:	210a      	movs	r1, #10
 80053fa:	0018      	movs	r0, r3
 80053fc:	f7fb f80c 	bl	8000418 <__aeabi_idivmod>
 8005400:	000b      	movs	r3, r1
 8005402:	001a      	movs	r2, r3
 8005404:	0029      	movs	r1, r5
 8005406:	187b      	adds	r3, r7, r1
 8005408:	191b      	adds	r3, r3, r4
 800540a:	801a      	strh	r2, [r3, #0]

	  ICM_ReadGyroData(&hspi1, gyro_data, gyro_bias);
 800540c:	4a65      	ldr	r2, [pc, #404]	; (80055a4 <main+0x444>)
 800540e:	2540      	movs	r5, #64	; 0x40
 8005410:	187b      	adds	r3, r7, r1
 8005412:	1959      	adds	r1, r3, r5
 8005414:	4b59      	ldr	r3, [pc, #356]	; (800557c <main+0x41c>)
 8005416:	0018      	movs	r0, r3
 8005418:	f7fe fa5e 	bl	80038d8 <ICM_ReadGyroData>
	  ICM_ReadAccData(&hspi1, accel_data);
 800541c:	264c      	movs	r6, #76	; 0x4c
 800541e:	2108      	movs	r1, #8
 8005420:	187b      	adds	r3, r7, r1
 8005422:	199a      	adds	r2, r3, r6
 8005424:	4b55      	ldr	r3, [pc, #340]	; (800557c <main+0x41c>)
 8005426:	0011      	movs	r1, r2
 8005428:	0018      	movs	r0, r3
 800542a:	f7fe fb0d 	bl	8003a48 <ICM_ReadAccData>
	  CalculateGyroInEarthFrame(gyro_data, gyro_data_earthframe);
 800542e:	2334      	movs	r3, #52	; 0x34
 8005430:	2108      	movs	r1, #8
 8005432:	187a      	adds	r2, r7, r1
 8005434:	18d2      	adds	r2, r2, r3
 8005436:	187b      	adds	r3, r7, r1
 8005438:	195b      	adds	r3, r3, r5
 800543a:	0011      	movs	r1, r2
 800543c:	0018      	movs	r0, r3
 800543e:	f7ff fdfd 	bl	800503c <CalculateGyroInEarthFrame>
	  //GyroLowPassFilter(gyro_data, prev_low_pass_gyro, low_pass_gyro, low_alpha);
	  //CalcGyroQuaternion(gyro_data, &quat);
	  MadgwickFilterArduino(gyro_data_earthframe, accel_data, &quat);
 8005442:	220c      	movs	r2, #12
 8005444:	2308      	movs	r3, #8
 8005446:	469c      	mov	ip, r3
 8005448:	44bc      	add	ip, r7
 800544a:	4462      	add	r2, ip
 800544c:	2508      	movs	r5, #8
 800544e:	197b      	adds	r3, r7, r5
 8005450:	1999      	adds	r1, r3, r6
 8005452:	2334      	movs	r3, #52	; 0x34
 8005454:	2008      	movs	r0, #8
 8005456:	4684      	mov	ip, r0
 8005458:	44bc      	add	ip, r7
 800545a:	4463      	add	r3, ip
 800545c:	0018      	movs	r0, r3
 800545e:	f7fe fdbd 	bl	8003fdc <MadgwickFilterArduino>

	  if(uart_timer_scaler == 0)
 8005462:	0029      	movs	r1, r5
 8005464:	187b      	adds	r3, r7, r1
 8005466:	191b      	adds	r3, r3, r4
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d15a      	bne.n	8005524 <main+0x3c4>
	  {

		 CalcQuaternionToEuler(quat, &angles);
 800546e:	4b48      	ldr	r3, [pc, #288]	; (8005590 <main+0x430>)
 8005470:	229c      	movs	r2, #156	; 0x9c
 8005472:	0052      	lsls	r2, r2, #1
 8005474:	4694      	mov	ip, r2
 8005476:	2208      	movs	r2, #8
 8005478:	4690      	mov	r8, r2
 800547a:	44b8      	add	r8, r7
 800547c:	44c4      	add	ip, r8
 800547e:	4463      	add	r3, ip
 8005480:	187a      	adds	r2, r7, r1
 8005482:	9200      	str	r2, [sp, #0]
 8005484:	6818      	ldr	r0, [r3, #0]
 8005486:	6859      	ldr	r1, [r3, #4]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f7fe fc32 	bl	8003cf4 <CalcQuaternionToEuler>
		 HAL_UART_Transmit(&huart2,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
		 samples += 1;
		 */
		 sprintf(uart_buffer,
		 		  "{'yaw':%.4f, 'pitch':%.4f, 'roll':%.4f}\r\n",
		 		  angles.yaw, angles.pitch, angles.roll);
 8005490:	4b40      	ldr	r3, [pc, #256]	; (8005594 <main+0x434>)
 8005492:	229c      	movs	r2, #156	; 0x9c
 8005494:	0052      	lsls	r2, r2, #1
 8005496:	4694      	mov	ip, r2
 8005498:	2208      	movs	r2, #8
 800549a:	4690      	mov	r8, r2
 800549c:	44b8      	add	r8, r7
 800549e:	44c4      	add	ip, r8
 80054a0:	4463      	add	r3, ip
 80054a2:	689b      	ldr	r3, [r3, #8]
		 sprintf(uart_buffer,
 80054a4:	1c18      	adds	r0, r3, #0
 80054a6:	f7fd fd13 	bl	8002ed0 <__aeabi_f2d>
 80054aa:	6038      	str	r0, [r7, #0]
 80054ac:	6079      	str	r1, [r7, #4]
		 		  angles.yaw, angles.pitch, angles.roll);
 80054ae:	4b39      	ldr	r3, [pc, #228]	; (8005594 <main+0x434>)
 80054b0:	219c      	movs	r1, #156	; 0x9c
 80054b2:	0049      	lsls	r1, r1, #1
 80054b4:	468c      	mov	ip, r1
 80054b6:	2208      	movs	r2, #8
 80054b8:	4690      	mov	r8, r2
 80054ba:	44b8      	add	r8, r7
 80054bc:	44c4      	add	ip, r8
 80054be:	4463      	add	r3, ip
 80054c0:	685b      	ldr	r3, [r3, #4]
		 sprintf(uart_buffer,
 80054c2:	1c18      	adds	r0, r3, #0
 80054c4:	f7fd fd04 	bl	8002ed0 <__aeabi_f2d>
 80054c8:	0004      	movs	r4, r0
 80054ca:	000d      	movs	r5, r1
		 		  angles.yaw, angles.pitch, angles.roll);
 80054cc:	4b31      	ldr	r3, [pc, #196]	; (8005594 <main+0x434>)
 80054ce:	219c      	movs	r1, #156	; 0x9c
 80054d0:	0049      	lsls	r1, r1, #1
 80054d2:	468c      	mov	ip, r1
 80054d4:	2208      	movs	r2, #8
 80054d6:	4690      	mov	r8, r2
 80054d8:	44b8      	add	r8, r7
 80054da:	44c4      	add	ip, r8
 80054dc:	4463      	add	r3, ip
 80054de:	681b      	ldr	r3, [r3, #0]
		 sprintf(uart_buffer,
 80054e0:	1c18      	adds	r0, r3, #0
 80054e2:	f7fd fcf5 	bl	8002ed0 <__aeabi_f2d>
 80054e6:	0002      	movs	r2, r0
 80054e8:	000b      	movs	r3, r1
 80054ea:	4930      	ldr	r1, [pc, #192]	; (80055ac <main+0x44c>)
 80054ec:	2658      	movs	r6, #88	; 0x58
 80054ee:	2008      	movs	r0, #8
 80054f0:	1838      	adds	r0, r7, r0
 80054f2:	1980      	adds	r0, r0, r6
 80054f4:	9202      	str	r2, [sp, #8]
 80054f6:	9303      	str	r3, [sp, #12]
 80054f8:	9400      	str	r4, [sp, #0]
 80054fa:	9501      	str	r5, [sp, #4]
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f004 fae0 	bl	8009ac4 <siprintf>
		 		 HAL_UART_Transmit(&huart2,(uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 8005504:	0034      	movs	r4, r6
 8005506:	2508      	movs	r5, #8
 8005508:	197b      	adds	r3, r7, r5
 800550a:	191b      	adds	r3, r3, r4
 800550c:	0018      	movs	r0, r3
 800550e:	f7fa fdf7 	bl	8000100 <strlen>
 8005512:	0003      	movs	r3, r0
 8005514:	b29a      	uxth	r2, r3
 8005516:	23fa      	movs	r3, #250	; 0xfa
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	1979      	adds	r1, r7, r5
 800551c:	1909      	adds	r1, r1, r4
 800551e:	4816      	ldr	r0, [pc, #88]	; (8005578 <main+0x418>)
 8005520:	f003 f8f2 	bl	8008708 <HAL_UART_Transmit>
	  }

	  duration = (__HAL_TIM_GET_COUNTER(&htim16))*1000.0/clock;
 8005524:	4b1d      	ldr	r3, [pc, #116]	; (800559c <main+0x43c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552a:	0018      	movs	r0, r3
 800552c:	f7fd fcaa 	bl	8002e84 <__aeabi_ui2d>
 8005530:	2200      	movs	r2, #0
 8005532:	4b1f      	ldr	r3, [pc, #124]	; (80055b0 <main+0x450>)
 8005534:	f7fc fe24 	bl	8002180 <__aeabi_dmul>
 8005538:	0002      	movs	r2, r0
 800553a:	000b      	movs	r3, r1
 800553c:	0014      	movs	r4, r2
 800553e:	001d      	movs	r5, r3
 8005540:	2390      	movs	r3, #144	; 0x90
 8005542:	005b      	lsls	r3, r3, #1
 8005544:	2208      	movs	r2, #8
 8005546:	4694      	mov	ip, r2
 8005548:	44bc      	add	ip, r7
 800554a:	4463      	add	r3, ip
 800554c:	6818      	ldr	r0, [r3, #0]
 800554e:	f7fd fcbf 	bl	8002ed0 <__aeabi_f2d>
 8005552:	0002      	movs	r2, r0
 8005554:	000b      	movs	r3, r1
 8005556:	0020      	movs	r0, r4
 8005558:	0029      	movs	r1, r5
 800555a:	f7fc fa0b 	bl	8001974 <__aeabi_ddiv>
 800555e:	0002      	movs	r2, r0
 8005560:	000b      	movs	r3, r1
 8005562:	0010      	movs	r0, r2
 8005564:	0019      	movs	r1, r3
 8005566:	f7fd fcfb 	bl	8002f60 <__aeabi_d2f>
 800556a:	1c03      	adds	r3, r0, #0
 800556c:	2292      	movs	r2, #146	; 0x92
 800556e:	0052      	lsls	r2, r2, #1
 8005570:	2508      	movs	r5, #8
 8005572:	1979      	adds	r1, r7, r5
 8005574:	1889      	adds	r1, r1, r2
 8005576:	e01d      	b.n	80055b4 <main+0x454>
 8005578:	200004d8 	.word	0x200004d8
 800557c:	20000474 	.word	0x20000474
 8005580:	fffffefc 	.word	0xfffffefc
 8005584:	fffffef0 	.word	0xfffffef0
 8005588:	fffffee4 	.word	0xfffffee4
 800558c:	3e4ccccd 	.word	0x3e4ccccd
 8005590:	fffffed4 	.word	0xfffffed4
 8005594:	fffffec8 	.word	0xfffffec8
 8005598:	49742400 	.word	0x49742400
 800559c:	20000568 	.word	0x20000568
 80055a0:	20000200 	.word	0x20000200
 80055a4:	2000020c 	.word	0x2000020c
 80055a8:	0800e984 	.word	0x0800e984
 80055ac:	0800e994 	.word	0x0800e994
 80055b0:	408f4000 	.word	0x408f4000
 80055b4:	600b      	str	r3, [r1, #0]
	  duration_diff = SAMPLE_TIME_ICM - duration;
 80055b6:	197b      	adds	r3, r7, r5
 80055b8:	189b      	adds	r3, r3, r2
 80055ba:	6819      	ldr	r1, [r3, #0]
 80055bc:	480d      	ldr	r0, [pc, #52]	; (80055f4 <main+0x494>)
 80055be:	f7fb fc41 	bl	8000e44 <__aeabi_fsub>
 80055c2:	1c03      	adds	r3, r0, #0
 80055c4:	2494      	movs	r4, #148	; 0x94
 80055c6:	0064      	lsls	r4, r4, #1
 80055c8:	197a      	adds	r2, r7, r5
 80055ca:	1912      	adds	r2, r2, r4
 80055cc:	6013      	str	r3, [r2, #0]

	  if(duration_diff > 0)
 80055ce:	2100      	movs	r1, #0
 80055d0:	197b      	adds	r3, r7, r5
 80055d2:	191b      	adds	r3, r3, r4
 80055d4:	6818      	ldr	r0, [r3, #0]
 80055d6:	f7fa ff89 	bl	80004ec <__aeabi_fcmpgt>
 80055da:	1e03      	subs	r3, r0, #0
 80055dc:	d008      	beq.n	80055f0 <main+0x490>
	  {
		  HAL_Delay(duration_diff);
 80055de:	197b      	adds	r3, r7, r5
 80055e0:	191b      	adds	r3, r3, r4
 80055e2:	6818      	ldr	r0, [r3, #0]
 80055e4:	f7fa ff96 	bl	8000514 <__aeabi_f2uiz>
 80055e8:	0003      	movs	r3, r0
 80055ea:	0018      	movs	r0, r3
 80055ec:	f000 fcea 	bl	8005fc4 <HAL_Delay>
	  __HAL_TIM_SET_COUNTER(&htim16,0);
 80055f0:	e6f7      	b.n	80053e2 <main+0x282>
 80055f2:	46c0      	nop			; (mov r8, r8)
 80055f4:	41a00000 	.word	0x41a00000

080055f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80055f8:	b590      	push	{r4, r7, lr}
 80055fa:	b093      	sub	sp, #76	; 0x4c
 80055fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80055fe:	2414      	movs	r4, #20
 8005600:	193b      	adds	r3, r7, r4
 8005602:	0018      	movs	r0, r3
 8005604:	2334      	movs	r3, #52	; 0x34
 8005606:	001a      	movs	r2, r3
 8005608:	2100      	movs	r1, #0
 800560a:	f003 fdd9 	bl	80091c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800560e:	1d3b      	adds	r3, r7, #4
 8005610:	0018      	movs	r0, r3
 8005612:	2310      	movs	r3, #16
 8005614:	001a      	movs	r2, r3
 8005616:	2100      	movs	r1, #0
 8005618:	f003 fdd2 	bl	80091c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800561c:	2380      	movs	r3, #128	; 0x80
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	0018      	movs	r0, r3
 8005622:	f001 f86d 	bl	8006700 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8005626:	193b      	adds	r3, r7, r4
 8005628:	220a      	movs	r2, #10
 800562a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800562c:	193b      	adds	r3, r7, r4
 800562e:	2280      	movs	r2, #128	; 0x80
 8005630:	0052      	lsls	r2, r2, #1
 8005632:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8005634:	0021      	movs	r1, r4
 8005636:	187b      	adds	r3, r7, r1
 8005638:	2200      	movs	r2, #0
 800563a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800563c:	187b      	adds	r3, r7, r1
 800563e:	2240      	movs	r2, #64	; 0x40
 8005640:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005642:	187b      	adds	r3, r7, r1
 8005644:	2201      	movs	r2, #1
 8005646:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005648:	187b      	adds	r3, r7, r1
 800564a:	2200      	movs	r2, #0
 800564c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800564e:	187b      	adds	r3, r7, r1
 8005650:	0018      	movs	r0, r3
 8005652:	f001 f8a1 	bl	8006798 <HAL_RCC_OscConfig>
 8005656:	1e03      	subs	r3, r0, #0
 8005658:	d001      	beq.n	800565e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800565a:	f000 f991 	bl	8005980 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800565e:	1d3b      	adds	r3, r7, #4
 8005660:	2207      	movs	r2, #7
 8005662:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8005664:	1d3b      	adds	r3, r7, #4
 8005666:	2200      	movs	r2, #0
 8005668:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800566a:	1d3b      	adds	r3, r7, #4
 800566c:	2200      	movs	r2, #0
 800566e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005670:	1d3b      	adds	r3, r7, #4
 8005672:	2200      	movs	r2, #0
 8005674:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005676:	1d3b      	adds	r3, r7, #4
 8005678:	2100      	movs	r1, #0
 800567a:	0018      	movs	r0, r3
 800567c:	f001 fba2 	bl	8006dc4 <HAL_RCC_ClockConfig>
 8005680:	1e03      	subs	r3, r0, #0
 8005682:	d001      	beq.n	8005688 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005684:	f000 f97c 	bl	8005980 <Error_Handler>
  }
}
 8005688:	46c0      	nop			; (mov r8, r8)
 800568a:	46bd      	mov	sp, r7
 800568c:	b013      	add	sp, #76	; 0x4c
 800568e:	bd90      	pop	{r4, r7, pc}

08005690 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005694:	4b1b      	ldr	r3, [pc, #108]	; (8005704 <MX_I2C1_Init+0x74>)
 8005696:	4a1c      	ldr	r2, [pc, #112]	; (8005708 <MX_I2C1_Init+0x78>)
 8005698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800569a:	4b1a      	ldr	r3, [pc, #104]	; (8005704 <MX_I2C1_Init+0x74>)
 800569c:	4a1b      	ldr	r2, [pc, #108]	; (800570c <MX_I2C1_Init+0x7c>)
 800569e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80056a0:	4b18      	ldr	r3, [pc, #96]	; (8005704 <MX_I2C1_Init+0x74>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80056a6:	4b17      	ldr	r3, [pc, #92]	; (8005704 <MX_I2C1_Init+0x74>)
 80056a8:	2201      	movs	r2, #1
 80056aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80056ac:	4b15      	ldr	r3, [pc, #84]	; (8005704 <MX_I2C1_Init+0x74>)
 80056ae:	2200      	movs	r2, #0
 80056b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80056b2:	4b14      	ldr	r3, [pc, #80]	; (8005704 <MX_I2C1_Init+0x74>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80056b8:	4b12      	ldr	r3, [pc, #72]	; (8005704 <MX_I2C1_Init+0x74>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80056be:	4b11      	ldr	r3, [pc, #68]	; (8005704 <MX_I2C1_Init+0x74>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80056c4:	4b0f      	ldr	r3, [pc, #60]	; (8005704 <MX_I2C1_Init+0x74>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80056ca:	4b0e      	ldr	r3, [pc, #56]	; (8005704 <MX_I2C1_Init+0x74>)
 80056cc:	0018      	movs	r0, r3
 80056ce:	f000 fee9 	bl	80064a4 <HAL_I2C_Init>
 80056d2:	1e03      	subs	r3, r0, #0
 80056d4:	d001      	beq.n	80056da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80056d6:	f000 f953 	bl	8005980 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80056da:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <MX_I2C1_Init+0x74>)
 80056dc:	2100      	movs	r1, #0
 80056de:	0018      	movs	r0, r3
 80056e0:	f000 ff76 	bl	80065d0 <HAL_I2CEx_ConfigAnalogFilter>
 80056e4:	1e03      	subs	r3, r0, #0
 80056e6:	d001      	beq.n	80056ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80056e8:	f000 f94a 	bl	8005980 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80056ec:	4b05      	ldr	r3, [pc, #20]	; (8005704 <MX_I2C1_Init+0x74>)
 80056ee:	2100      	movs	r1, #0
 80056f0:	0018      	movs	r0, r3
 80056f2:	f000 ffb9 	bl	8006668 <HAL_I2CEx_ConfigDigitalFilter>
 80056f6:	1e03      	subs	r3, r0, #0
 80056f8:	d001      	beq.n	80056fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80056fa:	f000 f941 	bl	8005980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80056fe:	46c0      	nop			; (mov r8, r8)
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	200003fc 	.word	0x200003fc
 8005708:	40005400 	.word	0x40005400
 800570c:	00303d5b 	.word	0x00303d5b

08005710 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005714:	4b13      	ldr	r3, [pc, #76]	; (8005764 <MX_RTC_Init+0x54>)
 8005716:	4a14      	ldr	r2, [pc, #80]	; (8005768 <MX_RTC_Init+0x58>)
 8005718:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800571a:	4b12      	ldr	r3, [pc, #72]	; (8005764 <MX_RTC_Init+0x54>)
 800571c:	2200      	movs	r2, #0
 800571e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8005720:	4b10      	ldr	r3, [pc, #64]	; (8005764 <MX_RTC_Init+0x54>)
 8005722:	227f      	movs	r2, #127	; 0x7f
 8005724:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8005726:	4b0f      	ldr	r3, [pc, #60]	; (8005764 <MX_RTC_Init+0x54>)
 8005728:	22ff      	movs	r2, #255	; 0xff
 800572a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800572c:	4b0d      	ldr	r3, [pc, #52]	; (8005764 <MX_RTC_Init+0x54>)
 800572e:	2200      	movs	r2, #0
 8005730:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005732:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <MX_RTC_Init+0x54>)
 8005734:	2200      	movs	r2, #0
 8005736:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005738:	4b0a      	ldr	r3, [pc, #40]	; (8005764 <MX_RTC_Init+0x54>)
 800573a:	2200      	movs	r2, #0
 800573c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800573e:	4b09      	ldr	r3, [pc, #36]	; (8005764 <MX_RTC_Init+0x54>)
 8005740:	2280      	movs	r2, #128	; 0x80
 8005742:	05d2      	lsls	r2, r2, #23
 8005744:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8005746:	4b07      	ldr	r3, [pc, #28]	; (8005764 <MX_RTC_Init+0x54>)
 8005748:	2200      	movs	r2, #0
 800574a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800574c:	4b05      	ldr	r3, [pc, #20]	; (8005764 <MX_RTC_Init+0x54>)
 800574e:	0018      	movs	r0, r3
 8005750:	f001 fe16 	bl	8007380 <HAL_RTC_Init>
 8005754:	1e03      	subs	r3, r0, #0
 8005756:	d001      	beq.n	800575c <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8005758:	f000 f912 	bl	8005980 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800575c:	46c0      	nop			; (mov r8, r8)
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	46c0      	nop			; (mov r8, r8)
 8005764:	20000448 	.word	0x20000448
 8005768:	40002800 	.word	0x40002800

0800576c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005770:	4b1b      	ldr	r3, [pc, #108]	; (80057e0 <MX_SPI1_Init+0x74>)
 8005772:	4a1c      	ldr	r2, [pc, #112]	; (80057e4 <MX_SPI1_Init+0x78>)
 8005774:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005776:	4b1a      	ldr	r3, [pc, #104]	; (80057e0 <MX_SPI1_Init+0x74>)
 8005778:	2282      	movs	r2, #130	; 0x82
 800577a:	0052      	lsls	r2, r2, #1
 800577c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800577e:	4b18      	ldr	r3, [pc, #96]	; (80057e0 <MX_SPI1_Init+0x74>)
 8005780:	2200      	movs	r2, #0
 8005782:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005784:	4b16      	ldr	r3, [pc, #88]	; (80057e0 <MX_SPI1_Init+0x74>)
 8005786:	22e0      	movs	r2, #224	; 0xe0
 8005788:	00d2      	lsls	r2, r2, #3
 800578a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800578c:	4b14      	ldr	r3, [pc, #80]	; (80057e0 <MX_SPI1_Init+0x74>)
 800578e:	2200      	movs	r2, #0
 8005790:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005792:	4b13      	ldr	r3, [pc, #76]	; (80057e0 <MX_SPI1_Init+0x74>)
 8005794:	2200      	movs	r2, #0
 8005796:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005798:	4b11      	ldr	r3, [pc, #68]	; (80057e0 <MX_SPI1_Init+0x74>)
 800579a:	2280      	movs	r2, #128	; 0x80
 800579c:	0092      	lsls	r2, r2, #2
 800579e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057a0:	4b0f      	ldr	r3, [pc, #60]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80057a6:	4b0e      	ldr	r3, [pc, #56]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80057ac:	4b0c      	ldr	r3, [pc, #48]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057b2:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80057b8:	4b09      	ldr	r3, [pc, #36]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057ba:	2207      	movs	r2, #7
 80057bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80057be:	4b08      	ldr	r3, [pc, #32]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80057c4:	4b06      	ldr	r3, [pc, #24]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057c6:	2208      	movs	r2, #8
 80057c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80057ca:	4b05      	ldr	r3, [pc, #20]	; (80057e0 <MX_SPI1_Init+0x74>)
 80057cc:	0018      	movs	r0, r3
 80057ce:	f001 ff1b 	bl	8007608 <HAL_SPI_Init>
 80057d2:	1e03      	subs	r3, r0, #0
 80057d4:	d001      	beq.n	80057da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80057d6:	f000 f8d3 	bl	8005980 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80057da:	46c0      	nop			; (mov r8, r8)
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	20000474 	.word	0x20000474
 80057e4:	40013000 	.word	0x40013000

080057e8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80057ec:	4b0f      	ldr	r3, [pc, #60]	; (800582c <MX_TIM16_Init+0x44>)
 80057ee:	4a10      	ldr	r2, [pc, #64]	; (8005830 <MX_TIM16_Init+0x48>)
 80057f0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16;
 80057f2:	4b0e      	ldr	r3, [pc, #56]	; (800582c <MX_TIM16_Init+0x44>)
 80057f4:	2210      	movs	r2, #16
 80057f6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057f8:	4b0c      	ldr	r3, [pc, #48]	; (800582c <MX_TIM16_Init+0x44>)
 80057fa:	2200      	movs	r2, #0
 80057fc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80057fe:	4b0b      	ldr	r3, [pc, #44]	; (800582c <MX_TIM16_Init+0x44>)
 8005800:	4a0c      	ldr	r2, [pc, #48]	; (8005834 <MX_TIM16_Init+0x4c>)
 8005802:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005804:	4b09      	ldr	r3, [pc, #36]	; (800582c <MX_TIM16_Init+0x44>)
 8005806:	2200      	movs	r2, #0
 8005808:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800580a:	4b08      	ldr	r3, [pc, #32]	; (800582c <MX_TIM16_Init+0x44>)
 800580c:	2200      	movs	r2, #0
 800580e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005810:	4b06      	ldr	r3, [pc, #24]	; (800582c <MX_TIM16_Init+0x44>)
 8005812:	2200      	movs	r2, #0
 8005814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005816:	4b05      	ldr	r3, [pc, #20]	; (800582c <MX_TIM16_Init+0x44>)
 8005818:	0018      	movs	r0, r3
 800581a:	f002 fe03 	bl	8008424 <HAL_TIM_Base_Init>
 800581e:	1e03      	subs	r3, r0, #0
 8005820:	d001      	beq.n	8005826 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8005822:	f000 f8ad 	bl	8005980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8005826:	46c0      	nop			; (mov r8, r8)
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	20000568 	.word	0x20000568
 8005830:	40014400 	.word	0x40014400
 8005834:	0000ffff 	.word	0x0000ffff

08005838 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800583c:	4b23      	ldr	r3, [pc, #140]	; (80058cc <MX_USART2_UART_Init+0x94>)
 800583e:	4a24      	ldr	r2, [pc, #144]	; (80058d0 <MX_USART2_UART_Init+0x98>)
 8005840:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005842:	4b22      	ldr	r3, [pc, #136]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005844:	22e1      	movs	r2, #225	; 0xe1
 8005846:	0252      	lsls	r2, r2, #9
 8005848:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800584a:	4b20      	ldr	r3, [pc, #128]	; (80058cc <MX_USART2_UART_Init+0x94>)
 800584c:	2200      	movs	r2, #0
 800584e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005850:	4b1e      	ldr	r3, [pc, #120]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005852:	2200      	movs	r2, #0
 8005854:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005856:	4b1d      	ldr	r3, [pc, #116]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005858:	2200      	movs	r2, #0
 800585a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800585c:	4b1b      	ldr	r3, [pc, #108]	; (80058cc <MX_USART2_UART_Init+0x94>)
 800585e:	220c      	movs	r2, #12
 8005860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005862:	4b1a      	ldr	r3, [pc, #104]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005864:	2200      	movs	r2, #0
 8005866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005868:	4b18      	ldr	r3, [pc, #96]	; (80058cc <MX_USART2_UART_Init+0x94>)
 800586a:	2200      	movs	r2, #0
 800586c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800586e:	4b17      	ldr	r3, [pc, #92]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005870:	2200      	movs	r2, #0
 8005872:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005874:	4b15      	ldr	r3, [pc, #84]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005876:	2200      	movs	r2, #0
 8005878:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800587a:	4b14      	ldr	r3, [pc, #80]	; (80058cc <MX_USART2_UART_Init+0x94>)
 800587c:	2200      	movs	r2, #0
 800587e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005880:	4b12      	ldr	r3, [pc, #72]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005882:	0018      	movs	r0, r3
 8005884:	f002 feea 	bl	800865c <HAL_UART_Init>
 8005888:	1e03      	subs	r3, r0, #0
 800588a:	d001      	beq.n	8005890 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800588c:	f000 f878 	bl	8005980 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005890:	4b0e      	ldr	r3, [pc, #56]	; (80058cc <MX_USART2_UART_Init+0x94>)
 8005892:	2100      	movs	r1, #0
 8005894:	0018      	movs	r0, r3
 8005896:	f003 fb89 	bl	8008fac <HAL_UARTEx_SetTxFifoThreshold>
 800589a:	1e03      	subs	r3, r0, #0
 800589c:	d001      	beq.n	80058a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800589e:	f000 f86f 	bl	8005980 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058a2:	4b0a      	ldr	r3, [pc, #40]	; (80058cc <MX_USART2_UART_Init+0x94>)
 80058a4:	2100      	movs	r1, #0
 80058a6:	0018      	movs	r0, r3
 80058a8:	f003 fbc0 	bl	800902c <HAL_UARTEx_SetRxFifoThreshold>
 80058ac:	1e03      	subs	r3, r0, #0
 80058ae:	d001      	beq.n	80058b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80058b0:	f000 f866 	bl	8005980 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80058b4:	4b05      	ldr	r3, [pc, #20]	; (80058cc <MX_USART2_UART_Init+0x94>)
 80058b6:	0018      	movs	r0, r3
 80058b8:	f003 fb3e 	bl	8008f38 <HAL_UARTEx_DisableFifoMode>
 80058bc:	1e03      	subs	r3, r0, #0
 80058be:	d001      	beq.n	80058c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80058c0:	f000 f85e 	bl	8005980 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80058c4:	46c0      	nop			; (mov r8, r8)
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	46c0      	nop			; (mov r8, r8)
 80058cc:	200004d8 	.word	0x200004d8
 80058d0:	40004400 	.word	0x40004400

080058d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80058d4:	b590      	push	{r4, r7, lr}
 80058d6:	b089      	sub	sp, #36	; 0x24
 80058d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058da:	240c      	movs	r4, #12
 80058dc:	193b      	adds	r3, r7, r4
 80058de:	0018      	movs	r0, r3
 80058e0:	2314      	movs	r3, #20
 80058e2:	001a      	movs	r2, r3
 80058e4:	2100      	movs	r1, #0
 80058e6:	f003 fc6b 	bl	80091c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058ea:	4b23      	ldr	r3, [pc, #140]	; (8005978 <MX_GPIO_Init+0xa4>)
 80058ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058ee:	4b22      	ldr	r3, [pc, #136]	; (8005978 <MX_GPIO_Init+0xa4>)
 80058f0:	2104      	movs	r1, #4
 80058f2:	430a      	orrs	r2, r1
 80058f4:	635a      	str	r2, [r3, #52]	; 0x34
 80058f6:	4b20      	ldr	r3, [pc, #128]	; (8005978 <MX_GPIO_Init+0xa4>)
 80058f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058fa:	2204      	movs	r2, #4
 80058fc:	4013      	ands	r3, r2
 80058fe:	60bb      	str	r3, [r7, #8]
 8005900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005902:	4b1d      	ldr	r3, [pc, #116]	; (8005978 <MX_GPIO_Init+0xa4>)
 8005904:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005906:	4b1c      	ldr	r3, [pc, #112]	; (8005978 <MX_GPIO_Init+0xa4>)
 8005908:	2101      	movs	r1, #1
 800590a:	430a      	orrs	r2, r1
 800590c:	635a      	str	r2, [r3, #52]	; 0x34
 800590e:	4b1a      	ldr	r3, [pc, #104]	; (8005978 <MX_GPIO_Init+0xa4>)
 8005910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005912:	2201      	movs	r2, #1
 8005914:	4013      	ands	r3, r2
 8005916:	607b      	str	r3, [r7, #4]
 8005918:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800591a:	2380      	movs	r3, #128	; 0x80
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	4817      	ldr	r0, [pc, #92]	; (800597c <MX_GPIO_Init+0xa8>)
 8005920:	2200      	movs	r2, #0
 8005922:	0019      	movs	r1, r3
 8005924:	f000 fda0 	bl	8006468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005928:	193b      	adds	r3, r7, r4
 800592a:	2280      	movs	r2, #128	; 0x80
 800592c:	0192      	lsls	r2, r2, #6
 800592e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005930:	193b      	adds	r3, r7, r4
 8005932:	2200      	movs	r2, #0
 8005934:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005936:	193b      	adds	r3, r7, r4
 8005938:	2200      	movs	r2, #0
 800593a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800593c:	193b      	adds	r3, r7, r4
 800593e:	4a0f      	ldr	r2, [pc, #60]	; (800597c <MX_GPIO_Init+0xa8>)
 8005940:	0019      	movs	r1, r3
 8005942:	0010      	movs	r0, r2
 8005944:	f000 fc2c 	bl	80061a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005948:	0021      	movs	r1, r4
 800594a:	187b      	adds	r3, r7, r1
 800594c:	2280      	movs	r2, #128	; 0x80
 800594e:	0092      	lsls	r2, r2, #2
 8005950:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005952:	187b      	adds	r3, r7, r1
 8005954:	2201      	movs	r2, #1
 8005956:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005958:	187b      	adds	r3, r7, r1
 800595a:	2200      	movs	r2, #0
 800595c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800595e:	187b      	adds	r3, r7, r1
 8005960:	2200      	movs	r2, #0
 8005962:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005964:	187b      	adds	r3, r7, r1
 8005966:	4a05      	ldr	r2, [pc, #20]	; (800597c <MX_GPIO_Init+0xa8>)
 8005968:	0019      	movs	r1, r3
 800596a:	0010      	movs	r0, r2
 800596c:	f000 fc18 	bl	80061a0 <HAL_GPIO_Init>

}
 8005970:	46c0      	nop			; (mov r8, r8)
 8005972:	46bd      	mov	sp, r7
 8005974:	b009      	add	sp, #36	; 0x24
 8005976:	bd90      	pop	{r4, r7, pc}
 8005978:	40021000 	.word	0x40021000
 800597c:	50000800 	.word	0x50000800

08005980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005984:	b672      	cpsid	i
}
 8005986:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1)
 8005988:	e7fe      	b.n	8005988 <Error_Handler+0x8>
	...

0800598c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005992:	4b11      	ldr	r3, [pc, #68]	; (80059d8 <HAL_MspInit+0x4c>)
 8005994:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005996:	4b10      	ldr	r3, [pc, #64]	; (80059d8 <HAL_MspInit+0x4c>)
 8005998:	2101      	movs	r1, #1
 800599a:	430a      	orrs	r2, r1
 800599c:	641a      	str	r2, [r3, #64]	; 0x40
 800599e:	4b0e      	ldr	r3, [pc, #56]	; (80059d8 <HAL_MspInit+0x4c>)
 80059a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a2:	2201      	movs	r2, #1
 80059a4:	4013      	ands	r3, r2
 80059a6:	607b      	str	r3, [r7, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059aa:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <HAL_MspInit+0x4c>)
 80059ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059ae:	4b0a      	ldr	r3, [pc, #40]	; (80059d8 <HAL_MspInit+0x4c>)
 80059b0:	2180      	movs	r1, #128	; 0x80
 80059b2:	0549      	lsls	r1, r1, #21
 80059b4:	430a      	orrs	r2, r1
 80059b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80059b8:	4b07      	ldr	r3, [pc, #28]	; (80059d8 <HAL_MspInit+0x4c>)
 80059ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059bc:	2380      	movs	r3, #128	; 0x80
 80059be:	055b      	lsls	r3, r3, #21
 80059c0:	4013      	ands	r3, r2
 80059c2:	603b      	str	r3, [r7, #0]
 80059c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80059c6:	23c0      	movs	r3, #192	; 0xc0
 80059c8:	00db      	lsls	r3, r3, #3
 80059ca:	0018      	movs	r0, r3
 80059cc:	f000 fb1e 	bl	800600c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059d0:	46c0      	nop			; (mov r8, r8)
 80059d2:	46bd      	mov	sp, r7
 80059d4:	b002      	add	sp, #8
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	40021000 	.word	0x40021000

080059dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80059dc:	b590      	push	{r4, r7, lr}
 80059de:	b091      	sub	sp, #68	; 0x44
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059e4:	232c      	movs	r3, #44	; 0x2c
 80059e6:	18fb      	adds	r3, r7, r3
 80059e8:	0018      	movs	r0, r3
 80059ea:	2314      	movs	r3, #20
 80059ec:	001a      	movs	r2, r3
 80059ee:	2100      	movs	r1, #0
 80059f0:	f003 fbe6 	bl	80091c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80059f4:	2410      	movs	r4, #16
 80059f6:	193b      	adds	r3, r7, r4
 80059f8:	0018      	movs	r0, r3
 80059fa:	231c      	movs	r3, #28
 80059fc:	001a      	movs	r2, r3
 80059fe:	2100      	movs	r1, #0
 8005a00:	f003 fbde 	bl	80091c0 <memset>
  if(hi2c->Instance==I2C1)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a23      	ldr	r2, [pc, #140]	; (8005a98 <HAL_I2C_MspInit+0xbc>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d13f      	bne.n	8005a8e <HAL_I2C_MspInit+0xb2>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005a0e:	193b      	adds	r3, r7, r4
 8005a10:	2220      	movs	r2, #32
 8005a12:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005a14:	193b      	adds	r3, r7, r4
 8005a16:	2200      	movs	r2, #0
 8005a18:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005a1a:	193b      	adds	r3, r7, r4
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	f001 fb7b 	bl	8007118 <HAL_RCCEx_PeriphCLKConfig>
 8005a22:	1e03      	subs	r3, r0, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8005a26:	f7ff ffab 	bl	8005980 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a2a:	4b1c      	ldr	r3, [pc, #112]	; (8005a9c <HAL_I2C_MspInit+0xc0>)
 8005a2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a2e:	4b1b      	ldr	r3, [pc, #108]	; (8005a9c <HAL_I2C_MspInit+0xc0>)
 8005a30:	2101      	movs	r1, #1
 8005a32:	430a      	orrs	r2, r1
 8005a34:	635a      	str	r2, [r3, #52]	; 0x34
 8005a36:	4b19      	ldr	r3, [pc, #100]	; (8005a9c <HAL_I2C_MspInit+0xc0>)
 8005a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
 8005a40:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005a42:	212c      	movs	r1, #44	; 0x2c
 8005a44:	187b      	adds	r3, r7, r1
 8005a46:	22c0      	movs	r2, #192	; 0xc0
 8005a48:	00d2      	lsls	r2, r2, #3
 8005a4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005a4c:	187b      	adds	r3, r7, r1
 8005a4e:	2212      	movs	r2, #18
 8005a50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a52:	187b      	adds	r3, r7, r1
 8005a54:	2200      	movs	r2, #0
 8005a56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a58:	187b      	adds	r3, r7, r1
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8005a5e:	187b      	adds	r3, r7, r1
 8005a60:	2206      	movs	r2, #6
 8005a62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a64:	187a      	adds	r2, r7, r1
 8005a66:	23a0      	movs	r3, #160	; 0xa0
 8005a68:	05db      	lsls	r3, r3, #23
 8005a6a:	0011      	movs	r1, r2
 8005a6c:	0018      	movs	r0, r3
 8005a6e:	f000 fb97 	bl	80061a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005a72:	4b0a      	ldr	r3, [pc, #40]	; (8005a9c <HAL_I2C_MspInit+0xc0>)
 8005a74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a76:	4b09      	ldr	r3, [pc, #36]	; (8005a9c <HAL_I2C_MspInit+0xc0>)
 8005a78:	2180      	movs	r1, #128	; 0x80
 8005a7a:	0389      	lsls	r1, r1, #14
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005a80:	4b06      	ldr	r3, [pc, #24]	; (8005a9c <HAL_I2C_MspInit+0xc0>)
 8005a82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a84:	2380      	movs	r3, #128	; 0x80
 8005a86:	039b      	lsls	r3, r3, #14
 8005a88:	4013      	ands	r3, r2
 8005a8a:	60bb      	str	r3, [r7, #8]
 8005a8c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005a8e:	46c0      	nop			; (mov r8, r8)
 8005a90:	46bd      	mov	sp, r7
 8005a92:	b011      	add	sp, #68	; 0x44
 8005a94:	bd90      	pop	{r4, r7, pc}
 8005a96:	46c0      	nop			; (mov r8, r8)
 8005a98:	40005400 	.word	0x40005400
 8005a9c:	40021000 	.word	0x40021000

08005aa0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005aa0:	b590      	push	{r4, r7, lr}
 8005aa2:	b08b      	sub	sp, #44	; 0x2c
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005aa8:	240c      	movs	r4, #12
 8005aaa:	193b      	adds	r3, r7, r4
 8005aac:	0018      	movs	r0, r3
 8005aae:	231c      	movs	r3, #28
 8005ab0:	001a      	movs	r2, r3
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	f003 fb84 	bl	80091c0 <memset>
  if(hrtc->Instance==RTC)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a15      	ldr	r2, [pc, #84]	; (8005b14 <HAL_RTC_MspInit+0x74>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d124      	bne.n	8005b0c <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005ac2:	193b      	adds	r3, r7, r4
 8005ac4:	2280      	movs	r2, #128	; 0x80
 8005ac6:	0292      	lsls	r2, r2, #10
 8005ac8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005aca:	193b      	adds	r3, r7, r4
 8005acc:	2280      	movs	r2, #128	; 0x80
 8005ace:	0092      	lsls	r2, r2, #2
 8005ad0:	619a      	str	r2, [r3, #24]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ad2:	193b      	adds	r3, r7, r4
 8005ad4:	0018      	movs	r0, r3
 8005ad6:	f001 fb1f 	bl	8007118 <HAL_RCCEx_PeriphCLKConfig>
 8005ada:	1e03      	subs	r3, r0, #0
 8005adc:	d001      	beq.n	8005ae2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8005ade:	f7ff ff4f 	bl	8005980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005ae2:	4b0d      	ldr	r3, [pc, #52]	; (8005b18 <HAL_RTC_MspInit+0x78>)
 8005ae4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ae6:	4b0c      	ldr	r3, [pc, #48]	; (8005b18 <HAL_RTC_MspInit+0x78>)
 8005ae8:	2180      	movs	r1, #128	; 0x80
 8005aea:	0209      	lsls	r1, r1, #8
 8005aec:	430a      	orrs	r2, r1
 8005aee:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005af0:	4b09      	ldr	r3, [pc, #36]	; (8005b18 <HAL_RTC_MspInit+0x78>)
 8005af2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005af4:	4b08      	ldr	r3, [pc, #32]	; (8005b18 <HAL_RTC_MspInit+0x78>)
 8005af6:	2180      	movs	r1, #128	; 0x80
 8005af8:	00c9      	lsls	r1, r1, #3
 8005afa:	430a      	orrs	r2, r1
 8005afc:	63da      	str	r2, [r3, #60]	; 0x3c
 8005afe:	4b06      	ldr	r3, [pc, #24]	; (8005b18 <HAL_RTC_MspInit+0x78>)
 8005b00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b02:	2380      	movs	r3, #128	; 0x80
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	4013      	ands	r3, r2
 8005b08:	60bb      	str	r3, [r7, #8]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005b0c:	46c0      	nop			; (mov r8, r8)
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	b00b      	add	sp, #44	; 0x2c
 8005b12:	bd90      	pop	{r4, r7, pc}
 8005b14:	40002800 	.word	0x40002800
 8005b18:	40021000 	.word	0x40021000

08005b1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005b1c:	b590      	push	{r4, r7, lr}
 8005b1e:	b08b      	sub	sp, #44	; 0x2c
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b24:	2414      	movs	r4, #20
 8005b26:	193b      	adds	r3, r7, r4
 8005b28:	0018      	movs	r0, r3
 8005b2a:	2314      	movs	r3, #20
 8005b2c:	001a      	movs	r2, r3
 8005b2e:	2100      	movs	r1, #0
 8005b30:	f003 fb46 	bl	80091c0 <memset>
  if(hspi->Instance==SPI1)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a1b      	ldr	r2, [pc, #108]	; (8005ba8 <HAL_SPI_MspInit+0x8c>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d130      	bne.n	8005ba0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005b3e:	4b1b      	ldr	r3, [pc, #108]	; (8005bac <HAL_SPI_MspInit+0x90>)
 8005b40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b42:	4b1a      	ldr	r3, [pc, #104]	; (8005bac <HAL_SPI_MspInit+0x90>)
 8005b44:	2180      	movs	r1, #128	; 0x80
 8005b46:	0149      	lsls	r1, r1, #5
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	641a      	str	r2, [r3, #64]	; 0x40
 8005b4c:	4b17      	ldr	r3, [pc, #92]	; (8005bac <HAL_SPI_MspInit+0x90>)
 8005b4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b50:	2380      	movs	r3, #128	; 0x80
 8005b52:	015b      	lsls	r3, r3, #5
 8005b54:	4013      	ands	r3, r2
 8005b56:	613b      	str	r3, [r7, #16]
 8005b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b5a:	4b14      	ldr	r3, [pc, #80]	; (8005bac <HAL_SPI_MspInit+0x90>)
 8005b5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b5e:	4b13      	ldr	r3, [pc, #76]	; (8005bac <HAL_SPI_MspInit+0x90>)
 8005b60:	2101      	movs	r1, #1
 8005b62:	430a      	orrs	r2, r1
 8005b64:	635a      	str	r2, [r3, #52]	; 0x34
 8005b66:	4b11      	ldr	r3, [pc, #68]	; (8005bac <HAL_SPI_MspInit+0x90>)
 8005b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	60fb      	str	r3, [r7, #12]
 8005b70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005b72:	0021      	movs	r1, r4
 8005b74:	187b      	adds	r3, r7, r1
 8005b76:	22e0      	movs	r2, #224	; 0xe0
 8005b78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b7a:	187b      	adds	r3, r7, r1
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b80:	187b      	adds	r3, r7, r1
 8005b82:	2200      	movs	r2, #0
 8005b84:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b86:	187b      	adds	r3, r7, r1
 8005b88:	2200      	movs	r2, #0
 8005b8a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8005b8c:	187b      	adds	r3, r7, r1
 8005b8e:	2200      	movs	r2, #0
 8005b90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b92:	187a      	adds	r2, r7, r1
 8005b94:	23a0      	movs	r3, #160	; 0xa0
 8005b96:	05db      	lsls	r3, r3, #23
 8005b98:	0011      	movs	r1, r2
 8005b9a:	0018      	movs	r0, r3
 8005b9c:	f000 fb00 	bl	80061a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005ba0:	46c0      	nop			; (mov r8, r8)
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	b00b      	add	sp, #44	; 0x2c
 8005ba6:	bd90      	pop	{r4, r7, pc}
 8005ba8:	40013000 	.word	0x40013000
 8005bac:	40021000 	.word	0x40021000

08005bb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a0a      	ldr	r2, [pc, #40]	; (8005be8 <HAL_TIM_Base_MspInit+0x38>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d10d      	bne.n	8005bde <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005bc2:	4b0a      	ldr	r3, [pc, #40]	; (8005bec <HAL_TIM_Base_MspInit+0x3c>)
 8005bc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bc6:	4b09      	ldr	r3, [pc, #36]	; (8005bec <HAL_TIM_Base_MspInit+0x3c>)
 8005bc8:	2180      	movs	r1, #128	; 0x80
 8005bca:	0289      	lsls	r1, r1, #10
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40
 8005bd0:	4b06      	ldr	r3, [pc, #24]	; (8005bec <HAL_TIM_Base_MspInit+0x3c>)
 8005bd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bd4:	2380      	movs	r3, #128	; 0x80
 8005bd6:	029b      	lsls	r3, r3, #10
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8005bde:	46c0      	nop			; (mov r8, r8)
 8005be0:	46bd      	mov	sp, r7
 8005be2:	b004      	add	sp, #16
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	46c0      	nop			; (mov r8, r8)
 8005be8:	40014400 	.word	0x40014400
 8005bec:	40021000 	.word	0x40021000

08005bf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005bf0:	b590      	push	{r4, r7, lr}
 8005bf2:	b091      	sub	sp, #68	; 0x44
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bf8:	232c      	movs	r3, #44	; 0x2c
 8005bfa:	18fb      	adds	r3, r7, r3
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	2314      	movs	r3, #20
 8005c00:	001a      	movs	r2, r3
 8005c02:	2100      	movs	r1, #0
 8005c04:	f003 fadc 	bl	80091c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005c08:	2410      	movs	r4, #16
 8005c0a:	193b      	adds	r3, r7, r4
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	231c      	movs	r3, #28
 8005c10:	001a      	movs	r2, r3
 8005c12:	2100      	movs	r1, #0
 8005c14:	f003 fad4 	bl	80091c0 <memset>
  if(huart->Instance==USART2)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a22      	ldr	r2, [pc, #136]	; (8005ca8 <HAL_UART_MspInit+0xb8>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d13e      	bne.n	8005ca0 <HAL_UART_MspInit+0xb0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c22:	193b      	adds	r3, r7, r4
 8005c24:	2202      	movs	r2, #2
 8005c26:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005c28:	193b      	adds	r3, r7, r4
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c2e:	193b      	adds	r3, r7, r4
 8005c30:	0018      	movs	r0, r3
 8005c32:	f001 fa71 	bl	8007118 <HAL_RCCEx_PeriphCLKConfig>
 8005c36:	1e03      	subs	r3, r0, #0
 8005c38:	d001      	beq.n	8005c3e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005c3a:	f7ff fea1 	bl	8005980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c3e:	4b1b      	ldr	r3, [pc, #108]	; (8005cac <HAL_UART_MspInit+0xbc>)
 8005c40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c42:	4b1a      	ldr	r3, [pc, #104]	; (8005cac <HAL_UART_MspInit+0xbc>)
 8005c44:	2180      	movs	r1, #128	; 0x80
 8005c46:	0289      	lsls	r1, r1, #10
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c4c:	4b17      	ldr	r3, [pc, #92]	; (8005cac <HAL_UART_MspInit+0xbc>)
 8005c4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c50:	2380      	movs	r3, #128	; 0x80
 8005c52:	029b      	lsls	r3, r3, #10
 8005c54:	4013      	ands	r3, r2
 8005c56:	60fb      	str	r3, [r7, #12]
 8005c58:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c5a:	4b14      	ldr	r3, [pc, #80]	; (8005cac <HAL_UART_MspInit+0xbc>)
 8005c5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c5e:	4b13      	ldr	r3, [pc, #76]	; (8005cac <HAL_UART_MspInit+0xbc>)
 8005c60:	2101      	movs	r1, #1
 8005c62:	430a      	orrs	r2, r1
 8005c64:	635a      	str	r2, [r3, #52]	; 0x34
 8005c66:	4b11      	ldr	r3, [pc, #68]	; (8005cac <HAL_UART_MspInit+0xbc>)
 8005c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	60bb      	str	r3, [r7, #8]
 8005c70:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005c72:	212c      	movs	r1, #44	; 0x2c
 8005c74:	187b      	adds	r3, r7, r1
 8005c76:	220c      	movs	r2, #12
 8005c78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c7a:	187b      	adds	r3, r7, r1
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c80:	187b      	adds	r3, r7, r1
 8005c82:	2200      	movs	r2, #0
 8005c84:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c86:	187b      	adds	r3, r7, r1
 8005c88:	2200      	movs	r2, #0
 8005c8a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8005c8c:	187b      	adds	r3, r7, r1
 8005c8e:	2201      	movs	r2, #1
 8005c90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c92:	187a      	adds	r2, r7, r1
 8005c94:	23a0      	movs	r3, #160	; 0xa0
 8005c96:	05db      	lsls	r3, r3, #23
 8005c98:	0011      	movs	r1, r2
 8005c9a:	0018      	movs	r0, r3
 8005c9c:	f000 fa80 	bl	80061a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005ca0:	46c0      	nop			; (mov r8, r8)
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	b011      	add	sp, #68	; 0x44
 8005ca6:	bd90      	pop	{r4, r7, pc}
 8005ca8:	40004400 	.word	0x40004400
 8005cac:	40021000 	.word	0x40021000

08005cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005cb4:	e7fe      	b.n	8005cb4 <NMI_Handler+0x4>

08005cb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cba:	e7fe      	b.n	8005cba <HardFault_Handler+0x4>

08005cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005cc0:	46c0      	nop			; (mov r8, r8)
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cd4:	f000 f95a 	bl	8005f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cd8:	46c0      	nop			; (mov r8, r8)
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	af00      	add	r7, sp, #0
	return 1;
 8005ce2:	2301      	movs	r3, #1
}
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <_kill>:

int _kill(int pid, int sig)
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b082      	sub	sp, #8
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
 8005cf2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005cf4:	f003 fa3a 	bl	800916c <__errno>
 8005cf8:	0003      	movs	r3, r0
 8005cfa:	2216      	movs	r2, #22
 8005cfc:	601a      	str	r2, [r3, #0]
	return -1;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	425b      	negs	r3, r3
}
 8005d02:	0018      	movs	r0, r3
 8005d04:	46bd      	mov	sp, r7
 8005d06:	b002      	add	sp, #8
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <_exit>:

void _exit (int status)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b082      	sub	sp, #8
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005d12:	2301      	movs	r3, #1
 8005d14:	425a      	negs	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	0011      	movs	r1, r2
 8005d1a:	0018      	movs	r0, r3
 8005d1c:	f7ff ffe5 	bl	8005cea <_kill>
	while (1) {}		/* Make sure we hang here */
 8005d20:	e7fe      	b.n	8005d20 <_exit+0x16>

08005d22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b086      	sub	sp, #24
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	60f8      	str	r0, [r7, #12]
 8005d2a:	60b9      	str	r1, [r7, #8]
 8005d2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d2e:	2300      	movs	r3, #0
 8005d30:	617b      	str	r3, [r7, #20]
 8005d32:	e00a      	b.n	8005d4a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005d34:	e000      	b.n	8005d38 <_read+0x16>
 8005d36:	bf00      	nop
 8005d38:	0001      	movs	r1, r0
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	1c5a      	adds	r2, r3, #1
 8005d3e:	60ba      	str	r2, [r7, #8]
 8005d40:	b2ca      	uxtb	r2, r1
 8005d42:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	3301      	adds	r3, #1
 8005d48:	617b      	str	r3, [r7, #20]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	dbf0      	blt.n	8005d34 <_read+0x12>
	}

return len;
 8005d52:	687b      	ldr	r3, [r7, #4]
}
 8005d54:	0018      	movs	r0, r3
 8005d56:	46bd      	mov	sp, r7
 8005d58:	b006      	add	sp, #24
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d68:	2300      	movs	r3, #0
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	e009      	b.n	8005d82 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	60ba      	str	r2, [r7, #8]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	0018      	movs	r0, r3
 8005d78:	e000      	b.n	8005d7c <_write+0x20>
 8005d7a:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	3301      	adds	r3, #1
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	dbf1      	blt.n	8005d6e <_write+0x12>
	}
	return len;
 8005d8a:	687b      	ldr	r3, [r7, #4]
}
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	b006      	add	sp, #24
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <_close>:

int _close(int file)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
	return -1;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	425b      	negs	r3, r3
}
 8005da0:	0018      	movs	r0, r3
 8005da2:	46bd      	mov	sp, r7
 8005da4:	b002      	add	sp, #8
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2280      	movs	r2, #128	; 0x80
 8005db6:	0192      	lsls	r2, r2, #6
 8005db8:	605a      	str	r2, [r3, #4]
	return 0;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	0018      	movs	r0, r3
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	b002      	add	sp, #8
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <_isatty>:

int _isatty(int file)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
	return 1;
 8005dcc:	2301      	movs	r3, #1
}
 8005dce:	0018      	movs	r0, r3
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	b002      	add	sp, #8
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b084      	sub	sp, #16
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	60f8      	str	r0, [r7, #12]
 8005dde:	60b9      	str	r1, [r7, #8]
 8005de0:	607a      	str	r2, [r7, #4]
	return 0;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	0018      	movs	r0, r3
 8005de6:	46bd      	mov	sp, r7
 8005de8:	b004      	add	sp, #16
 8005dea:	bd80      	pop	{r7, pc}

08005dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005df4:	4a14      	ldr	r2, [pc, #80]	; (8005e48 <_sbrk+0x5c>)
 8005df6:	4b15      	ldr	r3, [pc, #84]	; (8005e4c <_sbrk+0x60>)
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e00:	4b13      	ldr	r3, [pc, #76]	; (8005e50 <_sbrk+0x64>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d102      	bne.n	8005e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e08:	4b11      	ldr	r3, [pc, #68]	; (8005e50 <_sbrk+0x64>)
 8005e0a:	4a12      	ldr	r2, [pc, #72]	; (8005e54 <_sbrk+0x68>)
 8005e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e0e:	4b10      	ldr	r3, [pc, #64]	; (8005e50 <_sbrk+0x64>)
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	18d3      	adds	r3, r2, r3
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d207      	bcs.n	8005e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e1c:	f003 f9a6 	bl	800916c <__errno>
 8005e20:	0003      	movs	r3, r0
 8005e22:	220c      	movs	r2, #12
 8005e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e26:	2301      	movs	r3, #1
 8005e28:	425b      	negs	r3, r3
 8005e2a:	e009      	b.n	8005e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e2c:	4b08      	ldr	r3, [pc, #32]	; (8005e50 <_sbrk+0x64>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e32:	4b07      	ldr	r3, [pc, #28]	; (8005e50 <_sbrk+0x64>)
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	18d2      	adds	r2, r2, r3
 8005e3a:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <_sbrk+0x64>)
 8005e3c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b006      	add	sp, #24
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	20009000 	.word	0x20009000
 8005e4c:	00000400 	.word	0x00000400
 8005e50:	20000218 	.word	0x20000218
 8005e54:	200005c8 	.word	0x200005c8

08005e58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e5c:	46c0      	nop			; (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
	...

08005e64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005e64:	480d      	ldr	r0, [pc, #52]	; (8005e9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005e66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005e68:	f7ff fff6 	bl	8005e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e6c:	480c      	ldr	r0, [pc, #48]	; (8005ea0 <LoopForever+0x6>)
  ldr r1, =_edata
 8005e6e:	490d      	ldr	r1, [pc, #52]	; (8005ea4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005e70:	4a0d      	ldr	r2, [pc, #52]	; (8005ea8 <LoopForever+0xe>)
  movs r3, #0
 8005e72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e74:	e002      	b.n	8005e7c <LoopCopyDataInit>

08005e76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e7a:	3304      	adds	r3, #4

08005e7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e80:	d3f9      	bcc.n	8005e76 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e82:	4a0a      	ldr	r2, [pc, #40]	; (8005eac <LoopForever+0x12>)
  ldr r4, =_ebss
 8005e84:	4c0a      	ldr	r4, [pc, #40]	; (8005eb0 <LoopForever+0x16>)
  movs r3, #0
 8005e86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e88:	e001      	b.n	8005e8e <LoopFillZerobss>

08005e8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e8c:	3204      	adds	r2, #4

08005e8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e90:	d3fb      	bcc.n	8005e8a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005e92:	f003 f971 	bl	8009178 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005e96:	f7ff f963 	bl	8005160 <main>

08005e9a <LoopForever>:

LoopForever:
  b LoopForever
 8005e9a:	e7fe      	b.n	8005e9a <LoopForever>
  ldr   r0, =_estack
 8005e9c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005ea4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8005ea8:	0800f200 	.word	0x0800f200
  ldr r2, =_sbss
 8005eac:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8005eb0:	200005c8 	.word	0x200005c8

08005eb4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005eb4:	e7fe      	b.n	8005eb4 <ADC1_IRQHandler>
	...

08005eb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005ebe:	1dfb      	adds	r3, r7, #7
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ec4:	4b0b      	ldr	r3, [pc, #44]	; (8005ef4 <HAL_Init+0x3c>)
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	4b0a      	ldr	r3, [pc, #40]	; (8005ef4 <HAL_Init+0x3c>)
 8005eca:	2180      	movs	r1, #128	; 0x80
 8005ecc:	0049      	lsls	r1, r1, #1
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ed2:	2003      	movs	r0, #3
 8005ed4:	f000 f810 	bl	8005ef8 <HAL_InitTick>
 8005ed8:	1e03      	subs	r3, r0, #0
 8005eda:	d003      	beq.n	8005ee4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005edc:	1dfb      	adds	r3, r7, #7
 8005ede:	2201      	movs	r2, #1
 8005ee0:	701a      	strb	r2, [r3, #0]
 8005ee2:	e001      	b.n	8005ee8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005ee4:	f7ff fd52 	bl	800598c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005ee8:	1dfb      	adds	r3, r7, #7
 8005eea:	781b      	ldrb	r3, [r3, #0]
}
 8005eec:	0018      	movs	r0, r3
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	b002      	add	sp, #8
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	40022000 	.word	0x40022000

08005ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ef8:	b590      	push	{r4, r7, lr}
 8005efa:	b085      	sub	sp, #20
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005f00:	230f      	movs	r3, #15
 8005f02:	18fb      	adds	r3, r7, r3
 8005f04:	2200      	movs	r2, #0
 8005f06:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005f08:	4b1d      	ldr	r3, [pc, #116]	; (8005f80 <HAL_InitTick+0x88>)
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d02b      	beq.n	8005f68 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8005f10:	4b1c      	ldr	r3, [pc, #112]	; (8005f84 <HAL_InitTick+0x8c>)
 8005f12:	681c      	ldr	r4, [r3, #0]
 8005f14:	4b1a      	ldr	r3, [pc, #104]	; (8005f80 <HAL_InitTick+0x88>)
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	0019      	movs	r1, r3
 8005f1a:	23fa      	movs	r3, #250	; 0xfa
 8005f1c:	0098      	lsls	r0, r3, #2
 8005f1e:	f7fa f90b 	bl	8000138 <__udivsi3>
 8005f22:	0003      	movs	r3, r0
 8005f24:	0019      	movs	r1, r3
 8005f26:	0020      	movs	r0, r4
 8005f28:	f7fa f906 	bl	8000138 <__udivsi3>
 8005f2c:	0003      	movs	r3, r0
 8005f2e:	0018      	movs	r0, r3
 8005f30:	f000 f929 	bl	8006186 <HAL_SYSTICK_Config>
 8005f34:	1e03      	subs	r3, r0, #0
 8005f36:	d112      	bne.n	8005f5e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b03      	cmp	r3, #3
 8005f3c:	d80a      	bhi.n	8005f54 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f3e:	6879      	ldr	r1, [r7, #4]
 8005f40:	2301      	movs	r3, #1
 8005f42:	425b      	negs	r3, r3
 8005f44:	2200      	movs	r2, #0
 8005f46:	0018      	movs	r0, r3
 8005f48:	f000 f908 	bl	800615c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005f4c:	4b0e      	ldr	r3, [pc, #56]	; (8005f88 <HAL_InitTick+0x90>)
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	e00d      	b.n	8005f70 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005f54:	230f      	movs	r3, #15
 8005f56:	18fb      	adds	r3, r7, r3
 8005f58:	2201      	movs	r2, #1
 8005f5a:	701a      	strb	r2, [r3, #0]
 8005f5c:	e008      	b.n	8005f70 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005f5e:	230f      	movs	r3, #15
 8005f60:	18fb      	adds	r3, r7, r3
 8005f62:	2201      	movs	r2, #1
 8005f64:	701a      	strb	r2, [r3, #0]
 8005f66:	e003      	b.n	8005f70 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005f68:	230f      	movs	r3, #15
 8005f6a:	18fb      	adds	r3, r7, r3
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005f70:	230f      	movs	r3, #15
 8005f72:	18fb      	adds	r3, r7, r3
 8005f74:	781b      	ldrb	r3, [r3, #0]
}
 8005f76:	0018      	movs	r0, r3
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	b005      	add	sp, #20
 8005f7c:	bd90      	pop	{r4, r7, pc}
 8005f7e:	46c0      	nop			; (mov r8, r8)
 8005f80:	2000000c 	.word	0x2000000c
 8005f84:	20000004 	.word	0x20000004
 8005f88:	20000008 	.word	0x20000008

08005f8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005f90:	4b05      	ldr	r3, [pc, #20]	; (8005fa8 <HAL_IncTick+0x1c>)
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	001a      	movs	r2, r3
 8005f96:	4b05      	ldr	r3, [pc, #20]	; (8005fac <HAL_IncTick+0x20>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	18d2      	adds	r2, r2, r3
 8005f9c:	4b03      	ldr	r3, [pc, #12]	; (8005fac <HAL_IncTick+0x20>)
 8005f9e:	601a      	str	r2, [r3, #0]
}
 8005fa0:	46c0      	nop			; (mov r8, r8)
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	2000000c 	.word	0x2000000c
 8005fac:	200005b4 	.word	0x200005b4

08005fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8005fb4:	4b02      	ldr	r3, [pc, #8]	; (8005fc0 <HAL_GetTick+0x10>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
}
 8005fb8:	0018      	movs	r0, r3
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	46c0      	nop			; (mov r8, r8)
 8005fc0:	200005b4 	.word	0x200005b4

08005fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b084      	sub	sp, #16
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005fcc:	f7ff fff0 	bl	8005fb0 <HAL_GetTick>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	d005      	beq.n	8005fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005fde:	4b0a      	ldr	r3, [pc, #40]	; (8006008 <HAL_Delay+0x44>)
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	001a      	movs	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	189b      	adds	r3, r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005fea:	46c0      	nop			; (mov r8, r8)
 8005fec:	f7ff ffe0 	bl	8005fb0 <HAL_GetTick>
 8005ff0:	0002      	movs	r2, r0
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d8f7      	bhi.n	8005fec <HAL_Delay+0x28>
  {
  }
}
 8005ffc:	46c0      	nop			; (mov r8, r8)
 8005ffe:	46c0      	nop			; (mov r8, r8)
 8006000:	46bd      	mov	sp, r7
 8006002:	b004      	add	sp, #16
 8006004:	bd80      	pop	{r7, pc}
 8006006:	46c0      	nop			; (mov r8, r8)
 8006008:	2000000c 	.word	0x2000000c

0800600c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8006014:	4b06      	ldr	r3, [pc, #24]	; (8006030 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a06      	ldr	r2, [pc, #24]	; (8006034 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800601a:	4013      	ands	r3, r2
 800601c:	0019      	movs	r1, r3
 800601e:	4b04      	ldr	r3, [pc, #16]	; (8006030 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	430a      	orrs	r2, r1
 8006024:	601a      	str	r2, [r3, #0]
}
 8006026:	46c0      	nop			; (mov r8, r8)
 8006028:	46bd      	mov	sp, r7
 800602a:	b002      	add	sp, #8
 800602c:	bd80      	pop	{r7, pc}
 800602e:	46c0      	nop			; (mov r8, r8)
 8006030:	40010000 	.word	0x40010000
 8006034:	fffff9ff 	.word	0xfffff9ff

08006038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006038:	b590      	push	{r4, r7, lr}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	0002      	movs	r2, r0
 8006040:	6039      	str	r1, [r7, #0]
 8006042:	1dfb      	adds	r3, r7, #7
 8006044:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006046:	1dfb      	adds	r3, r7, #7
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	2b7f      	cmp	r3, #127	; 0x7f
 800604c:	d828      	bhi.n	80060a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800604e:	4a2f      	ldr	r2, [pc, #188]	; (800610c <__NVIC_SetPriority+0xd4>)
 8006050:	1dfb      	adds	r3, r7, #7
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	b25b      	sxtb	r3, r3
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	33c0      	adds	r3, #192	; 0xc0
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	589b      	ldr	r3, [r3, r2]
 800605e:	1dfa      	adds	r2, r7, #7
 8006060:	7812      	ldrb	r2, [r2, #0]
 8006062:	0011      	movs	r1, r2
 8006064:	2203      	movs	r2, #3
 8006066:	400a      	ands	r2, r1
 8006068:	00d2      	lsls	r2, r2, #3
 800606a:	21ff      	movs	r1, #255	; 0xff
 800606c:	4091      	lsls	r1, r2
 800606e:	000a      	movs	r2, r1
 8006070:	43d2      	mvns	r2, r2
 8006072:	401a      	ands	r2, r3
 8006074:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	019b      	lsls	r3, r3, #6
 800607a:	22ff      	movs	r2, #255	; 0xff
 800607c:	401a      	ands	r2, r3
 800607e:	1dfb      	adds	r3, r7, #7
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	0018      	movs	r0, r3
 8006084:	2303      	movs	r3, #3
 8006086:	4003      	ands	r3, r0
 8006088:	00db      	lsls	r3, r3, #3
 800608a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800608c:	481f      	ldr	r0, [pc, #124]	; (800610c <__NVIC_SetPriority+0xd4>)
 800608e:	1dfb      	adds	r3, r7, #7
 8006090:	781b      	ldrb	r3, [r3, #0]
 8006092:	b25b      	sxtb	r3, r3
 8006094:	089b      	lsrs	r3, r3, #2
 8006096:	430a      	orrs	r2, r1
 8006098:	33c0      	adds	r3, #192	; 0xc0
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800609e:	e031      	b.n	8006104 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80060a0:	4a1b      	ldr	r2, [pc, #108]	; (8006110 <__NVIC_SetPriority+0xd8>)
 80060a2:	1dfb      	adds	r3, r7, #7
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	0019      	movs	r1, r3
 80060a8:	230f      	movs	r3, #15
 80060aa:	400b      	ands	r3, r1
 80060ac:	3b08      	subs	r3, #8
 80060ae:	089b      	lsrs	r3, r3, #2
 80060b0:	3306      	adds	r3, #6
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	18d3      	adds	r3, r2, r3
 80060b6:	3304      	adds	r3, #4
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	1dfa      	adds	r2, r7, #7
 80060bc:	7812      	ldrb	r2, [r2, #0]
 80060be:	0011      	movs	r1, r2
 80060c0:	2203      	movs	r2, #3
 80060c2:	400a      	ands	r2, r1
 80060c4:	00d2      	lsls	r2, r2, #3
 80060c6:	21ff      	movs	r1, #255	; 0xff
 80060c8:	4091      	lsls	r1, r2
 80060ca:	000a      	movs	r2, r1
 80060cc:	43d2      	mvns	r2, r2
 80060ce:	401a      	ands	r2, r3
 80060d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	019b      	lsls	r3, r3, #6
 80060d6:	22ff      	movs	r2, #255	; 0xff
 80060d8:	401a      	ands	r2, r3
 80060da:	1dfb      	adds	r3, r7, #7
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	0018      	movs	r0, r3
 80060e0:	2303      	movs	r3, #3
 80060e2:	4003      	ands	r3, r0
 80060e4:	00db      	lsls	r3, r3, #3
 80060e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80060e8:	4809      	ldr	r0, [pc, #36]	; (8006110 <__NVIC_SetPriority+0xd8>)
 80060ea:	1dfb      	adds	r3, r7, #7
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	001c      	movs	r4, r3
 80060f0:	230f      	movs	r3, #15
 80060f2:	4023      	ands	r3, r4
 80060f4:	3b08      	subs	r3, #8
 80060f6:	089b      	lsrs	r3, r3, #2
 80060f8:	430a      	orrs	r2, r1
 80060fa:	3306      	adds	r3, #6
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	18c3      	adds	r3, r0, r3
 8006100:	3304      	adds	r3, #4
 8006102:	601a      	str	r2, [r3, #0]
}
 8006104:	46c0      	nop			; (mov r8, r8)
 8006106:	46bd      	mov	sp, r7
 8006108:	b003      	add	sp, #12
 800610a:	bd90      	pop	{r4, r7, pc}
 800610c:	e000e100 	.word	0xe000e100
 8006110:	e000ed00 	.word	0xe000ed00

08006114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	1e5a      	subs	r2, r3, #1
 8006120:	2380      	movs	r3, #128	; 0x80
 8006122:	045b      	lsls	r3, r3, #17
 8006124:	429a      	cmp	r2, r3
 8006126:	d301      	bcc.n	800612c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006128:	2301      	movs	r3, #1
 800612a:	e010      	b.n	800614e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800612c:	4b0a      	ldr	r3, [pc, #40]	; (8006158 <SysTick_Config+0x44>)
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	3a01      	subs	r2, #1
 8006132:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006134:	2301      	movs	r3, #1
 8006136:	425b      	negs	r3, r3
 8006138:	2103      	movs	r1, #3
 800613a:	0018      	movs	r0, r3
 800613c:	f7ff ff7c 	bl	8006038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006140:	4b05      	ldr	r3, [pc, #20]	; (8006158 <SysTick_Config+0x44>)
 8006142:	2200      	movs	r2, #0
 8006144:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006146:	4b04      	ldr	r3, [pc, #16]	; (8006158 <SysTick_Config+0x44>)
 8006148:	2207      	movs	r2, #7
 800614a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800614c:	2300      	movs	r3, #0
}
 800614e:	0018      	movs	r0, r3
 8006150:	46bd      	mov	sp, r7
 8006152:	b002      	add	sp, #8
 8006154:	bd80      	pop	{r7, pc}
 8006156:	46c0      	nop			; (mov r8, r8)
 8006158:	e000e010 	.word	0xe000e010

0800615c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	60b9      	str	r1, [r7, #8]
 8006164:	607a      	str	r2, [r7, #4]
 8006166:	210f      	movs	r1, #15
 8006168:	187b      	adds	r3, r7, r1
 800616a:	1c02      	adds	r2, r0, #0
 800616c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	187b      	adds	r3, r7, r1
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	b25b      	sxtb	r3, r3
 8006176:	0011      	movs	r1, r2
 8006178:	0018      	movs	r0, r3
 800617a:	f7ff ff5d 	bl	8006038 <__NVIC_SetPriority>
}
 800617e:	46c0      	nop			; (mov r8, r8)
 8006180:	46bd      	mov	sp, r7
 8006182:	b004      	add	sp, #16
 8006184:	bd80      	pop	{r7, pc}

08006186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b082      	sub	sp, #8
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	0018      	movs	r0, r3
 8006192:	f7ff ffbf 	bl	8006114 <SysTick_Config>
 8006196:	0003      	movs	r3, r0
}
 8006198:	0018      	movs	r0, r3
 800619a:	46bd      	mov	sp, r7
 800619c:	b002      	add	sp, #8
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80061aa:	2300      	movs	r3, #0
 80061ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061ae:	e147      	b.n	8006440 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2101      	movs	r1, #1
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	4091      	lsls	r1, r2
 80061ba:	000a      	movs	r2, r1
 80061bc:	4013      	ands	r3, r2
 80061be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d100      	bne.n	80061c8 <HAL_GPIO_Init+0x28>
 80061c6:	e138      	b.n	800643a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2203      	movs	r2, #3
 80061ce:	4013      	ands	r3, r2
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d005      	beq.n	80061e0 <HAL_GPIO_Init+0x40>
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	2203      	movs	r2, #3
 80061da:	4013      	ands	r3, r2
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d130      	bne.n	8006242 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	2203      	movs	r2, #3
 80061ec:	409a      	lsls	r2, r3
 80061ee:	0013      	movs	r3, r2
 80061f0:	43da      	mvns	r2, r3
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	4013      	ands	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	68da      	ldr	r2, [r3, #12]
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	005b      	lsls	r3, r3, #1
 8006200:	409a      	lsls	r2, r3
 8006202:	0013      	movs	r3, r2
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006216:	2201      	movs	r2, #1
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	409a      	lsls	r2, r3
 800621c:	0013      	movs	r3, r2
 800621e:	43da      	mvns	r2, r3
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	4013      	ands	r3, r2
 8006224:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	091b      	lsrs	r3, r3, #4
 800622c:	2201      	movs	r2, #1
 800622e:	401a      	ands	r2, r3
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	409a      	lsls	r2, r3
 8006234:	0013      	movs	r3, r2
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	4313      	orrs	r3, r2
 800623a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	2203      	movs	r2, #3
 8006248:	4013      	ands	r3, r2
 800624a:	2b03      	cmp	r3, #3
 800624c:	d017      	beq.n	800627e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	005b      	lsls	r3, r3, #1
 8006258:	2203      	movs	r2, #3
 800625a:	409a      	lsls	r2, r3
 800625c:	0013      	movs	r3, r2
 800625e:	43da      	mvns	r2, r3
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	4013      	ands	r3, r2
 8006264:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	689a      	ldr	r2, [r3, #8]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	005b      	lsls	r3, r3, #1
 800626e:	409a      	lsls	r2, r3
 8006270:	0013      	movs	r3, r2
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	4313      	orrs	r3, r2
 8006276:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2203      	movs	r2, #3
 8006284:	4013      	ands	r3, r2
 8006286:	2b02      	cmp	r3, #2
 8006288:	d123      	bne.n	80062d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	08da      	lsrs	r2, r3, #3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	3208      	adds	r2, #8
 8006292:	0092      	lsls	r2, r2, #2
 8006294:	58d3      	ldr	r3, [r2, r3]
 8006296:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2207      	movs	r2, #7
 800629c:	4013      	ands	r3, r2
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	220f      	movs	r2, #15
 80062a2:	409a      	lsls	r2, r3
 80062a4:	0013      	movs	r3, r2
 80062a6:	43da      	mvns	r2, r3
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	4013      	ands	r3, r2
 80062ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	691a      	ldr	r2, [r3, #16]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	2107      	movs	r1, #7
 80062b6:	400b      	ands	r3, r1
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	409a      	lsls	r2, r3
 80062bc:	0013      	movs	r3, r2
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	08da      	lsrs	r2, r3, #3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	3208      	adds	r2, #8
 80062cc:	0092      	lsls	r2, r2, #2
 80062ce:	6939      	ldr	r1, [r7, #16]
 80062d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	005b      	lsls	r3, r3, #1
 80062dc:	2203      	movs	r2, #3
 80062de:	409a      	lsls	r2, r3
 80062e0:	0013      	movs	r3, r2
 80062e2:	43da      	mvns	r2, r3
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	4013      	ands	r3, r2
 80062e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	2203      	movs	r2, #3
 80062f0:	401a      	ands	r2, r3
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	409a      	lsls	r2, r3
 80062f8:	0013      	movs	r3, r2
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	23c0      	movs	r3, #192	; 0xc0
 800630c:	029b      	lsls	r3, r3, #10
 800630e:	4013      	ands	r3, r2
 8006310:	d100      	bne.n	8006314 <HAL_GPIO_Init+0x174>
 8006312:	e092      	b.n	800643a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006314:	4a50      	ldr	r2, [pc, #320]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	089b      	lsrs	r3, r3, #2
 800631a:	3318      	adds	r3, #24
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	589b      	ldr	r3, [r3, r2]
 8006320:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2203      	movs	r2, #3
 8006326:	4013      	ands	r3, r2
 8006328:	00db      	lsls	r3, r3, #3
 800632a:	220f      	movs	r2, #15
 800632c:	409a      	lsls	r2, r3
 800632e:	0013      	movs	r3, r2
 8006330:	43da      	mvns	r2, r3
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	4013      	ands	r3, r2
 8006336:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	23a0      	movs	r3, #160	; 0xa0
 800633c:	05db      	lsls	r3, r3, #23
 800633e:	429a      	cmp	r2, r3
 8006340:	d013      	beq.n	800636a <HAL_GPIO_Init+0x1ca>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a45      	ldr	r2, [pc, #276]	; (800645c <HAL_GPIO_Init+0x2bc>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d00d      	beq.n	8006366 <HAL_GPIO_Init+0x1c6>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a44      	ldr	r2, [pc, #272]	; (8006460 <HAL_GPIO_Init+0x2c0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d007      	beq.n	8006362 <HAL_GPIO_Init+0x1c2>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a43      	ldr	r2, [pc, #268]	; (8006464 <HAL_GPIO_Init+0x2c4>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d101      	bne.n	800635e <HAL_GPIO_Init+0x1be>
 800635a:	2303      	movs	r3, #3
 800635c:	e006      	b.n	800636c <HAL_GPIO_Init+0x1cc>
 800635e:	2305      	movs	r3, #5
 8006360:	e004      	b.n	800636c <HAL_GPIO_Init+0x1cc>
 8006362:	2302      	movs	r3, #2
 8006364:	e002      	b.n	800636c <HAL_GPIO_Init+0x1cc>
 8006366:	2301      	movs	r3, #1
 8006368:	e000      	b.n	800636c <HAL_GPIO_Init+0x1cc>
 800636a:	2300      	movs	r3, #0
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	2103      	movs	r1, #3
 8006370:	400a      	ands	r2, r1
 8006372:	00d2      	lsls	r2, r2, #3
 8006374:	4093      	lsls	r3, r2
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	4313      	orrs	r3, r2
 800637a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800637c:	4936      	ldr	r1, [pc, #216]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	089b      	lsrs	r3, r3, #2
 8006382:	3318      	adds	r3, #24
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800638a:	4a33      	ldr	r2, [pc, #204]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 800638c:	2380      	movs	r3, #128	; 0x80
 800638e:	58d3      	ldr	r3, [r2, r3]
 8006390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	43da      	mvns	r2, r3
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	4013      	ands	r3, r2
 800639a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	2380      	movs	r3, #128	; 0x80
 80063a2:	025b      	lsls	r3, r3, #9
 80063a4:	4013      	ands	r3, r2
 80063a6:	d003      	beq.n	80063b0 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80063b0:	4929      	ldr	r1, [pc, #164]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 80063b2:	2280      	movs	r2, #128	; 0x80
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80063b8:	4a27      	ldr	r2, [pc, #156]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 80063ba:	2384      	movs	r3, #132	; 0x84
 80063bc:	58d3      	ldr	r3, [r2, r3]
 80063be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	43da      	mvns	r2, r3
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	4013      	ands	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	685a      	ldr	r2, [r3, #4]
 80063ce:	2380      	movs	r3, #128	; 0x80
 80063d0:	029b      	lsls	r3, r3, #10
 80063d2:	4013      	ands	r3, r2
 80063d4:	d003      	beq.n	80063de <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	4313      	orrs	r3, r2
 80063dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80063de:	491e      	ldr	r1, [pc, #120]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 80063e0:	2284      	movs	r2, #132	; 0x84
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80063e6:	4b1c      	ldr	r3, [pc, #112]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	43da      	mvns	r2, r3
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	4013      	ands	r3, r2
 80063f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	2380      	movs	r3, #128	; 0x80
 80063fc:	035b      	lsls	r3, r3, #13
 80063fe:	4013      	ands	r3, r2
 8006400:	d003      	beq.n	800640a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800640a:	4b13      	ldr	r3, [pc, #76]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006410:	4b11      	ldr	r3, [pc, #68]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	43da      	mvns	r2, r3
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	4013      	ands	r3, r2
 800641e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	2380      	movs	r3, #128	; 0x80
 8006426:	039b      	lsls	r3, r3, #14
 8006428:	4013      	ands	r3, r2
 800642a:	d003      	beq.n	8006434 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800642c:	693a      	ldr	r2, [r7, #16]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4313      	orrs	r3, r2
 8006432:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006434:	4b08      	ldr	r3, [pc, #32]	; (8006458 <HAL_GPIO_Init+0x2b8>)
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	3301      	adds	r3, #1
 800643e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	40da      	lsrs	r2, r3
 8006448:	1e13      	subs	r3, r2, #0
 800644a:	d000      	beq.n	800644e <HAL_GPIO_Init+0x2ae>
 800644c:	e6b0      	b.n	80061b0 <HAL_GPIO_Init+0x10>
  }
}
 800644e:	46c0      	nop			; (mov r8, r8)
 8006450:	46c0      	nop			; (mov r8, r8)
 8006452:	46bd      	mov	sp, r7
 8006454:	b006      	add	sp, #24
 8006456:	bd80      	pop	{r7, pc}
 8006458:	40021800 	.word	0x40021800
 800645c:	50000400 	.word	0x50000400
 8006460:	50000800 	.word	0x50000800
 8006464:	50000c00 	.word	0x50000c00

08006468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	0008      	movs	r0, r1
 8006472:	0011      	movs	r1, r2
 8006474:	1cbb      	adds	r3, r7, #2
 8006476:	1c02      	adds	r2, r0, #0
 8006478:	801a      	strh	r2, [r3, #0]
 800647a:	1c7b      	adds	r3, r7, #1
 800647c:	1c0a      	adds	r2, r1, #0
 800647e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006480:	1c7b      	adds	r3, r7, #1
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d004      	beq.n	8006492 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006488:	1cbb      	adds	r3, r7, #2
 800648a:	881a      	ldrh	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006490:	e003      	b.n	800649a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006492:	1cbb      	adds	r3, r7, #2
 8006494:	881a      	ldrh	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	629a      	str	r2, [r3, #40]	; 0x28
}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	46bd      	mov	sp, r7
 800649e:	b002      	add	sp, #8
 80064a0:	bd80      	pop	{r7, pc}
	...

080064a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e082      	b.n	80065bc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2241      	movs	r2, #65	; 0x41
 80064ba:	5c9b      	ldrb	r3, [r3, r2]
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d107      	bne.n	80064d2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2240      	movs	r2, #64	; 0x40
 80064c6:	2100      	movs	r1, #0
 80064c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	0018      	movs	r0, r3
 80064ce:	f7ff fa85 	bl	80059dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2241      	movs	r2, #65	; 0x41
 80064d6:	2124      	movs	r1, #36	; 0x24
 80064d8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2101      	movs	r1, #1
 80064e6:	438a      	bics	r2, r1
 80064e8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4934      	ldr	r1, [pc, #208]	; (80065c4 <HAL_I2C_Init+0x120>)
 80064f4:	400a      	ands	r2, r1
 80064f6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4931      	ldr	r1, [pc, #196]	; (80065c8 <HAL_I2C_Init+0x124>)
 8006504:	400a      	ands	r2, r1
 8006506:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d108      	bne.n	8006522 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	689a      	ldr	r2, [r3, #8]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2180      	movs	r1, #128	; 0x80
 800651a:	0209      	lsls	r1, r1, #8
 800651c:	430a      	orrs	r2, r1
 800651e:	609a      	str	r2, [r3, #8]
 8006520:	e007      	b.n	8006532 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	689a      	ldr	r2, [r3, #8]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2184      	movs	r1, #132	; 0x84
 800652c:	0209      	lsls	r1, r1, #8
 800652e:	430a      	orrs	r2, r1
 8006530:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	2b02      	cmp	r3, #2
 8006538:	d104      	bne.n	8006544 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2280      	movs	r2, #128	; 0x80
 8006540:	0112      	lsls	r2, r2, #4
 8006542:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	491f      	ldr	r1, [pc, #124]	; (80065cc <HAL_I2C_Init+0x128>)
 8006550:	430a      	orrs	r2, r1
 8006552:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68da      	ldr	r2, [r3, #12]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	491a      	ldr	r1, [pc, #104]	; (80065c8 <HAL_I2C_Init+0x124>)
 8006560:	400a      	ands	r2, r1
 8006562:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	691a      	ldr	r2, [r3, #16]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	695b      	ldr	r3, [r3, #20]
 800656c:	431a      	orrs	r2, r3
 800656e:	0011      	movs	r1, r2
                             (hi2c->Init.OwnAddress2Masks << 8));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	69d9      	ldr	r1, [r3, #28]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1a      	ldr	r2, [r3, #32]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2101      	movs	r1, #1
 800659a:	430a      	orrs	r2, r1
 800659c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2241      	movs	r2, #65	; 0x41
 80065a8:	2120      	movs	r1, #32
 80065aa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2242      	movs	r2, #66	; 0x42
 80065b6:	2100      	movs	r1, #0
 80065b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	0018      	movs	r0, r3
 80065be:	46bd      	mov	sp, r7
 80065c0:	b002      	add	sp, #8
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	f0ffffff 	.word	0xf0ffffff
 80065c8:	ffff7fff 	.word	0xffff7fff
 80065cc:	02008000 	.word	0x02008000

080065d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2241      	movs	r2, #65	; 0x41
 80065de:	5c9b      	ldrb	r3, [r3, r2]
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b20      	cmp	r3, #32
 80065e4:	d138      	bne.n	8006658 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2240      	movs	r2, #64	; 0x40
 80065ea:	5c9b      	ldrb	r3, [r3, r2]
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80065f0:	2302      	movs	r3, #2
 80065f2:	e032      	b.n	800665a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2240      	movs	r2, #64	; 0x40
 80065f8:	2101      	movs	r1, #1
 80065fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2241      	movs	r2, #65	; 0x41
 8006600:	2124      	movs	r1, #36	; 0x24
 8006602:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2101      	movs	r1, #1
 8006610:	438a      	bics	r2, r1
 8006612:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4911      	ldr	r1, [pc, #68]	; (8006664 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006620:	400a      	ands	r2, r1
 8006622:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6819      	ldr	r1, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2101      	movs	r1, #1
 8006640:	430a      	orrs	r2, r1
 8006642:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2241      	movs	r2, #65	; 0x41
 8006648:	2120      	movs	r1, #32
 800664a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2240      	movs	r2, #64	; 0x40
 8006650:	2100      	movs	r1, #0
 8006652:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	e000      	b.n	800665a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006658:	2302      	movs	r3, #2
  }
}
 800665a:	0018      	movs	r0, r3
 800665c:	46bd      	mov	sp, r7
 800665e:	b002      	add	sp, #8
 8006660:	bd80      	pop	{r7, pc}
 8006662:	46c0      	nop			; (mov r8, r8)
 8006664:	ffffefff 	.word	0xffffefff

08006668 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2241      	movs	r2, #65	; 0x41
 8006676:	5c9b      	ldrb	r3, [r3, r2]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b20      	cmp	r3, #32
 800667c:	d139      	bne.n	80066f2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2240      	movs	r2, #64	; 0x40
 8006682:	5c9b      	ldrb	r3, [r3, r2]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d101      	bne.n	800668c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006688:	2302      	movs	r3, #2
 800668a:	e033      	b.n	80066f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2240      	movs	r2, #64	; 0x40
 8006690:	2101      	movs	r1, #1
 8006692:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2241      	movs	r2, #65	; 0x41
 8006698:	2124      	movs	r1, #36	; 0x24
 800669a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2101      	movs	r1, #1
 80066a8:	438a      	bics	r2, r1
 80066aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	4a11      	ldr	r2, [pc, #68]	; (80066fc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80066b8:	4013      	ands	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	021b      	lsls	r3, r3, #8
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2101      	movs	r1, #1
 80066da:	430a      	orrs	r2, r1
 80066dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2241      	movs	r2, #65	; 0x41
 80066e2:	2120      	movs	r1, #32
 80066e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2240      	movs	r2, #64	; 0x40
 80066ea:	2100      	movs	r1, #0
 80066ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	e000      	b.n	80066f4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80066f2:	2302      	movs	r3, #2
  }
}
 80066f4:	0018      	movs	r0, r3
 80066f6:	46bd      	mov	sp, r7
 80066f8:	b004      	add	sp, #16
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	fffff0ff 	.word	0xfffff0ff

08006700 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006708:	4b19      	ldr	r3, [pc, #100]	; (8006770 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a19      	ldr	r2, [pc, #100]	; (8006774 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800670e:	4013      	ands	r3, r2
 8006710:	0019      	movs	r1, r3
 8006712:	4b17      	ldr	r3, [pc, #92]	; (8006770 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	430a      	orrs	r2, r1
 8006718:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	2380      	movs	r3, #128	; 0x80
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	429a      	cmp	r2, r3
 8006722:	d11f      	bne.n	8006764 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006724:	4b14      	ldr	r3, [pc, #80]	; (8006778 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	0013      	movs	r3, r2
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	189b      	adds	r3, r3, r2
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	4912      	ldr	r1, [pc, #72]	; (800677c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8006732:	0018      	movs	r0, r3
 8006734:	f7f9 fd00 	bl	8000138 <__udivsi3>
 8006738:	0003      	movs	r3, r0
 800673a:	3301      	adds	r3, #1
 800673c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800673e:	e008      	b.n	8006752 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	3b01      	subs	r3, #1
 800674a:	60fb      	str	r3, [r7, #12]
 800674c:	e001      	b.n	8006752 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e009      	b.n	8006766 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006752:	4b07      	ldr	r3, [pc, #28]	; (8006770 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006754:	695a      	ldr	r2, [r3, #20]
 8006756:	2380      	movs	r3, #128	; 0x80
 8006758:	00db      	lsls	r3, r3, #3
 800675a:	401a      	ands	r2, r3
 800675c:	2380      	movs	r3, #128	; 0x80
 800675e:	00db      	lsls	r3, r3, #3
 8006760:	429a      	cmp	r2, r3
 8006762:	d0ed      	beq.n	8006740 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	0018      	movs	r0, r3
 8006768:	46bd      	mov	sp, r7
 800676a:	b004      	add	sp, #16
 800676c:	bd80      	pop	{r7, pc}
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	40007000 	.word	0x40007000
 8006774:	fffff9ff 	.word	0xfffff9ff
 8006778:	20000004 	.word	0x20000004
 800677c:	000f4240 	.word	0x000f4240

08006780 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006784:	4b03      	ldr	r3, [pc, #12]	; (8006794 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	23e0      	movs	r3, #224	; 0xe0
 800678a:	01db      	lsls	r3, r3, #7
 800678c:	4013      	ands	r3, r2
}
 800678e:	0018      	movs	r0, r3
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	40021000 	.word	0x40021000

08006798 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b088      	sub	sp, #32
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e2f9      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2201      	movs	r2, #1
 80067b0:	4013      	ands	r3, r2
 80067b2:	d100      	bne.n	80067b6 <HAL_RCC_OscConfig+0x1e>
 80067b4:	e07c      	b.n	80068b0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067b6:	4bc3      	ldr	r3, [pc, #780]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	2238      	movs	r2, #56	; 0x38
 80067bc:	4013      	ands	r3, r2
 80067be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067c0:	4bc0      	ldr	r3, [pc, #768]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	2203      	movs	r2, #3
 80067c6:	4013      	ands	r3, r2
 80067c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	2b10      	cmp	r3, #16
 80067ce:	d102      	bne.n	80067d6 <HAL_RCC_OscConfig+0x3e>
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	2b03      	cmp	r3, #3
 80067d4:	d002      	beq.n	80067dc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	2b08      	cmp	r3, #8
 80067da:	d10b      	bne.n	80067f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067dc:	4bb9      	ldr	r3, [pc, #740]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	2380      	movs	r3, #128	; 0x80
 80067e2:	029b      	lsls	r3, r3, #10
 80067e4:	4013      	ands	r3, r2
 80067e6:	d062      	beq.n	80068ae <HAL_RCC_OscConfig+0x116>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d15e      	bne.n	80068ae <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e2d4      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685a      	ldr	r2, [r3, #4]
 80067f8:	2380      	movs	r3, #128	; 0x80
 80067fa:	025b      	lsls	r3, r3, #9
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d107      	bne.n	8006810 <HAL_RCC_OscConfig+0x78>
 8006800:	4bb0      	ldr	r3, [pc, #704]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	4baf      	ldr	r3, [pc, #700]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006806:	2180      	movs	r1, #128	; 0x80
 8006808:	0249      	lsls	r1, r1, #9
 800680a:	430a      	orrs	r2, r1
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	e020      	b.n	8006852 <HAL_RCC_OscConfig+0xba>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685a      	ldr	r2, [r3, #4]
 8006814:	23a0      	movs	r3, #160	; 0xa0
 8006816:	02db      	lsls	r3, r3, #11
 8006818:	429a      	cmp	r2, r3
 800681a:	d10e      	bne.n	800683a <HAL_RCC_OscConfig+0xa2>
 800681c:	4ba9      	ldr	r3, [pc, #676]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	4ba8      	ldr	r3, [pc, #672]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006822:	2180      	movs	r1, #128	; 0x80
 8006824:	02c9      	lsls	r1, r1, #11
 8006826:	430a      	orrs	r2, r1
 8006828:	601a      	str	r2, [r3, #0]
 800682a:	4ba6      	ldr	r3, [pc, #664]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	4ba5      	ldr	r3, [pc, #660]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006830:	2180      	movs	r1, #128	; 0x80
 8006832:	0249      	lsls	r1, r1, #9
 8006834:	430a      	orrs	r2, r1
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	e00b      	b.n	8006852 <HAL_RCC_OscConfig+0xba>
 800683a:	4ba2      	ldr	r3, [pc, #648]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	4ba1      	ldr	r3, [pc, #644]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006840:	49a1      	ldr	r1, [pc, #644]	; (8006ac8 <HAL_RCC_OscConfig+0x330>)
 8006842:	400a      	ands	r2, r1
 8006844:	601a      	str	r2, [r3, #0]
 8006846:	4b9f      	ldr	r3, [pc, #636]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	4b9e      	ldr	r3, [pc, #632]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800684c:	499f      	ldr	r1, [pc, #636]	; (8006acc <HAL_RCC_OscConfig+0x334>)
 800684e:	400a      	ands	r2, r1
 8006850:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d014      	beq.n	8006884 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800685a:	f7ff fba9 	bl	8005fb0 <HAL_GetTick>
 800685e:	0003      	movs	r3, r0
 8006860:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006862:	e008      	b.n	8006876 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006864:	f7ff fba4 	bl	8005fb0 <HAL_GetTick>
 8006868:	0002      	movs	r2, r0
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	2b64      	cmp	r3, #100	; 0x64
 8006870:	d901      	bls.n	8006876 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e293      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006876:	4b93      	ldr	r3, [pc, #588]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	2380      	movs	r3, #128	; 0x80
 800687c:	029b      	lsls	r3, r3, #10
 800687e:	4013      	ands	r3, r2
 8006880:	d0f0      	beq.n	8006864 <HAL_RCC_OscConfig+0xcc>
 8006882:	e015      	b.n	80068b0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006884:	f7ff fb94 	bl	8005fb0 <HAL_GetTick>
 8006888:	0003      	movs	r3, r0
 800688a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800688c:	e008      	b.n	80068a0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800688e:	f7ff fb8f 	bl	8005fb0 <HAL_GetTick>
 8006892:	0002      	movs	r2, r0
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	2b64      	cmp	r3, #100	; 0x64
 800689a:	d901      	bls.n	80068a0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800689c:	2303      	movs	r3, #3
 800689e:	e27e      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068a0:	4b88      	ldr	r3, [pc, #544]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	2380      	movs	r3, #128	; 0x80
 80068a6:	029b      	lsls	r3, r3, #10
 80068a8:	4013      	ands	r3, r2
 80068aa:	d1f0      	bne.n	800688e <HAL_RCC_OscConfig+0xf6>
 80068ac:	e000      	b.n	80068b0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068ae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2202      	movs	r2, #2
 80068b6:	4013      	ands	r3, r2
 80068b8:	d100      	bne.n	80068bc <HAL_RCC_OscConfig+0x124>
 80068ba:	e099      	b.n	80069f0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068bc:	4b81      	ldr	r3, [pc, #516]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	2238      	movs	r2, #56	; 0x38
 80068c2:	4013      	ands	r3, r2
 80068c4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068c6:	4b7f      	ldr	r3, [pc, #508]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	2203      	movs	r2, #3
 80068cc:	4013      	ands	r3, r2
 80068ce:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	2b10      	cmp	r3, #16
 80068d4:	d102      	bne.n	80068dc <HAL_RCC_OscConfig+0x144>
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d002      	beq.n	80068e2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d135      	bne.n	800694e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068e2:	4b78      	ldr	r3, [pc, #480]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	2380      	movs	r3, #128	; 0x80
 80068e8:	00db      	lsls	r3, r3, #3
 80068ea:	4013      	ands	r3, r2
 80068ec:	d005      	beq.n	80068fa <HAL_RCC_OscConfig+0x162>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e251      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068fa:	4b72      	ldr	r3, [pc, #456]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	4a74      	ldr	r2, [pc, #464]	; (8006ad0 <HAL_RCC_OscConfig+0x338>)
 8006900:	4013      	ands	r3, r2
 8006902:	0019      	movs	r1, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	021a      	lsls	r2, r3, #8
 800690a:	4b6e      	ldr	r3, [pc, #440]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800690c:	430a      	orrs	r2, r1
 800690e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d112      	bne.n	800693c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006916:	4b6b      	ldr	r3, [pc, #428]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a6e      	ldr	r2, [pc, #440]	; (8006ad4 <HAL_RCC_OscConfig+0x33c>)
 800691c:	4013      	ands	r3, r2
 800691e:	0019      	movs	r1, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	691a      	ldr	r2, [r3, #16]
 8006924:	4b67      	ldr	r3, [pc, #412]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006926:	430a      	orrs	r2, r1
 8006928:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800692a:	4b66      	ldr	r3, [pc, #408]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	0adb      	lsrs	r3, r3, #11
 8006930:	2207      	movs	r2, #7
 8006932:	4013      	ands	r3, r2
 8006934:	4a68      	ldr	r2, [pc, #416]	; (8006ad8 <HAL_RCC_OscConfig+0x340>)
 8006936:	40da      	lsrs	r2, r3
 8006938:	4b68      	ldr	r3, [pc, #416]	; (8006adc <HAL_RCC_OscConfig+0x344>)
 800693a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800693c:	4b68      	ldr	r3, [pc, #416]	; (8006ae0 <HAL_RCC_OscConfig+0x348>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	0018      	movs	r0, r3
 8006942:	f7ff fad9 	bl	8005ef8 <HAL_InitTick>
 8006946:	1e03      	subs	r3, r0, #0
 8006948:	d051      	beq.n	80069ee <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e227      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d030      	beq.n	80069b8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006956:	4b5b      	ldr	r3, [pc, #364]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a5e      	ldr	r2, [pc, #376]	; (8006ad4 <HAL_RCC_OscConfig+0x33c>)
 800695c:	4013      	ands	r3, r2
 800695e:	0019      	movs	r1, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	691a      	ldr	r2, [r3, #16]
 8006964:	4b57      	ldr	r3, [pc, #348]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006966:	430a      	orrs	r2, r1
 8006968:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800696a:	4b56      	ldr	r3, [pc, #344]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	4b55      	ldr	r3, [pc, #340]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006970:	2180      	movs	r1, #128	; 0x80
 8006972:	0049      	lsls	r1, r1, #1
 8006974:	430a      	orrs	r2, r1
 8006976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006978:	f7ff fb1a 	bl	8005fb0 <HAL_GetTick>
 800697c:	0003      	movs	r3, r0
 800697e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006982:	f7ff fb15 	bl	8005fb0 <HAL_GetTick>
 8006986:	0002      	movs	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e204      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006994:	4b4b      	ldr	r3, [pc, #300]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	2380      	movs	r3, #128	; 0x80
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	4013      	ands	r3, r2
 800699e:	d0f0      	beq.n	8006982 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069a0:	4b48      	ldr	r3, [pc, #288]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	4a4a      	ldr	r2, [pc, #296]	; (8006ad0 <HAL_RCC_OscConfig+0x338>)
 80069a6:	4013      	ands	r3, r2
 80069a8:	0019      	movs	r1, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	021a      	lsls	r2, r3, #8
 80069b0:	4b44      	ldr	r3, [pc, #272]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80069b2:	430a      	orrs	r2, r1
 80069b4:	605a      	str	r2, [r3, #4]
 80069b6:	e01b      	b.n	80069f0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80069b8:	4b42      	ldr	r3, [pc, #264]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	4b41      	ldr	r3, [pc, #260]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80069be:	4949      	ldr	r1, [pc, #292]	; (8006ae4 <HAL_RCC_OscConfig+0x34c>)
 80069c0:	400a      	ands	r2, r1
 80069c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c4:	f7ff faf4 	bl	8005fb0 <HAL_GetTick>
 80069c8:	0003      	movs	r3, r0
 80069ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069cc:	e008      	b.n	80069e0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069ce:	f7ff faef 	bl	8005fb0 <HAL_GetTick>
 80069d2:	0002      	movs	r2, r0
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d901      	bls.n	80069e0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e1de      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069e0:	4b38      	ldr	r3, [pc, #224]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	2380      	movs	r3, #128	; 0x80
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	4013      	ands	r3, r2
 80069ea:	d1f0      	bne.n	80069ce <HAL_RCC_OscConfig+0x236>
 80069ec:	e000      	b.n	80069f0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069ee:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2208      	movs	r2, #8
 80069f6:	4013      	ands	r3, r2
 80069f8:	d047      	beq.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80069fa:	4b32      	ldr	r3, [pc, #200]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	2238      	movs	r2, #56	; 0x38
 8006a00:	4013      	ands	r3, r2
 8006a02:	2b18      	cmp	r3, #24
 8006a04:	d10a      	bne.n	8006a1c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8006a06:	4b2f      	ldr	r3, [pc, #188]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	d03c      	beq.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d138      	bne.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e1c0      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d019      	beq.n	8006a58 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006a24:	4b27      	ldr	r3, [pc, #156]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006a28:	4b26      	ldr	r3, [pc, #152]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a2a:	2101      	movs	r1, #1
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a30:	f7ff fabe 	bl	8005fb0 <HAL_GetTick>
 8006a34:	0003      	movs	r3, r0
 8006a36:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a38:	e008      	b.n	8006a4c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a3a:	f7ff fab9 	bl	8005fb0 <HAL_GetTick>
 8006a3e:	0002      	movs	r2, r0
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d901      	bls.n	8006a4c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e1a8      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a4c:	4b1d      	ldr	r3, [pc, #116]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a50:	2202      	movs	r2, #2
 8006a52:	4013      	ands	r3, r2
 8006a54:	d0f1      	beq.n	8006a3a <HAL_RCC_OscConfig+0x2a2>
 8006a56:	e018      	b.n	8006a8a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006a58:	4b1a      	ldr	r3, [pc, #104]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006a5c:	4b19      	ldr	r3, [pc, #100]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a5e:	2101      	movs	r1, #1
 8006a60:	438a      	bics	r2, r1
 8006a62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a64:	f7ff faa4 	bl	8005fb0 <HAL_GetTick>
 8006a68:	0003      	movs	r3, r0
 8006a6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a6c:	e008      	b.n	8006a80 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a6e:	f7ff fa9f 	bl	8005fb0 <HAL_GetTick>
 8006a72:	0002      	movs	r2, r0
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d901      	bls.n	8006a80 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e18e      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a80:	4b10      	ldr	r3, [pc, #64]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a84:	2202      	movs	r2, #2
 8006a86:	4013      	ands	r3, r2
 8006a88:	d1f1      	bne.n	8006a6e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2204      	movs	r2, #4
 8006a90:	4013      	ands	r3, r2
 8006a92:	d100      	bne.n	8006a96 <HAL_RCC_OscConfig+0x2fe>
 8006a94:	e0c6      	b.n	8006c24 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a96:	231f      	movs	r3, #31
 8006a98:	18fb      	adds	r3, r7, r3
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006a9e:	4b09      	ldr	r3, [pc, #36]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	2238      	movs	r2, #56	; 0x38
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	2b20      	cmp	r3, #32
 8006aa8:	d11e      	bne.n	8006ae8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8006aaa:	4b06      	ldr	r3, [pc, #24]	; (8006ac4 <HAL_RCC_OscConfig+0x32c>)
 8006aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006aae:	2202      	movs	r2, #2
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	d100      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x31e>
 8006ab4:	e0b6      	b.n	8006c24 <HAL_RCC_OscConfig+0x48c>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d000      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x328>
 8006abe:	e0b1      	b.n	8006c24 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e16c      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	fffeffff 	.word	0xfffeffff
 8006acc:	fffbffff 	.word	0xfffbffff
 8006ad0:	ffff80ff 	.word	0xffff80ff
 8006ad4:	ffffc7ff 	.word	0xffffc7ff
 8006ad8:	00f42400 	.word	0x00f42400
 8006adc:	20000004 	.word	0x20000004
 8006ae0:	20000008 	.word	0x20000008
 8006ae4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006ae8:	4baf      	ldr	r3, [pc, #700]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006aea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006aec:	2380      	movs	r3, #128	; 0x80
 8006aee:	055b      	lsls	r3, r3, #21
 8006af0:	4013      	ands	r3, r2
 8006af2:	d101      	bne.n	8006af8 <HAL_RCC_OscConfig+0x360>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e000      	b.n	8006afa <HAL_RCC_OscConfig+0x362>
 8006af8:	2300      	movs	r3, #0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d011      	beq.n	8006b22 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006afe:	4baa      	ldr	r3, [pc, #680]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b02:	4ba9      	ldr	r3, [pc, #676]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b04:	2180      	movs	r1, #128	; 0x80
 8006b06:	0549      	lsls	r1, r1, #21
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	63da      	str	r2, [r3, #60]	; 0x3c
 8006b0c:	4ba6      	ldr	r3, [pc, #664]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b10:	2380      	movs	r3, #128	; 0x80
 8006b12:	055b      	lsls	r3, r3, #21
 8006b14:	4013      	ands	r3, r2
 8006b16:	60fb      	str	r3, [r7, #12]
 8006b18:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006b1a:	231f      	movs	r3, #31
 8006b1c:	18fb      	adds	r3, r7, r3
 8006b1e:	2201      	movs	r2, #1
 8006b20:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b22:	4ba2      	ldr	r3, [pc, #648]	; (8006dac <HAL_RCC_OscConfig+0x614>)
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	2380      	movs	r3, #128	; 0x80
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	d11a      	bne.n	8006b64 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b2e:	4b9f      	ldr	r3, [pc, #636]	; (8006dac <HAL_RCC_OscConfig+0x614>)
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	4b9e      	ldr	r3, [pc, #632]	; (8006dac <HAL_RCC_OscConfig+0x614>)
 8006b34:	2180      	movs	r1, #128	; 0x80
 8006b36:	0049      	lsls	r1, r1, #1
 8006b38:	430a      	orrs	r2, r1
 8006b3a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006b3c:	f7ff fa38 	bl	8005fb0 <HAL_GetTick>
 8006b40:	0003      	movs	r3, r0
 8006b42:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b44:	e008      	b.n	8006b58 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b46:	f7ff fa33 	bl	8005fb0 <HAL_GetTick>
 8006b4a:	0002      	movs	r2, r0
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d901      	bls.n	8006b58 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e122      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b58:	4b94      	ldr	r3, [pc, #592]	; (8006dac <HAL_RCC_OscConfig+0x614>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	2380      	movs	r3, #128	; 0x80
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	4013      	ands	r3, r2
 8006b62:	d0f0      	beq.n	8006b46 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d106      	bne.n	8006b7a <HAL_RCC_OscConfig+0x3e2>
 8006b6c:	4b8e      	ldr	r3, [pc, #568]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006b70:	4b8d      	ldr	r3, [pc, #564]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b72:	2101      	movs	r1, #1
 8006b74:	430a      	orrs	r2, r1
 8006b76:	65da      	str	r2, [r3, #92]	; 0x5c
 8006b78:	e01c      	b.n	8006bb4 <HAL_RCC_OscConfig+0x41c>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	2b05      	cmp	r3, #5
 8006b80:	d10c      	bne.n	8006b9c <HAL_RCC_OscConfig+0x404>
 8006b82:	4b89      	ldr	r3, [pc, #548]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006b86:	4b88      	ldr	r3, [pc, #544]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b88:	2104      	movs	r1, #4
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	65da      	str	r2, [r3, #92]	; 0x5c
 8006b8e:	4b86      	ldr	r3, [pc, #536]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006b92:	4b85      	ldr	r3, [pc, #532]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b94:	2101      	movs	r1, #1
 8006b96:	430a      	orrs	r2, r1
 8006b98:	65da      	str	r2, [r3, #92]	; 0x5c
 8006b9a:	e00b      	b.n	8006bb4 <HAL_RCC_OscConfig+0x41c>
 8006b9c:	4b82      	ldr	r3, [pc, #520]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006b9e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006ba0:	4b81      	ldr	r3, [pc, #516]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	438a      	bics	r2, r1
 8006ba6:	65da      	str	r2, [r3, #92]	; 0x5c
 8006ba8:	4b7f      	ldr	r3, [pc, #508]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006baa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006bac:	4b7e      	ldr	r3, [pc, #504]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006bae:	2104      	movs	r1, #4
 8006bb0:	438a      	bics	r2, r1
 8006bb2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d014      	beq.n	8006be6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bbc:	f7ff f9f8 	bl	8005fb0 <HAL_GetTick>
 8006bc0:	0003      	movs	r3, r0
 8006bc2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bc4:	e009      	b.n	8006bda <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bc6:	f7ff f9f3 	bl	8005fb0 <HAL_GetTick>
 8006bca:	0002      	movs	r2, r0
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	4a77      	ldr	r2, [pc, #476]	; (8006db0 <HAL_RCC_OscConfig+0x618>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d901      	bls.n	8006bda <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e0e1      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bda:	4b73      	ldr	r3, [pc, #460]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bde:	2202      	movs	r2, #2
 8006be0:	4013      	ands	r3, r2
 8006be2:	d0f0      	beq.n	8006bc6 <HAL_RCC_OscConfig+0x42e>
 8006be4:	e013      	b.n	8006c0e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be6:	f7ff f9e3 	bl	8005fb0 <HAL_GetTick>
 8006bea:	0003      	movs	r3, r0
 8006bec:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bee:	e009      	b.n	8006c04 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bf0:	f7ff f9de 	bl	8005fb0 <HAL_GetTick>
 8006bf4:	0002      	movs	r2, r0
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	4a6d      	ldr	r2, [pc, #436]	; (8006db0 <HAL_RCC_OscConfig+0x618>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d901      	bls.n	8006c04 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8006c00:	2303      	movs	r3, #3
 8006c02:	e0cc      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c04:	4b68      	ldr	r3, [pc, #416]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c08:	2202      	movs	r2, #2
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	d1f0      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006c0e:	231f      	movs	r3, #31
 8006c10:	18fb      	adds	r3, r7, r3
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d105      	bne.n	8006c24 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006c18:	4b63      	ldr	r3, [pc, #396]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c1c:	4b62      	ldr	r3, [pc, #392]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c1e:	4965      	ldr	r1, [pc, #404]	; (8006db4 <HAL_RCC_OscConfig+0x61c>)
 8006c20:	400a      	ands	r2, r1
 8006c22:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	69db      	ldr	r3, [r3, #28]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d100      	bne.n	8006c2e <HAL_RCC_OscConfig+0x496>
 8006c2c:	e0b6      	b.n	8006d9c <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c2e:	4b5e      	ldr	r3, [pc, #376]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	2238      	movs	r2, #56	; 0x38
 8006c34:	4013      	ands	r3, r2
 8006c36:	2b10      	cmp	r3, #16
 8006c38:	d100      	bne.n	8006c3c <HAL_RCC_OscConfig+0x4a4>
 8006c3a:	e07e      	b.n	8006d3a <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	2b02      	cmp	r3, #2
 8006c42:	d153      	bne.n	8006cec <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c44:	4b58      	ldr	r3, [pc, #352]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	4b57      	ldr	r3, [pc, #348]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c4a:	495b      	ldr	r1, [pc, #364]	; (8006db8 <HAL_RCC_OscConfig+0x620>)
 8006c4c:	400a      	ands	r2, r1
 8006c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c50:	f7ff f9ae 	bl	8005fb0 <HAL_GetTick>
 8006c54:	0003      	movs	r3, r0
 8006c56:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c58:	e008      	b.n	8006c6c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c5a:	f7ff f9a9 	bl	8005fb0 <HAL_GetTick>
 8006c5e:	0002      	movs	r2, r0
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	1ad3      	subs	r3, r2, r3
 8006c64:	2b02      	cmp	r3, #2
 8006c66:	d901      	bls.n	8006c6c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	e098      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c6c:	4b4e      	ldr	r3, [pc, #312]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	2380      	movs	r3, #128	; 0x80
 8006c72:	049b      	lsls	r3, r3, #18
 8006c74:	4013      	ands	r3, r2
 8006c76:	d1f0      	bne.n	8006c5a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c78:	4b4b      	ldr	r3, [pc, #300]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	4a4f      	ldr	r2, [pc, #316]	; (8006dbc <HAL_RCC_OscConfig+0x624>)
 8006c7e:	4013      	ands	r3, r2
 8006c80:	0019      	movs	r1, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1a      	ldr	r2, [r3, #32]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8a:	431a      	orrs	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c90:	021b      	lsls	r3, r3, #8
 8006c92:	431a      	orrs	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c98:	431a      	orrs	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c9e:	431a      	orrs	r2, r3
 8006ca0:	4b41      	ldr	r3, [pc, #260]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ca6:	4b40      	ldr	r3, [pc, #256]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	4b3f      	ldr	r3, [pc, #252]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cac:	2180      	movs	r1, #128	; 0x80
 8006cae:	0449      	lsls	r1, r1, #17
 8006cb0:	430a      	orrs	r2, r1
 8006cb2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006cb4:	4b3c      	ldr	r3, [pc, #240]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cb6:	68da      	ldr	r2, [r3, #12]
 8006cb8:	4b3b      	ldr	r3, [pc, #236]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cba:	2180      	movs	r1, #128	; 0x80
 8006cbc:	0549      	lsls	r1, r1, #21
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc2:	f7ff f975 	bl	8005fb0 <HAL_GetTick>
 8006cc6:	0003      	movs	r3, r0
 8006cc8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cca:	e008      	b.n	8006cde <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ccc:	f7ff f970 	bl	8005fb0 <HAL_GetTick>
 8006cd0:	0002      	movs	r2, r0
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d901      	bls.n	8006cde <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e05f      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cde:	4b32      	ldr	r3, [pc, #200]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	2380      	movs	r3, #128	; 0x80
 8006ce4:	049b      	lsls	r3, r3, #18
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	d0f0      	beq.n	8006ccc <HAL_RCC_OscConfig+0x534>
 8006cea:	e057      	b.n	8006d9c <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cec:	4b2e      	ldr	r3, [pc, #184]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	4b2d      	ldr	r3, [pc, #180]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cf2:	4931      	ldr	r1, [pc, #196]	; (8006db8 <HAL_RCC_OscConfig+0x620>)
 8006cf4:	400a      	ands	r2, r1
 8006cf6:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8006cf8:	4b2b      	ldr	r3, [pc, #172]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cfa:	68da      	ldr	r2, [r3, #12]
 8006cfc:	4b2a      	ldr	r3, [pc, #168]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006cfe:	2103      	movs	r1, #3
 8006d00:	438a      	bics	r2, r1
 8006d02:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8006d04:	4b28      	ldr	r3, [pc, #160]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006d06:	68da      	ldr	r2, [r3, #12]
 8006d08:	4b27      	ldr	r3, [pc, #156]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006d0a:	492d      	ldr	r1, [pc, #180]	; (8006dc0 <HAL_RCC_OscConfig+0x628>)
 8006d0c:	400a      	ands	r2, r1
 8006d0e:	60da      	str	r2, [r3, #12]
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d10:	f7ff f94e 	bl	8005fb0 <HAL_GetTick>
 8006d14:	0003      	movs	r3, r0
 8006d16:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d18:	e008      	b.n	8006d2c <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d1a:	f7ff f949 	bl	8005fb0 <HAL_GetTick>
 8006d1e:	0002      	movs	r2, r0
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d901      	bls.n	8006d2c <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e038      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d2c:	4b1e      	ldr	r3, [pc, #120]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	2380      	movs	r3, #128	; 0x80
 8006d32:	049b      	lsls	r3, r3, #18
 8006d34:	4013      	ands	r3, r2
 8006d36:	d1f0      	bne.n	8006d1a <HAL_RCC_OscConfig+0x582>
 8006d38:	e030      	b.n	8006d9c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d101      	bne.n	8006d46 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e02b      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006d46:	4b18      	ldr	r3, [pc, #96]	; (8006da8 <HAL_RCC_OscConfig+0x610>)
 8006d48:	68db      	ldr	r3, [r3, #12]
 8006d4a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	2203      	movs	r2, #3
 8006d50:	401a      	ands	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d11e      	bne.n	8006d98 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2270      	movs	r2, #112	; 0x70
 8006d5e:	401a      	ands	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d117      	bne.n	8006d98 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	23fe      	movs	r3, #254	; 0xfe
 8006d6c:	01db      	lsls	r3, r3, #7
 8006d6e:	401a      	ands	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d74:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d10e      	bne.n	8006d98 <HAL_RCC_OscConfig+0x600>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	23f8      	movs	r3, #248	; 0xf8
 8006d7e:	039b      	lsls	r3, r3, #14
 8006d80:	401a      	ands	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d106      	bne.n	8006d98 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	0f5b      	lsrs	r3, r3, #29
 8006d8e:	075a      	lsls	r2, r3, #29
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d001      	beq.n	8006d9c <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e000      	b.n	8006d9e <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	0018      	movs	r0, r3
 8006da0:	46bd      	mov	sp, r7
 8006da2:	b008      	add	sp, #32
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	46c0      	nop			; (mov r8, r8)
 8006da8:	40021000 	.word	0x40021000
 8006dac:	40007000 	.word	0x40007000
 8006db0:	00001388 	.word	0x00001388
 8006db4:	efffffff 	.word	0xefffffff
 8006db8:	feffffff 	.word	0xfeffffff
 8006dbc:	1fc1808c 	.word	0x1fc1808c
 8006dc0:	effeffff 	.word	0xeffeffff

08006dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e0e9      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006dd8:	4b76      	ldr	r3, [pc, #472]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2207      	movs	r2, #7
 8006dde:	4013      	ands	r3, r2
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d91e      	bls.n	8006e24 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006de6:	4b73      	ldr	r3, [pc, #460]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2207      	movs	r2, #7
 8006dec:	4393      	bics	r3, r2
 8006dee:	0019      	movs	r1, r3
 8006df0:	4b70      	ldr	r3, [pc, #448]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	430a      	orrs	r2, r1
 8006df6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006df8:	f7ff f8da 	bl	8005fb0 <HAL_GetTick>
 8006dfc:	0003      	movs	r3, r0
 8006dfe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006e00:	e009      	b.n	8006e16 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e02:	f7ff f8d5 	bl	8005fb0 <HAL_GetTick>
 8006e06:	0002      	movs	r2, r0
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	4a6a      	ldr	r2, [pc, #424]	; (8006fb8 <HAL_RCC_ClockConfig+0x1f4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e0ca      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006e16:	4b67      	ldr	r3, [pc, #412]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2207      	movs	r2, #7
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d1ee      	bne.n	8006e02 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2202      	movs	r2, #2
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	d015      	beq.n	8006e5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2204      	movs	r2, #4
 8006e34:	4013      	ands	r3, r2
 8006e36:	d006      	beq.n	8006e46 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006e38:	4b60      	ldr	r3, [pc, #384]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e3a:	689a      	ldr	r2, [r3, #8]
 8006e3c:	4b5f      	ldr	r3, [pc, #380]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e3e:	21e0      	movs	r1, #224	; 0xe0
 8006e40:	01c9      	lsls	r1, r1, #7
 8006e42:	430a      	orrs	r2, r1
 8006e44:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e46:	4b5d      	ldr	r3, [pc, #372]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	4a5d      	ldr	r2, [pc, #372]	; (8006fc0 <HAL_RCC_ClockConfig+0x1fc>)
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	0019      	movs	r1, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	689a      	ldr	r2, [r3, #8]
 8006e54:	4b59      	ldr	r3, [pc, #356]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e56:	430a      	orrs	r2, r1
 8006e58:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	4013      	ands	r3, r2
 8006e62:	d057      	beq.n	8006f14 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d107      	bne.n	8006e7c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e6c:	4b53      	ldr	r3, [pc, #332]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	2380      	movs	r3, #128	; 0x80
 8006e72:	029b      	lsls	r3, r3, #10
 8006e74:	4013      	ands	r3, r2
 8006e76:	d12b      	bne.n	8006ed0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e097      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d107      	bne.n	8006e94 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e84:	4b4d      	ldr	r3, [pc, #308]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	2380      	movs	r3, #128	; 0x80
 8006e8a:	049b      	lsls	r3, r3, #18
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	d11f      	bne.n	8006ed0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e08b      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d107      	bne.n	8006eac <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e9c:	4b47      	ldr	r3, [pc, #284]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	2380      	movs	r3, #128	; 0x80
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	d113      	bne.n	8006ed0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e07f      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	2b03      	cmp	r3, #3
 8006eb2:	d106      	bne.n	8006ec2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006eb4:	4b41      	ldr	r3, [pc, #260]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006eb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb8:	2202      	movs	r2, #2
 8006eba:	4013      	ands	r3, r2
 8006ebc:	d108      	bne.n	8006ed0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e074      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ec2:	4b3e      	ldr	r3, [pc, #248]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	4013      	ands	r3, r2
 8006eca:	d101      	bne.n	8006ed0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e06d      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006ed0:	4b3a      	ldr	r3, [pc, #232]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	2207      	movs	r2, #7
 8006ed6:	4393      	bics	r3, r2
 8006ed8:	0019      	movs	r1, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	4b37      	ldr	r3, [pc, #220]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ee4:	f7ff f864 	bl	8005fb0 <HAL_GetTick>
 8006ee8:	0003      	movs	r3, r0
 8006eea:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eec:	e009      	b.n	8006f02 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006eee:	f7ff f85f 	bl	8005fb0 <HAL_GetTick>
 8006ef2:	0002      	movs	r2, r0
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	1ad3      	subs	r3, r2, r3
 8006ef8:	4a2f      	ldr	r2, [pc, #188]	; (8006fb8 <HAL_RCC_ClockConfig+0x1f4>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d901      	bls.n	8006f02 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e054      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f02:	4b2e      	ldr	r3, [pc, #184]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	2238      	movs	r2, #56	; 0x38
 8006f08:	401a      	ands	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	00db      	lsls	r3, r3, #3
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d1ec      	bne.n	8006eee <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f14:	4b27      	ldr	r3, [pc, #156]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2207      	movs	r2, #7
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d21e      	bcs.n	8006f60 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f22:	4b24      	ldr	r3, [pc, #144]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2207      	movs	r2, #7
 8006f28:	4393      	bics	r3, r2
 8006f2a:	0019      	movs	r1, r3
 8006f2c:	4b21      	ldr	r3, [pc, #132]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	430a      	orrs	r2, r1
 8006f32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006f34:	f7ff f83c 	bl	8005fb0 <HAL_GetTick>
 8006f38:	0003      	movs	r3, r0
 8006f3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006f3c:	e009      	b.n	8006f52 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f3e:	f7ff f837 	bl	8005fb0 <HAL_GetTick>
 8006f42:	0002      	movs	r2, r0
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	4a1b      	ldr	r2, [pc, #108]	; (8006fb8 <HAL_RCC_ClockConfig+0x1f4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d901      	bls.n	8006f52 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e02c      	b.n	8006fac <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006f52:	4b18      	ldr	r3, [pc, #96]	; (8006fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2207      	movs	r2, #7
 8006f58:	4013      	ands	r3, r2
 8006f5a:	683a      	ldr	r2, [r7, #0]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d1ee      	bne.n	8006f3e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2204      	movs	r2, #4
 8006f66:	4013      	ands	r3, r2
 8006f68:	d009      	beq.n	8006f7e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006f6a:	4b14      	ldr	r3, [pc, #80]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	4a15      	ldr	r2, [pc, #84]	; (8006fc4 <HAL_RCC_ClockConfig+0x200>)
 8006f70:	4013      	ands	r3, r2
 8006f72:	0019      	movs	r1, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68da      	ldr	r2, [r3, #12]
 8006f78:	4b10      	ldr	r3, [pc, #64]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006f7e:	f000 f829 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 8006f82:	0001      	movs	r1, r0
 8006f84:	4b0d      	ldr	r3, [pc, #52]	; (8006fbc <HAL_RCC_ClockConfig+0x1f8>)
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	0a1b      	lsrs	r3, r3, #8
 8006f8a:	220f      	movs	r2, #15
 8006f8c:	401a      	ands	r2, r3
 8006f8e:	4b0e      	ldr	r3, [pc, #56]	; (8006fc8 <HAL_RCC_ClockConfig+0x204>)
 8006f90:	0092      	lsls	r2, r2, #2
 8006f92:	58d3      	ldr	r3, [r2, r3]
 8006f94:	221f      	movs	r2, #31
 8006f96:	4013      	ands	r3, r2
 8006f98:	000a      	movs	r2, r1
 8006f9a:	40da      	lsrs	r2, r3
 8006f9c:	4b0b      	ldr	r3, [pc, #44]	; (8006fcc <HAL_RCC_ClockConfig+0x208>)
 8006f9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006fa0:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <HAL_RCC_ClockConfig+0x20c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	f7fe ffa7 	bl	8005ef8 <HAL_InitTick>
 8006faa:	0003      	movs	r3, r0
}
 8006fac:	0018      	movs	r0, r3
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	b004      	add	sp, #16
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	40022000 	.word	0x40022000
 8006fb8:	00001388 	.word	0x00001388
 8006fbc:	40021000 	.word	0x40021000
 8006fc0:	fffff0ff 	.word	0xfffff0ff
 8006fc4:	ffff8fff 	.word	0xffff8fff
 8006fc8:	0800eb00 	.word	0x0800eb00
 8006fcc:	20000004 	.word	0x20000004
 8006fd0:	20000008 	.word	0x20000008

08006fd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fda:	4b3c      	ldr	r3, [pc, #240]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	2238      	movs	r2, #56	; 0x38
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	d10f      	bne.n	8007004 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006fe4:	4b39      	ldr	r3, [pc, #228]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	0adb      	lsrs	r3, r3, #11
 8006fea:	2207      	movs	r2, #7
 8006fec:	4013      	ands	r3, r2
 8006fee:	2201      	movs	r2, #1
 8006ff0:	409a      	lsls	r2, r3
 8006ff2:	0013      	movs	r3, r2
 8006ff4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006ff6:	6839      	ldr	r1, [r7, #0]
 8006ff8:	4835      	ldr	r0, [pc, #212]	; (80070d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006ffa:	f7f9 f89d 	bl	8000138 <__udivsi3>
 8006ffe:	0003      	movs	r3, r0
 8007000:	613b      	str	r3, [r7, #16]
 8007002:	e05d      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007004:	4b31      	ldr	r3, [pc, #196]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	2238      	movs	r2, #56	; 0x38
 800700a:	4013      	ands	r3, r2
 800700c:	2b08      	cmp	r3, #8
 800700e:	d102      	bne.n	8007016 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007010:	4b30      	ldr	r3, [pc, #192]	; (80070d4 <HAL_RCC_GetSysClockFreq+0x100>)
 8007012:	613b      	str	r3, [r7, #16]
 8007014:	e054      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007016:	4b2d      	ldr	r3, [pc, #180]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	2238      	movs	r2, #56	; 0x38
 800701c:	4013      	ands	r3, r2
 800701e:	2b10      	cmp	r3, #16
 8007020:	d138      	bne.n	8007094 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007022:	4b2a      	ldr	r3, [pc, #168]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	2203      	movs	r2, #3
 8007028:	4013      	ands	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800702c:	4b27      	ldr	r3, [pc, #156]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	091b      	lsrs	r3, r3, #4
 8007032:	2207      	movs	r2, #7
 8007034:	4013      	ands	r3, r2
 8007036:	3301      	adds	r3, #1
 8007038:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2b03      	cmp	r3, #3
 800703e:	d10d      	bne.n	800705c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007040:	68b9      	ldr	r1, [r7, #8]
 8007042:	4824      	ldr	r0, [pc, #144]	; (80070d4 <HAL_RCC_GetSysClockFreq+0x100>)
 8007044:	f7f9 f878 	bl	8000138 <__udivsi3>
 8007048:	0003      	movs	r3, r0
 800704a:	0019      	movs	r1, r3
 800704c:	4b1f      	ldr	r3, [pc, #124]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	0a1b      	lsrs	r3, r3, #8
 8007052:	227f      	movs	r2, #127	; 0x7f
 8007054:	4013      	ands	r3, r2
 8007056:	434b      	muls	r3, r1
 8007058:	617b      	str	r3, [r7, #20]
        break;
 800705a:	e00d      	b.n	8007078 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800705c:	68b9      	ldr	r1, [r7, #8]
 800705e:	481c      	ldr	r0, [pc, #112]	; (80070d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007060:	f7f9 f86a 	bl	8000138 <__udivsi3>
 8007064:	0003      	movs	r3, r0
 8007066:	0019      	movs	r1, r3
 8007068:	4b18      	ldr	r3, [pc, #96]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	0a1b      	lsrs	r3, r3, #8
 800706e:	227f      	movs	r2, #127	; 0x7f
 8007070:	4013      	ands	r3, r2
 8007072:	434b      	muls	r3, r1
 8007074:	617b      	str	r3, [r7, #20]
        break;
 8007076:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007078:	4b14      	ldr	r3, [pc, #80]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	0f5b      	lsrs	r3, r3, #29
 800707e:	2207      	movs	r2, #7
 8007080:	4013      	ands	r3, r2
 8007082:	3301      	adds	r3, #1
 8007084:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8007086:	6879      	ldr	r1, [r7, #4]
 8007088:	6978      	ldr	r0, [r7, #20]
 800708a:	f7f9 f855 	bl	8000138 <__udivsi3>
 800708e:	0003      	movs	r3, r0
 8007090:	613b      	str	r3, [r7, #16]
 8007092:	e015      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007094:	4b0d      	ldr	r3, [pc, #52]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	2238      	movs	r2, #56	; 0x38
 800709a:	4013      	ands	r3, r2
 800709c:	2b20      	cmp	r3, #32
 800709e:	d103      	bne.n	80070a8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80070a0:	2380      	movs	r3, #128	; 0x80
 80070a2:	021b      	lsls	r3, r3, #8
 80070a4:	613b      	str	r3, [r7, #16]
 80070a6:	e00b      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80070a8:	4b08      	ldr	r3, [pc, #32]	; (80070cc <HAL_RCC_GetSysClockFreq+0xf8>)
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	2238      	movs	r2, #56	; 0x38
 80070ae:	4013      	ands	r3, r2
 80070b0:	2b18      	cmp	r3, #24
 80070b2:	d103      	bne.n	80070bc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80070b4:	23fa      	movs	r3, #250	; 0xfa
 80070b6:	01db      	lsls	r3, r3, #7
 80070b8:	613b      	str	r3, [r7, #16]
 80070ba:	e001      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80070c0:	693b      	ldr	r3, [r7, #16]
}
 80070c2:	0018      	movs	r0, r3
 80070c4:	46bd      	mov	sp, r7
 80070c6:	b006      	add	sp, #24
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	46c0      	nop			; (mov r8, r8)
 80070cc:	40021000 	.word	0x40021000
 80070d0:	00f42400 	.word	0x00f42400
 80070d4:	007a1200 	.word	0x007a1200

080070d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070dc:	4b02      	ldr	r3, [pc, #8]	; (80070e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80070de:	681b      	ldr	r3, [r3, #0]
}
 80070e0:	0018      	movs	r0, r3
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	46c0      	nop			; (mov r8, r8)
 80070e8:	20000004 	.word	0x20000004

080070ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070ec:	b5b0      	push	{r4, r5, r7, lr}
 80070ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80070f0:	f7ff fff2 	bl	80070d8 <HAL_RCC_GetHCLKFreq>
 80070f4:	0004      	movs	r4, r0
 80070f6:	f7ff fb43 	bl	8006780 <LL_RCC_GetAPB1Prescaler>
 80070fa:	0003      	movs	r3, r0
 80070fc:	0b1a      	lsrs	r2, r3, #12
 80070fe:	4b05      	ldr	r3, [pc, #20]	; (8007114 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007100:	0092      	lsls	r2, r2, #2
 8007102:	58d3      	ldr	r3, [r2, r3]
 8007104:	221f      	movs	r2, #31
 8007106:	4013      	ands	r3, r2
 8007108:	40dc      	lsrs	r4, r3
 800710a:	0023      	movs	r3, r4
}
 800710c:	0018      	movs	r0, r3
 800710e:	46bd      	mov	sp, r7
 8007110:	bdb0      	pop	{r4, r5, r7, pc}
 8007112:	46c0      	nop			; (mov r8, r8)
 8007114:	0800eb40 	.word	0x0800eb40

08007118 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8007120:	2313      	movs	r3, #19
 8007122:	18fb      	adds	r3, r7, r3
 8007124:	2200      	movs	r2, #0
 8007126:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007128:	2312      	movs	r3, #18
 800712a:	18fb      	adds	r3, r7, r3
 800712c:	2200      	movs	r2, #0
 800712e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	2380      	movs	r3, #128	; 0x80
 8007136:	029b      	lsls	r3, r3, #10
 8007138:	4013      	ands	r3, r2
 800713a:	d100      	bne.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800713c:	e0a3      	b.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800713e:	2011      	movs	r0, #17
 8007140:	183b      	adds	r3, r7, r0
 8007142:	2200      	movs	r2, #0
 8007144:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007146:	4b86      	ldr	r3, [pc, #536]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007148:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800714a:	2380      	movs	r3, #128	; 0x80
 800714c:	055b      	lsls	r3, r3, #21
 800714e:	4013      	ands	r3, r2
 8007150:	d110      	bne.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007152:	4b83      	ldr	r3, [pc, #524]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007154:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007156:	4b82      	ldr	r3, [pc, #520]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007158:	2180      	movs	r1, #128	; 0x80
 800715a:	0549      	lsls	r1, r1, #21
 800715c:	430a      	orrs	r2, r1
 800715e:	63da      	str	r2, [r3, #60]	; 0x3c
 8007160:	4b7f      	ldr	r3, [pc, #508]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007162:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007164:	2380      	movs	r3, #128	; 0x80
 8007166:	055b      	lsls	r3, r3, #21
 8007168:	4013      	ands	r3, r2
 800716a:	60bb      	str	r3, [r7, #8]
 800716c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800716e:	183b      	adds	r3, r7, r0
 8007170:	2201      	movs	r2, #1
 8007172:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007174:	4b7b      	ldr	r3, [pc, #492]	; (8007364 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	4b7a      	ldr	r3, [pc, #488]	; (8007364 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800717a:	2180      	movs	r1, #128	; 0x80
 800717c:	0049      	lsls	r1, r1, #1
 800717e:	430a      	orrs	r2, r1
 8007180:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007182:	f7fe ff15 	bl	8005fb0 <HAL_GetTick>
 8007186:	0003      	movs	r3, r0
 8007188:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800718a:	e00b      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800718c:	f7fe ff10 	bl	8005fb0 <HAL_GetTick>
 8007190:	0002      	movs	r2, r0
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	2b02      	cmp	r3, #2
 8007198:	d904      	bls.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800719a:	2313      	movs	r3, #19
 800719c:	18fb      	adds	r3, r7, r3
 800719e:	2203      	movs	r2, #3
 80071a0:	701a      	strb	r2, [r3, #0]
        break;
 80071a2:	e005      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071a4:	4b6f      	ldr	r3, [pc, #444]	; (8007364 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	2380      	movs	r3, #128	; 0x80
 80071aa:	005b      	lsls	r3, r3, #1
 80071ac:	4013      	ands	r3, r2
 80071ae:	d0ed      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80071b0:	2313      	movs	r3, #19
 80071b2:	18fb      	adds	r3, r7, r3
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d154      	bne.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80071ba:	4b69      	ldr	r3, [pc, #420]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071be:	23c0      	movs	r3, #192	; 0xc0
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	4013      	ands	r3, r2
 80071c4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d019      	beq.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d014      	beq.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80071d6:	4b62      	ldr	r3, [pc, #392]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071da:	4a63      	ldr	r2, [pc, #396]	; (8007368 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80071dc:	4013      	ands	r3, r2
 80071de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071e0:	4b5f      	ldr	r3, [pc, #380]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071e4:	4b5e      	ldr	r3, [pc, #376]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071e6:	2180      	movs	r1, #128	; 0x80
 80071e8:	0249      	lsls	r1, r1, #9
 80071ea:	430a      	orrs	r2, r1
 80071ec:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071ee:	4b5c      	ldr	r3, [pc, #368]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071f2:	4b5b      	ldr	r3, [pc, #364]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071f4:	495d      	ldr	r1, [pc, #372]	; (800736c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80071f6:	400a      	ands	r2, r1
 80071f8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80071fa:	4b59      	ldr	r3, [pc, #356]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	2201      	movs	r2, #1
 8007204:	4013      	ands	r3, r2
 8007206:	d016      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007208:	f7fe fed2 	bl	8005fb0 <HAL_GetTick>
 800720c:	0003      	movs	r3, r0
 800720e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007210:	e00c      	b.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007212:	f7fe fecd 	bl	8005fb0 <HAL_GetTick>
 8007216:	0002      	movs	r2, r0
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	4a54      	ldr	r2, [pc, #336]	; (8007370 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d904      	bls.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8007222:	2313      	movs	r3, #19
 8007224:	18fb      	adds	r3, r7, r3
 8007226:	2203      	movs	r2, #3
 8007228:	701a      	strb	r2, [r3, #0]
            break;
 800722a:	e004      	b.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800722c:	4b4c      	ldr	r3, [pc, #304]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800722e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007230:	2202      	movs	r2, #2
 8007232:	4013      	ands	r3, r2
 8007234:	d0ed      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8007236:	2313      	movs	r3, #19
 8007238:	18fb      	adds	r3, r7, r3
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d10a      	bne.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007240:	4b47      	ldr	r3, [pc, #284]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007244:	4a48      	ldr	r2, [pc, #288]	; (8007368 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007246:	4013      	ands	r3, r2
 8007248:	0019      	movs	r1, r3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	699a      	ldr	r2, [r3, #24]
 800724e:	4b44      	ldr	r3, [pc, #272]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007250:	430a      	orrs	r2, r1
 8007252:	65da      	str	r2, [r3, #92]	; 0x5c
 8007254:	e00c      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007256:	2312      	movs	r3, #18
 8007258:	18fb      	adds	r3, r7, r3
 800725a:	2213      	movs	r2, #19
 800725c:	18ba      	adds	r2, r7, r2
 800725e:	7812      	ldrb	r2, [r2, #0]
 8007260:	701a      	strb	r2, [r3, #0]
 8007262:	e005      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007264:	2312      	movs	r3, #18
 8007266:	18fb      	adds	r3, r7, r3
 8007268:	2213      	movs	r2, #19
 800726a:	18ba      	adds	r2, r7, r2
 800726c:	7812      	ldrb	r2, [r2, #0]
 800726e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007270:	2311      	movs	r3, #17
 8007272:	18fb      	adds	r3, r7, r3
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d105      	bne.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800727a:	4b39      	ldr	r3, [pc, #228]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800727c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800727e:	4b38      	ldr	r3, [pc, #224]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007280:	493c      	ldr	r1, [pc, #240]	; (8007374 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007282:	400a      	ands	r2, r1
 8007284:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2201      	movs	r2, #1
 800728c:	4013      	ands	r3, r2
 800728e:	d009      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007290:	4b33      	ldr	r3, [pc, #204]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007294:	2203      	movs	r2, #3
 8007296:	4393      	bics	r3, r2
 8007298:	0019      	movs	r1, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	4b30      	ldr	r3, [pc, #192]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072a0:	430a      	orrs	r2, r1
 80072a2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2202      	movs	r2, #2
 80072aa:	4013      	ands	r3, r2
 80072ac:	d009      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80072ae:	4b2c      	ldr	r3, [pc, #176]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b2:	220c      	movs	r2, #12
 80072b4:	4393      	bics	r3, r2
 80072b6:	0019      	movs	r1, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689a      	ldr	r2, [r3, #8]
 80072bc:	4b28      	ldr	r3, [pc, #160]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072be:	430a      	orrs	r2, r1
 80072c0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2220      	movs	r2, #32
 80072c8:	4013      	ands	r3, r2
 80072ca:	d009      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80072cc:	4b24      	ldr	r3, [pc, #144]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d0:	4a29      	ldr	r2, [pc, #164]	; (8007378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072d2:	4013      	ands	r3, r2
 80072d4:	0019      	movs	r1, r3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	68da      	ldr	r2, [r3, #12]
 80072da:	4b21      	ldr	r3, [pc, #132]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072dc:	430a      	orrs	r2, r1
 80072de:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	2380      	movs	r3, #128	; 0x80
 80072e6:	01db      	lsls	r3, r3, #7
 80072e8:	4013      	ands	r3, r2
 80072ea:	d015      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80072ec:	4b1c      	ldr	r3, [pc, #112]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	0899      	lsrs	r1, r3, #2
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	695a      	ldr	r2, [r3, #20]
 80072f8:	4b19      	ldr	r3, [pc, #100]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80072fa:	430a      	orrs	r2, r1
 80072fc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	695a      	ldr	r2, [r3, #20]
 8007302:	2380      	movs	r3, #128	; 0x80
 8007304:	05db      	lsls	r3, r3, #23
 8007306:	429a      	cmp	r2, r3
 8007308:	d106      	bne.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800730a:	4b15      	ldr	r3, [pc, #84]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	4b14      	ldr	r3, [pc, #80]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007310:	2180      	movs	r1, #128	; 0x80
 8007312:	0249      	lsls	r1, r1, #9
 8007314:	430a      	orrs	r2, r1
 8007316:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	2380      	movs	r3, #128	; 0x80
 800731e:	011b      	lsls	r3, r3, #4
 8007320:	4013      	ands	r3, r2
 8007322:	d016      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8007324:	4b0e      	ldr	r3, [pc, #56]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007328:	4a14      	ldr	r2, [pc, #80]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800732a:	4013      	ands	r3, r2
 800732c:	0019      	movs	r1, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	691a      	ldr	r2, [r3, #16]
 8007332:	4b0b      	ldr	r3, [pc, #44]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007334:	430a      	orrs	r2, r1
 8007336:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	691a      	ldr	r2, [r3, #16]
 800733c:	2380      	movs	r3, #128	; 0x80
 800733e:	01db      	lsls	r3, r3, #7
 8007340:	429a      	cmp	r2, r3
 8007342:	d106      	bne.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007344:	4b06      	ldr	r3, [pc, #24]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007346:	68da      	ldr	r2, [r3, #12]
 8007348:	4b05      	ldr	r3, [pc, #20]	; (8007360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800734a:	2180      	movs	r1, #128	; 0x80
 800734c:	0249      	lsls	r1, r1, #9
 800734e:	430a      	orrs	r2, r1
 8007350:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8007352:	2312      	movs	r3, #18
 8007354:	18fb      	adds	r3, r7, r3
 8007356:	781b      	ldrb	r3, [r3, #0]
}
 8007358:	0018      	movs	r0, r3
 800735a:	46bd      	mov	sp, r7
 800735c:	b006      	add	sp, #24
 800735e:	bd80      	pop	{r7, pc}
 8007360:	40021000 	.word	0x40021000
 8007364:	40007000 	.word	0x40007000
 8007368:	fffffcff 	.word	0xfffffcff
 800736c:	fffeffff 	.word	0xfffeffff
 8007370:	00001388 	.word	0x00001388
 8007374:	efffffff 	.word	0xefffffff
 8007378:	ffffcfff 	.word	0xffffcfff
 800737c:	ffff3fff 	.word	0xffff3fff

08007380 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007380:	b5b0      	push	{r4, r5, r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007388:	230f      	movs	r3, #15
 800738a:	18fb      	adds	r3, r7, r3
 800738c:	2201      	movs	r2, #1
 800738e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d100      	bne.n	8007398 <HAL_RTC_Init+0x18>
 8007396:	e080      	b.n	800749a <HAL_RTC_Init+0x11a>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2229      	movs	r2, #41	; 0x29
 800739c:	5c9b      	ldrb	r3, [r3, r2]
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10b      	bne.n	80073bc <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2228      	movs	r2, #40	; 0x28
 80073a8:	2100      	movs	r1, #0
 80073aa:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2288      	movs	r2, #136	; 0x88
 80073b0:	0212      	lsls	r2, r2, #8
 80073b2:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	0018      	movs	r0, r3
 80073b8:	f7fe fb72 	bl	8005aa0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2229      	movs	r2, #41	; 0x29
 80073c0:	2102      	movs	r1, #2
 80073c2:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	22ca      	movs	r2, #202	; 0xca
 80073ca:	625a      	str	r2, [r3, #36]	; 0x24
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2253      	movs	r2, #83	; 0x53
 80073d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80073d4:	250f      	movs	r5, #15
 80073d6:	197c      	adds	r4, r7, r5
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	0018      	movs	r0, r3
 80073dc:	f000 f88d 	bl	80074fa <RTC_EnterInitMode>
 80073e0:	0003      	movs	r3, r0
 80073e2:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 80073e4:	0028      	movs	r0, r5
 80073e6:	183b      	adds	r3, r7, r0
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d148      	bne.n	8007480 <HAL_RTC_Init+0x100>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	699a      	ldr	r2, [r3, #24]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	492b      	ldr	r1, [pc, #172]	; (80074a8 <HAL_RTC_Init+0x128>)
 80073fa:	400a      	ands	r2, r1
 80073fc:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6999      	ldr	r1, [r3, #24]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689a      	ldr	r2, [r3, #8]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	695b      	ldr	r3, [r3, #20]
 800740c:	431a      	orrs	r2, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	69db      	ldr	r3, [r3, #28]
 8007412:	431a      	orrs	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	6912      	ldr	r2, [r2, #16]
 8007424:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	6919      	ldr	r1, [r3, #16]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	041a      	lsls	r2, r3, #16
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	430a      	orrs	r2, r1
 8007438:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800743a:	0005      	movs	r5, r0
 800743c:	183c      	adds	r4, r7, r0
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	0018      	movs	r0, r3
 8007442:	f000 f89d 	bl	8007580 <RTC_ExitInitMode>
 8007446:	0003      	movs	r3, r0
 8007448:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 800744a:	197b      	adds	r3, r7, r5
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d116      	bne.n	8007480 <HAL_RTC_Init+0x100>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	699a      	ldr	r2, [r3, #24]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	00d2      	lsls	r2, r2, #3
 800745e:	08d2      	lsrs	r2, r2, #3
 8007460:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6999      	ldr	r1, [r3, #24]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	431a      	orrs	r2, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	431a      	orrs	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	430a      	orrs	r2, r1
 800747e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	22ff      	movs	r2, #255	; 0xff
 8007486:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8007488:	230f      	movs	r3, #15
 800748a:	18fb      	adds	r3, r7, r3
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d103      	bne.n	800749a <HAL_RTC_Init+0x11a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2229      	movs	r2, #41	; 0x29
 8007496:	2101      	movs	r1, #1
 8007498:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800749a:	230f      	movs	r3, #15
 800749c:	18fb      	adds	r3, r7, r3
 800749e:	781b      	ldrb	r3, [r3, #0]
}
 80074a0:	0018      	movs	r0, r3
 80074a2:	46bd      	mov	sp, r7
 80074a4:	b004      	add	sp, #16
 80074a6:	bdb0      	pop	{r4, r5, r7, pc}
 80074a8:	fb8fffbf 	.word	0xfb8fffbf

080074ac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68da      	ldr	r2, [r3, #12]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	21a0      	movs	r1, #160	; 0xa0
 80074c0:	438a      	bics	r2, r1
 80074c2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80074c4:	f7fe fd74 	bl	8005fb0 <HAL_GetTick>
 80074c8:	0003      	movs	r3, r0
 80074ca:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80074cc:	e00a      	b.n	80074e4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80074ce:	f7fe fd6f 	bl	8005fb0 <HAL_GetTick>
 80074d2:	0002      	movs	r2, r0
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	1ad2      	subs	r2, r2, r3
 80074d8:	23fa      	movs	r3, #250	; 0xfa
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	429a      	cmp	r2, r3
 80074de:	d901      	bls.n	80074e4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e006      	b.n	80074f2 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	2220      	movs	r2, #32
 80074ec:	4013      	ands	r3, r2
 80074ee:	d0ee      	beq.n	80074ce <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	0018      	movs	r0, r3
 80074f4:	46bd      	mov	sp, r7
 80074f6:	b004      	add	sp, #16
 80074f8:	bd80      	pop	{r7, pc}

080074fa <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b084      	sub	sp, #16
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8007502:	230f      	movs	r3, #15
 8007504:	18fb      	adds	r3, r7, r3
 8007506:	2200      	movs	r2, #0
 8007508:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	2240      	movs	r2, #64	; 0x40
 8007512:	4013      	ands	r3, r2
 8007514:	d12c      	bne.n	8007570 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	68da      	ldr	r2, [r3, #12]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2180      	movs	r1, #128	; 0x80
 8007522:	430a      	orrs	r2, r1
 8007524:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007526:	f7fe fd43 	bl	8005fb0 <HAL_GetTick>
 800752a:	0003      	movs	r3, r0
 800752c:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800752e:	e014      	b.n	800755a <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8007530:	f7fe fd3e 	bl	8005fb0 <HAL_GetTick>
 8007534:	0002      	movs	r2, r0
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	1ad2      	subs	r2, r2, r3
 800753a:	200f      	movs	r0, #15
 800753c:	183b      	adds	r3, r7, r0
 800753e:	1839      	adds	r1, r7, r0
 8007540:	7809      	ldrb	r1, [r1, #0]
 8007542:	7019      	strb	r1, [r3, #0]
 8007544:	23fa      	movs	r3, #250	; 0xfa
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	429a      	cmp	r2, r3
 800754a:	d906      	bls.n	800755a <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800754c:	183b      	adds	r3, r7, r0
 800754e:	2203      	movs	r2, #3
 8007550:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2229      	movs	r2, #41	; 0x29
 8007556:	2103      	movs	r1, #3
 8007558:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	2240      	movs	r2, #64	; 0x40
 8007562:	4013      	ands	r3, r2
 8007564:	d104      	bne.n	8007570 <RTC_EnterInitMode+0x76>
 8007566:	230f      	movs	r3, #15
 8007568:	18fb      	adds	r3, r7, r3
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	2b03      	cmp	r3, #3
 800756e:	d1df      	bne.n	8007530 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007570:	230f      	movs	r3, #15
 8007572:	18fb      	adds	r3, r7, r3
 8007574:	781b      	ldrb	r3, [r3, #0]
}
 8007576:	0018      	movs	r0, r3
 8007578:	46bd      	mov	sp, r7
 800757a:	b004      	add	sp, #16
 800757c:	bd80      	pop	{r7, pc}
	...

08007580 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007580:	b590      	push	{r4, r7, lr}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007588:	240f      	movs	r4, #15
 800758a:	193b      	adds	r3, r7, r4
 800758c:	2200      	movs	r2, #0
 800758e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007590:	4b1c      	ldr	r3, [pc, #112]	; (8007604 <RTC_ExitInitMode+0x84>)
 8007592:	68da      	ldr	r2, [r3, #12]
 8007594:	4b1b      	ldr	r3, [pc, #108]	; (8007604 <RTC_ExitInitMode+0x84>)
 8007596:	2180      	movs	r1, #128	; 0x80
 8007598:	438a      	bics	r2, r1
 800759a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800759c:	4b19      	ldr	r3, [pc, #100]	; (8007604 <RTC_ExitInitMode+0x84>)
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	2220      	movs	r2, #32
 80075a2:	4013      	ands	r3, r2
 80075a4:	d10d      	bne.n	80075c2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	0018      	movs	r0, r3
 80075aa:	f7ff ff7f 	bl	80074ac <HAL_RTC_WaitForSynchro>
 80075ae:	1e03      	subs	r3, r0, #0
 80075b0:	d021      	beq.n	80075f6 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2229      	movs	r2, #41	; 0x29
 80075b6:	2103      	movs	r1, #3
 80075b8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80075ba:	193b      	adds	r3, r7, r4
 80075bc:	2203      	movs	r2, #3
 80075be:	701a      	strb	r2, [r3, #0]
 80075c0:	e019      	b.n	80075f6 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80075c2:	4b10      	ldr	r3, [pc, #64]	; (8007604 <RTC_ExitInitMode+0x84>)
 80075c4:	699a      	ldr	r2, [r3, #24]
 80075c6:	4b0f      	ldr	r3, [pc, #60]	; (8007604 <RTC_ExitInitMode+0x84>)
 80075c8:	2120      	movs	r1, #32
 80075ca:	438a      	bics	r2, r1
 80075cc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	0018      	movs	r0, r3
 80075d2:	f7ff ff6b 	bl	80074ac <HAL_RTC_WaitForSynchro>
 80075d6:	1e03      	subs	r3, r0, #0
 80075d8:	d007      	beq.n	80075ea <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2229      	movs	r2, #41	; 0x29
 80075de:	2103      	movs	r1, #3
 80075e0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80075e2:	230f      	movs	r3, #15
 80075e4:	18fb      	adds	r3, r7, r3
 80075e6:	2203      	movs	r2, #3
 80075e8:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80075ea:	4b06      	ldr	r3, [pc, #24]	; (8007604 <RTC_ExitInitMode+0x84>)
 80075ec:	699a      	ldr	r2, [r3, #24]
 80075ee:	4b05      	ldr	r3, [pc, #20]	; (8007604 <RTC_ExitInitMode+0x84>)
 80075f0:	2120      	movs	r1, #32
 80075f2:	430a      	orrs	r2, r1
 80075f4:	619a      	str	r2, [r3, #24]
  }

  return status;
 80075f6:	230f      	movs	r3, #15
 80075f8:	18fb      	adds	r3, r7, r3
 80075fa:	781b      	ldrb	r3, [r3, #0]
}
 80075fc:	0018      	movs	r0, r3
 80075fe:	46bd      	mov	sp, r7
 8007600:	b005      	add	sp, #20
 8007602:	bd90      	pop	{r4, r7, pc}
 8007604:	40002800 	.word	0x40002800

08007608 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e0a8      	b.n	800776c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800761e:	2b00      	cmp	r3, #0
 8007620:	d109      	bne.n	8007636 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685a      	ldr	r2, [r3, #4]
 8007626:	2382      	movs	r3, #130	; 0x82
 8007628:	005b      	lsls	r3, r3, #1
 800762a:	429a      	cmp	r2, r3
 800762c:	d009      	beq.n	8007642 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	61da      	str	r2, [r3, #28]
 8007634:	e005      	b.n	8007642 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	225d      	movs	r2, #93	; 0x5d
 800764c:	5c9b      	ldrb	r3, [r3, r2]
 800764e:	b2db      	uxtb	r3, r3
 8007650:	2b00      	cmp	r3, #0
 8007652:	d107      	bne.n	8007664 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	225c      	movs	r2, #92	; 0x5c
 8007658:	2100      	movs	r1, #0
 800765a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	0018      	movs	r0, r3
 8007660:	f7fe fa5c 	bl	8005b1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	225d      	movs	r2, #93	; 0x5d
 8007668:	2102      	movs	r1, #2
 800766a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2140      	movs	r1, #64	; 0x40
 8007678:	438a      	bics	r2, r1
 800767a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68da      	ldr	r2, [r3, #12]
 8007680:	23e0      	movs	r3, #224	; 0xe0
 8007682:	00db      	lsls	r3, r3, #3
 8007684:	429a      	cmp	r2, r3
 8007686:	d902      	bls.n	800768e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007688:	2300      	movs	r3, #0
 800768a:	60fb      	str	r3, [r7, #12]
 800768c:	e002      	b.n	8007694 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800768e:	2380      	movs	r3, #128	; 0x80
 8007690:	015b      	lsls	r3, r3, #5
 8007692:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	68da      	ldr	r2, [r3, #12]
 8007698:	23f0      	movs	r3, #240	; 0xf0
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	429a      	cmp	r2, r3
 800769e:	d008      	beq.n	80076b2 <HAL_SPI_Init+0xaa>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	68da      	ldr	r2, [r3, #12]
 80076a4:	23e0      	movs	r3, #224	; 0xe0
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d002      	beq.n	80076b2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	2382      	movs	r3, #130	; 0x82
 80076b8:	005b      	lsls	r3, r3, #1
 80076ba:	401a      	ands	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6899      	ldr	r1, [r3, #8]
 80076c0:	2384      	movs	r3, #132	; 0x84
 80076c2:	021b      	lsls	r3, r3, #8
 80076c4:	400b      	ands	r3, r1
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	2102      	movs	r1, #2
 80076ce:	400b      	ands	r3, r1
 80076d0:	431a      	orrs	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	2101      	movs	r1, #1
 80076d8:	400b      	ands	r3, r1
 80076da:	431a      	orrs	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6999      	ldr	r1, [r3, #24]
 80076e0:	2380      	movs	r3, #128	; 0x80
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	400b      	ands	r3, r1
 80076e6:	431a      	orrs	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	69db      	ldr	r3, [r3, #28]
 80076ec:	2138      	movs	r1, #56	; 0x38
 80076ee:	400b      	ands	r3, r1
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a1b      	ldr	r3, [r3, #32]
 80076f6:	2180      	movs	r1, #128	; 0x80
 80076f8:	400b      	ands	r3, r1
 80076fa:	431a      	orrs	r2, r3
 80076fc:	0011      	movs	r1, r2
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007702:	2380      	movs	r3, #128	; 0x80
 8007704:	019b      	lsls	r3, r3, #6
 8007706:	401a      	ands	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	430a      	orrs	r2, r1
 800770e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	699b      	ldr	r3, [r3, #24]
 8007714:	0c1b      	lsrs	r3, r3, #16
 8007716:	2204      	movs	r2, #4
 8007718:	401a      	ands	r2, r3
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771e:	2110      	movs	r1, #16
 8007720:	400b      	ands	r3, r1
 8007722:	431a      	orrs	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007728:	2108      	movs	r1, #8
 800772a:	400b      	ands	r3, r1
 800772c:	431a      	orrs	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68d9      	ldr	r1, [r3, #12]
 8007732:	23f0      	movs	r3, #240	; 0xf0
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	400b      	ands	r3, r1
 8007738:	431a      	orrs	r2, r3
 800773a:	0011      	movs	r1, r2
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	2380      	movs	r3, #128	; 0x80
 8007740:	015b      	lsls	r3, r3, #5
 8007742:	401a      	ands	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	430a      	orrs	r2, r1
 800774a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	69da      	ldr	r2, [r3, #28]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4907      	ldr	r1, [pc, #28]	; (8007774 <HAL_SPI_Init+0x16c>)
 8007758:	400a      	ands	r2, r1
 800775a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	225d      	movs	r2, #93	; 0x5d
 8007766:	2101      	movs	r1, #1
 8007768:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	0018      	movs	r0, r3
 800776e:	46bd      	mov	sp, r7
 8007770:	b004      	add	sp, #16
 8007772:	bd80      	pop	{r7, pc}
 8007774:	fffff7ff 	.word	0xfffff7ff

08007778 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b088      	sub	sp, #32
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	1dbb      	adds	r3, r7, #6
 8007786:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007788:	231f      	movs	r3, #31
 800778a:	18fb      	adds	r3, r7, r3
 800778c:	2200      	movs	r2, #0
 800778e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	225c      	movs	r2, #92	; 0x5c
 8007794:	5c9b      	ldrb	r3, [r3, r2]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d101      	bne.n	800779e <HAL_SPI_Transmit+0x26>
 800779a:	2302      	movs	r3, #2
 800779c:	e140      	b.n	8007a20 <HAL_SPI_Transmit+0x2a8>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	225c      	movs	r2, #92	; 0x5c
 80077a2:	2101      	movs	r1, #1
 80077a4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077a6:	f7fe fc03 	bl	8005fb0 <HAL_GetTick>
 80077aa:	0003      	movs	r3, r0
 80077ac:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80077ae:	2316      	movs	r3, #22
 80077b0:	18fb      	adds	r3, r7, r3
 80077b2:	1dba      	adds	r2, r7, #6
 80077b4:	8812      	ldrh	r2, [r2, #0]
 80077b6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	225d      	movs	r2, #93	; 0x5d
 80077bc:	5c9b      	ldrb	r3, [r3, r2]
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d004      	beq.n	80077ce <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80077c4:	231f      	movs	r3, #31
 80077c6:	18fb      	adds	r3, r7, r3
 80077c8:	2202      	movs	r2, #2
 80077ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80077cc:	e11d      	b.n	8007a0a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d003      	beq.n	80077dc <HAL_SPI_Transmit+0x64>
 80077d4:	1dbb      	adds	r3, r7, #6
 80077d6:	881b      	ldrh	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d104      	bne.n	80077e6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80077dc:	231f      	movs	r3, #31
 80077de:	18fb      	adds	r3, r7, r3
 80077e0:	2201      	movs	r2, #1
 80077e2:	701a      	strb	r2, [r3, #0]
    goto error;
 80077e4:	e111      	b.n	8007a0a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	225d      	movs	r2, #93	; 0x5d
 80077ea:	2103      	movs	r1, #3
 80077ec:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	1dba      	adds	r2, r7, #6
 80077fe:	8812      	ldrh	r2, [r2, #0]
 8007800:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	1dba      	adds	r2, r7, #6
 8007806:	8812      	ldrh	r2, [r2, #0]
 8007808:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2244      	movs	r2, #68	; 0x44
 8007814:	2100      	movs	r1, #0
 8007816:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2246      	movs	r2, #70	; 0x46
 800781c:	2100      	movs	r1, #0
 800781e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	689a      	ldr	r2, [r3, #8]
 8007830:	2380      	movs	r3, #128	; 0x80
 8007832:	021b      	lsls	r3, r3, #8
 8007834:	429a      	cmp	r2, r3
 8007836:	d110      	bne.n	800785a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2140      	movs	r1, #64	; 0x40
 8007844:	438a      	bics	r2, r1
 8007846:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2180      	movs	r1, #128	; 0x80
 8007854:	01c9      	lsls	r1, r1, #7
 8007856:	430a      	orrs	r2, r1
 8007858:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2240      	movs	r2, #64	; 0x40
 8007862:	4013      	ands	r3, r2
 8007864:	2b40      	cmp	r3, #64	; 0x40
 8007866:	d007      	beq.n	8007878 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2140      	movs	r1, #64	; 0x40
 8007874:	430a      	orrs	r2, r1
 8007876:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	68da      	ldr	r2, [r3, #12]
 800787c:	23e0      	movs	r3, #224	; 0xe0
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	429a      	cmp	r2, r3
 8007882:	d94e      	bls.n	8007922 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d004      	beq.n	8007896 <HAL_SPI_Transmit+0x11e>
 800788c:	2316      	movs	r3, #22
 800788e:	18fb      	adds	r3, r7, r3
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	2b01      	cmp	r3, #1
 8007894:	d13f      	bne.n	8007916 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789a:	881a      	ldrh	r2, [r3, #0]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a6:	1c9a      	adds	r2, r3, #2
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	3b01      	subs	r3, #1
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80078ba:	e02c      	b.n	8007916 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	2202      	movs	r2, #2
 80078c4:	4013      	ands	r3, r2
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d112      	bne.n	80078f0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ce:	881a      	ldrh	r2, [r3, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078da:	1c9a      	adds	r2, r3, #2
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	3b01      	subs	r3, #1
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078ee:	e012      	b.n	8007916 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078f0:	f7fe fb5e 	bl	8005fb0 <HAL_GetTick>
 80078f4:	0002      	movs	r2, r0
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	1ad3      	subs	r3, r2, r3
 80078fa:	683a      	ldr	r2, [r7, #0]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d802      	bhi.n	8007906 <HAL_SPI_Transmit+0x18e>
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	3301      	adds	r3, #1
 8007904:	d102      	bne.n	800790c <HAL_SPI_Transmit+0x194>
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d104      	bne.n	8007916 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800790c:	231f      	movs	r3, #31
 800790e:	18fb      	adds	r3, r7, r3
 8007910:	2203      	movs	r2, #3
 8007912:	701a      	strb	r2, [r3, #0]
          goto error;
 8007914:	e079      	b.n	8007a0a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800791a:	b29b      	uxth	r3, r3
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1cd      	bne.n	80078bc <HAL_SPI_Transmit+0x144>
 8007920:	e04f      	b.n	80079c2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d004      	beq.n	8007934 <HAL_SPI_Transmit+0x1bc>
 800792a:	2316      	movs	r3, #22
 800792c:	18fb      	adds	r3, r7, r3
 800792e:	881b      	ldrh	r3, [r3, #0]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d141      	bne.n	80079b8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	330c      	adds	r3, #12
 800793e:	7812      	ldrb	r2, [r2, #0]
 8007940:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007950:	b29b      	uxth	r3, r3
 8007952:	3b01      	subs	r3, #1
 8007954:	b29a      	uxth	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800795a:	e02d      	b.n	80079b8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	2202      	movs	r2, #2
 8007964:	4013      	ands	r3, r2
 8007966:	2b02      	cmp	r3, #2
 8007968:	d113      	bne.n	8007992 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	330c      	adds	r3, #12
 8007974:	7812      	ldrb	r2, [r2, #0]
 8007976:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797c:	1c5a      	adds	r2, r3, #1
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007986:	b29b      	uxth	r3, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	b29a      	uxth	r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007990:	e012      	b.n	80079b8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007992:	f7fe fb0d 	bl	8005fb0 <HAL_GetTick>
 8007996:	0002      	movs	r2, r0
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	1ad3      	subs	r3, r2, r3
 800799c:	683a      	ldr	r2, [r7, #0]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d802      	bhi.n	80079a8 <HAL_SPI_Transmit+0x230>
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	3301      	adds	r3, #1
 80079a6:	d102      	bne.n	80079ae <HAL_SPI_Transmit+0x236>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d104      	bne.n	80079b8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80079ae:	231f      	movs	r3, #31
 80079b0:	18fb      	adds	r3, r7, r3
 80079b2:	2203      	movs	r2, #3
 80079b4:	701a      	strb	r2, [r3, #0]
          goto error;
 80079b6:	e028      	b.n	8007a0a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079bc:	b29b      	uxth	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1cc      	bne.n	800795c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079c2:	69ba      	ldr	r2, [r7, #24]
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	0018      	movs	r0, r3
 80079ca:	f000 fce5 	bl	8008398 <SPI_EndRxTxTransaction>
 80079ce:	1e03      	subs	r3, r0, #0
 80079d0:	d002      	beq.n	80079d8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2220      	movs	r2, #32
 80079d6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d10a      	bne.n	80079f6 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079e0:	2300      	movs	r3, #0
 80079e2:	613b      	str	r3, [r7, #16]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	613b      	str	r3, [r7, #16]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	613b      	str	r3, [r7, #16]
 80079f4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d004      	beq.n	8007a08 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80079fe:	231f      	movs	r3, #31
 8007a00:	18fb      	adds	r3, r7, r3
 8007a02:	2201      	movs	r2, #1
 8007a04:	701a      	strb	r2, [r3, #0]
 8007a06:	e000      	b.n	8007a0a <HAL_SPI_Transmit+0x292>
  }

error:
 8007a08:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	225d      	movs	r2, #93	; 0x5d
 8007a0e:	2101      	movs	r1, #1
 8007a10:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	225c      	movs	r2, #92	; 0x5c
 8007a16:	2100      	movs	r1, #0
 8007a18:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007a1a:	231f      	movs	r3, #31
 8007a1c:	18fb      	adds	r3, r7, r3
 8007a1e:	781b      	ldrb	r3, [r3, #0]
}
 8007a20:	0018      	movs	r0, r3
 8007a22:	46bd      	mov	sp, r7
 8007a24:	b008      	add	sp, #32
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a28:	b590      	push	{r4, r7, lr}
 8007a2a:	b089      	sub	sp, #36	; 0x24
 8007a2c:	af02      	add	r7, sp, #8
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	603b      	str	r3, [r7, #0]
 8007a34:	1dbb      	adds	r3, r7, #6
 8007a36:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a38:	2317      	movs	r3, #23
 8007a3a:	18fb      	adds	r3, r7, r3
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	2382      	movs	r3, #130	; 0x82
 8007a46:	005b      	lsls	r3, r3, #1
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d113      	bne.n	8007a74 <HAL_SPI_Receive+0x4c>
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10f      	bne.n	8007a74 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	225d      	movs	r2, #93	; 0x5d
 8007a58:	2104      	movs	r1, #4
 8007a5a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007a5c:	1dbb      	adds	r3, r7, #6
 8007a5e:	881c      	ldrh	r4, [r3, #0]
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	68b9      	ldr	r1, [r7, #8]
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	0023      	movs	r3, r4
 8007a6c:	f000 f928 	bl	8007cc0 <HAL_SPI_TransmitReceive>
 8007a70:	0003      	movs	r3, r0
 8007a72:	e11c      	b.n	8007cae <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	225c      	movs	r2, #92	; 0x5c
 8007a78:	5c9b      	ldrb	r3, [r3, r2]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d101      	bne.n	8007a82 <HAL_SPI_Receive+0x5a>
 8007a7e:	2302      	movs	r3, #2
 8007a80:	e115      	b.n	8007cae <HAL_SPI_Receive+0x286>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	225c      	movs	r2, #92	; 0x5c
 8007a86:	2101      	movs	r1, #1
 8007a88:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a8a:	f7fe fa91 	bl	8005fb0 <HAL_GetTick>
 8007a8e:	0003      	movs	r3, r0
 8007a90:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	225d      	movs	r2, #93	; 0x5d
 8007a96:	5c9b      	ldrb	r3, [r3, r2]
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d004      	beq.n	8007aa8 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8007a9e:	2317      	movs	r3, #23
 8007aa0:	18fb      	adds	r3, r7, r3
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	701a      	strb	r2, [r3, #0]
    goto error;
 8007aa6:	e0f7      	b.n	8007c98 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_SPI_Receive+0x8e>
 8007aae:	1dbb      	adds	r3, r7, #6
 8007ab0:	881b      	ldrh	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d104      	bne.n	8007ac0 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8007ab6:	2317      	movs	r3, #23
 8007ab8:	18fb      	adds	r3, r7, r3
 8007aba:	2201      	movs	r2, #1
 8007abc:	701a      	strb	r2, [r3, #0]
    goto error;
 8007abe:	e0eb      	b.n	8007c98 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	225d      	movs	r2, #93	; 0x5d
 8007ac4:	2104      	movs	r1, #4
 8007ac6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2200      	movs	r2, #0
 8007acc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	1dba      	adds	r2, r7, #6
 8007ad8:	2144      	movs	r1, #68	; 0x44
 8007ada:	8812      	ldrh	r2, [r2, #0]
 8007adc:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	1dba      	adds	r2, r7, #6
 8007ae2:	2146      	movs	r1, #70	; 0x46
 8007ae4:	8812      	ldrh	r2, [r2, #0]
 8007ae6:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2200      	movs	r2, #0
 8007af2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	68da      	ldr	r2, [r3, #12]
 8007b0a:	23e0      	movs	r3, #224	; 0xe0
 8007b0c:	00db      	lsls	r3, r3, #3
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d908      	bls.n	8007b24 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	685a      	ldr	r2, [r3, #4]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4966      	ldr	r1, [pc, #408]	; (8007cb8 <HAL_SPI_Receive+0x290>)
 8007b1e:	400a      	ands	r2, r1
 8007b20:	605a      	str	r2, [r3, #4]
 8007b22:	e008      	b.n	8007b36 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	685a      	ldr	r2, [r3, #4]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2180      	movs	r1, #128	; 0x80
 8007b30:	0149      	lsls	r1, r1, #5
 8007b32:	430a      	orrs	r2, r1
 8007b34:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	689a      	ldr	r2, [r3, #8]
 8007b3a:	2380      	movs	r3, #128	; 0x80
 8007b3c:	021b      	lsls	r3, r3, #8
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d10f      	bne.n	8007b62 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2140      	movs	r1, #64	; 0x40
 8007b4e:	438a      	bics	r2, r1
 8007b50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4957      	ldr	r1, [pc, #348]	; (8007cbc <HAL_SPI_Receive+0x294>)
 8007b5e:	400a      	ands	r2, r1
 8007b60:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2240      	movs	r2, #64	; 0x40
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	2b40      	cmp	r3, #64	; 0x40
 8007b6e:	d007      	beq.n	8007b80 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2140      	movs	r1, #64	; 0x40
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	68da      	ldr	r2, [r3, #12]
 8007b84:	23e0      	movs	r3, #224	; 0xe0
 8007b86:	00db      	lsls	r3, r3, #3
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d900      	bls.n	8007b8e <HAL_SPI_Receive+0x166>
 8007b8c:	e069      	b.n	8007c62 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007b8e:	e031      	b.n	8007bf4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	2201      	movs	r2, #1
 8007b98:	4013      	ands	r3, r2
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d117      	bne.n	8007bce <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	330c      	adds	r3, #12
 8007ba4:	001a      	movs	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007baa:	7812      	ldrb	r2, [r2, #0]
 8007bac:	b2d2      	uxtb	r2, r2
 8007bae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb4:	1c5a      	adds	r2, r3, #1
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2246      	movs	r2, #70	; 0x46
 8007bbe:	5a9b      	ldrh	r3, [r3, r2]
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	3b01      	subs	r3, #1
 8007bc4:	b299      	uxth	r1, r3
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2246      	movs	r2, #70	; 0x46
 8007bca:	5299      	strh	r1, [r3, r2]
 8007bcc:	e012      	b.n	8007bf4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bce:	f7fe f9ef 	bl	8005fb0 <HAL_GetTick>
 8007bd2:	0002      	movs	r2, r0
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	1ad3      	subs	r3, r2, r3
 8007bd8:	683a      	ldr	r2, [r7, #0]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d802      	bhi.n	8007be4 <HAL_SPI_Receive+0x1bc>
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	3301      	adds	r3, #1
 8007be2:	d102      	bne.n	8007bea <HAL_SPI_Receive+0x1c2>
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d104      	bne.n	8007bf4 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8007bea:	2317      	movs	r3, #23
 8007bec:	18fb      	adds	r3, r7, r3
 8007bee:	2203      	movs	r2, #3
 8007bf0:	701a      	strb	r2, [r3, #0]
          goto error;
 8007bf2:	e051      	b.n	8007c98 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2246      	movs	r2, #70	; 0x46
 8007bf8:	5a9b      	ldrh	r3, [r3, r2]
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1c7      	bne.n	8007b90 <HAL_SPI_Receive+0x168>
 8007c00:	e035      	b.n	8007c6e <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d115      	bne.n	8007c3c <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68da      	ldr	r2, [r3, #12]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1a:	b292      	uxth	r2, r2
 8007c1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c22:	1c9a      	adds	r2, r3, #2
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2246      	movs	r2, #70	; 0x46
 8007c2c:	5a9b      	ldrh	r3, [r3, r2]
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	3b01      	subs	r3, #1
 8007c32:	b299      	uxth	r1, r3
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2246      	movs	r2, #70	; 0x46
 8007c38:	5299      	strh	r1, [r3, r2]
 8007c3a:	e012      	b.n	8007c62 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c3c:	f7fe f9b8 	bl	8005fb0 <HAL_GetTick>
 8007c40:	0002      	movs	r2, r0
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	1ad3      	subs	r3, r2, r3
 8007c46:	683a      	ldr	r2, [r7, #0]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d802      	bhi.n	8007c52 <HAL_SPI_Receive+0x22a>
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	d102      	bne.n	8007c58 <HAL_SPI_Receive+0x230>
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d104      	bne.n	8007c62 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8007c58:	2317      	movs	r3, #23
 8007c5a:	18fb      	adds	r3, r7, r3
 8007c5c:	2203      	movs	r2, #3
 8007c5e:	701a      	strb	r2, [r3, #0]
          goto error;
 8007c60:	e01a      	b.n	8007c98 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2246      	movs	r2, #70	; 0x46
 8007c66:	5a9b      	ldrh	r3, [r3, r2]
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1c9      	bne.n	8007c02 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c6e:	693a      	ldr	r2, [r7, #16]
 8007c70:	6839      	ldr	r1, [r7, #0]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	0018      	movs	r0, r3
 8007c76:	f000 fb31 	bl	80082dc <SPI_EndRxTransaction>
 8007c7a:	1e03      	subs	r3, r0, #0
 8007c7c:	d002      	beq.n	8007c84 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2220      	movs	r2, #32
 8007c82:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d004      	beq.n	8007c96 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8007c8c:	2317      	movs	r3, #23
 8007c8e:	18fb      	adds	r3, r7, r3
 8007c90:	2201      	movs	r2, #1
 8007c92:	701a      	strb	r2, [r3, #0]
 8007c94:	e000      	b.n	8007c98 <HAL_SPI_Receive+0x270>
  }

error :
 8007c96:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	225d      	movs	r2, #93	; 0x5d
 8007c9c:	2101      	movs	r1, #1
 8007c9e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	225c      	movs	r2, #92	; 0x5c
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007ca8:	2317      	movs	r3, #23
 8007caa:	18fb      	adds	r3, r7, r3
 8007cac:	781b      	ldrb	r3, [r3, #0]
}
 8007cae:	0018      	movs	r0, r3
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	b007      	add	sp, #28
 8007cb4:	bd90      	pop	{r4, r7, pc}
 8007cb6:	46c0      	nop			; (mov r8, r8)
 8007cb8:	ffffefff 	.word	0xffffefff
 8007cbc:	ffffbfff 	.word	0xffffbfff

08007cc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08a      	sub	sp, #40	; 0x28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	001a      	movs	r2, r3
 8007cce:	1cbb      	adds	r3, r7, #2
 8007cd0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007cd6:	2323      	movs	r3, #35	; 0x23
 8007cd8:	18fb      	adds	r3, r7, r3
 8007cda:	2200      	movs	r2, #0
 8007cdc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	225c      	movs	r2, #92	; 0x5c
 8007ce2:	5c9b      	ldrb	r3, [r3, r2]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d101      	bne.n	8007cec <HAL_SPI_TransmitReceive+0x2c>
 8007ce8:	2302      	movs	r3, #2
 8007cea:	e1b5      	b.n	8008058 <HAL_SPI_TransmitReceive+0x398>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	225c      	movs	r2, #92	; 0x5c
 8007cf0:	2101      	movs	r1, #1
 8007cf2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cf4:	f7fe f95c 	bl	8005fb0 <HAL_GetTick>
 8007cf8:	0003      	movs	r3, r0
 8007cfa:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007cfc:	201b      	movs	r0, #27
 8007cfe:	183b      	adds	r3, r7, r0
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	215d      	movs	r1, #93	; 0x5d
 8007d04:	5c52      	ldrb	r2, [r2, r1]
 8007d06:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007d0e:	2312      	movs	r3, #18
 8007d10:	18fb      	adds	r3, r7, r3
 8007d12:	1cba      	adds	r2, r7, #2
 8007d14:	8812      	ldrh	r2, [r2, #0]
 8007d16:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d18:	183b      	adds	r3, r7, r0
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d011      	beq.n	8007d44 <HAL_SPI_TransmitReceive+0x84>
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	2382      	movs	r3, #130	; 0x82
 8007d24:	005b      	lsls	r3, r3, #1
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d107      	bne.n	8007d3a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d103      	bne.n	8007d3a <HAL_SPI_TransmitReceive+0x7a>
 8007d32:	183b      	adds	r3, r7, r0
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	2b04      	cmp	r3, #4
 8007d38:	d004      	beq.n	8007d44 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8007d3a:	2323      	movs	r3, #35	; 0x23
 8007d3c:	18fb      	adds	r3, r7, r3
 8007d3e:	2202      	movs	r2, #2
 8007d40:	701a      	strb	r2, [r3, #0]
    goto error;
 8007d42:	e17e      	b.n	8008042 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d006      	beq.n	8007d58 <HAL_SPI_TransmitReceive+0x98>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d003      	beq.n	8007d58 <HAL_SPI_TransmitReceive+0x98>
 8007d50:	1cbb      	adds	r3, r7, #2
 8007d52:	881b      	ldrh	r3, [r3, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d104      	bne.n	8007d62 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8007d58:	2323      	movs	r3, #35	; 0x23
 8007d5a:	18fb      	adds	r3, r7, r3
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	701a      	strb	r2, [r3, #0]
    goto error;
 8007d60:	e16f      	b.n	8008042 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	225d      	movs	r2, #93	; 0x5d
 8007d66:	5c9b      	ldrb	r3, [r3, r2]
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b04      	cmp	r3, #4
 8007d6c:	d003      	beq.n	8007d76 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	225d      	movs	r2, #93	; 0x5d
 8007d72:	2105      	movs	r1, #5
 8007d74:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	1cba      	adds	r2, r7, #2
 8007d86:	2146      	movs	r1, #70	; 0x46
 8007d88:	8812      	ldrh	r2, [r2, #0]
 8007d8a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	1cba      	adds	r2, r7, #2
 8007d90:	2144      	movs	r1, #68	; 0x44
 8007d92:	8812      	ldrh	r2, [r2, #0]
 8007d94:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	1cba      	adds	r2, r7, #2
 8007da0:	8812      	ldrh	r2, [r2, #0]
 8007da2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	1cba      	adds	r2, r7, #2
 8007da8:	8812      	ldrh	r2, [r2, #0]
 8007daa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2200      	movs	r2, #0
 8007db0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	23e0      	movs	r3, #224	; 0xe0
 8007dbe:	00db      	lsls	r3, r3, #3
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d908      	bls.n	8007dd6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	49a4      	ldr	r1, [pc, #656]	; (8008060 <HAL_SPI_TransmitReceive+0x3a0>)
 8007dd0:	400a      	ands	r2, r1
 8007dd2:	605a      	str	r2, [r3, #4]
 8007dd4:	e008      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	685a      	ldr	r2, [r3, #4]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2180      	movs	r1, #128	; 0x80
 8007de2:	0149      	lsls	r1, r1, #5
 8007de4:	430a      	orrs	r2, r1
 8007de6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2240      	movs	r2, #64	; 0x40
 8007df0:	4013      	ands	r3, r2
 8007df2:	2b40      	cmp	r3, #64	; 0x40
 8007df4:	d007      	beq.n	8007e06 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2140      	movs	r1, #64	; 0x40
 8007e02:	430a      	orrs	r2, r1
 8007e04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	68da      	ldr	r2, [r3, #12]
 8007e0a:	23e0      	movs	r3, #224	; 0xe0
 8007e0c:	00db      	lsls	r3, r3, #3
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d800      	bhi.n	8007e14 <HAL_SPI_TransmitReceive+0x154>
 8007e12:	e07f      	b.n	8007f14 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d005      	beq.n	8007e28 <HAL_SPI_TransmitReceive+0x168>
 8007e1c:	2312      	movs	r3, #18
 8007e1e:	18fb      	adds	r3, r7, r3
 8007e20:	881b      	ldrh	r3, [r3, #0]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d000      	beq.n	8007e28 <HAL_SPI_TransmitReceive+0x168>
 8007e26:	e069      	b.n	8007efc <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2c:	881a      	ldrh	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e38:	1c9a      	adds	r2, r3, #2
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	3b01      	subs	r3, #1
 8007e46:	b29a      	uxth	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e4c:	e056      	b.n	8007efc <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	2202      	movs	r2, #2
 8007e56:	4013      	ands	r3, r2
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	d11b      	bne.n	8007e94 <HAL_SPI_TransmitReceive+0x1d4>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d016      	beq.n	8007e94 <HAL_SPI_TransmitReceive+0x1d4>
 8007e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d113      	bne.n	8007e94 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e70:	881a      	ldrh	r2, [r3, #0]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e7c:	1c9a      	adds	r2, r3, #2
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e90:	2300      	movs	r3, #0
 8007e92:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d11c      	bne.n	8007edc <HAL_SPI_TransmitReceive+0x21c>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2246      	movs	r2, #70	; 0x46
 8007ea6:	5a9b      	ldrh	r3, [r3, r2]
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d016      	beq.n	8007edc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68da      	ldr	r2, [r3, #12]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb8:	b292      	uxth	r2, r2
 8007eba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec0:	1c9a      	adds	r2, r3, #2
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2246      	movs	r2, #70	; 0x46
 8007eca:	5a9b      	ldrh	r3, [r3, r2]
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	b299      	uxth	r1, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2246      	movs	r2, #70	; 0x46
 8007ed6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007edc:	f7fe f868 	bl	8005fb0 <HAL_GetTick>
 8007ee0:	0002      	movs	r2, r0
 8007ee2:	69fb      	ldr	r3, [r7, #28]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d807      	bhi.n	8007efc <HAL_SPI_TransmitReceive+0x23c>
 8007eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eee:	3301      	adds	r3, #1
 8007ef0:	d004      	beq.n	8007efc <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8007ef2:	2323      	movs	r3, #35	; 0x23
 8007ef4:	18fb      	adds	r3, r7, r3
 8007ef6:	2203      	movs	r2, #3
 8007ef8:	701a      	strb	r2, [r3, #0]
        goto error;
 8007efa:	e0a2      	b.n	8008042 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1a3      	bne.n	8007e4e <HAL_SPI_TransmitReceive+0x18e>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2246      	movs	r2, #70	; 0x46
 8007f0a:	5a9b      	ldrh	r3, [r3, r2]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d19d      	bne.n	8007e4e <HAL_SPI_TransmitReceive+0x18e>
 8007f12:	e085      	b.n	8008020 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d005      	beq.n	8007f28 <HAL_SPI_TransmitReceive+0x268>
 8007f1c:	2312      	movs	r3, #18
 8007f1e:	18fb      	adds	r3, r7, r3
 8007f20:	881b      	ldrh	r3, [r3, #0]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d000      	beq.n	8007f28 <HAL_SPI_TransmitReceive+0x268>
 8007f26:	e070      	b.n	800800a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	330c      	adds	r3, #12
 8007f32:	7812      	ldrb	r2, [r2, #0]
 8007f34:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	3b01      	subs	r3, #1
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f4e:	e05c      	b.n	800800a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	2202      	movs	r2, #2
 8007f58:	4013      	ands	r3, r2
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d11c      	bne.n	8007f98 <HAL_SPI_TransmitReceive+0x2d8>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d017      	beq.n	8007f98 <HAL_SPI_TransmitReceive+0x2d8>
 8007f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d114      	bne.n	8007f98 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	330c      	adds	r3, #12
 8007f78:	7812      	ldrb	r2, [r2, #0]
 8007f7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f80:	1c5a      	adds	r2, r3, #1
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	b29a      	uxth	r2, r3
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f94:	2300      	movs	r3, #0
 8007f96:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d11e      	bne.n	8007fe4 <HAL_SPI_TransmitReceive+0x324>
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2246      	movs	r2, #70	; 0x46
 8007faa:	5a9b      	ldrh	r3, [r3, r2]
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d018      	beq.n	8007fe4 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	330c      	adds	r3, #12
 8007fb8:	001a      	movs	r2, r3
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbe:	7812      	ldrb	r2, [r2, #0]
 8007fc0:	b2d2      	uxtb	r2, r2
 8007fc2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2246      	movs	r2, #70	; 0x46
 8007fd2:	5a9b      	ldrh	r3, [r3, r2]
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	b299      	uxth	r1, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2246      	movs	r2, #70	; 0x46
 8007fde:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007fe4:	f7fd ffe4 	bl	8005fb0 <HAL_GetTick>
 8007fe8:	0002      	movs	r2, r0
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d802      	bhi.n	8007ffa <HAL_SPI_TransmitReceive+0x33a>
 8007ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	d102      	bne.n	8008000 <HAL_SPI_TransmitReceive+0x340>
 8007ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d104      	bne.n	800800a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8008000:	2323      	movs	r3, #35	; 0x23
 8008002:	18fb      	adds	r3, r7, r3
 8008004:	2203      	movs	r2, #3
 8008006:	701a      	strb	r2, [r3, #0]
        goto error;
 8008008:	e01b      	b.n	8008042 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800800e:	b29b      	uxth	r3, r3
 8008010:	2b00      	cmp	r3, #0
 8008012:	d19d      	bne.n	8007f50 <HAL_SPI_TransmitReceive+0x290>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2246      	movs	r2, #70	; 0x46
 8008018:	5a9b      	ldrh	r3, [r3, r2]
 800801a:	b29b      	uxth	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	d197      	bne.n	8007f50 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	0018      	movs	r0, r3
 8008028:	f000 f9b6 	bl	8008398 <SPI_EndRxTxTransaction>
 800802c:	1e03      	subs	r3, r0, #0
 800802e:	d007      	beq.n	8008040 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8008030:	2323      	movs	r3, #35	; 0x23
 8008032:	18fb      	adds	r3, r7, r3
 8008034:	2201      	movs	r2, #1
 8008036:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2220      	movs	r2, #32
 800803c:	661a      	str	r2, [r3, #96]	; 0x60
 800803e:	e000      	b.n	8008042 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8008040:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	225d      	movs	r2, #93	; 0x5d
 8008046:	2101      	movs	r1, #1
 8008048:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	225c      	movs	r2, #92	; 0x5c
 800804e:	2100      	movs	r1, #0
 8008050:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008052:	2323      	movs	r3, #35	; 0x23
 8008054:	18fb      	adds	r3, r7, r3
 8008056:	781b      	ldrb	r3, [r3, #0]
}
 8008058:	0018      	movs	r0, r3
 800805a:	46bd      	mov	sp, r7
 800805c:	b00a      	add	sp, #40	; 0x28
 800805e:	bd80      	pop	{r7, pc}
 8008060:	ffffefff 	.word	0xffffefff

08008064 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	225d      	movs	r2, #93	; 0x5d
 8008070:	5c9b      	ldrb	r3, [r3, r2]
 8008072:	b2db      	uxtb	r3, r3
}
 8008074:	0018      	movs	r0, r3
 8008076:	46bd      	mov	sp, r7
 8008078:	b002      	add	sp, #8
 800807a:	bd80      	pop	{r7, pc}

0800807c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b088      	sub	sp, #32
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	603b      	str	r3, [r7, #0]
 8008088:	1dfb      	adds	r3, r7, #7
 800808a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800808c:	f7fd ff90 	bl	8005fb0 <HAL_GetTick>
 8008090:	0002      	movs	r2, r0
 8008092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008094:	1a9b      	subs	r3, r3, r2
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	18d3      	adds	r3, r2, r3
 800809a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800809c:	f7fd ff88 	bl	8005fb0 <HAL_GetTick>
 80080a0:	0003      	movs	r3, r0
 80080a2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80080a4:	4b3a      	ldr	r3, [pc, #232]	; (8008190 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	015b      	lsls	r3, r3, #5
 80080aa:	0d1b      	lsrs	r3, r3, #20
 80080ac:	69fa      	ldr	r2, [r7, #28]
 80080ae:	4353      	muls	r3, r2
 80080b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080b2:	e058      	b.n	8008166 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	3301      	adds	r3, #1
 80080b8:	d055      	beq.n	8008166 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080ba:	f7fd ff79 	bl	8005fb0 <HAL_GetTick>
 80080be:	0002      	movs	r2, r0
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	1ad3      	subs	r3, r2, r3
 80080c4:	69fa      	ldr	r2, [r7, #28]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d902      	bls.n	80080d0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d142      	bne.n	8008156 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	685a      	ldr	r2, [r3, #4]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	21e0      	movs	r1, #224	; 0xe0
 80080dc:	438a      	bics	r2, r1
 80080de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	685a      	ldr	r2, [r3, #4]
 80080e4:	2382      	movs	r3, #130	; 0x82
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d113      	bne.n	8008114 <SPI_WaitFlagStateUntilTimeout+0x98>
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	2380      	movs	r3, #128	; 0x80
 80080f2:	021b      	lsls	r3, r3, #8
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d005      	beq.n	8008104 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	689a      	ldr	r2, [r3, #8]
 80080fc:	2380      	movs	r3, #128	; 0x80
 80080fe:	00db      	lsls	r3, r3, #3
 8008100:	429a      	cmp	r2, r3
 8008102:	d107      	bne.n	8008114 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2140      	movs	r1, #64	; 0x40
 8008110:	438a      	bics	r2, r1
 8008112:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008118:	2380      	movs	r3, #128	; 0x80
 800811a:	019b      	lsls	r3, r3, #6
 800811c:	429a      	cmp	r2, r3
 800811e:	d110      	bne.n	8008142 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	491a      	ldr	r1, [pc, #104]	; (8008194 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800812c:	400a      	ands	r2, r1
 800812e:	601a      	str	r2, [r3, #0]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2180      	movs	r1, #128	; 0x80
 800813c:	0189      	lsls	r1, r1, #6
 800813e:	430a      	orrs	r2, r1
 8008140:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	225d      	movs	r2, #93	; 0x5d
 8008146:	2101      	movs	r1, #1
 8008148:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	225c      	movs	r2, #92	; 0x5c
 800814e:	2100      	movs	r1, #0
 8008150:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	e017      	b.n	8008186 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d101      	bne.n	8008160 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800815c:	2300      	movs	r3, #0
 800815e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	3b01      	subs	r3, #1
 8008164:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	68ba      	ldr	r2, [r7, #8]
 800816e:	4013      	ands	r3, r2
 8008170:	68ba      	ldr	r2, [r7, #8]
 8008172:	1ad3      	subs	r3, r2, r3
 8008174:	425a      	negs	r2, r3
 8008176:	4153      	adcs	r3, r2
 8008178:	b2db      	uxtb	r3, r3
 800817a:	001a      	movs	r2, r3
 800817c:	1dfb      	adds	r3, r7, #7
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	429a      	cmp	r2, r3
 8008182:	d197      	bne.n	80080b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	0018      	movs	r0, r3
 8008188:	46bd      	mov	sp, r7
 800818a:	b008      	add	sp, #32
 800818c:	bd80      	pop	{r7, pc}
 800818e:	46c0      	nop			; (mov r8, r8)
 8008190:	20000004 	.word	0x20000004
 8008194:	ffffdfff 	.word	0xffffdfff

08008198 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b08a      	sub	sp, #40	; 0x28
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	607a      	str	r2, [r7, #4]
 80081a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80081a6:	2317      	movs	r3, #23
 80081a8:	18fb      	adds	r3, r7, r3
 80081aa:	2200      	movs	r2, #0
 80081ac:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80081ae:	f7fd feff 	bl	8005fb0 <HAL_GetTick>
 80081b2:	0002      	movs	r2, r0
 80081b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b6:	1a9b      	subs	r3, r3, r2
 80081b8:	683a      	ldr	r2, [r7, #0]
 80081ba:	18d3      	adds	r3, r2, r3
 80081bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80081be:	f7fd fef7 	bl	8005fb0 <HAL_GetTick>
 80081c2:	0003      	movs	r3, r0
 80081c4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	330c      	adds	r3, #12
 80081cc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80081ce:	4b41      	ldr	r3, [pc, #260]	; (80082d4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	0013      	movs	r3, r2
 80081d4:	009b      	lsls	r3, r3, #2
 80081d6:	189b      	adds	r3, r3, r2
 80081d8:	00da      	lsls	r2, r3, #3
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	0d1b      	lsrs	r3, r3, #20
 80081de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e0:	4353      	muls	r3, r2
 80081e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80081e4:	e068      	b.n	80082b8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	23c0      	movs	r3, #192	; 0xc0
 80081ea:	00db      	lsls	r3, r3, #3
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d10a      	bne.n	8008206 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d107      	bne.n	8008206 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	b2da      	uxtb	r2, r3
 80081fc:	2117      	movs	r1, #23
 80081fe:	187b      	adds	r3, r7, r1
 8008200:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008202:	187b      	adds	r3, r7, r1
 8008204:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	3301      	adds	r3, #1
 800820a:	d055      	beq.n	80082b8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800820c:	f7fd fed0 	bl	8005fb0 <HAL_GetTick>
 8008210:	0002      	movs	r2, r0
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	1ad3      	subs	r3, r2, r3
 8008216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008218:	429a      	cmp	r2, r3
 800821a:	d902      	bls.n	8008222 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800821c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821e:	2b00      	cmp	r3, #0
 8008220:	d142      	bne.n	80082a8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	21e0      	movs	r1, #224	; 0xe0
 800822e:	438a      	bics	r2, r1
 8008230:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	685a      	ldr	r2, [r3, #4]
 8008236:	2382      	movs	r3, #130	; 0x82
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	429a      	cmp	r2, r3
 800823c:	d113      	bne.n	8008266 <SPI_WaitFifoStateUntilTimeout+0xce>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	689a      	ldr	r2, [r3, #8]
 8008242:	2380      	movs	r3, #128	; 0x80
 8008244:	021b      	lsls	r3, r3, #8
 8008246:	429a      	cmp	r2, r3
 8008248:	d005      	beq.n	8008256 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	689a      	ldr	r2, [r3, #8]
 800824e:	2380      	movs	r3, #128	; 0x80
 8008250:	00db      	lsls	r3, r3, #3
 8008252:	429a      	cmp	r2, r3
 8008254:	d107      	bne.n	8008266 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2140      	movs	r1, #64	; 0x40
 8008262:	438a      	bics	r2, r1
 8008264:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800826a:	2380      	movs	r3, #128	; 0x80
 800826c:	019b      	lsls	r3, r3, #6
 800826e:	429a      	cmp	r2, r3
 8008270:	d110      	bne.n	8008294 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4916      	ldr	r1, [pc, #88]	; (80082d8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800827e:	400a      	ands	r2, r1
 8008280:	601a      	str	r2, [r3, #0]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2180      	movs	r1, #128	; 0x80
 800828e:	0189      	lsls	r1, r1, #6
 8008290:	430a      	orrs	r2, r1
 8008292:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	225d      	movs	r2, #93	; 0x5d
 8008298:	2101      	movs	r1, #1
 800829a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	225c      	movs	r2, #92	; 0x5c
 80082a0:	2100      	movs	r1, #0
 80082a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e010      	b.n	80082ca <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d101      	bne.n	80082b2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80082ae:	2300      	movs	r3, #0
 80082b0:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	3b01      	subs	r3, #1
 80082b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	68ba      	ldr	r2, [r7, #8]
 80082c0:	4013      	ands	r3, r2
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d18e      	bne.n	80081e6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	0018      	movs	r0, r3
 80082cc:	46bd      	mov	sp, r7
 80082ce:	b00a      	add	sp, #40	; 0x28
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	46c0      	nop			; (mov r8, r8)
 80082d4:	20000004 	.word	0x20000004
 80082d8:	ffffdfff 	.word	0xffffdfff

080082dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b086      	sub	sp, #24
 80082e0:	af02      	add	r7, sp, #8
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	2382      	movs	r3, #130	; 0x82
 80082ee:	005b      	lsls	r3, r3, #1
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d113      	bne.n	800831c <SPI_EndRxTransaction+0x40>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	689a      	ldr	r2, [r3, #8]
 80082f8:	2380      	movs	r3, #128	; 0x80
 80082fa:	021b      	lsls	r3, r3, #8
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d005      	beq.n	800830c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	2380      	movs	r3, #128	; 0x80
 8008306:	00db      	lsls	r3, r3, #3
 8008308:	429a      	cmp	r2, r3
 800830a:	d107      	bne.n	800831c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2140      	movs	r1, #64	; 0x40
 8008318:	438a      	bics	r2, r1
 800831a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800831c:	68ba      	ldr	r2, [r7, #8]
 800831e:	68f8      	ldr	r0, [r7, #12]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	0013      	movs	r3, r2
 8008326:	2200      	movs	r2, #0
 8008328:	2180      	movs	r1, #128	; 0x80
 800832a:	f7ff fea7 	bl	800807c <SPI_WaitFlagStateUntilTimeout>
 800832e:	1e03      	subs	r3, r0, #0
 8008330:	d007      	beq.n	8008342 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008336:	2220      	movs	r2, #32
 8008338:	431a      	orrs	r2, r3
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800833e:	2303      	movs	r3, #3
 8008340:	e026      	b.n	8008390 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	685a      	ldr	r2, [r3, #4]
 8008346:	2382      	movs	r3, #130	; 0x82
 8008348:	005b      	lsls	r3, r3, #1
 800834a:	429a      	cmp	r2, r3
 800834c:	d11f      	bne.n	800838e <SPI_EndRxTransaction+0xb2>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	689a      	ldr	r2, [r3, #8]
 8008352:	2380      	movs	r3, #128	; 0x80
 8008354:	021b      	lsls	r3, r3, #8
 8008356:	429a      	cmp	r2, r3
 8008358:	d005      	beq.n	8008366 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	2380      	movs	r3, #128	; 0x80
 8008360:	00db      	lsls	r3, r3, #3
 8008362:	429a      	cmp	r2, r3
 8008364:	d113      	bne.n	800838e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	23c0      	movs	r3, #192	; 0xc0
 800836a:	00d9      	lsls	r1, r3, #3
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	0013      	movs	r3, r2
 8008374:	2200      	movs	r2, #0
 8008376:	f7ff ff0f 	bl	8008198 <SPI_WaitFifoStateUntilTimeout>
 800837a:	1e03      	subs	r3, r0, #0
 800837c:	d007      	beq.n	800838e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008382:	2220      	movs	r2, #32
 8008384:	431a      	orrs	r2, r3
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e000      	b.n	8008390 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800838e:	2300      	movs	r3, #0
}
 8008390:	0018      	movs	r0, r3
 8008392:	46bd      	mov	sp, r7
 8008394:	b004      	add	sp, #16
 8008396:	bd80      	pop	{r7, pc}

08008398 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b086      	sub	sp, #24
 800839c:	af02      	add	r7, sp, #8
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	23c0      	movs	r3, #192	; 0xc0
 80083a8:	0159      	lsls	r1, r3, #5
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	9300      	str	r3, [sp, #0]
 80083b0:	0013      	movs	r3, r2
 80083b2:	2200      	movs	r2, #0
 80083b4:	f7ff fef0 	bl	8008198 <SPI_WaitFifoStateUntilTimeout>
 80083b8:	1e03      	subs	r3, r0, #0
 80083ba:	d007      	beq.n	80083cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083c0:	2220      	movs	r2, #32
 80083c2:	431a      	orrs	r2, r3
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80083c8:	2303      	movs	r3, #3
 80083ca:	e027      	b.n	800841c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083cc:	68ba      	ldr	r2, [r7, #8]
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	0013      	movs	r3, r2
 80083d6:	2200      	movs	r2, #0
 80083d8:	2180      	movs	r1, #128	; 0x80
 80083da:	f7ff fe4f 	bl	800807c <SPI_WaitFlagStateUntilTimeout>
 80083de:	1e03      	subs	r3, r0, #0
 80083e0:	d007      	beq.n	80083f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083e6:	2220      	movs	r2, #32
 80083e8:	431a      	orrs	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80083ee:	2303      	movs	r3, #3
 80083f0:	e014      	b.n	800841c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	23c0      	movs	r3, #192	; 0xc0
 80083f6:	00d9      	lsls	r1, r3, #3
 80083f8:	68f8      	ldr	r0, [r7, #12]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	0013      	movs	r3, r2
 8008400:	2200      	movs	r2, #0
 8008402:	f7ff fec9 	bl	8008198 <SPI_WaitFifoStateUntilTimeout>
 8008406:	1e03      	subs	r3, r0, #0
 8008408:	d007      	beq.n	800841a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800840e:	2220      	movs	r2, #32
 8008410:	431a      	orrs	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e000      	b.n	800841c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800841a:	2300      	movs	r3, #0
}
 800841c:	0018      	movs	r0, r3
 800841e:	46bd      	mov	sp, r7
 8008420:	b004      	add	sp, #16
 8008422:	bd80      	pop	{r7, pc}

08008424 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e04a      	b.n	80084cc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	223d      	movs	r2, #61	; 0x3d
 800843a:	5c9b      	ldrb	r3, [r3, r2]
 800843c:	b2db      	uxtb	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d107      	bne.n	8008452 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	223c      	movs	r2, #60	; 0x3c
 8008446:	2100      	movs	r1, #0
 8008448:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	0018      	movs	r0, r3
 800844e:	f7fd fbaf 	bl	8005bb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	223d      	movs	r2, #61	; 0x3d
 8008456:	2102      	movs	r1, #2
 8008458:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	3304      	adds	r3, #4
 8008462:	0019      	movs	r1, r3
 8008464:	0010      	movs	r0, r2
 8008466:	f000 f883 	bl	8008570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2248      	movs	r2, #72	; 0x48
 800846e:	2101      	movs	r1, #1
 8008470:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	223e      	movs	r2, #62	; 0x3e
 8008476:	2101      	movs	r1, #1
 8008478:	5499      	strb	r1, [r3, r2]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	223f      	movs	r2, #63	; 0x3f
 800847e:	2101      	movs	r1, #1
 8008480:	5499      	strb	r1, [r3, r2]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2240      	movs	r2, #64	; 0x40
 8008486:	2101      	movs	r1, #1
 8008488:	5499      	strb	r1, [r3, r2]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2241      	movs	r2, #65	; 0x41
 800848e:	2101      	movs	r1, #1
 8008490:	5499      	strb	r1, [r3, r2]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2242      	movs	r2, #66	; 0x42
 8008496:	2101      	movs	r1, #1
 8008498:	5499      	strb	r1, [r3, r2]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2243      	movs	r2, #67	; 0x43
 800849e:	2101      	movs	r1, #1
 80084a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2244      	movs	r2, #68	; 0x44
 80084a6:	2101      	movs	r1, #1
 80084a8:	5499      	strb	r1, [r3, r2]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2245      	movs	r2, #69	; 0x45
 80084ae:	2101      	movs	r1, #1
 80084b0:	5499      	strb	r1, [r3, r2]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2246      	movs	r2, #70	; 0x46
 80084b6:	2101      	movs	r1, #1
 80084b8:	5499      	strb	r1, [r3, r2]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2247      	movs	r2, #71	; 0x47
 80084be:	2101      	movs	r1, #1
 80084c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	223d      	movs	r2, #61	; 0x3d
 80084c6:	2101      	movs	r1, #1
 80084c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	0018      	movs	r0, r3
 80084ce:	46bd      	mov	sp, r7
 80084d0:	b002      	add	sp, #8
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	223d      	movs	r2, #61	; 0x3d
 80084e0:	5c9b      	ldrb	r3, [r3, r2]
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d001      	beq.n	80084ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	e034      	b.n	8008556 <HAL_TIM_Base_Start+0x82>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	223d      	movs	r2, #61	; 0x3d
 80084f0:	2102      	movs	r1, #2
 80084f2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a19      	ldr	r2, [pc, #100]	; (8008560 <HAL_TIM_Base_Start+0x8c>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d009      	beq.n	8008512 <HAL_TIM_Base_Start+0x3e>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a18      	ldr	r2, [pc, #96]	; (8008564 <HAL_TIM_Base_Start+0x90>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d004      	beq.n	8008512 <HAL_TIM_Base_Start+0x3e>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a16      	ldr	r2, [pc, #88]	; (8008568 <HAL_TIM_Base_Start+0x94>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d116      	bne.n	8008540 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	4a14      	ldr	r2, [pc, #80]	; (800856c <HAL_TIM_Base_Start+0x98>)
 800851a:	4013      	ands	r3, r2
 800851c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2b06      	cmp	r3, #6
 8008522:	d016      	beq.n	8008552 <HAL_TIM_Base_Start+0x7e>
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	2380      	movs	r3, #128	; 0x80
 8008528:	025b      	lsls	r3, r3, #9
 800852a:	429a      	cmp	r2, r3
 800852c:	d011      	beq.n	8008552 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	2101      	movs	r1, #1
 800853a:	430a      	orrs	r2, r1
 800853c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800853e:	e008      	b.n	8008552 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2101      	movs	r1, #1
 800854c:	430a      	orrs	r2, r1
 800854e:	601a      	str	r2, [r3, #0]
 8008550:	e000      	b.n	8008554 <HAL_TIM_Base_Start+0x80>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008552:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	0018      	movs	r0, r3
 8008558:	46bd      	mov	sp, r7
 800855a:	b004      	add	sp, #16
 800855c:	bd80      	pop	{r7, pc}
 800855e:	46c0      	nop			; (mov r8, r8)
 8008560:	40012c00 	.word	0x40012c00
 8008564:	40000400 	.word	0x40000400
 8008568:	40014000 	.word	0x40014000
 800856c:	00010007 	.word	0x00010007

08008570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a2f      	ldr	r2, [pc, #188]	; (8008640 <TIM_Base_SetConfig+0xd0>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d003      	beq.n	8008590 <TIM_Base_SetConfig+0x20>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a2e      	ldr	r2, [pc, #184]	; (8008644 <TIM_Base_SetConfig+0xd4>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d108      	bne.n	80085a2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2270      	movs	r2, #112	; 0x70
 8008594:	4393      	bics	r3, r2
 8008596:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	68fa      	ldr	r2, [r7, #12]
 800859e:	4313      	orrs	r3, r2
 80085a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a26      	ldr	r2, [pc, #152]	; (8008640 <TIM_Base_SetConfig+0xd0>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d013      	beq.n	80085d2 <TIM_Base_SetConfig+0x62>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a25      	ldr	r2, [pc, #148]	; (8008644 <TIM_Base_SetConfig+0xd4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d00f      	beq.n	80085d2 <TIM_Base_SetConfig+0x62>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a24      	ldr	r2, [pc, #144]	; (8008648 <TIM_Base_SetConfig+0xd8>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d00b      	beq.n	80085d2 <TIM_Base_SetConfig+0x62>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a23      	ldr	r2, [pc, #140]	; (800864c <TIM_Base_SetConfig+0xdc>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d007      	beq.n	80085d2 <TIM_Base_SetConfig+0x62>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a22      	ldr	r2, [pc, #136]	; (8008650 <TIM_Base_SetConfig+0xe0>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d003      	beq.n	80085d2 <TIM_Base_SetConfig+0x62>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a21      	ldr	r2, [pc, #132]	; (8008654 <TIM_Base_SetConfig+0xe4>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d108      	bne.n	80085e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	4a20      	ldr	r2, [pc, #128]	; (8008658 <TIM_Base_SetConfig+0xe8>)
 80085d6:	4013      	ands	r3, r2
 80085d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2280      	movs	r2, #128	; 0x80
 80085e8:	4393      	bics	r3, r2
 80085ea:	001a      	movs	r2, r3
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	689a      	ldr	r2, [r3, #8]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a0c      	ldr	r2, [pc, #48]	; (8008640 <TIM_Base_SetConfig+0xd0>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d00b      	beq.n	800862a <TIM_Base_SetConfig+0xba>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a0d      	ldr	r2, [pc, #52]	; (800864c <TIM_Base_SetConfig+0xdc>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d007      	beq.n	800862a <TIM_Base_SetConfig+0xba>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a0c      	ldr	r2, [pc, #48]	; (8008650 <TIM_Base_SetConfig+0xe0>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d003      	beq.n	800862a <TIM_Base_SetConfig+0xba>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a0b      	ldr	r2, [pc, #44]	; (8008654 <TIM_Base_SetConfig+0xe4>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d103      	bne.n	8008632 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	691a      	ldr	r2, [r3, #16]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2201      	movs	r2, #1
 8008636:	615a      	str	r2, [r3, #20]
}
 8008638:	46c0      	nop			; (mov r8, r8)
 800863a:	46bd      	mov	sp, r7
 800863c:	b004      	add	sp, #16
 800863e:	bd80      	pop	{r7, pc}
 8008640:	40012c00 	.word	0x40012c00
 8008644:	40000400 	.word	0x40000400
 8008648:	40002000 	.word	0x40002000
 800864c:	40014000 	.word	0x40014000
 8008650:	40014400 	.word	0x40014400
 8008654:	40014800 	.word	0x40014800
 8008658:	fffffcff 	.word	0xfffffcff

0800865c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b082      	sub	sp, #8
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d101      	bne.n	800866e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e046      	b.n	80086fc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2284      	movs	r2, #132	; 0x84
 8008672:	589b      	ldr	r3, [r3, r2]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d107      	bne.n	8008688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2280      	movs	r2, #128	; 0x80
 800867c:	2100      	movs	r1, #0
 800867e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	0018      	movs	r0, r3
 8008684:	f7fd fab4 	bl	8005bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2284      	movs	r2, #132	; 0x84
 800868c:	2124      	movs	r1, #36	; 0x24
 800868e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2101      	movs	r1, #1
 800869c:	438a      	bics	r2, r1
 800869e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	0018      	movs	r0, r3
 80086a4:	f000 f8dc 	bl	8008860 <UART_SetConfig>
 80086a8:	0003      	movs	r3, r0
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e024      	b.n	80086fc <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d003      	beq.n	80086c2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	0018      	movs	r0, r3
 80086be:	f000 fa75 	bl	8008bac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	685a      	ldr	r2, [r3, #4]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	490d      	ldr	r1, [pc, #52]	; (8008704 <HAL_UART_Init+0xa8>)
 80086ce:	400a      	ands	r2, r1
 80086d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	689a      	ldr	r2, [r3, #8]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	212a      	movs	r1, #42	; 0x2a
 80086de:	438a      	bics	r2, r1
 80086e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2101      	movs	r1, #1
 80086ee:	430a      	orrs	r2, r1
 80086f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	0018      	movs	r0, r3
 80086f6:	f000 fb0d 	bl	8008d14 <UART_CheckIdleState>
 80086fa:	0003      	movs	r3, r0
}
 80086fc:	0018      	movs	r0, r3
 80086fe:	46bd      	mov	sp, r7
 8008700:	b002      	add	sp, #8
 8008702:	bd80      	pop	{r7, pc}
 8008704:	ffffb7ff 	.word	0xffffb7ff

08008708 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b08a      	sub	sp, #40	; 0x28
 800870c:	af02      	add	r7, sp, #8
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	603b      	str	r3, [r7, #0]
 8008714:	1dbb      	adds	r3, r7, #6
 8008716:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2284      	movs	r2, #132	; 0x84
 800871c:	589b      	ldr	r3, [r3, r2]
 800871e:	2b20      	cmp	r3, #32
 8008720:	d000      	beq.n	8008724 <HAL_UART_Transmit+0x1c>
 8008722:	e097      	b.n	8008854 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d003      	beq.n	8008732 <HAL_UART_Transmit+0x2a>
 800872a:	1dbb      	adds	r3, r7, #6
 800872c:	881b      	ldrh	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e08f      	b.n	8008856 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	689a      	ldr	r2, [r3, #8]
 800873a:	2380      	movs	r3, #128	; 0x80
 800873c:	015b      	lsls	r3, r3, #5
 800873e:	429a      	cmp	r2, r3
 8008740:	d109      	bne.n	8008756 <HAL_UART_Transmit+0x4e>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	691b      	ldr	r3, [r3, #16]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d105      	bne.n	8008756 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	2201      	movs	r2, #1
 800874e:	4013      	ands	r3, r2
 8008750:	d001      	beq.n	8008756 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	e07f      	b.n	8008856 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2280      	movs	r2, #128	; 0x80
 800875a:	5c9b      	ldrb	r3, [r3, r2]
 800875c:	2b01      	cmp	r3, #1
 800875e:	d101      	bne.n	8008764 <HAL_UART_Transmit+0x5c>
 8008760:	2302      	movs	r3, #2
 8008762:	e078      	b.n	8008856 <HAL_UART_Transmit+0x14e>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2280      	movs	r2, #128	; 0x80
 8008768:	2101      	movs	r1, #1
 800876a:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	228c      	movs	r2, #140	; 0x8c
 8008770:	2100      	movs	r1, #0
 8008772:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2284      	movs	r2, #132	; 0x84
 8008778:	2121      	movs	r1, #33	; 0x21
 800877a:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800877c:	f7fd fc18 	bl	8005fb0 <HAL_GetTick>
 8008780:	0003      	movs	r3, r0
 8008782:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	1dba      	adds	r2, r7, #6
 8008788:	2154      	movs	r1, #84	; 0x54
 800878a:	8812      	ldrh	r2, [r2, #0]
 800878c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	1dba      	adds	r2, r7, #6
 8008792:	2156      	movs	r1, #86	; 0x56
 8008794:	8812      	ldrh	r2, [r2, #0]
 8008796:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	689a      	ldr	r2, [r3, #8]
 800879c:	2380      	movs	r3, #128	; 0x80
 800879e:	015b      	lsls	r3, r3, #5
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d108      	bne.n	80087b6 <HAL_UART_Transmit+0xae>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	691b      	ldr	r3, [r3, #16]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d104      	bne.n	80087b6 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 80087ac:	2300      	movs	r3, #0
 80087ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	61bb      	str	r3, [r7, #24]
 80087b4:	e003      	b.n	80087be <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80087ba:	2300      	movs	r3, #0
 80087bc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2280      	movs	r2, #128	; 0x80
 80087c2:	2100      	movs	r1, #0
 80087c4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80087c6:	e02c      	b.n	8008822 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80087c8:	697a      	ldr	r2, [r7, #20]
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	0013      	movs	r3, r2
 80087d2:	2200      	movs	r2, #0
 80087d4:	2180      	movs	r1, #128	; 0x80
 80087d6:	f000 fae7 	bl	8008da8 <UART_WaitOnFlagUntilTimeout>
 80087da:	1e03      	subs	r3, r0, #0
 80087dc:	d001      	beq.n	80087e2 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 80087de:	2303      	movs	r3, #3
 80087e0:	e039      	b.n	8008856 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 80087e2:	69fb      	ldr	r3, [r7, #28]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d10b      	bne.n	8008800 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	881b      	ldrh	r3, [r3, #0]
 80087ec:	001a      	movs	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	05d2      	lsls	r2, r2, #23
 80087f4:	0dd2      	lsrs	r2, r2, #23
 80087f6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	3302      	adds	r3, #2
 80087fc:	61bb      	str	r3, [r7, #24]
 80087fe:	e007      	b.n	8008810 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	781a      	ldrb	r2, [r3, #0]
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	3301      	adds	r3, #1
 800880e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2256      	movs	r2, #86	; 0x56
 8008814:	5a9b      	ldrh	r3, [r3, r2]
 8008816:	b29b      	uxth	r3, r3
 8008818:	3b01      	subs	r3, #1
 800881a:	b299      	uxth	r1, r3
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2256      	movs	r2, #86	; 0x56
 8008820:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2256      	movs	r2, #86	; 0x56
 8008826:	5a9b      	ldrh	r3, [r3, r2]
 8008828:	b29b      	uxth	r3, r3
 800882a:	2b00      	cmp	r3, #0
 800882c:	d1cc      	bne.n	80087c8 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800882e:	697a      	ldr	r2, [r7, #20]
 8008830:	68f8      	ldr	r0, [r7, #12]
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	9300      	str	r3, [sp, #0]
 8008836:	0013      	movs	r3, r2
 8008838:	2200      	movs	r2, #0
 800883a:	2140      	movs	r1, #64	; 0x40
 800883c:	f000 fab4 	bl	8008da8 <UART_WaitOnFlagUntilTimeout>
 8008840:	1e03      	subs	r3, r0, #0
 8008842:	d001      	beq.n	8008848 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 8008844:	2303      	movs	r3, #3
 8008846:	e006      	b.n	8008856 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2284      	movs	r2, #132	; 0x84
 800884c:	2120      	movs	r1, #32
 800884e:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8008850:	2300      	movs	r3, #0
 8008852:	e000      	b.n	8008856 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8008854:	2302      	movs	r3, #2
  }
}
 8008856:	0018      	movs	r0, r3
 8008858:	46bd      	mov	sp, r7
 800885a:	b008      	add	sp, #32
 800885c:	bd80      	pop	{r7, pc}
	...

08008860 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b088      	sub	sp, #32
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008868:	231a      	movs	r3, #26
 800886a:	18fb      	adds	r3, r7, r3
 800886c:	2200      	movs	r2, #0
 800886e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	689a      	ldr	r2, [r3, #8]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	691b      	ldr	r3, [r3, #16]
 8008878:	431a      	orrs	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	431a      	orrs	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	4313      	orrs	r3, r2
 8008886:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4abd      	ldr	r2, [pc, #756]	; (8008b84 <UART_SetConfig+0x324>)
 8008890:	4013      	ands	r3, r2
 8008892:	0019      	movs	r1, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	69fa      	ldr	r2, [r7, #28]
 800889a:	430a      	orrs	r2, r1
 800889c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	4ab8      	ldr	r2, [pc, #736]	; (8008b88 <UART_SetConfig+0x328>)
 80088a6:	4013      	ands	r3, r2
 80088a8:	0019      	movs	r1, r3
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	430a      	orrs	r2, r1
 80088b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	699b      	ldr	r3, [r3, #24]
 80088ba:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6a1b      	ldr	r3, [r3, #32]
 80088c0:	69fa      	ldr	r2, [r7, #28]
 80088c2:	4313      	orrs	r3, r2
 80088c4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	4aaf      	ldr	r2, [pc, #700]	; (8008b8c <UART_SetConfig+0x32c>)
 80088ce:	4013      	ands	r3, r2
 80088d0:	0019      	movs	r1, r3
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	69fa      	ldr	r2, [r7, #28]
 80088d8:	430a      	orrs	r2, r1
 80088da:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e2:	220f      	movs	r2, #15
 80088e4:	4393      	bics	r3, r2
 80088e6:	0019      	movs	r1, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	430a      	orrs	r2, r1
 80088f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4aa5      	ldr	r2, [pc, #660]	; (8008b90 <UART_SetConfig+0x330>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d127      	bne.n	800894e <UART_SetConfig+0xee>
 80088fe:	4ba5      	ldr	r3, [pc, #660]	; (8008b94 <UART_SetConfig+0x334>)
 8008900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008902:	2203      	movs	r2, #3
 8008904:	4013      	ands	r3, r2
 8008906:	2b03      	cmp	r3, #3
 8008908:	d017      	beq.n	800893a <UART_SetConfig+0xda>
 800890a:	d81b      	bhi.n	8008944 <UART_SetConfig+0xe4>
 800890c:	2b02      	cmp	r3, #2
 800890e:	d00a      	beq.n	8008926 <UART_SetConfig+0xc6>
 8008910:	d818      	bhi.n	8008944 <UART_SetConfig+0xe4>
 8008912:	2b00      	cmp	r3, #0
 8008914:	d002      	beq.n	800891c <UART_SetConfig+0xbc>
 8008916:	2b01      	cmp	r3, #1
 8008918:	d00a      	beq.n	8008930 <UART_SetConfig+0xd0>
 800891a:	e013      	b.n	8008944 <UART_SetConfig+0xe4>
 800891c:	231b      	movs	r3, #27
 800891e:	18fb      	adds	r3, r7, r3
 8008920:	2200      	movs	r2, #0
 8008922:	701a      	strb	r2, [r3, #0]
 8008924:	e058      	b.n	80089d8 <UART_SetConfig+0x178>
 8008926:	231b      	movs	r3, #27
 8008928:	18fb      	adds	r3, r7, r3
 800892a:	2202      	movs	r2, #2
 800892c:	701a      	strb	r2, [r3, #0]
 800892e:	e053      	b.n	80089d8 <UART_SetConfig+0x178>
 8008930:	231b      	movs	r3, #27
 8008932:	18fb      	adds	r3, r7, r3
 8008934:	2204      	movs	r2, #4
 8008936:	701a      	strb	r2, [r3, #0]
 8008938:	e04e      	b.n	80089d8 <UART_SetConfig+0x178>
 800893a:	231b      	movs	r3, #27
 800893c:	18fb      	adds	r3, r7, r3
 800893e:	2208      	movs	r2, #8
 8008940:	701a      	strb	r2, [r3, #0]
 8008942:	e049      	b.n	80089d8 <UART_SetConfig+0x178>
 8008944:	231b      	movs	r3, #27
 8008946:	18fb      	adds	r3, r7, r3
 8008948:	2210      	movs	r2, #16
 800894a:	701a      	strb	r2, [r3, #0]
 800894c:	e044      	b.n	80089d8 <UART_SetConfig+0x178>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a91      	ldr	r2, [pc, #580]	; (8008b98 <UART_SetConfig+0x338>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d127      	bne.n	80089a8 <UART_SetConfig+0x148>
 8008958:	4b8e      	ldr	r3, [pc, #568]	; (8008b94 <UART_SetConfig+0x334>)
 800895a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800895c:	220c      	movs	r2, #12
 800895e:	4013      	ands	r3, r2
 8008960:	2b0c      	cmp	r3, #12
 8008962:	d017      	beq.n	8008994 <UART_SetConfig+0x134>
 8008964:	d81b      	bhi.n	800899e <UART_SetConfig+0x13e>
 8008966:	2b08      	cmp	r3, #8
 8008968:	d00a      	beq.n	8008980 <UART_SetConfig+0x120>
 800896a:	d818      	bhi.n	800899e <UART_SetConfig+0x13e>
 800896c:	2b00      	cmp	r3, #0
 800896e:	d002      	beq.n	8008976 <UART_SetConfig+0x116>
 8008970:	2b04      	cmp	r3, #4
 8008972:	d00a      	beq.n	800898a <UART_SetConfig+0x12a>
 8008974:	e013      	b.n	800899e <UART_SetConfig+0x13e>
 8008976:	231b      	movs	r3, #27
 8008978:	18fb      	adds	r3, r7, r3
 800897a:	2200      	movs	r2, #0
 800897c:	701a      	strb	r2, [r3, #0]
 800897e:	e02b      	b.n	80089d8 <UART_SetConfig+0x178>
 8008980:	231b      	movs	r3, #27
 8008982:	18fb      	adds	r3, r7, r3
 8008984:	2202      	movs	r2, #2
 8008986:	701a      	strb	r2, [r3, #0]
 8008988:	e026      	b.n	80089d8 <UART_SetConfig+0x178>
 800898a:	231b      	movs	r3, #27
 800898c:	18fb      	adds	r3, r7, r3
 800898e:	2204      	movs	r2, #4
 8008990:	701a      	strb	r2, [r3, #0]
 8008992:	e021      	b.n	80089d8 <UART_SetConfig+0x178>
 8008994:	231b      	movs	r3, #27
 8008996:	18fb      	adds	r3, r7, r3
 8008998:	2208      	movs	r2, #8
 800899a:	701a      	strb	r2, [r3, #0]
 800899c:	e01c      	b.n	80089d8 <UART_SetConfig+0x178>
 800899e:	231b      	movs	r3, #27
 80089a0:	18fb      	adds	r3, r7, r3
 80089a2:	2210      	movs	r2, #16
 80089a4:	701a      	strb	r2, [r3, #0]
 80089a6:	e017      	b.n	80089d8 <UART_SetConfig+0x178>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a7b      	ldr	r2, [pc, #492]	; (8008b9c <UART_SetConfig+0x33c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d104      	bne.n	80089bc <UART_SetConfig+0x15c>
 80089b2:	231b      	movs	r3, #27
 80089b4:	18fb      	adds	r3, r7, r3
 80089b6:	2200      	movs	r2, #0
 80089b8:	701a      	strb	r2, [r3, #0]
 80089ba:	e00d      	b.n	80089d8 <UART_SetConfig+0x178>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a77      	ldr	r2, [pc, #476]	; (8008ba0 <UART_SetConfig+0x340>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d104      	bne.n	80089d0 <UART_SetConfig+0x170>
 80089c6:	231b      	movs	r3, #27
 80089c8:	18fb      	adds	r3, r7, r3
 80089ca:	2200      	movs	r2, #0
 80089cc:	701a      	strb	r2, [r3, #0]
 80089ce:	e003      	b.n	80089d8 <UART_SetConfig+0x178>
 80089d0:	231b      	movs	r3, #27
 80089d2:	18fb      	adds	r3, r7, r3
 80089d4:	2210      	movs	r2, #16
 80089d6:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	69da      	ldr	r2, [r3, #28]
 80089dc:	2380      	movs	r3, #128	; 0x80
 80089de:	021b      	lsls	r3, r3, #8
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d000      	beq.n	80089e6 <UART_SetConfig+0x186>
 80089e4:	e066      	b.n	8008ab4 <UART_SetConfig+0x254>
  {
    switch (clocksource)
 80089e6:	231b      	movs	r3, #27
 80089e8:	18fb      	adds	r3, r7, r3
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	2b08      	cmp	r3, #8
 80089ee:	d015      	beq.n	8008a1c <UART_SetConfig+0x1bc>
 80089f0:	dc18      	bgt.n	8008a24 <UART_SetConfig+0x1c4>
 80089f2:	2b04      	cmp	r3, #4
 80089f4:	d00d      	beq.n	8008a12 <UART_SetConfig+0x1b2>
 80089f6:	dc15      	bgt.n	8008a24 <UART_SetConfig+0x1c4>
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <UART_SetConfig+0x1a2>
 80089fc:	2b02      	cmp	r3, #2
 80089fe:	d005      	beq.n	8008a0c <UART_SetConfig+0x1ac>
 8008a00:	e010      	b.n	8008a24 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a02:	f7fe fb73 	bl	80070ec <HAL_RCC_GetPCLK1Freq>
 8008a06:	0003      	movs	r3, r0
 8008a08:	617b      	str	r3, [r7, #20]
        break;
 8008a0a:	e012      	b.n	8008a32 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a0c:	4b65      	ldr	r3, [pc, #404]	; (8008ba4 <UART_SetConfig+0x344>)
 8008a0e:	617b      	str	r3, [r7, #20]
        break;
 8008a10:	e00f      	b.n	8008a32 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a12:	f7fe fadf 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 8008a16:	0003      	movs	r3, r0
 8008a18:	617b      	str	r3, [r7, #20]
        break;
 8008a1a:	e00a      	b.n	8008a32 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a1c:	2380      	movs	r3, #128	; 0x80
 8008a1e:	021b      	lsls	r3, r3, #8
 8008a20:	617b      	str	r3, [r7, #20]
        break;
 8008a22:	e006      	b.n	8008a32 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8008a24:	2300      	movs	r3, #0
 8008a26:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008a28:	231a      	movs	r3, #26
 8008a2a:	18fb      	adds	r3, r7, r3
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	701a      	strb	r2, [r3, #0]
        break;
 8008a30:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d100      	bne.n	8008a3a <UART_SetConfig+0x1da>
 8008a38:	e08e      	b.n	8008b58 <UART_SetConfig+0x2f8>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a3e:	4b5a      	ldr	r3, [pc, #360]	; (8008ba8 <UART_SetConfig+0x348>)
 8008a40:	0052      	lsls	r2, r2, #1
 8008a42:	5ad3      	ldrh	r3, [r2, r3]
 8008a44:	0019      	movs	r1, r3
 8008a46:	6978      	ldr	r0, [r7, #20]
 8008a48:	f7f7 fb76 	bl	8000138 <__udivsi3>
 8008a4c:	0003      	movs	r3, r0
 8008a4e:	005a      	lsls	r2, r3, #1
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	085b      	lsrs	r3, r3, #1
 8008a56:	18d2      	adds	r2, r2, r3
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	0019      	movs	r1, r3
 8008a5e:	0010      	movs	r0, r2
 8008a60:	f7f7 fb6a 	bl	8000138 <__udivsi3>
 8008a64:	0003      	movs	r3, r0
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	2b0f      	cmp	r3, #15
 8008a6e:	d91c      	bls.n	8008aaa <UART_SetConfig+0x24a>
 8008a70:	693a      	ldr	r2, [r7, #16]
 8008a72:	2380      	movs	r3, #128	; 0x80
 8008a74:	025b      	lsls	r3, r3, #9
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d217      	bcs.n	8008aaa <UART_SetConfig+0x24a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	200e      	movs	r0, #14
 8008a80:	183b      	adds	r3, r7, r0
 8008a82:	210f      	movs	r1, #15
 8008a84:	438a      	bics	r2, r1
 8008a86:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	085b      	lsrs	r3, r3, #1
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	2207      	movs	r2, #7
 8008a90:	4013      	ands	r3, r2
 8008a92:	b299      	uxth	r1, r3
 8008a94:	183b      	adds	r3, r7, r0
 8008a96:	183a      	adds	r2, r7, r0
 8008a98:	8812      	ldrh	r2, [r2, #0]
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	183a      	adds	r2, r7, r0
 8008aa4:	8812      	ldrh	r2, [r2, #0]
 8008aa6:	60da      	str	r2, [r3, #12]
 8008aa8:	e056      	b.n	8008b58 <UART_SetConfig+0x2f8>
      }
      else
      {
        ret = HAL_ERROR;
 8008aaa:	231a      	movs	r3, #26
 8008aac:	18fb      	adds	r3, r7, r3
 8008aae:	2201      	movs	r2, #1
 8008ab0:	701a      	strb	r2, [r3, #0]
 8008ab2:	e051      	b.n	8008b58 <UART_SetConfig+0x2f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ab4:	231b      	movs	r3, #27
 8008ab6:	18fb      	adds	r3, r7, r3
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	2b08      	cmp	r3, #8
 8008abc:	d015      	beq.n	8008aea <UART_SetConfig+0x28a>
 8008abe:	dc18      	bgt.n	8008af2 <UART_SetConfig+0x292>
 8008ac0:	2b04      	cmp	r3, #4
 8008ac2:	d00d      	beq.n	8008ae0 <UART_SetConfig+0x280>
 8008ac4:	dc15      	bgt.n	8008af2 <UART_SetConfig+0x292>
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d002      	beq.n	8008ad0 <UART_SetConfig+0x270>
 8008aca:	2b02      	cmp	r3, #2
 8008acc:	d005      	beq.n	8008ada <UART_SetConfig+0x27a>
 8008ace:	e010      	b.n	8008af2 <UART_SetConfig+0x292>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ad0:	f7fe fb0c 	bl	80070ec <HAL_RCC_GetPCLK1Freq>
 8008ad4:	0003      	movs	r3, r0
 8008ad6:	617b      	str	r3, [r7, #20]
        break;
 8008ad8:	e012      	b.n	8008b00 <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ada:	4b32      	ldr	r3, [pc, #200]	; (8008ba4 <UART_SetConfig+0x344>)
 8008adc:	617b      	str	r3, [r7, #20]
        break;
 8008ade:	e00f      	b.n	8008b00 <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ae0:	f7fe fa78 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 8008ae4:	0003      	movs	r3, r0
 8008ae6:	617b      	str	r3, [r7, #20]
        break;
 8008ae8:	e00a      	b.n	8008b00 <UART_SetConfig+0x2a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008aea:	2380      	movs	r3, #128	; 0x80
 8008aec:	021b      	lsls	r3, r3, #8
 8008aee:	617b      	str	r3, [r7, #20]
        break;
 8008af0:	e006      	b.n	8008b00 <UART_SetConfig+0x2a0>
      default:
        pclk = 0U;
 8008af2:	2300      	movs	r3, #0
 8008af4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008af6:	231a      	movs	r3, #26
 8008af8:	18fb      	adds	r3, r7, r3
 8008afa:	2201      	movs	r2, #1
 8008afc:	701a      	strb	r2, [r3, #0]
        break;
 8008afe:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d028      	beq.n	8008b58 <UART_SetConfig+0x2f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b0a:	4b27      	ldr	r3, [pc, #156]	; (8008ba8 <UART_SetConfig+0x348>)
 8008b0c:	0052      	lsls	r2, r2, #1
 8008b0e:	5ad3      	ldrh	r3, [r2, r3]
 8008b10:	0019      	movs	r1, r3
 8008b12:	6978      	ldr	r0, [r7, #20]
 8008b14:	f7f7 fb10 	bl	8000138 <__udivsi3>
 8008b18:	0003      	movs	r3, r0
 8008b1a:	001a      	movs	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	085b      	lsrs	r3, r3, #1
 8008b22:	18d2      	adds	r2, r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	0019      	movs	r1, r3
 8008b2a:	0010      	movs	r0, r2
 8008b2c:	f7f7 fb04 	bl	8000138 <__udivsi3>
 8008b30:	0003      	movs	r3, r0
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	2b0f      	cmp	r3, #15
 8008b3a:	d909      	bls.n	8008b50 <UART_SetConfig+0x2f0>
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	2380      	movs	r3, #128	; 0x80
 8008b40:	025b      	lsls	r3, r3, #9
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d204      	bcs.n	8008b50 <UART_SetConfig+0x2f0>
      {
        huart->Instance->BRR = usartdiv;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	693a      	ldr	r2, [r7, #16]
 8008b4c:	60da      	str	r2, [r3, #12]
 8008b4e:	e003      	b.n	8008b58 <UART_SetConfig+0x2f8>
      }
      else
      {
        ret = HAL_ERROR;
 8008b50:	231a      	movs	r3, #26
 8008b52:	18fb      	adds	r3, r7, r3
 8008b54:	2201      	movs	r2, #1
 8008b56:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	226a      	movs	r2, #106	; 0x6a
 8008b5c:	2101      	movs	r1, #1
 8008b5e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2268      	movs	r2, #104	; 0x68
 8008b64:	2101      	movs	r1, #1
 8008b66:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008b74:	231a      	movs	r3, #26
 8008b76:	18fb      	adds	r3, r7, r3
 8008b78:	781b      	ldrb	r3, [r3, #0]
}
 8008b7a:	0018      	movs	r0, r3
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	b008      	add	sp, #32
 8008b80:	bd80      	pop	{r7, pc}
 8008b82:	46c0      	nop			; (mov r8, r8)
 8008b84:	cfff69f3 	.word	0xcfff69f3
 8008b88:	ffffcfff 	.word	0xffffcfff
 8008b8c:	11fff4ff 	.word	0x11fff4ff
 8008b90:	40013800 	.word	0x40013800
 8008b94:	40021000 	.word	0x40021000
 8008b98:	40004400 	.word	0x40004400
 8008b9c:	40004800 	.word	0x40004800
 8008ba0:	40004c00 	.word	0x40004c00
 8008ba4:	00f42400 	.word	0x00f42400
 8008ba8:	0800eb60 	.word	0x0800eb60

08008bac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b082      	sub	sp, #8
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bb8:	2201      	movs	r2, #1
 8008bba:	4013      	ands	r3, r2
 8008bbc:	d00b      	beq.n	8008bd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	4a4a      	ldr	r2, [pc, #296]	; (8008cf0 <UART_AdvFeatureConfig+0x144>)
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	0019      	movs	r1, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	430a      	orrs	r2, r1
 8008bd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bda:	2202      	movs	r2, #2
 8008bdc:	4013      	ands	r3, r2
 8008bde:	d00b      	beq.n	8008bf8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	4a43      	ldr	r2, [pc, #268]	; (8008cf4 <UART_AdvFeatureConfig+0x148>)
 8008be8:	4013      	ands	r3, r2
 8008bea:	0019      	movs	r1, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	430a      	orrs	r2, r1
 8008bf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bfc:	2204      	movs	r2, #4
 8008bfe:	4013      	ands	r3, r2
 8008c00:	d00b      	beq.n	8008c1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	4a3b      	ldr	r2, [pc, #236]	; (8008cf8 <UART_AdvFeatureConfig+0x14c>)
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	0019      	movs	r1, r3
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	430a      	orrs	r2, r1
 8008c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c1e:	2208      	movs	r2, #8
 8008c20:	4013      	ands	r3, r2
 8008c22:	d00b      	beq.n	8008c3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	4a34      	ldr	r2, [pc, #208]	; (8008cfc <UART_AdvFeatureConfig+0x150>)
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	0019      	movs	r1, r3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	430a      	orrs	r2, r1
 8008c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c40:	2210      	movs	r2, #16
 8008c42:	4013      	ands	r3, r2
 8008c44:	d00b      	beq.n	8008c5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	4a2c      	ldr	r2, [pc, #176]	; (8008d00 <UART_AdvFeatureConfig+0x154>)
 8008c4e:	4013      	ands	r3, r2
 8008c50:	0019      	movs	r1, r3
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	430a      	orrs	r2, r1
 8008c5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c62:	2220      	movs	r2, #32
 8008c64:	4013      	ands	r3, r2
 8008c66:	d00b      	beq.n	8008c80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	4a25      	ldr	r2, [pc, #148]	; (8008d04 <UART_AdvFeatureConfig+0x158>)
 8008c70:	4013      	ands	r3, r2
 8008c72:	0019      	movs	r1, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c84:	2240      	movs	r2, #64	; 0x40
 8008c86:	4013      	ands	r3, r2
 8008c88:	d01d      	beq.n	8008cc6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	4a1d      	ldr	r2, [pc, #116]	; (8008d08 <UART_AdvFeatureConfig+0x15c>)
 8008c92:	4013      	ands	r3, r2
 8008c94:	0019      	movs	r1, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	430a      	orrs	r2, r1
 8008ca0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ca6:	2380      	movs	r3, #128	; 0x80
 8008ca8:	035b      	lsls	r3, r3, #13
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d10b      	bne.n	8008cc6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	4a15      	ldr	r2, [pc, #84]	; (8008d0c <UART_AdvFeatureConfig+0x160>)
 8008cb6:	4013      	ands	r3, r2
 8008cb8:	0019      	movs	r1, r3
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cca:	2280      	movs	r2, #128	; 0x80
 8008ccc:	4013      	ands	r3, r2
 8008cce:	d00b      	beq.n	8008ce8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	4a0e      	ldr	r2, [pc, #56]	; (8008d10 <UART_AdvFeatureConfig+0x164>)
 8008cd8:	4013      	ands	r3, r2
 8008cda:	0019      	movs	r1, r3
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	430a      	orrs	r2, r1
 8008ce6:	605a      	str	r2, [r3, #4]
  }
}
 8008ce8:	46c0      	nop			; (mov r8, r8)
 8008cea:	46bd      	mov	sp, r7
 8008cec:	b002      	add	sp, #8
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	fffdffff 	.word	0xfffdffff
 8008cf4:	fffeffff 	.word	0xfffeffff
 8008cf8:	fffbffff 	.word	0xfffbffff
 8008cfc:	ffff7fff 	.word	0xffff7fff
 8008d00:	ffffefff 	.word	0xffffefff
 8008d04:	ffffdfff 	.word	0xffffdfff
 8008d08:	ffefffff 	.word	0xffefffff
 8008d0c:	ff9fffff 	.word	0xff9fffff
 8008d10:	fff7ffff 	.word	0xfff7ffff

08008d14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b086      	sub	sp, #24
 8008d18:	af02      	add	r7, sp, #8
 8008d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	228c      	movs	r2, #140	; 0x8c
 8008d20:	2100      	movs	r1, #0
 8008d22:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d24:	f7fd f944 	bl	8005fb0 <HAL_GetTick>
 8008d28:	0003      	movs	r3, r0
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	2208      	movs	r2, #8
 8008d34:	4013      	ands	r3, r2
 8008d36:	2b08      	cmp	r3, #8
 8008d38:	d10c      	bne.n	8008d54 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2280      	movs	r2, #128	; 0x80
 8008d3e:	0391      	lsls	r1, r2, #14
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	4a18      	ldr	r2, [pc, #96]	; (8008da4 <UART_CheckIdleState+0x90>)
 8008d44:	9200      	str	r2, [sp, #0]
 8008d46:	2200      	movs	r2, #0
 8008d48:	f000 f82e 	bl	8008da8 <UART_WaitOnFlagUntilTimeout>
 8008d4c:	1e03      	subs	r3, r0, #0
 8008d4e:	d001      	beq.n	8008d54 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d50:	2303      	movs	r3, #3
 8008d52:	e023      	b.n	8008d9c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2204      	movs	r2, #4
 8008d5c:	4013      	ands	r3, r2
 8008d5e:	2b04      	cmp	r3, #4
 8008d60:	d10c      	bne.n	8008d7c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2280      	movs	r2, #128	; 0x80
 8008d66:	03d1      	lsls	r1, r2, #15
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	4a0e      	ldr	r2, [pc, #56]	; (8008da4 <UART_CheckIdleState+0x90>)
 8008d6c:	9200      	str	r2, [sp, #0]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f000 f81a 	bl	8008da8 <UART_WaitOnFlagUntilTimeout>
 8008d74:	1e03      	subs	r3, r0, #0
 8008d76:	d001      	beq.n	8008d7c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d78:	2303      	movs	r3, #3
 8008d7a:	e00f      	b.n	8008d9c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2284      	movs	r2, #132	; 0x84
 8008d80:	2120      	movs	r1, #32
 8008d82:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2288      	movs	r2, #136	; 0x88
 8008d88:	2120      	movs	r1, #32
 8008d8a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2280      	movs	r2, #128	; 0x80
 8008d96:	2100      	movs	r1, #0
 8008d98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	b004      	add	sp, #16
 8008da2:	bd80      	pop	{r7, pc}
 8008da4:	01ffffff 	.word	0x01ffffff

08008da8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b094      	sub	sp, #80	; 0x50
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	1dfb      	adds	r3, r7, #7
 8008db6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008db8:	e0a7      	b.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	d100      	bne.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008dc0:	e0a3      	b.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dc2:	f7fd f8f5 	bl	8005fb0 <HAL_GetTick>
 8008dc6:	0002      	movs	r2, r0
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	1ad3      	subs	r3, r2, r3
 8008dcc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d302      	bcc.n	8008dd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008dd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d13f      	bne.n	8008e58 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008dd8:	f3ef 8310 	mrs	r3, PRIMASK
 8008ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008de0:	647b      	str	r3, [r7, #68]	; 0x44
 8008de2:	2301      	movs	r3, #1
 8008de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de8:	f383 8810 	msr	PRIMASK, r3
}
 8008dec:	46c0      	nop			; (mov r8, r8)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	494e      	ldr	r1, [pc, #312]	; (8008f34 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008dfa:	400a      	ands	r2, r1
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e00:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e04:	f383 8810 	msr	PRIMASK, r3
}
 8008e08:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8008e0e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e12:	643b      	str	r3, [r7, #64]	; 0x40
 8008e14:	2301      	movs	r3, #1
 8008e16:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1a:	f383 8810 	msr	PRIMASK, r3
}
 8008e1e:	46c0      	nop			; (mov r8, r8)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689a      	ldr	r2, [r3, #8]
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	2101      	movs	r1, #1
 8008e2c:	438a      	bics	r2, r1
 8008e2e:	609a      	str	r2, [r3, #8]
 8008e30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e32:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e36:	f383 8810 	msr	PRIMASK, r3
}
 8008e3a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2284      	movs	r2, #132	; 0x84
 8008e40:	2120      	movs	r1, #32
 8008e42:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2288      	movs	r2, #136	; 0x88
 8008e48:	2120      	movs	r1, #32
 8008e4a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2280      	movs	r2, #128	; 0x80
 8008e50:	2100      	movs	r1, #0
 8008e52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008e54:	2303      	movs	r3, #3
 8008e56:	e069      	b.n	8008f2c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2204      	movs	r2, #4
 8008e60:	4013      	ands	r3, r2
 8008e62:	d052      	beq.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	69da      	ldr	r2, [r3, #28]
 8008e6a:	2380      	movs	r3, #128	; 0x80
 8008e6c:	011b      	lsls	r3, r3, #4
 8008e6e:	401a      	ands	r2, r3
 8008e70:	2380      	movs	r3, #128	; 0x80
 8008e72:	011b      	lsls	r3, r3, #4
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d148      	bne.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	2280      	movs	r2, #128	; 0x80
 8008e7e:	0112      	lsls	r2, r2, #4
 8008e80:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e82:	f3ef 8310 	mrs	r3, PRIMASK
 8008e86:	613b      	str	r3, [r7, #16]
  return(result);
 8008e88:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	f383 8810 	msr	PRIMASK, r3
}
 8008e96:	46c0      	nop			; (mov r8, r8)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4924      	ldr	r1, [pc, #144]	; (8008f34 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008ea4:	400a      	ands	r2, r1
 8008ea6:	601a      	str	r2, [r3, #0]
 8008ea8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eaa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eac:	69bb      	ldr	r3, [r7, #24]
 8008eae:	f383 8810 	msr	PRIMASK, r3
}
 8008eb2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eb4:	f3ef 8310 	mrs	r3, PRIMASK
 8008eb8:	61fb      	str	r3, [r7, #28]
  return(result);
 8008eba:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ebc:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	f383 8810 	msr	PRIMASK, r3
}
 8008ec8:	46c0      	nop			; (mov r8, r8)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689a      	ldr	r2, [r3, #8]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2101      	movs	r1, #1
 8008ed6:	438a      	bics	r2, r1
 8008ed8:	609a      	str	r2, [r3, #8]
 8008eda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008edc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee0:	f383 8810 	msr	PRIMASK, r3
}
 8008ee4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2284      	movs	r2, #132	; 0x84
 8008eea:	2120      	movs	r1, #32
 8008eec:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2288      	movs	r2, #136	; 0x88
 8008ef2:	2120      	movs	r1, #32
 8008ef4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	228c      	movs	r2, #140	; 0x8c
 8008efa:	2120      	movs	r1, #32
 8008efc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2280      	movs	r2, #128	; 0x80
 8008f02:	2100      	movs	r1, #0
 8008f04:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e010      	b.n	8008f2c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	69db      	ldr	r3, [r3, #28]
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	4013      	ands	r3, r2
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	1ad3      	subs	r3, r2, r3
 8008f18:	425a      	negs	r2, r3
 8008f1a:	4153      	adcs	r3, r2
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	001a      	movs	r2, r3
 8008f20:	1dfb      	adds	r3, r7, #7
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d100      	bne.n	8008f2a <UART_WaitOnFlagUntilTimeout+0x182>
 8008f28:	e747      	b.n	8008dba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	b014      	add	sp, #80	; 0x50
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	fffffe5f 	.word	0xfffffe5f

08008f38 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2280      	movs	r2, #128	; 0x80
 8008f44:	5c9b      	ldrb	r3, [r3, r2]
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d101      	bne.n	8008f4e <HAL_UARTEx_DisableFifoMode+0x16>
 8008f4a:	2302      	movs	r3, #2
 8008f4c:	e027      	b.n	8008f9e <HAL_UARTEx_DisableFifoMode+0x66>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2280      	movs	r2, #128	; 0x80
 8008f52:	2101      	movs	r1, #1
 8008f54:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2284      	movs	r2, #132	; 0x84
 8008f5a:	2124      	movs	r1, #36	; 0x24
 8008f5c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2101      	movs	r1, #1
 8008f72:	438a      	bics	r2, r1
 8008f74:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	4a0b      	ldr	r2, [pc, #44]	; (8008fa8 <HAL_UARTEx_DisableFifoMode+0x70>)
 8008f7a:	4013      	ands	r3, r2
 8008f7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2284      	movs	r2, #132	; 0x84
 8008f90:	2120      	movs	r1, #32
 8008f92:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2280      	movs	r2, #128	; 0x80
 8008f98:	2100      	movs	r1, #0
 8008f9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	0018      	movs	r0, r3
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	b004      	add	sp, #16
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	46c0      	nop			; (mov r8, r8)
 8008fa8:	dfffffff 	.word	0xdfffffff

08008fac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2280      	movs	r2, #128	; 0x80
 8008fba:	5c9b      	ldrb	r3, [r3, r2]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d101      	bne.n	8008fc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	e02e      	b.n	8009022 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2280      	movs	r2, #128	; 0x80
 8008fc8:	2101      	movs	r1, #1
 8008fca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2284      	movs	r2, #132	; 0x84
 8008fd0:	2124      	movs	r1, #36	; 0x24
 8008fd2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2101      	movs	r1, #1
 8008fe8:	438a      	bics	r2, r1
 8008fea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	00db      	lsls	r3, r3, #3
 8008ff4:	08d9      	lsrs	r1, r3, #3
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	683a      	ldr	r2, [r7, #0]
 8008ffc:	430a      	orrs	r2, r1
 8008ffe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	0018      	movs	r0, r3
 8009004:	f000 f854 	bl	80090b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	68fa      	ldr	r2, [r7, #12]
 800900e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2284      	movs	r2, #132	; 0x84
 8009014:	2120      	movs	r1, #32
 8009016:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2280      	movs	r2, #128	; 0x80
 800901c:	2100      	movs	r1, #0
 800901e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009020:	2300      	movs	r3, #0
}
 8009022:	0018      	movs	r0, r3
 8009024:	46bd      	mov	sp, r7
 8009026:	b004      	add	sp, #16
 8009028:	bd80      	pop	{r7, pc}
	...

0800902c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2280      	movs	r2, #128	; 0x80
 800903a:	5c9b      	ldrb	r3, [r3, r2]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d101      	bne.n	8009044 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009040:	2302      	movs	r3, #2
 8009042:	e02f      	b.n	80090a4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2280      	movs	r2, #128	; 0x80
 8009048:	2101      	movs	r1, #1
 800904a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2284      	movs	r2, #132	; 0x84
 8009050:	2124      	movs	r1, #36	; 0x24
 8009052:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	2101      	movs	r1, #1
 8009068:	438a      	bics	r2, r1
 800906a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	4a0e      	ldr	r2, [pc, #56]	; (80090ac <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009074:	4013      	ands	r3, r2
 8009076:	0019      	movs	r1, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	683a      	ldr	r2, [r7, #0]
 800907e:	430a      	orrs	r2, r1
 8009080:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	0018      	movs	r0, r3
 8009086:	f000 f813 	bl	80090b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2284      	movs	r2, #132	; 0x84
 8009096:	2120      	movs	r1, #32
 8009098:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2280      	movs	r2, #128	; 0x80
 800909e:	2100      	movs	r1, #0
 80090a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	0018      	movs	r0, r3
 80090a6:	46bd      	mov	sp, r7
 80090a8:	b004      	add	sp, #16
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	f1ffffff 	.word	0xf1ffffff

080090b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80090b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090b2:	b085      	sub	sp, #20
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d108      	bne.n	80090d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	226a      	movs	r2, #106	; 0x6a
 80090c4:	2101      	movs	r1, #1
 80090c6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2268      	movs	r2, #104	; 0x68
 80090cc:	2101      	movs	r1, #1
 80090ce:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80090d0:	e043      	b.n	800915a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80090d2:	260f      	movs	r6, #15
 80090d4:	19bb      	adds	r3, r7, r6
 80090d6:	2208      	movs	r2, #8
 80090d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80090da:	200e      	movs	r0, #14
 80090dc:	183b      	adds	r3, r7, r0
 80090de:	2208      	movs	r2, #8
 80090e0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	0e5b      	lsrs	r3, r3, #25
 80090ea:	b2da      	uxtb	r2, r3
 80090ec:	240d      	movs	r4, #13
 80090ee:	193b      	adds	r3, r7, r4
 80090f0:	2107      	movs	r1, #7
 80090f2:	400a      	ands	r2, r1
 80090f4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	0f5b      	lsrs	r3, r3, #29
 80090fe:	b2da      	uxtb	r2, r3
 8009100:	250c      	movs	r5, #12
 8009102:	197b      	adds	r3, r7, r5
 8009104:	2107      	movs	r1, #7
 8009106:	400a      	ands	r2, r1
 8009108:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800910a:	183b      	adds	r3, r7, r0
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	197a      	adds	r2, r7, r5
 8009110:	7812      	ldrb	r2, [r2, #0]
 8009112:	4914      	ldr	r1, [pc, #80]	; (8009164 <UARTEx_SetNbDataToProcess+0xb4>)
 8009114:	5c8a      	ldrb	r2, [r1, r2]
 8009116:	435a      	muls	r2, r3
 8009118:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800911a:	197b      	adds	r3, r7, r5
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	4a12      	ldr	r2, [pc, #72]	; (8009168 <UARTEx_SetNbDataToProcess+0xb8>)
 8009120:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009122:	0019      	movs	r1, r3
 8009124:	f7f7 f892 	bl	800024c <__divsi3>
 8009128:	0003      	movs	r3, r0
 800912a:	b299      	uxth	r1, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	226a      	movs	r2, #106	; 0x6a
 8009130:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009132:	19bb      	adds	r3, r7, r6
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	193a      	adds	r2, r7, r4
 8009138:	7812      	ldrb	r2, [r2, #0]
 800913a:	490a      	ldr	r1, [pc, #40]	; (8009164 <UARTEx_SetNbDataToProcess+0xb4>)
 800913c:	5c8a      	ldrb	r2, [r1, r2]
 800913e:	435a      	muls	r2, r3
 8009140:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8009142:	193b      	adds	r3, r7, r4
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	4a08      	ldr	r2, [pc, #32]	; (8009168 <UARTEx_SetNbDataToProcess+0xb8>)
 8009148:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800914a:	0019      	movs	r1, r3
 800914c:	f7f7 f87e 	bl	800024c <__divsi3>
 8009150:	0003      	movs	r3, r0
 8009152:	b299      	uxth	r1, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2268      	movs	r2, #104	; 0x68
 8009158:	5299      	strh	r1, [r3, r2]
}
 800915a:	46c0      	nop			; (mov r8, r8)
 800915c:	46bd      	mov	sp, r7
 800915e:	b005      	add	sp, #20
 8009160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009162:	46c0      	nop			; (mov r8, r8)
 8009164:	0800eb78 	.word	0x0800eb78
 8009168:	0800eb80 	.word	0x0800eb80

0800916c <__errno>:
 800916c:	4b01      	ldr	r3, [pc, #4]	; (8009174 <__errno+0x8>)
 800916e:	6818      	ldr	r0, [r3, #0]
 8009170:	4770      	bx	lr
 8009172:	46c0      	nop			; (mov r8, r8)
 8009174:	20000010 	.word	0x20000010

08009178 <__libc_init_array>:
 8009178:	b570      	push	{r4, r5, r6, lr}
 800917a:	2600      	movs	r6, #0
 800917c:	4d0c      	ldr	r5, [pc, #48]	; (80091b0 <__libc_init_array+0x38>)
 800917e:	4c0d      	ldr	r4, [pc, #52]	; (80091b4 <__libc_init_array+0x3c>)
 8009180:	1b64      	subs	r4, r4, r5
 8009182:	10a4      	asrs	r4, r4, #2
 8009184:	42a6      	cmp	r6, r4
 8009186:	d109      	bne.n	800919c <__libc_init_array+0x24>
 8009188:	2600      	movs	r6, #0
 800918a:	f005 fb2d 	bl	800e7e8 <_init>
 800918e:	4d0a      	ldr	r5, [pc, #40]	; (80091b8 <__libc_init_array+0x40>)
 8009190:	4c0a      	ldr	r4, [pc, #40]	; (80091bc <__libc_init_array+0x44>)
 8009192:	1b64      	subs	r4, r4, r5
 8009194:	10a4      	asrs	r4, r4, #2
 8009196:	42a6      	cmp	r6, r4
 8009198:	d105      	bne.n	80091a6 <__libc_init_array+0x2e>
 800919a:	bd70      	pop	{r4, r5, r6, pc}
 800919c:	00b3      	lsls	r3, r6, #2
 800919e:	58eb      	ldr	r3, [r5, r3]
 80091a0:	4798      	blx	r3
 80091a2:	3601      	adds	r6, #1
 80091a4:	e7ee      	b.n	8009184 <__libc_init_array+0xc>
 80091a6:	00b3      	lsls	r3, r6, #2
 80091a8:	58eb      	ldr	r3, [r5, r3]
 80091aa:	4798      	blx	r3
 80091ac:	3601      	adds	r6, #1
 80091ae:	e7f2      	b.n	8009196 <__libc_init_array+0x1e>
 80091b0:	0800f1f8 	.word	0x0800f1f8
 80091b4:	0800f1f8 	.word	0x0800f1f8
 80091b8:	0800f1f8 	.word	0x0800f1f8
 80091bc:	0800f1fc 	.word	0x0800f1fc

080091c0 <memset>:
 80091c0:	0003      	movs	r3, r0
 80091c2:	1882      	adds	r2, r0, r2
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d100      	bne.n	80091ca <memset+0xa>
 80091c8:	4770      	bx	lr
 80091ca:	7019      	strb	r1, [r3, #0]
 80091cc:	3301      	adds	r3, #1
 80091ce:	e7f9      	b.n	80091c4 <memset+0x4>

080091d0 <__cvt>:
 80091d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091d2:	001e      	movs	r6, r3
 80091d4:	2300      	movs	r3, #0
 80091d6:	0014      	movs	r4, r2
 80091d8:	b08b      	sub	sp, #44	; 0x2c
 80091da:	429e      	cmp	r6, r3
 80091dc:	da04      	bge.n	80091e8 <__cvt+0x18>
 80091de:	2180      	movs	r1, #128	; 0x80
 80091e0:	0609      	lsls	r1, r1, #24
 80091e2:	1873      	adds	r3, r6, r1
 80091e4:	001e      	movs	r6, r3
 80091e6:	232d      	movs	r3, #45	; 0x2d
 80091e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80091ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80091ec:	7013      	strb	r3, [r2, #0]
 80091ee:	2320      	movs	r3, #32
 80091f0:	2203      	movs	r2, #3
 80091f2:	439f      	bics	r7, r3
 80091f4:	2f46      	cmp	r7, #70	; 0x46
 80091f6:	d007      	beq.n	8009208 <__cvt+0x38>
 80091f8:	003b      	movs	r3, r7
 80091fa:	3b45      	subs	r3, #69	; 0x45
 80091fc:	4259      	negs	r1, r3
 80091fe:	414b      	adcs	r3, r1
 8009200:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009202:	3a01      	subs	r2, #1
 8009204:	18cb      	adds	r3, r1, r3
 8009206:	9310      	str	r3, [sp, #64]	; 0x40
 8009208:	ab09      	add	r3, sp, #36	; 0x24
 800920a:	9304      	str	r3, [sp, #16]
 800920c:	ab08      	add	r3, sp, #32
 800920e:	9303      	str	r3, [sp, #12]
 8009210:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009212:	9200      	str	r2, [sp, #0]
 8009214:	9302      	str	r3, [sp, #8]
 8009216:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009218:	0022      	movs	r2, r4
 800921a:	9301      	str	r3, [sp, #4]
 800921c:	0033      	movs	r3, r6
 800921e:	f000 fcfd 	bl	8009c1c <_dtoa_r>
 8009222:	0005      	movs	r5, r0
 8009224:	2f47      	cmp	r7, #71	; 0x47
 8009226:	d102      	bne.n	800922e <__cvt+0x5e>
 8009228:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800922a:	07db      	lsls	r3, r3, #31
 800922c:	d528      	bpl.n	8009280 <__cvt+0xb0>
 800922e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009230:	18eb      	adds	r3, r5, r3
 8009232:	9307      	str	r3, [sp, #28]
 8009234:	2f46      	cmp	r7, #70	; 0x46
 8009236:	d114      	bne.n	8009262 <__cvt+0x92>
 8009238:	782b      	ldrb	r3, [r5, #0]
 800923a:	2b30      	cmp	r3, #48	; 0x30
 800923c:	d10c      	bne.n	8009258 <__cvt+0x88>
 800923e:	2200      	movs	r2, #0
 8009240:	2300      	movs	r3, #0
 8009242:	0020      	movs	r0, r4
 8009244:	0031      	movs	r1, r6
 8009246:	f7f7 f8fd 	bl	8000444 <__aeabi_dcmpeq>
 800924a:	2800      	cmp	r0, #0
 800924c:	d104      	bne.n	8009258 <__cvt+0x88>
 800924e:	2301      	movs	r3, #1
 8009250:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009252:	1a9b      	subs	r3, r3, r2
 8009254:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009256:	6013      	str	r3, [r2, #0]
 8009258:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800925a:	9a07      	ldr	r2, [sp, #28]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	18d3      	adds	r3, r2, r3
 8009260:	9307      	str	r3, [sp, #28]
 8009262:	2200      	movs	r2, #0
 8009264:	2300      	movs	r3, #0
 8009266:	0020      	movs	r0, r4
 8009268:	0031      	movs	r1, r6
 800926a:	f7f7 f8eb 	bl	8000444 <__aeabi_dcmpeq>
 800926e:	2800      	cmp	r0, #0
 8009270:	d001      	beq.n	8009276 <__cvt+0xa6>
 8009272:	9b07      	ldr	r3, [sp, #28]
 8009274:	9309      	str	r3, [sp, #36]	; 0x24
 8009276:	2230      	movs	r2, #48	; 0x30
 8009278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800927a:	9907      	ldr	r1, [sp, #28]
 800927c:	428b      	cmp	r3, r1
 800927e:	d306      	bcc.n	800928e <__cvt+0xbe>
 8009280:	0028      	movs	r0, r5
 8009282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009284:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009286:	1b5b      	subs	r3, r3, r5
 8009288:	6013      	str	r3, [r2, #0]
 800928a:	b00b      	add	sp, #44	; 0x2c
 800928c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800928e:	1c59      	adds	r1, r3, #1
 8009290:	9109      	str	r1, [sp, #36]	; 0x24
 8009292:	701a      	strb	r2, [r3, #0]
 8009294:	e7f0      	b.n	8009278 <__cvt+0xa8>

08009296 <__exponent>:
 8009296:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009298:	1c83      	adds	r3, r0, #2
 800929a:	b087      	sub	sp, #28
 800929c:	9303      	str	r3, [sp, #12]
 800929e:	0005      	movs	r5, r0
 80092a0:	000c      	movs	r4, r1
 80092a2:	232b      	movs	r3, #43	; 0x2b
 80092a4:	7002      	strb	r2, [r0, #0]
 80092a6:	2900      	cmp	r1, #0
 80092a8:	da01      	bge.n	80092ae <__exponent+0x18>
 80092aa:	424c      	negs	r4, r1
 80092ac:	3302      	adds	r3, #2
 80092ae:	706b      	strb	r3, [r5, #1]
 80092b0:	2c09      	cmp	r4, #9
 80092b2:	dd31      	ble.n	8009318 <__exponent+0x82>
 80092b4:	270a      	movs	r7, #10
 80092b6:	ab04      	add	r3, sp, #16
 80092b8:	1dde      	adds	r6, r3, #7
 80092ba:	0020      	movs	r0, r4
 80092bc:	0039      	movs	r1, r7
 80092be:	9601      	str	r6, [sp, #4]
 80092c0:	f7f7 f8aa 	bl	8000418 <__aeabi_idivmod>
 80092c4:	3e01      	subs	r6, #1
 80092c6:	3130      	adds	r1, #48	; 0x30
 80092c8:	0020      	movs	r0, r4
 80092ca:	7031      	strb	r1, [r6, #0]
 80092cc:	0039      	movs	r1, r7
 80092ce:	9402      	str	r4, [sp, #8]
 80092d0:	f7f6 ffbc 	bl	800024c <__divsi3>
 80092d4:	9b02      	ldr	r3, [sp, #8]
 80092d6:	0004      	movs	r4, r0
 80092d8:	2b63      	cmp	r3, #99	; 0x63
 80092da:	dcee      	bgt.n	80092ba <__exponent+0x24>
 80092dc:	9b01      	ldr	r3, [sp, #4]
 80092de:	3430      	adds	r4, #48	; 0x30
 80092e0:	1e9a      	subs	r2, r3, #2
 80092e2:	0013      	movs	r3, r2
 80092e4:	9903      	ldr	r1, [sp, #12]
 80092e6:	7014      	strb	r4, [r2, #0]
 80092e8:	a804      	add	r0, sp, #16
 80092ea:	3007      	adds	r0, #7
 80092ec:	4298      	cmp	r0, r3
 80092ee:	d80e      	bhi.n	800930e <__exponent+0x78>
 80092f0:	ab04      	add	r3, sp, #16
 80092f2:	3307      	adds	r3, #7
 80092f4:	2000      	movs	r0, #0
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d804      	bhi.n	8009304 <__exponent+0x6e>
 80092fa:	ab04      	add	r3, sp, #16
 80092fc:	3009      	adds	r0, #9
 80092fe:	18c0      	adds	r0, r0, r3
 8009300:	9b01      	ldr	r3, [sp, #4]
 8009302:	1ac0      	subs	r0, r0, r3
 8009304:	9b03      	ldr	r3, [sp, #12]
 8009306:	1818      	adds	r0, r3, r0
 8009308:	1b40      	subs	r0, r0, r5
 800930a:	b007      	add	sp, #28
 800930c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800930e:	7818      	ldrb	r0, [r3, #0]
 8009310:	3301      	adds	r3, #1
 8009312:	7008      	strb	r0, [r1, #0]
 8009314:	3101      	adds	r1, #1
 8009316:	e7e7      	b.n	80092e8 <__exponent+0x52>
 8009318:	2330      	movs	r3, #48	; 0x30
 800931a:	18e4      	adds	r4, r4, r3
 800931c:	70ab      	strb	r3, [r5, #2]
 800931e:	1d28      	adds	r0, r5, #4
 8009320:	70ec      	strb	r4, [r5, #3]
 8009322:	e7f1      	b.n	8009308 <__exponent+0x72>

08009324 <_printf_float>:
 8009324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009326:	b095      	sub	sp, #84	; 0x54
 8009328:	000c      	movs	r4, r1
 800932a:	9208      	str	r2, [sp, #32]
 800932c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800932e:	9309      	str	r3, [sp, #36]	; 0x24
 8009330:	0007      	movs	r7, r0
 8009332:	f001 fa91 	bl	800a858 <_localeconv_r>
 8009336:	6803      	ldr	r3, [r0, #0]
 8009338:	0018      	movs	r0, r3
 800933a:	930b      	str	r3, [sp, #44]	; 0x2c
 800933c:	f7f6 fee0 	bl	8000100 <strlen>
 8009340:	2300      	movs	r3, #0
 8009342:	9312      	str	r3, [sp, #72]	; 0x48
 8009344:	7e23      	ldrb	r3, [r4, #24]
 8009346:	2207      	movs	r2, #7
 8009348:	001e      	movs	r6, r3
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	900d      	str	r0, [sp, #52]	; 0x34
 800934e:	930c      	str	r3, [sp, #48]	; 0x30
 8009350:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009352:	682b      	ldr	r3, [r5, #0]
 8009354:	05c9      	lsls	r1, r1, #23
 8009356:	d547      	bpl.n	80093e8 <_printf_float+0xc4>
 8009358:	189b      	adds	r3, r3, r2
 800935a:	4393      	bics	r3, r2
 800935c:	001a      	movs	r2, r3
 800935e:	3208      	adds	r2, #8
 8009360:	602a      	str	r2, [r5, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	64a2      	str	r2, [r4, #72]	; 0x48
 8009368:	64e3      	str	r3, [r4, #76]	; 0x4c
 800936a:	2201      	movs	r2, #1
 800936c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800936e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8009370:	930a      	str	r3, [sp, #40]	; 0x28
 8009372:	006b      	lsls	r3, r5, #1
 8009374:	085b      	lsrs	r3, r3, #1
 8009376:	930e      	str	r3, [sp, #56]	; 0x38
 8009378:	980a      	ldr	r0, [sp, #40]	; 0x28
 800937a:	4ba8      	ldr	r3, [pc, #672]	; (800961c <_printf_float+0x2f8>)
 800937c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800937e:	4252      	negs	r2, r2
 8009380:	f7f9 fcfc 	bl	8002d7c <__aeabi_dcmpun>
 8009384:	2800      	cmp	r0, #0
 8009386:	d131      	bne.n	80093ec <_printf_float+0xc8>
 8009388:	2201      	movs	r2, #1
 800938a:	4ba4      	ldr	r3, [pc, #656]	; (800961c <_printf_float+0x2f8>)
 800938c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800938e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009390:	4252      	negs	r2, r2
 8009392:	f7f7 f867 	bl	8000464 <__aeabi_dcmple>
 8009396:	2800      	cmp	r0, #0
 8009398:	d128      	bne.n	80093ec <_printf_float+0xc8>
 800939a:	2200      	movs	r2, #0
 800939c:	2300      	movs	r3, #0
 800939e:	0029      	movs	r1, r5
 80093a0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80093a2:	f7f7 f855 	bl	8000450 <__aeabi_dcmplt>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	d003      	beq.n	80093b2 <_printf_float+0x8e>
 80093aa:	0023      	movs	r3, r4
 80093ac:	222d      	movs	r2, #45	; 0x2d
 80093ae:	3343      	adds	r3, #67	; 0x43
 80093b0:	701a      	strb	r2, [r3, #0]
 80093b2:	4d9b      	ldr	r5, [pc, #620]	; (8009620 <_printf_float+0x2fc>)
 80093b4:	2e47      	cmp	r6, #71	; 0x47
 80093b6:	d900      	bls.n	80093ba <_printf_float+0x96>
 80093b8:	4d9a      	ldr	r5, [pc, #616]	; (8009624 <_printf_float+0x300>)
 80093ba:	2303      	movs	r3, #3
 80093bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093be:	6123      	str	r3, [r4, #16]
 80093c0:	3301      	adds	r3, #1
 80093c2:	439a      	bics	r2, r3
 80093c4:	2300      	movs	r3, #0
 80093c6:	6022      	str	r2, [r4, #0]
 80093c8:	930a      	str	r3, [sp, #40]	; 0x28
 80093ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093cc:	0021      	movs	r1, r4
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	0038      	movs	r0, r7
 80093d2:	9b08      	ldr	r3, [sp, #32]
 80093d4:	aa13      	add	r2, sp, #76	; 0x4c
 80093d6:	f000 f9f3 	bl	80097c0 <_printf_common>
 80093da:	1c43      	adds	r3, r0, #1
 80093dc:	d000      	beq.n	80093e0 <_printf_float+0xbc>
 80093de:	e09e      	b.n	800951e <_printf_float+0x1fa>
 80093e0:	2001      	movs	r0, #1
 80093e2:	4240      	negs	r0, r0
 80093e4:	b015      	add	sp, #84	; 0x54
 80093e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093e8:	3307      	adds	r3, #7
 80093ea:	e7b6      	b.n	800935a <_printf_float+0x36>
 80093ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093ee:	002b      	movs	r3, r5
 80093f0:	0010      	movs	r0, r2
 80093f2:	0029      	movs	r1, r5
 80093f4:	f7f9 fcc2 	bl	8002d7c <__aeabi_dcmpun>
 80093f8:	2800      	cmp	r0, #0
 80093fa:	d00a      	beq.n	8009412 <_printf_float+0xee>
 80093fc:	2d00      	cmp	r5, #0
 80093fe:	da03      	bge.n	8009408 <_printf_float+0xe4>
 8009400:	0023      	movs	r3, r4
 8009402:	222d      	movs	r2, #45	; 0x2d
 8009404:	3343      	adds	r3, #67	; 0x43
 8009406:	701a      	strb	r2, [r3, #0]
 8009408:	4d87      	ldr	r5, [pc, #540]	; (8009628 <_printf_float+0x304>)
 800940a:	2e47      	cmp	r6, #71	; 0x47
 800940c:	d9d5      	bls.n	80093ba <_printf_float+0x96>
 800940e:	4d87      	ldr	r5, [pc, #540]	; (800962c <_printf_float+0x308>)
 8009410:	e7d3      	b.n	80093ba <_printf_float+0x96>
 8009412:	2220      	movs	r2, #32
 8009414:	0031      	movs	r1, r6
 8009416:	6863      	ldr	r3, [r4, #4]
 8009418:	4391      	bics	r1, r2
 800941a:	910e      	str	r1, [sp, #56]	; 0x38
 800941c:	1c5a      	adds	r2, r3, #1
 800941e:	d147      	bne.n	80094b0 <_printf_float+0x18c>
 8009420:	3307      	adds	r3, #7
 8009422:	6063      	str	r3, [r4, #4]
 8009424:	2380      	movs	r3, #128	; 0x80
 8009426:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009428:	00db      	lsls	r3, r3, #3
 800942a:	4313      	orrs	r3, r2
 800942c:	2200      	movs	r2, #0
 800942e:	9206      	str	r2, [sp, #24]
 8009430:	aa12      	add	r2, sp, #72	; 0x48
 8009432:	9205      	str	r2, [sp, #20]
 8009434:	aa11      	add	r2, sp, #68	; 0x44
 8009436:	9203      	str	r2, [sp, #12]
 8009438:	2223      	movs	r2, #35	; 0x23
 800943a:	a908      	add	r1, sp, #32
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	9301      	str	r3, [sp, #4]
 8009440:	6863      	ldr	r3, [r4, #4]
 8009442:	1852      	adds	r2, r2, r1
 8009444:	9202      	str	r2, [sp, #8]
 8009446:	9300      	str	r3, [sp, #0]
 8009448:	0038      	movs	r0, r7
 800944a:	002b      	movs	r3, r5
 800944c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800944e:	9604      	str	r6, [sp, #16]
 8009450:	f7ff febe 	bl	80091d0 <__cvt>
 8009454:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009456:	0005      	movs	r5, r0
 8009458:	9911      	ldr	r1, [sp, #68]	; 0x44
 800945a:	2b47      	cmp	r3, #71	; 0x47
 800945c:	d108      	bne.n	8009470 <_printf_float+0x14c>
 800945e:	1ccb      	adds	r3, r1, #3
 8009460:	db02      	blt.n	8009468 <_printf_float+0x144>
 8009462:	6863      	ldr	r3, [r4, #4]
 8009464:	4299      	cmp	r1, r3
 8009466:	dd46      	ble.n	80094f6 <_printf_float+0x1d2>
 8009468:	0033      	movs	r3, r6
 800946a:	3b02      	subs	r3, #2
 800946c:	b2db      	uxtb	r3, r3
 800946e:	001e      	movs	r6, r3
 8009470:	2e65      	cmp	r6, #101	; 0x65
 8009472:	d824      	bhi.n	80094be <_printf_float+0x19a>
 8009474:	0020      	movs	r0, r4
 8009476:	0032      	movs	r2, r6
 8009478:	3901      	subs	r1, #1
 800947a:	3050      	adds	r0, #80	; 0x50
 800947c:	9111      	str	r1, [sp, #68]	; 0x44
 800947e:	f7ff ff0a 	bl	8009296 <__exponent>
 8009482:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009484:	900a      	str	r0, [sp, #40]	; 0x28
 8009486:	1813      	adds	r3, r2, r0
 8009488:	6123      	str	r3, [r4, #16]
 800948a:	2a01      	cmp	r2, #1
 800948c:	dc02      	bgt.n	8009494 <_printf_float+0x170>
 800948e:	6822      	ldr	r2, [r4, #0]
 8009490:	07d2      	lsls	r2, r2, #31
 8009492:	d501      	bpl.n	8009498 <_printf_float+0x174>
 8009494:	3301      	adds	r3, #1
 8009496:	6123      	str	r3, [r4, #16]
 8009498:	2323      	movs	r3, #35	; 0x23
 800949a:	aa08      	add	r2, sp, #32
 800949c:	189b      	adds	r3, r3, r2
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d100      	bne.n	80094a6 <_printf_float+0x182>
 80094a4:	e791      	b.n	80093ca <_printf_float+0xa6>
 80094a6:	0023      	movs	r3, r4
 80094a8:	222d      	movs	r2, #45	; 0x2d
 80094aa:	3343      	adds	r3, #67	; 0x43
 80094ac:	701a      	strb	r2, [r3, #0]
 80094ae:	e78c      	b.n	80093ca <_printf_float+0xa6>
 80094b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094b2:	2a47      	cmp	r2, #71	; 0x47
 80094b4:	d1b6      	bne.n	8009424 <_printf_float+0x100>
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1b4      	bne.n	8009424 <_printf_float+0x100>
 80094ba:	3301      	adds	r3, #1
 80094bc:	e7b1      	b.n	8009422 <_printf_float+0xfe>
 80094be:	2e66      	cmp	r6, #102	; 0x66
 80094c0:	d11b      	bne.n	80094fa <_printf_float+0x1d6>
 80094c2:	6863      	ldr	r3, [r4, #4]
 80094c4:	2900      	cmp	r1, #0
 80094c6:	dd0d      	ble.n	80094e4 <_printf_float+0x1c0>
 80094c8:	6121      	str	r1, [r4, #16]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d102      	bne.n	80094d4 <_printf_float+0x1b0>
 80094ce:	6822      	ldr	r2, [r4, #0]
 80094d0:	07d2      	lsls	r2, r2, #31
 80094d2:	d502      	bpl.n	80094da <_printf_float+0x1b6>
 80094d4:	3301      	adds	r3, #1
 80094d6:	1859      	adds	r1, r3, r1
 80094d8:	6121      	str	r1, [r4, #16]
 80094da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094dc:	65a3      	str	r3, [r4, #88]	; 0x58
 80094de:	2300      	movs	r3, #0
 80094e0:	930a      	str	r3, [sp, #40]	; 0x28
 80094e2:	e7d9      	b.n	8009498 <_printf_float+0x174>
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d103      	bne.n	80094f0 <_printf_float+0x1cc>
 80094e8:	2201      	movs	r2, #1
 80094ea:	6821      	ldr	r1, [r4, #0]
 80094ec:	4211      	tst	r1, r2
 80094ee:	d000      	beq.n	80094f2 <_printf_float+0x1ce>
 80094f0:	1c9a      	adds	r2, r3, #2
 80094f2:	6122      	str	r2, [r4, #16]
 80094f4:	e7f1      	b.n	80094da <_printf_float+0x1b6>
 80094f6:	2367      	movs	r3, #103	; 0x67
 80094f8:	001e      	movs	r6, r3
 80094fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80094fe:	4293      	cmp	r3, r2
 8009500:	db06      	blt.n	8009510 <_printf_float+0x1ec>
 8009502:	6822      	ldr	r2, [r4, #0]
 8009504:	6123      	str	r3, [r4, #16]
 8009506:	07d2      	lsls	r2, r2, #31
 8009508:	d5e7      	bpl.n	80094da <_printf_float+0x1b6>
 800950a:	3301      	adds	r3, #1
 800950c:	6123      	str	r3, [r4, #16]
 800950e:	e7e4      	b.n	80094da <_printf_float+0x1b6>
 8009510:	2101      	movs	r1, #1
 8009512:	2b00      	cmp	r3, #0
 8009514:	dc01      	bgt.n	800951a <_printf_float+0x1f6>
 8009516:	1849      	adds	r1, r1, r1
 8009518:	1ac9      	subs	r1, r1, r3
 800951a:	1852      	adds	r2, r2, r1
 800951c:	e7e9      	b.n	80094f2 <_printf_float+0x1ce>
 800951e:	6822      	ldr	r2, [r4, #0]
 8009520:	0553      	lsls	r3, r2, #21
 8009522:	d408      	bmi.n	8009536 <_printf_float+0x212>
 8009524:	6923      	ldr	r3, [r4, #16]
 8009526:	002a      	movs	r2, r5
 8009528:	0038      	movs	r0, r7
 800952a:	9908      	ldr	r1, [sp, #32]
 800952c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800952e:	47a8      	blx	r5
 8009530:	1c43      	adds	r3, r0, #1
 8009532:	d129      	bne.n	8009588 <_printf_float+0x264>
 8009534:	e754      	b.n	80093e0 <_printf_float+0xbc>
 8009536:	2e65      	cmp	r6, #101	; 0x65
 8009538:	d800      	bhi.n	800953c <_printf_float+0x218>
 800953a:	e0ec      	b.n	8009716 <_printf_float+0x3f2>
 800953c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800953e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009540:	2200      	movs	r2, #0
 8009542:	2300      	movs	r3, #0
 8009544:	f7f6 ff7e 	bl	8000444 <__aeabi_dcmpeq>
 8009548:	2800      	cmp	r0, #0
 800954a:	d034      	beq.n	80095b6 <_printf_float+0x292>
 800954c:	2301      	movs	r3, #1
 800954e:	0038      	movs	r0, r7
 8009550:	4a37      	ldr	r2, [pc, #220]	; (8009630 <_printf_float+0x30c>)
 8009552:	9908      	ldr	r1, [sp, #32]
 8009554:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009556:	47a8      	blx	r5
 8009558:	1c43      	adds	r3, r0, #1
 800955a:	d100      	bne.n	800955e <_printf_float+0x23a>
 800955c:	e740      	b.n	80093e0 <_printf_float+0xbc>
 800955e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009560:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009562:	4293      	cmp	r3, r2
 8009564:	db02      	blt.n	800956c <_printf_float+0x248>
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	07db      	lsls	r3, r3, #31
 800956a:	d50d      	bpl.n	8009588 <_printf_float+0x264>
 800956c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800956e:	0038      	movs	r0, r7
 8009570:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009572:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009574:	9908      	ldr	r1, [sp, #32]
 8009576:	47a8      	blx	r5
 8009578:	2500      	movs	r5, #0
 800957a:	1c43      	adds	r3, r0, #1
 800957c:	d100      	bne.n	8009580 <_printf_float+0x25c>
 800957e:	e72f      	b.n	80093e0 <_printf_float+0xbc>
 8009580:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009582:	3b01      	subs	r3, #1
 8009584:	42ab      	cmp	r3, r5
 8009586:	dc0a      	bgt.n	800959e <_printf_float+0x27a>
 8009588:	6823      	ldr	r3, [r4, #0]
 800958a:	079b      	lsls	r3, r3, #30
 800958c:	d500      	bpl.n	8009590 <_printf_float+0x26c>
 800958e:	e114      	b.n	80097ba <_printf_float+0x496>
 8009590:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009592:	68e0      	ldr	r0, [r4, #12]
 8009594:	4298      	cmp	r0, r3
 8009596:	db00      	blt.n	800959a <_printf_float+0x276>
 8009598:	e724      	b.n	80093e4 <_printf_float+0xc0>
 800959a:	0018      	movs	r0, r3
 800959c:	e722      	b.n	80093e4 <_printf_float+0xc0>
 800959e:	0022      	movs	r2, r4
 80095a0:	2301      	movs	r3, #1
 80095a2:	0038      	movs	r0, r7
 80095a4:	9908      	ldr	r1, [sp, #32]
 80095a6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80095a8:	321a      	adds	r2, #26
 80095aa:	47b0      	blx	r6
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d100      	bne.n	80095b2 <_printf_float+0x28e>
 80095b0:	e716      	b.n	80093e0 <_printf_float+0xbc>
 80095b2:	3501      	adds	r5, #1
 80095b4:	e7e4      	b.n	8009580 <_printf_float+0x25c>
 80095b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	dc3b      	bgt.n	8009634 <_printf_float+0x310>
 80095bc:	2301      	movs	r3, #1
 80095be:	0038      	movs	r0, r7
 80095c0:	4a1b      	ldr	r2, [pc, #108]	; (8009630 <_printf_float+0x30c>)
 80095c2:	9908      	ldr	r1, [sp, #32]
 80095c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80095c6:	47b0      	blx	r6
 80095c8:	1c43      	adds	r3, r0, #1
 80095ca:	d100      	bne.n	80095ce <_printf_float+0x2aa>
 80095cc:	e708      	b.n	80093e0 <_printf_float+0xbc>
 80095ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80095d2:	4313      	orrs	r3, r2
 80095d4:	d102      	bne.n	80095dc <_printf_float+0x2b8>
 80095d6:	6823      	ldr	r3, [r4, #0]
 80095d8:	07db      	lsls	r3, r3, #31
 80095da:	d5d5      	bpl.n	8009588 <_printf_float+0x264>
 80095dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095de:	0038      	movs	r0, r7
 80095e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80095e2:	9908      	ldr	r1, [sp, #32]
 80095e4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80095e6:	47b0      	blx	r6
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d100      	bne.n	80095ee <_printf_float+0x2ca>
 80095ec:	e6f8      	b.n	80093e0 <_printf_float+0xbc>
 80095ee:	2300      	movs	r3, #0
 80095f0:	930a      	str	r3, [sp, #40]	; 0x28
 80095f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095f6:	425b      	negs	r3, r3
 80095f8:	4293      	cmp	r3, r2
 80095fa:	dc01      	bgt.n	8009600 <_printf_float+0x2dc>
 80095fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80095fe:	e792      	b.n	8009526 <_printf_float+0x202>
 8009600:	0022      	movs	r2, r4
 8009602:	2301      	movs	r3, #1
 8009604:	0038      	movs	r0, r7
 8009606:	9908      	ldr	r1, [sp, #32]
 8009608:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800960a:	321a      	adds	r2, #26
 800960c:	47b0      	blx	r6
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	d100      	bne.n	8009614 <_printf_float+0x2f0>
 8009612:	e6e5      	b.n	80093e0 <_printf_float+0xbc>
 8009614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009616:	3301      	adds	r3, #1
 8009618:	e7ea      	b.n	80095f0 <_printf_float+0x2cc>
 800961a:	46c0      	nop			; (mov r8, r8)
 800961c:	7fefffff 	.word	0x7fefffff
 8009620:	0800eb8c 	.word	0x0800eb8c
 8009624:	0800eb90 	.word	0x0800eb90
 8009628:	0800eb94 	.word	0x0800eb94
 800962c:	0800eb98 	.word	0x0800eb98
 8009630:	0800eb9c 	.word	0x0800eb9c
 8009634:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009636:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009638:	920a      	str	r2, [sp, #40]	; 0x28
 800963a:	429a      	cmp	r2, r3
 800963c:	dd00      	ble.n	8009640 <_printf_float+0x31c>
 800963e:	930a      	str	r3, [sp, #40]	; 0x28
 8009640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009642:	2b00      	cmp	r3, #0
 8009644:	dc3d      	bgt.n	80096c2 <_printf_float+0x39e>
 8009646:	2300      	movs	r3, #0
 8009648:	930e      	str	r3, [sp, #56]	; 0x38
 800964a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800964c:	43db      	mvns	r3, r3
 800964e:	17db      	asrs	r3, r3, #31
 8009650:	930f      	str	r3, [sp, #60]	; 0x3c
 8009652:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009654:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009656:	930c      	str	r3, [sp, #48]	; 0x30
 8009658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800965a:	4013      	ands	r3, r2
 800965c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800965e:	1ad3      	subs	r3, r2, r3
 8009660:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009662:	4293      	cmp	r3, r2
 8009664:	dc36      	bgt.n	80096d4 <_printf_float+0x3b0>
 8009666:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009668:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800966a:	4293      	cmp	r3, r2
 800966c:	db40      	blt.n	80096f0 <_printf_float+0x3cc>
 800966e:	6823      	ldr	r3, [r4, #0]
 8009670:	07db      	lsls	r3, r3, #31
 8009672:	d43d      	bmi.n	80096f0 <_printf_float+0x3cc>
 8009674:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009676:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009678:	9911      	ldr	r1, [sp, #68]	; 0x44
 800967a:	1ad3      	subs	r3, r2, r3
 800967c:	1a52      	subs	r2, r2, r1
 800967e:	920a      	str	r2, [sp, #40]	; 0x28
 8009680:	429a      	cmp	r2, r3
 8009682:	dd00      	ble.n	8009686 <_printf_float+0x362>
 8009684:	930a      	str	r3, [sp, #40]	; 0x28
 8009686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009688:	2b00      	cmp	r3, #0
 800968a:	dc3a      	bgt.n	8009702 <_printf_float+0x3de>
 800968c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800968e:	2500      	movs	r5, #0
 8009690:	43db      	mvns	r3, r3
 8009692:	17db      	asrs	r3, r3, #31
 8009694:	930b      	str	r3, [sp, #44]	; 0x2c
 8009696:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009698:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800969a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800969c:	1a9b      	subs	r3, r3, r2
 800969e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096a0:	400a      	ands	r2, r1
 80096a2:	1a9b      	subs	r3, r3, r2
 80096a4:	42ab      	cmp	r3, r5
 80096a6:	dc00      	bgt.n	80096aa <_printf_float+0x386>
 80096a8:	e76e      	b.n	8009588 <_printf_float+0x264>
 80096aa:	0022      	movs	r2, r4
 80096ac:	2301      	movs	r3, #1
 80096ae:	0038      	movs	r0, r7
 80096b0:	9908      	ldr	r1, [sp, #32]
 80096b2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80096b4:	321a      	adds	r2, #26
 80096b6:	47b0      	blx	r6
 80096b8:	1c43      	adds	r3, r0, #1
 80096ba:	d100      	bne.n	80096be <_printf_float+0x39a>
 80096bc:	e690      	b.n	80093e0 <_printf_float+0xbc>
 80096be:	3501      	adds	r5, #1
 80096c0:	e7e9      	b.n	8009696 <_printf_float+0x372>
 80096c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096c4:	002a      	movs	r2, r5
 80096c6:	0038      	movs	r0, r7
 80096c8:	9908      	ldr	r1, [sp, #32]
 80096ca:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80096cc:	47b0      	blx	r6
 80096ce:	1c43      	adds	r3, r0, #1
 80096d0:	d1b9      	bne.n	8009646 <_printf_float+0x322>
 80096d2:	e685      	b.n	80093e0 <_printf_float+0xbc>
 80096d4:	0022      	movs	r2, r4
 80096d6:	2301      	movs	r3, #1
 80096d8:	0038      	movs	r0, r7
 80096da:	9908      	ldr	r1, [sp, #32]
 80096dc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80096de:	321a      	adds	r2, #26
 80096e0:	47b0      	blx	r6
 80096e2:	1c43      	adds	r3, r0, #1
 80096e4:	d100      	bne.n	80096e8 <_printf_float+0x3c4>
 80096e6:	e67b      	b.n	80093e0 <_printf_float+0xbc>
 80096e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096ea:	3301      	adds	r3, #1
 80096ec:	930e      	str	r3, [sp, #56]	; 0x38
 80096ee:	e7b0      	b.n	8009652 <_printf_float+0x32e>
 80096f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096f2:	0038      	movs	r0, r7
 80096f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096f6:	9908      	ldr	r1, [sp, #32]
 80096f8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80096fa:	47b0      	blx	r6
 80096fc:	1c43      	adds	r3, r0, #1
 80096fe:	d1b9      	bne.n	8009674 <_printf_float+0x350>
 8009700:	e66e      	b.n	80093e0 <_printf_float+0xbc>
 8009702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009704:	0038      	movs	r0, r7
 8009706:	18ea      	adds	r2, r5, r3
 8009708:	9908      	ldr	r1, [sp, #32]
 800970a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800970c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800970e:	47a8      	blx	r5
 8009710:	1c43      	adds	r3, r0, #1
 8009712:	d1bb      	bne.n	800968c <_printf_float+0x368>
 8009714:	e664      	b.n	80093e0 <_printf_float+0xbc>
 8009716:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009718:	2b01      	cmp	r3, #1
 800971a:	dc02      	bgt.n	8009722 <_printf_float+0x3fe>
 800971c:	2301      	movs	r3, #1
 800971e:	421a      	tst	r2, r3
 8009720:	d038      	beq.n	8009794 <_printf_float+0x470>
 8009722:	2301      	movs	r3, #1
 8009724:	002a      	movs	r2, r5
 8009726:	0038      	movs	r0, r7
 8009728:	9908      	ldr	r1, [sp, #32]
 800972a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800972c:	47b0      	blx	r6
 800972e:	1c43      	adds	r3, r0, #1
 8009730:	d100      	bne.n	8009734 <_printf_float+0x410>
 8009732:	e655      	b.n	80093e0 <_printf_float+0xbc>
 8009734:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009736:	0038      	movs	r0, r7
 8009738:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800973a:	9908      	ldr	r1, [sp, #32]
 800973c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800973e:	47b0      	blx	r6
 8009740:	1c43      	adds	r3, r0, #1
 8009742:	d100      	bne.n	8009746 <_printf_float+0x422>
 8009744:	e64c      	b.n	80093e0 <_printf_float+0xbc>
 8009746:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009748:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800974a:	2200      	movs	r2, #0
 800974c:	2300      	movs	r3, #0
 800974e:	f7f6 fe79 	bl	8000444 <__aeabi_dcmpeq>
 8009752:	2800      	cmp	r0, #0
 8009754:	d11c      	bne.n	8009790 <_printf_float+0x46c>
 8009756:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009758:	1c6a      	adds	r2, r5, #1
 800975a:	3b01      	subs	r3, #1
 800975c:	0038      	movs	r0, r7
 800975e:	9908      	ldr	r1, [sp, #32]
 8009760:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009762:	47a8      	blx	r5
 8009764:	1c43      	adds	r3, r0, #1
 8009766:	d10f      	bne.n	8009788 <_printf_float+0x464>
 8009768:	e63a      	b.n	80093e0 <_printf_float+0xbc>
 800976a:	0022      	movs	r2, r4
 800976c:	2301      	movs	r3, #1
 800976e:	0038      	movs	r0, r7
 8009770:	9908      	ldr	r1, [sp, #32]
 8009772:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009774:	321a      	adds	r2, #26
 8009776:	47b0      	blx	r6
 8009778:	1c43      	adds	r3, r0, #1
 800977a:	d100      	bne.n	800977e <_printf_float+0x45a>
 800977c:	e630      	b.n	80093e0 <_printf_float+0xbc>
 800977e:	3501      	adds	r5, #1
 8009780:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009782:	3b01      	subs	r3, #1
 8009784:	42ab      	cmp	r3, r5
 8009786:	dcf0      	bgt.n	800976a <_printf_float+0x446>
 8009788:	0022      	movs	r2, r4
 800978a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800978c:	3250      	adds	r2, #80	; 0x50
 800978e:	e6cb      	b.n	8009528 <_printf_float+0x204>
 8009790:	2500      	movs	r5, #0
 8009792:	e7f5      	b.n	8009780 <_printf_float+0x45c>
 8009794:	002a      	movs	r2, r5
 8009796:	e7e1      	b.n	800975c <_printf_float+0x438>
 8009798:	0022      	movs	r2, r4
 800979a:	2301      	movs	r3, #1
 800979c:	0038      	movs	r0, r7
 800979e:	9908      	ldr	r1, [sp, #32]
 80097a0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80097a2:	3219      	adds	r2, #25
 80097a4:	47b0      	blx	r6
 80097a6:	1c43      	adds	r3, r0, #1
 80097a8:	d100      	bne.n	80097ac <_printf_float+0x488>
 80097aa:	e619      	b.n	80093e0 <_printf_float+0xbc>
 80097ac:	3501      	adds	r5, #1
 80097ae:	68e3      	ldr	r3, [r4, #12]
 80097b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80097b2:	1a9b      	subs	r3, r3, r2
 80097b4:	42ab      	cmp	r3, r5
 80097b6:	dcef      	bgt.n	8009798 <_printf_float+0x474>
 80097b8:	e6ea      	b.n	8009590 <_printf_float+0x26c>
 80097ba:	2500      	movs	r5, #0
 80097bc:	e7f7      	b.n	80097ae <_printf_float+0x48a>
 80097be:	46c0      	nop			; (mov r8, r8)

080097c0 <_printf_common>:
 80097c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097c2:	0015      	movs	r5, r2
 80097c4:	9301      	str	r3, [sp, #4]
 80097c6:	688a      	ldr	r2, [r1, #8]
 80097c8:	690b      	ldr	r3, [r1, #16]
 80097ca:	000c      	movs	r4, r1
 80097cc:	9000      	str	r0, [sp, #0]
 80097ce:	4293      	cmp	r3, r2
 80097d0:	da00      	bge.n	80097d4 <_printf_common+0x14>
 80097d2:	0013      	movs	r3, r2
 80097d4:	0022      	movs	r2, r4
 80097d6:	602b      	str	r3, [r5, #0]
 80097d8:	3243      	adds	r2, #67	; 0x43
 80097da:	7812      	ldrb	r2, [r2, #0]
 80097dc:	2a00      	cmp	r2, #0
 80097de:	d001      	beq.n	80097e4 <_printf_common+0x24>
 80097e0:	3301      	adds	r3, #1
 80097e2:	602b      	str	r3, [r5, #0]
 80097e4:	6823      	ldr	r3, [r4, #0]
 80097e6:	069b      	lsls	r3, r3, #26
 80097e8:	d502      	bpl.n	80097f0 <_printf_common+0x30>
 80097ea:	682b      	ldr	r3, [r5, #0]
 80097ec:	3302      	adds	r3, #2
 80097ee:	602b      	str	r3, [r5, #0]
 80097f0:	6822      	ldr	r2, [r4, #0]
 80097f2:	2306      	movs	r3, #6
 80097f4:	0017      	movs	r7, r2
 80097f6:	401f      	ands	r7, r3
 80097f8:	421a      	tst	r2, r3
 80097fa:	d027      	beq.n	800984c <_printf_common+0x8c>
 80097fc:	0023      	movs	r3, r4
 80097fe:	3343      	adds	r3, #67	; 0x43
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	1e5a      	subs	r2, r3, #1
 8009804:	4193      	sbcs	r3, r2
 8009806:	6822      	ldr	r2, [r4, #0]
 8009808:	0692      	lsls	r2, r2, #26
 800980a:	d430      	bmi.n	800986e <_printf_common+0xae>
 800980c:	0022      	movs	r2, r4
 800980e:	9901      	ldr	r1, [sp, #4]
 8009810:	9800      	ldr	r0, [sp, #0]
 8009812:	9e08      	ldr	r6, [sp, #32]
 8009814:	3243      	adds	r2, #67	; 0x43
 8009816:	47b0      	blx	r6
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d025      	beq.n	8009868 <_printf_common+0xa8>
 800981c:	2306      	movs	r3, #6
 800981e:	6820      	ldr	r0, [r4, #0]
 8009820:	682a      	ldr	r2, [r5, #0]
 8009822:	68e1      	ldr	r1, [r4, #12]
 8009824:	2500      	movs	r5, #0
 8009826:	4003      	ands	r3, r0
 8009828:	2b04      	cmp	r3, #4
 800982a:	d103      	bne.n	8009834 <_printf_common+0x74>
 800982c:	1a8d      	subs	r5, r1, r2
 800982e:	43eb      	mvns	r3, r5
 8009830:	17db      	asrs	r3, r3, #31
 8009832:	401d      	ands	r5, r3
 8009834:	68a3      	ldr	r3, [r4, #8]
 8009836:	6922      	ldr	r2, [r4, #16]
 8009838:	4293      	cmp	r3, r2
 800983a:	dd01      	ble.n	8009840 <_printf_common+0x80>
 800983c:	1a9b      	subs	r3, r3, r2
 800983e:	18ed      	adds	r5, r5, r3
 8009840:	2700      	movs	r7, #0
 8009842:	42bd      	cmp	r5, r7
 8009844:	d120      	bne.n	8009888 <_printf_common+0xc8>
 8009846:	2000      	movs	r0, #0
 8009848:	e010      	b.n	800986c <_printf_common+0xac>
 800984a:	3701      	adds	r7, #1
 800984c:	68e3      	ldr	r3, [r4, #12]
 800984e:	682a      	ldr	r2, [r5, #0]
 8009850:	1a9b      	subs	r3, r3, r2
 8009852:	42bb      	cmp	r3, r7
 8009854:	ddd2      	ble.n	80097fc <_printf_common+0x3c>
 8009856:	0022      	movs	r2, r4
 8009858:	2301      	movs	r3, #1
 800985a:	9901      	ldr	r1, [sp, #4]
 800985c:	9800      	ldr	r0, [sp, #0]
 800985e:	9e08      	ldr	r6, [sp, #32]
 8009860:	3219      	adds	r2, #25
 8009862:	47b0      	blx	r6
 8009864:	1c43      	adds	r3, r0, #1
 8009866:	d1f0      	bne.n	800984a <_printf_common+0x8a>
 8009868:	2001      	movs	r0, #1
 800986a:	4240      	negs	r0, r0
 800986c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800986e:	2030      	movs	r0, #48	; 0x30
 8009870:	18e1      	adds	r1, r4, r3
 8009872:	3143      	adds	r1, #67	; 0x43
 8009874:	7008      	strb	r0, [r1, #0]
 8009876:	0021      	movs	r1, r4
 8009878:	1c5a      	adds	r2, r3, #1
 800987a:	3145      	adds	r1, #69	; 0x45
 800987c:	7809      	ldrb	r1, [r1, #0]
 800987e:	18a2      	adds	r2, r4, r2
 8009880:	3243      	adds	r2, #67	; 0x43
 8009882:	3302      	adds	r3, #2
 8009884:	7011      	strb	r1, [r2, #0]
 8009886:	e7c1      	b.n	800980c <_printf_common+0x4c>
 8009888:	0022      	movs	r2, r4
 800988a:	2301      	movs	r3, #1
 800988c:	9901      	ldr	r1, [sp, #4]
 800988e:	9800      	ldr	r0, [sp, #0]
 8009890:	9e08      	ldr	r6, [sp, #32]
 8009892:	321a      	adds	r2, #26
 8009894:	47b0      	blx	r6
 8009896:	1c43      	adds	r3, r0, #1
 8009898:	d0e6      	beq.n	8009868 <_printf_common+0xa8>
 800989a:	3701      	adds	r7, #1
 800989c:	e7d1      	b.n	8009842 <_printf_common+0x82>
	...

080098a0 <_printf_i>:
 80098a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098a2:	b08b      	sub	sp, #44	; 0x2c
 80098a4:	9206      	str	r2, [sp, #24]
 80098a6:	000a      	movs	r2, r1
 80098a8:	3243      	adds	r2, #67	; 0x43
 80098aa:	9307      	str	r3, [sp, #28]
 80098ac:	9005      	str	r0, [sp, #20]
 80098ae:	9204      	str	r2, [sp, #16]
 80098b0:	7e0a      	ldrb	r2, [r1, #24]
 80098b2:	000c      	movs	r4, r1
 80098b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098b6:	2a78      	cmp	r2, #120	; 0x78
 80098b8:	d806      	bhi.n	80098c8 <_printf_i+0x28>
 80098ba:	2a62      	cmp	r2, #98	; 0x62
 80098bc:	d808      	bhi.n	80098d0 <_printf_i+0x30>
 80098be:	2a00      	cmp	r2, #0
 80098c0:	d100      	bne.n	80098c4 <_printf_i+0x24>
 80098c2:	e0c0      	b.n	8009a46 <_printf_i+0x1a6>
 80098c4:	2a58      	cmp	r2, #88	; 0x58
 80098c6:	d052      	beq.n	800996e <_printf_i+0xce>
 80098c8:	0026      	movs	r6, r4
 80098ca:	3642      	adds	r6, #66	; 0x42
 80098cc:	7032      	strb	r2, [r6, #0]
 80098ce:	e022      	b.n	8009916 <_printf_i+0x76>
 80098d0:	0010      	movs	r0, r2
 80098d2:	3863      	subs	r0, #99	; 0x63
 80098d4:	2815      	cmp	r0, #21
 80098d6:	d8f7      	bhi.n	80098c8 <_printf_i+0x28>
 80098d8:	f7f6 fc24 	bl	8000124 <__gnu_thumb1_case_shi>
 80098dc:	001f0016 	.word	0x001f0016
 80098e0:	fff6fff6 	.word	0xfff6fff6
 80098e4:	fff6fff6 	.word	0xfff6fff6
 80098e8:	fff6001f 	.word	0xfff6001f
 80098ec:	fff6fff6 	.word	0xfff6fff6
 80098f0:	00a8fff6 	.word	0x00a8fff6
 80098f4:	009a0036 	.word	0x009a0036
 80098f8:	fff6fff6 	.word	0xfff6fff6
 80098fc:	fff600b9 	.word	0xfff600b9
 8009900:	fff60036 	.word	0xfff60036
 8009904:	009efff6 	.word	0x009efff6
 8009908:	0026      	movs	r6, r4
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	3642      	adds	r6, #66	; 0x42
 800990e:	1d11      	adds	r1, r2, #4
 8009910:	6019      	str	r1, [r3, #0]
 8009912:	6813      	ldr	r3, [r2, #0]
 8009914:	7033      	strb	r3, [r6, #0]
 8009916:	2301      	movs	r3, #1
 8009918:	e0a7      	b.n	8009a6a <_printf_i+0x1ca>
 800991a:	6808      	ldr	r0, [r1, #0]
 800991c:	6819      	ldr	r1, [r3, #0]
 800991e:	1d0a      	adds	r2, r1, #4
 8009920:	0605      	lsls	r5, r0, #24
 8009922:	d50b      	bpl.n	800993c <_printf_i+0x9c>
 8009924:	680d      	ldr	r5, [r1, #0]
 8009926:	601a      	str	r2, [r3, #0]
 8009928:	2d00      	cmp	r5, #0
 800992a:	da03      	bge.n	8009934 <_printf_i+0x94>
 800992c:	232d      	movs	r3, #45	; 0x2d
 800992e:	9a04      	ldr	r2, [sp, #16]
 8009930:	426d      	negs	r5, r5
 8009932:	7013      	strb	r3, [r2, #0]
 8009934:	4b61      	ldr	r3, [pc, #388]	; (8009abc <_printf_i+0x21c>)
 8009936:	270a      	movs	r7, #10
 8009938:	9303      	str	r3, [sp, #12]
 800993a:	e032      	b.n	80099a2 <_printf_i+0x102>
 800993c:	680d      	ldr	r5, [r1, #0]
 800993e:	601a      	str	r2, [r3, #0]
 8009940:	0641      	lsls	r1, r0, #25
 8009942:	d5f1      	bpl.n	8009928 <_printf_i+0x88>
 8009944:	b22d      	sxth	r5, r5
 8009946:	e7ef      	b.n	8009928 <_printf_i+0x88>
 8009948:	680d      	ldr	r5, [r1, #0]
 800994a:	6819      	ldr	r1, [r3, #0]
 800994c:	1d08      	adds	r0, r1, #4
 800994e:	6018      	str	r0, [r3, #0]
 8009950:	062e      	lsls	r6, r5, #24
 8009952:	d501      	bpl.n	8009958 <_printf_i+0xb8>
 8009954:	680d      	ldr	r5, [r1, #0]
 8009956:	e003      	b.n	8009960 <_printf_i+0xc0>
 8009958:	066d      	lsls	r5, r5, #25
 800995a:	d5fb      	bpl.n	8009954 <_printf_i+0xb4>
 800995c:	680d      	ldr	r5, [r1, #0]
 800995e:	b2ad      	uxth	r5, r5
 8009960:	4b56      	ldr	r3, [pc, #344]	; (8009abc <_printf_i+0x21c>)
 8009962:	270a      	movs	r7, #10
 8009964:	9303      	str	r3, [sp, #12]
 8009966:	2a6f      	cmp	r2, #111	; 0x6f
 8009968:	d117      	bne.n	800999a <_printf_i+0xfa>
 800996a:	2708      	movs	r7, #8
 800996c:	e015      	b.n	800999a <_printf_i+0xfa>
 800996e:	3145      	adds	r1, #69	; 0x45
 8009970:	700a      	strb	r2, [r1, #0]
 8009972:	4a52      	ldr	r2, [pc, #328]	; (8009abc <_printf_i+0x21c>)
 8009974:	9203      	str	r2, [sp, #12]
 8009976:	681a      	ldr	r2, [r3, #0]
 8009978:	6821      	ldr	r1, [r4, #0]
 800997a:	ca20      	ldmia	r2!, {r5}
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	0608      	lsls	r0, r1, #24
 8009980:	d550      	bpl.n	8009a24 <_printf_i+0x184>
 8009982:	07cb      	lsls	r3, r1, #31
 8009984:	d502      	bpl.n	800998c <_printf_i+0xec>
 8009986:	2320      	movs	r3, #32
 8009988:	4319      	orrs	r1, r3
 800998a:	6021      	str	r1, [r4, #0]
 800998c:	2710      	movs	r7, #16
 800998e:	2d00      	cmp	r5, #0
 8009990:	d103      	bne.n	800999a <_printf_i+0xfa>
 8009992:	2320      	movs	r3, #32
 8009994:	6822      	ldr	r2, [r4, #0]
 8009996:	439a      	bics	r2, r3
 8009998:	6022      	str	r2, [r4, #0]
 800999a:	0023      	movs	r3, r4
 800999c:	2200      	movs	r2, #0
 800999e:	3343      	adds	r3, #67	; 0x43
 80099a0:	701a      	strb	r2, [r3, #0]
 80099a2:	6863      	ldr	r3, [r4, #4]
 80099a4:	60a3      	str	r3, [r4, #8]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	db03      	blt.n	80099b2 <_printf_i+0x112>
 80099aa:	2204      	movs	r2, #4
 80099ac:	6821      	ldr	r1, [r4, #0]
 80099ae:	4391      	bics	r1, r2
 80099b0:	6021      	str	r1, [r4, #0]
 80099b2:	2d00      	cmp	r5, #0
 80099b4:	d102      	bne.n	80099bc <_printf_i+0x11c>
 80099b6:	9e04      	ldr	r6, [sp, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00c      	beq.n	80099d6 <_printf_i+0x136>
 80099bc:	9e04      	ldr	r6, [sp, #16]
 80099be:	0028      	movs	r0, r5
 80099c0:	0039      	movs	r1, r7
 80099c2:	f7f6 fc3f 	bl	8000244 <__aeabi_uidivmod>
 80099c6:	9b03      	ldr	r3, [sp, #12]
 80099c8:	3e01      	subs	r6, #1
 80099ca:	5c5b      	ldrb	r3, [r3, r1]
 80099cc:	7033      	strb	r3, [r6, #0]
 80099ce:	002b      	movs	r3, r5
 80099d0:	0005      	movs	r5, r0
 80099d2:	429f      	cmp	r7, r3
 80099d4:	d9f3      	bls.n	80099be <_printf_i+0x11e>
 80099d6:	2f08      	cmp	r7, #8
 80099d8:	d109      	bne.n	80099ee <_printf_i+0x14e>
 80099da:	6823      	ldr	r3, [r4, #0]
 80099dc:	07db      	lsls	r3, r3, #31
 80099de:	d506      	bpl.n	80099ee <_printf_i+0x14e>
 80099e0:	6863      	ldr	r3, [r4, #4]
 80099e2:	6922      	ldr	r2, [r4, #16]
 80099e4:	4293      	cmp	r3, r2
 80099e6:	dc02      	bgt.n	80099ee <_printf_i+0x14e>
 80099e8:	2330      	movs	r3, #48	; 0x30
 80099ea:	3e01      	subs	r6, #1
 80099ec:	7033      	strb	r3, [r6, #0]
 80099ee:	9b04      	ldr	r3, [sp, #16]
 80099f0:	1b9b      	subs	r3, r3, r6
 80099f2:	6123      	str	r3, [r4, #16]
 80099f4:	9b07      	ldr	r3, [sp, #28]
 80099f6:	0021      	movs	r1, r4
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	9805      	ldr	r0, [sp, #20]
 80099fc:	9b06      	ldr	r3, [sp, #24]
 80099fe:	aa09      	add	r2, sp, #36	; 0x24
 8009a00:	f7ff fede 	bl	80097c0 <_printf_common>
 8009a04:	1c43      	adds	r3, r0, #1
 8009a06:	d135      	bne.n	8009a74 <_printf_i+0x1d4>
 8009a08:	2001      	movs	r0, #1
 8009a0a:	4240      	negs	r0, r0
 8009a0c:	b00b      	add	sp, #44	; 0x2c
 8009a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a10:	2220      	movs	r2, #32
 8009a12:	6809      	ldr	r1, [r1, #0]
 8009a14:	430a      	orrs	r2, r1
 8009a16:	6022      	str	r2, [r4, #0]
 8009a18:	0022      	movs	r2, r4
 8009a1a:	2178      	movs	r1, #120	; 0x78
 8009a1c:	3245      	adds	r2, #69	; 0x45
 8009a1e:	7011      	strb	r1, [r2, #0]
 8009a20:	4a27      	ldr	r2, [pc, #156]	; (8009ac0 <_printf_i+0x220>)
 8009a22:	e7a7      	b.n	8009974 <_printf_i+0xd4>
 8009a24:	0648      	lsls	r0, r1, #25
 8009a26:	d5ac      	bpl.n	8009982 <_printf_i+0xe2>
 8009a28:	b2ad      	uxth	r5, r5
 8009a2a:	e7aa      	b.n	8009982 <_printf_i+0xe2>
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	680d      	ldr	r5, [r1, #0]
 8009a30:	1d10      	adds	r0, r2, #4
 8009a32:	6949      	ldr	r1, [r1, #20]
 8009a34:	6018      	str	r0, [r3, #0]
 8009a36:	6813      	ldr	r3, [r2, #0]
 8009a38:	062e      	lsls	r6, r5, #24
 8009a3a:	d501      	bpl.n	8009a40 <_printf_i+0x1a0>
 8009a3c:	6019      	str	r1, [r3, #0]
 8009a3e:	e002      	b.n	8009a46 <_printf_i+0x1a6>
 8009a40:	066d      	lsls	r5, r5, #25
 8009a42:	d5fb      	bpl.n	8009a3c <_printf_i+0x19c>
 8009a44:	8019      	strh	r1, [r3, #0]
 8009a46:	2300      	movs	r3, #0
 8009a48:	9e04      	ldr	r6, [sp, #16]
 8009a4a:	6123      	str	r3, [r4, #16]
 8009a4c:	e7d2      	b.n	80099f4 <_printf_i+0x154>
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	1d11      	adds	r1, r2, #4
 8009a52:	6019      	str	r1, [r3, #0]
 8009a54:	6816      	ldr	r6, [r2, #0]
 8009a56:	2100      	movs	r1, #0
 8009a58:	0030      	movs	r0, r6
 8009a5a:	6862      	ldr	r2, [r4, #4]
 8009a5c:	f000 ff0a 	bl	800a874 <memchr>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d001      	beq.n	8009a68 <_printf_i+0x1c8>
 8009a64:	1b80      	subs	r0, r0, r6
 8009a66:	6060      	str	r0, [r4, #4]
 8009a68:	6863      	ldr	r3, [r4, #4]
 8009a6a:	6123      	str	r3, [r4, #16]
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9a04      	ldr	r2, [sp, #16]
 8009a70:	7013      	strb	r3, [r2, #0]
 8009a72:	e7bf      	b.n	80099f4 <_printf_i+0x154>
 8009a74:	6923      	ldr	r3, [r4, #16]
 8009a76:	0032      	movs	r2, r6
 8009a78:	9906      	ldr	r1, [sp, #24]
 8009a7a:	9805      	ldr	r0, [sp, #20]
 8009a7c:	9d07      	ldr	r5, [sp, #28]
 8009a7e:	47a8      	blx	r5
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d0c1      	beq.n	8009a08 <_printf_i+0x168>
 8009a84:	6823      	ldr	r3, [r4, #0]
 8009a86:	079b      	lsls	r3, r3, #30
 8009a88:	d415      	bmi.n	8009ab6 <_printf_i+0x216>
 8009a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a8c:	68e0      	ldr	r0, [r4, #12]
 8009a8e:	4298      	cmp	r0, r3
 8009a90:	dabc      	bge.n	8009a0c <_printf_i+0x16c>
 8009a92:	0018      	movs	r0, r3
 8009a94:	e7ba      	b.n	8009a0c <_printf_i+0x16c>
 8009a96:	0022      	movs	r2, r4
 8009a98:	2301      	movs	r3, #1
 8009a9a:	9906      	ldr	r1, [sp, #24]
 8009a9c:	9805      	ldr	r0, [sp, #20]
 8009a9e:	9e07      	ldr	r6, [sp, #28]
 8009aa0:	3219      	adds	r2, #25
 8009aa2:	47b0      	blx	r6
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d0af      	beq.n	8009a08 <_printf_i+0x168>
 8009aa8:	3501      	adds	r5, #1
 8009aaa:	68e3      	ldr	r3, [r4, #12]
 8009aac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009aae:	1a9b      	subs	r3, r3, r2
 8009ab0:	42ab      	cmp	r3, r5
 8009ab2:	dcf0      	bgt.n	8009a96 <_printf_i+0x1f6>
 8009ab4:	e7e9      	b.n	8009a8a <_printf_i+0x1ea>
 8009ab6:	2500      	movs	r5, #0
 8009ab8:	e7f7      	b.n	8009aaa <_printf_i+0x20a>
 8009aba:	46c0      	nop			; (mov r8, r8)
 8009abc:	0800eb9e 	.word	0x0800eb9e
 8009ac0:	0800ebaf 	.word	0x0800ebaf

08009ac4 <siprintf>:
 8009ac4:	b40e      	push	{r1, r2, r3}
 8009ac6:	b500      	push	{lr}
 8009ac8:	490b      	ldr	r1, [pc, #44]	; (8009af8 <siprintf+0x34>)
 8009aca:	b09c      	sub	sp, #112	; 0x70
 8009acc:	ab1d      	add	r3, sp, #116	; 0x74
 8009ace:	9002      	str	r0, [sp, #8]
 8009ad0:	9006      	str	r0, [sp, #24]
 8009ad2:	9107      	str	r1, [sp, #28]
 8009ad4:	9104      	str	r1, [sp, #16]
 8009ad6:	4809      	ldr	r0, [pc, #36]	; (8009afc <siprintf+0x38>)
 8009ad8:	4909      	ldr	r1, [pc, #36]	; (8009b00 <siprintf+0x3c>)
 8009ada:	cb04      	ldmia	r3!, {r2}
 8009adc:	9105      	str	r1, [sp, #20]
 8009ade:	6800      	ldr	r0, [r0, #0]
 8009ae0:	a902      	add	r1, sp, #8
 8009ae2:	9301      	str	r3, [sp, #4]
 8009ae4:	f001 fb90 	bl	800b208 <_svfiprintf_r>
 8009ae8:	2300      	movs	r3, #0
 8009aea:	9a02      	ldr	r2, [sp, #8]
 8009aec:	7013      	strb	r3, [r2, #0]
 8009aee:	b01c      	add	sp, #112	; 0x70
 8009af0:	bc08      	pop	{r3}
 8009af2:	b003      	add	sp, #12
 8009af4:	4718      	bx	r3
 8009af6:	46c0      	nop			; (mov r8, r8)
 8009af8:	7fffffff 	.word	0x7fffffff
 8009afc:	20000010 	.word	0x20000010
 8009b00:	ffff0208 	.word	0xffff0208

08009b04 <quorem>:
 8009b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b06:	0006      	movs	r6, r0
 8009b08:	690d      	ldr	r5, [r1, #16]
 8009b0a:	6933      	ldr	r3, [r6, #16]
 8009b0c:	b087      	sub	sp, #28
 8009b0e:	2000      	movs	r0, #0
 8009b10:	9102      	str	r1, [sp, #8]
 8009b12:	42ab      	cmp	r3, r5
 8009b14:	db6b      	blt.n	8009bee <quorem+0xea>
 8009b16:	000b      	movs	r3, r1
 8009b18:	3d01      	subs	r5, #1
 8009b1a:	00ac      	lsls	r4, r5, #2
 8009b1c:	3314      	adds	r3, #20
 8009b1e:	9305      	str	r3, [sp, #20]
 8009b20:	191b      	adds	r3, r3, r4
 8009b22:	9303      	str	r3, [sp, #12]
 8009b24:	0033      	movs	r3, r6
 8009b26:	3314      	adds	r3, #20
 8009b28:	9301      	str	r3, [sp, #4]
 8009b2a:	191c      	adds	r4, r3, r4
 8009b2c:	9b03      	ldr	r3, [sp, #12]
 8009b2e:	6827      	ldr	r7, [r4, #0]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	0038      	movs	r0, r7
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	3301      	adds	r3, #1
 8009b38:	0019      	movs	r1, r3
 8009b3a:	9304      	str	r3, [sp, #16]
 8009b3c:	f7f6 fafc 	bl	8000138 <__udivsi3>
 8009b40:	9b04      	ldr	r3, [sp, #16]
 8009b42:	9000      	str	r0, [sp, #0]
 8009b44:	429f      	cmp	r7, r3
 8009b46:	d329      	bcc.n	8009b9c <quorem+0x98>
 8009b48:	2300      	movs	r3, #0
 8009b4a:	469c      	mov	ip, r3
 8009b4c:	9801      	ldr	r0, [sp, #4]
 8009b4e:	9f05      	ldr	r7, [sp, #20]
 8009b50:	9304      	str	r3, [sp, #16]
 8009b52:	cf08      	ldmia	r7!, {r3}
 8009b54:	9a00      	ldr	r2, [sp, #0]
 8009b56:	b299      	uxth	r1, r3
 8009b58:	4351      	muls	r1, r2
 8009b5a:	0c1b      	lsrs	r3, r3, #16
 8009b5c:	4353      	muls	r3, r2
 8009b5e:	4461      	add	r1, ip
 8009b60:	0c0a      	lsrs	r2, r1, #16
 8009b62:	189b      	adds	r3, r3, r2
 8009b64:	0c1a      	lsrs	r2, r3, #16
 8009b66:	9305      	str	r3, [sp, #20]
 8009b68:	6803      	ldr	r3, [r0, #0]
 8009b6a:	4694      	mov	ip, r2
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	9b04      	ldr	r3, [sp, #16]
 8009b70:	b289      	uxth	r1, r1
 8009b72:	18d2      	adds	r2, r2, r3
 8009b74:	6803      	ldr	r3, [r0, #0]
 8009b76:	1a52      	subs	r2, r2, r1
 8009b78:	0c19      	lsrs	r1, r3, #16
 8009b7a:	466b      	mov	r3, sp
 8009b7c:	8a9b      	ldrh	r3, [r3, #20]
 8009b7e:	1acb      	subs	r3, r1, r3
 8009b80:	1411      	asrs	r1, r2, #16
 8009b82:	185b      	adds	r3, r3, r1
 8009b84:	1419      	asrs	r1, r3, #16
 8009b86:	b292      	uxth	r2, r2
 8009b88:	041b      	lsls	r3, r3, #16
 8009b8a:	431a      	orrs	r2, r3
 8009b8c:	9b03      	ldr	r3, [sp, #12]
 8009b8e:	9104      	str	r1, [sp, #16]
 8009b90:	c004      	stmia	r0!, {r2}
 8009b92:	42bb      	cmp	r3, r7
 8009b94:	d2dd      	bcs.n	8009b52 <quorem+0x4e>
 8009b96:	6823      	ldr	r3, [r4, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d02e      	beq.n	8009bfa <quorem+0xf6>
 8009b9c:	0030      	movs	r0, r6
 8009b9e:	9902      	ldr	r1, [sp, #8]
 8009ba0:	f001 f902 	bl	800ada8 <__mcmp>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	db21      	blt.n	8009bec <quorem+0xe8>
 8009ba8:	0030      	movs	r0, r6
 8009baa:	2400      	movs	r4, #0
 8009bac:	9b00      	ldr	r3, [sp, #0]
 8009bae:	9902      	ldr	r1, [sp, #8]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	3014      	adds	r0, #20
 8009bb6:	3114      	adds	r1, #20
 8009bb8:	6802      	ldr	r2, [r0, #0]
 8009bba:	c908      	ldmia	r1!, {r3}
 8009bbc:	b292      	uxth	r2, r2
 8009bbe:	1914      	adds	r4, r2, r4
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	1aa2      	subs	r2, r4, r2
 8009bc4:	6804      	ldr	r4, [r0, #0]
 8009bc6:	0c1b      	lsrs	r3, r3, #16
 8009bc8:	0c24      	lsrs	r4, r4, #16
 8009bca:	1ae3      	subs	r3, r4, r3
 8009bcc:	1414      	asrs	r4, r2, #16
 8009bce:	191b      	adds	r3, r3, r4
 8009bd0:	141c      	asrs	r4, r3, #16
 8009bd2:	b292      	uxth	r2, r2
 8009bd4:	041b      	lsls	r3, r3, #16
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	c008      	stmia	r0!, {r3}
 8009bda:	9b03      	ldr	r3, [sp, #12]
 8009bdc:	428b      	cmp	r3, r1
 8009bde:	d2eb      	bcs.n	8009bb8 <quorem+0xb4>
 8009be0:	9a01      	ldr	r2, [sp, #4]
 8009be2:	00ab      	lsls	r3, r5, #2
 8009be4:	18d3      	adds	r3, r2, r3
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	2a00      	cmp	r2, #0
 8009bea:	d010      	beq.n	8009c0e <quorem+0x10a>
 8009bec:	9800      	ldr	r0, [sp, #0]
 8009bee:	b007      	add	sp, #28
 8009bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d104      	bne.n	8009c02 <quorem+0xfe>
 8009bf8:	3d01      	subs	r5, #1
 8009bfa:	9b01      	ldr	r3, [sp, #4]
 8009bfc:	3c04      	subs	r4, #4
 8009bfe:	42a3      	cmp	r3, r4
 8009c00:	d3f7      	bcc.n	8009bf2 <quorem+0xee>
 8009c02:	6135      	str	r5, [r6, #16]
 8009c04:	e7ca      	b.n	8009b9c <quorem+0x98>
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	2a00      	cmp	r2, #0
 8009c0a:	d104      	bne.n	8009c16 <quorem+0x112>
 8009c0c:	3d01      	subs	r5, #1
 8009c0e:	9a01      	ldr	r2, [sp, #4]
 8009c10:	3b04      	subs	r3, #4
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d3f7      	bcc.n	8009c06 <quorem+0x102>
 8009c16:	6135      	str	r5, [r6, #16]
 8009c18:	e7e8      	b.n	8009bec <quorem+0xe8>
	...

08009c1c <_dtoa_r>:
 8009c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c1e:	b09d      	sub	sp, #116	; 0x74
 8009c20:	9202      	str	r2, [sp, #8]
 8009c22:	9303      	str	r3, [sp, #12]
 8009c24:	9b02      	ldr	r3, [sp, #8]
 8009c26:	9c03      	ldr	r4, [sp, #12]
 8009c28:	930a      	str	r3, [sp, #40]	; 0x28
 8009c2a:	940b      	str	r4, [sp, #44]	; 0x2c
 8009c2c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009c2e:	0007      	movs	r7, r0
 8009c30:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8009c32:	2c00      	cmp	r4, #0
 8009c34:	d10e      	bne.n	8009c54 <_dtoa_r+0x38>
 8009c36:	2010      	movs	r0, #16
 8009c38:	f000 fe12 	bl	800a860 <malloc>
 8009c3c:	1e02      	subs	r2, r0, #0
 8009c3e:	6278      	str	r0, [r7, #36]	; 0x24
 8009c40:	d104      	bne.n	8009c4c <_dtoa_r+0x30>
 8009c42:	21ea      	movs	r1, #234	; 0xea
 8009c44:	4bc0      	ldr	r3, [pc, #768]	; (8009f48 <_dtoa_r+0x32c>)
 8009c46:	48c1      	ldr	r0, [pc, #772]	; (8009f4c <_dtoa_r+0x330>)
 8009c48:	f001 fbf0 	bl	800b42c <__assert_func>
 8009c4c:	6044      	str	r4, [r0, #4]
 8009c4e:	6084      	str	r4, [r0, #8]
 8009c50:	6004      	str	r4, [r0, #0]
 8009c52:	60c4      	str	r4, [r0, #12]
 8009c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c56:	6819      	ldr	r1, [r3, #0]
 8009c58:	2900      	cmp	r1, #0
 8009c5a:	d00a      	beq.n	8009c72 <_dtoa_r+0x56>
 8009c5c:	685a      	ldr	r2, [r3, #4]
 8009c5e:	2301      	movs	r3, #1
 8009c60:	4093      	lsls	r3, r2
 8009c62:	604a      	str	r2, [r1, #4]
 8009c64:	608b      	str	r3, [r1, #8]
 8009c66:	0038      	movs	r0, r7
 8009c68:	f000 fe5c 	bl	800a924 <_Bfree>
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c70:	601a      	str	r2, [r3, #0]
 8009c72:	9b03      	ldr	r3, [sp, #12]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	da21      	bge.n	8009cbc <_dtoa_r+0xa0>
 8009c78:	2301      	movs	r3, #1
 8009c7a:	602b      	str	r3, [r5, #0]
 8009c7c:	9b03      	ldr	r3, [sp, #12]
 8009c7e:	005b      	lsls	r3, r3, #1
 8009c80:	085b      	lsrs	r3, r3, #1
 8009c82:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c84:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009c86:	4bb2      	ldr	r3, [pc, #712]	; (8009f50 <_dtoa_r+0x334>)
 8009c88:	002a      	movs	r2, r5
 8009c8a:	9318      	str	r3, [sp, #96]	; 0x60
 8009c8c:	401a      	ands	r2, r3
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d117      	bne.n	8009cc2 <_dtoa_r+0xa6>
 8009c92:	4bb0      	ldr	r3, [pc, #704]	; (8009f54 <_dtoa_r+0x338>)
 8009c94:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009c96:	0328      	lsls	r0, r5, #12
 8009c98:	6013      	str	r3, [r2, #0]
 8009c9a:	9b02      	ldr	r3, [sp, #8]
 8009c9c:	0b00      	lsrs	r0, r0, #12
 8009c9e:	4318      	orrs	r0, r3
 8009ca0:	d101      	bne.n	8009ca6 <_dtoa_r+0x8a>
 8009ca2:	f000 fdc3 	bl	800a82c <_dtoa_r+0xc10>
 8009ca6:	48ac      	ldr	r0, [pc, #688]	; (8009f58 <_dtoa_r+0x33c>)
 8009ca8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009caa:	9005      	str	r0, [sp, #20]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d002      	beq.n	8009cb6 <_dtoa_r+0x9a>
 8009cb0:	4baa      	ldr	r3, [pc, #680]	; (8009f5c <_dtoa_r+0x340>)
 8009cb2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009cb4:	6013      	str	r3, [r2, #0]
 8009cb6:	9805      	ldr	r0, [sp, #20]
 8009cb8:	b01d      	add	sp, #116	; 0x74
 8009cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	602b      	str	r3, [r5, #0]
 8009cc0:	e7e0      	b.n	8009c84 <_dtoa_r+0x68>
 8009cc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cc4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009cc6:	9312      	str	r3, [sp, #72]	; 0x48
 8009cc8:	9413      	str	r4, [sp, #76]	; 0x4c
 8009cca:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009ccc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009cce:	2200      	movs	r2, #0
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f7f6 fbb7 	bl	8000444 <__aeabi_dcmpeq>
 8009cd6:	1e04      	subs	r4, r0, #0
 8009cd8:	d00b      	beq.n	8009cf2 <_dtoa_r+0xd6>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009cde:	6013      	str	r3, [r2, #0]
 8009ce0:	4b9f      	ldr	r3, [pc, #636]	; (8009f60 <_dtoa_r+0x344>)
 8009ce2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009ce4:	9305      	str	r3, [sp, #20]
 8009ce6:	2a00      	cmp	r2, #0
 8009ce8:	d0e5      	beq.n	8009cb6 <_dtoa_r+0x9a>
 8009cea:	4a9e      	ldr	r2, [pc, #632]	; (8009f64 <_dtoa_r+0x348>)
 8009cec:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009cee:	600a      	str	r2, [r1, #0]
 8009cf0:	e7e1      	b.n	8009cb6 <_dtoa_r+0x9a>
 8009cf2:	ab1a      	add	r3, sp, #104	; 0x68
 8009cf4:	9301      	str	r3, [sp, #4]
 8009cf6:	ab1b      	add	r3, sp, #108	; 0x6c
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	0038      	movs	r0, r7
 8009cfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009cfe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d00:	f001 f906 	bl	800af10 <__d2b>
 8009d04:	006e      	lsls	r6, r5, #1
 8009d06:	9004      	str	r0, [sp, #16]
 8009d08:	0d76      	lsrs	r6, r6, #21
 8009d0a:	d100      	bne.n	8009d0e <_dtoa_r+0xf2>
 8009d0c:	e07c      	b.n	8009e08 <_dtoa_r+0x1ec>
 8009d0e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009d10:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009d12:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d14:	4a94      	ldr	r2, [pc, #592]	; (8009f68 <_dtoa_r+0x34c>)
 8009d16:	031b      	lsls	r3, r3, #12
 8009d18:	0b1b      	lsrs	r3, r3, #12
 8009d1a:	431a      	orrs	r2, r3
 8009d1c:	0011      	movs	r1, r2
 8009d1e:	4b93      	ldr	r3, [pc, #588]	; (8009f6c <_dtoa_r+0x350>)
 8009d20:	9416      	str	r4, [sp, #88]	; 0x58
 8009d22:	18f6      	adds	r6, r6, r3
 8009d24:	2200      	movs	r2, #0
 8009d26:	4b92      	ldr	r3, [pc, #584]	; (8009f70 <_dtoa_r+0x354>)
 8009d28:	f7f8 fc96 	bl	8002658 <__aeabi_dsub>
 8009d2c:	4a91      	ldr	r2, [pc, #580]	; (8009f74 <_dtoa_r+0x358>)
 8009d2e:	4b92      	ldr	r3, [pc, #584]	; (8009f78 <_dtoa_r+0x35c>)
 8009d30:	f7f8 fa26 	bl	8002180 <__aeabi_dmul>
 8009d34:	4a91      	ldr	r2, [pc, #580]	; (8009f7c <_dtoa_r+0x360>)
 8009d36:	4b92      	ldr	r3, [pc, #584]	; (8009f80 <_dtoa_r+0x364>)
 8009d38:	f7f7 fab2 	bl	80012a0 <__aeabi_dadd>
 8009d3c:	0004      	movs	r4, r0
 8009d3e:	0030      	movs	r0, r6
 8009d40:	000d      	movs	r5, r1
 8009d42:	f7f9 f86f 	bl	8002e24 <__aeabi_i2d>
 8009d46:	4a8f      	ldr	r2, [pc, #572]	; (8009f84 <_dtoa_r+0x368>)
 8009d48:	4b8f      	ldr	r3, [pc, #572]	; (8009f88 <_dtoa_r+0x36c>)
 8009d4a:	f7f8 fa19 	bl	8002180 <__aeabi_dmul>
 8009d4e:	0002      	movs	r2, r0
 8009d50:	000b      	movs	r3, r1
 8009d52:	0020      	movs	r0, r4
 8009d54:	0029      	movs	r1, r5
 8009d56:	f7f7 faa3 	bl	80012a0 <__aeabi_dadd>
 8009d5a:	0004      	movs	r4, r0
 8009d5c:	000d      	movs	r5, r1
 8009d5e:	f7f9 f82b 	bl	8002db8 <__aeabi_d2iz>
 8009d62:	2200      	movs	r2, #0
 8009d64:	9002      	str	r0, [sp, #8]
 8009d66:	2300      	movs	r3, #0
 8009d68:	0020      	movs	r0, r4
 8009d6a:	0029      	movs	r1, r5
 8009d6c:	f7f6 fb70 	bl	8000450 <__aeabi_dcmplt>
 8009d70:	2800      	cmp	r0, #0
 8009d72:	d00b      	beq.n	8009d8c <_dtoa_r+0x170>
 8009d74:	9802      	ldr	r0, [sp, #8]
 8009d76:	f7f9 f855 	bl	8002e24 <__aeabi_i2d>
 8009d7a:	002b      	movs	r3, r5
 8009d7c:	0022      	movs	r2, r4
 8009d7e:	f7f6 fb61 	bl	8000444 <__aeabi_dcmpeq>
 8009d82:	4243      	negs	r3, r0
 8009d84:	4158      	adcs	r0, r3
 8009d86:	9b02      	ldr	r3, [sp, #8]
 8009d88:	1a1b      	subs	r3, r3, r0
 8009d8a:	9302      	str	r3, [sp, #8]
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	9315      	str	r3, [sp, #84]	; 0x54
 8009d90:	9b02      	ldr	r3, [sp, #8]
 8009d92:	2b16      	cmp	r3, #22
 8009d94:	d80f      	bhi.n	8009db6 <_dtoa_r+0x19a>
 8009d96:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009d98:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009d9a:	00da      	lsls	r2, r3, #3
 8009d9c:	4b7b      	ldr	r3, [pc, #492]	; (8009f8c <_dtoa_r+0x370>)
 8009d9e:	189b      	adds	r3, r3, r2
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	f7f6 fb54 	bl	8000450 <__aeabi_dcmplt>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d049      	beq.n	8009e40 <_dtoa_r+0x224>
 8009dac:	9b02      	ldr	r3, [sp, #8]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	9302      	str	r3, [sp, #8]
 8009db2:	2300      	movs	r3, #0
 8009db4:	9315      	str	r3, [sp, #84]	; 0x54
 8009db6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009db8:	1b9e      	subs	r6, r3, r6
 8009dba:	2300      	movs	r3, #0
 8009dbc:	9308      	str	r3, [sp, #32]
 8009dbe:	0033      	movs	r3, r6
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	930d      	str	r3, [sp, #52]	; 0x34
 8009dc4:	d504      	bpl.n	8009dd0 <_dtoa_r+0x1b4>
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	1b9b      	subs	r3, r3, r6
 8009dca:	9308      	str	r3, [sp, #32]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	930d      	str	r3, [sp, #52]	; 0x34
 8009dd0:	9b02      	ldr	r3, [sp, #8]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	db36      	blt.n	8009e44 <_dtoa_r+0x228>
 8009dd6:	9a02      	ldr	r2, [sp, #8]
 8009dd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dda:	4694      	mov	ip, r2
 8009ddc:	4463      	add	r3, ip
 8009dde:	930d      	str	r3, [sp, #52]	; 0x34
 8009de0:	2300      	movs	r3, #0
 8009de2:	9214      	str	r2, [sp, #80]	; 0x50
 8009de4:	930e      	str	r3, [sp, #56]	; 0x38
 8009de6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009de8:	2401      	movs	r4, #1
 8009dea:	2b09      	cmp	r3, #9
 8009dec:	d862      	bhi.n	8009eb4 <_dtoa_r+0x298>
 8009dee:	2b05      	cmp	r3, #5
 8009df0:	dd02      	ble.n	8009df8 <_dtoa_r+0x1dc>
 8009df2:	2400      	movs	r4, #0
 8009df4:	3b04      	subs	r3, #4
 8009df6:	9322      	str	r3, [sp, #136]	; 0x88
 8009df8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dfa:	1e98      	subs	r0, r3, #2
 8009dfc:	2803      	cmp	r0, #3
 8009dfe:	d862      	bhi.n	8009ec6 <_dtoa_r+0x2aa>
 8009e00:	f7f6 f986 	bl	8000110 <__gnu_thumb1_case_uqi>
 8009e04:	56343629 	.word	0x56343629
 8009e08:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009e0a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009e0c:	189e      	adds	r6, r3, r2
 8009e0e:	4b60      	ldr	r3, [pc, #384]	; (8009f90 <_dtoa_r+0x374>)
 8009e10:	18f2      	adds	r2, r6, r3
 8009e12:	2a20      	cmp	r2, #32
 8009e14:	dd0f      	ble.n	8009e36 <_dtoa_r+0x21a>
 8009e16:	2340      	movs	r3, #64	; 0x40
 8009e18:	1a9b      	subs	r3, r3, r2
 8009e1a:	409d      	lsls	r5, r3
 8009e1c:	4b5d      	ldr	r3, [pc, #372]	; (8009f94 <_dtoa_r+0x378>)
 8009e1e:	9802      	ldr	r0, [sp, #8]
 8009e20:	18f3      	adds	r3, r6, r3
 8009e22:	40d8      	lsrs	r0, r3
 8009e24:	4328      	orrs	r0, r5
 8009e26:	f7f9 f82d 	bl	8002e84 <__aeabi_ui2d>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	4c5a      	ldr	r4, [pc, #360]	; (8009f98 <_dtoa_r+0x37c>)
 8009e2e:	3e01      	subs	r6, #1
 8009e30:	1909      	adds	r1, r1, r4
 8009e32:	9316      	str	r3, [sp, #88]	; 0x58
 8009e34:	e776      	b.n	8009d24 <_dtoa_r+0x108>
 8009e36:	2320      	movs	r3, #32
 8009e38:	9802      	ldr	r0, [sp, #8]
 8009e3a:	1a9b      	subs	r3, r3, r2
 8009e3c:	4098      	lsls	r0, r3
 8009e3e:	e7f2      	b.n	8009e26 <_dtoa_r+0x20a>
 8009e40:	9015      	str	r0, [sp, #84]	; 0x54
 8009e42:	e7b8      	b.n	8009db6 <_dtoa_r+0x19a>
 8009e44:	9b08      	ldr	r3, [sp, #32]
 8009e46:	9a02      	ldr	r2, [sp, #8]
 8009e48:	1a9b      	subs	r3, r3, r2
 8009e4a:	9308      	str	r3, [sp, #32]
 8009e4c:	4253      	negs	r3, r2
 8009e4e:	930e      	str	r3, [sp, #56]	; 0x38
 8009e50:	2300      	movs	r3, #0
 8009e52:	9314      	str	r3, [sp, #80]	; 0x50
 8009e54:	e7c7      	b.n	8009de6 <_dtoa_r+0x1ca>
 8009e56:	2300      	movs	r3, #0
 8009e58:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	dc36      	bgt.n	8009ece <_dtoa_r+0x2b2>
 8009e60:	2301      	movs	r3, #1
 8009e62:	001a      	movs	r2, r3
 8009e64:	930c      	str	r3, [sp, #48]	; 0x30
 8009e66:	9306      	str	r3, [sp, #24]
 8009e68:	9223      	str	r2, [sp, #140]	; 0x8c
 8009e6a:	e00d      	b.n	8009e88 <_dtoa_r+0x26c>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	e7f3      	b.n	8009e58 <_dtoa_r+0x23c>
 8009e70:	2300      	movs	r3, #0
 8009e72:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009e74:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e76:	4694      	mov	ip, r2
 8009e78:	9b02      	ldr	r3, [sp, #8]
 8009e7a:	4463      	add	r3, ip
 8009e7c:	930c      	str	r3, [sp, #48]	; 0x30
 8009e7e:	3301      	adds	r3, #1
 8009e80:	9306      	str	r3, [sp, #24]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	dc00      	bgt.n	8009e88 <_dtoa_r+0x26c>
 8009e86:	2301      	movs	r3, #1
 8009e88:	2200      	movs	r2, #0
 8009e8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009e8c:	6042      	str	r2, [r0, #4]
 8009e8e:	3204      	adds	r2, #4
 8009e90:	0015      	movs	r5, r2
 8009e92:	3514      	adds	r5, #20
 8009e94:	6841      	ldr	r1, [r0, #4]
 8009e96:	429d      	cmp	r5, r3
 8009e98:	d91d      	bls.n	8009ed6 <_dtoa_r+0x2ba>
 8009e9a:	0038      	movs	r0, r7
 8009e9c:	f000 fcfe 	bl	800a89c <_Balloc>
 8009ea0:	9005      	str	r0, [sp, #20]
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	d11b      	bne.n	8009ede <_dtoa_r+0x2c2>
 8009ea6:	21d5      	movs	r1, #213	; 0xd5
 8009ea8:	0002      	movs	r2, r0
 8009eaa:	4b3c      	ldr	r3, [pc, #240]	; (8009f9c <_dtoa_r+0x380>)
 8009eac:	0049      	lsls	r1, r1, #1
 8009eae:	e6ca      	b.n	8009c46 <_dtoa_r+0x2a>
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e7de      	b.n	8009e72 <_dtoa_r+0x256>
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	940f      	str	r4, [sp, #60]	; 0x3c
 8009eb8:	9322      	str	r3, [sp, #136]	; 0x88
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	930c      	str	r3, [sp, #48]	; 0x30
 8009ebe:	9306      	str	r3, [sp, #24]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	3313      	adds	r3, #19
 8009ec4:	e7d0      	b.n	8009e68 <_dtoa_r+0x24c>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009eca:	3b02      	subs	r3, #2
 8009ecc:	e7f6      	b.n	8009ebc <_dtoa_r+0x2a0>
 8009ece:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ed0:	930c      	str	r3, [sp, #48]	; 0x30
 8009ed2:	9306      	str	r3, [sp, #24]
 8009ed4:	e7d8      	b.n	8009e88 <_dtoa_r+0x26c>
 8009ed6:	3101      	adds	r1, #1
 8009ed8:	6041      	str	r1, [r0, #4]
 8009eda:	0052      	lsls	r2, r2, #1
 8009edc:	e7d8      	b.n	8009e90 <_dtoa_r+0x274>
 8009ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee0:	9a05      	ldr	r2, [sp, #20]
 8009ee2:	601a      	str	r2, [r3, #0]
 8009ee4:	9b06      	ldr	r3, [sp, #24]
 8009ee6:	2b0e      	cmp	r3, #14
 8009ee8:	d900      	bls.n	8009eec <_dtoa_r+0x2d0>
 8009eea:	e0eb      	b.n	800a0c4 <_dtoa_r+0x4a8>
 8009eec:	2c00      	cmp	r4, #0
 8009eee:	d100      	bne.n	8009ef2 <_dtoa_r+0x2d6>
 8009ef0:	e0e8      	b.n	800a0c4 <_dtoa_r+0x4a8>
 8009ef2:	9b02      	ldr	r3, [sp, #8]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	dd68      	ble.n	8009fca <_dtoa_r+0x3ae>
 8009ef8:	001a      	movs	r2, r3
 8009efa:	210f      	movs	r1, #15
 8009efc:	4b23      	ldr	r3, [pc, #140]	; (8009f8c <_dtoa_r+0x370>)
 8009efe:	400a      	ands	r2, r1
 8009f00:	00d2      	lsls	r2, r2, #3
 8009f02:	189b      	adds	r3, r3, r2
 8009f04:	681d      	ldr	r5, [r3, #0]
 8009f06:	685e      	ldr	r6, [r3, #4]
 8009f08:	9b02      	ldr	r3, [sp, #8]
 8009f0a:	111c      	asrs	r4, r3, #4
 8009f0c:	2302      	movs	r3, #2
 8009f0e:	9310      	str	r3, [sp, #64]	; 0x40
 8009f10:	9b02      	ldr	r3, [sp, #8]
 8009f12:	05db      	lsls	r3, r3, #23
 8009f14:	d50b      	bpl.n	8009f2e <_dtoa_r+0x312>
 8009f16:	4b22      	ldr	r3, [pc, #136]	; (8009fa0 <_dtoa_r+0x384>)
 8009f18:	400c      	ands	r4, r1
 8009f1a:	6a1a      	ldr	r2, [r3, #32]
 8009f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009f20:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009f22:	f7f7 fd27 	bl	8001974 <__aeabi_ddiv>
 8009f26:	2303      	movs	r3, #3
 8009f28:	900a      	str	r0, [sp, #40]	; 0x28
 8009f2a:	910b      	str	r1, [sp, #44]	; 0x2c
 8009f2c:	9310      	str	r3, [sp, #64]	; 0x40
 8009f2e:	4b1c      	ldr	r3, [pc, #112]	; (8009fa0 <_dtoa_r+0x384>)
 8009f30:	9307      	str	r3, [sp, #28]
 8009f32:	2c00      	cmp	r4, #0
 8009f34:	d136      	bne.n	8009fa4 <_dtoa_r+0x388>
 8009f36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009f38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f3a:	002a      	movs	r2, r5
 8009f3c:	0033      	movs	r3, r6
 8009f3e:	f7f7 fd19 	bl	8001974 <__aeabi_ddiv>
 8009f42:	900a      	str	r0, [sp, #40]	; 0x28
 8009f44:	910b      	str	r1, [sp, #44]	; 0x2c
 8009f46:	e05c      	b.n	800a002 <_dtoa_r+0x3e6>
 8009f48:	0800ebcd 	.word	0x0800ebcd
 8009f4c:	0800ebe4 	.word	0x0800ebe4
 8009f50:	7ff00000 	.word	0x7ff00000
 8009f54:	0000270f 	.word	0x0000270f
 8009f58:	0800ebc9 	.word	0x0800ebc9
 8009f5c:	0800ebcc 	.word	0x0800ebcc
 8009f60:	0800eb9c 	.word	0x0800eb9c
 8009f64:	0800eb9d 	.word	0x0800eb9d
 8009f68:	3ff00000 	.word	0x3ff00000
 8009f6c:	fffffc01 	.word	0xfffffc01
 8009f70:	3ff80000 	.word	0x3ff80000
 8009f74:	636f4361 	.word	0x636f4361
 8009f78:	3fd287a7 	.word	0x3fd287a7
 8009f7c:	8b60c8b3 	.word	0x8b60c8b3
 8009f80:	3fc68a28 	.word	0x3fc68a28
 8009f84:	509f79fb 	.word	0x509f79fb
 8009f88:	3fd34413 	.word	0x3fd34413
 8009f8c:	0800ece0 	.word	0x0800ece0
 8009f90:	00000432 	.word	0x00000432
 8009f94:	00000412 	.word	0x00000412
 8009f98:	fe100000 	.word	0xfe100000
 8009f9c:	0800ec43 	.word	0x0800ec43
 8009fa0:	0800ecb8 	.word	0x0800ecb8
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	421c      	tst	r4, r3
 8009fa8:	d00b      	beq.n	8009fc2 <_dtoa_r+0x3a6>
 8009faa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fac:	0028      	movs	r0, r5
 8009fae:	3301      	adds	r3, #1
 8009fb0:	9310      	str	r3, [sp, #64]	; 0x40
 8009fb2:	9b07      	ldr	r3, [sp, #28]
 8009fb4:	0031      	movs	r1, r6
 8009fb6:	681a      	ldr	r2, [r3, #0]
 8009fb8:	685b      	ldr	r3, [r3, #4]
 8009fba:	f7f8 f8e1 	bl	8002180 <__aeabi_dmul>
 8009fbe:	0005      	movs	r5, r0
 8009fc0:	000e      	movs	r6, r1
 8009fc2:	9b07      	ldr	r3, [sp, #28]
 8009fc4:	1064      	asrs	r4, r4, #1
 8009fc6:	3308      	adds	r3, #8
 8009fc8:	e7b2      	b.n	8009f30 <_dtoa_r+0x314>
 8009fca:	2302      	movs	r3, #2
 8009fcc:	9310      	str	r3, [sp, #64]	; 0x40
 8009fce:	9b02      	ldr	r3, [sp, #8]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d016      	beq.n	800a002 <_dtoa_r+0x3e6>
 8009fd4:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009fd6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009fd8:	425c      	negs	r4, r3
 8009fda:	230f      	movs	r3, #15
 8009fdc:	4ab5      	ldr	r2, [pc, #724]	; (800a2b4 <_dtoa_r+0x698>)
 8009fde:	4023      	ands	r3, r4
 8009fe0:	00db      	lsls	r3, r3, #3
 8009fe2:	18d3      	adds	r3, r2, r3
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	f7f8 f8ca 	bl	8002180 <__aeabi_dmul>
 8009fec:	2601      	movs	r6, #1
 8009fee:	2300      	movs	r3, #0
 8009ff0:	900a      	str	r0, [sp, #40]	; 0x28
 8009ff2:	910b      	str	r1, [sp, #44]	; 0x2c
 8009ff4:	4db0      	ldr	r5, [pc, #704]	; (800a2b8 <_dtoa_r+0x69c>)
 8009ff6:	1124      	asrs	r4, r4, #4
 8009ff8:	2c00      	cmp	r4, #0
 8009ffa:	d000      	beq.n	8009ffe <_dtoa_r+0x3e2>
 8009ffc:	e094      	b.n	800a128 <_dtoa_r+0x50c>
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d19f      	bne.n	8009f42 <_dtoa_r+0x326>
 800a002:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a004:	2b00      	cmp	r3, #0
 800a006:	d100      	bne.n	800a00a <_dtoa_r+0x3ee>
 800a008:	e09b      	b.n	800a142 <_dtoa_r+0x526>
 800a00a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a00c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a00e:	2200      	movs	r2, #0
 800a010:	0020      	movs	r0, r4
 800a012:	0029      	movs	r1, r5
 800a014:	4ba9      	ldr	r3, [pc, #676]	; (800a2bc <_dtoa_r+0x6a0>)
 800a016:	f7f6 fa1b 	bl	8000450 <__aeabi_dcmplt>
 800a01a:	2800      	cmp	r0, #0
 800a01c:	d100      	bne.n	800a020 <_dtoa_r+0x404>
 800a01e:	e090      	b.n	800a142 <_dtoa_r+0x526>
 800a020:	9b06      	ldr	r3, [sp, #24]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d100      	bne.n	800a028 <_dtoa_r+0x40c>
 800a026:	e08c      	b.n	800a142 <_dtoa_r+0x526>
 800a028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	dd46      	ble.n	800a0bc <_dtoa_r+0x4a0>
 800a02e:	9b02      	ldr	r3, [sp, #8]
 800a030:	2200      	movs	r2, #0
 800a032:	0020      	movs	r0, r4
 800a034:	0029      	movs	r1, r5
 800a036:	1e5e      	subs	r6, r3, #1
 800a038:	4ba1      	ldr	r3, [pc, #644]	; (800a2c0 <_dtoa_r+0x6a4>)
 800a03a:	f7f8 f8a1 	bl	8002180 <__aeabi_dmul>
 800a03e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a040:	900a      	str	r0, [sp, #40]	; 0x28
 800a042:	910b      	str	r1, [sp, #44]	; 0x2c
 800a044:	3301      	adds	r3, #1
 800a046:	9310      	str	r3, [sp, #64]	; 0x40
 800a048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a04a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a04c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a04e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a050:	9307      	str	r3, [sp, #28]
 800a052:	f7f8 fee7 	bl	8002e24 <__aeabi_i2d>
 800a056:	0022      	movs	r2, r4
 800a058:	002b      	movs	r3, r5
 800a05a:	f7f8 f891 	bl	8002180 <__aeabi_dmul>
 800a05e:	2200      	movs	r2, #0
 800a060:	4b98      	ldr	r3, [pc, #608]	; (800a2c4 <_dtoa_r+0x6a8>)
 800a062:	f7f7 f91d 	bl	80012a0 <__aeabi_dadd>
 800a066:	9010      	str	r0, [sp, #64]	; 0x40
 800a068:	9111      	str	r1, [sp, #68]	; 0x44
 800a06a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a06c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a06e:	920a      	str	r2, [sp, #40]	; 0x28
 800a070:	930b      	str	r3, [sp, #44]	; 0x2c
 800a072:	4a95      	ldr	r2, [pc, #596]	; (800a2c8 <_dtoa_r+0x6ac>)
 800a074:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a076:	4694      	mov	ip, r2
 800a078:	4463      	add	r3, ip
 800a07a:	9317      	str	r3, [sp, #92]	; 0x5c
 800a07c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a07e:	9b07      	ldr	r3, [sp, #28]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d161      	bne.n	800a148 <_dtoa_r+0x52c>
 800a084:	2200      	movs	r2, #0
 800a086:	0020      	movs	r0, r4
 800a088:	0029      	movs	r1, r5
 800a08a:	4b90      	ldr	r3, [pc, #576]	; (800a2cc <_dtoa_r+0x6b0>)
 800a08c:	f7f8 fae4 	bl	8002658 <__aeabi_dsub>
 800a090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a092:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a094:	0004      	movs	r4, r0
 800a096:	000d      	movs	r5, r1
 800a098:	f7f6 f9ee 	bl	8000478 <__aeabi_dcmpgt>
 800a09c:	2800      	cmp	r0, #0
 800a09e:	d000      	beq.n	800a0a2 <_dtoa_r+0x486>
 800a0a0:	e2b5      	b.n	800a60e <_dtoa_r+0x9f2>
 800a0a2:	488b      	ldr	r0, [pc, #556]	; (800a2d0 <_dtoa_r+0x6b4>)
 800a0a4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a0a6:	4684      	mov	ip, r0
 800a0a8:	4461      	add	r1, ip
 800a0aa:	000b      	movs	r3, r1
 800a0ac:	0020      	movs	r0, r4
 800a0ae:	0029      	movs	r1, r5
 800a0b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0b2:	f7f6 f9cd 	bl	8000450 <__aeabi_dcmplt>
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	d000      	beq.n	800a0bc <_dtoa_r+0x4a0>
 800a0ba:	e2a5      	b.n	800a608 <_dtoa_r+0x9ec>
 800a0bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a0be:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a0c0:	930a      	str	r3, [sp, #40]	; 0x28
 800a0c2:	940b      	str	r4, [sp, #44]	; 0x2c
 800a0c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	da00      	bge.n	800a0cc <_dtoa_r+0x4b0>
 800a0ca:	e171      	b.n	800a3b0 <_dtoa_r+0x794>
 800a0cc:	9a02      	ldr	r2, [sp, #8]
 800a0ce:	2a0e      	cmp	r2, #14
 800a0d0:	dd00      	ble.n	800a0d4 <_dtoa_r+0x4b8>
 800a0d2:	e16d      	b.n	800a3b0 <_dtoa_r+0x794>
 800a0d4:	4b77      	ldr	r3, [pc, #476]	; (800a2b4 <_dtoa_r+0x698>)
 800a0d6:	00d2      	lsls	r2, r2, #3
 800a0d8:	189b      	adds	r3, r3, r2
 800a0da:	685c      	ldr	r4, [r3, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	9308      	str	r3, [sp, #32]
 800a0e0:	9409      	str	r4, [sp, #36]	; 0x24
 800a0e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	db00      	blt.n	800a0ea <_dtoa_r+0x4ce>
 800a0e8:	e0f6      	b.n	800a2d8 <_dtoa_r+0x6bc>
 800a0ea:	9b06      	ldr	r3, [sp, #24]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	dd00      	ble.n	800a0f2 <_dtoa_r+0x4d6>
 800a0f0:	e0f2      	b.n	800a2d8 <_dtoa_r+0x6bc>
 800a0f2:	d000      	beq.n	800a0f6 <_dtoa_r+0x4da>
 800a0f4:	e288      	b.n	800a608 <_dtoa_r+0x9ec>
 800a0f6:	9808      	ldr	r0, [sp, #32]
 800a0f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	4b73      	ldr	r3, [pc, #460]	; (800a2cc <_dtoa_r+0x6b0>)
 800a0fe:	f7f8 f83f 	bl	8002180 <__aeabi_dmul>
 800a102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a106:	f7f6 f9c1 	bl	800048c <__aeabi_dcmpge>
 800a10a:	9e06      	ldr	r6, [sp, #24]
 800a10c:	0035      	movs	r5, r6
 800a10e:	2800      	cmp	r0, #0
 800a110:	d000      	beq.n	800a114 <_dtoa_r+0x4f8>
 800a112:	e25f      	b.n	800a5d4 <_dtoa_r+0x9b8>
 800a114:	9b05      	ldr	r3, [sp, #20]
 800a116:	9a05      	ldr	r2, [sp, #20]
 800a118:	3301      	adds	r3, #1
 800a11a:	9307      	str	r3, [sp, #28]
 800a11c:	2331      	movs	r3, #49	; 0x31
 800a11e:	7013      	strb	r3, [r2, #0]
 800a120:	9b02      	ldr	r3, [sp, #8]
 800a122:	3301      	adds	r3, #1
 800a124:	9302      	str	r3, [sp, #8]
 800a126:	e25a      	b.n	800a5de <_dtoa_r+0x9c2>
 800a128:	4234      	tst	r4, r6
 800a12a:	d007      	beq.n	800a13c <_dtoa_r+0x520>
 800a12c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a12e:	3301      	adds	r3, #1
 800a130:	9310      	str	r3, [sp, #64]	; 0x40
 800a132:	682a      	ldr	r2, [r5, #0]
 800a134:	686b      	ldr	r3, [r5, #4]
 800a136:	f7f8 f823 	bl	8002180 <__aeabi_dmul>
 800a13a:	0033      	movs	r3, r6
 800a13c:	1064      	asrs	r4, r4, #1
 800a13e:	3508      	adds	r5, #8
 800a140:	e75a      	b.n	8009ff8 <_dtoa_r+0x3dc>
 800a142:	9e02      	ldr	r6, [sp, #8]
 800a144:	9b06      	ldr	r3, [sp, #24]
 800a146:	e780      	b.n	800a04a <_dtoa_r+0x42e>
 800a148:	9b07      	ldr	r3, [sp, #28]
 800a14a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a14c:	1e5a      	subs	r2, r3, #1
 800a14e:	4b59      	ldr	r3, [pc, #356]	; (800a2b4 <_dtoa_r+0x698>)
 800a150:	00d2      	lsls	r2, r2, #3
 800a152:	189b      	adds	r3, r3, r2
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	2900      	cmp	r1, #0
 800a15a:	d051      	beq.n	800a200 <_dtoa_r+0x5e4>
 800a15c:	2000      	movs	r0, #0
 800a15e:	495d      	ldr	r1, [pc, #372]	; (800a2d4 <_dtoa_r+0x6b8>)
 800a160:	f7f7 fc08 	bl	8001974 <__aeabi_ddiv>
 800a164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a168:	f7f8 fa76 	bl	8002658 <__aeabi_dsub>
 800a16c:	9a05      	ldr	r2, [sp, #20]
 800a16e:	9b05      	ldr	r3, [sp, #20]
 800a170:	4694      	mov	ip, r2
 800a172:	9310      	str	r3, [sp, #64]	; 0x40
 800a174:	9b07      	ldr	r3, [sp, #28]
 800a176:	900a      	str	r0, [sp, #40]	; 0x28
 800a178:	910b      	str	r1, [sp, #44]	; 0x2c
 800a17a:	4463      	add	r3, ip
 800a17c:	9319      	str	r3, [sp, #100]	; 0x64
 800a17e:	0029      	movs	r1, r5
 800a180:	0020      	movs	r0, r4
 800a182:	f7f8 fe19 	bl	8002db8 <__aeabi_d2iz>
 800a186:	9017      	str	r0, [sp, #92]	; 0x5c
 800a188:	f7f8 fe4c 	bl	8002e24 <__aeabi_i2d>
 800a18c:	0002      	movs	r2, r0
 800a18e:	000b      	movs	r3, r1
 800a190:	0020      	movs	r0, r4
 800a192:	0029      	movs	r1, r5
 800a194:	f7f8 fa60 	bl	8002658 <__aeabi_dsub>
 800a198:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a19a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a19c:	3301      	adds	r3, #1
 800a19e:	9307      	str	r3, [sp, #28]
 800a1a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a1a2:	0004      	movs	r4, r0
 800a1a4:	3330      	adds	r3, #48	; 0x30
 800a1a6:	7013      	strb	r3, [r2, #0]
 800a1a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ac:	000d      	movs	r5, r1
 800a1ae:	f7f6 f94f 	bl	8000450 <__aeabi_dcmplt>
 800a1b2:	2800      	cmp	r0, #0
 800a1b4:	d175      	bne.n	800a2a2 <_dtoa_r+0x686>
 800a1b6:	0022      	movs	r2, r4
 800a1b8:	002b      	movs	r3, r5
 800a1ba:	2000      	movs	r0, #0
 800a1bc:	493f      	ldr	r1, [pc, #252]	; (800a2bc <_dtoa_r+0x6a0>)
 800a1be:	f7f8 fa4b 	bl	8002658 <__aeabi_dsub>
 800a1c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1c6:	f7f6 f943 	bl	8000450 <__aeabi_dcmplt>
 800a1ca:	2800      	cmp	r0, #0
 800a1cc:	d000      	beq.n	800a1d0 <_dtoa_r+0x5b4>
 800a1ce:	e0d1      	b.n	800a374 <_dtoa_r+0x758>
 800a1d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1d2:	9a07      	ldr	r2, [sp, #28]
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d100      	bne.n	800a1da <_dtoa_r+0x5be>
 800a1d8:	e770      	b.n	800a0bc <_dtoa_r+0x4a0>
 800a1da:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a1dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1de:	2200      	movs	r2, #0
 800a1e0:	4b37      	ldr	r3, [pc, #220]	; (800a2c0 <_dtoa_r+0x6a4>)
 800a1e2:	f7f7 ffcd 	bl	8002180 <__aeabi_dmul>
 800a1e6:	4b36      	ldr	r3, [pc, #216]	; (800a2c0 <_dtoa_r+0x6a4>)
 800a1e8:	900a      	str	r0, [sp, #40]	; 0x28
 800a1ea:	910b      	str	r1, [sp, #44]	; 0x2c
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	0020      	movs	r0, r4
 800a1f0:	0029      	movs	r1, r5
 800a1f2:	f7f7 ffc5 	bl	8002180 <__aeabi_dmul>
 800a1f6:	9b07      	ldr	r3, [sp, #28]
 800a1f8:	0004      	movs	r4, r0
 800a1fa:	000d      	movs	r5, r1
 800a1fc:	9310      	str	r3, [sp, #64]	; 0x40
 800a1fe:	e7be      	b.n	800a17e <_dtoa_r+0x562>
 800a200:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a202:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a204:	f7f7 ffbc 	bl	8002180 <__aeabi_dmul>
 800a208:	9a05      	ldr	r2, [sp, #20]
 800a20a:	9b05      	ldr	r3, [sp, #20]
 800a20c:	4694      	mov	ip, r2
 800a20e:	930a      	str	r3, [sp, #40]	; 0x28
 800a210:	9b07      	ldr	r3, [sp, #28]
 800a212:	9010      	str	r0, [sp, #64]	; 0x40
 800a214:	9111      	str	r1, [sp, #68]	; 0x44
 800a216:	4463      	add	r3, ip
 800a218:	9319      	str	r3, [sp, #100]	; 0x64
 800a21a:	0029      	movs	r1, r5
 800a21c:	0020      	movs	r0, r4
 800a21e:	f7f8 fdcb 	bl	8002db8 <__aeabi_d2iz>
 800a222:	9017      	str	r0, [sp, #92]	; 0x5c
 800a224:	f7f8 fdfe 	bl	8002e24 <__aeabi_i2d>
 800a228:	0002      	movs	r2, r0
 800a22a:	000b      	movs	r3, r1
 800a22c:	0020      	movs	r0, r4
 800a22e:	0029      	movs	r1, r5
 800a230:	f7f8 fa12 	bl	8002658 <__aeabi_dsub>
 800a234:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a238:	3330      	adds	r3, #48	; 0x30
 800a23a:	7013      	strb	r3, [r2, #0]
 800a23c:	0013      	movs	r3, r2
 800a23e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a240:	3301      	adds	r3, #1
 800a242:	0004      	movs	r4, r0
 800a244:	000d      	movs	r5, r1
 800a246:	930a      	str	r3, [sp, #40]	; 0x28
 800a248:	4293      	cmp	r3, r2
 800a24a:	d12c      	bne.n	800a2a6 <_dtoa_r+0x68a>
 800a24c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a24e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a250:	9a05      	ldr	r2, [sp, #20]
 800a252:	9b07      	ldr	r3, [sp, #28]
 800a254:	4694      	mov	ip, r2
 800a256:	4463      	add	r3, ip
 800a258:	2200      	movs	r2, #0
 800a25a:	9307      	str	r3, [sp, #28]
 800a25c:	4b1d      	ldr	r3, [pc, #116]	; (800a2d4 <_dtoa_r+0x6b8>)
 800a25e:	f7f7 f81f 	bl	80012a0 <__aeabi_dadd>
 800a262:	0002      	movs	r2, r0
 800a264:	000b      	movs	r3, r1
 800a266:	0020      	movs	r0, r4
 800a268:	0029      	movs	r1, r5
 800a26a:	f7f6 f905 	bl	8000478 <__aeabi_dcmpgt>
 800a26e:	2800      	cmp	r0, #0
 800a270:	d000      	beq.n	800a274 <_dtoa_r+0x658>
 800a272:	e07f      	b.n	800a374 <_dtoa_r+0x758>
 800a274:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a276:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a278:	2000      	movs	r0, #0
 800a27a:	4916      	ldr	r1, [pc, #88]	; (800a2d4 <_dtoa_r+0x6b8>)
 800a27c:	f7f8 f9ec 	bl	8002658 <__aeabi_dsub>
 800a280:	0002      	movs	r2, r0
 800a282:	000b      	movs	r3, r1
 800a284:	0020      	movs	r0, r4
 800a286:	0029      	movs	r1, r5
 800a288:	f7f6 f8e2 	bl	8000450 <__aeabi_dcmplt>
 800a28c:	2800      	cmp	r0, #0
 800a28e:	d100      	bne.n	800a292 <_dtoa_r+0x676>
 800a290:	e714      	b.n	800a0bc <_dtoa_r+0x4a0>
 800a292:	9b07      	ldr	r3, [sp, #28]
 800a294:	001a      	movs	r2, r3
 800a296:	3a01      	subs	r2, #1
 800a298:	9207      	str	r2, [sp, #28]
 800a29a:	7812      	ldrb	r2, [r2, #0]
 800a29c:	2a30      	cmp	r2, #48	; 0x30
 800a29e:	d0f8      	beq.n	800a292 <_dtoa_r+0x676>
 800a2a0:	9307      	str	r3, [sp, #28]
 800a2a2:	9602      	str	r6, [sp, #8]
 800a2a4:	e054      	b.n	800a350 <_dtoa_r+0x734>
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <_dtoa_r+0x6a4>)
 800a2aa:	f7f7 ff69 	bl	8002180 <__aeabi_dmul>
 800a2ae:	0004      	movs	r4, r0
 800a2b0:	000d      	movs	r5, r1
 800a2b2:	e7b2      	b.n	800a21a <_dtoa_r+0x5fe>
 800a2b4:	0800ece0 	.word	0x0800ece0
 800a2b8:	0800ecb8 	.word	0x0800ecb8
 800a2bc:	3ff00000 	.word	0x3ff00000
 800a2c0:	40240000 	.word	0x40240000
 800a2c4:	401c0000 	.word	0x401c0000
 800a2c8:	fcc00000 	.word	0xfcc00000
 800a2cc:	40140000 	.word	0x40140000
 800a2d0:	7cc00000 	.word	0x7cc00000
 800a2d4:	3fe00000 	.word	0x3fe00000
 800a2d8:	9b06      	ldr	r3, [sp, #24]
 800a2da:	9e05      	ldr	r6, [sp, #20]
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	199b      	adds	r3, r3, r6
 800a2e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a2e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a2e4:	930a      	str	r3, [sp, #40]	; 0x28
 800a2e6:	9a08      	ldr	r2, [sp, #32]
 800a2e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2ea:	0020      	movs	r0, r4
 800a2ec:	0029      	movs	r1, r5
 800a2ee:	f7f7 fb41 	bl	8001974 <__aeabi_ddiv>
 800a2f2:	f7f8 fd61 	bl	8002db8 <__aeabi_d2iz>
 800a2f6:	9006      	str	r0, [sp, #24]
 800a2f8:	f7f8 fd94 	bl	8002e24 <__aeabi_i2d>
 800a2fc:	9a08      	ldr	r2, [sp, #32]
 800a2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a300:	f7f7 ff3e 	bl	8002180 <__aeabi_dmul>
 800a304:	0002      	movs	r2, r0
 800a306:	000b      	movs	r3, r1
 800a308:	0020      	movs	r0, r4
 800a30a:	0029      	movs	r1, r5
 800a30c:	f7f8 f9a4 	bl	8002658 <__aeabi_dsub>
 800a310:	0033      	movs	r3, r6
 800a312:	9a06      	ldr	r2, [sp, #24]
 800a314:	3601      	adds	r6, #1
 800a316:	3230      	adds	r2, #48	; 0x30
 800a318:	701a      	strb	r2, [r3, #0]
 800a31a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a31c:	9607      	str	r6, [sp, #28]
 800a31e:	429a      	cmp	r2, r3
 800a320:	d139      	bne.n	800a396 <_dtoa_r+0x77a>
 800a322:	0002      	movs	r2, r0
 800a324:	000b      	movs	r3, r1
 800a326:	f7f6 ffbb 	bl	80012a0 <__aeabi_dadd>
 800a32a:	9a08      	ldr	r2, [sp, #32]
 800a32c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a32e:	0004      	movs	r4, r0
 800a330:	000d      	movs	r5, r1
 800a332:	f7f6 f8a1 	bl	8000478 <__aeabi_dcmpgt>
 800a336:	2800      	cmp	r0, #0
 800a338:	d11b      	bne.n	800a372 <_dtoa_r+0x756>
 800a33a:	9a08      	ldr	r2, [sp, #32]
 800a33c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a33e:	0020      	movs	r0, r4
 800a340:	0029      	movs	r1, r5
 800a342:	f7f6 f87f 	bl	8000444 <__aeabi_dcmpeq>
 800a346:	2800      	cmp	r0, #0
 800a348:	d002      	beq.n	800a350 <_dtoa_r+0x734>
 800a34a:	9b06      	ldr	r3, [sp, #24]
 800a34c:	07db      	lsls	r3, r3, #31
 800a34e:	d410      	bmi.n	800a372 <_dtoa_r+0x756>
 800a350:	0038      	movs	r0, r7
 800a352:	9904      	ldr	r1, [sp, #16]
 800a354:	f000 fae6 	bl	800a924 <_Bfree>
 800a358:	2300      	movs	r3, #0
 800a35a:	9a07      	ldr	r2, [sp, #28]
 800a35c:	9802      	ldr	r0, [sp, #8]
 800a35e:	7013      	strb	r3, [r2, #0]
 800a360:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a362:	3001      	adds	r0, #1
 800a364:	6018      	str	r0, [r3, #0]
 800a366:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d100      	bne.n	800a36e <_dtoa_r+0x752>
 800a36c:	e4a3      	b.n	8009cb6 <_dtoa_r+0x9a>
 800a36e:	601a      	str	r2, [r3, #0]
 800a370:	e4a1      	b.n	8009cb6 <_dtoa_r+0x9a>
 800a372:	9e02      	ldr	r6, [sp, #8]
 800a374:	9b07      	ldr	r3, [sp, #28]
 800a376:	9307      	str	r3, [sp, #28]
 800a378:	3b01      	subs	r3, #1
 800a37a:	781a      	ldrb	r2, [r3, #0]
 800a37c:	2a39      	cmp	r2, #57	; 0x39
 800a37e:	d106      	bne.n	800a38e <_dtoa_r+0x772>
 800a380:	9a05      	ldr	r2, [sp, #20]
 800a382:	429a      	cmp	r2, r3
 800a384:	d1f7      	bne.n	800a376 <_dtoa_r+0x75a>
 800a386:	2230      	movs	r2, #48	; 0x30
 800a388:	9905      	ldr	r1, [sp, #20]
 800a38a:	3601      	adds	r6, #1
 800a38c:	700a      	strb	r2, [r1, #0]
 800a38e:	781a      	ldrb	r2, [r3, #0]
 800a390:	3201      	adds	r2, #1
 800a392:	701a      	strb	r2, [r3, #0]
 800a394:	e785      	b.n	800a2a2 <_dtoa_r+0x686>
 800a396:	2200      	movs	r2, #0
 800a398:	4bad      	ldr	r3, [pc, #692]	; (800a650 <_dtoa_r+0xa34>)
 800a39a:	f7f7 fef1 	bl	8002180 <__aeabi_dmul>
 800a39e:	2200      	movs	r2, #0
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	0004      	movs	r4, r0
 800a3a4:	000d      	movs	r5, r1
 800a3a6:	f7f6 f84d 	bl	8000444 <__aeabi_dcmpeq>
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d09b      	beq.n	800a2e6 <_dtoa_r+0x6ca>
 800a3ae:	e7cf      	b.n	800a350 <_dtoa_r+0x734>
 800a3b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a3b2:	2a00      	cmp	r2, #0
 800a3b4:	d100      	bne.n	800a3b8 <_dtoa_r+0x79c>
 800a3b6:	e082      	b.n	800a4be <_dtoa_r+0x8a2>
 800a3b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a3ba:	2a01      	cmp	r2, #1
 800a3bc:	dc66      	bgt.n	800a48c <_dtoa_r+0x870>
 800a3be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a3c0:	2a00      	cmp	r2, #0
 800a3c2:	d05f      	beq.n	800a484 <_dtoa_r+0x868>
 800a3c4:	4aa3      	ldr	r2, [pc, #652]	; (800a654 <_dtoa_r+0xa38>)
 800a3c6:	189b      	adds	r3, r3, r2
 800a3c8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a3ca:	9c08      	ldr	r4, [sp, #32]
 800a3cc:	9a08      	ldr	r2, [sp, #32]
 800a3ce:	2101      	movs	r1, #1
 800a3d0:	18d2      	adds	r2, r2, r3
 800a3d2:	9208      	str	r2, [sp, #32]
 800a3d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3d6:	0038      	movs	r0, r7
 800a3d8:	18d3      	adds	r3, r2, r3
 800a3da:	930d      	str	r3, [sp, #52]	; 0x34
 800a3dc:	f000 fb52 	bl	800aa84 <__i2b>
 800a3e0:	0005      	movs	r5, r0
 800a3e2:	2c00      	cmp	r4, #0
 800a3e4:	dd0e      	ble.n	800a404 <_dtoa_r+0x7e8>
 800a3e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	dd0b      	ble.n	800a404 <_dtoa_r+0x7e8>
 800a3ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3ee:	0023      	movs	r3, r4
 800a3f0:	4294      	cmp	r4, r2
 800a3f2:	dd00      	ble.n	800a3f6 <_dtoa_r+0x7da>
 800a3f4:	0013      	movs	r3, r2
 800a3f6:	9a08      	ldr	r2, [sp, #32]
 800a3f8:	1ae4      	subs	r4, r4, r3
 800a3fa:	1ad2      	subs	r2, r2, r3
 800a3fc:	9208      	str	r2, [sp, #32]
 800a3fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a400:	1ad3      	subs	r3, r2, r3
 800a402:	930d      	str	r3, [sp, #52]	; 0x34
 800a404:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a406:	2b00      	cmp	r3, #0
 800a408:	d01f      	beq.n	800a44a <_dtoa_r+0x82e>
 800a40a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d05a      	beq.n	800a4c6 <_dtoa_r+0x8aa>
 800a410:	2e00      	cmp	r6, #0
 800a412:	dd11      	ble.n	800a438 <_dtoa_r+0x81c>
 800a414:	0029      	movs	r1, r5
 800a416:	0032      	movs	r2, r6
 800a418:	0038      	movs	r0, r7
 800a41a:	f000 fbf9 	bl	800ac10 <__pow5mult>
 800a41e:	9a04      	ldr	r2, [sp, #16]
 800a420:	0001      	movs	r1, r0
 800a422:	0005      	movs	r5, r0
 800a424:	0038      	movs	r0, r7
 800a426:	f000 fb43 	bl	800aab0 <__multiply>
 800a42a:	9904      	ldr	r1, [sp, #16]
 800a42c:	9007      	str	r0, [sp, #28]
 800a42e:	0038      	movs	r0, r7
 800a430:	f000 fa78 	bl	800a924 <_Bfree>
 800a434:	9b07      	ldr	r3, [sp, #28]
 800a436:	9304      	str	r3, [sp, #16]
 800a438:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a43a:	1b9a      	subs	r2, r3, r6
 800a43c:	42b3      	cmp	r3, r6
 800a43e:	d004      	beq.n	800a44a <_dtoa_r+0x82e>
 800a440:	0038      	movs	r0, r7
 800a442:	9904      	ldr	r1, [sp, #16]
 800a444:	f000 fbe4 	bl	800ac10 <__pow5mult>
 800a448:	9004      	str	r0, [sp, #16]
 800a44a:	2101      	movs	r1, #1
 800a44c:	0038      	movs	r0, r7
 800a44e:	f000 fb19 	bl	800aa84 <__i2b>
 800a452:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a454:	0006      	movs	r6, r0
 800a456:	2b00      	cmp	r3, #0
 800a458:	dd37      	ble.n	800a4ca <_dtoa_r+0x8ae>
 800a45a:	001a      	movs	r2, r3
 800a45c:	0001      	movs	r1, r0
 800a45e:	0038      	movs	r0, r7
 800a460:	f000 fbd6 	bl	800ac10 <__pow5mult>
 800a464:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a466:	0006      	movs	r6, r0
 800a468:	2b01      	cmp	r3, #1
 800a46a:	dd33      	ble.n	800a4d4 <_dtoa_r+0x8b8>
 800a46c:	2300      	movs	r3, #0
 800a46e:	9307      	str	r3, [sp, #28]
 800a470:	6933      	ldr	r3, [r6, #16]
 800a472:	3303      	adds	r3, #3
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	18f3      	adds	r3, r6, r3
 800a478:	6858      	ldr	r0, [r3, #4]
 800a47a:	f000 fabb 	bl	800a9f4 <__hi0bits>
 800a47e:	2320      	movs	r3, #32
 800a480:	1a18      	subs	r0, r3, r0
 800a482:	e03f      	b.n	800a504 <_dtoa_r+0x8e8>
 800a484:	2336      	movs	r3, #54	; 0x36
 800a486:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a488:	1a9b      	subs	r3, r3, r2
 800a48a:	e79d      	b.n	800a3c8 <_dtoa_r+0x7ac>
 800a48c:	9b06      	ldr	r3, [sp, #24]
 800a48e:	1e5e      	subs	r6, r3, #1
 800a490:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a492:	42b3      	cmp	r3, r6
 800a494:	db08      	blt.n	800a4a8 <_dtoa_r+0x88c>
 800a496:	1b9e      	subs	r6, r3, r6
 800a498:	9b06      	ldr	r3, [sp, #24]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	da0c      	bge.n	800a4b8 <_dtoa_r+0x89c>
 800a49e:	9b08      	ldr	r3, [sp, #32]
 800a4a0:	9a06      	ldr	r2, [sp, #24]
 800a4a2:	1a9c      	subs	r4, r3, r2
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	e791      	b.n	800a3cc <_dtoa_r+0x7b0>
 800a4a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a4ac:	1af3      	subs	r3, r6, r3
 800a4ae:	18d3      	adds	r3, r2, r3
 800a4b0:	960e      	str	r6, [sp, #56]	; 0x38
 800a4b2:	9314      	str	r3, [sp, #80]	; 0x50
 800a4b4:	2600      	movs	r6, #0
 800a4b6:	e7ef      	b.n	800a498 <_dtoa_r+0x87c>
 800a4b8:	9c08      	ldr	r4, [sp, #32]
 800a4ba:	9b06      	ldr	r3, [sp, #24]
 800a4bc:	e786      	b.n	800a3cc <_dtoa_r+0x7b0>
 800a4be:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a4c0:	9c08      	ldr	r4, [sp, #32]
 800a4c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a4c4:	e78d      	b.n	800a3e2 <_dtoa_r+0x7c6>
 800a4c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4c8:	e7ba      	b.n	800a440 <_dtoa_r+0x824>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	9307      	str	r3, [sp, #28]
 800a4ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	dc13      	bgt.n	800a4fc <_dtoa_r+0x8e0>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	9307      	str	r3, [sp, #28]
 800a4d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10e      	bne.n	800a4fc <_dtoa_r+0x8e0>
 800a4de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4e0:	031b      	lsls	r3, r3, #12
 800a4e2:	d10b      	bne.n	800a4fc <_dtoa_r+0x8e0>
 800a4e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a4e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a4e8:	4213      	tst	r3, r2
 800a4ea:	d007      	beq.n	800a4fc <_dtoa_r+0x8e0>
 800a4ec:	9b08      	ldr	r3, [sp, #32]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	9308      	str	r3, [sp, #32]
 800a4f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	930d      	str	r3, [sp, #52]	; 0x34
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	9307      	str	r3, [sp, #28]
 800a4fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4fe:	2001      	movs	r0, #1
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1b5      	bne.n	800a470 <_dtoa_r+0x854>
 800a504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a506:	221f      	movs	r2, #31
 800a508:	1818      	adds	r0, r3, r0
 800a50a:	0003      	movs	r3, r0
 800a50c:	4013      	ands	r3, r2
 800a50e:	4210      	tst	r0, r2
 800a510:	d046      	beq.n	800a5a0 <_dtoa_r+0x984>
 800a512:	3201      	adds	r2, #1
 800a514:	1ad2      	subs	r2, r2, r3
 800a516:	2a04      	cmp	r2, #4
 800a518:	dd3f      	ble.n	800a59a <_dtoa_r+0x97e>
 800a51a:	221c      	movs	r2, #28
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	9a08      	ldr	r2, [sp, #32]
 800a520:	18e4      	adds	r4, r4, r3
 800a522:	18d2      	adds	r2, r2, r3
 800a524:	9208      	str	r2, [sp, #32]
 800a526:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a528:	18d3      	adds	r3, r2, r3
 800a52a:	930d      	str	r3, [sp, #52]	; 0x34
 800a52c:	9b08      	ldr	r3, [sp, #32]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	dd05      	ble.n	800a53e <_dtoa_r+0x922>
 800a532:	001a      	movs	r2, r3
 800a534:	0038      	movs	r0, r7
 800a536:	9904      	ldr	r1, [sp, #16]
 800a538:	f000 fbc6 	bl	800acc8 <__lshift>
 800a53c:	9004      	str	r0, [sp, #16]
 800a53e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a540:	2b00      	cmp	r3, #0
 800a542:	dd05      	ble.n	800a550 <_dtoa_r+0x934>
 800a544:	0031      	movs	r1, r6
 800a546:	001a      	movs	r2, r3
 800a548:	0038      	movs	r0, r7
 800a54a:	f000 fbbd 	bl	800acc8 <__lshift>
 800a54e:	0006      	movs	r6, r0
 800a550:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a552:	2b00      	cmp	r3, #0
 800a554:	d026      	beq.n	800a5a4 <_dtoa_r+0x988>
 800a556:	0031      	movs	r1, r6
 800a558:	9804      	ldr	r0, [sp, #16]
 800a55a:	f000 fc25 	bl	800ada8 <__mcmp>
 800a55e:	2800      	cmp	r0, #0
 800a560:	da20      	bge.n	800a5a4 <_dtoa_r+0x988>
 800a562:	9b02      	ldr	r3, [sp, #8]
 800a564:	220a      	movs	r2, #10
 800a566:	3b01      	subs	r3, #1
 800a568:	9302      	str	r3, [sp, #8]
 800a56a:	0038      	movs	r0, r7
 800a56c:	2300      	movs	r3, #0
 800a56e:	9904      	ldr	r1, [sp, #16]
 800a570:	f000 f9fc 	bl	800a96c <__multadd>
 800a574:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a576:	9004      	str	r0, [sp, #16]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d100      	bne.n	800a57e <_dtoa_r+0x962>
 800a57c:	e160      	b.n	800a840 <_dtoa_r+0xc24>
 800a57e:	2300      	movs	r3, #0
 800a580:	0029      	movs	r1, r5
 800a582:	220a      	movs	r2, #10
 800a584:	0038      	movs	r0, r7
 800a586:	f000 f9f1 	bl	800a96c <__multadd>
 800a58a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a58c:	0005      	movs	r5, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	dc47      	bgt.n	800a622 <_dtoa_r+0xa06>
 800a592:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a594:	2b02      	cmp	r3, #2
 800a596:	dc0d      	bgt.n	800a5b4 <_dtoa_r+0x998>
 800a598:	e043      	b.n	800a622 <_dtoa_r+0xa06>
 800a59a:	2a04      	cmp	r2, #4
 800a59c:	d0c6      	beq.n	800a52c <_dtoa_r+0x910>
 800a59e:	0013      	movs	r3, r2
 800a5a0:	331c      	adds	r3, #28
 800a5a2:	e7bc      	b.n	800a51e <_dtoa_r+0x902>
 800a5a4:	9b06      	ldr	r3, [sp, #24]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	dc35      	bgt.n	800a616 <_dtoa_r+0x9fa>
 800a5aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a5ac:	2b02      	cmp	r3, #2
 800a5ae:	dd32      	ble.n	800a616 <_dtoa_r+0x9fa>
 800a5b0:	9b06      	ldr	r3, [sp, #24]
 800a5b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a5b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d10c      	bne.n	800a5d4 <_dtoa_r+0x9b8>
 800a5ba:	0031      	movs	r1, r6
 800a5bc:	2205      	movs	r2, #5
 800a5be:	0038      	movs	r0, r7
 800a5c0:	f000 f9d4 	bl	800a96c <__multadd>
 800a5c4:	0006      	movs	r6, r0
 800a5c6:	0001      	movs	r1, r0
 800a5c8:	9804      	ldr	r0, [sp, #16]
 800a5ca:	f000 fbed 	bl	800ada8 <__mcmp>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	dd00      	ble.n	800a5d4 <_dtoa_r+0x9b8>
 800a5d2:	e59f      	b.n	800a114 <_dtoa_r+0x4f8>
 800a5d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a5d6:	43db      	mvns	r3, r3
 800a5d8:	9302      	str	r3, [sp, #8]
 800a5da:	9b05      	ldr	r3, [sp, #20]
 800a5dc:	9307      	str	r3, [sp, #28]
 800a5de:	2400      	movs	r4, #0
 800a5e0:	0031      	movs	r1, r6
 800a5e2:	0038      	movs	r0, r7
 800a5e4:	f000 f99e 	bl	800a924 <_Bfree>
 800a5e8:	2d00      	cmp	r5, #0
 800a5ea:	d100      	bne.n	800a5ee <_dtoa_r+0x9d2>
 800a5ec:	e6b0      	b.n	800a350 <_dtoa_r+0x734>
 800a5ee:	2c00      	cmp	r4, #0
 800a5f0:	d005      	beq.n	800a5fe <_dtoa_r+0x9e2>
 800a5f2:	42ac      	cmp	r4, r5
 800a5f4:	d003      	beq.n	800a5fe <_dtoa_r+0x9e2>
 800a5f6:	0021      	movs	r1, r4
 800a5f8:	0038      	movs	r0, r7
 800a5fa:	f000 f993 	bl	800a924 <_Bfree>
 800a5fe:	0029      	movs	r1, r5
 800a600:	0038      	movs	r0, r7
 800a602:	f000 f98f 	bl	800a924 <_Bfree>
 800a606:	e6a3      	b.n	800a350 <_dtoa_r+0x734>
 800a608:	2600      	movs	r6, #0
 800a60a:	0035      	movs	r5, r6
 800a60c:	e7e2      	b.n	800a5d4 <_dtoa_r+0x9b8>
 800a60e:	9602      	str	r6, [sp, #8]
 800a610:	9e07      	ldr	r6, [sp, #28]
 800a612:	0035      	movs	r5, r6
 800a614:	e57e      	b.n	800a114 <_dtoa_r+0x4f8>
 800a616:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d100      	bne.n	800a61e <_dtoa_r+0xa02>
 800a61c:	e0c8      	b.n	800a7b0 <_dtoa_r+0xb94>
 800a61e:	9b06      	ldr	r3, [sp, #24]
 800a620:	930c      	str	r3, [sp, #48]	; 0x30
 800a622:	2c00      	cmp	r4, #0
 800a624:	dd05      	ble.n	800a632 <_dtoa_r+0xa16>
 800a626:	0029      	movs	r1, r5
 800a628:	0022      	movs	r2, r4
 800a62a:	0038      	movs	r0, r7
 800a62c:	f000 fb4c 	bl	800acc8 <__lshift>
 800a630:	0005      	movs	r5, r0
 800a632:	9b07      	ldr	r3, [sp, #28]
 800a634:	0028      	movs	r0, r5
 800a636:	2b00      	cmp	r3, #0
 800a638:	d01f      	beq.n	800a67a <_dtoa_r+0xa5e>
 800a63a:	0038      	movs	r0, r7
 800a63c:	6869      	ldr	r1, [r5, #4]
 800a63e:	f000 f92d 	bl	800a89c <_Balloc>
 800a642:	1e04      	subs	r4, r0, #0
 800a644:	d10c      	bne.n	800a660 <_dtoa_r+0xa44>
 800a646:	0002      	movs	r2, r0
 800a648:	4b03      	ldr	r3, [pc, #12]	; (800a658 <_dtoa_r+0xa3c>)
 800a64a:	4904      	ldr	r1, [pc, #16]	; (800a65c <_dtoa_r+0xa40>)
 800a64c:	f7ff fafb 	bl	8009c46 <_dtoa_r+0x2a>
 800a650:	40240000 	.word	0x40240000
 800a654:	00000433 	.word	0x00000433
 800a658:	0800ec43 	.word	0x0800ec43
 800a65c:	000002ea 	.word	0x000002ea
 800a660:	0029      	movs	r1, r5
 800a662:	692b      	ldr	r3, [r5, #16]
 800a664:	310c      	adds	r1, #12
 800a666:	1c9a      	adds	r2, r3, #2
 800a668:	0092      	lsls	r2, r2, #2
 800a66a:	300c      	adds	r0, #12
 800a66c:	f000 f90d 	bl	800a88a <memcpy>
 800a670:	2201      	movs	r2, #1
 800a672:	0021      	movs	r1, r4
 800a674:	0038      	movs	r0, r7
 800a676:	f000 fb27 	bl	800acc8 <__lshift>
 800a67a:	002c      	movs	r4, r5
 800a67c:	0005      	movs	r5, r0
 800a67e:	9b05      	ldr	r3, [sp, #20]
 800a680:	9308      	str	r3, [sp, #32]
 800a682:	0031      	movs	r1, r6
 800a684:	9804      	ldr	r0, [sp, #16]
 800a686:	f7ff fa3d 	bl	8009b04 <quorem>
 800a68a:	0003      	movs	r3, r0
 800a68c:	0021      	movs	r1, r4
 800a68e:	3330      	adds	r3, #48	; 0x30
 800a690:	900e      	str	r0, [sp, #56]	; 0x38
 800a692:	9804      	ldr	r0, [sp, #16]
 800a694:	9306      	str	r3, [sp, #24]
 800a696:	f000 fb87 	bl	800ada8 <__mcmp>
 800a69a:	002a      	movs	r2, r5
 800a69c:	900f      	str	r0, [sp, #60]	; 0x3c
 800a69e:	0031      	movs	r1, r6
 800a6a0:	0038      	movs	r0, r7
 800a6a2:	f000 fb9d 	bl	800ade0 <__mdiff>
 800a6a6:	68c3      	ldr	r3, [r0, #12]
 800a6a8:	9007      	str	r0, [sp, #28]
 800a6aa:	9310      	str	r3, [sp, #64]	; 0x40
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	930d      	str	r3, [sp, #52]	; 0x34
 800a6b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d104      	bne.n	800a6c0 <_dtoa_r+0xaa4>
 800a6b6:	0001      	movs	r1, r0
 800a6b8:	9804      	ldr	r0, [sp, #16]
 800a6ba:	f000 fb75 	bl	800ada8 <__mcmp>
 800a6be:	900d      	str	r0, [sp, #52]	; 0x34
 800a6c0:	0038      	movs	r0, r7
 800a6c2:	9907      	ldr	r1, [sp, #28]
 800a6c4:	f000 f92e 	bl	800a924 <_Bfree>
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a6cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a6ce:	4018      	ands	r0, r3
 800a6d0:	9b08      	ldr	r3, [sp, #32]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	9307      	str	r3, [sp, #28]
 800a6d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	4303      	orrs	r3, r0
 800a6dc:	d10c      	bne.n	800a6f8 <_dtoa_r+0xadc>
 800a6de:	9b06      	ldr	r3, [sp, #24]
 800a6e0:	2b39      	cmp	r3, #57	; 0x39
 800a6e2:	d025      	beq.n	800a730 <_dtoa_r+0xb14>
 800a6e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	dd02      	ble.n	800a6f0 <_dtoa_r+0xad4>
 800a6ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ec:	3331      	adds	r3, #49	; 0x31
 800a6ee:	9306      	str	r3, [sp, #24]
 800a6f0:	9b08      	ldr	r3, [sp, #32]
 800a6f2:	9a06      	ldr	r2, [sp, #24]
 800a6f4:	701a      	strb	r2, [r3, #0]
 800a6f6:	e773      	b.n	800a5e0 <_dtoa_r+0x9c4>
 800a6f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	db03      	blt.n	800a706 <_dtoa_r+0xaea>
 800a6fe:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a700:	4313      	orrs	r3, r2
 800a702:	4303      	orrs	r3, r0
 800a704:	d11f      	bne.n	800a746 <_dtoa_r+0xb2a>
 800a706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a708:	2b00      	cmp	r3, #0
 800a70a:	ddf1      	ble.n	800a6f0 <_dtoa_r+0xad4>
 800a70c:	9904      	ldr	r1, [sp, #16]
 800a70e:	2201      	movs	r2, #1
 800a710:	0038      	movs	r0, r7
 800a712:	f000 fad9 	bl	800acc8 <__lshift>
 800a716:	0031      	movs	r1, r6
 800a718:	9004      	str	r0, [sp, #16]
 800a71a:	f000 fb45 	bl	800ada8 <__mcmp>
 800a71e:	2800      	cmp	r0, #0
 800a720:	dc03      	bgt.n	800a72a <_dtoa_r+0xb0e>
 800a722:	d1e5      	bne.n	800a6f0 <_dtoa_r+0xad4>
 800a724:	9b06      	ldr	r3, [sp, #24]
 800a726:	07db      	lsls	r3, r3, #31
 800a728:	d5e2      	bpl.n	800a6f0 <_dtoa_r+0xad4>
 800a72a:	9b06      	ldr	r3, [sp, #24]
 800a72c:	2b39      	cmp	r3, #57	; 0x39
 800a72e:	d1dc      	bne.n	800a6ea <_dtoa_r+0xace>
 800a730:	2339      	movs	r3, #57	; 0x39
 800a732:	9a08      	ldr	r2, [sp, #32]
 800a734:	7013      	strb	r3, [r2, #0]
 800a736:	9b07      	ldr	r3, [sp, #28]
 800a738:	9307      	str	r3, [sp, #28]
 800a73a:	3b01      	subs	r3, #1
 800a73c:	781a      	ldrb	r2, [r3, #0]
 800a73e:	2a39      	cmp	r2, #57	; 0x39
 800a740:	d06c      	beq.n	800a81c <_dtoa_r+0xc00>
 800a742:	3201      	adds	r2, #1
 800a744:	e7d6      	b.n	800a6f4 <_dtoa_r+0xad8>
 800a746:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a748:	2b00      	cmp	r3, #0
 800a74a:	dd07      	ble.n	800a75c <_dtoa_r+0xb40>
 800a74c:	9b06      	ldr	r3, [sp, #24]
 800a74e:	2b39      	cmp	r3, #57	; 0x39
 800a750:	d0ee      	beq.n	800a730 <_dtoa_r+0xb14>
 800a752:	9b06      	ldr	r3, [sp, #24]
 800a754:	9a08      	ldr	r2, [sp, #32]
 800a756:	3301      	adds	r3, #1
 800a758:	7013      	strb	r3, [r2, #0]
 800a75a:	e741      	b.n	800a5e0 <_dtoa_r+0x9c4>
 800a75c:	9b08      	ldr	r3, [sp, #32]
 800a75e:	9a06      	ldr	r2, [sp, #24]
 800a760:	701a      	strb	r2, [r3, #0]
 800a762:	2301      	movs	r3, #1
 800a764:	9a05      	ldr	r2, [sp, #20]
 800a766:	1a9b      	subs	r3, r3, r2
 800a768:	9a08      	ldr	r2, [sp, #32]
 800a76a:	189b      	adds	r3, r3, r2
 800a76c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a76e:	429a      	cmp	r2, r3
 800a770:	d03e      	beq.n	800a7f0 <_dtoa_r+0xbd4>
 800a772:	2300      	movs	r3, #0
 800a774:	220a      	movs	r2, #10
 800a776:	9904      	ldr	r1, [sp, #16]
 800a778:	0038      	movs	r0, r7
 800a77a:	f000 f8f7 	bl	800a96c <__multadd>
 800a77e:	2300      	movs	r3, #0
 800a780:	9004      	str	r0, [sp, #16]
 800a782:	220a      	movs	r2, #10
 800a784:	0021      	movs	r1, r4
 800a786:	0038      	movs	r0, r7
 800a788:	42ac      	cmp	r4, r5
 800a78a:	d106      	bne.n	800a79a <_dtoa_r+0xb7e>
 800a78c:	f000 f8ee 	bl	800a96c <__multadd>
 800a790:	0004      	movs	r4, r0
 800a792:	0005      	movs	r5, r0
 800a794:	9b07      	ldr	r3, [sp, #28]
 800a796:	9308      	str	r3, [sp, #32]
 800a798:	e773      	b.n	800a682 <_dtoa_r+0xa66>
 800a79a:	f000 f8e7 	bl	800a96c <__multadd>
 800a79e:	0029      	movs	r1, r5
 800a7a0:	0004      	movs	r4, r0
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	220a      	movs	r2, #10
 800a7a6:	0038      	movs	r0, r7
 800a7a8:	f000 f8e0 	bl	800a96c <__multadd>
 800a7ac:	0005      	movs	r5, r0
 800a7ae:	e7f1      	b.n	800a794 <_dtoa_r+0xb78>
 800a7b0:	9b06      	ldr	r3, [sp, #24]
 800a7b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a7b4:	2400      	movs	r4, #0
 800a7b6:	0031      	movs	r1, r6
 800a7b8:	9804      	ldr	r0, [sp, #16]
 800a7ba:	f7ff f9a3 	bl	8009b04 <quorem>
 800a7be:	9b05      	ldr	r3, [sp, #20]
 800a7c0:	3030      	adds	r0, #48	; 0x30
 800a7c2:	5518      	strb	r0, [r3, r4]
 800a7c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7c6:	3401      	adds	r4, #1
 800a7c8:	9006      	str	r0, [sp, #24]
 800a7ca:	42a3      	cmp	r3, r4
 800a7cc:	dd07      	ble.n	800a7de <_dtoa_r+0xbc2>
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	220a      	movs	r2, #10
 800a7d2:	0038      	movs	r0, r7
 800a7d4:	9904      	ldr	r1, [sp, #16]
 800a7d6:	f000 f8c9 	bl	800a96c <__multadd>
 800a7da:	9004      	str	r0, [sp, #16]
 800a7dc:	e7eb      	b.n	800a7b6 <_dtoa_r+0xb9a>
 800a7de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7e0:	2001      	movs	r0, #1
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	dd00      	ble.n	800a7e8 <_dtoa_r+0xbcc>
 800a7e6:	0018      	movs	r0, r3
 800a7e8:	2400      	movs	r4, #0
 800a7ea:	9b05      	ldr	r3, [sp, #20]
 800a7ec:	181b      	adds	r3, r3, r0
 800a7ee:	9307      	str	r3, [sp, #28]
 800a7f0:	9904      	ldr	r1, [sp, #16]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	0038      	movs	r0, r7
 800a7f6:	f000 fa67 	bl	800acc8 <__lshift>
 800a7fa:	0031      	movs	r1, r6
 800a7fc:	9004      	str	r0, [sp, #16]
 800a7fe:	f000 fad3 	bl	800ada8 <__mcmp>
 800a802:	2800      	cmp	r0, #0
 800a804:	dc97      	bgt.n	800a736 <_dtoa_r+0xb1a>
 800a806:	d102      	bne.n	800a80e <_dtoa_r+0xbf2>
 800a808:	9b06      	ldr	r3, [sp, #24]
 800a80a:	07db      	lsls	r3, r3, #31
 800a80c:	d493      	bmi.n	800a736 <_dtoa_r+0xb1a>
 800a80e:	9b07      	ldr	r3, [sp, #28]
 800a810:	9307      	str	r3, [sp, #28]
 800a812:	3b01      	subs	r3, #1
 800a814:	781a      	ldrb	r2, [r3, #0]
 800a816:	2a30      	cmp	r2, #48	; 0x30
 800a818:	d0fa      	beq.n	800a810 <_dtoa_r+0xbf4>
 800a81a:	e6e1      	b.n	800a5e0 <_dtoa_r+0x9c4>
 800a81c:	9a05      	ldr	r2, [sp, #20]
 800a81e:	429a      	cmp	r2, r3
 800a820:	d18a      	bne.n	800a738 <_dtoa_r+0xb1c>
 800a822:	9b02      	ldr	r3, [sp, #8]
 800a824:	3301      	adds	r3, #1
 800a826:	9302      	str	r3, [sp, #8]
 800a828:	2331      	movs	r3, #49	; 0x31
 800a82a:	e795      	b.n	800a758 <_dtoa_r+0xb3c>
 800a82c:	4b08      	ldr	r3, [pc, #32]	; (800a850 <_dtoa_r+0xc34>)
 800a82e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a830:	9305      	str	r3, [sp, #20]
 800a832:	4b08      	ldr	r3, [pc, #32]	; (800a854 <_dtoa_r+0xc38>)
 800a834:	2a00      	cmp	r2, #0
 800a836:	d001      	beq.n	800a83c <_dtoa_r+0xc20>
 800a838:	f7ff fa3b 	bl	8009cb2 <_dtoa_r+0x96>
 800a83c:	f7ff fa3b 	bl	8009cb6 <_dtoa_r+0x9a>
 800a840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a842:	2b00      	cmp	r3, #0
 800a844:	dcb6      	bgt.n	800a7b4 <_dtoa_r+0xb98>
 800a846:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a848:	2b02      	cmp	r3, #2
 800a84a:	dd00      	ble.n	800a84e <_dtoa_r+0xc32>
 800a84c:	e6b2      	b.n	800a5b4 <_dtoa_r+0x998>
 800a84e:	e7b1      	b.n	800a7b4 <_dtoa_r+0xb98>
 800a850:	0800ebc0 	.word	0x0800ebc0
 800a854:	0800ebc8 	.word	0x0800ebc8

0800a858 <_localeconv_r>:
 800a858:	4800      	ldr	r0, [pc, #0]	; (800a85c <_localeconv_r+0x4>)
 800a85a:	4770      	bx	lr
 800a85c:	20000164 	.word	0x20000164

0800a860 <malloc>:
 800a860:	b510      	push	{r4, lr}
 800a862:	4b03      	ldr	r3, [pc, #12]	; (800a870 <malloc+0x10>)
 800a864:	0001      	movs	r1, r0
 800a866:	6818      	ldr	r0, [r3, #0]
 800a868:	f000 fc0e 	bl	800b088 <_malloc_r>
 800a86c:	bd10      	pop	{r4, pc}
 800a86e:	46c0      	nop			; (mov r8, r8)
 800a870:	20000010 	.word	0x20000010

0800a874 <memchr>:
 800a874:	b2c9      	uxtb	r1, r1
 800a876:	1882      	adds	r2, r0, r2
 800a878:	4290      	cmp	r0, r2
 800a87a:	d101      	bne.n	800a880 <memchr+0xc>
 800a87c:	2000      	movs	r0, #0
 800a87e:	4770      	bx	lr
 800a880:	7803      	ldrb	r3, [r0, #0]
 800a882:	428b      	cmp	r3, r1
 800a884:	d0fb      	beq.n	800a87e <memchr+0xa>
 800a886:	3001      	adds	r0, #1
 800a888:	e7f6      	b.n	800a878 <memchr+0x4>

0800a88a <memcpy>:
 800a88a:	2300      	movs	r3, #0
 800a88c:	b510      	push	{r4, lr}
 800a88e:	429a      	cmp	r2, r3
 800a890:	d100      	bne.n	800a894 <memcpy+0xa>
 800a892:	bd10      	pop	{r4, pc}
 800a894:	5ccc      	ldrb	r4, [r1, r3]
 800a896:	54c4      	strb	r4, [r0, r3]
 800a898:	3301      	adds	r3, #1
 800a89a:	e7f8      	b.n	800a88e <memcpy+0x4>

0800a89c <_Balloc>:
 800a89c:	b570      	push	{r4, r5, r6, lr}
 800a89e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a8a0:	0006      	movs	r6, r0
 800a8a2:	000c      	movs	r4, r1
 800a8a4:	2d00      	cmp	r5, #0
 800a8a6:	d10e      	bne.n	800a8c6 <_Balloc+0x2a>
 800a8a8:	2010      	movs	r0, #16
 800a8aa:	f7ff ffd9 	bl	800a860 <malloc>
 800a8ae:	1e02      	subs	r2, r0, #0
 800a8b0:	6270      	str	r0, [r6, #36]	; 0x24
 800a8b2:	d104      	bne.n	800a8be <_Balloc+0x22>
 800a8b4:	2166      	movs	r1, #102	; 0x66
 800a8b6:	4b19      	ldr	r3, [pc, #100]	; (800a91c <_Balloc+0x80>)
 800a8b8:	4819      	ldr	r0, [pc, #100]	; (800a920 <_Balloc+0x84>)
 800a8ba:	f000 fdb7 	bl	800b42c <__assert_func>
 800a8be:	6045      	str	r5, [r0, #4]
 800a8c0:	6085      	str	r5, [r0, #8]
 800a8c2:	6005      	str	r5, [r0, #0]
 800a8c4:	60c5      	str	r5, [r0, #12]
 800a8c6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800a8c8:	68eb      	ldr	r3, [r5, #12]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d013      	beq.n	800a8f6 <_Balloc+0x5a>
 800a8ce:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a8d0:	00a2      	lsls	r2, r4, #2
 800a8d2:	68db      	ldr	r3, [r3, #12]
 800a8d4:	189b      	adds	r3, r3, r2
 800a8d6:	6818      	ldr	r0, [r3, #0]
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	d118      	bne.n	800a90e <_Balloc+0x72>
 800a8dc:	2101      	movs	r1, #1
 800a8de:	000d      	movs	r5, r1
 800a8e0:	40a5      	lsls	r5, r4
 800a8e2:	1d6a      	adds	r2, r5, #5
 800a8e4:	0030      	movs	r0, r6
 800a8e6:	0092      	lsls	r2, r2, #2
 800a8e8:	f000 fb76 	bl	800afd8 <_calloc_r>
 800a8ec:	2800      	cmp	r0, #0
 800a8ee:	d00c      	beq.n	800a90a <_Balloc+0x6e>
 800a8f0:	6044      	str	r4, [r0, #4]
 800a8f2:	6085      	str	r5, [r0, #8]
 800a8f4:	e00d      	b.n	800a912 <_Balloc+0x76>
 800a8f6:	2221      	movs	r2, #33	; 0x21
 800a8f8:	2104      	movs	r1, #4
 800a8fa:	0030      	movs	r0, r6
 800a8fc:	f000 fb6c 	bl	800afd8 <_calloc_r>
 800a900:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a902:	60e8      	str	r0, [r5, #12]
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d1e1      	bne.n	800a8ce <_Balloc+0x32>
 800a90a:	2000      	movs	r0, #0
 800a90c:	bd70      	pop	{r4, r5, r6, pc}
 800a90e:	6802      	ldr	r2, [r0, #0]
 800a910:	601a      	str	r2, [r3, #0]
 800a912:	2300      	movs	r3, #0
 800a914:	6103      	str	r3, [r0, #16]
 800a916:	60c3      	str	r3, [r0, #12]
 800a918:	e7f8      	b.n	800a90c <_Balloc+0x70>
 800a91a:	46c0      	nop			; (mov r8, r8)
 800a91c:	0800ebcd 	.word	0x0800ebcd
 800a920:	0800ec54 	.word	0x0800ec54

0800a924 <_Bfree>:
 800a924:	b570      	push	{r4, r5, r6, lr}
 800a926:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a928:	0005      	movs	r5, r0
 800a92a:	000c      	movs	r4, r1
 800a92c:	2e00      	cmp	r6, #0
 800a92e:	d10e      	bne.n	800a94e <_Bfree+0x2a>
 800a930:	2010      	movs	r0, #16
 800a932:	f7ff ff95 	bl	800a860 <malloc>
 800a936:	1e02      	subs	r2, r0, #0
 800a938:	6268      	str	r0, [r5, #36]	; 0x24
 800a93a:	d104      	bne.n	800a946 <_Bfree+0x22>
 800a93c:	218a      	movs	r1, #138	; 0x8a
 800a93e:	4b09      	ldr	r3, [pc, #36]	; (800a964 <_Bfree+0x40>)
 800a940:	4809      	ldr	r0, [pc, #36]	; (800a968 <_Bfree+0x44>)
 800a942:	f000 fd73 	bl	800b42c <__assert_func>
 800a946:	6046      	str	r6, [r0, #4]
 800a948:	6086      	str	r6, [r0, #8]
 800a94a:	6006      	str	r6, [r0, #0]
 800a94c:	60c6      	str	r6, [r0, #12]
 800a94e:	2c00      	cmp	r4, #0
 800a950:	d007      	beq.n	800a962 <_Bfree+0x3e>
 800a952:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a954:	6862      	ldr	r2, [r4, #4]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	0092      	lsls	r2, r2, #2
 800a95a:	189b      	adds	r3, r3, r2
 800a95c:	681a      	ldr	r2, [r3, #0]
 800a95e:	6022      	str	r2, [r4, #0]
 800a960:	601c      	str	r4, [r3, #0]
 800a962:	bd70      	pop	{r4, r5, r6, pc}
 800a964:	0800ebcd 	.word	0x0800ebcd
 800a968:	0800ec54 	.word	0x0800ec54

0800a96c <__multadd>:
 800a96c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a96e:	000e      	movs	r6, r1
 800a970:	9001      	str	r0, [sp, #4]
 800a972:	000c      	movs	r4, r1
 800a974:	001d      	movs	r5, r3
 800a976:	2000      	movs	r0, #0
 800a978:	690f      	ldr	r7, [r1, #16]
 800a97a:	3614      	adds	r6, #20
 800a97c:	6833      	ldr	r3, [r6, #0]
 800a97e:	3001      	adds	r0, #1
 800a980:	b299      	uxth	r1, r3
 800a982:	4351      	muls	r1, r2
 800a984:	0c1b      	lsrs	r3, r3, #16
 800a986:	4353      	muls	r3, r2
 800a988:	1949      	adds	r1, r1, r5
 800a98a:	0c0d      	lsrs	r5, r1, #16
 800a98c:	195b      	adds	r3, r3, r5
 800a98e:	0c1d      	lsrs	r5, r3, #16
 800a990:	b289      	uxth	r1, r1
 800a992:	041b      	lsls	r3, r3, #16
 800a994:	185b      	adds	r3, r3, r1
 800a996:	c608      	stmia	r6!, {r3}
 800a998:	4287      	cmp	r7, r0
 800a99a:	dcef      	bgt.n	800a97c <__multadd+0x10>
 800a99c:	2d00      	cmp	r5, #0
 800a99e:	d022      	beq.n	800a9e6 <__multadd+0x7a>
 800a9a0:	68a3      	ldr	r3, [r4, #8]
 800a9a2:	42bb      	cmp	r3, r7
 800a9a4:	dc19      	bgt.n	800a9da <__multadd+0x6e>
 800a9a6:	6863      	ldr	r3, [r4, #4]
 800a9a8:	9801      	ldr	r0, [sp, #4]
 800a9aa:	1c59      	adds	r1, r3, #1
 800a9ac:	f7ff ff76 	bl	800a89c <_Balloc>
 800a9b0:	1e06      	subs	r6, r0, #0
 800a9b2:	d105      	bne.n	800a9c0 <__multadd+0x54>
 800a9b4:	0002      	movs	r2, r0
 800a9b6:	21b5      	movs	r1, #181	; 0xb5
 800a9b8:	4b0c      	ldr	r3, [pc, #48]	; (800a9ec <__multadd+0x80>)
 800a9ba:	480d      	ldr	r0, [pc, #52]	; (800a9f0 <__multadd+0x84>)
 800a9bc:	f000 fd36 	bl	800b42c <__assert_func>
 800a9c0:	0021      	movs	r1, r4
 800a9c2:	6923      	ldr	r3, [r4, #16]
 800a9c4:	310c      	adds	r1, #12
 800a9c6:	1c9a      	adds	r2, r3, #2
 800a9c8:	0092      	lsls	r2, r2, #2
 800a9ca:	300c      	adds	r0, #12
 800a9cc:	f7ff ff5d 	bl	800a88a <memcpy>
 800a9d0:	0021      	movs	r1, r4
 800a9d2:	9801      	ldr	r0, [sp, #4]
 800a9d4:	f7ff ffa6 	bl	800a924 <_Bfree>
 800a9d8:	0034      	movs	r4, r6
 800a9da:	1d3b      	adds	r3, r7, #4
 800a9dc:	009b      	lsls	r3, r3, #2
 800a9de:	18e3      	adds	r3, r4, r3
 800a9e0:	605d      	str	r5, [r3, #4]
 800a9e2:	1c7b      	adds	r3, r7, #1
 800a9e4:	6123      	str	r3, [r4, #16]
 800a9e6:	0020      	movs	r0, r4
 800a9e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9ea:	46c0      	nop			; (mov r8, r8)
 800a9ec:	0800ec43 	.word	0x0800ec43
 800a9f0:	0800ec54 	.word	0x0800ec54

0800a9f4 <__hi0bits>:
 800a9f4:	0003      	movs	r3, r0
 800a9f6:	0c02      	lsrs	r2, r0, #16
 800a9f8:	2000      	movs	r0, #0
 800a9fa:	4282      	cmp	r2, r0
 800a9fc:	d101      	bne.n	800aa02 <__hi0bits+0xe>
 800a9fe:	041b      	lsls	r3, r3, #16
 800aa00:	3010      	adds	r0, #16
 800aa02:	0e1a      	lsrs	r2, r3, #24
 800aa04:	d101      	bne.n	800aa0a <__hi0bits+0x16>
 800aa06:	3008      	adds	r0, #8
 800aa08:	021b      	lsls	r3, r3, #8
 800aa0a:	0f1a      	lsrs	r2, r3, #28
 800aa0c:	d101      	bne.n	800aa12 <__hi0bits+0x1e>
 800aa0e:	3004      	adds	r0, #4
 800aa10:	011b      	lsls	r3, r3, #4
 800aa12:	0f9a      	lsrs	r2, r3, #30
 800aa14:	d101      	bne.n	800aa1a <__hi0bits+0x26>
 800aa16:	3002      	adds	r0, #2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	db03      	blt.n	800aa26 <__hi0bits+0x32>
 800aa1e:	3001      	adds	r0, #1
 800aa20:	005b      	lsls	r3, r3, #1
 800aa22:	d400      	bmi.n	800aa26 <__hi0bits+0x32>
 800aa24:	2020      	movs	r0, #32
 800aa26:	4770      	bx	lr

0800aa28 <__lo0bits>:
 800aa28:	6803      	ldr	r3, [r0, #0]
 800aa2a:	0002      	movs	r2, r0
 800aa2c:	2107      	movs	r1, #7
 800aa2e:	0018      	movs	r0, r3
 800aa30:	4008      	ands	r0, r1
 800aa32:	420b      	tst	r3, r1
 800aa34:	d00d      	beq.n	800aa52 <__lo0bits+0x2a>
 800aa36:	3906      	subs	r1, #6
 800aa38:	2000      	movs	r0, #0
 800aa3a:	420b      	tst	r3, r1
 800aa3c:	d105      	bne.n	800aa4a <__lo0bits+0x22>
 800aa3e:	3002      	adds	r0, #2
 800aa40:	4203      	tst	r3, r0
 800aa42:	d003      	beq.n	800aa4c <__lo0bits+0x24>
 800aa44:	40cb      	lsrs	r3, r1
 800aa46:	0008      	movs	r0, r1
 800aa48:	6013      	str	r3, [r2, #0]
 800aa4a:	4770      	bx	lr
 800aa4c:	089b      	lsrs	r3, r3, #2
 800aa4e:	6013      	str	r3, [r2, #0]
 800aa50:	e7fb      	b.n	800aa4a <__lo0bits+0x22>
 800aa52:	b299      	uxth	r1, r3
 800aa54:	2900      	cmp	r1, #0
 800aa56:	d101      	bne.n	800aa5c <__lo0bits+0x34>
 800aa58:	2010      	movs	r0, #16
 800aa5a:	0c1b      	lsrs	r3, r3, #16
 800aa5c:	b2d9      	uxtb	r1, r3
 800aa5e:	2900      	cmp	r1, #0
 800aa60:	d101      	bne.n	800aa66 <__lo0bits+0x3e>
 800aa62:	3008      	adds	r0, #8
 800aa64:	0a1b      	lsrs	r3, r3, #8
 800aa66:	0719      	lsls	r1, r3, #28
 800aa68:	d101      	bne.n	800aa6e <__lo0bits+0x46>
 800aa6a:	3004      	adds	r0, #4
 800aa6c:	091b      	lsrs	r3, r3, #4
 800aa6e:	0799      	lsls	r1, r3, #30
 800aa70:	d101      	bne.n	800aa76 <__lo0bits+0x4e>
 800aa72:	3002      	adds	r0, #2
 800aa74:	089b      	lsrs	r3, r3, #2
 800aa76:	07d9      	lsls	r1, r3, #31
 800aa78:	d4e9      	bmi.n	800aa4e <__lo0bits+0x26>
 800aa7a:	3001      	adds	r0, #1
 800aa7c:	085b      	lsrs	r3, r3, #1
 800aa7e:	d1e6      	bne.n	800aa4e <__lo0bits+0x26>
 800aa80:	2020      	movs	r0, #32
 800aa82:	e7e2      	b.n	800aa4a <__lo0bits+0x22>

0800aa84 <__i2b>:
 800aa84:	b510      	push	{r4, lr}
 800aa86:	000c      	movs	r4, r1
 800aa88:	2101      	movs	r1, #1
 800aa8a:	f7ff ff07 	bl	800a89c <_Balloc>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	d106      	bne.n	800aaa0 <__i2b+0x1c>
 800aa92:	21a0      	movs	r1, #160	; 0xa0
 800aa94:	0002      	movs	r2, r0
 800aa96:	4b04      	ldr	r3, [pc, #16]	; (800aaa8 <__i2b+0x24>)
 800aa98:	4804      	ldr	r0, [pc, #16]	; (800aaac <__i2b+0x28>)
 800aa9a:	0049      	lsls	r1, r1, #1
 800aa9c:	f000 fcc6 	bl	800b42c <__assert_func>
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	6144      	str	r4, [r0, #20]
 800aaa4:	6103      	str	r3, [r0, #16]
 800aaa6:	bd10      	pop	{r4, pc}
 800aaa8:	0800ec43 	.word	0x0800ec43
 800aaac:	0800ec54 	.word	0x0800ec54

0800aab0 <__multiply>:
 800aab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aab2:	690b      	ldr	r3, [r1, #16]
 800aab4:	0014      	movs	r4, r2
 800aab6:	6912      	ldr	r2, [r2, #16]
 800aab8:	000d      	movs	r5, r1
 800aaba:	b089      	sub	sp, #36	; 0x24
 800aabc:	4293      	cmp	r3, r2
 800aabe:	da01      	bge.n	800aac4 <__multiply+0x14>
 800aac0:	0025      	movs	r5, r4
 800aac2:	000c      	movs	r4, r1
 800aac4:	692f      	ldr	r7, [r5, #16]
 800aac6:	6926      	ldr	r6, [r4, #16]
 800aac8:	6869      	ldr	r1, [r5, #4]
 800aaca:	19bb      	adds	r3, r7, r6
 800aacc:	9302      	str	r3, [sp, #8]
 800aace:	68ab      	ldr	r3, [r5, #8]
 800aad0:	19ba      	adds	r2, r7, r6
 800aad2:	4293      	cmp	r3, r2
 800aad4:	da00      	bge.n	800aad8 <__multiply+0x28>
 800aad6:	3101      	adds	r1, #1
 800aad8:	f7ff fee0 	bl	800a89c <_Balloc>
 800aadc:	9001      	str	r0, [sp, #4]
 800aade:	2800      	cmp	r0, #0
 800aae0:	d106      	bne.n	800aaf0 <__multiply+0x40>
 800aae2:	215e      	movs	r1, #94	; 0x5e
 800aae4:	0002      	movs	r2, r0
 800aae6:	4b48      	ldr	r3, [pc, #288]	; (800ac08 <__multiply+0x158>)
 800aae8:	4848      	ldr	r0, [pc, #288]	; (800ac0c <__multiply+0x15c>)
 800aaea:	31ff      	adds	r1, #255	; 0xff
 800aaec:	f000 fc9e 	bl	800b42c <__assert_func>
 800aaf0:	9b01      	ldr	r3, [sp, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	3314      	adds	r3, #20
 800aaf6:	469c      	mov	ip, r3
 800aaf8:	19bb      	adds	r3, r7, r6
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	4463      	add	r3, ip
 800aafe:	9303      	str	r3, [sp, #12]
 800ab00:	4663      	mov	r3, ip
 800ab02:	9903      	ldr	r1, [sp, #12]
 800ab04:	428b      	cmp	r3, r1
 800ab06:	d32c      	bcc.n	800ab62 <__multiply+0xb2>
 800ab08:	002b      	movs	r3, r5
 800ab0a:	0022      	movs	r2, r4
 800ab0c:	3314      	adds	r3, #20
 800ab0e:	00bf      	lsls	r7, r7, #2
 800ab10:	3214      	adds	r2, #20
 800ab12:	9306      	str	r3, [sp, #24]
 800ab14:	00b6      	lsls	r6, r6, #2
 800ab16:	19db      	adds	r3, r3, r7
 800ab18:	9304      	str	r3, [sp, #16]
 800ab1a:	1993      	adds	r3, r2, r6
 800ab1c:	9307      	str	r3, [sp, #28]
 800ab1e:	2304      	movs	r3, #4
 800ab20:	9305      	str	r3, [sp, #20]
 800ab22:	002b      	movs	r3, r5
 800ab24:	9904      	ldr	r1, [sp, #16]
 800ab26:	3315      	adds	r3, #21
 800ab28:	9200      	str	r2, [sp, #0]
 800ab2a:	4299      	cmp	r1, r3
 800ab2c:	d305      	bcc.n	800ab3a <__multiply+0x8a>
 800ab2e:	1b4b      	subs	r3, r1, r5
 800ab30:	3b15      	subs	r3, #21
 800ab32:	089b      	lsrs	r3, r3, #2
 800ab34:	3301      	adds	r3, #1
 800ab36:	009b      	lsls	r3, r3, #2
 800ab38:	9305      	str	r3, [sp, #20]
 800ab3a:	9b07      	ldr	r3, [sp, #28]
 800ab3c:	9a00      	ldr	r2, [sp, #0]
 800ab3e:	429a      	cmp	r2, r3
 800ab40:	d311      	bcc.n	800ab66 <__multiply+0xb6>
 800ab42:	9b02      	ldr	r3, [sp, #8]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	dd06      	ble.n	800ab56 <__multiply+0xa6>
 800ab48:	9b03      	ldr	r3, [sp, #12]
 800ab4a:	3b04      	subs	r3, #4
 800ab4c:	9303      	str	r3, [sp, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d054      	beq.n	800ac00 <__multiply+0x150>
 800ab56:	9b01      	ldr	r3, [sp, #4]
 800ab58:	9a02      	ldr	r2, [sp, #8]
 800ab5a:	0018      	movs	r0, r3
 800ab5c:	611a      	str	r2, [r3, #16]
 800ab5e:	b009      	add	sp, #36	; 0x24
 800ab60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab62:	c304      	stmia	r3!, {r2}
 800ab64:	e7cd      	b.n	800ab02 <__multiply+0x52>
 800ab66:	9b00      	ldr	r3, [sp, #0]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	b298      	uxth	r0, r3
 800ab6c:	2800      	cmp	r0, #0
 800ab6e:	d01c      	beq.n	800abaa <__multiply+0xfa>
 800ab70:	4667      	mov	r7, ip
 800ab72:	2400      	movs	r4, #0
 800ab74:	9e06      	ldr	r6, [sp, #24]
 800ab76:	ce02      	ldmia	r6!, {r1}
 800ab78:	683a      	ldr	r2, [r7, #0]
 800ab7a:	b28b      	uxth	r3, r1
 800ab7c:	4343      	muls	r3, r0
 800ab7e:	0c09      	lsrs	r1, r1, #16
 800ab80:	4341      	muls	r1, r0
 800ab82:	b292      	uxth	r2, r2
 800ab84:	189b      	adds	r3, r3, r2
 800ab86:	191b      	adds	r3, r3, r4
 800ab88:	000c      	movs	r4, r1
 800ab8a:	683a      	ldr	r2, [r7, #0]
 800ab8c:	0c11      	lsrs	r1, r2, #16
 800ab8e:	1861      	adds	r1, r4, r1
 800ab90:	0c1c      	lsrs	r4, r3, #16
 800ab92:	1909      	adds	r1, r1, r4
 800ab94:	0c0c      	lsrs	r4, r1, #16
 800ab96:	b29b      	uxth	r3, r3
 800ab98:	0409      	lsls	r1, r1, #16
 800ab9a:	430b      	orrs	r3, r1
 800ab9c:	c708      	stmia	r7!, {r3}
 800ab9e:	9b04      	ldr	r3, [sp, #16]
 800aba0:	42b3      	cmp	r3, r6
 800aba2:	d8e8      	bhi.n	800ab76 <__multiply+0xc6>
 800aba4:	4663      	mov	r3, ip
 800aba6:	9a05      	ldr	r2, [sp, #20]
 800aba8:	509c      	str	r4, [r3, r2]
 800abaa:	9b00      	ldr	r3, [sp, #0]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	0c1e      	lsrs	r6, r3, #16
 800abb0:	d020      	beq.n	800abf4 <__multiply+0x144>
 800abb2:	4663      	mov	r3, ip
 800abb4:	002c      	movs	r4, r5
 800abb6:	4660      	mov	r0, ip
 800abb8:	2700      	movs	r7, #0
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	3414      	adds	r4, #20
 800abbe:	6822      	ldr	r2, [r4, #0]
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	b291      	uxth	r1, r2
 800abc4:	4371      	muls	r1, r6
 800abc6:	6802      	ldr	r2, [r0, #0]
 800abc8:	0c12      	lsrs	r2, r2, #16
 800abca:	1889      	adds	r1, r1, r2
 800abcc:	19cf      	adds	r7, r1, r7
 800abce:	0439      	lsls	r1, r7, #16
 800abd0:	430b      	orrs	r3, r1
 800abd2:	6003      	str	r3, [r0, #0]
 800abd4:	cc02      	ldmia	r4!, {r1}
 800abd6:	6843      	ldr	r3, [r0, #4]
 800abd8:	0c09      	lsrs	r1, r1, #16
 800abda:	4371      	muls	r1, r6
 800abdc:	b29b      	uxth	r3, r3
 800abde:	0c3f      	lsrs	r7, r7, #16
 800abe0:	18cb      	adds	r3, r1, r3
 800abe2:	9a04      	ldr	r2, [sp, #16]
 800abe4:	19db      	adds	r3, r3, r7
 800abe6:	0c1f      	lsrs	r7, r3, #16
 800abe8:	3004      	adds	r0, #4
 800abea:	42a2      	cmp	r2, r4
 800abec:	d8e7      	bhi.n	800abbe <__multiply+0x10e>
 800abee:	4662      	mov	r2, ip
 800abf0:	9905      	ldr	r1, [sp, #20]
 800abf2:	5053      	str	r3, [r2, r1]
 800abf4:	9b00      	ldr	r3, [sp, #0]
 800abf6:	3304      	adds	r3, #4
 800abf8:	9300      	str	r3, [sp, #0]
 800abfa:	2304      	movs	r3, #4
 800abfc:	449c      	add	ip, r3
 800abfe:	e79c      	b.n	800ab3a <__multiply+0x8a>
 800ac00:	9b02      	ldr	r3, [sp, #8]
 800ac02:	3b01      	subs	r3, #1
 800ac04:	9302      	str	r3, [sp, #8]
 800ac06:	e79c      	b.n	800ab42 <__multiply+0x92>
 800ac08:	0800ec43 	.word	0x0800ec43
 800ac0c:	0800ec54 	.word	0x0800ec54

0800ac10 <__pow5mult>:
 800ac10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac12:	2303      	movs	r3, #3
 800ac14:	0015      	movs	r5, r2
 800ac16:	0007      	movs	r7, r0
 800ac18:	000e      	movs	r6, r1
 800ac1a:	401a      	ands	r2, r3
 800ac1c:	421d      	tst	r5, r3
 800ac1e:	d008      	beq.n	800ac32 <__pow5mult+0x22>
 800ac20:	4925      	ldr	r1, [pc, #148]	; (800acb8 <__pow5mult+0xa8>)
 800ac22:	3a01      	subs	r2, #1
 800ac24:	0092      	lsls	r2, r2, #2
 800ac26:	5852      	ldr	r2, [r2, r1]
 800ac28:	2300      	movs	r3, #0
 800ac2a:	0031      	movs	r1, r6
 800ac2c:	f7ff fe9e 	bl	800a96c <__multadd>
 800ac30:	0006      	movs	r6, r0
 800ac32:	10ad      	asrs	r5, r5, #2
 800ac34:	d03d      	beq.n	800acb2 <__pow5mult+0xa2>
 800ac36:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800ac38:	2c00      	cmp	r4, #0
 800ac3a:	d10f      	bne.n	800ac5c <__pow5mult+0x4c>
 800ac3c:	2010      	movs	r0, #16
 800ac3e:	f7ff fe0f 	bl	800a860 <malloc>
 800ac42:	1e02      	subs	r2, r0, #0
 800ac44:	6278      	str	r0, [r7, #36]	; 0x24
 800ac46:	d105      	bne.n	800ac54 <__pow5mult+0x44>
 800ac48:	21d7      	movs	r1, #215	; 0xd7
 800ac4a:	4b1c      	ldr	r3, [pc, #112]	; (800acbc <__pow5mult+0xac>)
 800ac4c:	481c      	ldr	r0, [pc, #112]	; (800acc0 <__pow5mult+0xb0>)
 800ac4e:	0049      	lsls	r1, r1, #1
 800ac50:	f000 fbec 	bl	800b42c <__assert_func>
 800ac54:	6044      	str	r4, [r0, #4]
 800ac56:	6084      	str	r4, [r0, #8]
 800ac58:	6004      	str	r4, [r0, #0]
 800ac5a:	60c4      	str	r4, [r0, #12]
 800ac5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5e:	689c      	ldr	r4, [r3, #8]
 800ac60:	9301      	str	r3, [sp, #4]
 800ac62:	2c00      	cmp	r4, #0
 800ac64:	d108      	bne.n	800ac78 <__pow5mult+0x68>
 800ac66:	0038      	movs	r0, r7
 800ac68:	4916      	ldr	r1, [pc, #88]	; (800acc4 <__pow5mult+0xb4>)
 800ac6a:	f7ff ff0b 	bl	800aa84 <__i2b>
 800ac6e:	9b01      	ldr	r3, [sp, #4]
 800ac70:	0004      	movs	r4, r0
 800ac72:	6098      	str	r0, [r3, #8]
 800ac74:	2300      	movs	r3, #0
 800ac76:	6003      	str	r3, [r0, #0]
 800ac78:	2301      	movs	r3, #1
 800ac7a:	421d      	tst	r5, r3
 800ac7c:	d00a      	beq.n	800ac94 <__pow5mult+0x84>
 800ac7e:	0031      	movs	r1, r6
 800ac80:	0022      	movs	r2, r4
 800ac82:	0038      	movs	r0, r7
 800ac84:	f7ff ff14 	bl	800aab0 <__multiply>
 800ac88:	0031      	movs	r1, r6
 800ac8a:	9001      	str	r0, [sp, #4]
 800ac8c:	0038      	movs	r0, r7
 800ac8e:	f7ff fe49 	bl	800a924 <_Bfree>
 800ac92:	9e01      	ldr	r6, [sp, #4]
 800ac94:	106d      	asrs	r5, r5, #1
 800ac96:	d00c      	beq.n	800acb2 <__pow5mult+0xa2>
 800ac98:	6820      	ldr	r0, [r4, #0]
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	d107      	bne.n	800acae <__pow5mult+0x9e>
 800ac9e:	0022      	movs	r2, r4
 800aca0:	0021      	movs	r1, r4
 800aca2:	0038      	movs	r0, r7
 800aca4:	f7ff ff04 	bl	800aab0 <__multiply>
 800aca8:	2300      	movs	r3, #0
 800acaa:	6020      	str	r0, [r4, #0]
 800acac:	6003      	str	r3, [r0, #0]
 800acae:	0004      	movs	r4, r0
 800acb0:	e7e2      	b.n	800ac78 <__pow5mult+0x68>
 800acb2:	0030      	movs	r0, r6
 800acb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800acb6:	46c0      	nop			; (mov r8, r8)
 800acb8:	0800eda8 	.word	0x0800eda8
 800acbc:	0800ebcd 	.word	0x0800ebcd
 800acc0:	0800ec54 	.word	0x0800ec54
 800acc4:	00000271 	.word	0x00000271

0800acc8 <__lshift>:
 800acc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acca:	000c      	movs	r4, r1
 800accc:	0017      	movs	r7, r2
 800acce:	6923      	ldr	r3, [r4, #16]
 800acd0:	1155      	asrs	r5, r2, #5
 800acd2:	b087      	sub	sp, #28
 800acd4:	18eb      	adds	r3, r5, r3
 800acd6:	9302      	str	r3, [sp, #8]
 800acd8:	3301      	adds	r3, #1
 800acda:	9301      	str	r3, [sp, #4]
 800acdc:	6849      	ldr	r1, [r1, #4]
 800acde:	68a3      	ldr	r3, [r4, #8]
 800ace0:	9004      	str	r0, [sp, #16]
 800ace2:	9a01      	ldr	r2, [sp, #4]
 800ace4:	4293      	cmp	r3, r2
 800ace6:	db11      	blt.n	800ad0c <__lshift+0x44>
 800ace8:	9804      	ldr	r0, [sp, #16]
 800acea:	f7ff fdd7 	bl	800a89c <_Balloc>
 800acee:	0002      	movs	r2, r0
 800acf0:	2300      	movs	r3, #0
 800acf2:	3214      	adds	r2, #20
 800acf4:	0006      	movs	r6, r0
 800acf6:	0011      	movs	r1, r2
 800acf8:	9203      	str	r2, [sp, #12]
 800acfa:	4298      	cmp	r0, r3
 800acfc:	d10d      	bne.n	800ad1a <__lshift+0x52>
 800acfe:	21da      	movs	r1, #218	; 0xda
 800ad00:	0002      	movs	r2, r0
 800ad02:	4b27      	ldr	r3, [pc, #156]	; (800ada0 <__lshift+0xd8>)
 800ad04:	4827      	ldr	r0, [pc, #156]	; (800ada4 <__lshift+0xdc>)
 800ad06:	31ff      	adds	r1, #255	; 0xff
 800ad08:	f000 fb90 	bl	800b42c <__assert_func>
 800ad0c:	3101      	adds	r1, #1
 800ad0e:	005b      	lsls	r3, r3, #1
 800ad10:	e7e7      	b.n	800ace2 <__lshift+0x1a>
 800ad12:	2200      	movs	r2, #0
 800ad14:	0098      	lsls	r0, r3, #2
 800ad16:	500a      	str	r2, [r1, r0]
 800ad18:	3301      	adds	r3, #1
 800ad1a:	42ab      	cmp	r3, r5
 800ad1c:	dbf9      	blt.n	800ad12 <__lshift+0x4a>
 800ad1e:	43eb      	mvns	r3, r5
 800ad20:	17db      	asrs	r3, r3, #31
 800ad22:	401d      	ands	r5, r3
 800ad24:	9b03      	ldr	r3, [sp, #12]
 800ad26:	00ad      	lsls	r5, r5, #2
 800ad28:	211f      	movs	r1, #31
 800ad2a:	0038      	movs	r0, r7
 800ad2c:	195d      	adds	r5, r3, r5
 800ad2e:	0023      	movs	r3, r4
 800ad30:	6922      	ldr	r2, [r4, #16]
 800ad32:	3314      	adds	r3, #20
 800ad34:	0092      	lsls	r2, r2, #2
 800ad36:	4008      	ands	r0, r1
 800ad38:	4684      	mov	ip, r0
 800ad3a:	189a      	adds	r2, r3, r2
 800ad3c:	420f      	tst	r7, r1
 800ad3e:	d02a      	beq.n	800ad96 <__lshift+0xce>
 800ad40:	3101      	adds	r1, #1
 800ad42:	1a09      	subs	r1, r1, r0
 800ad44:	9105      	str	r1, [sp, #20]
 800ad46:	2100      	movs	r1, #0
 800ad48:	9503      	str	r5, [sp, #12]
 800ad4a:	4667      	mov	r7, ip
 800ad4c:	6818      	ldr	r0, [r3, #0]
 800ad4e:	40b8      	lsls	r0, r7
 800ad50:	4301      	orrs	r1, r0
 800ad52:	9803      	ldr	r0, [sp, #12]
 800ad54:	c002      	stmia	r0!, {r1}
 800ad56:	cb02      	ldmia	r3!, {r1}
 800ad58:	9003      	str	r0, [sp, #12]
 800ad5a:	9805      	ldr	r0, [sp, #20]
 800ad5c:	40c1      	lsrs	r1, r0
 800ad5e:	429a      	cmp	r2, r3
 800ad60:	d8f3      	bhi.n	800ad4a <__lshift+0x82>
 800ad62:	0020      	movs	r0, r4
 800ad64:	3015      	adds	r0, #21
 800ad66:	2304      	movs	r3, #4
 800ad68:	4282      	cmp	r2, r0
 800ad6a:	d304      	bcc.n	800ad76 <__lshift+0xae>
 800ad6c:	1b13      	subs	r3, r2, r4
 800ad6e:	3b15      	subs	r3, #21
 800ad70:	089b      	lsrs	r3, r3, #2
 800ad72:	3301      	adds	r3, #1
 800ad74:	009b      	lsls	r3, r3, #2
 800ad76:	50e9      	str	r1, [r5, r3]
 800ad78:	2900      	cmp	r1, #0
 800ad7a:	d002      	beq.n	800ad82 <__lshift+0xba>
 800ad7c:	9b02      	ldr	r3, [sp, #8]
 800ad7e:	3302      	adds	r3, #2
 800ad80:	9301      	str	r3, [sp, #4]
 800ad82:	9b01      	ldr	r3, [sp, #4]
 800ad84:	9804      	ldr	r0, [sp, #16]
 800ad86:	3b01      	subs	r3, #1
 800ad88:	0021      	movs	r1, r4
 800ad8a:	6133      	str	r3, [r6, #16]
 800ad8c:	f7ff fdca 	bl	800a924 <_Bfree>
 800ad90:	0030      	movs	r0, r6
 800ad92:	b007      	add	sp, #28
 800ad94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad96:	cb02      	ldmia	r3!, {r1}
 800ad98:	c502      	stmia	r5!, {r1}
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d8fb      	bhi.n	800ad96 <__lshift+0xce>
 800ad9e:	e7f0      	b.n	800ad82 <__lshift+0xba>
 800ada0:	0800ec43 	.word	0x0800ec43
 800ada4:	0800ec54 	.word	0x0800ec54

0800ada8 <__mcmp>:
 800ada8:	6902      	ldr	r2, [r0, #16]
 800adaa:	690b      	ldr	r3, [r1, #16]
 800adac:	b530      	push	{r4, r5, lr}
 800adae:	0004      	movs	r4, r0
 800adb0:	1ad0      	subs	r0, r2, r3
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d10d      	bne.n	800add2 <__mcmp+0x2a>
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	3414      	adds	r4, #20
 800adba:	3114      	adds	r1, #20
 800adbc:	18e2      	adds	r2, r4, r3
 800adbe:	18c9      	adds	r1, r1, r3
 800adc0:	3a04      	subs	r2, #4
 800adc2:	3904      	subs	r1, #4
 800adc4:	6815      	ldr	r5, [r2, #0]
 800adc6:	680b      	ldr	r3, [r1, #0]
 800adc8:	429d      	cmp	r5, r3
 800adca:	d003      	beq.n	800add4 <__mcmp+0x2c>
 800adcc:	2001      	movs	r0, #1
 800adce:	429d      	cmp	r5, r3
 800add0:	d303      	bcc.n	800adda <__mcmp+0x32>
 800add2:	bd30      	pop	{r4, r5, pc}
 800add4:	4294      	cmp	r4, r2
 800add6:	d3f3      	bcc.n	800adc0 <__mcmp+0x18>
 800add8:	e7fb      	b.n	800add2 <__mcmp+0x2a>
 800adda:	4240      	negs	r0, r0
 800addc:	e7f9      	b.n	800add2 <__mcmp+0x2a>
	...

0800ade0 <__mdiff>:
 800ade0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ade2:	000e      	movs	r6, r1
 800ade4:	0007      	movs	r7, r0
 800ade6:	0011      	movs	r1, r2
 800ade8:	0030      	movs	r0, r6
 800adea:	b087      	sub	sp, #28
 800adec:	0014      	movs	r4, r2
 800adee:	f7ff ffdb 	bl	800ada8 <__mcmp>
 800adf2:	1e05      	subs	r5, r0, #0
 800adf4:	d110      	bne.n	800ae18 <__mdiff+0x38>
 800adf6:	0001      	movs	r1, r0
 800adf8:	0038      	movs	r0, r7
 800adfa:	f7ff fd4f 	bl	800a89c <_Balloc>
 800adfe:	1e02      	subs	r2, r0, #0
 800ae00:	d104      	bne.n	800ae0c <__mdiff+0x2c>
 800ae02:	4b40      	ldr	r3, [pc, #256]	; (800af04 <__mdiff+0x124>)
 800ae04:	4940      	ldr	r1, [pc, #256]	; (800af08 <__mdiff+0x128>)
 800ae06:	4841      	ldr	r0, [pc, #260]	; (800af0c <__mdiff+0x12c>)
 800ae08:	f000 fb10 	bl	800b42c <__assert_func>
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	6145      	str	r5, [r0, #20]
 800ae10:	6103      	str	r3, [r0, #16]
 800ae12:	0010      	movs	r0, r2
 800ae14:	b007      	add	sp, #28
 800ae16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae18:	2301      	movs	r3, #1
 800ae1a:	9301      	str	r3, [sp, #4]
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	db04      	blt.n	800ae2a <__mdiff+0x4a>
 800ae20:	0023      	movs	r3, r4
 800ae22:	0034      	movs	r4, r6
 800ae24:	001e      	movs	r6, r3
 800ae26:	2300      	movs	r3, #0
 800ae28:	9301      	str	r3, [sp, #4]
 800ae2a:	0038      	movs	r0, r7
 800ae2c:	6861      	ldr	r1, [r4, #4]
 800ae2e:	f7ff fd35 	bl	800a89c <_Balloc>
 800ae32:	1e02      	subs	r2, r0, #0
 800ae34:	d103      	bne.n	800ae3e <__mdiff+0x5e>
 800ae36:	2190      	movs	r1, #144	; 0x90
 800ae38:	4b32      	ldr	r3, [pc, #200]	; (800af04 <__mdiff+0x124>)
 800ae3a:	0089      	lsls	r1, r1, #2
 800ae3c:	e7e3      	b.n	800ae06 <__mdiff+0x26>
 800ae3e:	9b01      	ldr	r3, [sp, #4]
 800ae40:	2700      	movs	r7, #0
 800ae42:	60c3      	str	r3, [r0, #12]
 800ae44:	6920      	ldr	r0, [r4, #16]
 800ae46:	3414      	adds	r4, #20
 800ae48:	9401      	str	r4, [sp, #4]
 800ae4a:	9b01      	ldr	r3, [sp, #4]
 800ae4c:	0084      	lsls	r4, r0, #2
 800ae4e:	191b      	adds	r3, r3, r4
 800ae50:	0034      	movs	r4, r6
 800ae52:	9302      	str	r3, [sp, #8]
 800ae54:	6933      	ldr	r3, [r6, #16]
 800ae56:	3414      	adds	r4, #20
 800ae58:	0099      	lsls	r1, r3, #2
 800ae5a:	1863      	adds	r3, r4, r1
 800ae5c:	9303      	str	r3, [sp, #12]
 800ae5e:	0013      	movs	r3, r2
 800ae60:	3314      	adds	r3, #20
 800ae62:	469c      	mov	ip, r3
 800ae64:	9305      	str	r3, [sp, #20]
 800ae66:	9b01      	ldr	r3, [sp, #4]
 800ae68:	9304      	str	r3, [sp, #16]
 800ae6a:	9b04      	ldr	r3, [sp, #16]
 800ae6c:	cc02      	ldmia	r4!, {r1}
 800ae6e:	cb20      	ldmia	r3!, {r5}
 800ae70:	9304      	str	r3, [sp, #16]
 800ae72:	b2ab      	uxth	r3, r5
 800ae74:	19df      	adds	r7, r3, r7
 800ae76:	b28b      	uxth	r3, r1
 800ae78:	1afb      	subs	r3, r7, r3
 800ae7a:	0c2d      	lsrs	r5, r5, #16
 800ae7c:	0c09      	lsrs	r1, r1, #16
 800ae7e:	1a69      	subs	r1, r5, r1
 800ae80:	141d      	asrs	r5, r3, #16
 800ae82:	1949      	adds	r1, r1, r5
 800ae84:	140f      	asrs	r7, r1, #16
 800ae86:	b29b      	uxth	r3, r3
 800ae88:	0409      	lsls	r1, r1, #16
 800ae8a:	430b      	orrs	r3, r1
 800ae8c:	4661      	mov	r1, ip
 800ae8e:	c108      	stmia	r1!, {r3}
 800ae90:	9b03      	ldr	r3, [sp, #12]
 800ae92:	468c      	mov	ip, r1
 800ae94:	42a3      	cmp	r3, r4
 800ae96:	d8e8      	bhi.n	800ae6a <__mdiff+0x8a>
 800ae98:	0031      	movs	r1, r6
 800ae9a:	9c03      	ldr	r4, [sp, #12]
 800ae9c:	3115      	adds	r1, #21
 800ae9e:	2304      	movs	r3, #4
 800aea0:	428c      	cmp	r4, r1
 800aea2:	d304      	bcc.n	800aeae <__mdiff+0xce>
 800aea4:	1ba3      	subs	r3, r4, r6
 800aea6:	3b15      	subs	r3, #21
 800aea8:	089b      	lsrs	r3, r3, #2
 800aeaa:	3301      	adds	r3, #1
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	9901      	ldr	r1, [sp, #4]
 800aeb0:	18cc      	adds	r4, r1, r3
 800aeb2:	9905      	ldr	r1, [sp, #20]
 800aeb4:	0026      	movs	r6, r4
 800aeb6:	18cb      	adds	r3, r1, r3
 800aeb8:	469c      	mov	ip, r3
 800aeba:	9902      	ldr	r1, [sp, #8]
 800aebc:	428e      	cmp	r6, r1
 800aebe:	d310      	bcc.n	800aee2 <__mdiff+0x102>
 800aec0:	9e02      	ldr	r6, [sp, #8]
 800aec2:	1ee5      	subs	r5, r4, #3
 800aec4:	2100      	movs	r1, #0
 800aec6:	42ae      	cmp	r6, r5
 800aec8:	d304      	bcc.n	800aed4 <__mdiff+0xf4>
 800aeca:	0031      	movs	r1, r6
 800aecc:	3103      	adds	r1, #3
 800aece:	1b09      	subs	r1, r1, r4
 800aed0:	0889      	lsrs	r1, r1, #2
 800aed2:	0089      	lsls	r1, r1, #2
 800aed4:	185b      	adds	r3, r3, r1
 800aed6:	3b04      	subs	r3, #4
 800aed8:	6819      	ldr	r1, [r3, #0]
 800aeda:	2900      	cmp	r1, #0
 800aedc:	d00f      	beq.n	800aefe <__mdiff+0x11e>
 800aede:	6110      	str	r0, [r2, #16]
 800aee0:	e797      	b.n	800ae12 <__mdiff+0x32>
 800aee2:	ce02      	ldmia	r6!, {r1}
 800aee4:	b28d      	uxth	r5, r1
 800aee6:	19ed      	adds	r5, r5, r7
 800aee8:	0c0f      	lsrs	r7, r1, #16
 800aeea:	1429      	asrs	r1, r5, #16
 800aeec:	1879      	adds	r1, r7, r1
 800aeee:	140f      	asrs	r7, r1, #16
 800aef0:	b2ad      	uxth	r5, r5
 800aef2:	0409      	lsls	r1, r1, #16
 800aef4:	430d      	orrs	r5, r1
 800aef6:	4661      	mov	r1, ip
 800aef8:	c120      	stmia	r1!, {r5}
 800aefa:	468c      	mov	ip, r1
 800aefc:	e7dd      	b.n	800aeba <__mdiff+0xda>
 800aefe:	3801      	subs	r0, #1
 800af00:	e7e9      	b.n	800aed6 <__mdiff+0xf6>
 800af02:	46c0      	nop			; (mov r8, r8)
 800af04:	0800ec43 	.word	0x0800ec43
 800af08:	00000232 	.word	0x00000232
 800af0c:	0800ec54 	.word	0x0800ec54

0800af10 <__d2b>:
 800af10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af12:	2101      	movs	r1, #1
 800af14:	0014      	movs	r4, r2
 800af16:	001e      	movs	r6, r3
 800af18:	9f08      	ldr	r7, [sp, #32]
 800af1a:	f7ff fcbf 	bl	800a89c <_Balloc>
 800af1e:	1e05      	subs	r5, r0, #0
 800af20:	d105      	bne.n	800af2e <__d2b+0x1e>
 800af22:	0002      	movs	r2, r0
 800af24:	4b26      	ldr	r3, [pc, #152]	; (800afc0 <__d2b+0xb0>)
 800af26:	4927      	ldr	r1, [pc, #156]	; (800afc4 <__d2b+0xb4>)
 800af28:	4827      	ldr	r0, [pc, #156]	; (800afc8 <__d2b+0xb8>)
 800af2a:	f000 fa7f 	bl	800b42c <__assert_func>
 800af2e:	0333      	lsls	r3, r6, #12
 800af30:	0076      	lsls	r6, r6, #1
 800af32:	0b1b      	lsrs	r3, r3, #12
 800af34:	0d76      	lsrs	r6, r6, #21
 800af36:	d124      	bne.n	800af82 <__d2b+0x72>
 800af38:	9301      	str	r3, [sp, #4]
 800af3a:	2c00      	cmp	r4, #0
 800af3c:	d027      	beq.n	800af8e <__d2b+0x7e>
 800af3e:	4668      	mov	r0, sp
 800af40:	9400      	str	r4, [sp, #0]
 800af42:	f7ff fd71 	bl	800aa28 <__lo0bits>
 800af46:	9c00      	ldr	r4, [sp, #0]
 800af48:	2800      	cmp	r0, #0
 800af4a:	d01e      	beq.n	800af8a <__d2b+0x7a>
 800af4c:	9b01      	ldr	r3, [sp, #4]
 800af4e:	2120      	movs	r1, #32
 800af50:	001a      	movs	r2, r3
 800af52:	1a09      	subs	r1, r1, r0
 800af54:	408a      	lsls	r2, r1
 800af56:	40c3      	lsrs	r3, r0
 800af58:	4322      	orrs	r2, r4
 800af5a:	616a      	str	r2, [r5, #20]
 800af5c:	9301      	str	r3, [sp, #4]
 800af5e:	9c01      	ldr	r4, [sp, #4]
 800af60:	61ac      	str	r4, [r5, #24]
 800af62:	1e63      	subs	r3, r4, #1
 800af64:	419c      	sbcs	r4, r3
 800af66:	3401      	adds	r4, #1
 800af68:	612c      	str	r4, [r5, #16]
 800af6a:	2e00      	cmp	r6, #0
 800af6c:	d018      	beq.n	800afa0 <__d2b+0x90>
 800af6e:	4b17      	ldr	r3, [pc, #92]	; (800afcc <__d2b+0xbc>)
 800af70:	18f6      	adds	r6, r6, r3
 800af72:	2335      	movs	r3, #53	; 0x35
 800af74:	1836      	adds	r6, r6, r0
 800af76:	1a18      	subs	r0, r3, r0
 800af78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af7a:	603e      	str	r6, [r7, #0]
 800af7c:	6018      	str	r0, [r3, #0]
 800af7e:	0028      	movs	r0, r5
 800af80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800af82:	2280      	movs	r2, #128	; 0x80
 800af84:	0352      	lsls	r2, r2, #13
 800af86:	4313      	orrs	r3, r2
 800af88:	e7d6      	b.n	800af38 <__d2b+0x28>
 800af8a:	616c      	str	r4, [r5, #20]
 800af8c:	e7e7      	b.n	800af5e <__d2b+0x4e>
 800af8e:	a801      	add	r0, sp, #4
 800af90:	f7ff fd4a 	bl	800aa28 <__lo0bits>
 800af94:	2401      	movs	r4, #1
 800af96:	9b01      	ldr	r3, [sp, #4]
 800af98:	612c      	str	r4, [r5, #16]
 800af9a:	616b      	str	r3, [r5, #20]
 800af9c:	3020      	adds	r0, #32
 800af9e:	e7e4      	b.n	800af6a <__d2b+0x5a>
 800afa0:	4b0b      	ldr	r3, [pc, #44]	; (800afd0 <__d2b+0xc0>)
 800afa2:	18c0      	adds	r0, r0, r3
 800afa4:	4b0b      	ldr	r3, [pc, #44]	; (800afd4 <__d2b+0xc4>)
 800afa6:	6038      	str	r0, [r7, #0]
 800afa8:	18e3      	adds	r3, r4, r3
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	18eb      	adds	r3, r5, r3
 800afae:	6958      	ldr	r0, [r3, #20]
 800afb0:	f7ff fd20 	bl	800a9f4 <__hi0bits>
 800afb4:	0164      	lsls	r4, r4, #5
 800afb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb8:	1a24      	subs	r4, r4, r0
 800afba:	601c      	str	r4, [r3, #0]
 800afbc:	e7df      	b.n	800af7e <__d2b+0x6e>
 800afbe:	46c0      	nop			; (mov r8, r8)
 800afc0:	0800ec43 	.word	0x0800ec43
 800afc4:	0000030a 	.word	0x0000030a
 800afc8:	0800ec54 	.word	0x0800ec54
 800afcc:	fffffbcd 	.word	0xfffffbcd
 800afd0:	fffffbce 	.word	0xfffffbce
 800afd4:	3fffffff 	.word	0x3fffffff

0800afd8 <_calloc_r>:
 800afd8:	434a      	muls	r2, r1
 800afda:	b570      	push	{r4, r5, r6, lr}
 800afdc:	0011      	movs	r1, r2
 800afde:	0015      	movs	r5, r2
 800afe0:	f000 f852 	bl	800b088 <_malloc_r>
 800afe4:	1e04      	subs	r4, r0, #0
 800afe6:	d003      	beq.n	800aff0 <_calloc_r+0x18>
 800afe8:	002a      	movs	r2, r5
 800afea:	2100      	movs	r1, #0
 800afec:	f7fe f8e8 	bl	80091c0 <memset>
 800aff0:	0020      	movs	r0, r4
 800aff2:	bd70      	pop	{r4, r5, r6, pc}

0800aff4 <_free_r>:
 800aff4:	b570      	push	{r4, r5, r6, lr}
 800aff6:	0005      	movs	r5, r0
 800aff8:	2900      	cmp	r1, #0
 800affa:	d010      	beq.n	800b01e <_free_r+0x2a>
 800affc:	1f0c      	subs	r4, r1, #4
 800affe:	6823      	ldr	r3, [r4, #0]
 800b000:	2b00      	cmp	r3, #0
 800b002:	da00      	bge.n	800b006 <_free_r+0x12>
 800b004:	18e4      	adds	r4, r4, r3
 800b006:	0028      	movs	r0, r5
 800b008:	f000 fa64 	bl	800b4d4 <__malloc_lock>
 800b00c:	4a1d      	ldr	r2, [pc, #116]	; (800b084 <_free_r+0x90>)
 800b00e:	6813      	ldr	r3, [r2, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d105      	bne.n	800b020 <_free_r+0x2c>
 800b014:	6063      	str	r3, [r4, #4]
 800b016:	6014      	str	r4, [r2, #0]
 800b018:	0028      	movs	r0, r5
 800b01a:	f000 fa63 	bl	800b4e4 <__malloc_unlock>
 800b01e:	bd70      	pop	{r4, r5, r6, pc}
 800b020:	42a3      	cmp	r3, r4
 800b022:	d908      	bls.n	800b036 <_free_r+0x42>
 800b024:	6821      	ldr	r1, [r4, #0]
 800b026:	1860      	adds	r0, r4, r1
 800b028:	4283      	cmp	r3, r0
 800b02a:	d1f3      	bne.n	800b014 <_free_r+0x20>
 800b02c:	6818      	ldr	r0, [r3, #0]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	1841      	adds	r1, r0, r1
 800b032:	6021      	str	r1, [r4, #0]
 800b034:	e7ee      	b.n	800b014 <_free_r+0x20>
 800b036:	001a      	movs	r2, r3
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d001      	beq.n	800b042 <_free_r+0x4e>
 800b03e:	42a3      	cmp	r3, r4
 800b040:	d9f9      	bls.n	800b036 <_free_r+0x42>
 800b042:	6811      	ldr	r1, [r2, #0]
 800b044:	1850      	adds	r0, r2, r1
 800b046:	42a0      	cmp	r0, r4
 800b048:	d10b      	bne.n	800b062 <_free_r+0x6e>
 800b04a:	6820      	ldr	r0, [r4, #0]
 800b04c:	1809      	adds	r1, r1, r0
 800b04e:	1850      	adds	r0, r2, r1
 800b050:	6011      	str	r1, [r2, #0]
 800b052:	4283      	cmp	r3, r0
 800b054:	d1e0      	bne.n	800b018 <_free_r+0x24>
 800b056:	6818      	ldr	r0, [r3, #0]
 800b058:	685b      	ldr	r3, [r3, #4]
 800b05a:	1841      	adds	r1, r0, r1
 800b05c:	6011      	str	r1, [r2, #0]
 800b05e:	6053      	str	r3, [r2, #4]
 800b060:	e7da      	b.n	800b018 <_free_r+0x24>
 800b062:	42a0      	cmp	r0, r4
 800b064:	d902      	bls.n	800b06c <_free_r+0x78>
 800b066:	230c      	movs	r3, #12
 800b068:	602b      	str	r3, [r5, #0]
 800b06a:	e7d5      	b.n	800b018 <_free_r+0x24>
 800b06c:	6821      	ldr	r1, [r4, #0]
 800b06e:	1860      	adds	r0, r4, r1
 800b070:	4283      	cmp	r3, r0
 800b072:	d103      	bne.n	800b07c <_free_r+0x88>
 800b074:	6818      	ldr	r0, [r3, #0]
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	1841      	adds	r1, r0, r1
 800b07a:	6021      	str	r1, [r4, #0]
 800b07c:	6063      	str	r3, [r4, #4]
 800b07e:	6054      	str	r4, [r2, #4]
 800b080:	e7ca      	b.n	800b018 <_free_r+0x24>
 800b082:	46c0      	nop			; (mov r8, r8)
 800b084:	2000021c 	.word	0x2000021c

0800b088 <_malloc_r>:
 800b088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08a:	2303      	movs	r3, #3
 800b08c:	1ccd      	adds	r5, r1, #3
 800b08e:	439d      	bics	r5, r3
 800b090:	3508      	adds	r5, #8
 800b092:	0006      	movs	r6, r0
 800b094:	2d0c      	cmp	r5, #12
 800b096:	d21f      	bcs.n	800b0d8 <_malloc_r+0x50>
 800b098:	250c      	movs	r5, #12
 800b09a:	42a9      	cmp	r1, r5
 800b09c:	d81e      	bhi.n	800b0dc <_malloc_r+0x54>
 800b09e:	0030      	movs	r0, r6
 800b0a0:	f000 fa18 	bl	800b4d4 <__malloc_lock>
 800b0a4:	4925      	ldr	r1, [pc, #148]	; (800b13c <_malloc_r+0xb4>)
 800b0a6:	680a      	ldr	r2, [r1, #0]
 800b0a8:	0014      	movs	r4, r2
 800b0aa:	2c00      	cmp	r4, #0
 800b0ac:	d11a      	bne.n	800b0e4 <_malloc_r+0x5c>
 800b0ae:	4f24      	ldr	r7, [pc, #144]	; (800b140 <_malloc_r+0xb8>)
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d104      	bne.n	800b0c0 <_malloc_r+0x38>
 800b0b6:	0021      	movs	r1, r4
 800b0b8:	0030      	movs	r0, r6
 800b0ba:	f000 f9a5 	bl	800b408 <_sbrk_r>
 800b0be:	6038      	str	r0, [r7, #0]
 800b0c0:	0029      	movs	r1, r5
 800b0c2:	0030      	movs	r0, r6
 800b0c4:	f000 f9a0 	bl	800b408 <_sbrk_r>
 800b0c8:	1c43      	adds	r3, r0, #1
 800b0ca:	d12b      	bne.n	800b124 <_malloc_r+0x9c>
 800b0cc:	230c      	movs	r3, #12
 800b0ce:	0030      	movs	r0, r6
 800b0d0:	6033      	str	r3, [r6, #0]
 800b0d2:	f000 fa07 	bl	800b4e4 <__malloc_unlock>
 800b0d6:	e003      	b.n	800b0e0 <_malloc_r+0x58>
 800b0d8:	2d00      	cmp	r5, #0
 800b0da:	dade      	bge.n	800b09a <_malloc_r+0x12>
 800b0dc:	230c      	movs	r3, #12
 800b0de:	6033      	str	r3, [r6, #0]
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0e4:	6823      	ldr	r3, [r4, #0]
 800b0e6:	1b5b      	subs	r3, r3, r5
 800b0e8:	d419      	bmi.n	800b11e <_malloc_r+0x96>
 800b0ea:	2b0b      	cmp	r3, #11
 800b0ec:	d903      	bls.n	800b0f6 <_malloc_r+0x6e>
 800b0ee:	6023      	str	r3, [r4, #0]
 800b0f0:	18e4      	adds	r4, r4, r3
 800b0f2:	6025      	str	r5, [r4, #0]
 800b0f4:	e003      	b.n	800b0fe <_malloc_r+0x76>
 800b0f6:	6863      	ldr	r3, [r4, #4]
 800b0f8:	42a2      	cmp	r2, r4
 800b0fa:	d10e      	bne.n	800b11a <_malloc_r+0x92>
 800b0fc:	600b      	str	r3, [r1, #0]
 800b0fe:	0030      	movs	r0, r6
 800b100:	f000 f9f0 	bl	800b4e4 <__malloc_unlock>
 800b104:	0020      	movs	r0, r4
 800b106:	2207      	movs	r2, #7
 800b108:	300b      	adds	r0, #11
 800b10a:	1d23      	adds	r3, r4, #4
 800b10c:	4390      	bics	r0, r2
 800b10e:	1ac2      	subs	r2, r0, r3
 800b110:	4298      	cmp	r0, r3
 800b112:	d0e6      	beq.n	800b0e2 <_malloc_r+0x5a>
 800b114:	1a1b      	subs	r3, r3, r0
 800b116:	50a3      	str	r3, [r4, r2]
 800b118:	e7e3      	b.n	800b0e2 <_malloc_r+0x5a>
 800b11a:	6053      	str	r3, [r2, #4]
 800b11c:	e7ef      	b.n	800b0fe <_malloc_r+0x76>
 800b11e:	0022      	movs	r2, r4
 800b120:	6864      	ldr	r4, [r4, #4]
 800b122:	e7c2      	b.n	800b0aa <_malloc_r+0x22>
 800b124:	2303      	movs	r3, #3
 800b126:	1cc4      	adds	r4, r0, #3
 800b128:	439c      	bics	r4, r3
 800b12a:	42a0      	cmp	r0, r4
 800b12c:	d0e1      	beq.n	800b0f2 <_malloc_r+0x6a>
 800b12e:	1a21      	subs	r1, r4, r0
 800b130:	0030      	movs	r0, r6
 800b132:	f000 f969 	bl	800b408 <_sbrk_r>
 800b136:	1c43      	adds	r3, r0, #1
 800b138:	d1db      	bne.n	800b0f2 <_malloc_r+0x6a>
 800b13a:	e7c7      	b.n	800b0cc <_malloc_r+0x44>
 800b13c:	2000021c 	.word	0x2000021c
 800b140:	20000220 	.word	0x20000220

0800b144 <__ssputs_r>:
 800b144:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b146:	688e      	ldr	r6, [r1, #8]
 800b148:	b085      	sub	sp, #20
 800b14a:	0007      	movs	r7, r0
 800b14c:	000c      	movs	r4, r1
 800b14e:	9203      	str	r2, [sp, #12]
 800b150:	9301      	str	r3, [sp, #4]
 800b152:	429e      	cmp	r6, r3
 800b154:	d83c      	bhi.n	800b1d0 <__ssputs_r+0x8c>
 800b156:	2390      	movs	r3, #144	; 0x90
 800b158:	898a      	ldrh	r2, [r1, #12]
 800b15a:	00db      	lsls	r3, r3, #3
 800b15c:	421a      	tst	r2, r3
 800b15e:	d034      	beq.n	800b1ca <__ssputs_r+0x86>
 800b160:	2503      	movs	r5, #3
 800b162:	6909      	ldr	r1, [r1, #16]
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	1a5b      	subs	r3, r3, r1
 800b168:	9302      	str	r3, [sp, #8]
 800b16a:	6963      	ldr	r3, [r4, #20]
 800b16c:	9802      	ldr	r0, [sp, #8]
 800b16e:	435d      	muls	r5, r3
 800b170:	0feb      	lsrs	r3, r5, #31
 800b172:	195d      	adds	r5, r3, r5
 800b174:	9b01      	ldr	r3, [sp, #4]
 800b176:	106d      	asrs	r5, r5, #1
 800b178:	3301      	adds	r3, #1
 800b17a:	181b      	adds	r3, r3, r0
 800b17c:	42ab      	cmp	r3, r5
 800b17e:	d900      	bls.n	800b182 <__ssputs_r+0x3e>
 800b180:	001d      	movs	r5, r3
 800b182:	0553      	lsls	r3, r2, #21
 800b184:	d532      	bpl.n	800b1ec <__ssputs_r+0xa8>
 800b186:	0029      	movs	r1, r5
 800b188:	0038      	movs	r0, r7
 800b18a:	f7ff ff7d 	bl	800b088 <_malloc_r>
 800b18e:	1e06      	subs	r6, r0, #0
 800b190:	d109      	bne.n	800b1a6 <__ssputs_r+0x62>
 800b192:	230c      	movs	r3, #12
 800b194:	603b      	str	r3, [r7, #0]
 800b196:	2340      	movs	r3, #64	; 0x40
 800b198:	2001      	movs	r0, #1
 800b19a:	89a2      	ldrh	r2, [r4, #12]
 800b19c:	4240      	negs	r0, r0
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	81a3      	strh	r3, [r4, #12]
 800b1a2:	b005      	add	sp, #20
 800b1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1a6:	9a02      	ldr	r2, [sp, #8]
 800b1a8:	6921      	ldr	r1, [r4, #16]
 800b1aa:	f7ff fb6e 	bl	800a88a <memcpy>
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	4a14      	ldr	r2, [pc, #80]	; (800b204 <__ssputs_r+0xc0>)
 800b1b2:	401a      	ands	r2, r3
 800b1b4:	2380      	movs	r3, #128	; 0x80
 800b1b6:	4313      	orrs	r3, r2
 800b1b8:	81a3      	strh	r3, [r4, #12]
 800b1ba:	9b02      	ldr	r3, [sp, #8]
 800b1bc:	6126      	str	r6, [r4, #16]
 800b1be:	18f6      	adds	r6, r6, r3
 800b1c0:	6026      	str	r6, [r4, #0]
 800b1c2:	6165      	str	r5, [r4, #20]
 800b1c4:	9e01      	ldr	r6, [sp, #4]
 800b1c6:	1aed      	subs	r5, r5, r3
 800b1c8:	60a5      	str	r5, [r4, #8]
 800b1ca:	9b01      	ldr	r3, [sp, #4]
 800b1cc:	429e      	cmp	r6, r3
 800b1ce:	d900      	bls.n	800b1d2 <__ssputs_r+0x8e>
 800b1d0:	9e01      	ldr	r6, [sp, #4]
 800b1d2:	0032      	movs	r2, r6
 800b1d4:	9903      	ldr	r1, [sp, #12]
 800b1d6:	6820      	ldr	r0, [r4, #0]
 800b1d8:	f000 f968 	bl	800b4ac <memmove>
 800b1dc:	68a3      	ldr	r3, [r4, #8]
 800b1de:	2000      	movs	r0, #0
 800b1e0:	1b9b      	subs	r3, r3, r6
 800b1e2:	60a3      	str	r3, [r4, #8]
 800b1e4:	6823      	ldr	r3, [r4, #0]
 800b1e6:	199e      	adds	r6, r3, r6
 800b1e8:	6026      	str	r6, [r4, #0]
 800b1ea:	e7da      	b.n	800b1a2 <__ssputs_r+0x5e>
 800b1ec:	002a      	movs	r2, r5
 800b1ee:	0038      	movs	r0, r7
 800b1f0:	f000 f980 	bl	800b4f4 <_realloc_r>
 800b1f4:	1e06      	subs	r6, r0, #0
 800b1f6:	d1e0      	bne.n	800b1ba <__ssputs_r+0x76>
 800b1f8:	0038      	movs	r0, r7
 800b1fa:	6921      	ldr	r1, [r4, #16]
 800b1fc:	f7ff fefa 	bl	800aff4 <_free_r>
 800b200:	e7c7      	b.n	800b192 <__ssputs_r+0x4e>
 800b202:	46c0      	nop			; (mov r8, r8)
 800b204:	fffffb7f 	.word	0xfffffb7f

0800b208 <_svfiprintf_r>:
 800b208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b20a:	b0a1      	sub	sp, #132	; 0x84
 800b20c:	9003      	str	r0, [sp, #12]
 800b20e:	001d      	movs	r5, r3
 800b210:	898b      	ldrh	r3, [r1, #12]
 800b212:	000f      	movs	r7, r1
 800b214:	0016      	movs	r6, r2
 800b216:	061b      	lsls	r3, r3, #24
 800b218:	d511      	bpl.n	800b23e <_svfiprintf_r+0x36>
 800b21a:	690b      	ldr	r3, [r1, #16]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d10e      	bne.n	800b23e <_svfiprintf_r+0x36>
 800b220:	2140      	movs	r1, #64	; 0x40
 800b222:	f7ff ff31 	bl	800b088 <_malloc_r>
 800b226:	6038      	str	r0, [r7, #0]
 800b228:	6138      	str	r0, [r7, #16]
 800b22a:	2800      	cmp	r0, #0
 800b22c:	d105      	bne.n	800b23a <_svfiprintf_r+0x32>
 800b22e:	230c      	movs	r3, #12
 800b230:	9a03      	ldr	r2, [sp, #12]
 800b232:	3801      	subs	r0, #1
 800b234:	6013      	str	r3, [r2, #0]
 800b236:	b021      	add	sp, #132	; 0x84
 800b238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b23a:	2340      	movs	r3, #64	; 0x40
 800b23c:	617b      	str	r3, [r7, #20]
 800b23e:	2300      	movs	r3, #0
 800b240:	ac08      	add	r4, sp, #32
 800b242:	6163      	str	r3, [r4, #20]
 800b244:	3320      	adds	r3, #32
 800b246:	7663      	strb	r3, [r4, #25]
 800b248:	3310      	adds	r3, #16
 800b24a:	76a3      	strb	r3, [r4, #26]
 800b24c:	9507      	str	r5, [sp, #28]
 800b24e:	0035      	movs	r5, r6
 800b250:	782b      	ldrb	r3, [r5, #0]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d001      	beq.n	800b25a <_svfiprintf_r+0x52>
 800b256:	2b25      	cmp	r3, #37	; 0x25
 800b258:	d147      	bne.n	800b2ea <_svfiprintf_r+0xe2>
 800b25a:	1bab      	subs	r3, r5, r6
 800b25c:	9305      	str	r3, [sp, #20]
 800b25e:	42b5      	cmp	r5, r6
 800b260:	d00c      	beq.n	800b27c <_svfiprintf_r+0x74>
 800b262:	0032      	movs	r2, r6
 800b264:	0039      	movs	r1, r7
 800b266:	9803      	ldr	r0, [sp, #12]
 800b268:	f7ff ff6c 	bl	800b144 <__ssputs_r>
 800b26c:	1c43      	adds	r3, r0, #1
 800b26e:	d100      	bne.n	800b272 <_svfiprintf_r+0x6a>
 800b270:	e0ae      	b.n	800b3d0 <_svfiprintf_r+0x1c8>
 800b272:	6962      	ldr	r2, [r4, #20]
 800b274:	9b05      	ldr	r3, [sp, #20]
 800b276:	4694      	mov	ip, r2
 800b278:	4463      	add	r3, ip
 800b27a:	6163      	str	r3, [r4, #20]
 800b27c:	782b      	ldrb	r3, [r5, #0]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d100      	bne.n	800b284 <_svfiprintf_r+0x7c>
 800b282:	e0a5      	b.n	800b3d0 <_svfiprintf_r+0x1c8>
 800b284:	2201      	movs	r2, #1
 800b286:	2300      	movs	r3, #0
 800b288:	4252      	negs	r2, r2
 800b28a:	6062      	str	r2, [r4, #4]
 800b28c:	a904      	add	r1, sp, #16
 800b28e:	3254      	adds	r2, #84	; 0x54
 800b290:	1852      	adds	r2, r2, r1
 800b292:	1c6e      	adds	r6, r5, #1
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	60e3      	str	r3, [r4, #12]
 800b298:	60a3      	str	r3, [r4, #8]
 800b29a:	7013      	strb	r3, [r2, #0]
 800b29c:	65a3      	str	r3, [r4, #88]	; 0x58
 800b29e:	2205      	movs	r2, #5
 800b2a0:	7831      	ldrb	r1, [r6, #0]
 800b2a2:	4854      	ldr	r0, [pc, #336]	; (800b3f4 <_svfiprintf_r+0x1ec>)
 800b2a4:	f7ff fae6 	bl	800a874 <memchr>
 800b2a8:	1c75      	adds	r5, r6, #1
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	d11f      	bne.n	800b2ee <_svfiprintf_r+0xe6>
 800b2ae:	6822      	ldr	r2, [r4, #0]
 800b2b0:	06d3      	lsls	r3, r2, #27
 800b2b2:	d504      	bpl.n	800b2be <_svfiprintf_r+0xb6>
 800b2b4:	2353      	movs	r3, #83	; 0x53
 800b2b6:	a904      	add	r1, sp, #16
 800b2b8:	185b      	adds	r3, r3, r1
 800b2ba:	2120      	movs	r1, #32
 800b2bc:	7019      	strb	r1, [r3, #0]
 800b2be:	0713      	lsls	r3, r2, #28
 800b2c0:	d504      	bpl.n	800b2cc <_svfiprintf_r+0xc4>
 800b2c2:	2353      	movs	r3, #83	; 0x53
 800b2c4:	a904      	add	r1, sp, #16
 800b2c6:	185b      	adds	r3, r3, r1
 800b2c8:	212b      	movs	r1, #43	; 0x2b
 800b2ca:	7019      	strb	r1, [r3, #0]
 800b2cc:	7833      	ldrb	r3, [r6, #0]
 800b2ce:	2b2a      	cmp	r3, #42	; 0x2a
 800b2d0:	d016      	beq.n	800b300 <_svfiprintf_r+0xf8>
 800b2d2:	0035      	movs	r5, r6
 800b2d4:	2100      	movs	r1, #0
 800b2d6:	200a      	movs	r0, #10
 800b2d8:	68e3      	ldr	r3, [r4, #12]
 800b2da:	782a      	ldrb	r2, [r5, #0]
 800b2dc:	1c6e      	adds	r6, r5, #1
 800b2de:	3a30      	subs	r2, #48	; 0x30
 800b2e0:	2a09      	cmp	r2, #9
 800b2e2:	d94e      	bls.n	800b382 <_svfiprintf_r+0x17a>
 800b2e4:	2900      	cmp	r1, #0
 800b2e6:	d111      	bne.n	800b30c <_svfiprintf_r+0x104>
 800b2e8:	e017      	b.n	800b31a <_svfiprintf_r+0x112>
 800b2ea:	3501      	adds	r5, #1
 800b2ec:	e7b0      	b.n	800b250 <_svfiprintf_r+0x48>
 800b2ee:	4b41      	ldr	r3, [pc, #260]	; (800b3f4 <_svfiprintf_r+0x1ec>)
 800b2f0:	6822      	ldr	r2, [r4, #0]
 800b2f2:	1ac0      	subs	r0, r0, r3
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	4083      	lsls	r3, r0
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	002e      	movs	r6, r5
 800b2fc:	6023      	str	r3, [r4, #0]
 800b2fe:	e7ce      	b.n	800b29e <_svfiprintf_r+0x96>
 800b300:	9b07      	ldr	r3, [sp, #28]
 800b302:	1d19      	adds	r1, r3, #4
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	9107      	str	r1, [sp, #28]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	db01      	blt.n	800b310 <_svfiprintf_r+0x108>
 800b30c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b30e:	e004      	b.n	800b31a <_svfiprintf_r+0x112>
 800b310:	425b      	negs	r3, r3
 800b312:	60e3      	str	r3, [r4, #12]
 800b314:	2302      	movs	r3, #2
 800b316:	4313      	orrs	r3, r2
 800b318:	6023      	str	r3, [r4, #0]
 800b31a:	782b      	ldrb	r3, [r5, #0]
 800b31c:	2b2e      	cmp	r3, #46	; 0x2e
 800b31e:	d10a      	bne.n	800b336 <_svfiprintf_r+0x12e>
 800b320:	786b      	ldrb	r3, [r5, #1]
 800b322:	2b2a      	cmp	r3, #42	; 0x2a
 800b324:	d135      	bne.n	800b392 <_svfiprintf_r+0x18a>
 800b326:	9b07      	ldr	r3, [sp, #28]
 800b328:	3502      	adds	r5, #2
 800b32a:	1d1a      	adds	r2, r3, #4
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	9207      	str	r2, [sp, #28]
 800b330:	2b00      	cmp	r3, #0
 800b332:	db2b      	blt.n	800b38c <_svfiprintf_r+0x184>
 800b334:	9309      	str	r3, [sp, #36]	; 0x24
 800b336:	4e30      	ldr	r6, [pc, #192]	; (800b3f8 <_svfiprintf_r+0x1f0>)
 800b338:	2203      	movs	r2, #3
 800b33a:	0030      	movs	r0, r6
 800b33c:	7829      	ldrb	r1, [r5, #0]
 800b33e:	f7ff fa99 	bl	800a874 <memchr>
 800b342:	2800      	cmp	r0, #0
 800b344:	d006      	beq.n	800b354 <_svfiprintf_r+0x14c>
 800b346:	2340      	movs	r3, #64	; 0x40
 800b348:	1b80      	subs	r0, r0, r6
 800b34a:	4083      	lsls	r3, r0
 800b34c:	6822      	ldr	r2, [r4, #0]
 800b34e:	3501      	adds	r5, #1
 800b350:	4313      	orrs	r3, r2
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	7829      	ldrb	r1, [r5, #0]
 800b356:	2206      	movs	r2, #6
 800b358:	4828      	ldr	r0, [pc, #160]	; (800b3fc <_svfiprintf_r+0x1f4>)
 800b35a:	1c6e      	adds	r6, r5, #1
 800b35c:	7621      	strb	r1, [r4, #24]
 800b35e:	f7ff fa89 	bl	800a874 <memchr>
 800b362:	2800      	cmp	r0, #0
 800b364:	d03c      	beq.n	800b3e0 <_svfiprintf_r+0x1d8>
 800b366:	4b26      	ldr	r3, [pc, #152]	; (800b400 <_svfiprintf_r+0x1f8>)
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d125      	bne.n	800b3b8 <_svfiprintf_r+0x1b0>
 800b36c:	2207      	movs	r2, #7
 800b36e:	9b07      	ldr	r3, [sp, #28]
 800b370:	3307      	adds	r3, #7
 800b372:	4393      	bics	r3, r2
 800b374:	3308      	adds	r3, #8
 800b376:	9307      	str	r3, [sp, #28]
 800b378:	6963      	ldr	r3, [r4, #20]
 800b37a:	9a04      	ldr	r2, [sp, #16]
 800b37c:	189b      	adds	r3, r3, r2
 800b37e:	6163      	str	r3, [r4, #20]
 800b380:	e765      	b.n	800b24e <_svfiprintf_r+0x46>
 800b382:	4343      	muls	r3, r0
 800b384:	0035      	movs	r5, r6
 800b386:	2101      	movs	r1, #1
 800b388:	189b      	adds	r3, r3, r2
 800b38a:	e7a6      	b.n	800b2da <_svfiprintf_r+0xd2>
 800b38c:	2301      	movs	r3, #1
 800b38e:	425b      	negs	r3, r3
 800b390:	e7d0      	b.n	800b334 <_svfiprintf_r+0x12c>
 800b392:	2300      	movs	r3, #0
 800b394:	200a      	movs	r0, #10
 800b396:	001a      	movs	r2, r3
 800b398:	3501      	adds	r5, #1
 800b39a:	6063      	str	r3, [r4, #4]
 800b39c:	7829      	ldrb	r1, [r5, #0]
 800b39e:	1c6e      	adds	r6, r5, #1
 800b3a0:	3930      	subs	r1, #48	; 0x30
 800b3a2:	2909      	cmp	r1, #9
 800b3a4:	d903      	bls.n	800b3ae <_svfiprintf_r+0x1a6>
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d0c5      	beq.n	800b336 <_svfiprintf_r+0x12e>
 800b3aa:	9209      	str	r2, [sp, #36]	; 0x24
 800b3ac:	e7c3      	b.n	800b336 <_svfiprintf_r+0x12e>
 800b3ae:	4342      	muls	r2, r0
 800b3b0:	0035      	movs	r5, r6
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	1852      	adds	r2, r2, r1
 800b3b6:	e7f1      	b.n	800b39c <_svfiprintf_r+0x194>
 800b3b8:	ab07      	add	r3, sp, #28
 800b3ba:	9300      	str	r3, [sp, #0]
 800b3bc:	003a      	movs	r2, r7
 800b3be:	0021      	movs	r1, r4
 800b3c0:	4b10      	ldr	r3, [pc, #64]	; (800b404 <_svfiprintf_r+0x1fc>)
 800b3c2:	9803      	ldr	r0, [sp, #12]
 800b3c4:	f7fd ffae 	bl	8009324 <_printf_float>
 800b3c8:	9004      	str	r0, [sp, #16]
 800b3ca:	9b04      	ldr	r3, [sp, #16]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	d1d3      	bne.n	800b378 <_svfiprintf_r+0x170>
 800b3d0:	89bb      	ldrh	r3, [r7, #12]
 800b3d2:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b3d4:	065b      	lsls	r3, r3, #25
 800b3d6:	d400      	bmi.n	800b3da <_svfiprintf_r+0x1d2>
 800b3d8:	e72d      	b.n	800b236 <_svfiprintf_r+0x2e>
 800b3da:	2001      	movs	r0, #1
 800b3dc:	4240      	negs	r0, r0
 800b3de:	e72a      	b.n	800b236 <_svfiprintf_r+0x2e>
 800b3e0:	ab07      	add	r3, sp, #28
 800b3e2:	9300      	str	r3, [sp, #0]
 800b3e4:	003a      	movs	r2, r7
 800b3e6:	0021      	movs	r1, r4
 800b3e8:	4b06      	ldr	r3, [pc, #24]	; (800b404 <_svfiprintf_r+0x1fc>)
 800b3ea:	9803      	ldr	r0, [sp, #12]
 800b3ec:	f7fe fa58 	bl	80098a0 <_printf_i>
 800b3f0:	e7ea      	b.n	800b3c8 <_svfiprintf_r+0x1c0>
 800b3f2:	46c0      	nop			; (mov r8, r8)
 800b3f4:	0800edb4 	.word	0x0800edb4
 800b3f8:	0800edba 	.word	0x0800edba
 800b3fc:	0800edbe 	.word	0x0800edbe
 800b400:	08009325 	.word	0x08009325
 800b404:	0800b145 	.word	0x0800b145

0800b408 <_sbrk_r>:
 800b408:	2300      	movs	r3, #0
 800b40a:	b570      	push	{r4, r5, r6, lr}
 800b40c:	4d06      	ldr	r5, [pc, #24]	; (800b428 <_sbrk_r+0x20>)
 800b40e:	0004      	movs	r4, r0
 800b410:	0008      	movs	r0, r1
 800b412:	602b      	str	r3, [r5, #0]
 800b414:	f7fa fcea 	bl	8005dec <_sbrk>
 800b418:	1c43      	adds	r3, r0, #1
 800b41a:	d103      	bne.n	800b424 <_sbrk_r+0x1c>
 800b41c:	682b      	ldr	r3, [r5, #0]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d000      	beq.n	800b424 <_sbrk_r+0x1c>
 800b422:	6023      	str	r3, [r4, #0]
 800b424:	bd70      	pop	{r4, r5, r6, pc}
 800b426:	46c0      	nop			; (mov r8, r8)
 800b428:	200005b8 	.word	0x200005b8

0800b42c <__assert_func>:
 800b42c:	b530      	push	{r4, r5, lr}
 800b42e:	0014      	movs	r4, r2
 800b430:	001a      	movs	r2, r3
 800b432:	4b09      	ldr	r3, [pc, #36]	; (800b458 <__assert_func+0x2c>)
 800b434:	0005      	movs	r5, r0
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	b085      	sub	sp, #20
 800b43a:	68d8      	ldr	r0, [r3, #12]
 800b43c:	4b07      	ldr	r3, [pc, #28]	; (800b45c <__assert_func+0x30>)
 800b43e:	2c00      	cmp	r4, #0
 800b440:	d101      	bne.n	800b446 <__assert_func+0x1a>
 800b442:	4b07      	ldr	r3, [pc, #28]	; (800b460 <__assert_func+0x34>)
 800b444:	001c      	movs	r4, r3
 800b446:	9301      	str	r3, [sp, #4]
 800b448:	9100      	str	r1, [sp, #0]
 800b44a:	002b      	movs	r3, r5
 800b44c:	4905      	ldr	r1, [pc, #20]	; (800b464 <__assert_func+0x38>)
 800b44e:	9402      	str	r4, [sp, #8]
 800b450:	f000 f80a 	bl	800b468 <fiprintf>
 800b454:	f000 fab2 	bl	800b9bc <abort>
 800b458:	20000010 	.word	0x20000010
 800b45c:	0800edc5 	.word	0x0800edc5
 800b460:	0800ee00 	.word	0x0800ee00
 800b464:	0800edd2 	.word	0x0800edd2

0800b468 <fiprintf>:
 800b468:	b40e      	push	{r1, r2, r3}
 800b46a:	b503      	push	{r0, r1, lr}
 800b46c:	0001      	movs	r1, r0
 800b46e:	ab03      	add	r3, sp, #12
 800b470:	4804      	ldr	r0, [pc, #16]	; (800b484 <fiprintf+0x1c>)
 800b472:	cb04      	ldmia	r3!, {r2}
 800b474:	6800      	ldr	r0, [r0, #0]
 800b476:	9301      	str	r3, [sp, #4]
 800b478:	f000 f88a 	bl	800b590 <_vfiprintf_r>
 800b47c:	b002      	add	sp, #8
 800b47e:	bc08      	pop	{r3}
 800b480:	b003      	add	sp, #12
 800b482:	4718      	bx	r3
 800b484:	20000010 	.word	0x20000010

0800b488 <__ascii_mbtowc>:
 800b488:	b082      	sub	sp, #8
 800b48a:	2900      	cmp	r1, #0
 800b48c:	d100      	bne.n	800b490 <__ascii_mbtowc+0x8>
 800b48e:	a901      	add	r1, sp, #4
 800b490:	1e10      	subs	r0, r2, #0
 800b492:	d006      	beq.n	800b4a2 <__ascii_mbtowc+0x1a>
 800b494:	2b00      	cmp	r3, #0
 800b496:	d006      	beq.n	800b4a6 <__ascii_mbtowc+0x1e>
 800b498:	7813      	ldrb	r3, [r2, #0]
 800b49a:	600b      	str	r3, [r1, #0]
 800b49c:	7810      	ldrb	r0, [r2, #0]
 800b49e:	1e43      	subs	r3, r0, #1
 800b4a0:	4198      	sbcs	r0, r3
 800b4a2:	b002      	add	sp, #8
 800b4a4:	4770      	bx	lr
 800b4a6:	2002      	movs	r0, #2
 800b4a8:	4240      	negs	r0, r0
 800b4aa:	e7fa      	b.n	800b4a2 <__ascii_mbtowc+0x1a>

0800b4ac <memmove>:
 800b4ac:	b510      	push	{r4, lr}
 800b4ae:	4288      	cmp	r0, r1
 800b4b0:	d902      	bls.n	800b4b8 <memmove+0xc>
 800b4b2:	188b      	adds	r3, r1, r2
 800b4b4:	4298      	cmp	r0, r3
 800b4b6:	d303      	bcc.n	800b4c0 <memmove+0x14>
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	e007      	b.n	800b4cc <memmove+0x20>
 800b4bc:	5c8b      	ldrb	r3, [r1, r2]
 800b4be:	5483      	strb	r3, [r0, r2]
 800b4c0:	3a01      	subs	r2, #1
 800b4c2:	d2fb      	bcs.n	800b4bc <memmove+0x10>
 800b4c4:	bd10      	pop	{r4, pc}
 800b4c6:	5ccc      	ldrb	r4, [r1, r3]
 800b4c8:	54c4      	strb	r4, [r0, r3]
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d1fa      	bne.n	800b4c6 <memmove+0x1a>
 800b4d0:	e7f8      	b.n	800b4c4 <memmove+0x18>
	...

0800b4d4 <__malloc_lock>:
 800b4d4:	b510      	push	{r4, lr}
 800b4d6:	4802      	ldr	r0, [pc, #8]	; (800b4e0 <__malloc_lock+0xc>)
 800b4d8:	f000 fc47 	bl	800bd6a <__retarget_lock_acquire_recursive>
 800b4dc:	bd10      	pop	{r4, pc}
 800b4de:	46c0      	nop			; (mov r8, r8)
 800b4e0:	200005c0 	.word	0x200005c0

0800b4e4 <__malloc_unlock>:
 800b4e4:	b510      	push	{r4, lr}
 800b4e6:	4802      	ldr	r0, [pc, #8]	; (800b4f0 <__malloc_unlock+0xc>)
 800b4e8:	f000 fc40 	bl	800bd6c <__retarget_lock_release_recursive>
 800b4ec:	bd10      	pop	{r4, pc}
 800b4ee:	46c0      	nop			; (mov r8, r8)
 800b4f0:	200005c0 	.word	0x200005c0

0800b4f4 <_realloc_r>:
 800b4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4f6:	0007      	movs	r7, r0
 800b4f8:	000d      	movs	r5, r1
 800b4fa:	0016      	movs	r6, r2
 800b4fc:	2900      	cmp	r1, #0
 800b4fe:	d105      	bne.n	800b50c <_realloc_r+0x18>
 800b500:	0011      	movs	r1, r2
 800b502:	f7ff fdc1 	bl	800b088 <_malloc_r>
 800b506:	0004      	movs	r4, r0
 800b508:	0020      	movs	r0, r4
 800b50a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b50c:	2a00      	cmp	r2, #0
 800b50e:	d103      	bne.n	800b518 <_realloc_r+0x24>
 800b510:	f7ff fd70 	bl	800aff4 <_free_r>
 800b514:	0034      	movs	r4, r6
 800b516:	e7f7      	b.n	800b508 <_realloc_r+0x14>
 800b518:	f000 fc96 	bl	800be48 <_malloc_usable_size_r>
 800b51c:	002c      	movs	r4, r5
 800b51e:	42b0      	cmp	r0, r6
 800b520:	d2f2      	bcs.n	800b508 <_realloc_r+0x14>
 800b522:	0031      	movs	r1, r6
 800b524:	0038      	movs	r0, r7
 800b526:	f7ff fdaf 	bl	800b088 <_malloc_r>
 800b52a:	1e04      	subs	r4, r0, #0
 800b52c:	d0ec      	beq.n	800b508 <_realloc_r+0x14>
 800b52e:	0029      	movs	r1, r5
 800b530:	0032      	movs	r2, r6
 800b532:	f7ff f9aa 	bl	800a88a <memcpy>
 800b536:	0029      	movs	r1, r5
 800b538:	0038      	movs	r0, r7
 800b53a:	f7ff fd5b 	bl	800aff4 <_free_r>
 800b53e:	e7e3      	b.n	800b508 <_realloc_r+0x14>

0800b540 <__sfputc_r>:
 800b540:	6893      	ldr	r3, [r2, #8]
 800b542:	b510      	push	{r4, lr}
 800b544:	3b01      	subs	r3, #1
 800b546:	6093      	str	r3, [r2, #8]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	da04      	bge.n	800b556 <__sfputc_r+0x16>
 800b54c:	6994      	ldr	r4, [r2, #24]
 800b54e:	42a3      	cmp	r3, r4
 800b550:	db07      	blt.n	800b562 <__sfputc_r+0x22>
 800b552:	290a      	cmp	r1, #10
 800b554:	d005      	beq.n	800b562 <__sfputc_r+0x22>
 800b556:	6813      	ldr	r3, [r2, #0]
 800b558:	1c58      	adds	r0, r3, #1
 800b55a:	6010      	str	r0, [r2, #0]
 800b55c:	7019      	strb	r1, [r3, #0]
 800b55e:	0008      	movs	r0, r1
 800b560:	bd10      	pop	{r4, pc}
 800b562:	f000 f94f 	bl	800b804 <__swbuf_r>
 800b566:	0001      	movs	r1, r0
 800b568:	e7f9      	b.n	800b55e <__sfputc_r+0x1e>

0800b56a <__sfputs_r>:
 800b56a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b56c:	0006      	movs	r6, r0
 800b56e:	000f      	movs	r7, r1
 800b570:	0014      	movs	r4, r2
 800b572:	18d5      	adds	r5, r2, r3
 800b574:	42ac      	cmp	r4, r5
 800b576:	d101      	bne.n	800b57c <__sfputs_r+0x12>
 800b578:	2000      	movs	r0, #0
 800b57a:	e007      	b.n	800b58c <__sfputs_r+0x22>
 800b57c:	7821      	ldrb	r1, [r4, #0]
 800b57e:	003a      	movs	r2, r7
 800b580:	0030      	movs	r0, r6
 800b582:	f7ff ffdd 	bl	800b540 <__sfputc_r>
 800b586:	3401      	adds	r4, #1
 800b588:	1c43      	adds	r3, r0, #1
 800b58a:	d1f3      	bne.n	800b574 <__sfputs_r+0xa>
 800b58c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b590 <_vfiprintf_r>:
 800b590:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b592:	b0a1      	sub	sp, #132	; 0x84
 800b594:	0006      	movs	r6, r0
 800b596:	000c      	movs	r4, r1
 800b598:	001f      	movs	r7, r3
 800b59a:	9203      	str	r2, [sp, #12]
 800b59c:	2800      	cmp	r0, #0
 800b59e:	d004      	beq.n	800b5aa <_vfiprintf_r+0x1a>
 800b5a0:	6983      	ldr	r3, [r0, #24]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d101      	bne.n	800b5aa <_vfiprintf_r+0x1a>
 800b5a6:	f000 fb3f 	bl	800bc28 <__sinit>
 800b5aa:	4b8e      	ldr	r3, [pc, #568]	; (800b7e4 <_vfiprintf_r+0x254>)
 800b5ac:	429c      	cmp	r4, r3
 800b5ae:	d11c      	bne.n	800b5ea <_vfiprintf_r+0x5a>
 800b5b0:	6874      	ldr	r4, [r6, #4]
 800b5b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5b4:	07db      	lsls	r3, r3, #31
 800b5b6:	d405      	bmi.n	800b5c4 <_vfiprintf_r+0x34>
 800b5b8:	89a3      	ldrh	r3, [r4, #12]
 800b5ba:	059b      	lsls	r3, r3, #22
 800b5bc:	d402      	bmi.n	800b5c4 <_vfiprintf_r+0x34>
 800b5be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5c0:	f000 fbd3 	bl	800bd6a <__retarget_lock_acquire_recursive>
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	071b      	lsls	r3, r3, #28
 800b5c8:	d502      	bpl.n	800b5d0 <_vfiprintf_r+0x40>
 800b5ca:	6923      	ldr	r3, [r4, #16]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d11d      	bne.n	800b60c <_vfiprintf_r+0x7c>
 800b5d0:	0021      	movs	r1, r4
 800b5d2:	0030      	movs	r0, r6
 800b5d4:	f000 f97a 	bl	800b8cc <__swsetup_r>
 800b5d8:	2800      	cmp	r0, #0
 800b5da:	d017      	beq.n	800b60c <_vfiprintf_r+0x7c>
 800b5dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5de:	07db      	lsls	r3, r3, #31
 800b5e0:	d50d      	bpl.n	800b5fe <_vfiprintf_r+0x6e>
 800b5e2:	2001      	movs	r0, #1
 800b5e4:	4240      	negs	r0, r0
 800b5e6:	b021      	add	sp, #132	; 0x84
 800b5e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5ea:	4b7f      	ldr	r3, [pc, #508]	; (800b7e8 <_vfiprintf_r+0x258>)
 800b5ec:	429c      	cmp	r4, r3
 800b5ee:	d101      	bne.n	800b5f4 <_vfiprintf_r+0x64>
 800b5f0:	68b4      	ldr	r4, [r6, #8]
 800b5f2:	e7de      	b.n	800b5b2 <_vfiprintf_r+0x22>
 800b5f4:	4b7d      	ldr	r3, [pc, #500]	; (800b7ec <_vfiprintf_r+0x25c>)
 800b5f6:	429c      	cmp	r4, r3
 800b5f8:	d1db      	bne.n	800b5b2 <_vfiprintf_r+0x22>
 800b5fa:	68f4      	ldr	r4, [r6, #12]
 800b5fc:	e7d9      	b.n	800b5b2 <_vfiprintf_r+0x22>
 800b5fe:	89a3      	ldrh	r3, [r4, #12]
 800b600:	059b      	lsls	r3, r3, #22
 800b602:	d4ee      	bmi.n	800b5e2 <_vfiprintf_r+0x52>
 800b604:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b606:	f000 fbb1 	bl	800bd6c <__retarget_lock_release_recursive>
 800b60a:	e7ea      	b.n	800b5e2 <_vfiprintf_r+0x52>
 800b60c:	2300      	movs	r3, #0
 800b60e:	ad08      	add	r5, sp, #32
 800b610:	616b      	str	r3, [r5, #20]
 800b612:	3320      	adds	r3, #32
 800b614:	766b      	strb	r3, [r5, #25]
 800b616:	3310      	adds	r3, #16
 800b618:	76ab      	strb	r3, [r5, #26]
 800b61a:	9707      	str	r7, [sp, #28]
 800b61c:	9f03      	ldr	r7, [sp, #12]
 800b61e:	783b      	ldrb	r3, [r7, #0]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d001      	beq.n	800b628 <_vfiprintf_r+0x98>
 800b624:	2b25      	cmp	r3, #37	; 0x25
 800b626:	d14e      	bne.n	800b6c6 <_vfiprintf_r+0x136>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	1afb      	subs	r3, r7, r3
 800b62c:	9305      	str	r3, [sp, #20]
 800b62e:	9b03      	ldr	r3, [sp, #12]
 800b630:	429f      	cmp	r7, r3
 800b632:	d00d      	beq.n	800b650 <_vfiprintf_r+0xc0>
 800b634:	9b05      	ldr	r3, [sp, #20]
 800b636:	0021      	movs	r1, r4
 800b638:	0030      	movs	r0, r6
 800b63a:	9a03      	ldr	r2, [sp, #12]
 800b63c:	f7ff ff95 	bl	800b56a <__sfputs_r>
 800b640:	1c43      	adds	r3, r0, #1
 800b642:	d100      	bne.n	800b646 <_vfiprintf_r+0xb6>
 800b644:	e0b5      	b.n	800b7b2 <_vfiprintf_r+0x222>
 800b646:	696a      	ldr	r2, [r5, #20]
 800b648:	9b05      	ldr	r3, [sp, #20]
 800b64a:	4694      	mov	ip, r2
 800b64c:	4463      	add	r3, ip
 800b64e:	616b      	str	r3, [r5, #20]
 800b650:	783b      	ldrb	r3, [r7, #0]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d100      	bne.n	800b658 <_vfiprintf_r+0xc8>
 800b656:	e0ac      	b.n	800b7b2 <_vfiprintf_r+0x222>
 800b658:	2201      	movs	r2, #1
 800b65a:	1c7b      	adds	r3, r7, #1
 800b65c:	9303      	str	r3, [sp, #12]
 800b65e:	2300      	movs	r3, #0
 800b660:	4252      	negs	r2, r2
 800b662:	606a      	str	r2, [r5, #4]
 800b664:	a904      	add	r1, sp, #16
 800b666:	3254      	adds	r2, #84	; 0x54
 800b668:	1852      	adds	r2, r2, r1
 800b66a:	602b      	str	r3, [r5, #0]
 800b66c:	60eb      	str	r3, [r5, #12]
 800b66e:	60ab      	str	r3, [r5, #8]
 800b670:	7013      	strb	r3, [r2, #0]
 800b672:	65ab      	str	r3, [r5, #88]	; 0x58
 800b674:	9b03      	ldr	r3, [sp, #12]
 800b676:	2205      	movs	r2, #5
 800b678:	7819      	ldrb	r1, [r3, #0]
 800b67a:	485d      	ldr	r0, [pc, #372]	; (800b7f0 <_vfiprintf_r+0x260>)
 800b67c:	f7ff f8fa 	bl	800a874 <memchr>
 800b680:	9b03      	ldr	r3, [sp, #12]
 800b682:	1c5f      	adds	r7, r3, #1
 800b684:	2800      	cmp	r0, #0
 800b686:	d120      	bne.n	800b6ca <_vfiprintf_r+0x13a>
 800b688:	682a      	ldr	r2, [r5, #0]
 800b68a:	06d3      	lsls	r3, r2, #27
 800b68c:	d504      	bpl.n	800b698 <_vfiprintf_r+0x108>
 800b68e:	2353      	movs	r3, #83	; 0x53
 800b690:	a904      	add	r1, sp, #16
 800b692:	185b      	adds	r3, r3, r1
 800b694:	2120      	movs	r1, #32
 800b696:	7019      	strb	r1, [r3, #0]
 800b698:	0713      	lsls	r3, r2, #28
 800b69a:	d504      	bpl.n	800b6a6 <_vfiprintf_r+0x116>
 800b69c:	2353      	movs	r3, #83	; 0x53
 800b69e:	a904      	add	r1, sp, #16
 800b6a0:	185b      	adds	r3, r3, r1
 800b6a2:	212b      	movs	r1, #43	; 0x2b
 800b6a4:	7019      	strb	r1, [r3, #0]
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	2b2a      	cmp	r3, #42	; 0x2a
 800b6ac:	d016      	beq.n	800b6dc <_vfiprintf_r+0x14c>
 800b6ae:	2100      	movs	r1, #0
 800b6b0:	68eb      	ldr	r3, [r5, #12]
 800b6b2:	9f03      	ldr	r7, [sp, #12]
 800b6b4:	783a      	ldrb	r2, [r7, #0]
 800b6b6:	1c78      	adds	r0, r7, #1
 800b6b8:	3a30      	subs	r2, #48	; 0x30
 800b6ba:	4684      	mov	ip, r0
 800b6bc:	2a09      	cmp	r2, #9
 800b6be:	d94f      	bls.n	800b760 <_vfiprintf_r+0x1d0>
 800b6c0:	2900      	cmp	r1, #0
 800b6c2:	d111      	bne.n	800b6e8 <_vfiprintf_r+0x158>
 800b6c4:	e017      	b.n	800b6f6 <_vfiprintf_r+0x166>
 800b6c6:	3701      	adds	r7, #1
 800b6c8:	e7a9      	b.n	800b61e <_vfiprintf_r+0x8e>
 800b6ca:	4b49      	ldr	r3, [pc, #292]	; (800b7f0 <_vfiprintf_r+0x260>)
 800b6cc:	682a      	ldr	r2, [r5, #0]
 800b6ce:	1ac0      	subs	r0, r0, r3
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	4083      	lsls	r3, r0
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	602b      	str	r3, [r5, #0]
 800b6d8:	9703      	str	r7, [sp, #12]
 800b6da:	e7cb      	b.n	800b674 <_vfiprintf_r+0xe4>
 800b6dc:	9b07      	ldr	r3, [sp, #28]
 800b6de:	1d19      	adds	r1, r3, #4
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	9107      	str	r1, [sp, #28]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	db01      	blt.n	800b6ec <_vfiprintf_r+0x15c>
 800b6e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6ea:	e004      	b.n	800b6f6 <_vfiprintf_r+0x166>
 800b6ec:	425b      	negs	r3, r3
 800b6ee:	60eb      	str	r3, [r5, #12]
 800b6f0:	2302      	movs	r3, #2
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	602b      	str	r3, [r5, #0]
 800b6f6:	783b      	ldrb	r3, [r7, #0]
 800b6f8:	2b2e      	cmp	r3, #46	; 0x2e
 800b6fa:	d10a      	bne.n	800b712 <_vfiprintf_r+0x182>
 800b6fc:	787b      	ldrb	r3, [r7, #1]
 800b6fe:	2b2a      	cmp	r3, #42	; 0x2a
 800b700:	d137      	bne.n	800b772 <_vfiprintf_r+0x1e2>
 800b702:	9b07      	ldr	r3, [sp, #28]
 800b704:	3702      	adds	r7, #2
 800b706:	1d1a      	adds	r2, r3, #4
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	9207      	str	r2, [sp, #28]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	db2d      	blt.n	800b76c <_vfiprintf_r+0x1dc>
 800b710:	9309      	str	r3, [sp, #36]	; 0x24
 800b712:	2203      	movs	r2, #3
 800b714:	7839      	ldrb	r1, [r7, #0]
 800b716:	4837      	ldr	r0, [pc, #220]	; (800b7f4 <_vfiprintf_r+0x264>)
 800b718:	f7ff f8ac 	bl	800a874 <memchr>
 800b71c:	2800      	cmp	r0, #0
 800b71e:	d007      	beq.n	800b730 <_vfiprintf_r+0x1a0>
 800b720:	4b34      	ldr	r3, [pc, #208]	; (800b7f4 <_vfiprintf_r+0x264>)
 800b722:	682a      	ldr	r2, [r5, #0]
 800b724:	1ac0      	subs	r0, r0, r3
 800b726:	2340      	movs	r3, #64	; 0x40
 800b728:	4083      	lsls	r3, r0
 800b72a:	4313      	orrs	r3, r2
 800b72c:	3701      	adds	r7, #1
 800b72e:	602b      	str	r3, [r5, #0]
 800b730:	7839      	ldrb	r1, [r7, #0]
 800b732:	1c7b      	adds	r3, r7, #1
 800b734:	2206      	movs	r2, #6
 800b736:	4830      	ldr	r0, [pc, #192]	; (800b7f8 <_vfiprintf_r+0x268>)
 800b738:	9303      	str	r3, [sp, #12]
 800b73a:	7629      	strb	r1, [r5, #24]
 800b73c:	f7ff f89a 	bl	800a874 <memchr>
 800b740:	2800      	cmp	r0, #0
 800b742:	d045      	beq.n	800b7d0 <_vfiprintf_r+0x240>
 800b744:	4b2d      	ldr	r3, [pc, #180]	; (800b7fc <_vfiprintf_r+0x26c>)
 800b746:	2b00      	cmp	r3, #0
 800b748:	d127      	bne.n	800b79a <_vfiprintf_r+0x20a>
 800b74a:	2207      	movs	r2, #7
 800b74c:	9b07      	ldr	r3, [sp, #28]
 800b74e:	3307      	adds	r3, #7
 800b750:	4393      	bics	r3, r2
 800b752:	3308      	adds	r3, #8
 800b754:	9307      	str	r3, [sp, #28]
 800b756:	696b      	ldr	r3, [r5, #20]
 800b758:	9a04      	ldr	r2, [sp, #16]
 800b75a:	189b      	adds	r3, r3, r2
 800b75c:	616b      	str	r3, [r5, #20]
 800b75e:	e75d      	b.n	800b61c <_vfiprintf_r+0x8c>
 800b760:	210a      	movs	r1, #10
 800b762:	434b      	muls	r3, r1
 800b764:	4667      	mov	r7, ip
 800b766:	189b      	adds	r3, r3, r2
 800b768:	3909      	subs	r1, #9
 800b76a:	e7a3      	b.n	800b6b4 <_vfiprintf_r+0x124>
 800b76c:	2301      	movs	r3, #1
 800b76e:	425b      	negs	r3, r3
 800b770:	e7ce      	b.n	800b710 <_vfiprintf_r+0x180>
 800b772:	2300      	movs	r3, #0
 800b774:	001a      	movs	r2, r3
 800b776:	3701      	adds	r7, #1
 800b778:	606b      	str	r3, [r5, #4]
 800b77a:	7839      	ldrb	r1, [r7, #0]
 800b77c:	1c78      	adds	r0, r7, #1
 800b77e:	3930      	subs	r1, #48	; 0x30
 800b780:	4684      	mov	ip, r0
 800b782:	2909      	cmp	r1, #9
 800b784:	d903      	bls.n	800b78e <_vfiprintf_r+0x1fe>
 800b786:	2b00      	cmp	r3, #0
 800b788:	d0c3      	beq.n	800b712 <_vfiprintf_r+0x182>
 800b78a:	9209      	str	r2, [sp, #36]	; 0x24
 800b78c:	e7c1      	b.n	800b712 <_vfiprintf_r+0x182>
 800b78e:	230a      	movs	r3, #10
 800b790:	435a      	muls	r2, r3
 800b792:	4667      	mov	r7, ip
 800b794:	1852      	adds	r2, r2, r1
 800b796:	3b09      	subs	r3, #9
 800b798:	e7ef      	b.n	800b77a <_vfiprintf_r+0x1ea>
 800b79a:	ab07      	add	r3, sp, #28
 800b79c:	9300      	str	r3, [sp, #0]
 800b79e:	0022      	movs	r2, r4
 800b7a0:	0029      	movs	r1, r5
 800b7a2:	0030      	movs	r0, r6
 800b7a4:	4b16      	ldr	r3, [pc, #88]	; (800b800 <_vfiprintf_r+0x270>)
 800b7a6:	f7fd fdbd 	bl	8009324 <_printf_float>
 800b7aa:	9004      	str	r0, [sp, #16]
 800b7ac:	9b04      	ldr	r3, [sp, #16]
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	d1d1      	bne.n	800b756 <_vfiprintf_r+0x1c6>
 800b7b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7b4:	07db      	lsls	r3, r3, #31
 800b7b6:	d405      	bmi.n	800b7c4 <_vfiprintf_r+0x234>
 800b7b8:	89a3      	ldrh	r3, [r4, #12]
 800b7ba:	059b      	lsls	r3, r3, #22
 800b7bc:	d402      	bmi.n	800b7c4 <_vfiprintf_r+0x234>
 800b7be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7c0:	f000 fad4 	bl	800bd6c <__retarget_lock_release_recursive>
 800b7c4:	89a3      	ldrh	r3, [r4, #12]
 800b7c6:	065b      	lsls	r3, r3, #25
 800b7c8:	d500      	bpl.n	800b7cc <_vfiprintf_r+0x23c>
 800b7ca:	e70a      	b.n	800b5e2 <_vfiprintf_r+0x52>
 800b7cc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b7ce:	e70a      	b.n	800b5e6 <_vfiprintf_r+0x56>
 800b7d0:	ab07      	add	r3, sp, #28
 800b7d2:	9300      	str	r3, [sp, #0]
 800b7d4:	0022      	movs	r2, r4
 800b7d6:	0029      	movs	r1, r5
 800b7d8:	0030      	movs	r0, r6
 800b7da:	4b09      	ldr	r3, [pc, #36]	; (800b800 <_vfiprintf_r+0x270>)
 800b7dc:	f7fe f860 	bl	80098a0 <_printf_i>
 800b7e0:	e7e3      	b.n	800b7aa <_vfiprintf_r+0x21a>
 800b7e2:	46c0      	nop			; (mov r8, r8)
 800b7e4:	0800ef2c 	.word	0x0800ef2c
 800b7e8:	0800ef4c 	.word	0x0800ef4c
 800b7ec:	0800ef0c 	.word	0x0800ef0c
 800b7f0:	0800edb4 	.word	0x0800edb4
 800b7f4:	0800edba 	.word	0x0800edba
 800b7f8:	0800edbe 	.word	0x0800edbe
 800b7fc:	08009325 	.word	0x08009325
 800b800:	0800b56b 	.word	0x0800b56b

0800b804 <__swbuf_r>:
 800b804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b806:	0005      	movs	r5, r0
 800b808:	000e      	movs	r6, r1
 800b80a:	0014      	movs	r4, r2
 800b80c:	2800      	cmp	r0, #0
 800b80e:	d004      	beq.n	800b81a <__swbuf_r+0x16>
 800b810:	6983      	ldr	r3, [r0, #24]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d101      	bne.n	800b81a <__swbuf_r+0x16>
 800b816:	f000 fa07 	bl	800bc28 <__sinit>
 800b81a:	4b22      	ldr	r3, [pc, #136]	; (800b8a4 <__swbuf_r+0xa0>)
 800b81c:	429c      	cmp	r4, r3
 800b81e:	d12e      	bne.n	800b87e <__swbuf_r+0x7a>
 800b820:	686c      	ldr	r4, [r5, #4]
 800b822:	69a3      	ldr	r3, [r4, #24]
 800b824:	60a3      	str	r3, [r4, #8]
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	071b      	lsls	r3, r3, #28
 800b82a:	d532      	bpl.n	800b892 <__swbuf_r+0x8e>
 800b82c:	6923      	ldr	r3, [r4, #16]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d02f      	beq.n	800b892 <__swbuf_r+0x8e>
 800b832:	6823      	ldr	r3, [r4, #0]
 800b834:	6922      	ldr	r2, [r4, #16]
 800b836:	b2f7      	uxtb	r7, r6
 800b838:	1a98      	subs	r0, r3, r2
 800b83a:	6963      	ldr	r3, [r4, #20]
 800b83c:	b2f6      	uxtb	r6, r6
 800b83e:	4283      	cmp	r3, r0
 800b840:	dc05      	bgt.n	800b84e <__swbuf_r+0x4a>
 800b842:	0021      	movs	r1, r4
 800b844:	0028      	movs	r0, r5
 800b846:	f000 f94d 	bl	800bae4 <_fflush_r>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d127      	bne.n	800b89e <__swbuf_r+0x9a>
 800b84e:	68a3      	ldr	r3, [r4, #8]
 800b850:	3001      	adds	r0, #1
 800b852:	3b01      	subs	r3, #1
 800b854:	60a3      	str	r3, [r4, #8]
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	1c5a      	adds	r2, r3, #1
 800b85a:	6022      	str	r2, [r4, #0]
 800b85c:	701f      	strb	r7, [r3, #0]
 800b85e:	6963      	ldr	r3, [r4, #20]
 800b860:	4283      	cmp	r3, r0
 800b862:	d004      	beq.n	800b86e <__swbuf_r+0x6a>
 800b864:	89a3      	ldrh	r3, [r4, #12]
 800b866:	07db      	lsls	r3, r3, #31
 800b868:	d507      	bpl.n	800b87a <__swbuf_r+0x76>
 800b86a:	2e0a      	cmp	r6, #10
 800b86c:	d105      	bne.n	800b87a <__swbuf_r+0x76>
 800b86e:	0021      	movs	r1, r4
 800b870:	0028      	movs	r0, r5
 800b872:	f000 f937 	bl	800bae4 <_fflush_r>
 800b876:	2800      	cmp	r0, #0
 800b878:	d111      	bne.n	800b89e <__swbuf_r+0x9a>
 800b87a:	0030      	movs	r0, r6
 800b87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b87e:	4b0a      	ldr	r3, [pc, #40]	; (800b8a8 <__swbuf_r+0xa4>)
 800b880:	429c      	cmp	r4, r3
 800b882:	d101      	bne.n	800b888 <__swbuf_r+0x84>
 800b884:	68ac      	ldr	r4, [r5, #8]
 800b886:	e7cc      	b.n	800b822 <__swbuf_r+0x1e>
 800b888:	4b08      	ldr	r3, [pc, #32]	; (800b8ac <__swbuf_r+0xa8>)
 800b88a:	429c      	cmp	r4, r3
 800b88c:	d1c9      	bne.n	800b822 <__swbuf_r+0x1e>
 800b88e:	68ec      	ldr	r4, [r5, #12]
 800b890:	e7c7      	b.n	800b822 <__swbuf_r+0x1e>
 800b892:	0021      	movs	r1, r4
 800b894:	0028      	movs	r0, r5
 800b896:	f000 f819 	bl	800b8cc <__swsetup_r>
 800b89a:	2800      	cmp	r0, #0
 800b89c:	d0c9      	beq.n	800b832 <__swbuf_r+0x2e>
 800b89e:	2601      	movs	r6, #1
 800b8a0:	4276      	negs	r6, r6
 800b8a2:	e7ea      	b.n	800b87a <__swbuf_r+0x76>
 800b8a4:	0800ef2c 	.word	0x0800ef2c
 800b8a8:	0800ef4c 	.word	0x0800ef4c
 800b8ac:	0800ef0c 	.word	0x0800ef0c

0800b8b0 <__ascii_wctomb>:
 800b8b0:	0003      	movs	r3, r0
 800b8b2:	1e08      	subs	r0, r1, #0
 800b8b4:	d005      	beq.n	800b8c2 <__ascii_wctomb+0x12>
 800b8b6:	2aff      	cmp	r2, #255	; 0xff
 800b8b8:	d904      	bls.n	800b8c4 <__ascii_wctomb+0x14>
 800b8ba:	228a      	movs	r2, #138	; 0x8a
 800b8bc:	2001      	movs	r0, #1
 800b8be:	601a      	str	r2, [r3, #0]
 800b8c0:	4240      	negs	r0, r0
 800b8c2:	4770      	bx	lr
 800b8c4:	2001      	movs	r0, #1
 800b8c6:	700a      	strb	r2, [r1, #0]
 800b8c8:	e7fb      	b.n	800b8c2 <__ascii_wctomb+0x12>
	...

0800b8cc <__swsetup_r>:
 800b8cc:	4b37      	ldr	r3, [pc, #220]	; (800b9ac <__swsetup_r+0xe0>)
 800b8ce:	b570      	push	{r4, r5, r6, lr}
 800b8d0:	681d      	ldr	r5, [r3, #0]
 800b8d2:	0006      	movs	r6, r0
 800b8d4:	000c      	movs	r4, r1
 800b8d6:	2d00      	cmp	r5, #0
 800b8d8:	d005      	beq.n	800b8e6 <__swsetup_r+0x1a>
 800b8da:	69ab      	ldr	r3, [r5, #24]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d102      	bne.n	800b8e6 <__swsetup_r+0x1a>
 800b8e0:	0028      	movs	r0, r5
 800b8e2:	f000 f9a1 	bl	800bc28 <__sinit>
 800b8e6:	4b32      	ldr	r3, [pc, #200]	; (800b9b0 <__swsetup_r+0xe4>)
 800b8e8:	429c      	cmp	r4, r3
 800b8ea:	d10f      	bne.n	800b90c <__swsetup_r+0x40>
 800b8ec:	686c      	ldr	r4, [r5, #4]
 800b8ee:	230c      	movs	r3, #12
 800b8f0:	5ee2      	ldrsh	r2, [r4, r3]
 800b8f2:	b293      	uxth	r3, r2
 800b8f4:	0711      	lsls	r1, r2, #28
 800b8f6:	d42d      	bmi.n	800b954 <__swsetup_r+0x88>
 800b8f8:	06d9      	lsls	r1, r3, #27
 800b8fa:	d411      	bmi.n	800b920 <__swsetup_r+0x54>
 800b8fc:	2309      	movs	r3, #9
 800b8fe:	2001      	movs	r0, #1
 800b900:	6033      	str	r3, [r6, #0]
 800b902:	3337      	adds	r3, #55	; 0x37
 800b904:	4313      	orrs	r3, r2
 800b906:	81a3      	strh	r3, [r4, #12]
 800b908:	4240      	negs	r0, r0
 800b90a:	bd70      	pop	{r4, r5, r6, pc}
 800b90c:	4b29      	ldr	r3, [pc, #164]	; (800b9b4 <__swsetup_r+0xe8>)
 800b90e:	429c      	cmp	r4, r3
 800b910:	d101      	bne.n	800b916 <__swsetup_r+0x4a>
 800b912:	68ac      	ldr	r4, [r5, #8]
 800b914:	e7eb      	b.n	800b8ee <__swsetup_r+0x22>
 800b916:	4b28      	ldr	r3, [pc, #160]	; (800b9b8 <__swsetup_r+0xec>)
 800b918:	429c      	cmp	r4, r3
 800b91a:	d1e8      	bne.n	800b8ee <__swsetup_r+0x22>
 800b91c:	68ec      	ldr	r4, [r5, #12]
 800b91e:	e7e6      	b.n	800b8ee <__swsetup_r+0x22>
 800b920:	075b      	lsls	r3, r3, #29
 800b922:	d513      	bpl.n	800b94c <__swsetup_r+0x80>
 800b924:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b926:	2900      	cmp	r1, #0
 800b928:	d008      	beq.n	800b93c <__swsetup_r+0x70>
 800b92a:	0023      	movs	r3, r4
 800b92c:	3344      	adds	r3, #68	; 0x44
 800b92e:	4299      	cmp	r1, r3
 800b930:	d002      	beq.n	800b938 <__swsetup_r+0x6c>
 800b932:	0030      	movs	r0, r6
 800b934:	f7ff fb5e 	bl	800aff4 <_free_r>
 800b938:	2300      	movs	r3, #0
 800b93a:	6363      	str	r3, [r4, #52]	; 0x34
 800b93c:	2224      	movs	r2, #36	; 0x24
 800b93e:	89a3      	ldrh	r3, [r4, #12]
 800b940:	4393      	bics	r3, r2
 800b942:	81a3      	strh	r3, [r4, #12]
 800b944:	2300      	movs	r3, #0
 800b946:	6063      	str	r3, [r4, #4]
 800b948:	6923      	ldr	r3, [r4, #16]
 800b94a:	6023      	str	r3, [r4, #0]
 800b94c:	2308      	movs	r3, #8
 800b94e:	89a2      	ldrh	r2, [r4, #12]
 800b950:	4313      	orrs	r3, r2
 800b952:	81a3      	strh	r3, [r4, #12]
 800b954:	6923      	ldr	r3, [r4, #16]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d10b      	bne.n	800b972 <__swsetup_r+0xa6>
 800b95a:	21a0      	movs	r1, #160	; 0xa0
 800b95c:	2280      	movs	r2, #128	; 0x80
 800b95e:	89a3      	ldrh	r3, [r4, #12]
 800b960:	0089      	lsls	r1, r1, #2
 800b962:	0092      	lsls	r2, r2, #2
 800b964:	400b      	ands	r3, r1
 800b966:	4293      	cmp	r3, r2
 800b968:	d003      	beq.n	800b972 <__swsetup_r+0xa6>
 800b96a:	0021      	movs	r1, r4
 800b96c:	0030      	movs	r0, r6
 800b96e:	f000 fa27 	bl	800bdc0 <__smakebuf_r>
 800b972:	220c      	movs	r2, #12
 800b974:	5ea3      	ldrsh	r3, [r4, r2]
 800b976:	2001      	movs	r0, #1
 800b978:	001a      	movs	r2, r3
 800b97a:	b299      	uxth	r1, r3
 800b97c:	4002      	ands	r2, r0
 800b97e:	4203      	tst	r3, r0
 800b980:	d00f      	beq.n	800b9a2 <__swsetup_r+0xd6>
 800b982:	2200      	movs	r2, #0
 800b984:	60a2      	str	r2, [r4, #8]
 800b986:	6962      	ldr	r2, [r4, #20]
 800b988:	4252      	negs	r2, r2
 800b98a:	61a2      	str	r2, [r4, #24]
 800b98c:	2000      	movs	r0, #0
 800b98e:	6922      	ldr	r2, [r4, #16]
 800b990:	4282      	cmp	r2, r0
 800b992:	d1ba      	bne.n	800b90a <__swsetup_r+0x3e>
 800b994:	060a      	lsls	r2, r1, #24
 800b996:	d5b8      	bpl.n	800b90a <__swsetup_r+0x3e>
 800b998:	2240      	movs	r2, #64	; 0x40
 800b99a:	4313      	orrs	r3, r2
 800b99c:	81a3      	strh	r3, [r4, #12]
 800b99e:	3801      	subs	r0, #1
 800b9a0:	e7b3      	b.n	800b90a <__swsetup_r+0x3e>
 800b9a2:	0788      	lsls	r0, r1, #30
 800b9a4:	d400      	bmi.n	800b9a8 <__swsetup_r+0xdc>
 800b9a6:	6962      	ldr	r2, [r4, #20]
 800b9a8:	60a2      	str	r2, [r4, #8]
 800b9aa:	e7ef      	b.n	800b98c <__swsetup_r+0xc0>
 800b9ac:	20000010 	.word	0x20000010
 800b9b0:	0800ef2c 	.word	0x0800ef2c
 800b9b4:	0800ef4c 	.word	0x0800ef4c
 800b9b8:	0800ef0c 	.word	0x0800ef0c

0800b9bc <abort>:
 800b9bc:	2006      	movs	r0, #6
 800b9be:	b510      	push	{r4, lr}
 800b9c0:	f000 fa74 	bl	800beac <raise>
 800b9c4:	2001      	movs	r0, #1
 800b9c6:	f7fa f9a0 	bl	8005d0a <_exit>
	...

0800b9cc <__sflush_r>:
 800b9cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9ce:	898b      	ldrh	r3, [r1, #12]
 800b9d0:	0005      	movs	r5, r0
 800b9d2:	000c      	movs	r4, r1
 800b9d4:	071a      	lsls	r2, r3, #28
 800b9d6:	d45f      	bmi.n	800ba98 <__sflush_r+0xcc>
 800b9d8:	684a      	ldr	r2, [r1, #4]
 800b9da:	2a00      	cmp	r2, #0
 800b9dc:	dc04      	bgt.n	800b9e8 <__sflush_r+0x1c>
 800b9de:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b9e0:	2a00      	cmp	r2, #0
 800b9e2:	dc01      	bgt.n	800b9e8 <__sflush_r+0x1c>
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b9e8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b9ea:	2f00      	cmp	r7, #0
 800b9ec:	d0fa      	beq.n	800b9e4 <__sflush_r+0x18>
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	2180      	movs	r1, #128	; 0x80
 800b9f2:	682e      	ldr	r6, [r5, #0]
 800b9f4:	602a      	str	r2, [r5, #0]
 800b9f6:	001a      	movs	r2, r3
 800b9f8:	0149      	lsls	r1, r1, #5
 800b9fa:	400a      	ands	r2, r1
 800b9fc:	420b      	tst	r3, r1
 800b9fe:	d034      	beq.n	800ba6a <__sflush_r+0x9e>
 800ba00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba02:	89a3      	ldrh	r3, [r4, #12]
 800ba04:	075b      	lsls	r3, r3, #29
 800ba06:	d506      	bpl.n	800ba16 <__sflush_r+0x4a>
 800ba08:	6863      	ldr	r3, [r4, #4]
 800ba0a:	1ac0      	subs	r0, r0, r3
 800ba0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d001      	beq.n	800ba16 <__sflush_r+0x4a>
 800ba12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ba14:	1ac0      	subs	r0, r0, r3
 800ba16:	0002      	movs	r2, r0
 800ba18:	6a21      	ldr	r1, [r4, #32]
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	0028      	movs	r0, r5
 800ba1e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ba20:	47b8      	blx	r7
 800ba22:	89a1      	ldrh	r1, [r4, #12]
 800ba24:	1c43      	adds	r3, r0, #1
 800ba26:	d106      	bne.n	800ba36 <__sflush_r+0x6a>
 800ba28:	682b      	ldr	r3, [r5, #0]
 800ba2a:	2b1d      	cmp	r3, #29
 800ba2c:	d831      	bhi.n	800ba92 <__sflush_r+0xc6>
 800ba2e:	4a2c      	ldr	r2, [pc, #176]	; (800bae0 <__sflush_r+0x114>)
 800ba30:	40da      	lsrs	r2, r3
 800ba32:	07d3      	lsls	r3, r2, #31
 800ba34:	d52d      	bpl.n	800ba92 <__sflush_r+0xc6>
 800ba36:	2300      	movs	r3, #0
 800ba38:	6063      	str	r3, [r4, #4]
 800ba3a:	6923      	ldr	r3, [r4, #16]
 800ba3c:	6023      	str	r3, [r4, #0]
 800ba3e:	04cb      	lsls	r3, r1, #19
 800ba40:	d505      	bpl.n	800ba4e <__sflush_r+0x82>
 800ba42:	1c43      	adds	r3, r0, #1
 800ba44:	d102      	bne.n	800ba4c <__sflush_r+0x80>
 800ba46:	682b      	ldr	r3, [r5, #0]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d100      	bne.n	800ba4e <__sflush_r+0x82>
 800ba4c:	6560      	str	r0, [r4, #84]	; 0x54
 800ba4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba50:	602e      	str	r6, [r5, #0]
 800ba52:	2900      	cmp	r1, #0
 800ba54:	d0c6      	beq.n	800b9e4 <__sflush_r+0x18>
 800ba56:	0023      	movs	r3, r4
 800ba58:	3344      	adds	r3, #68	; 0x44
 800ba5a:	4299      	cmp	r1, r3
 800ba5c:	d002      	beq.n	800ba64 <__sflush_r+0x98>
 800ba5e:	0028      	movs	r0, r5
 800ba60:	f7ff fac8 	bl	800aff4 <_free_r>
 800ba64:	2000      	movs	r0, #0
 800ba66:	6360      	str	r0, [r4, #52]	; 0x34
 800ba68:	e7bd      	b.n	800b9e6 <__sflush_r+0x1a>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	0028      	movs	r0, r5
 800ba6e:	6a21      	ldr	r1, [r4, #32]
 800ba70:	47b8      	blx	r7
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	d1c5      	bne.n	800ba02 <__sflush_r+0x36>
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d0c2      	beq.n	800ba02 <__sflush_r+0x36>
 800ba7c:	2b1d      	cmp	r3, #29
 800ba7e:	d001      	beq.n	800ba84 <__sflush_r+0xb8>
 800ba80:	2b16      	cmp	r3, #22
 800ba82:	d101      	bne.n	800ba88 <__sflush_r+0xbc>
 800ba84:	602e      	str	r6, [r5, #0]
 800ba86:	e7ad      	b.n	800b9e4 <__sflush_r+0x18>
 800ba88:	2340      	movs	r3, #64	; 0x40
 800ba8a:	89a2      	ldrh	r2, [r4, #12]
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	81a3      	strh	r3, [r4, #12]
 800ba90:	e7a9      	b.n	800b9e6 <__sflush_r+0x1a>
 800ba92:	2340      	movs	r3, #64	; 0x40
 800ba94:	430b      	orrs	r3, r1
 800ba96:	e7fa      	b.n	800ba8e <__sflush_r+0xc2>
 800ba98:	690f      	ldr	r7, [r1, #16]
 800ba9a:	2f00      	cmp	r7, #0
 800ba9c:	d0a2      	beq.n	800b9e4 <__sflush_r+0x18>
 800ba9e:	680a      	ldr	r2, [r1, #0]
 800baa0:	600f      	str	r7, [r1, #0]
 800baa2:	1bd2      	subs	r2, r2, r7
 800baa4:	9201      	str	r2, [sp, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	079b      	lsls	r3, r3, #30
 800baaa:	d100      	bne.n	800baae <__sflush_r+0xe2>
 800baac:	694a      	ldr	r2, [r1, #20]
 800baae:	60a2      	str	r2, [r4, #8]
 800bab0:	9b01      	ldr	r3, [sp, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	dc00      	bgt.n	800bab8 <__sflush_r+0xec>
 800bab6:	e795      	b.n	800b9e4 <__sflush_r+0x18>
 800bab8:	003a      	movs	r2, r7
 800baba:	0028      	movs	r0, r5
 800babc:	9b01      	ldr	r3, [sp, #4]
 800babe:	6a21      	ldr	r1, [r4, #32]
 800bac0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bac2:	47b0      	blx	r6
 800bac4:	2800      	cmp	r0, #0
 800bac6:	dc06      	bgt.n	800bad6 <__sflush_r+0x10a>
 800bac8:	2340      	movs	r3, #64	; 0x40
 800baca:	2001      	movs	r0, #1
 800bacc:	89a2      	ldrh	r2, [r4, #12]
 800bace:	4240      	negs	r0, r0
 800bad0:	4313      	orrs	r3, r2
 800bad2:	81a3      	strh	r3, [r4, #12]
 800bad4:	e787      	b.n	800b9e6 <__sflush_r+0x1a>
 800bad6:	9b01      	ldr	r3, [sp, #4]
 800bad8:	183f      	adds	r7, r7, r0
 800bada:	1a1b      	subs	r3, r3, r0
 800badc:	9301      	str	r3, [sp, #4]
 800bade:	e7e7      	b.n	800bab0 <__sflush_r+0xe4>
 800bae0:	20400001 	.word	0x20400001

0800bae4 <_fflush_r>:
 800bae4:	690b      	ldr	r3, [r1, #16]
 800bae6:	b570      	push	{r4, r5, r6, lr}
 800bae8:	0005      	movs	r5, r0
 800baea:	000c      	movs	r4, r1
 800baec:	2b00      	cmp	r3, #0
 800baee:	d102      	bne.n	800baf6 <_fflush_r+0x12>
 800baf0:	2500      	movs	r5, #0
 800baf2:	0028      	movs	r0, r5
 800baf4:	bd70      	pop	{r4, r5, r6, pc}
 800baf6:	2800      	cmp	r0, #0
 800baf8:	d004      	beq.n	800bb04 <_fflush_r+0x20>
 800bafa:	6983      	ldr	r3, [r0, #24]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d101      	bne.n	800bb04 <_fflush_r+0x20>
 800bb00:	f000 f892 	bl	800bc28 <__sinit>
 800bb04:	4b14      	ldr	r3, [pc, #80]	; (800bb58 <_fflush_r+0x74>)
 800bb06:	429c      	cmp	r4, r3
 800bb08:	d11b      	bne.n	800bb42 <_fflush_r+0x5e>
 800bb0a:	686c      	ldr	r4, [r5, #4]
 800bb0c:	220c      	movs	r2, #12
 800bb0e:	5ea3      	ldrsh	r3, [r4, r2]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d0ed      	beq.n	800baf0 <_fflush_r+0xc>
 800bb14:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb16:	07d2      	lsls	r2, r2, #31
 800bb18:	d404      	bmi.n	800bb24 <_fflush_r+0x40>
 800bb1a:	059b      	lsls	r3, r3, #22
 800bb1c:	d402      	bmi.n	800bb24 <_fflush_r+0x40>
 800bb1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb20:	f000 f923 	bl	800bd6a <__retarget_lock_acquire_recursive>
 800bb24:	0028      	movs	r0, r5
 800bb26:	0021      	movs	r1, r4
 800bb28:	f7ff ff50 	bl	800b9cc <__sflush_r>
 800bb2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb2e:	0005      	movs	r5, r0
 800bb30:	07db      	lsls	r3, r3, #31
 800bb32:	d4de      	bmi.n	800baf2 <_fflush_r+0xe>
 800bb34:	89a3      	ldrh	r3, [r4, #12]
 800bb36:	059b      	lsls	r3, r3, #22
 800bb38:	d4db      	bmi.n	800baf2 <_fflush_r+0xe>
 800bb3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb3c:	f000 f916 	bl	800bd6c <__retarget_lock_release_recursive>
 800bb40:	e7d7      	b.n	800baf2 <_fflush_r+0xe>
 800bb42:	4b06      	ldr	r3, [pc, #24]	; (800bb5c <_fflush_r+0x78>)
 800bb44:	429c      	cmp	r4, r3
 800bb46:	d101      	bne.n	800bb4c <_fflush_r+0x68>
 800bb48:	68ac      	ldr	r4, [r5, #8]
 800bb4a:	e7df      	b.n	800bb0c <_fflush_r+0x28>
 800bb4c:	4b04      	ldr	r3, [pc, #16]	; (800bb60 <_fflush_r+0x7c>)
 800bb4e:	429c      	cmp	r4, r3
 800bb50:	d1dc      	bne.n	800bb0c <_fflush_r+0x28>
 800bb52:	68ec      	ldr	r4, [r5, #12]
 800bb54:	e7da      	b.n	800bb0c <_fflush_r+0x28>
 800bb56:	46c0      	nop			; (mov r8, r8)
 800bb58:	0800ef2c 	.word	0x0800ef2c
 800bb5c:	0800ef4c 	.word	0x0800ef4c
 800bb60:	0800ef0c 	.word	0x0800ef0c

0800bb64 <std>:
 800bb64:	2300      	movs	r3, #0
 800bb66:	b510      	push	{r4, lr}
 800bb68:	0004      	movs	r4, r0
 800bb6a:	6003      	str	r3, [r0, #0]
 800bb6c:	6043      	str	r3, [r0, #4]
 800bb6e:	6083      	str	r3, [r0, #8]
 800bb70:	8181      	strh	r1, [r0, #12]
 800bb72:	6643      	str	r3, [r0, #100]	; 0x64
 800bb74:	0019      	movs	r1, r3
 800bb76:	81c2      	strh	r2, [r0, #14]
 800bb78:	6103      	str	r3, [r0, #16]
 800bb7a:	6143      	str	r3, [r0, #20]
 800bb7c:	6183      	str	r3, [r0, #24]
 800bb7e:	2208      	movs	r2, #8
 800bb80:	305c      	adds	r0, #92	; 0x5c
 800bb82:	f7fd fb1d 	bl	80091c0 <memset>
 800bb86:	4b05      	ldr	r3, [pc, #20]	; (800bb9c <std+0x38>)
 800bb88:	6263      	str	r3, [r4, #36]	; 0x24
 800bb8a:	4b05      	ldr	r3, [pc, #20]	; (800bba0 <std+0x3c>)
 800bb8c:	6224      	str	r4, [r4, #32]
 800bb8e:	62a3      	str	r3, [r4, #40]	; 0x28
 800bb90:	4b04      	ldr	r3, [pc, #16]	; (800bba4 <std+0x40>)
 800bb92:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bb94:	4b04      	ldr	r3, [pc, #16]	; (800bba8 <std+0x44>)
 800bb96:	6323      	str	r3, [r4, #48]	; 0x30
 800bb98:	bd10      	pop	{r4, pc}
 800bb9a:	46c0      	nop			; (mov r8, r8)
 800bb9c:	0800beed 	.word	0x0800beed
 800bba0:	0800bf15 	.word	0x0800bf15
 800bba4:	0800bf4d 	.word	0x0800bf4d
 800bba8:	0800bf79 	.word	0x0800bf79

0800bbac <_cleanup_r>:
 800bbac:	b510      	push	{r4, lr}
 800bbae:	4902      	ldr	r1, [pc, #8]	; (800bbb8 <_cleanup_r+0xc>)
 800bbb0:	f000 f8ba 	bl	800bd28 <_fwalk_reent>
 800bbb4:	bd10      	pop	{r4, pc}
 800bbb6:	46c0      	nop			; (mov r8, r8)
 800bbb8:	0800bae5 	.word	0x0800bae5

0800bbbc <__sfmoreglue>:
 800bbbc:	b570      	push	{r4, r5, r6, lr}
 800bbbe:	2568      	movs	r5, #104	; 0x68
 800bbc0:	1e4a      	subs	r2, r1, #1
 800bbc2:	4355      	muls	r5, r2
 800bbc4:	000e      	movs	r6, r1
 800bbc6:	0029      	movs	r1, r5
 800bbc8:	3174      	adds	r1, #116	; 0x74
 800bbca:	f7ff fa5d 	bl	800b088 <_malloc_r>
 800bbce:	1e04      	subs	r4, r0, #0
 800bbd0:	d008      	beq.n	800bbe4 <__sfmoreglue+0x28>
 800bbd2:	2100      	movs	r1, #0
 800bbd4:	002a      	movs	r2, r5
 800bbd6:	6001      	str	r1, [r0, #0]
 800bbd8:	6046      	str	r6, [r0, #4]
 800bbda:	300c      	adds	r0, #12
 800bbdc:	60a0      	str	r0, [r4, #8]
 800bbde:	3268      	adds	r2, #104	; 0x68
 800bbe0:	f7fd faee 	bl	80091c0 <memset>
 800bbe4:	0020      	movs	r0, r4
 800bbe6:	bd70      	pop	{r4, r5, r6, pc}

0800bbe8 <__sfp_lock_acquire>:
 800bbe8:	b510      	push	{r4, lr}
 800bbea:	4802      	ldr	r0, [pc, #8]	; (800bbf4 <__sfp_lock_acquire+0xc>)
 800bbec:	f000 f8bd 	bl	800bd6a <__retarget_lock_acquire_recursive>
 800bbf0:	bd10      	pop	{r4, pc}
 800bbf2:	46c0      	nop			; (mov r8, r8)
 800bbf4:	200005c4 	.word	0x200005c4

0800bbf8 <__sfp_lock_release>:
 800bbf8:	b510      	push	{r4, lr}
 800bbfa:	4802      	ldr	r0, [pc, #8]	; (800bc04 <__sfp_lock_release+0xc>)
 800bbfc:	f000 f8b6 	bl	800bd6c <__retarget_lock_release_recursive>
 800bc00:	bd10      	pop	{r4, pc}
 800bc02:	46c0      	nop			; (mov r8, r8)
 800bc04:	200005c4 	.word	0x200005c4

0800bc08 <__sinit_lock_acquire>:
 800bc08:	b510      	push	{r4, lr}
 800bc0a:	4802      	ldr	r0, [pc, #8]	; (800bc14 <__sinit_lock_acquire+0xc>)
 800bc0c:	f000 f8ad 	bl	800bd6a <__retarget_lock_acquire_recursive>
 800bc10:	bd10      	pop	{r4, pc}
 800bc12:	46c0      	nop			; (mov r8, r8)
 800bc14:	200005bf 	.word	0x200005bf

0800bc18 <__sinit_lock_release>:
 800bc18:	b510      	push	{r4, lr}
 800bc1a:	4802      	ldr	r0, [pc, #8]	; (800bc24 <__sinit_lock_release+0xc>)
 800bc1c:	f000 f8a6 	bl	800bd6c <__retarget_lock_release_recursive>
 800bc20:	bd10      	pop	{r4, pc}
 800bc22:	46c0      	nop			; (mov r8, r8)
 800bc24:	200005bf 	.word	0x200005bf

0800bc28 <__sinit>:
 800bc28:	b513      	push	{r0, r1, r4, lr}
 800bc2a:	0004      	movs	r4, r0
 800bc2c:	f7ff ffec 	bl	800bc08 <__sinit_lock_acquire>
 800bc30:	69a3      	ldr	r3, [r4, #24]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d002      	beq.n	800bc3c <__sinit+0x14>
 800bc36:	f7ff ffef 	bl	800bc18 <__sinit_lock_release>
 800bc3a:	bd13      	pop	{r0, r1, r4, pc}
 800bc3c:	64a3      	str	r3, [r4, #72]	; 0x48
 800bc3e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bc40:	6523      	str	r3, [r4, #80]	; 0x50
 800bc42:	4b13      	ldr	r3, [pc, #76]	; (800bc90 <__sinit+0x68>)
 800bc44:	4a13      	ldr	r2, [pc, #76]	; (800bc94 <__sinit+0x6c>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	62a2      	str	r2, [r4, #40]	; 0x28
 800bc4a:	9301      	str	r3, [sp, #4]
 800bc4c:	42a3      	cmp	r3, r4
 800bc4e:	d101      	bne.n	800bc54 <__sinit+0x2c>
 800bc50:	2301      	movs	r3, #1
 800bc52:	61a3      	str	r3, [r4, #24]
 800bc54:	0020      	movs	r0, r4
 800bc56:	f000 f81f 	bl	800bc98 <__sfp>
 800bc5a:	6060      	str	r0, [r4, #4]
 800bc5c:	0020      	movs	r0, r4
 800bc5e:	f000 f81b 	bl	800bc98 <__sfp>
 800bc62:	60a0      	str	r0, [r4, #8]
 800bc64:	0020      	movs	r0, r4
 800bc66:	f000 f817 	bl	800bc98 <__sfp>
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	2104      	movs	r1, #4
 800bc6e:	60e0      	str	r0, [r4, #12]
 800bc70:	6860      	ldr	r0, [r4, #4]
 800bc72:	f7ff ff77 	bl	800bb64 <std>
 800bc76:	2201      	movs	r2, #1
 800bc78:	2109      	movs	r1, #9
 800bc7a:	68a0      	ldr	r0, [r4, #8]
 800bc7c:	f7ff ff72 	bl	800bb64 <std>
 800bc80:	2202      	movs	r2, #2
 800bc82:	2112      	movs	r1, #18
 800bc84:	68e0      	ldr	r0, [r4, #12]
 800bc86:	f7ff ff6d 	bl	800bb64 <std>
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	61a3      	str	r3, [r4, #24]
 800bc8e:	e7d2      	b.n	800bc36 <__sinit+0xe>
 800bc90:	0800eb88 	.word	0x0800eb88
 800bc94:	0800bbad 	.word	0x0800bbad

0800bc98 <__sfp>:
 800bc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9a:	0007      	movs	r7, r0
 800bc9c:	f7ff ffa4 	bl	800bbe8 <__sfp_lock_acquire>
 800bca0:	4b1f      	ldr	r3, [pc, #124]	; (800bd20 <__sfp+0x88>)
 800bca2:	681e      	ldr	r6, [r3, #0]
 800bca4:	69b3      	ldr	r3, [r6, #24]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d102      	bne.n	800bcb0 <__sfp+0x18>
 800bcaa:	0030      	movs	r0, r6
 800bcac:	f7ff ffbc 	bl	800bc28 <__sinit>
 800bcb0:	3648      	adds	r6, #72	; 0x48
 800bcb2:	68b4      	ldr	r4, [r6, #8]
 800bcb4:	6873      	ldr	r3, [r6, #4]
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	d504      	bpl.n	800bcc4 <__sfp+0x2c>
 800bcba:	6833      	ldr	r3, [r6, #0]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d022      	beq.n	800bd06 <__sfp+0x6e>
 800bcc0:	6836      	ldr	r6, [r6, #0]
 800bcc2:	e7f6      	b.n	800bcb2 <__sfp+0x1a>
 800bcc4:	220c      	movs	r2, #12
 800bcc6:	5ea5      	ldrsh	r5, [r4, r2]
 800bcc8:	2d00      	cmp	r5, #0
 800bcca:	d11a      	bne.n	800bd02 <__sfp+0x6a>
 800bccc:	0020      	movs	r0, r4
 800bcce:	4b15      	ldr	r3, [pc, #84]	; (800bd24 <__sfp+0x8c>)
 800bcd0:	3058      	adds	r0, #88	; 0x58
 800bcd2:	60e3      	str	r3, [r4, #12]
 800bcd4:	6665      	str	r5, [r4, #100]	; 0x64
 800bcd6:	f000 f847 	bl	800bd68 <__retarget_lock_init_recursive>
 800bcda:	f7ff ff8d 	bl	800bbf8 <__sfp_lock_release>
 800bcde:	0020      	movs	r0, r4
 800bce0:	2208      	movs	r2, #8
 800bce2:	0029      	movs	r1, r5
 800bce4:	6025      	str	r5, [r4, #0]
 800bce6:	60a5      	str	r5, [r4, #8]
 800bce8:	6065      	str	r5, [r4, #4]
 800bcea:	6125      	str	r5, [r4, #16]
 800bcec:	6165      	str	r5, [r4, #20]
 800bcee:	61a5      	str	r5, [r4, #24]
 800bcf0:	305c      	adds	r0, #92	; 0x5c
 800bcf2:	f7fd fa65 	bl	80091c0 <memset>
 800bcf6:	6365      	str	r5, [r4, #52]	; 0x34
 800bcf8:	63a5      	str	r5, [r4, #56]	; 0x38
 800bcfa:	64a5      	str	r5, [r4, #72]	; 0x48
 800bcfc:	64e5      	str	r5, [r4, #76]	; 0x4c
 800bcfe:	0020      	movs	r0, r4
 800bd00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd02:	3468      	adds	r4, #104	; 0x68
 800bd04:	e7d7      	b.n	800bcb6 <__sfp+0x1e>
 800bd06:	2104      	movs	r1, #4
 800bd08:	0038      	movs	r0, r7
 800bd0a:	f7ff ff57 	bl	800bbbc <__sfmoreglue>
 800bd0e:	1e04      	subs	r4, r0, #0
 800bd10:	6030      	str	r0, [r6, #0]
 800bd12:	d1d5      	bne.n	800bcc0 <__sfp+0x28>
 800bd14:	f7ff ff70 	bl	800bbf8 <__sfp_lock_release>
 800bd18:	230c      	movs	r3, #12
 800bd1a:	603b      	str	r3, [r7, #0]
 800bd1c:	e7ef      	b.n	800bcfe <__sfp+0x66>
 800bd1e:	46c0      	nop			; (mov r8, r8)
 800bd20:	0800eb88 	.word	0x0800eb88
 800bd24:	ffff0001 	.word	0xffff0001

0800bd28 <_fwalk_reent>:
 800bd28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd2a:	0004      	movs	r4, r0
 800bd2c:	0006      	movs	r6, r0
 800bd2e:	2700      	movs	r7, #0
 800bd30:	9101      	str	r1, [sp, #4]
 800bd32:	3448      	adds	r4, #72	; 0x48
 800bd34:	6863      	ldr	r3, [r4, #4]
 800bd36:	68a5      	ldr	r5, [r4, #8]
 800bd38:	9300      	str	r3, [sp, #0]
 800bd3a:	9b00      	ldr	r3, [sp, #0]
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	9300      	str	r3, [sp, #0]
 800bd40:	d504      	bpl.n	800bd4c <_fwalk_reent+0x24>
 800bd42:	6824      	ldr	r4, [r4, #0]
 800bd44:	2c00      	cmp	r4, #0
 800bd46:	d1f5      	bne.n	800bd34 <_fwalk_reent+0xc>
 800bd48:	0038      	movs	r0, r7
 800bd4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bd4c:	89ab      	ldrh	r3, [r5, #12]
 800bd4e:	2b01      	cmp	r3, #1
 800bd50:	d908      	bls.n	800bd64 <_fwalk_reent+0x3c>
 800bd52:	220e      	movs	r2, #14
 800bd54:	5eab      	ldrsh	r3, [r5, r2]
 800bd56:	3301      	adds	r3, #1
 800bd58:	d004      	beq.n	800bd64 <_fwalk_reent+0x3c>
 800bd5a:	0029      	movs	r1, r5
 800bd5c:	0030      	movs	r0, r6
 800bd5e:	9b01      	ldr	r3, [sp, #4]
 800bd60:	4798      	blx	r3
 800bd62:	4307      	orrs	r7, r0
 800bd64:	3568      	adds	r5, #104	; 0x68
 800bd66:	e7e8      	b.n	800bd3a <_fwalk_reent+0x12>

0800bd68 <__retarget_lock_init_recursive>:
 800bd68:	4770      	bx	lr

0800bd6a <__retarget_lock_acquire_recursive>:
 800bd6a:	4770      	bx	lr

0800bd6c <__retarget_lock_release_recursive>:
 800bd6c:	4770      	bx	lr
	...

0800bd70 <__swhatbuf_r>:
 800bd70:	b570      	push	{r4, r5, r6, lr}
 800bd72:	000e      	movs	r6, r1
 800bd74:	001d      	movs	r5, r3
 800bd76:	230e      	movs	r3, #14
 800bd78:	5ec9      	ldrsh	r1, [r1, r3]
 800bd7a:	0014      	movs	r4, r2
 800bd7c:	b096      	sub	sp, #88	; 0x58
 800bd7e:	2900      	cmp	r1, #0
 800bd80:	da07      	bge.n	800bd92 <__swhatbuf_r+0x22>
 800bd82:	2300      	movs	r3, #0
 800bd84:	602b      	str	r3, [r5, #0]
 800bd86:	89b3      	ldrh	r3, [r6, #12]
 800bd88:	061b      	lsls	r3, r3, #24
 800bd8a:	d411      	bmi.n	800bdb0 <__swhatbuf_r+0x40>
 800bd8c:	2380      	movs	r3, #128	; 0x80
 800bd8e:	00db      	lsls	r3, r3, #3
 800bd90:	e00f      	b.n	800bdb2 <__swhatbuf_r+0x42>
 800bd92:	466a      	mov	r2, sp
 800bd94:	f000 f91c 	bl	800bfd0 <_fstat_r>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	dbf2      	blt.n	800bd82 <__swhatbuf_r+0x12>
 800bd9c:	23f0      	movs	r3, #240	; 0xf0
 800bd9e:	9901      	ldr	r1, [sp, #4]
 800bda0:	021b      	lsls	r3, r3, #8
 800bda2:	4019      	ands	r1, r3
 800bda4:	4b05      	ldr	r3, [pc, #20]	; (800bdbc <__swhatbuf_r+0x4c>)
 800bda6:	18c9      	adds	r1, r1, r3
 800bda8:	424b      	negs	r3, r1
 800bdaa:	4159      	adcs	r1, r3
 800bdac:	6029      	str	r1, [r5, #0]
 800bdae:	e7ed      	b.n	800bd8c <__swhatbuf_r+0x1c>
 800bdb0:	2340      	movs	r3, #64	; 0x40
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	6023      	str	r3, [r4, #0]
 800bdb6:	b016      	add	sp, #88	; 0x58
 800bdb8:	bd70      	pop	{r4, r5, r6, pc}
 800bdba:	46c0      	nop			; (mov r8, r8)
 800bdbc:	ffffe000 	.word	0xffffe000

0800bdc0 <__smakebuf_r>:
 800bdc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdc2:	2602      	movs	r6, #2
 800bdc4:	898b      	ldrh	r3, [r1, #12]
 800bdc6:	0005      	movs	r5, r0
 800bdc8:	000c      	movs	r4, r1
 800bdca:	4233      	tst	r3, r6
 800bdcc:	d006      	beq.n	800bddc <__smakebuf_r+0x1c>
 800bdce:	0023      	movs	r3, r4
 800bdd0:	3347      	adds	r3, #71	; 0x47
 800bdd2:	6023      	str	r3, [r4, #0]
 800bdd4:	6123      	str	r3, [r4, #16]
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	6163      	str	r3, [r4, #20]
 800bdda:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bddc:	466a      	mov	r2, sp
 800bdde:	ab01      	add	r3, sp, #4
 800bde0:	f7ff ffc6 	bl	800bd70 <__swhatbuf_r>
 800bde4:	9900      	ldr	r1, [sp, #0]
 800bde6:	0007      	movs	r7, r0
 800bde8:	0028      	movs	r0, r5
 800bdea:	f7ff f94d 	bl	800b088 <_malloc_r>
 800bdee:	2800      	cmp	r0, #0
 800bdf0:	d108      	bne.n	800be04 <__smakebuf_r+0x44>
 800bdf2:	220c      	movs	r2, #12
 800bdf4:	5ea3      	ldrsh	r3, [r4, r2]
 800bdf6:	059a      	lsls	r2, r3, #22
 800bdf8:	d4ef      	bmi.n	800bdda <__smakebuf_r+0x1a>
 800bdfa:	2203      	movs	r2, #3
 800bdfc:	4393      	bics	r3, r2
 800bdfe:	431e      	orrs	r6, r3
 800be00:	81a6      	strh	r6, [r4, #12]
 800be02:	e7e4      	b.n	800bdce <__smakebuf_r+0xe>
 800be04:	4b0f      	ldr	r3, [pc, #60]	; (800be44 <__smakebuf_r+0x84>)
 800be06:	62ab      	str	r3, [r5, #40]	; 0x28
 800be08:	2380      	movs	r3, #128	; 0x80
 800be0a:	89a2      	ldrh	r2, [r4, #12]
 800be0c:	6020      	str	r0, [r4, #0]
 800be0e:	4313      	orrs	r3, r2
 800be10:	81a3      	strh	r3, [r4, #12]
 800be12:	9b00      	ldr	r3, [sp, #0]
 800be14:	6120      	str	r0, [r4, #16]
 800be16:	6163      	str	r3, [r4, #20]
 800be18:	9b01      	ldr	r3, [sp, #4]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d00d      	beq.n	800be3a <__smakebuf_r+0x7a>
 800be1e:	0028      	movs	r0, r5
 800be20:	230e      	movs	r3, #14
 800be22:	5ee1      	ldrsh	r1, [r4, r3]
 800be24:	f000 f8e6 	bl	800bff4 <_isatty_r>
 800be28:	2800      	cmp	r0, #0
 800be2a:	d006      	beq.n	800be3a <__smakebuf_r+0x7a>
 800be2c:	2203      	movs	r2, #3
 800be2e:	89a3      	ldrh	r3, [r4, #12]
 800be30:	4393      	bics	r3, r2
 800be32:	001a      	movs	r2, r3
 800be34:	2301      	movs	r3, #1
 800be36:	4313      	orrs	r3, r2
 800be38:	81a3      	strh	r3, [r4, #12]
 800be3a:	89a0      	ldrh	r0, [r4, #12]
 800be3c:	4307      	orrs	r7, r0
 800be3e:	81a7      	strh	r7, [r4, #12]
 800be40:	e7cb      	b.n	800bdda <__smakebuf_r+0x1a>
 800be42:	46c0      	nop			; (mov r8, r8)
 800be44:	0800bbad 	.word	0x0800bbad

0800be48 <_malloc_usable_size_r>:
 800be48:	1f0b      	subs	r3, r1, #4
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	1f18      	subs	r0, r3, #4
 800be4e:	2b00      	cmp	r3, #0
 800be50:	da01      	bge.n	800be56 <_malloc_usable_size_r+0xe>
 800be52:	580b      	ldr	r3, [r1, r0]
 800be54:	18c0      	adds	r0, r0, r3
 800be56:	4770      	bx	lr

0800be58 <_raise_r>:
 800be58:	b570      	push	{r4, r5, r6, lr}
 800be5a:	0004      	movs	r4, r0
 800be5c:	000d      	movs	r5, r1
 800be5e:	291f      	cmp	r1, #31
 800be60:	d904      	bls.n	800be6c <_raise_r+0x14>
 800be62:	2316      	movs	r3, #22
 800be64:	6003      	str	r3, [r0, #0]
 800be66:	2001      	movs	r0, #1
 800be68:	4240      	negs	r0, r0
 800be6a:	bd70      	pop	{r4, r5, r6, pc}
 800be6c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d004      	beq.n	800be7c <_raise_r+0x24>
 800be72:	008a      	lsls	r2, r1, #2
 800be74:	189b      	adds	r3, r3, r2
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	2a00      	cmp	r2, #0
 800be7a:	d108      	bne.n	800be8e <_raise_r+0x36>
 800be7c:	0020      	movs	r0, r4
 800be7e:	f000 f831 	bl	800bee4 <_getpid_r>
 800be82:	002a      	movs	r2, r5
 800be84:	0001      	movs	r1, r0
 800be86:	0020      	movs	r0, r4
 800be88:	f000 f81a 	bl	800bec0 <_kill_r>
 800be8c:	e7ed      	b.n	800be6a <_raise_r+0x12>
 800be8e:	2000      	movs	r0, #0
 800be90:	2a01      	cmp	r2, #1
 800be92:	d0ea      	beq.n	800be6a <_raise_r+0x12>
 800be94:	1c51      	adds	r1, r2, #1
 800be96:	d103      	bne.n	800bea0 <_raise_r+0x48>
 800be98:	2316      	movs	r3, #22
 800be9a:	3001      	adds	r0, #1
 800be9c:	6023      	str	r3, [r4, #0]
 800be9e:	e7e4      	b.n	800be6a <_raise_r+0x12>
 800bea0:	2400      	movs	r4, #0
 800bea2:	0028      	movs	r0, r5
 800bea4:	601c      	str	r4, [r3, #0]
 800bea6:	4790      	blx	r2
 800bea8:	0020      	movs	r0, r4
 800beaa:	e7de      	b.n	800be6a <_raise_r+0x12>

0800beac <raise>:
 800beac:	b510      	push	{r4, lr}
 800beae:	4b03      	ldr	r3, [pc, #12]	; (800bebc <raise+0x10>)
 800beb0:	0001      	movs	r1, r0
 800beb2:	6818      	ldr	r0, [r3, #0]
 800beb4:	f7ff ffd0 	bl	800be58 <_raise_r>
 800beb8:	bd10      	pop	{r4, pc}
 800beba:	46c0      	nop			; (mov r8, r8)
 800bebc:	20000010 	.word	0x20000010

0800bec0 <_kill_r>:
 800bec0:	2300      	movs	r3, #0
 800bec2:	b570      	push	{r4, r5, r6, lr}
 800bec4:	4d06      	ldr	r5, [pc, #24]	; (800bee0 <_kill_r+0x20>)
 800bec6:	0004      	movs	r4, r0
 800bec8:	0008      	movs	r0, r1
 800beca:	0011      	movs	r1, r2
 800becc:	602b      	str	r3, [r5, #0]
 800bece:	f7f9 ff0c 	bl	8005cea <_kill>
 800bed2:	1c43      	adds	r3, r0, #1
 800bed4:	d103      	bne.n	800bede <_kill_r+0x1e>
 800bed6:	682b      	ldr	r3, [r5, #0]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d000      	beq.n	800bede <_kill_r+0x1e>
 800bedc:	6023      	str	r3, [r4, #0]
 800bede:	bd70      	pop	{r4, r5, r6, pc}
 800bee0:	200005b8 	.word	0x200005b8

0800bee4 <_getpid_r>:
 800bee4:	b510      	push	{r4, lr}
 800bee6:	f7f9 fefa 	bl	8005cde <_getpid>
 800beea:	bd10      	pop	{r4, pc}

0800beec <__sread>:
 800beec:	b570      	push	{r4, r5, r6, lr}
 800beee:	000c      	movs	r4, r1
 800bef0:	250e      	movs	r5, #14
 800bef2:	5f49      	ldrsh	r1, [r1, r5]
 800bef4:	f000 f8a4 	bl	800c040 <_read_r>
 800bef8:	2800      	cmp	r0, #0
 800befa:	db03      	blt.n	800bf04 <__sread+0x18>
 800befc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800befe:	181b      	adds	r3, r3, r0
 800bf00:	6563      	str	r3, [r4, #84]	; 0x54
 800bf02:	bd70      	pop	{r4, r5, r6, pc}
 800bf04:	89a3      	ldrh	r3, [r4, #12]
 800bf06:	4a02      	ldr	r2, [pc, #8]	; (800bf10 <__sread+0x24>)
 800bf08:	4013      	ands	r3, r2
 800bf0a:	81a3      	strh	r3, [r4, #12]
 800bf0c:	e7f9      	b.n	800bf02 <__sread+0x16>
 800bf0e:	46c0      	nop			; (mov r8, r8)
 800bf10:	ffffefff 	.word	0xffffefff

0800bf14 <__swrite>:
 800bf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf16:	001f      	movs	r7, r3
 800bf18:	898b      	ldrh	r3, [r1, #12]
 800bf1a:	0005      	movs	r5, r0
 800bf1c:	000c      	movs	r4, r1
 800bf1e:	0016      	movs	r6, r2
 800bf20:	05db      	lsls	r3, r3, #23
 800bf22:	d505      	bpl.n	800bf30 <__swrite+0x1c>
 800bf24:	230e      	movs	r3, #14
 800bf26:	5ec9      	ldrsh	r1, [r1, r3]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2302      	movs	r3, #2
 800bf2c:	f000 f874 	bl	800c018 <_lseek_r>
 800bf30:	89a3      	ldrh	r3, [r4, #12]
 800bf32:	4a05      	ldr	r2, [pc, #20]	; (800bf48 <__swrite+0x34>)
 800bf34:	0028      	movs	r0, r5
 800bf36:	4013      	ands	r3, r2
 800bf38:	81a3      	strh	r3, [r4, #12]
 800bf3a:	0032      	movs	r2, r6
 800bf3c:	230e      	movs	r3, #14
 800bf3e:	5ee1      	ldrsh	r1, [r4, r3]
 800bf40:	003b      	movs	r3, r7
 800bf42:	f000 f81f 	bl	800bf84 <_write_r>
 800bf46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf48:	ffffefff 	.word	0xffffefff

0800bf4c <__sseek>:
 800bf4c:	b570      	push	{r4, r5, r6, lr}
 800bf4e:	000c      	movs	r4, r1
 800bf50:	250e      	movs	r5, #14
 800bf52:	5f49      	ldrsh	r1, [r1, r5]
 800bf54:	f000 f860 	bl	800c018 <_lseek_r>
 800bf58:	89a3      	ldrh	r3, [r4, #12]
 800bf5a:	1c42      	adds	r2, r0, #1
 800bf5c:	d103      	bne.n	800bf66 <__sseek+0x1a>
 800bf5e:	4a05      	ldr	r2, [pc, #20]	; (800bf74 <__sseek+0x28>)
 800bf60:	4013      	ands	r3, r2
 800bf62:	81a3      	strh	r3, [r4, #12]
 800bf64:	bd70      	pop	{r4, r5, r6, pc}
 800bf66:	2280      	movs	r2, #128	; 0x80
 800bf68:	0152      	lsls	r2, r2, #5
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	81a3      	strh	r3, [r4, #12]
 800bf6e:	6560      	str	r0, [r4, #84]	; 0x54
 800bf70:	e7f8      	b.n	800bf64 <__sseek+0x18>
 800bf72:	46c0      	nop			; (mov r8, r8)
 800bf74:	ffffefff 	.word	0xffffefff

0800bf78 <__sclose>:
 800bf78:	b510      	push	{r4, lr}
 800bf7a:	230e      	movs	r3, #14
 800bf7c:	5ec9      	ldrsh	r1, [r1, r3]
 800bf7e:	f000 f815 	bl	800bfac <_close_r>
 800bf82:	bd10      	pop	{r4, pc}

0800bf84 <_write_r>:
 800bf84:	b570      	push	{r4, r5, r6, lr}
 800bf86:	0004      	movs	r4, r0
 800bf88:	0008      	movs	r0, r1
 800bf8a:	0011      	movs	r1, r2
 800bf8c:	001a      	movs	r2, r3
 800bf8e:	2300      	movs	r3, #0
 800bf90:	4d05      	ldr	r5, [pc, #20]	; (800bfa8 <_write_r+0x24>)
 800bf92:	602b      	str	r3, [r5, #0]
 800bf94:	f7f9 fee2 	bl	8005d5c <_write>
 800bf98:	1c43      	adds	r3, r0, #1
 800bf9a:	d103      	bne.n	800bfa4 <_write_r+0x20>
 800bf9c:	682b      	ldr	r3, [r5, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d000      	beq.n	800bfa4 <_write_r+0x20>
 800bfa2:	6023      	str	r3, [r4, #0]
 800bfa4:	bd70      	pop	{r4, r5, r6, pc}
 800bfa6:	46c0      	nop			; (mov r8, r8)
 800bfa8:	200005b8 	.word	0x200005b8

0800bfac <_close_r>:
 800bfac:	2300      	movs	r3, #0
 800bfae:	b570      	push	{r4, r5, r6, lr}
 800bfb0:	4d06      	ldr	r5, [pc, #24]	; (800bfcc <_close_r+0x20>)
 800bfb2:	0004      	movs	r4, r0
 800bfb4:	0008      	movs	r0, r1
 800bfb6:	602b      	str	r3, [r5, #0]
 800bfb8:	f7f9 feec 	bl	8005d94 <_close>
 800bfbc:	1c43      	adds	r3, r0, #1
 800bfbe:	d103      	bne.n	800bfc8 <_close_r+0x1c>
 800bfc0:	682b      	ldr	r3, [r5, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d000      	beq.n	800bfc8 <_close_r+0x1c>
 800bfc6:	6023      	str	r3, [r4, #0]
 800bfc8:	bd70      	pop	{r4, r5, r6, pc}
 800bfca:	46c0      	nop			; (mov r8, r8)
 800bfcc:	200005b8 	.word	0x200005b8

0800bfd0 <_fstat_r>:
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	b570      	push	{r4, r5, r6, lr}
 800bfd4:	4d06      	ldr	r5, [pc, #24]	; (800bff0 <_fstat_r+0x20>)
 800bfd6:	0004      	movs	r4, r0
 800bfd8:	0008      	movs	r0, r1
 800bfda:	0011      	movs	r1, r2
 800bfdc:	602b      	str	r3, [r5, #0]
 800bfde:	f7f9 fee3 	bl	8005da8 <_fstat>
 800bfe2:	1c43      	adds	r3, r0, #1
 800bfe4:	d103      	bne.n	800bfee <_fstat_r+0x1e>
 800bfe6:	682b      	ldr	r3, [r5, #0]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d000      	beq.n	800bfee <_fstat_r+0x1e>
 800bfec:	6023      	str	r3, [r4, #0]
 800bfee:	bd70      	pop	{r4, r5, r6, pc}
 800bff0:	200005b8 	.word	0x200005b8

0800bff4 <_isatty_r>:
 800bff4:	2300      	movs	r3, #0
 800bff6:	b570      	push	{r4, r5, r6, lr}
 800bff8:	4d06      	ldr	r5, [pc, #24]	; (800c014 <_isatty_r+0x20>)
 800bffa:	0004      	movs	r4, r0
 800bffc:	0008      	movs	r0, r1
 800bffe:	602b      	str	r3, [r5, #0]
 800c000:	f7f9 fee0 	bl	8005dc4 <_isatty>
 800c004:	1c43      	adds	r3, r0, #1
 800c006:	d103      	bne.n	800c010 <_isatty_r+0x1c>
 800c008:	682b      	ldr	r3, [r5, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d000      	beq.n	800c010 <_isatty_r+0x1c>
 800c00e:	6023      	str	r3, [r4, #0]
 800c010:	bd70      	pop	{r4, r5, r6, pc}
 800c012:	46c0      	nop			; (mov r8, r8)
 800c014:	200005b8 	.word	0x200005b8

0800c018 <_lseek_r>:
 800c018:	b570      	push	{r4, r5, r6, lr}
 800c01a:	0004      	movs	r4, r0
 800c01c:	0008      	movs	r0, r1
 800c01e:	0011      	movs	r1, r2
 800c020:	001a      	movs	r2, r3
 800c022:	2300      	movs	r3, #0
 800c024:	4d05      	ldr	r5, [pc, #20]	; (800c03c <_lseek_r+0x24>)
 800c026:	602b      	str	r3, [r5, #0]
 800c028:	f7f9 fed5 	bl	8005dd6 <_lseek>
 800c02c:	1c43      	adds	r3, r0, #1
 800c02e:	d103      	bne.n	800c038 <_lseek_r+0x20>
 800c030:	682b      	ldr	r3, [r5, #0]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d000      	beq.n	800c038 <_lseek_r+0x20>
 800c036:	6023      	str	r3, [r4, #0]
 800c038:	bd70      	pop	{r4, r5, r6, pc}
 800c03a:	46c0      	nop			; (mov r8, r8)
 800c03c:	200005b8 	.word	0x200005b8

0800c040 <_read_r>:
 800c040:	b570      	push	{r4, r5, r6, lr}
 800c042:	0004      	movs	r4, r0
 800c044:	0008      	movs	r0, r1
 800c046:	0011      	movs	r1, r2
 800c048:	001a      	movs	r2, r3
 800c04a:	2300      	movs	r3, #0
 800c04c:	4d05      	ldr	r5, [pc, #20]	; (800c064 <_read_r+0x24>)
 800c04e:	602b      	str	r3, [r5, #0]
 800c050:	f7f9 fe67 	bl	8005d22 <_read>
 800c054:	1c43      	adds	r3, r0, #1
 800c056:	d103      	bne.n	800c060 <_read_r+0x20>
 800c058:	682b      	ldr	r3, [r5, #0]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d000      	beq.n	800c060 <_read_r+0x20>
 800c05e:	6023      	str	r3, [r4, #0]
 800c060:	bd70      	pop	{r4, r5, r6, pc}
 800c062:	46c0      	nop			; (mov r8, r8)
 800c064:	200005b8 	.word	0x200005b8

0800c068 <atan>:
 800c068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c06a:	4b98      	ldr	r3, [pc, #608]	; (800c2cc <atan+0x264>)
 800c06c:	b085      	sub	sp, #20
 800c06e:	004e      	lsls	r6, r1, #1
 800c070:	0004      	movs	r4, r0
 800c072:	000d      	movs	r5, r1
 800c074:	9103      	str	r1, [sp, #12]
 800c076:	0876      	lsrs	r6, r6, #1
 800c078:	429e      	cmp	r6, r3
 800c07a:	dd18      	ble.n	800c0ae <atan+0x46>
 800c07c:	4b94      	ldr	r3, [pc, #592]	; (800c2d0 <atan+0x268>)
 800c07e:	429e      	cmp	r6, r3
 800c080:	dc02      	bgt.n	800c088 <atan+0x20>
 800c082:	d10a      	bne.n	800c09a <atan+0x32>
 800c084:	2800      	cmp	r0, #0
 800c086:	d008      	beq.n	800c09a <atan+0x32>
 800c088:	0022      	movs	r2, r4
 800c08a:	002b      	movs	r3, r5
 800c08c:	0020      	movs	r0, r4
 800c08e:	0029      	movs	r1, r5
 800c090:	f7f5 f906 	bl	80012a0 <__aeabi_dadd>
 800c094:	0004      	movs	r4, r0
 800c096:	000d      	movs	r5, r1
 800c098:	e005      	b.n	800c0a6 <atan+0x3e>
 800c09a:	9b03      	ldr	r3, [sp, #12]
 800c09c:	4c8d      	ldr	r4, [pc, #564]	; (800c2d4 <atan+0x26c>)
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	dd00      	ble.n	800c0a4 <atan+0x3c>
 800c0a2:	e110      	b.n	800c2c6 <atan+0x25e>
 800c0a4:	4d8c      	ldr	r5, [pc, #560]	; (800c2d8 <atan+0x270>)
 800c0a6:	0020      	movs	r0, r4
 800c0a8:	0029      	movs	r1, r5
 800c0aa:	b005      	add	sp, #20
 800c0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0ae:	4b8b      	ldr	r3, [pc, #556]	; (800c2dc <atan+0x274>)
 800c0b0:	429e      	cmp	r6, r3
 800c0b2:	dc0f      	bgt.n	800c0d4 <atan+0x6c>
 800c0b4:	4b8a      	ldr	r3, [pc, #552]	; (800c2e0 <atan+0x278>)
 800c0b6:	429e      	cmp	r6, r3
 800c0b8:	dc09      	bgt.n	800c0ce <atan+0x66>
 800c0ba:	4a8a      	ldr	r2, [pc, #552]	; (800c2e4 <atan+0x27c>)
 800c0bc:	4b8a      	ldr	r3, [pc, #552]	; (800c2e8 <atan+0x280>)
 800c0be:	f7f5 f8ef 	bl	80012a0 <__aeabi_dadd>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	4b89      	ldr	r3, [pc, #548]	; (800c2ec <atan+0x284>)
 800c0c6:	f7f4 f9d7 	bl	8000478 <__aeabi_dcmpgt>
 800c0ca:	2800      	cmp	r0, #0
 800c0cc:	d1eb      	bne.n	800c0a6 <atan+0x3e>
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	425b      	negs	r3, r3
 800c0d2:	e025      	b.n	800c120 <atan+0xb8>
 800c0d4:	f000 f98a 	bl	800c3ec <fabs>
 800c0d8:	4b85      	ldr	r3, [pc, #532]	; (800c2f0 <atan+0x288>)
 800c0da:	0004      	movs	r4, r0
 800c0dc:	000d      	movs	r5, r1
 800c0de:	429e      	cmp	r6, r3
 800c0e0:	dd00      	ble.n	800c0e4 <atan+0x7c>
 800c0e2:	e0aa      	b.n	800c23a <atan+0x1d2>
 800c0e4:	4b83      	ldr	r3, [pc, #524]	; (800c2f4 <atan+0x28c>)
 800c0e6:	429e      	cmp	r6, r3
 800c0e8:	dd00      	ble.n	800c0ec <atan+0x84>
 800c0ea:	e090      	b.n	800c20e <atan+0x1a6>
 800c0ec:	0002      	movs	r2, r0
 800c0ee:	000b      	movs	r3, r1
 800c0f0:	f7f5 f8d6 	bl	80012a0 <__aeabi_dadd>
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	4b7d      	ldr	r3, [pc, #500]	; (800c2ec <atan+0x284>)
 800c0f8:	f7f6 faae 	bl	8002658 <__aeabi_dsub>
 800c0fc:	2380      	movs	r3, #128	; 0x80
 800c0fe:	0006      	movs	r6, r0
 800c100:	000f      	movs	r7, r1
 800c102:	2200      	movs	r2, #0
 800c104:	0020      	movs	r0, r4
 800c106:	0029      	movs	r1, r5
 800c108:	05db      	lsls	r3, r3, #23
 800c10a:	f7f5 f8c9 	bl	80012a0 <__aeabi_dadd>
 800c10e:	000b      	movs	r3, r1
 800c110:	0002      	movs	r2, r0
 800c112:	0039      	movs	r1, r7
 800c114:	0030      	movs	r0, r6
 800c116:	f7f5 fc2d 	bl	8001974 <__aeabi_ddiv>
 800c11a:	2300      	movs	r3, #0
 800c11c:	0004      	movs	r4, r0
 800c11e:	000d      	movs	r5, r1
 800c120:	0022      	movs	r2, r4
 800c122:	9302      	str	r3, [sp, #8]
 800c124:	0020      	movs	r0, r4
 800c126:	002b      	movs	r3, r5
 800c128:	0029      	movs	r1, r5
 800c12a:	f7f6 f829 	bl	8002180 <__aeabi_dmul>
 800c12e:	0002      	movs	r2, r0
 800c130:	000b      	movs	r3, r1
 800c132:	9000      	str	r0, [sp, #0]
 800c134:	9101      	str	r1, [sp, #4]
 800c136:	f7f6 f823 	bl	8002180 <__aeabi_dmul>
 800c13a:	0006      	movs	r6, r0
 800c13c:	000f      	movs	r7, r1
 800c13e:	4a6e      	ldr	r2, [pc, #440]	; (800c2f8 <atan+0x290>)
 800c140:	4b6e      	ldr	r3, [pc, #440]	; (800c2fc <atan+0x294>)
 800c142:	f7f6 f81d 	bl	8002180 <__aeabi_dmul>
 800c146:	4a6e      	ldr	r2, [pc, #440]	; (800c300 <atan+0x298>)
 800c148:	4b6e      	ldr	r3, [pc, #440]	; (800c304 <atan+0x29c>)
 800c14a:	f7f5 f8a9 	bl	80012a0 <__aeabi_dadd>
 800c14e:	0032      	movs	r2, r6
 800c150:	003b      	movs	r3, r7
 800c152:	f7f6 f815 	bl	8002180 <__aeabi_dmul>
 800c156:	4a6c      	ldr	r2, [pc, #432]	; (800c308 <atan+0x2a0>)
 800c158:	4b6c      	ldr	r3, [pc, #432]	; (800c30c <atan+0x2a4>)
 800c15a:	f7f5 f8a1 	bl	80012a0 <__aeabi_dadd>
 800c15e:	0032      	movs	r2, r6
 800c160:	003b      	movs	r3, r7
 800c162:	f7f6 f80d 	bl	8002180 <__aeabi_dmul>
 800c166:	4a6a      	ldr	r2, [pc, #424]	; (800c310 <atan+0x2a8>)
 800c168:	4b6a      	ldr	r3, [pc, #424]	; (800c314 <atan+0x2ac>)
 800c16a:	f7f5 f899 	bl	80012a0 <__aeabi_dadd>
 800c16e:	0032      	movs	r2, r6
 800c170:	003b      	movs	r3, r7
 800c172:	f7f6 f805 	bl	8002180 <__aeabi_dmul>
 800c176:	4a68      	ldr	r2, [pc, #416]	; (800c318 <atan+0x2b0>)
 800c178:	4b68      	ldr	r3, [pc, #416]	; (800c31c <atan+0x2b4>)
 800c17a:	f7f5 f891 	bl	80012a0 <__aeabi_dadd>
 800c17e:	0032      	movs	r2, r6
 800c180:	003b      	movs	r3, r7
 800c182:	f7f5 fffd 	bl	8002180 <__aeabi_dmul>
 800c186:	4a66      	ldr	r2, [pc, #408]	; (800c320 <atan+0x2b8>)
 800c188:	4b66      	ldr	r3, [pc, #408]	; (800c324 <atan+0x2bc>)
 800c18a:	f7f5 f889 	bl	80012a0 <__aeabi_dadd>
 800c18e:	9a00      	ldr	r2, [sp, #0]
 800c190:	9b01      	ldr	r3, [sp, #4]
 800c192:	f7f5 fff5 	bl	8002180 <__aeabi_dmul>
 800c196:	4a64      	ldr	r2, [pc, #400]	; (800c328 <atan+0x2c0>)
 800c198:	9000      	str	r0, [sp, #0]
 800c19a:	9101      	str	r1, [sp, #4]
 800c19c:	4b63      	ldr	r3, [pc, #396]	; (800c32c <atan+0x2c4>)
 800c19e:	0030      	movs	r0, r6
 800c1a0:	0039      	movs	r1, r7
 800c1a2:	f7f5 ffed 	bl	8002180 <__aeabi_dmul>
 800c1a6:	4a62      	ldr	r2, [pc, #392]	; (800c330 <atan+0x2c8>)
 800c1a8:	4b62      	ldr	r3, [pc, #392]	; (800c334 <atan+0x2cc>)
 800c1aa:	f7f6 fa55 	bl	8002658 <__aeabi_dsub>
 800c1ae:	0032      	movs	r2, r6
 800c1b0:	003b      	movs	r3, r7
 800c1b2:	f7f5 ffe5 	bl	8002180 <__aeabi_dmul>
 800c1b6:	4a60      	ldr	r2, [pc, #384]	; (800c338 <atan+0x2d0>)
 800c1b8:	4b60      	ldr	r3, [pc, #384]	; (800c33c <atan+0x2d4>)
 800c1ba:	f7f6 fa4d 	bl	8002658 <__aeabi_dsub>
 800c1be:	0032      	movs	r2, r6
 800c1c0:	003b      	movs	r3, r7
 800c1c2:	f7f5 ffdd 	bl	8002180 <__aeabi_dmul>
 800c1c6:	4a5e      	ldr	r2, [pc, #376]	; (800c340 <atan+0x2d8>)
 800c1c8:	4b5e      	ldr	r3, [pc, #376]	; (800c344 <atan+0x2dc>)
 800c1ca:	f7f6 fa45 	bl	8002658 <__aeabi_dsub>
 800c1ce:	0032      	movs	r2, r6
 800c1d0:	003b      	movs	r3, r7
 800c1d2:	f7f5 ffd5 	bl	8002180 <__aeabi_dmul>
 800c1d6:	4a5c      	ldr	r2, [pc, #368]	; (800c348 <atan+0x2e0>)
 800c1d8:	4b5c      	ldr	r3, [pc, #368]	; (800c34c <atan+0x2e4>)
 800c1da:	f7f6 fa3d 	bl	8002658 <__aeabi_dsub>
 800c1de:	0032      	movs	r2, r6
 800c1e0:	003b      	movs	r3, r7
 800c1e2:	f7f5 ffcd 	bl	8002180 <__aeabi_dmul>
 800c1e6:	0002      	movs	r2, r0
 800c1e8:	000b      	movs	r3, r1
 800c1ea:	9800      	ldr	r0, [sp, #0]
 800c1ec:	9901      	ldr	r1, [sp, #4]
 800c1ee:	f7f5 f857 	bl	80012a0 <__aeabi_dadd>
 800c1f2:	002b      	movs	r3, r5
 800c1f4:	0022      	movs	r2, r4
 800c1f6:	f7f5 ffc3 	bl	8002180 <__aeabi_dmul>
 800c1fa:	9b02      	ldr	r3, [sp, #8]
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	d143      	bne.n	800c288 <atan+0x220>
 800c200:	0002      	movs	r2, r0
 800c202:	000b      	movs	r3, r1
 800c204:	0020      	movs	r0, r4
 800c206:	0029      	movs	r1, r5
 800c208:	f7f6 fa26 	bl	8002658 <__aeabi_dsub>
 800c20c:	e742      	b.n	800c094 <atan+0x2c>
 800c20e:	2200      	movs	r2, #0
 800c210:	4b36      	ldr	r3, [pc, #216]	; (800c2ec <atan+0x284>)
 800c212:	f7f6 fa21 	bl	8002658 <__aeabi_dsub>
 800c216:	2200      	movs	r2, #0
 800c218:	0006      	movs	r6, r0
 800c21a:	000f      	movs	r7, r1
 800c21c:	0020      	movs	r0, r4
 800c21e:	0029      	movs	r1, r5
 800c220:	4b32      	ldr	r3, [pc, #200]	; (800c2ec <atan+0x284>)
 800c222:	f7f5 f83d 	bl	80012a0 <__aeabi_dadd>
 800c226:	000b      	movs	r3, r1
 800c228:	0002      	movs	r2, r0
 800c22a:	0039      	movs	r1, r7
 800c22c:	0030      	movs	r0, r6
 800c22e:	f7f5 fba1 	bl	8001974 <__aeabi_ddiv>
 800c232:	2301      	movs	r3, #1
 800c234:	0004      	movs	r4, r0
 800c236:	000d      	movs	r5, r1
 800c238:	e772      	b.n	800c120 <atan+0xb8>
 800c23a:	4b45      	ldr	r3, [pc, #276]	; (800c350 <atan+0x2e8>)
 800c23c:	429e      	cmp	r6, r3
 800c23e:	dc19      	bgt.n	800c274 <atan+0x20c>
 800c240:	2200      	movs	r2, #0
 800c242:	4b44      	ldr	r3, [pc, #272]	; (800c354 <atan+0x2ec>)
 800c244:	f7f6 fa08 	bl	8002658 <__aeabi_dsub>
 800c248:	2200      	movs	r2, #0
 800c24a:	0006      	movs	r6, r0
 800c24c:	000f      	movs	r7, r1
 800c24e:	0020      	movs	r0, r4
 800c250:	0029      	movs	r1, r5
 800c252:	4b40      	ldr	r3, [pc, #256]	; (800c354 <atan+0x2ec>)
 800c254:	f7f5 ff94 	bl	8002180 <__aeabi_dmul>
 800c258:	2200      	movs	r2, #0
 800c25a:	4b24      	ldr	r3, [pc, #144]	; (800c2ec <atan+0x284>)
 800c25c:	f7f5 f820 	bl	80012a0 <__aeabi_dadd>
 800c260:	000b      	movs	r3, r1
 800c262:	0002      	movs	r2, r0
 800c264:	0039      	movs	r1, r7
 800c266:	0030      	movs	r0, r6
 800c268:	f7f5 fb84 	bl	8001974 <__aeabi_ddiv>
 800c26c:	2302      	movs	r3, #2
 800c26e:	0004      	movs	r4, r0
 800c270:	000d      	movs	r5, r1
 800c272:	e755      	b.n	800c120 <atan+0xb8>
 800c274:	000b      	movs	r3, r1
 800c276:	0002      	movs	r2, r0
 800c278:	4937      	ldr	r1, [pc, #220]	; (800c358 <atan+0x2f0>)
 800c27a:	2000      	movs	r0, #0
 800c27c:	f7f5 fb7a 	bl	8001974 <__aeabi_ddiv>
 800c280:	2303      	movs	r3, #3
 800c282:	0004      	movs	r4, r0
 800c284:	000d      	movs	r5, r1
 800c286:	e74b      	b.n	800c120 <atan+0xb8>
 800c288:	9b02      	ldr	r3, [sp, #8]
 800c28a:	4f34      	ldr	r7, [pc, #208]	; (800c35c <atan+0x2f4>)
 800c28c:	00de      	lsls	r6, r3, #3
 800c28e:	4b34      	ldr	r3, [pc, #208]	; (800c360 <atan+0x2f8>)
 800c290:	19bf      	adds	r7, r7, r6
 800c292:	199e      	adds	r6, r3, r6
 800c294:	6832      	ldr	r2, [r6, #0]
 800c296:	6873      	ldr	r3, [r6, #4]
 800c298:	f7f6 f9de 	bl	8002658 <__aeabi_dsub>
 800c29c:	0022      	movs	r2, r4
 800c29e:	002b      	movs	r3, r5
 800c2a0:	f7f6 f9da 	bl	8002658 <__aeabi_dsub>
 800c2a4:	000b      	movs	r3, r1
 800c2a6:	0002      	movs	r2, r0
 800c2a8:	6838      	ldr	r0, [r7, #0]
 800c2aa:	6879      	ldr	r1, [r7, #4]
 800c2ac:	f7f6 f9d4 	bl	8002658 <__aeabi_dsub>
 800c2b0:	9b03      	ldr	r3, [sp, #12]
 800c2b2:	0004      	movs	r4, r0
 800c2b4:	000d      	movs	r5, r1
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	db00      	blt.n	800c2bc <atan+0x254>
 800c2ba:	e6f4      	b.n	800c0a6 <atan+0x3e>
 800c2bc:	2180      	movs	r1, #128	; 0x80
 800c2be:	0609      	lsls	r1, r1, #24
 800c2c0:	186b      	adds	r3, r5, r1
 800c2c2:	001d      	movs	r5, r3
 800c2c4:	e6ef      	b.n	800c0a6 <atan+0x3e>
 800c2c6:	4d27      	ldr	r5, [pc, #156]	; (800c364 <atan+0x2fc>)
 800c2c8:	e6ed      	b.n	800c0a6 <atan+0x3e>
 800c2ca:	46c0      	nop			; (mov r8, r8)
 800c2cc:	440fffff 	.word	0x440fffff
 800c2d0:	7ff00000 	.word	0x7ff00000
 800c2d4:	54442d18 	.word	0x54442d18
 800c2d8:	bff921fb 	.word	0xbff921fb
 800c2dc:	3fdbffff 	.word	0x3fdbffff
 800c2e0:	3e1fffff 	.word	0x3e1fffff
 800c2e4:	8800759c 	.word	0x8800759c
 800c2e8:	7e37e43c 	.word	0x7e37e43c
 800c2ec:	3ff00000 	.word	0x3ff00000
 800c2f0:	3ff2ffff 	.word	0x3ff2ffff
 800c2f4:	3fe5ffff 	.word	0x3fe5ffff
 800c2f8:	e322da11 	.word	0xe322da11
 800c2fc:	3f90ad3a 	.word	0x3f90ad3a
 800c300:	24760deb 	.word	0x24760deb
 800c304:	3fa97b4b 	.word	0x3fa97b4b
 800c308:	a0d03d51 	.word	0xa0d03d51
 800c30c:	3fb10d66 	.word	0x3fb10d66
 800c310:	c54c206e 	.word	0xc54c206e
 800c314:	3fb745cd 	.word	0x3fb745cd
 800c318:	920083ff 	.word	0x920083ff
 800c31c:	3fc24924 	.word	0x3fc24924
 800c320:	5555550d 	.word	0x5555550d
 800c324:	3fd55555 	.word	0x3fd55555
 800c328:	2c6a6c2f 	.word	0x2c6a6c2f
 800c32c:	bfa2b444 	.word	0xbfa2b444
 800c330:	52defd9a 	.word	0x52defd9a
 800c334:	3fadde2d 	.word	0x3fadde2d
 800c338:	af749a6d 	.word	0xaf749a6d
 800c33c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c340:	fe231671 	.word	0xfe231671
 800c344:	3fbc71c6 	.word	0x3fbc71c6
 800c348:	9998ebc4 	.word	0x9998ebc4
 800c34c:	3fc99999 	.word	0x3fc99999
 800c350:	40037fff 	.word	0x40037fff
 800c354:	3ff80000 	.word	0x3ff80000
 800c358:	bff00000 	.word	0xbff00000
 800c35c:	0800ef70 	.word	0x0800ef70
 800c360:	0800ef90 	.word	0x0800ef90
 800c364:	3ff921fb 	.word	0x3ff921fb

0800c368 <cos>:
 800c368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c36a:	4a1e      	ldr	r2, [pc, #120]	; (800c3e4 <cos+0x7c>)
 800c36c:	004b      	lsls	r3, r1, #1
 800c36e:	b087      	sub	sp, #28
 800c370:	085b      	lsrs	r3, r3, #1
 800c372:	4293      	cmp	r3, r2
 800c374:	dc04      	bgt.n	800c380 <cos+0x18>
 800c376:	2200      	movs	r2, #0
 800c378:	2300      	movs	r3, #0
 800c37a:	f001 fbbf 	bl	800dafc <__kernel_cos>
 800c37e:	e006      	b.n	800c38e <cos+0x26>
 800c380:	4a19      	ldr	r2, [pc, #100]	; (800c3e8 <cos+0x80>)
 800c382:	4293      	cmp	r3, r2
 800c384:	dd05      	ble.n	800c392 <cos+0x2a>
 800c386:	0002      	movs	r2, r0
 800c388:	000b      	movs	r3, r1
 800c38a:	f7f6 f965 	bl	8002658 <__aeabi_dsub>
 800c38e:	b007      	add	sp, #28
 800c390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c392:	aa02      	add	r2, sp, #8
 800c394:	f001 f912 	bl	800d5bc <__ieee754_rem_pio2>
 800c398:	9c04      	ldr	r4, [sp, #16]
 800c39a:	9d05      	ldr	r5, [sp, #20]
 800c39c:	2303      	movs	r3, #3
 800c39e:	4003      	ands	r3, r0
 800c3a0:	2b01      	cmp	r3, #1
 800c3a2:	d008      	beq.n	800c3b6 <cos+0x4e>
 800c3a4:	9802      	ldr	r0, [sp, #8]
 800c3a6:	9903      	ldr	r1, [sp, #12]
 800c3a8:	2b02      	cmp	r3, #2
 800c3aa:	d00f      	beq.n	800c3cc <cos+0x64>
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d112      	bne.n	800c3d6 <cos+0x6e>
 800c3b0:	0022      	movs	r2, r4
 800c3b2:	002b      	movs	r3, r5
 800c3b4:	e7e1      	b.n	800c37a <cos+0x12>
 800c3b6:	9300      	str	r3, [sp, #0]
 800c3b8:	0022      	movs	r2, r4
 800c3ba:	9802      	ldr	r0, [sp, #8]
 800c3bc:	9903      	ldr	r1, [sp, #12]
 800c3be:	002b      	movs	r3, r5
 800c3c0:	f001 ffd2 	bl	800e368 <__kernel_sin>
 800c3c4:	2380      	movs	r3, #128	; 0x80
 800c3c6:	061b      	lsls	r3, r3, #24
 800c3c8:	18c9      	adds	r1, r1, r3
 800c3ca:	e7e0      	b.n	800c38e <cos+0x26>
 800c3cc:	0022      	movs	r2, r4
 800c3ce:	002b      	movs	r3, r5
 800c3d0:	f001 fb94 	bl	800dafc <__kernel_cos>
 800c3d4:	e7f6      	b.n	800c3c4 <cos+0x5c>
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	0022      	movs	r2, r4
 800c3da:	9300      	str	r3, [sp, #0]
 800c3dc:	002b      	movs	r3, r5
 800c3de:	f001 ffc3 	bl	800e368 <__kernel_sin>
 800c3e2:	e7d4      	b.n	800c38e <cos+0x26>
 800c3e4:	3fe921fb 	.word	0x3fe921fb
 800c3e8:	7fefffff 	.word	0x7fefffff

0800c3ec <fabs>:
 800c3ec:	004b      	lsls	r3, r1, #1
 800c3ee:	0859      	lsrs	r1, r3, #1
 800c3f0:	4770      	bx	lr
	...

0800c3f4 <sin>:
 800c3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3f6:	4a20      	ldr	r2, [pc, #128]	; (800c478 <sin+0x84>)
 800c3f8:	004b      	lsls	r3, r1, #1
 800c3fa:	b087      	sub	sp, #28
 800c3fc:	085b      	lsrs	r3, r3, #1
 800c3fe:	4293      	cmp	r3, r2
 800c400:	dc06      	bgt.n	800c410 <sin+0x1c>
 800c402:	2300      	movs	r3, #0
 800c404:	2200      	movs	r2, #0
 800c406:	9300      	str	r3, [sp, #0]
 800c408:	2300      	movs	r3, #0
 800c40a:	f001 ffad 	bl	800e368 <__kernel_sin>
 800c40e:	e006      	b.n	800c41e <sin+0x2a>
 800c410:	4a1a      	ldr	r2, [pc, #104]	; (800c47c <sin+0x88>)
 800c412:	4293      	cmp	r3, r2
 800c414:	dd05      	ble.n	800c422 <sin+0x2e>
 800c416:	0002      	movs	r2, r0
 800c418:	000b      	movs	r3, r1
 800c41a:	f7f6 f91d 	bl	8002658 <__aeabi_dsub>
 800c41e:	b007      	add	sp, #28
 800c420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c422:	aa02      	add	r2, sp, #8
 800c424:	f001 f8ca 	bl	800d5bc <__ieee754_rem_pio2>
 800c428:	9c04      	ldr	r4, [sp, #16]
 800c42a:	9d05      	ldr	r5, [sp, #20]
 800c42c:	2303      	movs	r3, #3
 800c42e:	4003      	ands	r3, r0
 800c430:	2b01      	cmp	r3, #1
 800c432:	d00a      	beq.n	800c44a <sin+0x56>
 800c434:	9802      	ldr	r0, [sp, #8]
 800c436:	9903      	ldr	r1, [sp, #12]
 800c438:	2b02      	cmp	r3, #2
 800c43a:	d00d      	beq.n	800c458 <sin+0x64>
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d115      	bne.n	800c46c <sin+0x78>
 800c440:	3301      	adds	r3, #1
 800c442:	9300      	str	r3, [sp, #0]
 800c444:	0022      	movs	r2, r4
 800c446:	002b      	movs	r3, r5
 800c448:	e7df      	b.n	800c40a <sin+0x16>
 800c44a:	0022      	movs	r2, r4
 800c44c:	9802      	ldr	r0, [sp, #8]
 800c44e:	9903      	ldr	r1, [sp, #12]
 800c450:	002b      	movs	r3, r5
 800c452:	f001 fb53 	bl	800dafc <__kernel_cos>
 800c456:	e7e2      	b.n	800c41e <sin+0x2a>
 800c458:	2301      	movs	r3, #1
 800c45a:	0022      	movs	r2, r4
 800c45c:	9300      	str	r3, [sp, #0]
 800c45e:	002b      	movs	r3, r5
 800c460:	f001 ff82 	bl	800e368 <__kernel_sin>
 800c464:	2380      	movs	r3, #128	; 0x80
 800c466:	061b      	lsls	r3, r3, #24
 800c468:	18c9      	adds	r1, r1, r3
 800c46a:	e7d8      	b.n	800c41e <sin+0x2a>
 800c46c:	0022      	movs	r2, r4
 800c46e:	002b      	movs	r3, r5
 800c470:	f001 fb44 	bl	800dafc <__kernel_cos>
 800c474:	e7f6      	b.n	800c464 <sin+0x70>
 800c476:	46c0      	nop			; (mov r8, r8)
 800c478:	3fe921fb 	.word	0x3fe921fb
 800c47c:	7fefffff 	.word	0x7fefffff

0800c480 <asin>:
 800c480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c482:	0004      	movs	r4, r0
 800c484:	000d      	movs	r5, r1
 800c486:	f000 f915 	bl	800c6b4 <__ieee754_asin>
 800c48a:	4b12      	ldr	r3, [pc, #72]	; (800c4d4 <asin+0x54>)
 800c48c:	0006      	movs	r6, r0
 800c48e:	781b      	ldrb	r3, [r3, #0]
 800c490:	000f      	movs	r7, r1
 800c492:	b25b      	sxtb	r3, r3
 800c494:	3301      	adds	r3, #1
 800c496:	d01a      	beq.n	800c4ce <asin+0x4e>
 800c498:	0022      	movs	r2, r4
 800c49a:	002b      	movs	r3, r5
 800c49c:	0020      	movs	r0, r4
 800c49e:	0029      	movs	r1, r5
 800c4a0:	f7f6 fc6c 	bl	8002d7c <__aeabi_dcmpun>
 800c4a4:	2800      	cmp	r0, #0
 800c4a6:	d112      	bne.n	800c4ce <asin+0x4e>
 800c4a8:	0020      	movs	r0, r4
 800c4aa:	0029      	movs	r1, r5
 800c4ac:	f7ff ff9e 	bl	800c3ec <fabs>
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	4b09      	ldr	r3, [pc, #36]	; (800c4d8 <asin+0x58>)
 800c4b4:	f7f3 ffe0 	bl	8000478 <__aeabi_dcmpgt>
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	d008      	beq.n	800c4ce <asin+0x4e>
 800c4bc:	f7fc fe56 	bl	800916c <__errno>
 800c4c0:	2321      	movs	r3, #33	; 0x21
 800c4c2:	6003      	str	r3, [r0, #0]
 800c4c4:	4805      	ldr	r0, [pc, #20]	; (800c4dc <asin+0x5c>)
 800c4c6:	f002 f88d 	bl	800e5e4 <nan>
 800c4ca:	0006      	movs	r6, r0
 800c4cc:	000f      	movs	r7, r1
 800c4ce:	0030      	movs	r0, r6
 800c4d0:	0039      	movs	r1, r7
 800c4d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4d4:	200001e0 	.word	0x200001e0
 800c4d8:	3ff00000 	.word	0x3ff00000
 800c4dc:	0800ee00 	.word	0x0800ee00

0800c4e0 <atan2>:
 800c4e0:	b510      	push	{r4, lr}
 800c4e2:	f000 fabf 	bl	800ca64 <__ieee754_atan2>
 800c4e6:	bd10      	pop	{r4, pc}

0800c4e8 <pow>:
 800c4e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4ea:	001d      	movs	r5, r3
 800c4ec:	0014      	movs	r4, r2
 800c4ee:	9000      	str	r0, [sp, #0]
 800c4f0:	9101      	str	r1, [sp, #4]
 800c4f2:	f000 fb63 	bl	800cbbc <__ieee754_pow>
 800c4f6:	4b54      	ldr	r3, [pc, #336]	; (800c648 <pow+0x160>)
 800c4f8:	0006      	movs	r6, r0
 800c4fa:	781b      	ldrb	r3, [r3, #0]
 800c4fc:	000f      	movs	r7, r1
 800c4fe:	b25b      	sxtb	r3, r3
 800c500:	3301      	adds	r3, #1
 800c502:	d018      	beq.n	800c536 <pow+0x4e>
 800c504:	0022      	movs	r2, r4
 800c506:	002b      	movs	r3, r5
 800c508:	0020      	movs	r0, r4
 800c50a:	0029      	movs	r1, r5
 800c50c:	f7f6 fc36 	bl	8002d7c <__aeabi_dcmpun>
 800c510:	2800      	cmp	r0, #0
 800c512:	d110      	bne.n	800c536 <pow+0x4e>
 800c514:	9a00      	ldr	r2, [sp, #0]
 800c516:	9b01      	ldr	r3, [sp, #4]
 800c518:	0010      	movs	r0, r2
 800c51a:	0019      	movs	r1, r3
 800c51c:	f7f6 fc2e 	bl	8002d7c <__aeabi_dcmpun>
 800c520:	2200      	movs	r2, #0
 800c522:	2300      	movs	r3, #0
 800c524:	2800      	cmp	r0, #0
 800c526:	d00a      	beq.n	800c53e <pow+0x56>
 800c528:	0020      	movs	r0, r4
 800c52a:	0029      	movs	r1, r5
 800c52c:	f7f3 ff8a 	bl	8000444 <__aeabi_dcmpeq>
 800c530:	2800      	cmp	r0, #0
 800c532:	d000      	beq.n	800c536 <pow+0x4e>
 800c534:	e084      	b.n	800c640 <pow+0x158>
 800c536:	0030      	movs	r0, r6
 800c538:	0039      	movs	r1, r7
 800c53a:	b003      	add	sp, #12
 800c53c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c53e:	9800      	ldr	r0, [sp, #0]
 800c540:	9901      	ldr	r1, [sp, #4]
 800c542:	f7f3 ff7f 	bl	8000444 <__aeabi_dcmpeq>
 800c546:	2800      	cmp	r0, #0
 800c548:	d01c      	beq.n	800c584 <pow+0x9c>
 800c54a:	2200      	movs	r2, #0
 800c54c:	2300      	movs	r3, #0
 800c54e:	0020      	movs	r0, r4
 800c550:	0029      	movs	r1, r5
 800c552:	f7f3 ff77 	bl	8000444 <__aeabi_dcmpeq>
 800c556:	2800      	cmp	r0, #0
 800c558:	d172      	bne.n	800c640 <pow+0x158>
 800c55a:	0020      	movs	r0, r4
 800c55c:	0029      	movs	r1, r5
 800c55e:	f001 ffaf 	bl	800e4c0 <finite>
 800c562:	2800      	cmp	r0, #0
 800c564:	d0e7      	beq.n	800c536 <pow+0x4e>
 800c566:	2200      	movs	r2, #0
 800c568:	2300      	movs	r3, #0
 800c56a:	0020      	movs	r0, r4
 800c56c:	0029      	movs	r1, r5
 800c56e:	f7f3 ff6f 	bl	8000450 <__aeabi_dcmplt>
 800c572:	2800      	cmp	r0, #0
 800c574:	d0df      	beq.n	800c536 <pow+0x4e>
 800c576:	f7fc fdf9 	bl	800916c <__errno>
 800c57a:	2321      	movs	r3, #33	; 0x21
 800c57c:	2600      	movs	r6, #0
 800c57e:	6003      	str	r3, [r0, #0]
 800c580:	4f32      	ldr	r7, [pc, #200]	; (800c64c <pow+0x164>)
 800c582:	e7d8      	b.n	800c536 <pow+0x4e>
 800c584:	0030      	movs	r0, r6
 800c586:	0039      	movs	r1, r7
 800c588:	f001 ff9a 	bl	800e4c0 <finite>
 800c58c:	2800      	cmp	r0, #0
 800c58e:	d139      	bne.n	800c604 <pow+0x11c>
 800c590:	9800      	ldr	r0, [sp, #0]
 800c592:	9901      	ldr	r1, [sp, #4]
 800c594:	f001 ff94 	bl	800e4c0 <finite>
 800c598:	2800      	cmp	r0, #0
 800c59a:	d033      	beq.n	800c604 <pow+0x11c>
 800c59c:	0020      	movs	r0, r4
 800c59e:	0029      	movs	r1, r5
 800c5a0:	f001 ff8e 	bl	800e4c0 <finite>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d02d      	beq.n	800c604 <pow+0x11c>
 800c5a8:	0032      	movs	r2, r6
 800c5aa:	003b      	movs	r3, r7
 800c5ac:	0030      	movs	r0, r6
 800c5ae:	0039      	movs	r1, r7
 800c5b0:	f7f6 fbe4 	bl	8002d7c <__aeabi_dcmpun>
 800c5b4:	2800      	cmp	r0, #0
 800c5b6:	d00c      	beq.n	800c5d2 <pow+0xea>
 800c5b8:	f7fc fdd8 	bl	800916c <__errno>
 800c5bc:	2321      	movs	r3, #33	; 0x21
 800c5be:	2200      	movs	r2, #0
 800c5c0:	6003      	str	r3, [r0, #0]
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	0010      	movs	r0, r2
 800c5c6:	0019      	movs	r1, r3
 800c5c8:	f7f5 f9d4 	bl	8001974 <__aeabi_ddiv>
 800c5cc:	0006      	movs	r6, r0
 800c5ce:	000f      	movs	r7, r1
 800c5d0:	e7b1      	b.n	800c536 <pow+0x4e>
 800c5d2:	f7fc fdcb 	bl	800916c <__errno>
 800c5d6:	2322      	movs	r3, #34	; 0x22
 800c5d8:	2200      	movs	r2, #0
 800c5da:	6003      	str	r3, [r0, #0]
 800c5dc:	2300      	movs	r3, #0
 800c5de:	9800      	ldr	r0, [sp, #0]
 800c5e0:	9901      	ldr	r1, [sp, #4]
 800c5e2:	f7f3 ff35 	bl	8000450 <__aeabi_dcmplt>
 800c5e6:	2600      	movs	r6, #0
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	d009      	beq.n	800c600 <pow+0x118>
 800c5ec:	0020      	movs	r0, r4
 800c5ee:	0029      	movs	r1, r5
 800c5f0:	f001 fffe 	bl	800e5f0 <rint>
 800c5f4:	0022      	movs	r2, r4
 800c5f6:	002b      	movs	r3, r5
 800c5f8:	f7f3 ff24 	bl	8000444 <__aeabi_dcmpeq>
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	d0bf      	beq.n	800c580 <pow+0x98>
 800c600:	4f13      	ldr	r7, [pc, #76]	; (800c650 <pow+0x168>)
 800c602:	e798      	b.n	800c536 <pow+0x4e>
 800c604:	2200      	movs	r2, #0
 800c606:	2300      	movs	r3, #0
 800c608:	0030      	movs	r0, r6
 800c60a:	0039      	movs	r1, r7
 800c60c:	f7f3 ff1a 	bl	8000444 <__aeabi_dcmpeq>
 800c610:	2800      	cmp	r0, #0
 800c612:	d100      	bne.n	800c616 <pow+0x12e>
 800c614:	e78f      	b.n	800c536 <pow+0x4e>
 800c616:	9800      	ldr	r0, [sp, #0]
 800c618:	9901      	ldr	r1, [sp, #4]
 800c61a:	f001 ff51 	bl	800e4c0 <finite>
 800c61e:	2800      	cmp	r0, #0
 800c620:	d100      	bne.n	800c624 <pow+0x13c>
 800c622:	e788      	b.n	800c536 <pow+0x4e>
 800c624:	0020      	movs	r0, r4
 800c626:	0029      	movs	r1, r5
 800c628:	f001 ff4a 	bl	800e4c0 <finite>
 800c62c:	2800      	cmp	r0, #0
 800c62e:	d100      	bne.n	800c632 <pow+0x14a>
 800c630:	e781      	b.n	800c536 <pow+0x4e>
 800c632:	f7fc fd9b 	bl	800916c <__errno>
 800c636:	2322      	movs	r3, #34	; 0x22
 800c638:	2600      	movs	r6, #0
 800c63a:	2700      	movs	r7, #0
 800c63c:	6003      	str	r3, [r0, #0]
 800c63e:	e77a      	b.n	800c536 <pow+0x4e>
 800c640:	2600      	movs	r6, #0
 800c642:	4f04      	ldr	r7, [pc, #16]	; (800c654 <pow+0x16c>)
 800c644:	e777      	b.n	800c536 <pow+0x4e>
 800c646:	46c0      	nop			; (mov r8, r8)
 800c648:	200001e0 	.word	0x200001e0
 800c64c:	fff00000 	.word	0xfff00000
 800c650:	7ff00000 	.word	0x7ff00000
 800c654:	3ff00000 	.word	0x3ff00000

0800c658 <sqrt>:
 800c658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c65a:	0004      	movs	r4, r0
 800c65c:	000d      	movs	r5, r1
 800c65e:	f001 f999 	bl	800d994 <__ieee754_sqrt>
 800c662:	4b13      	ldr	r3, [pc, #76]	; (800c6b0 <sqrt+0x58>)
 800c664:	0006      	movs	r6, r0
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	000f      	movs	r7, r1
 800c66a:	b25b      	sxtb	r3, r3
 800c66c:	3301      	adds	r3, #1
 800c66e:	d01b      	beq.n	800c6a8 <sqrt+0x50>
 800c670:	0022      	movs	r2, r4
 800c672:	002b      	movs	r3, r5
 800c674:	0020      	movs	r0, r4
 800c676:	0029      	movs	r1, r5
 800c678:	f7f6 fb80 	bl	8002d7c <__aeabi_dcmpun>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	d113      	bne.n	800c6a8 <sqrt+0x50>
 800c680:	2200      	movs	r2, #0
 800c682:	2300      	movs	r3, #0
 800c684:	0020      	movs	r0, r4
 800c686:	0029      	movs	r1, r5
 800c688:	f7f3 fee2 	bl	8000450 <__aeabi_dcmplt>
 800c68c:	2800      	cmp	r0, #0
 800c68e:	d00b      	beq.n	800c6a8 <sqrt+0x50>
 800c690:	f7fc fd6c 	bl	800916c <__errno>
 800c694:	2321      	movs	r3, #33	; 0x21
 800c696:	2200      	movs	r2, #0
 800c698:	6003      	str	r3, [r0, #0]
 800c69a:	2300      	movs	r3, #0
 800c69c:	0010      	movs	r0, r2
 800c69e:	0019      	movs	r1, r3
 800c6a0:	f7f5 f968 	bl	8001974 <__aeabi_ddiv>
 800c6a4:	0006      	movs	r6, r0
 800c6a6:	000f      	movs	r7, r1
 800c6a8:	0030      	movs	r0, r6
 800c6aa:	0039      	movs	r1, r7
 800c6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6ae:	46c0      	nop			; (mov r8, r8)
 800c6b0:	200001e0 	.word	0x200001e0

0800c6b4 <__ieee754_asin>:
 800c6b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6b6:	4bca      	ldr	r3, [pc, #808]	; (800c9e0 <__ieee754_asin+0x32c>)
 800c6b8:	b08b      	sub	sp, #44	; 0x2c
 800c6ba:	004e      	lsls	r6, r1, #1
 800c6bc:	0004      	movs	r4, r0
 800c6be:	000d      	movs	r5, r1
 800c6c0:	9107      	str	r1, [sp, #28]
 800c6c2:	0876      	lsrs	r6, r6, #1
 800c6c4:	429e      	cmp	r6, r3
 800c6c6:	dd24      	ble.n	800c712 <__ieee754_asin+0x5e>
 800c6c8:	4bc6      	ldr	r3, [pc, #792]	; (800c9e4 <__ieee754_asin+0x330>)
 800c6ca:	18f6      	adds	r6, r6, r3
 800c6cc:	4306      	orrs	r6, r0
 800c6ce:	d112      	bne.n	800c6f6 <__ieee754_asin+0x42>
 800c6d0:	4ac5      	ldr	r2, [pc, #788]	; (800c9e8 <__ieee754_asin+0x334>)
 800c6d2:	4bc6      	ldr	r3, [pc, #792]	; (800c9ec <__ieee754_asin+0x338>)
 800c6d4:	f7f5 fd54 	bl	8002180 <__aeabi_dmul>
 800c6d8:	4ac5      	ldr	r2, [pc, #788]	; (800c9f0 <__ieee754_asin+0x33c>)
 800c6da:	0006      	movs	r6, r0
 800c6dc:	000f      	movs	r7, r1
 800c6de:	4bc5      	ldr	r3, [pc, #788]	; (800c9f4 <__ieee754_asin+0x340>)
 800c6e0:	0020      	movs	r0, r4
 800c6e2:	0029      	movs	r1, r5
 800c6e4:	f7f5 fd4c 	bl	8002180 <__aeabi_dmul>
 800c6e8:	0002      	movs	r2, r0
 800c6ea:	000b      	movs	r3, r1
 800c6ec:	0030      	movs	r0, r6
 800c6ee:	0039      	movs	r1, r7
 800c6f0:	f7f4 fdd6 	bl	80012a0 <__aeabi_dadd>
 800c6f4:	e007      	b.n	800c706 <__ieee754_asin+0x52>
 800c6f6:	0002      	movs	r2, r0
 800c6f8:	000b      	movs	r3, r1
 800c6fa:	f7f5 ffad 	bl	8002658 <__aeabi_dsub>
 800c6fe:	0002      	movs	r2, r0
 800c700:	000b      	movs	r3, r1
 800c702:	f7f5 f937 	bl	8001974 <__aeabi_ddiv>
 800c706:	0004      	movs	r4, r0
 800c708:	000d      	movs	r5, r1
 800c70a:	0020      	movs	r0, r4
 800c70c:	0029      	movs	r1, r5
 800c70e:	b00b      	add	sp, #44	; 0x2c
 800c710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c712:	4bb9      	ldr	r3, [pc, #740]	; (800c9f8 <__ieee754_asin+0x344>)
 800c714:	429e      	cmp	r6, r3
 800c716:	dc0e      	bgt.n	800c736 <__ieee754_asin+0x82>
 800c718:	23f9      	movs	r3, #249	; 0xf9
 800c71a:	059b      	lsls	r3, r3, #22
 800c71c:	429e      	cmp	r6, r3
 800c71e:	db00      	blt.n	800c722 <__ieee754_asin+0x6e>
 800c720:	e09c      	b.n	800c85c <__ieee754_asin+0x1a8>
 800c722:	4ab6      	ldr	r2, [pc, #728]	; (800c9fc <__ieee754_asin+0x348>)
 800c724:	4bb6      	ldr	r3, [pc, #728]	; (800ca00 <__ieee754_asin+0x34c>)
 800c726:	f7f4 fdbb 	bl	80012a0 <__aeabi_dadd>
 800c72a:	2200      	movs	r2, #0
 800c72c:	4bb5      	ldr	r3, [pc, #724]	; (800ca04 <__ieee754_asin+0x350>)
 800c72e:	f7f3 fea3 	bl	8000478 <__aeabi_dcmpgt>
 800c732:	2800      	cmp	r0, #0
 800c734:	d1e9      	bne.n	800c70a <__ieee754_asin+0x56>
 800c736:	0020      	movs	r0, r4
 800c738:	0029      	movs	r1, r5
 800c73a:	f7ff fe57 	bl	800c3ec <fabs>
 800c73e:	0002      	movs	r2, r0
 800c740:	000b      	movs	r3, r1
 800c742:	2000      	movs	r0, #0
 800c744:	49af      	ldr	r1, [pc, #700]	; (800ca04 <__ieee754_asin+0x350>)
 800c746:	f7f5 ff87 	bl	8002658 <__aeabi_dsub>
 800c74a:	2200      	movs	r2, #0
 800c74c:	4bae      	ldr	r3, [pc, #696]	; (800ca08 <__ieee754_asin+0x354>)
 800c74e:	f7f5 fd17 	bl	8002180 <__aeabi_dmul>
 800c752:	0004      	movs	r4, r0
 800c754:	000d      	movs	r5, r1
 800c756:	4aad      	ldr	r2, [pc, #692]	; (800ca0c <__ieee754_asin+0x358>)
 800c758:	4bad      	ldr	r3, [pc, #692]	; (800ca10 <__ieee754_asin+0x35c>)
 800c75a:	f7f5 fd11 	bl	8002180 <__aeabi_dmul>
 800c75e:	4aad      	ldr	r2, [pc, #692]	; (800ca14 <__ieee754_asin+0x360>)
 800c760:	4bad      	ldr	r3, [pc, #692]	; (800ca18 <__ieee754_asin+0x364>)
 800c762:	f7f4 fd9d 	bl	80012a0 <__aeabi_dadd>
 800c766:	0022      	movs	r2, r4
 800c768:	002b      	movs	r3, r5
 800c76a:	f7f5 fd09 	bl	8002180 <__aeabi_dmul>
 800c76e:	4aab      	ldr	r2, [pc, #684]	; (800ca1c <__ieee754_asin+0x368>)
 800c770:	4bab      	ldr	r3, [pc, #684]	; (800ca20 <__ieee754_asin+0x36c>)
 800c772:	f7f5 ff71 	bl	8002658 <__aeabi_dsub>
 800c776:	0022      	movs	r2, r4
 800c778:	002b      	movs	r3, r5
 800c77a:	f7f5 fd01 	bl	8002180 <__aeabi_dmul>
 800c77e:	4aa9      	ldr	r2, [pc, #676]	; (800ca24 <__ieee754_asin+0x370>)
 800c780:	4ba9      	ldr	r3, [pc, #676]	; (800ca28 <__ieee754_asin+0x374>)
 800c782:	f7f4 fd8d 	bl	80012a0 <__aeabi_dadd>
 800c786:	0022      	movs	r2, r4
 800c788:	002b      	movs	r3, r5
 800c78a:	f7f5 fcf9 	bl	8002180 <__aeabi_dmul>
 800c78e:	4aa7      	ldr	r2, [pc, #668]	; (800ca2c <__ieee754_asin+0x378>)
 800c790:	4ba7      	ldr	r3, [pc, #668]	; (800ca30 <__ieee754_asin+0x37c>)
 800c792:	f7f5 ff61 	bl	8002658 <__aeabi_dsub>
 800c796:	0022      	movs	r2, r4
 800c798:	002b      	movs	r3, r5
 800c79a:	f7f5 fcf1 	bl	8002180 <__aeabi_dmul>
 800c79e:	4aa5      	ldr	r2, [pc, #660]	; (800ca34 <__ieee754_asin+0x380>)
 800c7a0:	4ba5      	ldr	r3, [pc, #660]	; (800ca38 <__ieee754_asin+0x384>)
 800c7a2:	f7f4 fd7d 	bl	80012a0 <__aeabi_dadd>
 800c7a6:	0022      	movs	r2, r4
 800c7a8:	002b      	movs	r3, r5
 800c7aa:	f7f5 fce9 	bl	8002180 <__aeabi_dmul>
 800c7ae:	4aa3      	ldr	r2, [pc, #652]	; (800ca3c <__ieee754_asin+0x388>)
 800c7b0:	9002      	str	r0, [sp, #8]
 800c7b2:	9103      	str	r1, [sp, #12]
 800c7b4:	4ba2      	ldr	r3, [pc, #648]	; (800ca40 <__ieee754_asin+0x38c>)
 800c7b6:	0020      	movs	r0, r4
 800c7b8:	0029      	movs	r1, r5
 800c7ba:	f7f5 fce1 	bl	8002180 <__aeabi_dmul>
 800c7be:	4aa1      	ldr	r2, [pc, #644]	; (800ca44 <__ieee754_asin+0x390>)
 800c7c0:	4ba1      	ldr	r3, [pc, #644]	; (800ca48 <__ieee754_asin+0x394>)
 800c7c2:	f7f5 ff49 	bl	8002658 <__aeabi_dsub>
 800c7c6:	0022      	movs	r2, r4
 800c7c8:	002b      	movs	r3, r5
 800c7ca:	f7f5 fcd9 	bl	8002180 <__aeabi_dmul>
 800c7ce:	4a9f      	ldr	r2, [pc, #636]	; (800ca4c <__ieee754_asin+0x398>)
 800c7d0:	4b9f      	ldr	r3, [pc, #636]	; (800ca50 <__ieee754_asin+0x39c>)
 800c7d2:	f7f4 fd65 	bl	80012a0 <__aeabi_dadd>
 800c7d6:	0022      	movs	r2, r4
 800c7d8:	002b      	movs	r3, r5
 800c7da:	f7f5 fcd1 	bl	8002180 <__aeabi_dmul>
 800c7de:	4a9d      	ldr	r2, [pc, #628]	; (800ca54 <__ieee754_asin+0x3a0>)
 800c7e0:	4b9d      	ldr	r3, [pc, #628]	; (800ca58 <__ieee754_asin+0x3a4>)
 800c7e2:	f7f5 ff39 	bl	8002658 <__aeabi_dsub>
 800c7e6:	0022      	movs	r2, r4
 800c7e8:	002b      	movs	r3, r5
 800c7ea:	f7f5 fcc9 	bl	8002180 <__aeabi_dmul>
 800c7ee:	4b85      	ldr	r3, [pc, #532]	; (800ca04 <__ieee754_asin+0x350>)
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f7f4 fd55 	bl	80012a0 <__aeabi_dadd>
 800c7f6:	9004      	str	r0, [sp, #16]
 800c7f8:	9105      	str	r1, [sp, #20]
 800c7fa:	0020      	movs	r0, r4
 800c7fc:	0029      	movs	r1, r5
 800c7fe:	f001 f8c9 	bl	800d994 <__ieee754_sqrt>
 800c802:	4b96      	ldr	r3, [pc, #600]	; (800ca5c <__ieee754_asin+0x3a8>)
 800c804:	9000      	str	r0, [sp, #0]
 800c806:	9101      	str	r1, [sp, #4]
 800c808:	429e      	cmp	r6, r3
 800c80a:	dc00      	bgt.n	800c80e <__ieee754_asin+0x15a>
 800c80c:	e08b      	b.n	800c926 <__ieee754_asin+0x272>
 800c80e:	9a04      	ldr	r2, [sp, #16]
 800c810:	9b05      	ldr	r3, [sp, #20]
 800c812:	9802      	ldr	r0, [sp, #8]
 800c814:	9903      	ldr	r1, [sp, #12]
 800c816:	f7f5 f8ad 	bl	8001974 <__aeabi_ddiv>
 800c81a:	9a00      	ldr	r2, [sp, #0]
 800c81c:	9b01      	ldr	r3, [sp, #4]
 800c81e:	f7f5 fcaf 	bl	8002180 <__aeabi_dmul>
 800c822:	9a00      	ldr	r2, [sp, #0]
 800c824:	9b01      	ldr	r3, [sp, #4]
 800c826:	f7f4 fd3b 	bl	80012a0 <__aeabi_dadd>
 800c82a:	0002      	movs	r2, r0
 800c82c:	000b      	movs	r3, r1
 800c82e:	f7f4 fd37 	bl	80012a0 <__aeabi_dadd>
 800c832:	4a6f      	ldr	r2, [pc, #444]	; (800c9f0 <__ieee754_asin+0x33c>)
 800c834:	4b6f      	ldr	r3, [pc, #444]	; (800c9f4 <__ieee754_asin+0x340>)
 800c836:	f7f5 ff0f 	bl	8002658 <__aeabi_dsub>
 800c83a:	0002      	movs	r2, r0
 800c83c:	000b      	movs	r3, r1
 800c83e:	486a      	ldr	r0, [pc, #424]	; (800c9e8 <__ieee754_asin+0x334>)
 800c840:	496a      	ldr	r1, [pc, #424]	; (800c9ec <__ieee754_asin+0x338>)
 800c842:	f7f5 ff09 	bl	8002658 <__aeabi_dsub>
 800c846:	9b07      	ldr	r3, [sp, #28]
 800c848:	0004      	movs	r4, r0
 800c84a:	000d      	movs	r5, r1
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	dd00      	ble.n	800c852 <__ieee754_asin+0x19e>
 800c850:	e75b      	b.n	800c70a <__ieee754_asin+0x56>
 800c852:	2180      	movs	r1, #128	; 0x80
 800c854:	0609      	lsls	r1, r1, #24
 800c856:	186b      	adds	r3, r5, r1
 800c858:	001d      	movs	r5, r3
 800c85a:	e756      	b.n	800c70a <__ieee754_asin+0x56>
 800c85c:	0002      	movs	r2, r0
 800c85e:	000b      	movs	r3, r1
 800c860:	f7f5 fc8e 	bl	8002180 <__aeabi_dmul>
 800c864:	0006      	movs	r6, r0
 800c866:	000f      	movs	r7, r1
 800c868:	4a68      	ldr	r2, [pc, #416]	; (800ca0c <__ieee754_asin+0x358>)
 800c86a:	4b69      	ldr	r3, [pc, #420]	; (800ca10 <__ieee754_asin+0x35c>)
 800c86c:	f7f5 fc88 	bl	8002180 <__aeabi_dmul>
 800c870:	4a68      	ldr	r2, [pc, #416]	; (800ca14 <__ieee754_asin+0x360>)
 800c872:	4b69      	ldr	r3, [pc, #420]	; (800ca18 <__ieee754_asin+0x364>)
 800c874:	f7f4 fd14 	bl	80012a0 <__aeabi_dadd>
 800c878:	0032      	movs	r2, r6
 800c87a:	003b      	movs	r3, r7
 800c87c:	f7f5 fc80 	bl	8002180 <__aeabi_dmul>
 800c880:	4a66      	ldr	r2, [pc, #408]	; (800ca1c <__ieee754_asin+0x368>)
 800c882:	4b67      	ldr	r3, [pc, #412]	; (800ca20 <__ieee754_asin+0x36c>)
 800c884:	f7f5 fee8 	bl	8002658 <__aeabi_dsub>
 800c888:	0032      	movs	r2, r6
 800c88a:	003b      	movs	r3, r7
 800c88c:	f7f5 fc78 	bl	8002180 <__aeabi_dmul>
 800c890:	4a64      	ldr	r2, [pc, #400]	; (800ca24 <__ieee754_asin+0x370>)
 800c892:	4b65      	ldr	r3, [pc, #404]	; (800ca28 <__ieee754_asin+0x374>)
 800c894:	f7f4 fd04 	bl	80012a0 <__aeabi_dadd>
 800c898:	0032      	movs	r2, r6
 800c89a:	003b      	movs	r3, r7
 800c89c:	f7f5 fc70 	bl	8002180 <__aeabi_dmul>
 800c8a0:	4a62      	ldr	r2, [pc, #392]	; (800ca2c <__ieee754_asin+0x378>)
 800c8a2:	4b63      	ldr	r3, [pc, #396]	; (800ca30 <__ieee754_asin+0x37c>)
 800c8a4:	f7f5 fed8 	bl	8002658 <__aeabi_dsub>
 800c8a8:	0032      	movs	r2, r6
 800c8aa:	003b      	movs	r3, r7
 800c8ac:	f7f5 fc68 	bl	8002180 <__aeabi_dmul>
 800c8b0:	4a60      	ldr	r2, [pc, #384]	; (800ca34 <__ieee754_asin+0x380>)
 800c8b2:	4b61      	ldr	r3, [pc, #388]	; (800ca38 <__ieee754_asin+0x384>)
 800c8b4:	f7f4 fcf4 	bl	80012a0 <__aeabi_dadd>
 800c8b8:	0032      	movs	r2, r6
 800c8ba:	003b      	movs	r3, r7
 800c8bc:	f7f5 fc60 	bl	8002180 <__aeabi_dmul>
 800c8c0:	4a5e      	ldr	r2, [pc, #376]	; (800ca3c <__ieee754_asin+0x388>)
 800c8c2:	9000      	str	r0, [sp, #0]
 800c8c4:	9101      	str	r1, [sp, #4]
 800c8c6:	4b5e      	ldr	r3, [pc, #376]	; (800ca40 <__ieee754_asin+0x38c>)
 800c8c8:	0030      	movs	r0, r6
 800c8ca:	0039      	movs	r1, r7
 800c8cc:	f7f5 fc58 	bl	8002180 <__aeabi_dmul>
 800c8d0:	4a5c      	ldr	r2, [pc, #368]	; (800ca44 <__ieee754_asin+0x390>)
 800c8d2:	4b5d      	ldr	r3, [pc, #372]	; (800ca48 <__ieee754_asin+0x394>)
 800c8d4:	f7f5 fec0 	bl	8002658 <__aeabi_dsub>
 800c8d8:	0032      	movs	r2, r6
 800c8da:	003b      	movs	r3, r7
 800c8dc:	f7f5 fc50 	bl	8002180 <__aeabi_dmul>
 800c8e0:	4a5a      	ldr	r2, [pc, #360]	; (800ca4c <__ieee754_asin+0x398>)
 800c8e2:	4b5b      	ldr	r3, [pc, #364]	; (800ca50 <__ieee754_asin+0x39c>)
 800c8e4:	f7f4 fcdc 	bl	80012a0 <__aeabi_dadd>
 800c8e8:	0032      	movs	r2, r6
 800c8ea:	003b      	movs	r3, r7
 800c8ec:	f7f5 fc48 	bl	8002180 <__aeabi_dmul>
 800c8f0:	4a58      	ldr	r2, [pc, #352]	; (800ca54 <__ieee754_asin+0x3a0>)
 800c8f2:	4b59      	ldr	r3, [pc, #356]	; (800ca58 <__ieee754_asin+0x3a4>)
 800c8f4:	f7f5 feb0 	bl	8002658 <__aeabi_dsub>
 800c8f8:	0032      	movs	r2, r6
 800c8fa:	003b      	movs	r3, r7
 800c8fc:	f7f5 fc40 	bl	8002180 <__aeabi_dmul>
 800c900:	2200      	movs	r2, #0
 800c902:	4b40      	ldr	r3, [pc, #256]	; (800ca04 <__ieee754_asin+0x350>)
 800c904:	f7f4 fccc 	bl	80012a0 <__aeabi_dadd>
 800c908:	0002      	movs	r2, r0
 800c90a:	000b      	movs	r3, r1
 800c90c:	9800      	ldr	r0, [sp, #0]
 800c90e:	9901      	ldr	r1, [sp, #4]
 800c910:	f7f5 f830 	bl	8001974 <__aeabi_ddiv>
 800c914:	0022      	movs	r2, r4
 800c916:	002b      	movs	r3, r5
 800c918:	f7f5 fc32 	bl	8002180 <__aeabi_dmul>
 800c91c:	0002      	movs	r2, r0
 800c91e:	000b      	movs	r3, r1
 800c920:	0020      	movs	r0, r4
 800c922:	0029      	movs	r1, r5
 800c924:	e6e4      	b.n	800c6f0 <__ieee754_asin+0x3c>
 800c926:	9a00      	ldr	r2, [sp, #0]
 800c928:	9b01      	ldr	r3, [sp, #4]
 800c92a:	0010      	movs	r0, r2
 800c92c:	9e00      	ldr	r6, [sp, #0]
 800c92e:	9f01      	ldr	r7, [sp, #4]
 800c930:	0019      	movs	r1, r3
 800c932:	f7f4 fcb5 	bl	80012a0 <__aeabi_dadd>
 800c936:	9a04      	ldr	r2, [sp, #16]
 800c938:	9b05      	ldr	r3, [sp, #20]
 800c93a:	9008      	str	r0, [sp, #32]
 800c93c:	9109      	str	r1, [sp, #36]	; 0x24
 800c93e:	9802      	ldr	r0, [sp, #8]
 800c940:	9903      	ldr	r1, [sp, #12]
 800c942:	f7f5 f817 	bl	8001974 <__aeabi_ddiv>
 800c946:	0002      	movs	r2, r0
 800c948:	000b      	movs	r3, r1
 800c94a:	9808      	ldr	r0, [sp, #32]
 800c94c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c94e:	f7f5 fc17 	bl	8002180 <__aeabi_dmul>
 800c952:	2600      	movs	r6, #0
 800c954:	9002      	str	r0, [sp, #8]
 800c956:	9103      	str	r1, [sp, #12]
 800c958:	0032      	movs	r2, r6
 800c95a:	003b      	movs	r3, r7
 800c95c:	0030      	movs	r0, r6
 800c95e:	0039      	movs	r1, r7
 800c960:	f7f5 fc0e 	bl	8002180 <__aeabi_dmul>
 800c964:	0002      	movs	r2, r0
 800c966:	000b      	movs	r3, r1
 800c968:	0020      	movs	r0, r4
 800c96a:	0029      	movs	r1, r5
 800c96c:	f7f5 fe74 	bl	8002658 <__aeabi_dsub>
 800c970:	0032      	movs	r2, r6
 800c972:	0004      	movs	r4, r0
 800c974:	000d      	movs	r5, r1
 800c976:	9800      	ldr	r0, [sp, #0]
 800c978:	9901      	ldr	r1, [sp, #4]
 800c97a:	003b      	movs	r3, r7
 800c97c:	f7f4 fc90 	bl	80012a0 <__aeabi_dadd>
 800c980:	0002      	movs	r2, r0
 800c982:	000b      	movs	r3, r1
 800c984:	0020      	movs	r0, r4
 800c986:	0029      	movs	r1, r5
 800c988:	f7f4 fff4 	bl	8001974 <__aeabi_ddiv>
 800c98c:	0002      	movs	r2, r0
 800c98e:	000b      	movs	r3, r1
 800c990:	f7f4 fc86 	bl	80012a0 <__aeabi_dadd>
 800c994:	0002      	movs	r2, r0
 800c996:	000b      	movs	r3, r1
 800c998:	4815      	ldr	r0, [pc, #84]	; (800c9f0 <__ieee754_asin+0x33c>)
 800c99a:	4916      	ldr	r1, [pc, #88]	; (800c9f4 <__ieee754_asin+0x340>)
 800c99c:	f7f5 fe5c 	bl	8002658 <__aeabi_dsub>
 800c9a0:	0002      	movs	r2, r0
 800c9a2:	000b      	movs	r3, r1
 800c9a4:	9802      	ldr	r0, [sp, #8]
 800c9a6:	9903      	ldr	r1, [sp, #12]
 800c9a8:	f7f5 fe56 	bl	8002658 <__aeabi_dsub>
 800c9ac:	0032      	movs	r2, r6
 800c9ae:	0004      	movs	r4, r0
 800c9b0:	000d      	movs	r5, r1
 800c9b2:	003b      	movs	r3, r7
 800c9b4:	0030      	movs	r0, r6
 800c9b6:	0039      	movs	r1, r7
 800c9b8:	f7f4 fc72 	bl	80012a0 <__aeabi_dadd>
 800c9bc:	0002      	movs	r2, r0
 800c9be:	000b      	movs	r3, r1
 800c9c0:	4809      	ldr	r0, [pc, #36]	; (800c9e8 <__ieee754_asin+0x334>)
 800c9c2:	4927      	ldr	r1, [pc, #156]	; (800ca60 <__ieee754_asin+0x3ac>)
 800c9c4:	f7f5 fe48 	bl	8002658 <__aeabi_dsub>
 800c9c8:	0002      	movs	r2, r0
 800c9ca:	000b      	movs	r3, r1
 800c9cc:	0020      	movs	r0, r4
 800c9ce:	0029      	movs	r1, r5
 800c9d0:	f7f5 fe42 	bl	8002658 <__aeabi_dsub>
 800c9d4:	0002      	movs	r2, r0
 800c9d6:	000b      	movs	r3, r1
 800c9d8:	4803      	ldr	r0, [pc, #12]	; (800c9e8 <__ieee754_asin+0x334>)
 800c9da:	4921      	ldr	r1, [pc, #132]	; (800ca60 <__ieee754_asin+0x3ac>)
 800c9dc:	e731      	b.n	800c842 <__ieee754_asin+0x18e>
 800c9de:	46c0      	nop			; (mov r8, r8)
 800c9e0:	3fefffff 	.word	0x3fefffff
 800c9e4:	c0100000 	.word	0xc0100000
 800c9e8:	54442d18 	.word	0x54442d18
 800c9ec:	3ff921fb 	.word	0x3ff921fb
 800c9f0:	33145c07 	.word	0x33145c07
 800c9f4:	3c91a626 	.word	0x3c91a626
 800c9f8:	3fdfffff 	.word	0x3fdfffff
 800c9fc:	8800759c 	.word	0x8800759c
 800ca00:	7e37e43c 	.word	0x7e37e43c
 800ca04:	3ff00000 	.word	0x3ff00000
 800ca08:	3fe00000 	.word	0x3fe00000
 800ca0c:	0dfdf709 	.word	0x0dfdf709
 800ca10:	3f023de1 	.word	0x3f023de1
 800ca14:	7501b288 	.word	0x7501b288
 800ca18:	3f49efe0 	.word	0x3f49efe0
 800ca1c:	b5688f3b 	.word	0xb5688f3b
 800ca20:	3fa48228 	.word	0x3fa48228
 800ca24:	0e884455 	.word	0x0e884455
 800ca28:	3fc9c155 	.word	0x3fc9c155
 800ca2c:	03eb6f7d 	.word	0x03eb6f7d
 800ca30:	3fd4d612 	.word	0x3fd4d612
 800ca34:	55555555 	.word	0x55555555
 800ca38:	3fc55555 	.word	0x3fc55555
 800ca3c:	b12e9282 	.word	0xb12e9282
 800ca40:	3fb3b8c5 	.word	0x3fb3b8c5
 800ca44:	1b8d0159 	.word	0x1b8d0159
 800ca48:	3fe6066c 	.word	0x3fe6066c
 800ca4c:	9c598ac8 	.word	0x9c598ac8
 800ca50:	40002ae5 	.word	0x40002ae5
 800ca54:	1c8a2d4b 	.word	0x1c8a2d4b
 800ca58:	40033a27 	.word	0x40033a27
 800ca5c:	3fef3332 	.word	0x3fef3332
 800ca60:	3fe921fb 	.word	0x3fe921fb

0800ca64 <__ieee754_atan2>:
 800ca64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca66:	0016      	movs	r6, r2
 800ca68:	001d      	movs	r5, r3
 800ca6a:	005a      	lsls	r2, r3, #1
 800ca6c:	9300      	str	r3, [sp, #0]
 800ca6e:	4273      	negs	r3, r6
 800ca70:	4333      	orrs	r3, r6
 800ca72:	4f46      	ldr	r7, [pc, #280]	; (800cb8c <__ieee754_atan2+0x128>)
 800ca74:	0852      	lsrs	r2, r2, #1
 800ca76:	0fdb      	lsrs	r3, r3, #31
 800ca78:	4313      	orrs	r3, r2
 800ca7a:	42bb      	cmp	r3, r7
 800ca7c:	d809      	bhi.n	800ca92 <__ieee754_atan2+0x2e>
 800ca7e:	4244      	negs	r4, r0
 800ca80:	004b      	lsls	r3, r1, #1
 800ca82:	4304      	orrs	r4, r0
 800ca84:	085b      	lsrs	r3, r3, #1
 800ca86:	0fe4      	lsrs	r4, r4, #31
 800ca88:	9100      	str	r1, [sp, #0]
 800ca8a:	9001      	str	r0, [sp, #4]
 800ca8c:	431c      	orrs	r4, r3
 800ca8e:	42bc      	cmp	r4, r7
 800ca90:	d905      	bls.n	800ca9e <__ieee754_atan2+0x3a>
 800ca92:	0032      	movs	r2, r6
 800ca94:	002b      	movs	r3, r5
 800ca96:	f7f4 fc03 	bl	80012a0 <__aeabi_dadd>
 800ca9a:	b003      	add	sp, #12
 800ca9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca9e:	4c3c      	ldr	r4, [pc, #240]	; (800cb90 <__ieee754_atan2+0x12c>)
 800caa0:	192c      	adds	r4, r5, r4
 800caa2:	4334      	orrs	r4, r6
 800caa4:	d102      	bne.n	800caac <__ieee754_atan2+0x48>
 800caa6:	f7ff fadf 	bl	800c068 <atan>
 800caaa:	e7f6      	b.n	800ca9a <__ieee754_atan2+0x36>
 800caac:	17ac      	asrs	r4, r5, #30
 800caae:	46a4      	mov	ip, r4
 800cab0:	2402      	movs	r4, #2
 800cab2:	4667      	mov	r7, ip
 800cab4:	403c      	ands	r4, r7
 800cab6:	9f00      	ldr	r7, [sp, #0]
 800cab8:	0fff      	lsrs	r7, r7, #31
 800caba:	433c      	orrs	r4, r7
 800cabc:	9f01      	ldr	r7, [sp, #4]
 800cabe:	431f      	orrs	r7, r3
 800cac0:	d106      	bne.n	800cad0 <__ieee754_atan2+0x6c>
 800cac2:	2c02      	cmp	r4, #2
 800cac4:	d056      	beq.n	800cb74 <__ieee754_atan2+0x110>
 800cac6:	2c03      	cmp	r4, #3
 800cac8:	d1e7      	bne.n	800ca9a <__ieee754_atan2+0x36>
 800caca:	4832      	ldr	r0, [pc, #200]	; (800cb94 <__ieee754_atan2+0x130>)
 800cacc:	4932      	ldr	r1, [pc, #200]	; (800cb98 <__ieee754_atan2+0x134>)
 800cace:	e7e4      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cad0:	0017      	movs	r7, r2
 800cad2:	4337      	orrs	r7, r6
 800cad4:	d105      	bne.n	800cae2 <__ieee754_atan2+0x7e>
 800cad6:	9b00      	ldr	r3, [sp, #0]
 800cad8:	482e      	ldr	r0, [pc, #184]	; (800cb94 <__ieee754_atan2+0x130>)
 800cada:	2b00      	cmp	r3, #0
 800cadc:	da53      	bge.n	800cb86 <__ieee754_atan2+0x122>
 800cade:	492f      	ldr	r1, [pc, #188]	; (800cb9c <__ieee754_atan2+0x138>)
 800cae0:	e7db      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cae2:	4f2a      	ldr	r7, [pc, #168]	; (800cb8c <__ieee754_atan2+0x128>)
 800cae4:	42ba      	cmp	r2, r7
 800cae6:	d10f      	bne.n	800cb08 <__ieee754_atan2+0xa4>
 800cae8:	3c01      	subs	r4, #1
 800caea:	4293      	cmp	r3, r2
 800caec:	d107      	bne.n	800cafe <__ieee754_atan2+0x9a>
 800caee:	2c02      	cmp	r4, #2
 800caf0:	d843      	bhi.n	800cb7a <__ieee754_atan2+0x116>
 800caf2:	4b2b      	ldr	r3, [pc, #172]	; (800cba0 <__ieee754_atan2+0x13c>)
 800caf4:	00e4      	lsls	r4, r4, #3
 800caf6:	191c      	adds	r4, r3, r4
 800caf8:	6820      	ldr	r0, [r4, #0]
 800cafa:	6861      	ldr	r1, [r4, #4]
 800cafc:	e7cd      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cafe:	2c02      	cmp	r4, #2
 800cb00:	d83e      	bhi.n	800cb80 <__ieee754_atan2+0x11c>
 800cb02:	4b28      	ldr	r3, [pc, #160]	; (800cba4 <__ieee754_atan2+0x140>)
 800cb04:	00e4      	lsls	r4, r4, #3
 800cb06:	e7f6      	b.n	800caf6 <__ieee754_atan2+0x92>
 800cb08:	4f20      	ldr	r7, [pc, #128]	; (800cb8c <__ieee754_atan2+0x128>)
 800cb0a:	42bb      	cmp	r3, r7
 800cb0c:	d0e3      	beq.n	800cad6 <__ieee754_atan2+0x72>
 800cb0e:	1a9b      	subs	r3, r3, r2
 800cb10:	151b      	asrs	r3, r3, #20
 800cb12:	2b3c      	cmp	r3, #60	; 0x3c
 800cb14:	dc18      	bgt.n	800cb48 <__ieee754_atan2+0xe4>
 800cb16:	2d00      	cmp	r5, #0
 800cb18:	da01      	bge.n	800cb1e <__ieee754_atan2+0xba>
 800cb1a:	333c      	adds	r3, #60	; 0x3c
 800cb1c:	db17      	blt.n	800cb4e <__ieee754_atan2+0xea>
 800cb1e:	0032      	movs	r2, r6
 800cb20:	002b      	movs	r3, r5
 800cb22:	f7f4 ff27 	bl	8001974 <__aeabi_ddiv>
 800cb26:	f7ff fc61 	bl	800c3ec <fabs>
 800cb2a:	f7ff fa9d 	bl	800c068 <atan>
 800cb2e:	2c01      	cmp	r4, #1
 800cb30:	d010      	beq.n	800cb54 <__ieee754_atan2+0xf0>
 800cb32:	2c02      	cmp	r4, #2
 800cb34:	d013      	beq.n	800cb5e <__ieee754_atan2+0xfa>
 800cb36:	2c00      	cmp	r4, #0
 800cb38:	d0af      	beq.n	800ca9a <__ieee754_atan2+0x36>
 800cb3a:	4a1b      	ldr	r2, [pc, #108]	; (800cba8 <__ieee754_atan2+0x144>)
 800cb3c:	4b1b      	ldr	r3, [pc, #108]	; (800cbac <__ieee754_atan2+0x148>)
 800cb3e:	f7f5 fd8b 	bl	8002658 <__aeabi_dsub>
 800cb42:	4a14      	ldr	r2, [pc, #80]	; (800cb94 <__ieee754_atan2+0x130>)
 800cb44:	4b1a      	ldr	r3, [pc, #104]	; (800cbb0 <__ieee754_atan2+0x14c>)
 800cb46:	e012      	b.n	800cb6e <__ieee754_atan2+0x10a>
 800cb48:	4812      	ldr	r0, [pc, #72]	; (800cb94 <__ieee754_atan2+0x130>)
 800cb4a:	491a      	ldr	r1, [pc, #104]	; (800cbb4 <__ieee754_atan2+0x150>)
 800cb4c:	e7ef      	b.n	800cb2e <__ieee754_atan2+0xca>
 800cb4e:	2000      	movs	r0, #0
 800cb50:	2100      	movs	r1, #0
 800cb52:	e7ec      	b.n	800cb2e <__ieee754_atan2+0xca>
 800cb54:	2480      	movs	r4, #128	; 0x80
 800cb56:	0624      	lsls	r4, r4, #24
 800cb58:	190b      	adds	r3, r1, r4
 800cb5a:	0019      	movs	r1, r3
 800cb5c:	e79d      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cb5e:	4a12      	ldr	r2, [pc, #72]	; (800cba8 <__ieee754_atan2+0x144>)
 800cb60:	4b12      	ldr	r3, [pc, #72]	; (800cbac <__ieee754_atan2+0x148>)
 800cb62:	f7f5 fd79 	bl	8002658 <__aeabi_dsub>
 800cb66:	0002      	movs	r2, r0
 800cb68:	000b      	movs	r3, r1
 800cb6a:	480a      	ldr	r0, [pc, #40]	; (800cb94 <__ieee754_atan2+0x130>)
 800cb6c:	4910      	ldr	r1, [pc, #64]	; (800cbb0 <__ieee754_atan2+0x14c>)
 800cb6e:	f7f5 fd73 	bl	8002658 <__aeabi_dsub>
 800cb72:	e792      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cb74:	4807      	ldr	r0, [pc, #28]	; (800cb94 <__ieee754_atan2+0x130>)
 800cb76:	490e      	ldr	r1, [pc, #56]	; (800cbb0 <__ieee754_atan2+0x14c>)
 800cb78:	e78f      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cb7a:	4806      	ldr	r0, [pc, #24]	; (800cb94 <__ieee754_atan2+0x130>)
 800cb7c:	490e      	ldr	r1, [pc, #56]	; (800cbb8 <__ieee754_atan2+0x154>)
 800cb7e:	e78c      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cb80:	2000      	movs	r0, #0
 800cb82:	2100      	movs	r1, #0
 800cb84:	e789      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cb86:	490b      	ldr	r1, [pc, #44]	; (800cbb4 <__ieee754_atan2+0x150>)
 800cb88:	e787      	b.n	800ca9a <__ieee754_atan2+0x36>
 800cb8a:	46c0      	nop			; (mov r8, r8)
 800cb8c:	7ff00000 	.word	0x7ff00000
 800cb90:	c0100000 	.word	0xc0100000
 800cb94:	54442d18 	.word	0x54442d18
 800cb98:	c00921fb 	.word	0xc00921fb
 800cb9c:	bff921fb 	.word	0xbff921fb
 800cba0:	0800efb0 	.word	0x0800efb0
 800cba4:	0800efc8 	.word	0x0800efc8
 800cba8:	33145c07 	.word	0x33145c07
 800cbac:	3ca1a626 	.word	0x3ca1a626
 800cbb0:	400921fb 	.word	0x400921fb
 800cbb4:	3ff921fb 	.word	0x3ff921fb
 800cbb8:	3fe921fb 	.word	0x3fe921fb

0800cbbc <__ieee754_pow>:
 800cbbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbbe:	b095      	sub	sp, #84	; 0x54
 800cbc0:	9202      	str	r2, [sp, #8]
 800cbc2:	9303      	str	r3, [sp, #12]
 800cbc4:	9b03      	ldr	r3, [sp, #12]
 800cbc6:	9a03      	ldr	r2, [sp, #12]
 800cbc8:	9304      	str	r3, [sp, #16]
 800cbca:	9b02      	ldr	r3, [sp, #8]
 800cbcc:	0055      	lsls	r5, r2, #1
 800cbce:	001a      	movs	r2, r3
 800cbd0:	086d      	lsrs	r5, r5, #1
 800cbd2:	0007      	movs	r7, r0
 800cbd4:	000e      	movs	r6, r1
 800cbd6:	432a      	orrs	r2, r5
 800cbd8:	d101      	bne.n	800cbde <__ieee754_pow+0x22>
 800cbda:	f000 fcb6 	bl	800d54a <__ieee754_pow+0x98e>
 800cbde:	4a82      	ldr	r2, [pc, #520]	; (800cde8 <__ieee754_pow+0x22c>)
 800cbe0:	004c      	lsls	r4, r1, #1
 800cbe2:	9108      	str	r1, [sp, #32]
 800cbe4:	9000      	str	r0, [sp, #0]
 800cbe6:	0864      	lsrs	r4, r4, #1
 800cbe8:	4294      	cmp	r4, r2
 800cbea:	dc0d      	bgt.n	800cc08 <__ieee754_pow+0x4c>
 800cbec:	d104      	bne.n	800cbf8 <__ieee754_pow+0x3c>
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	d110      	bne.n	800cc14 <__ieee754_pow+0x58>
 800cbf2:	42a5      	cmp	r5, r4
 800cbf4:	dd03      	ble.n	800cbfe <__ieee754_pow+0x42>
 800cbf6:	e00d      	b.n	800cc14 <__ieee754_pow+0x58>
 800cbf8:	4a7b      	ldr	r2, [pc, #492]	; (800cde8 <__ieee754_pow+0x22c>)
 800cbfa:	4295      	cmp	r5, r2
 800cbfc:	dc04      	bgt.n	800cc08 <__ieee754_pow+0x4c>
 800cbfe:	4a7a      	ldr	r2, [pc, #488]	; (800cde8 <__ieee754_pow+0x22c>)
 800cc00:	4295      	cmp	r5, r2
 800cc02:	d10d      	bne.n	800cc20 <__ieee754_pow+0x64>
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d00b      	beq.n	800cc20 <__ieee754_pow+0x64>
 800cc08:	4b78      	ldr	r3, [pc, #480]	; (800cdec <__ieee754_pow+0x230>)
 800cc0a:	18e4      	adds	r4, r4, r3
 800cc0c:	4327      	orrs	r7, r4
 800cc0e:	d101      	bne.n	800cc14 <__ieee754_pow+0x58>
 800cc10:	f000 fc9b 	bl	800d54a <__ieee754_pow+0x98e>
 800cc14:	4876      	ldr	r0, [pc, #472]	; (800cdf0 <__ieee754_pow+0x234>)
 800cc16:	f001 fce5 	bl	800e5e4 <nan>
 800cc1a:	9000      	str	r0, [sp, #0]
 800cc1c:	9101      	str	r1, [sp, #4]
 800cc1e:	e092      	b.n	800cd46 <__ieee754_pow+0x18a>
 800cc20:	2200      	movs	r2, #0
 800cc22:	9206      	str	r2, [sp, #24]
 800cc24:	2e00      	cmp	r6, #0
 800cc26:	da69      	bge.n	800ccfc <__ieee754_pow+0x140>
 800cc28:	4a72      	ldr	r2, [pc, #456]	; (800cdf4 <__ieee754_pow+0x238>)
 800cc2a:	4295      	cmp	r5, r2
 800cc2c:	dc64      	bgt.n	800ccf8 <__ieee754_pow+0x13c>
 800cc2e:	4a72      	ldr	r2, [pc, #456]	; (800cdf8 <__ieee754_pow+0x23c>)
 800cc30:	4295      	cmp	r5, r2
 800cc32:	dd11      	ble.n	800cc58 <__ieee754_pow+0x9c>
 800cc34:	4971      	ldr	r1, [pc, #452]	; (800cdfc <__ieee754_pow+0x240>)
 800cc36:	152a      	asrs	r2, r5, #20
 800cc38:	1852      	adds	r2, r2, r1
 800cc3a:	2a14      	cmp	r2, #20
 800cc3c:	dd3c      	ble.n	800ccb8 <__ieee754_pow+0xfc>
 800cc3e:	2134      	movs	r1, #52	; 0x34
 800cc40:	1a8a      	subs	r2, r1, r2
 800cc42:	9902      	ldr	r1, [sp, #8]
 800cc44:	40d1      	lsrs	r1, r2
 800cc46:	0008      	movs	r0, r1
 800cc48:	4090      	lsls	r0, r2
 800cc4a:	4298      	cmp	r0, r3
 800cc4c:	d104      	bne.n	800cc58 <__ieee754_pow+0x9c>
 800cc4e:	2201      	movs	r2, #1
 800cc50:	4011      	ands	r1, r2
 800cc52:	1892      	adds	r2, r2, r2
 800cc54:	1a52      	subs	r2, r2, r1
 800cc56:	9206      	str	r2, [sp, #24]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d03c      	beq.n	800ccd6 <__ieee754_pow+0x11a>
 800cc5c:	0038      	movs	r0, r7
 800cc5e:	0031      	movs	r1, r6
 800cc60:	f7ff fbc4 	bl	800c3ec <fabs>
 800cc64:	9000      	str	r0, [sp, #0]
 800cc66:	9101      	str	r1, [sp, #4]
 800cc68:	2f00      	cmp	r7, #0
 800cc6a:	d000      	beq.n	800cc6e <__ieee754_pow+0xb2>
 800cc6c:	e094      	b.n	800cd98 <__ieee754_pow+0x1dc>
 800cc6e:	2c00      	cmp	r4, #0
 800cc70:	d005      	beq.n	800cc7e <__ieee754_pow+0xc2>
 800cc72:	4a63      	ldr	r2, [pc, #396]	; (800ce00 <__ieee754_pow+0x244>)
 800cc74:	00b3      	lsls	r3, r6, #2
 800cc76:	089b      	lsrs	r3, r3, #2
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d000      	beq.n	800cc7e <__ieee754_pow+0xc2>
 800cc7c:	e08c      	b.n	800cd98 <__ieee754_pow+0x1dc>
 800cc7e:	9b04      	ldr	r3, [sp, #16]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	da07      	bge.n	800cc94 <__ieee754_pow+0xd8>
 800cc84:	9a00      	ldr	r2, [sp, #0]
 800cc86:	9b01      	ldr	r3, [sp, #4]
 800cc88:	2000      	movs	r0, #0
 800cc8a:	495d      	ldr	r1, [pc, #372]	; (800ce00 <__ieee754_pow+0x244>)
 800cc8c:	f7f4 fe72 	bl	8001974 <__aeabi_ddiv>
 800cc90:	9000      	str	r0, [sp, #0]
 800cc92:	9101      	str	r1, [sp, #4]
 800cc94:	9b08      	ldr	r3, [sp, #32]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	da55      	bge.n	800cd46 <__ieee754_pow+0x18a>
 800cc9a:	4b54      	ldr	r3, [pc, #336]	; (800cdec <__ieee754_pow+0x230>)
 800cc9c:	18e4      	adds	r4, r4, r3
 800cc9e:	9b06      	ldr	r3, [sp, #24]
 800cca0:	431c      	orrs	r4, r3
 800cca2:	d000      	beq.n	800cca6 <__ieee754_pow+0xea>
 800cca4:	e06c      	b.n	800cd80 <__ieee754_pow+0x1c4>
 800cca6:	9a00      	ldr	r2, [sp, #0]
 800cca8:	9b01      	ldr	r3, [sp, #4]
 800ccaa:	0010      	movs	r0, r2
 800ccac:	0019      	movs	r1, r3
 800ccae:	f7f5 fcd3 	bl	8002658 <__aeabi_dsub>
 800ccb2:	0002      	movs	r2, r0
 800ccb4:	000b      	movs	r3, r1
 800ccb6:	e01c      	b.n	800ccf2 <__ieee754_pow+0x136>
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d1cf      	bne.n	800cc5c <__ieee754_pow+0xa0>
 800ccbc:	3314      	adds	r3, #20
 800ccbe:	1a9a      	subs	r2, r3, r2
 800ccc0:	002b      	movs	r3, r5
 800ccc2:	4113      	asrs	r3, r2
 800ccc4:	0019      	movs	r1, r3
 800ccc6:	4091      	lsls	r1, r2
 800ccc8:	42a9      	cmp	r1, r5
 800ccca:	d104      	bne.n	800ccd6 <__ieee754_pow+0x11a>
 800cccc:	2201      	movs	r2, #1
 800ccce:	4013      	ands	r3, r2
 800ccd0:	1892      	adds	r2, r2, r2
 800ccd2:	1ad3      	subs	r3, r2, r3
 800ccd4:	9306      	str	r3, [sp, #24]
 800ccd6:	4b4a      	ldr	r3, [pc, #296]	; (800ce00 <__ieee754_pow+0x244>)
 800ccd8:	429d      	cmp	r5, r3
 800ccda:	d138      	bne.n	800cd4e <__ieee754_pow+0x192>
 800ccdc:	0038      	movs	r0, r7
 800ccde:	0031      	movs	r1, r6
 800cce0:	9b04      	ldr	r3, [sp, #16]
 800cce2:	9000      	str	r0, [sp, #0]
 800cce4:	9101      	str	r1, [sp, #4]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	da2d      	bge.n	800cd46 <__ieee754_pow+0x18a>
 800ccea:	003a      	movs	r2, r7
 800ccec:	0033      	movs	r3, r6
 800ccee:	2000      	movs	r0, #0
 800ccf0:	4943      	ldr	r1, [pc, #268]	; (800ce00 <__ieee754_pow+0x244>)
 800ccf2:	f7f4 fe3f 	bl	8001974 <__aeabi_ddiv>
 800ccf6:	e790      	b.n	800cc1a <__ieee754_pow+0x5e>
 800ccf8:	2202      	movs	r2, #2
 800ccfa:	9206      	str	r2, [sp, #24]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d1ad      	bne.n	800cc5c <__ieee754_pow+0xa0>
 800cd00:	4b39      	ldr	r3, [pc, #228]	; (800cde8 <__ieee754_pow+0x22c>)
 800cd02:	429d      	cmp	r5, r3
 800cd04:	d1e7      	bne.n	800ccd6 <__ieee754_pow+0x11a>
 800cd06:	4b39      	ldr	r3, [pc, #228]	; (800cdec <__ieee754_pow+0x230>)
 800cd08:	18e3      	adds	r3, r4, r3
 800cd0a:	431f      	orrs	r7, r3
 800cd0c:	d101      	bne.n	800cd12 <__ieee754_pow+0x156>
 800cd0e:	f000 fc1c 	bl	800d54a <__ieee754_pow+0x98e>
 800cd12:	4b39      	ldr	r3, [pc, #228]	; (800cdf8 <__ieee754_pow+0x23c>)
 800cd14:	429c      	cmp	r4, r3
 800cd16:	dd0b      	ble.n	800cd30 <__ieee754_pow+0x174>
 800cd18:	9b02      	ldr	r3, [sp, #8]
 800cd1a:	9c03      	ldr	r4, [sp, #12]
 800cd1c:	9300      	str	r3, [sp, #0]
 800cd1e:	9401      	str	r4, [sp, #4]
 800cd20:	9b04      	ldr	r3, [sp, #16]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	da0f      	bge.n	800cd46 <__ieee754_pow+0x18a>
 800cd26:	2300      	movs	r3, #0
 800cd28:	2400      	movs	r4, #0
 800cd2a:	9300      	str	r3, [sp, #0]
 800cd2c:	9401      	str	r4, [sp, #4]
 800cd2e:	e00a      	b.n	800cd46 <__ieee754_pow+0x18a>
 800cd30:	9b04      	ldr	r3, [sp, #16]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	daf7      	bge.n	800cd26 <__ieee754_pow+0x16a>
 800cd36:	2280      	movs	r2, #128	; 0x80
 800cd38:	0612      	lsls	r2, r2, #24
 800cd3a:	4694      	mov	ip, r2
 800cd3c:	9b02      	ldr	r3, [sp, #8]
 800cd3e:	9300      	str	r3, [sp, #0]
 800cd40:	9b03      	ldr	r3, [sp, #12]
 800cd42:	4463      	add	r3, ip
 800cd44:	9301      	str	r3, [sp, #4]
 800cd46:	9800      	ldr	r0, [sp, #0]
 800cd48:	9901      	ldr	r1, [sp, #4]
 800cd4a:	b015      	add	sp, #84	; 0x54
 800cd4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd4e:	2380      	movs	r3, #128	; 0x80
 800cd50:	9a04      	ldr	r2, [sp, #16]
 800cd52:	05db      	lsls	r3, r3, #23
 800cd54:	429a      	cmp	r2, r3
 800cd56:	d106      	bne.n	800cd66 <__ieee754_pow+0x1aa>
 800cd58:	003a      	movs	r2, r7
 800cd5a:	0033      	movs	r3, r6
 800cd5c:	0038      	movs	r0, r7
 800cd5e:	0031      	movs	r1, r6
 800cd60:	f7f5 fa0e 	bl	8002180 <__aeabi_dmul>
 800cd64:	e759      	b.n	800cc1a <__ieee754_pow+0x5e>
 800cd66:	4b27      	ldr	r3, [pc, #156]	; (800ce04 <__ieee754_pow+0x248>)
 800cd68:	9a04      	ldr	r2, [sp, #16]
 800cd6a:	429a      	cmp	r2, r3
 800cd6c:	d000      	beq.n	800cd70 <__ieee754_pow+0x1b4>
 800cd6e:	e775      	b.n	800cc5c <__ieee754_pow+0xa0>
 800cd70:	2e00      	cmp	r6, #0
 800cd72:	da00      	bge.n	800cd76 <__ieee754_pow+0x1ba>
 800cd74:	e772      	b.n	800cc5c <__ieee754_pow+0xa0>
 800cd76:	0038      	movs	r0, r7
 800cd78:	0031      	movs	r1, r6
 800cd7a:	f000 fe0b 	bl	800d994 <__ieee754_sqrt>
 800cd7e:	e74c      	b.n	800cc1a <__ieee754_pow+0x5e>
 800cd80:	9b06      	ldr	r3, [sp, #24]
 800cd82:	2b01      	cmp	r3, #1
 800cd84:	d1df      	bne.n	800cd46 <__ieee754_pow+0x18a>
 800cd86:	9800      	ldr	r0, [sp, #0]
 800cd88:	2180      	movs	r1, #128	; 0x80
 800cd8a:	0002      	movs	r2, r0
 800cd8c:	9801      	ldr	r0, [sp, #4]
 800cd8e:	0609      	lsls	r1, r1, #24
 800cd90:	1843      	adds	r3, r0, r1
 800cd92:	9200      	str	r2, [sp, #0]
 800cd94:	9301      	str	r3, [sp, #4]
 800cd96:	e7d6      	b.n	800cd46 <__ieee754_pow+0x18a>
 800cd98:	0ff3      	lsrs	r3, r6, #31
 800cd9a:	3b01      	subs	r3, #1
 800cd9c:	9310      	str	r3, [sp, #64]	; 0x40
 800cd9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cda0:	9b06      	ldr	r3, [sp, #24]
 800cda2:	4313      	orrs	r3, r2
 800cda4:	d104      	bne.n	800cdb0 <__ieee754_pow+0x1f4>
 800cda6:	003a      	movs	r2, r7
 800cda8:	0033      	movs	r3, r6
 800cdaa:	0038      	movs	r0, r7
 800cdac:	0031      	movs	r1, r6
 800cdae:	e77e      	b.n	800ccae <__ieee754_pow+0xf2>
 800cdb0:	4b15      	ldr	r3, [pc, #84]	; (800ce08 <__ieee754_pow+0x24c>)
 800cdb2:	429d      	cmp	r5, r3
 800cdb4:	dc00      	bgt.n	800cdb8 <__ieee754_pow+0x1fc>
 800cdb6:	e0f5      	b.n	800cfa4 <__ieee754_pow+0x3e8>
 800cdb8:	4b14      	ldr	r3, [pc, #80]	; (800ce0c <__ieee754_pow+0x250>)
 800cdba:	429d      	cmp	r5, r3
 800cdbc:	dd0a      	ble.n	800cdd4 <__ieee754_pow+0x218>
 800cdbe:	4b0e      	ldr	r3, [pc, #56]	; (800cdf8 <__ieee754_pow+0x23c>)
 800cdc0:	429c      	cmp	r4, r3
 800cdc2:	dc0d      	bgt.n	800cde0 <__ieee754_pow+0x224>
 800cdc4:	9b04      	ldr	r3, [sp, #16]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	daad      	bge.n	800cd26 <__ieee754_pow+0x16a>
 800cdca:	4a11      	ldr	r2, [pc, #68]	; (800ce10 <__ieee754_pow+0x254>)
 800cdcc:	4b11      	ldr	r3, [pc, #68]	; (800ce14 <__ieee754_pow+0x258>)
 800cdce:	0010      	movs	r0, r2
 800cdd0:	0019      	movs	r1, r3
 800cdd2:	e7c5      	b.n	800cd60 <__ieee754_pow+0x1a4>
 800cdd4:	4b10      	ldr	r3, [pc, #64]	; (800ce18 <__ieee754_pow+0x25c>)
 800cdd6:	429c      	cmp	r4, r3
 800cdd8:	ddf4      	ble.n	800cdc4 <__ieee754_pow+0x208>
 800cdda:	4b09      	ldr	r3, [pc, #36]	; (800ce00 <__ieee754_pow+0x244>)
 800cddc:	429c      	cmp	r4, r3
 800cdde:	dd1d      	ble.n	800ce1c <__ieee754_pow+0x260>
 800cde0:	9b04      	ldr	r3, [sp, #16]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	dcf1      	bgt.n	800cdca <__ieee754_pow+0x20e>
 800cde6:	e79e      	b.n	800cd26 <__ieee754_pow+0x16a>
 800cde8:	7ff00000 	.word	0x7ff00000
 800cdec:	c0100000 	.word	0xc0100000
 800cdf0:	0800ee00 	.word	0x0800ee00
 800cdf4:	433fffff 	.word	0x433fffff
 800cdf8:	3fefffff 	.word	0x3fefffff
 800cdfc:	fffffc01 	.word	0xfffffc01
 800ce00:	3ff00000 	.word	0x3ff00000
 800ce04:	3fe00000 	.word	0x3fe00000
 800ce08:	41e00000 	.word	0x41e00000
 800ce0c:	43f00000 	.word	0x43f00000
 800ce10:	8800759c 	.word	0x8800759c
 800ce14:	7e37e43c 	.word	0x7e37e43c
 800ce18:	3feffffe 	.word	0x3feffffe
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	9800      	ldr	r0, [sp, #0]
 800ce20:	9901      	ldr	r1, [sp, #4]
 800ce22:	4b52      	ldr	r3, [pc, #328]	; (800cf6c <__ieee754_pow+0x3b0>)
 800ce24:	f7f5 fc18 	bl	8002658 <__aeabi_dsub>
 800ce28:	22c0      	movs	r2, #192	; 0xc0
 800ce2a:	4b51      	ldr	r3, [pc, #324]	; (800cf70 <__ieee754_pow+0x3b4>)
 800ce2c:	05d2      	lsls	r2, r2, #23
 800ce2e:	0004      	movs	r4, r0
 800ce30:	000d      	movs	r5, r1
 800ce32:	f7f5 f9a5 	bl	8002180 <__aeabi_dmul>
 800ce36:	4a4f      	ldr	r2, [pc, #316]	; (800cf74 <__ieee754_pow+0x3b8>)
 800ce38:	9000      	str	r0, [sp, #0]
 800ce3a:	9101      	str	r1, [sp, #4]
 800ce3c:	4b4e      	ldr	r3, [pc, #312]	; (800cf78 <__ieee754_pow+0x3bc>)
 800ce3e:	0020      	movs	r0, r4
 800ce40:	0029      	movs	r1, r5
 800ce42:	f7f5 f99d 	bl	8002180 <__aeabi_dmul>
 800ce46:	2200      	movs	r2, #0
 800ce48:	9004      	str	r0, [sp, #16]
 800ce4a:	9105      	str	r1, [sp, #20]
 800ce4c:	4b4b      	ldr	r3, [pc, #300]	; (800cf7c <__ieee754_pow+0x3c0>)
 800ce4e:	0020      	movs	r0, r4
 800ce50:	0029      	movs	r1, r5
 800ce52:	f7f5 f995 	bl	8002180 <__aeabi_dmul>
 800ce56:	0002      	movs	r2, r0
 800ce58:	000b      	movs	r3, r1
 800ce5a:	4849      	ldr	r0, [pc, #292]	; (800cf80 <__ieee754_pow+0x3c4>)
 800ce5c:	4949      	ldr	r1, [pc, #292]	; (800cf84 <__ieee754_pow+0x3c8>)
 800ce5e:	f7f5 fbfb 	bl	8002658 <__aeabi_dsub>
 800ce62:	0022      	movs	r2, r4
 800ce64:	002b      	movs	r3, r5
 800ce66:	f7f5 f98b 	bl	8002180 <__aeabi_dmul>
 800ce6a:	0002      	movs	r2, r0
 800ce6c:	000b      	movs	r3, r1
 800ce6e:	2000      	movs	r0, #0
 800ce70:	4945      	ldr	r1, [pc, #276]	; (800cf88 <__ieee754_pow+0x3cc>)
 800ce72:	f7f5 fbf1 	bl	8002658 <__aeabi_dsub>
 800ce76:	0022      	movs	r2, r4
 800ce78:	0006      	movs	r6, r0
 800ce7a:	000f      	movs	r7, r1
 800ce7c:	002b      	movs	r3, r5
 800ce7e:	0020      	movs	r0, r4
 800ce80:	0029      	movs	r1, r5
 800ce82:	f7f5 f97d 	bl	8002180 <__aeabi_dmul>
 800ce86:	0002      	movs	r2, r0
 800ce88:	000b      	movs	r3, r1
 800ce8a:	0030      	movs	r0, r6
 800ce8c:	0039      	movs	r1, r7
 800ce8e:	f7f5 f977 	bl	8002180 <__aeabi_dmul>
 800ce92:	4a3e      	ldr	r2, [pc, #248]	; (800cf8c <__ieee754_pow+0x3d0>)
 800ce94:	4b36      	ldr	r3, [pc, #216]	; (800cf70 <__ieee754_pow+0x3b4>)
 800ce96:	f7f5 f973 	bl	8002180 <__aeabi_dmul>
 800ce9a:	0002      	movs	r2, r0
 800ce9c:	000b      	movs	r3, r1
 800ce9e:	9804      	ldr	r0, [sp, #16]
 800cea0:	9905      	ldr	r1, [sp, #20]
 800cea2:	f7f5 fbd9 	bl	8002658 <__aeabi_dsub>
 800cea6:	0002      	movs	r2, r0
 800cea8:	000b      	movs	r3, r1
 800ceaa:	0004      	movs	r4, r0
 800ceac:	000d      	movs	r5, r1
 800ceae:	9800      	ldr	r0, [sp, #0]
 800ceb0:	9901      	ldr	r1, [sp, #4]
 800ceb2:	f7f4 f9f5 	bl	80012a0 <__aeabi_dadd>
 800ceb6:	9a00      	ldr	r2, [sp, #0]
 800ceb8:	9b01      	ldr	r3, [sp, #4]
 800ceba:	2000      	movs	r0, #0
 800cebc:	000f      	movs	r7, r1
 800cebe:	0006      	movs	r6, r0
 800cec0:	f7f5 fbca 	bl	8002658 <__aeabi_dsub>
 800cec4:	0002      	movs	r2, r0
 800cec6:	000b      	movs	r3, r1
 800cec8:	0020      	movs	r0, r4
 800ceca:	0029      	movs	r1, r5
 800cecc:	f7f5 fbc4 	bl	8002658 <__aeabi_dsub>
 800ced0:	9b06      	ldr	r3, [sp, #24]
 800ced2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ced4:	3b01      	subs	r3, #1
 800ced6:	9004      	str	r0, [sp, #16]
 800ced8:	9105      	str	r1, [sp, #20]
 800ceda:	4313      	orrs	r3, r2
 800cedc:	d000      	beq.n	800cee0 <__ieee754_pow+0x324>
 800cede:	e1e0      	b.n	800d2a2 <__ieee754_pow+0x6e6>
 800cee0:	2300      	movs	r3, #0
 800cee2:	4c2b      	ldr	r4, [pc, #172]	; (800cf90 <__ieee754_pow+0x3d4>)
 800cee4:	9300      	str	r3, [sp, #0]
 800cee6:	9401      	str	r4, [sp, #4]
 800cee8:	9c02      	ldr	r4, [sp, #8]
 800ceea:	9d03      	ldr	r5, [sp, #12]
 800ceec:	9802      	ldr	r0, [sp, #8]
 800ceee:	9903      	ldr	r1, [sp, #12]
 800cef0:	2400      	movs	r4, #0
 800cef2:	002b      	movs	r3, r5
 800cef4:	0022      	movs	r2, r4
 800cef6:	f7f5 fbaf 	bl	8002658 <__aeabi_dsub>
 800cefa:	0032      	movs	r2, r6
 800cefc:	003b      	movs	r3, r7
 800cefe:	f7f5 f93f 	bl	8002180 <__aeabi_dmul>
 800cf02:	9a02      	ldr	r2, [sp, #8]
 800cf04:	9b03      	ldr	r3, [sp, #12]
 800cf06:	9006      	str	r0, [sp, #24]
 800cf08:	9107      	str	r1, [sp, #28]
 800cf0a:	9804      	ldr	r0, [sp, #16]
 800cf0c:	9905      	ldr	r1, [sp, #20]
 800cf0e:	f7f5 f937 	bl	8002180 <__aeabi_dmul>
 800cf12:	0002      	movs	r2, r0
 800cf14:	000b      	movs	r3, r1
 800cf16:	9806      	ldr	r0, [sp, #24]
 800cf18:	9907      	ldr	r1, [sp, #28]
 800cf1a:	f7f4 f9c1 	bl	80012a0 <__aeabi_dadd>
 800cf1e:	0022      	movs	r2, r4
 800cf20:	002b      	movs	r3, r5
 800cf22:	9004      	str	r0, [sp, #16]
 800cf24:	9105      	str	r1, [sp, #20]
 800cf26:	0030      	movs	r0, r6
 800cf28:	0039      	movs	r1, r7
 800cf2a:	f7f5 f929 	bl	8002180 <__aeabi_dmul>
 800cf2e:	0006      	movs	r6, r0
 800cf30:	000f      	movs	r7, r1
 800cf32:	000b      	movs	r3, r1
 800cf34:	0002      	movs	r2, r0
 800cf36:	9804      	ldr	r0, [sp, #16]
 800cf38:	9905      	ldr	r1, [sp, #20]
 800cf3a:	9606      	str	r6, [sp, #24]
 800cf3c:	9707      	str	r7, [sp, #28]
 800cf3e:	f7f4 f9af 	bl	80012a0 <__aeabi_dadd>
 800cf42:	4b14      	ldr	r3, [pc, #80]	; (800cf94 <__ieee754_pow+0x3d8>)
 800cf44:	0005      	movs	r5, r0
 800cf46:	000c      	movs	r4, r1
 800cf48:	9108      	str	r1, [sp, #32]
 800cf4a:	4299      	cmp	r1, r3
 800cf4c:	dc00      	bgt.n	800cf50 <__ieee754_pow+0x394>
 800cf4e:	e2da      	b.n	800d506 <__ieee754_pow+0x94a>
 800cf50:	4b11      	ldr	r3, [pc, #68]	; (800cf98 <__ieee754_pow+0x3dc>)
 800cf52:	18cb      	adds	r3, r1, r3
 800cf54:	4303      	orrs	r3, r0
 800cf56:	d100      	bne.n	800cf5a <__ieee754_pow+0x39e>
 800cf58:	e1dc      	b.n	800d314 <__ieee754_pow+0x758>
 800cf5a:	9800      	ldr	r0, [sp, #0]
 800cf5c:	9901      	ldr	r1, [sp, #4]
 800cf5e:	4a0f      	ldr	r2, [pc, #60]	; (800cf9c <__ieee754_pow+0x3e0>)
 800cf60:	4b0f      	ldr	r3, [pc, #60]	; (800cfa0 <__ieee754_pow+0x3e4>)
 800cf62:	f7f5 f90d 	bl	8002180 <__aeabi_dmul>
 800cf66:	4a0d      	ldr	r2, [pc, #52]	; (800cf9c <__ieee754_pow+0x3e0>)
 800cf68:	4b0d      	ldr	r3, [pc, #52]	; (800cfa0 <__ieee754_pow+0x3e4>)
 800cf6a:	e6f9      	b.n	800cd60 <__ieee754_pow+0x1a4>
 800cf6c:	3ff00000 	.word	0x3ff00000
 800cf70:	3ff71547 	.word	0x3ff71547
 800cf74:	f85ddf44 	.word	0xf85ddf44
 800cf78:	3e54ae0b 	.word	0x3e54ae0b
 800cf7c:	3fd00000 	.word	0x3fd00000
 800cf80:	55555555 	.word	0x55555555
 800cf84:	3fd55555 	.word	0x3fd55555
 800cf88:	3fe00000 	.word	0x3fe00000
 800cf8c:	652b82fe 	.word	0x652b82fe
 800cf90:	bff00000 	.word	0xbff00000
 800cf94:	408fffff 	.word	0x408fffff
 800cf98:	bf700000 	.word	0xbf700000
 800cf9c:	8800759c 	.word	0x8800759c
 800cfa0:	7e37e43c 	.word	0x7e37e43c
 800cfa4:	4bc0      	ldr	r3, [pc, #768]	; (800d2a8 <__ieee754_pow+0x6ec>)
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	4233      	tst	r3, r6
 800cfaa:	d10a      	bne.n	800cfc2 <__ieee754_pow+0x406>
 800cfac:	9800      	ldr	r0, [sp, #0]
 800cfae:	9901      	ldr	r1, [sp, #4]
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	4bbe      	ldr	r3, [pc, #760]	; (800d2ac <__ieee754_pow+0x6f0>)
 800cfb4:	f7f5 f8e4 	bl	8002180 <__aeabi_dmul>
 800cfb8:	2235      	movs	r2, #53	; 0x35
 800cfba:	9000      	str	r0, [sp, #0]
 800cfbc:	9101      	str	r1, [sp, #4]
 800cfbe:	9c01      	ldr	r4, [sp, #4]
 800cfc0:	4252      	negs	r2, r2
 800cfc2:	49bb      	ldr	r1, [pc, #748]	; (800d2b0 <__ieee754_pow+0x6f4>)
 800cfc4:	1523      	asrs	r3, r4, #20
 800cfc6:	185b      	adds	r3, r3, r1
 800cfc8:	189b      	adds	r3, r3, r2
 800cfca:	0324      	lsls	r4, r4, #12
 800cfcc:	4db9      	ldr	r5, [pc, #740]	; (800d2b4 <__ieee754_pow+0x6f8>)
 800cfce:	930d      	str	r3, [sp, #52]	; 0x34
 800cfd0:	4bb9      	ldr	r3, [pc, #740]	; (800d2b8 <__ieee754_pow+0x6fc>)
 800cfd2:	0b22      	lsrs	r2, r4, #12
 800cfd4:	4315      	orrs	r5, r2
 800cfd6:	2400      	movs	r4, #0
 800cfd8:	429a      	cmp	r2, r3
 800cfda:	dd09      	ble.n	800cff0 <__ieee754_pow+0x434>
 800cfdc:	4bb7      	ldr	r3, [pc, #732]	; (800d2bc <__ieee754_pow+0x700>)
 800cfde:	3401      	adds	r4, #1
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	dd05      	ble.n	800cff0 <__ieee754_pow+0x434>
 800cfe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfe6:	191b      	adds	r3, r3, r4
 800cfe8:	2400      	movs	r4, #0
 800cfea:	930d      	str	r3, [sp, #52]	; 0x34
 800cfec:	4bb4      	ldr	r3, [pc, #720]	; (800d2c0 <__ieee754_pow+0x704>)
 800cfee:	18ed      	adds	r5, r5, r3
 800cff0:	9800      	ldr	r0, [sp, #0]
 800cff2:	9901      	ldr	r1, [sp, #4]
 800cff4:	0029      	movs	r1, r5
 800cff6:	00e3      	lsls	r3, r4, #3
 800cff8:	9311      	str	r3, [sp, #68]	; 0x44
 800cffa:	4bb2      	ldr	r3, [pc, #712]	; (800d2c4 <__ieee754_pow+0x708>)
 800cffc:	00e2      	lsls	r2, r4, #3
 800cffe:	189b      	adds	r3, r3, r2
 800d000:	681a      	ldr	r2, [r3, #0]
 800d002:	685b      	ldr	r3, [r3, #4]
 800d004:	900e      	str	r0, [sp, #56]	; 0x38
 800d006:	910f      	str	r1, [sp, #60]	; 0x3c
 800d008:	920a      	str	r2, [sp, #40]	; 0x28
 800d00a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d00c:	f7f5 fb24 	bl	8002658 <__aeabi_dsub>
 800d010:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d014:	0006      	movs	r6, r0
 800d016:	000f      	movs	r7, r1
 800d018:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d01a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d01c:	f7f4 f940 	bl	80012a0 <__aeabi_dadd>
 800d020:	0002      	movs	r2, r0
 800d022:	000b      	movs	r3, r1
 800d024:	2000      	movs	r0, #0
 800d026:	49a3      	ldr	r1, [pc, #652]	; (800d2b4 <__ieee754_pow+0x6f8>)
 800d028:	f7f4 fca4 	bl	8001974 <__aeabi_ddiv>
 800d02c:	0002      	movs	r2, r0
 800d02e:	000b      	movs	r3, r1
 800d030:	9012      	str	r0, [sp, #72]	; 0x48
 800d032:	9113      	str	r1, [sp, #76]	; 0x4c
 800d034:	0030      	movs	r0, r6
 800d036:	0039      	movs	r1, r7
 800d038:	f7f5 f8a2 	bl	8002180 <__aeabi_dmul>
 800d03c:	9008      	str	r0, [sp, #32]
 800d03e:	9109      	str	r1, [sp, #36]	; 0x24
 800d040:	9a08      	ldr	r2, [sp, #32]
 800d042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d044:	2180      	movs	r1, #128	; 0x80
 800d046:	9204      	str	r2, [sp, #16]
 800d048:	9305      	str	r3, [sp, #20]
 800d04a:	2300      	movs	r3, #0
 800d04c:	0589      	lsls	r1, r1, #22
 800d04e:	106d      	asrs	r5, r5, #1
 800d050:	430d      	orrs	r5, r1
 800d052:	2180      	movs	r1, #128	; 0x80
 800d054:	9304      	str	r3, [sp, #16]
 800d056:	9a04      	ldr	r2, [sp, #16]
 800d058:	9b05      	ldr	r3, [sp, #20]
 800d05a:	9200      	str	r2, [sp, #0]
 800d05c:	9301      	str	r3, [sp, #4]
 800d05e:	2200      	movs	r2, #0
 800d060:	0309      	lsls	r1, r1, #12
 800d062:	186d      	adds	r5, r5, r1
 800d064:	04a1      	lsls	r1, r4, #18
 800d066:	186b      	adds	r3, r5, r1
 800d068:	9800      	ldr	r0, [sp, #0]
 800d06a:	9901      	ldr	r1, [sp, #4]
 800d06c:	0014      	movs	r4, r2
 800d06e:	001d      	movs	r5, r3
 800d070:	f7f5 f886 	bl	8002180 <__aeabi_dmul>
 800d074:	0002      	movs	r2, r0
 800d076:	000b      	movs	r3, r1
 800d078:	0030      	movs	r0, r6
 800d07a:	0039      	movs	r1, r7
 800d07c:	f7f5 faec 	bl	8002658 <__aeabi_dsub>
 800d080:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d084:	0006      	movs	r6, r0
 800d086:	000f      	movs	r7, r1
 800d088:	0020      	movs	r0, r4
 800d08a:	0029      	movs	r1, r5
 800d08c:	f7f5 fae4 	bl	8002658 <__aeabi_dsub>
 800d090:	0002      	movs	r2, r0
 800d092:	000b      	movs	r3, r1
 800d094:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d096:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d098:	f7f5 fade 	bl	8002658 <__aeabi_dsub>
 800d09c:	9a00      	ldr	r2, [sp, #0]
 800d09e:	9b01      	ldr	r3, [sp, #4]
 800d0a0:	f7f5 f86e 	bl	8002180 <__aeabi_dmul>
 800d0a4:	0002      	movs	r2, r0
 800d0a6:	000b      	movs	r3, r1
 800d0a8:	0030      	movs	r0, r6
 800d0aa:	0039      	movs	r1, r7
 800d0ac:	f7f5 fad4 	bl	8002658 <__aeabi_dsub>
 800d0b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d0b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0b4:	f7f5 f864 	bl	8002180 <__aeabi_dmul>
 800d0b8:	9a08      	ldr	r2, [sp, #32]
 800d0ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0bc:	900a      	str	r0, [sp, #40]	; 0x28
 800d0be:	910b      	str	r1, [sp, #44]	; 0x2c
 800d0c0:	0010      	movs	r0, r2
 800d0c2:	0019      	movs	r1, r3
 800d0c4:	f7f5 f85c 	bl	8002180 <__aeabi_dmul>
 800d0c8:	0006      	movs	r6, r0
 800d0ca:	000f      	movs	r7, r1
 800d0cc:	4a7e      	ldr	r2, [pc, #504]	; (800d2c8 <__ieee754_pow+0x70c>)
 800d0ce:	4b7f      	ldr	r3, [pc, #508]	; (800d2cc <__ieee754_pow+0x710>)
 800d0d0:	f7f5 f856 	bl	8002180 <__aeabi_dmul>
 800d0d4:	4a7e      	ldr	r2, [pc, #504]	; (800d2d0 <__ieee754_pow+0x714>)
 800d0d6:	4b7f      	ldr	r3, [pc, #508]	; (800d2d4 <__ieee754_pow+0x718>)
 800d0d8:	f7f4 f8e2 	bl	80012a0 <__aeabi_dadd>
 800d0dc:	0032      	movs	r2, r6
 800d0de:	003b      	movs	r3, r7
 800d0e0:	f7f5 f84e 	bl	8002180 <__aeabi_dmul>
 800d0e4:	4a7c      	ldr	r2, [pc, #496]	; (800d2d8 <__ieee754_pow+0x71c>)
 800d0e6:	4b7d      	ldr	r3, [pc, #500]	; (800d2dc <__ieee754_pow+0x720>)
 800d0e8:	f7f4 f8da 	bl	80012a0 <__aeabi_dadd>
 800d0ec:	0032      	movs	r2, r6
 800d0ee:	003b      	movs	r3, r7
 800d0f0:	f7f5 f846 	bl	8002180 <__aeabi_dmul>
 800d0f4:	4a7a      	ldr	r2, [pc, #488]	; (800d2e0 <__ieee754_pow+0x724>)
 800d0f6:	4b7b      	ldr	r3, [pc, #492]	; (800d2e4 <__ieee754_pow+0x728>)
 800d0f8:	f7f4 f8d2 	bl	80012a0 <__aeabi_dadd>
 800d0fc:	0032      	movs	r2, r6
 800d0fe:	003b      	movs	r3, r7
 800d100:	f7f5 f83e 	bl	8002180 <__aeabi_dmul>
 800d104:	4a78      	ldr	r2, [pc, #480]	; (800d2e8 <__ieee754_pow+0x72c>)
 800d106:	4b79      	ldr	r3, [pc, #484]	; (800d2ec <__ieee754_pow+0x730>)
 800d108:	f7f4 f8ca 	bl	80012a0 <__aeabi_dadd>
 800d10c:	0032      	movs	r2, r6
 800d10e:	003b      	movs	r3, r7
 800d110:	f7f5 f836 	bl	8002180 <__aeabi_dmul>
 800d114:	4a76      	ldr	r2, [pc, #472]	; (800d2f0 <__ieee754_pow+0x734>)
 800d116:	4b77      	ldr	r3, [pc, #476]	; (800d2f4 <__ieee754_pow+0x738>)
 800d118:	f7f4 f8c2 	bl	80012a0 <__aeabi_dadd>
 800d11c:	0032      	movs	r2, r6
 800d11e:	0004      	movs	r4, r0
 800d120:	000d      	movs	r5, r1
 800d122:	003b      	movs	r3, r7
 800d124:	0030      	movs	r0, r6
 800d126:	0039      	movs	r1, r7
 800d128:	f7f5 f82a 	bl	8002180 <__aeabi_dmul>
 800d12c:	0002      	movs	r2, r0
 800d12e:	000b      	movs	r3, r1
 800d130:	0020      	movs	r0, r4
 800d132:	0029      	movs	r1, r5
 800d134:	f7f5 f824 	bl	8002180 <__aeabi_dmul>
 800d138:	9a00      	ldr	r2, [sp, #0]
 800d13a:	9b01      	ldr	r3, [sp, #4]
 800d13c:	0004      	movs	r4, r0
 800d13e:	000d      	movs	r5, r1
 800d140:	9808      	ldr	r0, [sp, #32]
 800d142:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d144:	f7f4 f8ac 	bl	80012a0 <__aeabi_dadd>
 800d148:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d14a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d14c:	f7f5 f818 	bl	8002180 <__aeabi_dmul>
 800d150:	0022      	movs	r2, r4
 800d152:	002b      	movs	r3, r5
 800d154:	f7f4 f8a4 	bl	80012a0 <__aeabi_dadd>
 800d158:	9a00      	ldr	r2, [sp, #0]
 800d15a:	9b01      	ldr	r3, [sp, #4]
 800d15c:	900e      	str	r0, [sp, #56]	; 0x38
 800d15e:	910f      	str	r1, [sp, #60]	; 0x3c
 800d160:	0010      	movs	r0, r2
 800d162:	0019      	movs	r1, r3
 800d164:	f7f5 f80c 	bl	8002180 <__aeabi_dmul>
 800d168:	2200      	movs	r2, #0
 800d16a:	4b63      	ldr	r3, [pc, #396]	; (800d2f8 <__ieee754_pow+0x73c>)
 800d16c:	0004      	movs	r4, r0
 800d16e:	000d      	movs	r5, r1
 800d170:	f7f4 f896 	bl	80012a0 <__aeabi_dadd>
 800d174:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d176:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d178:	f7f4 f892 	bl	80012a0 <__aeabi_dadd>
 800d17c:	9e04      	ldr	r6, [sp, #16]
 800d17e:	000f      	movs	r7, r1
 800d180:	0032      	movs	r2, r6
 800d182:	000b      	movs	r3, r1
 800d184:	9800      	ldr	r0, [sp, #0]
 800d186:	9901      	ldr	r1, [sp, #4]
 800d188:	f7f4 fffa 	bl	8002180 <__aeabi_dmul>
 800d18c:	2200      	movs	r2, #0
 800d18e:	9000      	str	r0, [sp, #0]
 800d190:	9101      	str	r1, [sp, #4]
 800d192:	4b59      	ldr	r3, [pc, #356]	; (800d2f8 <__ieee754_pow+0x73c>)
 800d194:	0030      	movs	r0, r6
 800d196:	0039      	movs	r1, r7
 800d198:	f7f5 fa5e 	bl	8002658 <__aeabi_dsub>
 800d19c:	0022      	movs	r2, r4
 800d19e:	002b      	movs	r3, r5
 800d1a0:	f7f5 fa5a 	bl	8002658 <__aeabi_dsub>
 800d1a4:	0002      	movs	r2, r0
 800d1a6:	000b      	movs	r3, r1
 800d1a8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d1aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d1ac:	f7f5 fa54 	bl	8002658 <__aeabi_dsub>
 800d1b0:	9a08      	ldr	r2, [sp, #32]
 800d1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1b4:	f7f4 ffe4 	bl	8002180 <__aeabi_dmul>
 800d1b8:	0032      	movs	r2, r6
 800d1ba:	0004      	movs	r4, r0
 800d1bc:	000d      	movs	r5, r1
 800d1be:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d1c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d1c2:	003b      	movs	r3, r7
 800d1c4:	f7f4 ffdc 	bl	8002180 <__aeabi_dmul>
 800d1c8:	0002      	movs	r2, r0
 800d1ca:	000b      	movs	r3, r1
 800d1cc:	0020      	movs	r0, r4
 800d1ce:	0029      	movs	r1, r5
 800d1d0:	f7f4 f866 	bl	80012a0 <__aeabi_dadd>
 800d1d4:	0004      	movs	r4, r0
 800d1d6:	000d      	movs	r5, r1
 800d1d8:	0002      	movs	r2, r0
 800d1da:	000b      	movs	r3, r1
 800d1dc:	9800      	ldr	r0, [sp, #0]
 800d1de:	9901      	ldr	r1, [sp, #4]
 800d1e0:	f7f4 f85e 	bl	80012a0 <__aeabi_dadd>
 800d1e4:	22e0      	movs	r2, #224	; 0xe0
 800d1e6:	9e04      	ldr	r6, [sp, #16]
 800d1e8:	4b44      	ldr	r3, [pc, #272]	; (800d2fc <__ieee754_pow+0x740>)
 800d1ea:	0030      	movs	r0, r6
 800d1ec:	0612      	lsls	r2, r2, #24
 800d1ee:	000f      	movs	r7, r1
 800d1f0:	f7f4 ffc6 	bl	8002180 <__aeabi_dmul>
 800d1f4:	9008      	str	r0, [sp, #32]
 800d1f6:	9109      	str	r1, [sp, #36]	; 0x24
 800d1f8:	9a00      	ldr	r2, [sp, #0]
 800d1fa:	9b01      	ldr	r3, [sp, #4]
 800d1fc:	0030      	movs	r0, r6
 800d1fe:	0039      	movs	r1, r7
 800d200:	f7f5 fa2a 	bl	8002658 <__aeabi_dsub>
 800d204:	0002      	movs	r2, r0
 800d206:	000b      	movs	r3, r1
 800d208:	0020      	movs	r0, r4
 800d20a:	0029      	movs	r1, r5
 800d20c:	f7f5 fa24 	bl	8002658 <__aeabi_dsub>
 800d210:	4a3b      	ldr	r2, [pc, #236]	; (800d300 <__ieee754_pow+0x744>)
 800d212:	4b3a      	ldr	r3, [pc, #232]	; (800d2fc <__ieee754_pow+0x740>)
 800d214:	f7f4 ffb4 	bl	8002180 <__aeabi_dmul>
 800d218:	4a3a      	ldr	r2, [pc, #232]	; (800d304 <__ieee754_pow+0x748>)
 800d21a:	0004      	movs	r4, r0
 800d21c:	000d      	movs	r5, r1
 800d21e:	0030      	movs	r0, r6
 800d220:	0039      	movs	r1, r7
 800d222:	4b39      	ldr	r3, [pc, #228]	; (800d308 <__ieee754_pow+0x74c>)
 800d224:	f7f4 ffac 	bl	8002180 <__aeabi_dmul>
 800d228:	0002      	movs	r2, r0
 800d22a:	000b      	movs	r3, r1
 800d22c:	0020      	movs	r0, r4
 800d22e:	0029      	movs	r1, r5
 800d230:	f7f4 f836 	bl	80012a0 <__aeabi_dadd>
 800d234:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d236:	4b35      	ldr	r3, [pc, #212]	; (800d30c <__ieee754_pow+0x750>)
 800d238:	189b      	adds	r3, r3, r2
 800d23a:	681a      	ldr	r2, [r3, #0]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	f7f4 f82f 	bl	80012a0 <__aeabi_dadd>
 800d242:	900a      	str	r0, [sp, #40]	; 0x28
 800d244:	910b      	str	r1, [sp, #44]	; 0x2c
 800d246:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d248:	f7f5 fdec 	bl	8002e24 <__aeabi_i2d>
 800d24c:	0004      	movs	r4, r0
 800d24e:	000d      	movs	r5, r1
 800d250:	9808      	ldr	r0, [sp, #32]
 800d252:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d254:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d256:	4b2e      	ldr	r3, [pc, #184]	; (800d310 <__ieee754_pow+0x754>)
 800d258:	189b      	adds	r3, r3, r2
 800d25a:	681a      	ldr	r2, [r3, #0]
 800d25c:	685b      	ldr	r3, [r3, #4]
 800d25e:	9200      	str	r2, [sp, #0]
 800d260:	9301      	str	r3, [sp, #4]
 800d262:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d266:	f7f4 f81b 	bl	80012a0 <__aeabi_dadd>
 800d26a:	9a00      	ldr	r2, [sp, #0]
 800d26c:	9b01      	ldr	r3, [sp, #4]
 800d26e:	f7f4 f817 	bl	80012a0 <__aeabi_dadd>
 800d272:	0022      	movs	r2, r4
 800d274:	002b      	movs	r3, r5
 800d276:	f7f4 f813 	bl	80012a0 <__aeabi_dadd>
 800d27a:	9804      	ldr	r0, [sp, #16]
 800d27c:	0022      	movs	r2, r4
 800d27e:	002b      	movs	r3, r5
 800d280:	0006      	movs	r6, r0
 800d282:	000f      	movs	r7, r1
 800d284:	f7f5 f9e8 	bl	8002658 <__aeabi_dsub>
 800d288:	9a00      	ldr	r2, [sp, #0]
 800d28a:	9b01      	ldr	r3, [sp, #4]
 800d28c:	f7f5 f9e4 	bl	8002658 <__aeabi_dsub>
 800d290:	9a08      	ldr	r2, [sp, #32]
 800d292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d294:	f7f5 f9e0 	bl	8002658 <__aeabi_dsub>
 800d298:	0002      	movs	r2, r0
 800d29a:	000b      	movs	r3, r1
 800d29c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d29e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d2a0:	e614      	b.n	800cecc <__ieee754_pow+0x310>
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	4c03      	ldr	r4, [pc, #12]	; (800d2b4 <__ieee754_pow+0x6f8>)
 800d2a6:	e61d      	b.n	800cee4 <__ieee754_pow+0x328>
 800d2a8:	7ff00000 	.word	0x7ff00000
 800d2ac:	43400000 	.word	0x43400000
 800d2b0:	fffffc01 	.word	0xfffffc01
 800d2b4:	3ff00000 	.word	0x3ff00000
 800d2b8:	0003988e 	.word	0x0003988e
 800d2bc:	000bb679 	.word	0x000bb679
 800d2c0:	fff00000 	.word	0xfff00000
 800d2c4:	0800efe0 	.word	0x0800efe0
 800d2c8:	4a454eef 	.word	0x4a454eef
 800d2cc:	3fca7e28 	.word	0x3fca7e28
 800d2d0:	93c9db65 	.word	0x93c9db65
 800d2d4:	3fcd864a 	.word	0x3fcd864a
 800d2d8:	a91d4101 	.word	0xa91d4101
 800d2dc:	3fd17460 	.word	0x3fd17460
 800d2e0:	518f264d 	.word	0x518f264d
 800d2e4:	3fd55555 	.word	0x3fd55555
 800d2e8:	db6fabff 	.word	0xdb6fabff
 800d2ec:	3fdb6db6 	.word	0x3fdb6db6
 800d2f0:	33333303 	.word	0x33333303
 800d2f4:	3fe33333 	.word	0x3fe33333
 800d2f8:	40080000 	.word	0x40080000
 800d2fc:	3feec709 	.word	0x3feec709
 800d300:	dc3a03fd 	.word	0xdc3a03fd
 800d304:	145b01f5 	.word	0x145b01f5
 800d308:	be3e2fe0 	.word	0xbe3e2fe0
 800d30c:	0800f000 	.word	0x0800f000
 800d310:	0800eff0 	.word	0x0800eff0
 800d314:	4a8f      	ldr	r2, [pc, #572]	; (800d554 <__ieee754_pow+0x998>)
 800d316:	4b90      	ldr	r3, [pc, #576]	; (800d558 <__ieee754_pow+0x99c>)
 800d318:	9804      	ldr	r0, [sp, #16]
 800d31a:	9905      	ldr	r1, [sp, #20]
 800d31c:	f7f3 ffc0 	bl	80012a0 <__aeabi_dadd>
 800d320:	0032      	movs	r2, r6
 800d322:	9002      	str	r0, [sp, #8]
 800d324:	9103      	str	r1, [sp, #12]
 800d326:	003b      	movs	r3, r7
 800d328:	0028      	movs	r0, r5
 800d32a:	0021      	movs	r1, r4
 800d32c:	f7f5 f994 	bl	8002658 <__aeabi_dsub>
 800d330:	0002      	movs	r2, r0
 800d332:	000b      	movs	r3, r1
 800d334:	9802      	ldr	r0, [sp, #8]
 800d336:	9903      	ldr	r1, [sp, #12]
 800d338:	f7f3 f89e 	bl	8000478 <__aeabi_dcmpgt>
 800d33c:	2800      	cmp	r0, #0
 800d33e:	d000      	beq.n	800d342 <__ieee754_pow+0x786>
 800d340:	e60b      	b.n	800cf5a <__ieee754_pow+0x39e>
 800d342:	2100      	movs	r1, #0
 800d344:	4a85      	ldr	r2, [pc, #532]	; (800d55c <__ieee754_pow+0x9a0>)
 800d346:	0063      	lsls	r3, r4, #1
 800d348:	085b      	lsrs	r3, r3, #1
 800d34a:	9102      	str	r1, [sp, #8]
 800d34c:	4293      	cmp	r3, r2
 800d34e:	dd25      	ble.n	800d39c <__ieee754_pow+0x7e0>
 800d350:	4a83      	ldr	r2, [pc, #524]	; (800d560 <__ieee754_pow+0x9a4>)
 800d352:	151b      	asrs	r3, r3, #20
 800d354:	189b      	adds	r3, r3, r2
 800d356:	2280      	movs	r2, #128	; 0x80
 800d358:	0352      	lsls	r2, r2, #13
 800d35a:	4694      	mov	ip, r2
 800d35c:	411a      	asrs	r2, r3
 800d35e:	1914      	adds	r4, r2, r4
 800d360:	4b80      	ldr	r3, [pc, #512]	; (800d564 <__ieee754_pow+0x9a8>)
 800d362:	0060      	lsls	r0, r4, #1
 800d364:	4d80      	ldr	r5, [pc, #512]	; (800d568 <__ieee754_pow+0x9ac>)
 800d366:	0d40      	lsrs	r0, r0, #21
 800d368:	18c0      	adds	r0, r0, r3
 800d36a:	4105      	asrs	r5, r0
 800d36c:	0021      	movs	r1, r4
 800d36e:	43a9      	bics	r1, r5
 800d370:	000b      	movs	r3, r1
 800d372:	4661      	mov	r1, ip
 800d374:	0324      	lsls	r4, r4, #12
 800d376:	0b24      	lsrs	r4, r4, #12
 800d378:	4321      	orrs	r1, r4
 800d37a:	2414      	movs	r4, #20
 800d37c:	1a20      	subs	r0, r4, r0
 800d37e:	4101      	asrs	r1, r0
 800d380:	9102      	str	r1, [sp, #8]
 800d382:	9908      	ldr	r1, [sp, #32]
 800d384:	2200      	movs	r2, #0
 800d386:	2900      	cmp	r1, #0
 800d388:	da02      	bge.n	800d390 <__ieee754_pow+0x7d4>
 800d38a:	9902      	ldr	r1, [sp, #8]
 800d38c:	4249      	negs	r1, r1
 800d38e:	9102      	str	r1, [sp, #8]
 800d390:	0030      	movs	r0, r6
 800d392:	0039      	movs	r1, r7
 800d394:	f7f5 f960 	bl	8002658 <__aeabi_dsub>
 800d398:	9006      	str	r0, [sp, #24]
 800d39a:	9107      	str	r1, [sp, #28]
 800d39c:	9a04      	ldr	r2, [sp, #16]
 800d39e:	9b05      	ldr	r3, [sp, #20]
 800d3a0:	9806      	ldr	r0, [sp, #24]
 800d3a2:	9907      	ldr	r1, [sp, #28]
 800d3a4:	2600      	movs	r6, #0
 800d3a6:	f7f3 ff7b 	bl	80012a0 <__aeabi_dadd>
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	0030      	movs	r0, r6
 800d3ae:	4b6f      	ldr	r3, [pc, #444]	; (800d56c <__ieee754_pow+0x9b0>)
 800d3b0:	000f      	movs	r7, r1
 800d3b2:	f7f4 fee5 	bl	8002180 <__aeabi_dmul>
 800d3b6:	9a06      	ldr	r2, [sp, #24]
 800d3b8:	9b07      	ldr	r3, [sp, #28]
 800d3ba:	9008      	str	r0, [sp, #32]
 800d3bc:	9109      	str	r1, [sp, #36]	; 0x24
 800d3be:	0030      	movs	r0, r6
 800d3c0:	0039      	movs	r1, r7
 800d3c2:	f7f5 f949 	bl	8002658 <__aeabi_dsub>
 800d3c6:	0002      	movs	r2, r0
 800d3c8:	000b      	movs	r3, r1
 800d3ca:	9804      	ldr	r0, [sp, #16]
 800d3cc:	9905      	ldr	r1, [sp, #20]
 800d3ce:	f7f5 f943 	bl	8002658 <__aeabi_dsub>
 800d3d2:	4a67      	ldr	r2, [pc, #412]	; (800d570 <__ieee754_pow+0x9b4>)
 800d3d4:	4b67      	ldr	r3, [pc, #412]	; (800d574 <__ieee754_pow+0x9b8>)
 800d3d6:	f7f4 fed3 	bl	8002180 <__aeabi_dmul>
 800d3da:	4a67      	ldr	r2, [pc, #412]	; (800d578 <__ieee754_pow+0x9bc>)
 800d3dc:	0004      	movs	r4, r0
 800d3de:	000d      	movs	r5, r1
 800d3e0:	0030      	movs	r0, r6
 800d3e2:	0039      	movs	r1, r7
 800d3e4:	4b65      	ldr	r3, [pc, #404]	; (800d57c <__ieee754_pow+0x9c0>)
 800d3e6:	f7f4 fecb 	bl	8002180 <__aeabi_dmul>
 800d3ea:	0002      	movs	r2, r0
 800d3ec:	000b      	movs	r3, r1
 800d3ee:	0020      	movs	r0, r4
 800d3f0:	0029      	movs	r1, r5
 800d3f2:	f7f3 ff55 	bl	80012a0 <__aeabi_dadd>
 800d3f6:	0004      	movs	r4, r0
 800d3f8:	000d      	movs	r5, r1
 800d3fa:	0002      	movs	r2, r0
 800d3fc:	000b      	movs	r3, r1
 800d3fe:	9808      	ldr	r0, [sp, #32]
 800d400:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d402:	f7f3 ff4d 	bl	80012a0 <__aeabi_dadd>
 800d406:	9a08      	ldr	r2, [sp, #32]
 800d408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d40a:	0006      	movs	r6, r0
 800d40c:	000f      	movs	r7, r1
 800d40e:	f7f5 f923 	bl	8002658 <__aeabi_dsub>
 800d412:	0002      	movs	r2, r0
 800d414:	000b      	movs	r3, r1
 800d416:	0020      	movs	r0, r4
 800d418:	0029      	movs	r1, r5
 800d41a:	f7f5 f91d 	bl	8002658 <__aeabi_dsub>
 800d41e:	0032      	movs	r2, r6
 800d420:	9004      	str	r0, [sp, #16]
 800d422:	9105      	str	r1, [sp, #20]
 800d424:	003b      	movs	r3, r7
 800d426:	0030      	movs	r0, r6
 800d428:	0039      	movs	r1, r7
 800d42a:	f7f4 fea9 	bl	8002180 <__aeabi_dmul>
 800d42e:	0004      	movs	r4, r0
 800d430:	000d      	movs	r5, r1
 800d432:	4a53      	ldr	r2, [pc, #332]	; (800d580 <__ieee754_pow+0x9c4>)
 800d434:	4b53      	ldr	r3, [pc, #332]	; (800d584 <__ieee754_pow+0x9c8>)
 800d436:	f7f4 fea3 	bl	8002180 <__aeabi_dmul>
 800d43a:	4a53      	ldr	r2, [pc, #332]	; (800d588 <__ieee754_pow+0x9cc>)
 800d43c:	4b53      	ldr	r3, [pc, #332]	; (800d58c <__ieee754_pow+0x9d0>)
 800d43e:	f7f5 f90b 	bl	8002658 <__aeabi_dsub>
 800d442:	0022      	movs	r2, r4
 800d444:	002b      	movs	r3, r5
 800d446:	f7f4 fe9b 	bl	8002180 <__aeabi_dmul>
 800d44a:	4a51      	ldr	r2, [pc, #324]	; (800d590 <__ieee754_pow+0x9d4>)
 800d44c:	4b51      	ldr	r3, [pc, #324]	; (800d594 <__ieee754_pow+0x9d8>)
 800d44e:	f7f3 ff27 	bl	80012a0 <__aeabi_dadd>
 800d452:	0022      	movs	r2, r4
 800d454:	002b      	movs	r3, r5
 800d456:	f7f4 fe93 	bl	8002180 <__aeabi_dmul>
 800d45a:	4a4f      	ldr	r2, [pc, #316]	; (800d598 <__ieee754_pow+0x9dc>)
 800d45c:	4b4f      	ldr	r3, [pc, #316]	; (800d59c <__ieee754_pow+0x9e0>)
 800d45e:	f7f5 f8fb 	bl	8002658 <__aeabi_dsub>
 800d462:	0022      	movs	r2, r4
 800d464:	002b      	movs	r3, r5
 800d466:	f7f4 fe8b 	bl	8002180 <__aeabi_dmul>
 800d46a:	4a4d      	ldr	r2, [pc, #308]	; (800d5a0 <__ieee754_pow+0x9e4>)
 800d46c:	4b4d      	ldr	r3, [pc, #308]	; (800d5a4 <__ieee754_pow+0x9e8>)
 800d46e:	f7f3 ff17 	bl	80012a0 <__aeabi_dadd>
 800d472:	0022      	movs	r2, r4
 800d474:	002b      	movs	r3, r5
 800d476:	f7f4 fe83 	bl	8002180 <__aeabi_dmul>
 800d47a:	0002      	movs	r2, r0
 800d47c:	000b      	movs	r3, r1
 800d47e:	0030      	movs	r0, r6
 800d480:	0039      	movs	r1, r7
 800d482:	f7f5 f8e9 	bl	8002658 <__aeabi_dsub>
 800d486:	0004      	movs	r4, r0
 800d488:	000d      	movs	r5, r1
 800d48a:	0002      	movs	r2, r0
 800d48c:	000b      	movs	r3, r1
 800d48e:	0030      	movs	r0, r6
 800d490:	0039      	movs	r1, r7
 800d492:	f7f4 fe75 	bl	8002180 <__aeabi_dmul>
 800d496:	2380      	movs	r3, #128	; 0x80
 800d498:	9006      	str	r0, [sp, #24]
 800d49a:	9107      	str	r1, [sp, #28]
 800d49c:	2200      	movs	r2, #0
 800d49e:	0020      	movs	r0, r4
 800d4a0:	0029      	movs	r1, r5
 800d4a2:	05db      	lsls	r3, r3, #23
 800d4a4:	f7f5 f8d8 	bl	8002658 <__aeabi_dsub>
 800d4a8:	0002      	movs	r2, r0
 800d4aa:	000b      	movs	r3, r1
 800d4ac:	9806      	ldr	r0, [sp, #24]
 800d4ae:	9907      	ldr	r1, [sp, #28]
 800d4b0:	f7f4 fa60 	bl	8001974 <__aeabi_ddiv>
 800d4b4:	9a04      	ldr	r2, [sp, #16]
 800d4b6:	9b05      	ldr	r3, [sp, #20]
 800d4b8:	0004      	movs	r4, r0
 800d4ba:	000d      	movs	r5, r1
 800d4bc:	0030      	movs	r0, r6
 800d4be:	0039      	movs	r1, r7
 800d4c0:	f7f4 fe5e 	bl	8002180 <__aeabi_dmul>
 800d4c4:	9a04      	ldr	r2, [sp, #16]
 800d4c6:	9b05      	ldr	r3, [sp, #20]
 800d4c8:	f7f3 feea 	bl	80012a0 <__aeabi_dadd>
 800d4cc:	0002      	movs	r2, r0
 800d4ce:	000b      	movs	r3, r1
 800d4d0:	0020      	movs	r0, r4
 800d4d2:	0029      	movs	r1, r5
 800d4d4:	f7f5 f8c0 	bl	8002658 <__aeabi_dsub>
 800d4d8:	0032      	movs	r2, r6
 800d4da:	003b      	movs	r3, r7
 800d4dc:	f7f5 f8bc 	bl	8002658 <__aeabi_dsub>
 800d4e0:	0002      	movs	r2, r0
 800d4e2:	000b      	movs	r3, r1
 800d4e4:	2000      	movs	r0, #0
 800d4e6:	4930      	ldr	r1, [pc, #192]	; (800d5a8 <__ieee754_pow+0x9ec>)
 800d4e8:	f7f5 f8b6 	bl	8002658 <__aeabi_dsub>
 800d4ec:	9b02      	ldr	r3, [sp, #8]
 800d4ee:	051b      	lsls	r3, r3, #20
 800d4f0:	185b      	adds	r3, r3, r1
 800d4f2:	151a      	asrs	r2, r3, #20
 800d4f4:	2a00      	cmp	r2, #0
 800d4f6:	dc26      	bgt.n	800d546 <__ieee754_pow+0x98a>
 800d4f8:	9a02      	ldr	r2, [sp, #8]
 800d4fa:	f001 f901 	bl	800e700 <scalbn>
 800d4fe:	9a00      	ldr	r2, [sp, #0]
 800d500:	9b01      	ldr	r3, [sp, #4]
 800d502:	f7ff fc2d 	bl	800cd60 <__ieee754_pow+0x1a4>
 800d506:	4a29      	ldr	r2, [pc, #164]	; (800d5ac <__ieee754_pow+0x9f0>)
 800d508:	004b      	lsls	r3, r1, #1
 800d50a:	085b      	lsrs	r3, r3, #1
 800d50c:	4293      	cmp	r3, r2
 800d50e:	dc00      	bgt.n	800d512 <__ieee754_pow+0x956>
 800d510:	e717      	b.n	800d342 <__ieee754_pow+0x786>
 800d512:	4b27      	ldr	r3, [pc, #156]	; (800d5b0 <__ieee754_pow+0x9f4>)
 800d514:	18cb      	adds	r3, r1, r3
 800d516:	4303      	orrs	r3, r0
 800d518:	d009      	beq.n	800d52e <__ieee754_pow+0x972>
 800d51a:	9800      	ldr	r0, [sp, #0]
 800d51c:	9901      	ldr	r1, [sp, #4]
 800d51e:	4a25      	ldr	r2, [pc, #148]	; (800d5b4 <__ieee754_pow+0x9f8>)
 800d520:	4b25      	ldr	r3, [pc, #148]	; (800d5b8 <__ieee754_pow+0x9fc>)
 800d522:	f7f4 fe2d 	bl	8002180 <__aeabi_dmul>
 800d526:	4a23      	ldr	r2, [pc, #140]	; (800d5b4 <__ieee754_pow+0x9f8>)
 800d528:	4b23      	ldr	r3, [pc, #140]	; (800d5b8 <__ieee754_pow+0x9fc>)
 800d52a:	f7ff fc19 	bl	800cd60 <__ieee754_pow+0x1a4>
 800d52e:	0032      	movs	r2, r6
 800d530:	003b      	movs	r3, r7
 800d532:	f7f5 f891 	bl	8002658 <__aeabi_dsub>
 800d536:	9a04      	ldr	r2, [sp, #16]
 800d538:	9b05      	ldr	r3, [sp, #20]
 800d53a:	f7f2 ffa7 	bl	800048c <__aeabi_dcmpge>
 800d53e:	2800      	cmp	r0, #0
 800d540:	d100      	bne.n	800d544 <__ieee754_pow+0x988>
 800d542:	e6fe      	b.n	800d342 <__ieee754_pow+0x786>
 800d544:	e7e9      	b.n	800d51a <__ieee754_pow+0x95e>
 800d546:	0019      	movs	r1, r3
 800d548:	e7d9      	b.n	800d4fe <__ieee754_pow+0x942>
 800d54a:	2300      	movs	r3, #0
 800d54c:	4c16      	ldr	r4, [pc, #88]	; (800d5a8 <__ieee754_pow+0x9ec>)
 800d54e:	f7ff fbec 	bl	800cd2a <__ieee754_pow+0x16e>
 800d552:	46c0      	nop			; (mov r8, r8)
 800d554:	652b82fe 	.word	0x652b82fe
 800d558:	3c971547 	.word	0x3c971547
 800d55c:	3fe00000 	.word	0x3fe00000
 800d560:	fffffc02 	.word	0xfffffc02
 800d564:	fffffc01 	.word	0xfffffc01
 800d568:	000fffff 	.word	0x000fffff
 800d56c:	3fe62e43 	.word	0x3fe62e43
 800d570:	fefa39ef 	.word	0xfefa39ef
 800d574:	3fe62e42 	.word	0x3fe62e42
 800d578:	0ca86c39 	.word	0x0ca86c39
 800d57c:	be205c61 	.word	0xbe205c61
 800d580:	72bea4d0 	.word	0x72bea4d0
 800d584:	3e663769 	.word	0x3e663769
 800d588:	c5d26bf1 	.word	0xc5d26bf1
 800d58c:	3ebbbd41 	.word	0x3ebbbd41
 800d590:	af25de2c 	.word	0xaf25de2c
 800d594:	3f11566a 	.word	0x3f11566a
 800d598:	16bebd93 	.word	0x16bebd93
 800d59c:	3f66c16c 	.word	0x3f66c16c
 800d5a0:	5555553e 	.word	0x5555553e
 800d5a4:	3fc55555 	.word	0x3fc55555
 800d5a8:	3ff00000 	.word	0x3ff00000
 800d5ac:	4090cbff 	.word	0x4090cbff
 800d5b0:	3f6f3400 	.word	0x3f6f3400
 800d5b4:	c2f8f359 	.word	0xc2f8f359
 800d5b8:	01a56e1f 	.word	0x01a56e1f

0800d5bc <__ieee754_rem_pio2>:
 800d5bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5be:	004b      	lsls	r3, r1, #1
 800d5c0:	b091      	sub	sp, #68	; 0x44
 800d5c2:	085b      	lsrs	r3, r3, #1
 800d5c4:	9302      	str	r3, [sp, #8]
 800d5c6:	0017      	movs	r7, r2
 800d5c8:	4bb6      	ldr	r3, [pc, #728]	; (800d8a4 <__ieee754_rem_pio2+0x2e8>)
 800d5ca:	9a02      	ldr	r2, [sp, #8]
 800d5cc:	0004      	movs	r4, r0
 800d5ce:	000d      	movs	r5, r1
 800d5d0:	9109      	str	r1, [sp, #36]	; 0x24
 800d5d2:	429a      	cmp	r2, r3
 800d5d4:	dc09      	bgt.n	800d5ea <__ieee754_rem_pio2+0x2e>
 800d5d6:	0002      	movs	r2, r0
 800d5d8:	000b      	movs	r3, r1
 800d5da:	603a      	str	r2, [r7, #0]
 800d5dc:	607b      	str	r3, [r7, #4]
 800d5de:	2200      	movs	r2, #0
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	60ba      	str	r2, [r7, #8]
 800d5e4:	60fb      	str	r3, [r7, #12]
 800d5e6:	2600      	movs	r6, #0
 800d5e8:	e025      	b.n	800d636 <__ieee754_rem_pio2+0x7a>
 800d5ea:	4baf      	ldr	r3, [pc, #700]	; (800d8a8 <__ieee754_rem_pio2+0x2ec>)
 800d5ec:	9a02      	ldr	r2, [sp, #8]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	dd00      	ble.n	800d5f4 <__ieee754_rem_pio2+0x38>
 800d5f2:	e06e      	b.n	800d6d2 <__ieee754_rem_pio2+0x116>
 800d5f4:	4ead      	ldr	r6, [pc, #692]	; (800d8ac <__ieee754_rem_pio2+0x2f0>)
 800d5f6:	4aae      	ldr	r2, [pc, #696]	; (800d8b0 <__ieee754_rem_pio2+0x2f4>)
 800d5f8:	2d00      	cmp	r5, #0
 800d5fa:	dd35      	ble.n	800d668 <__ieee754_rem_pio2+0xac>
 800d5fc:	0020      	movs	r0, r4
 800d5fe:	0029      	movs	r1, r5
 800d600:	4baa      	ldr	r3, [pc, #680]	; (800d8ac <__ieee754_rem_pio2+0x2f0>)
 800d602:	f7f5 f829 	bl	8002658 <__aeabi_dsub>
 800d606:	9b02      	ldr	r3, [sp, #8]
 800d608:	0004      	movs	r4, r0
 800d60a:	000d      	movs	r5, r1
 800d60c:	42b3      	cmp	r3, r6
 800d60e:	d015      	beq.n	800d63c <__ieee754_rem_pio2+0x80>
 800d610:	4aa8      	ldr	r2, [pc, #672]	; (800d8b4 <__ieee754_rem_pio2+0x2f8>)
 800d612:	4ba9      	ldr	r3, [pc, #676]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d614:	f7f5 f820 	bl	8002658 <__aeabi_dsub>
 800d618:	0002      	movs	r2, r0
 800d61a:	000b      	movs	r3, r1
 800d61c:	0020      	movs	r0, r4
 800d61e:	603a      	str	r2, [r7, #0]
 800d620:	607b      	str	r3, [r7, #4]
 800d622:	0029      	movs	r1, r5
 800d624:	f7f5 f818 	bl	8002658 <__aeabi_dsub>
 800d628:	4aa2      	ldr	r2, [pc, #648]	; (800d8b4 <__ieee754_rem_pio2+0x2f8>)
 800d62a:	4ba3      	ldr	r3, [pc, #652]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d62c:	f7f5 f814 	bl	8002658 <__aeabi_dsub>
 800d630:	2601      	movs	r6, #1
 800d632:	60b8      	str	r0, [r7, #8]
 800d634:	60f9      	str	r1, [r7, #12]
 800d636:	0030      	movs	r0, r6
 800d638:	b011      	add	sp, #68	; 0x44
 800d63a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d63c:	22d3      	movs	r2, #211	; 0xd3
 800d63e:	4b9e      	ldr	r3, [pc, #632]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d640:	0552      	lsls	r2, r2, #21
 800d642:	f7f5 f809 	bl	8002658 <__aeabi_dsub>
 800d646:	4a9d      	ldr	r2, [pc, #628]	; (800d8bc <__ieee754_rem_pio2+0x300>)
 800d648:	4b9d      	ldr	r3, [pc, #628]	; (800d8c0 <__ieee754_rem_pio2+0x304>)
 800d64a:	0004      	movs	r4, r0
 800d64c:	000d      	movs	r5, r1
 800d64e:	f7f5 f803 	bl	8002658 <__aeabi_dsub>
 800d652:	0002      	movs	r2, r0
 800d654:	000b      	movs	r3, r1
 800d656:	0020      	movs	r0, r4
 800d658:	603a      	str	r2, [r7, #0]
 800d65a:	607b      	str	r3, [r7, #4]
 800d65c:	0029      	movs	r1, r5
 800d65e:	f7f4 fffb 	bl	8002658 <__aeabi_dsub>
 800d662:	4a96      	ldr	r2, [pc, #600]	; (800d8bc <__ieee754_rem_pio2+0x300>)
 800d664:	4b96      	ldr	r3, [pc, #600]	; (800d8c0 <__ieee754_rem_pio2+0x304>)
 800d666:	e7e1      	b.n	800d62c <__ieee754_rem_pio2+0x70>
 800d668:	0020      	movs	r0, r4
 800d66a:	0029      	movs	r1, r5
 800d66c:	4b8f      	ldr	r3, [pc, #572]	; (800d8ac <__ieee754_rem_pio2+0x2f0>)
 800d66e:	f7f3 fe17 	bl	80012a0 <__aeabi_dadd>
 800d672:	9b02      	ldr	r3, [sp, #8]
 800d674:	0004      	movs	r4, r0
 800d676:	000d      	movs	r5, r1
 800d678:	42b3      	cmp	r3, r6
 800d67a:	d014      	beq.n	800d6a6 <__ieee754_rem_pio2+0xea>
 800d67c:	4a8d      	ldr	r2, [pc, #564]	; (800d8b4 <__ieee754_rem_pio2+0x2f8>)
 800d67e:	4b8e      	ldr	r3, [pc, #568]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d680:	f7f3 fe0e 	bl	80012a0 <__aeabi_dadd>
 800d684:	0002      	movs	r2, r0
 800d686:	000b      	movs	r3, r1
 800d688:	0020      	movs	r0, r4
 800d68a:	603a      	str	r2, [r7, #0]
 800d68c:	607b      	str	r3, [r7, #4]
 800d68e:	0029      	movs	r1, r5
 800d690:	f7f4 ffe2 	bl	8002658 <__aeabi_dsub>
 800d694:	4a87      	ldr	r2, [pc, #540]	; (800d8b4 <__ieee754_rem_pio2+0x2f8>)
 800d696:	4b88      	ldr	r3, [pc, #544]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d698:	f7f3 fe02 	bl	80012a0 <__aeabi_dadd>
 800d69c:	2601      	movs	r6, #1
 800d69e:	60b8      	str	r0, [r7, #8]
 800d6a0:	60f9      	str	r1, [r7, #12]
 800d6a2:	4276      	negs	r6, r6
 800d6a4:	e7c7      	b.n	800d636 <__ieee754_rem_pio2+0x7a>
 800d6a6:	22d3      	movs	r2, #211	; 0xd3
 800d6a8:	4b83      	ldr	r3, [pc, #524]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d6aa:	0552      	lsls	r2, r2, #21
 800d6ac:	f7f3 fdf8 	bl	80012a0 <__aeabi_dadd>
 800d6b0:	4a82      	ldr	r2, [pc, #520]	; (800d8bc <__ieee754_rem_pio2+0x300>)
 800d6b2:	4b83      	ldr	r3, [pc, #524]	; (800d8c0 <__ieee754_rem_pio2+0x304>)
 800d6b4:	0004      	movs	r4, r0
 800d6b6:	000d      	movs	r5, r1
 800d6b8:	f7f3 fdf2 	bl	80012a0 <__aeabi_dadd>
 800d6bc:	0002      	movs	r2, r0
 800d6be:	000b      	movs	r3, r1
 800d6c0:	0020      	movs	r0, r4
 800d6c2:	603a      	str	r2, [r7, #0]
 800d6c4:	607b      	str	r3, [r7, #4]
 800d6c6:	0029      	movs	r1, r5
 800d6c8:	f7f4 ffc6 	bl	8002658 <__aeabi_dsub>
 800d6cc:	4a7b      	ldr	r2, [pc, #492]	; (800d8bc <__ieee754_rem_pio2+0x300>)
 800d6ce:	4b7c      	ldr	r3, [pc, #496]	; (800d8c0 <__ieee754_rem_pio2+0x304>)
 800d6d0:	e7e2      	b.n	800d698 <__ieee754_rem_pio2+0xdc>
 800d6d2:	4b7c      	ldr	r3, [pc, #496]	; (800d8c4 <__ieee754_rem_pio2+0x308>)
 800d6d4:	9a02      	ldr	r2, [sp, #8]
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	dd00      	ble.n	800d6dc <__ieee754_rem_pio2+0x120>
 800d6da:	e0d3      	b.n	800d884 <__ieee754_rem_pio2+0x2c8>
 800d6dc:	0020      	movs	r0, r4
 800d6de:	0029      	movs	r1, r5
 800d6e0:	f7fe fe84 	bl	800c3ec <fabs>
 800d6e4:	4a78      	ldr	r2, [pc, #480]	; (800d8c8 <__ieee754_rem_pio2+0x30c>)
 800d6e6:	4b79      	ldr	r3, [pc, #484]	; (800d8cc <__ieee754_rem_pio2+0x310>)
 800d6e8:	0004      	movs	r4, r0
 800d6ea:	000d      	movs	r5, r1
 800d6ec:	f7f4 fd48 	bl	8002180 <__aeabi_dmul>
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	4b77      	ldr	r3, [pc, #476]	; (800d8d0 <__ieee754_rem_pio2+0x314>)
 800d6f4:	f7f3 fdd4 	bl	80012a0 <__aeabi_dadd>
 800d6f8:	f7f5 fb5e 	bl	8002db8 <__aeabi_d2iz>
 800d6fc:	0006      	movs	r6, r0
 800d6fe:	f7f5 fb91 	bl	8002e24 <__aeabi_i2d>
 800d702:	4a6b      	ldr	r2, [pc, #428]	; (800d8b0 <__ieee754_rem_pio2+0x2f4>)
 800d704:	4b69      	ldr	r3, [pc, #420]	; (800d8ac <__ieee754_rem_pio2+0x2f0>)
 800d706:	9006      	str	r0, [sp, #24]
 800d708:	9107      	str	r1, [sp, #28]
 800d70a:	f7f4 fd39 	bl	8002180 <__aeabi_dmul>
 800d70e:	0002      	movs	r2, r0
 800d710:	000b      	movs	r3, r1
 800d712:	0020      	movs	r0, r4
 800d714:	0029      	movs	r1, r5
 800d716:	f7f4 ff9f 	bl	8002658 <__aeabi_dsub>
 800d71a:	4a66      	ldr	r2, [pc, #408]	; (800d8b4 <__ieee754_rem_pio2+0x2f8>)
 800d71c:	9004      	str	r0, [sp, #16]
 800d71e:	9105      	str	r1, [sp, #20]
 800d720:	9806      	ldr	r0, [sp, #24]
 800d722:	9907      	ldr	r1, [sp, #28]
 800d724:	4b64      	ldr	r3, [pc, #400]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d726:	f7f4 fd2b 	bl	8002180 <__aeabi_dmul>
 800d72a:	0004      	movs	r4, r0
 800d72c:	000d      	movs	r5, r1
 800d72e:	2e1f      	cmp	r6, #31
 800d730:	dc0f      	bgt.n	800d752 <__ieee754_rem_pio2+0x196>
 800d732:	4a68      	ldr	r2, [pc, #416]	; (800d8d4 <__ieee754_rem_pio2+0x318>)
 800d734:	1e73      	subs	r3, r6, #1
 800d736:	009b      	lsls	r3, r3, #2
 800d738:	589b      	ldr	r3, [r3, r2]
 800d73a:	9a02      	ldr	r2, [sp, #8]
 800d73c:	4293      	cmp	r3, r2
 800d73e:	d008      	beq.n	800d752 <__ieee754_rem_pio2+0x196>
 800d740:	9804      	ldr	r0, [sp, #16]
 800d742:	9905      	ldr	r1, [sp, #20]
 800d744:	0022      	movs	r2, r4
 800d746:	002b      	movs	r3, r5
 800d748:	f7f4 ff86 	bl	8002658 <__aeabi_dsub>
 800d74c:	6038      	str	r0, [r7, #0]
 800d74e:	6079      	str	r1, [r7, #4]
 800d750:	e012      	b.n	800d778 <__ieee754_rem_pio2+0x1bc>
 800d752:	0022      	movs	r2, r4
 800d754:	9804      	ldr	r0, [sp, #16]
 800d756:	9905      	ldr	r1, [sp, #20]
 800d758:	002b      	movs	r3, r5
 800d75a:	f7f4 ff7d 	bl	8002658 <__aeabi_dsub>
 800d75e:	9b02      	ldr	r3, [sp, #8]
 800d760:	151b      	asrs	r3, r3, #20
 800d762:	9308      	str	r3, [sp, #32]
 800d764:	9a08      	ldr	r2, [sp, #32]
 800d766:	004b      	lsls	r3, r1, #1
 800d768:	0d5b      	lsrs	r3, r3, #21
 800d76a:	1ad3      	subs	r3, r2, r3
 800d76c:	2b10      	cmp	r3, #16
 800d76e:	dc21      	bgt.n	800d7b4 <__ieee754_rem_pio2+0x1f8>
 800d770:	0002      	movs	r2, r0
 800d772:	000b      	movs	r3, r1
 800d774:	603a      	str	r2, [r7, #0]
 800d776:	607b      	str	r3, [r7, #4]
 800d778:	9804      	ldr	r0, [sp, #16]
 800d77a:	9905      	ldr	r1, [sp, #20]
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	683a      	ldr	r2, [r7, #0]
 800d780:	9302      	str	r3, [sp, #8]
 800d782:	9b02      	ldr	r3, [sp, #8]
 800d784:	f7f4 ff68 	bl	8002658 <__aeabi_dsub>
 800d788:	0022      	movs	r2, r4
 800d78a:	002b      	movs	r3, r5
 800d78c:	f7f4 ff64 	bl	8002658 <__aeabi_dsub>
 800d790:	000b      	movs	r3, r1
 800d792:	0002      	movs	r2, r0
 800d794:	60ba      	str	r2, [r7, #8]
 800d796:	60fb      	str	r3, [r7, #12]
 800d798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	db00      	blt.n	800d7a0 <__ieee754_rem_pio2+0x1e4>
 800d79e:	e74a      	b.n	800d636 <__ieee754_rem_pio2+0x7a>
 800d7a0:	2280      	movs	r2, #128	; 0x80
 800d7a2:	0612      	lsls	r2, r2, #24
 800d7a4:	4694      	mov	ip, r2
 800d7a6:	9b02      	ldr	r3, [sp, #8]
 800d7a8:	1889      	adds	r1, r1, r2
 800d7aa:	4463      	add	r3, ip
 800d7ac:	607b      	str	r3, [r7, #4]
 800d7ae:	60b8      	str	r0, [r7, #8]
 800d7b0:	60f9      	str	r1, [r7, #12]
 800d7b2:	e776      	b.n	800d6a2 <__ieee754_rem_pio2+0xe6>
 800d7b4:	22d3      	movs	r2, #211	; 0xd3
 800d7b6:	9806      	ldr	r0, [sp, #24]
 800d7b8:	9907      	ldr	r1, [sp, #28]
 800d7ba:	4b3f      	ldr	r3, [pc, #252]	; (800d8b8 <__ieee754_rem_pio2+0x2fc>)
 800d7bc:	0552      	lsls	r2, r2, #21
 800d7be:	f7f4 fcdf 	bl	8002180 <__aeabi_dmul>
 800d7c2:	0004      	movs	r4, r0
 800d7c4:	000d      	movs	r5, r1
 800d7c6:	0002      	movs	r2, r0
 800d7c8:	000b      	movs	r3, r1
 800d7ca:	9804      	ldr	r0, [sp, #16]
 800d7cc:	9905      	ldr	r1, [sp, #20]
 800d7ce:	f7f4 ff43 	bl	8002658 <__aeabi_dsub>
 800d7d2:	0002      	movs	r2, r0
 800d7d4:	000b      	movs	r3, r1
 800d7d6:	9002      	str	r0, [sp, #8]
 800d7d8:	9103      	str	r1, [sp, #12]
 800d7da:	9804      	ldr	r0, [sp, #16]
 800d7dc:	9905      	ldr	r1, [sp, #20]
 800d7de:	f7f4 ff3b 	bl	8002658 <__aeabi_dsub>
 800d7e2:	0022      	movs	r2, r4
 800d7e4:	002b      	movs	r3, r5
 800d7e6:	f7f4 ff37 	bl	8002658 <__aeabi_dsub>
 800d7ea:	0004      	movs	r4, r0
 800d7ec:	000d      	movs	r5, r1
 800d7ee:	9806      	ldr	r0, [sp, #24]
 800d7f0:	9907      	ldr	r1, [sp, #28]
 800d7f2:	4a32      	ldr	r2, [pc, #200]	; (800d8bc <__ieee754_rem_pio2+0x300>)
 800d7f4:	4b32      	ldr	r3, [pc, #200]	; (800d8c0 <__ieee754_rem_pio2+0x304>)
 800d7f6:	f7f4 fcc3 	bl	8002180 <__aeabi_dmul>
 800d7fa:	0022      	movs	r2, r4
 800d7fc:	002b      	movs	r3, r5
 800d7fe:	f7f4 ff2b 	bl	8002658 <__aeabi_dsub>
 800d802:	0002      	movs	r2, r0
 800d804:	000b      	movs	r3, r1
 800d806:	0004      	movs	r4, r0
 800d808:	000d      	movs	r5, r1
 800d80a:	9802      	ldr	r0, [sp, #8]
 800d80c:	9903      	ldr	r1, [sp, #12]
 800d80e:	f7f4 ff23 	bl	8002658 <__aeabi_dsub>
 800d812:	9a08      	ldr	r2, [sp, #32]
 800d814:	004b      	lsls	r3, r1, #1
 800d816:	0d5b      	lsrs	r3, r3, #21
 800d818:	1ad3      	subs	r3, r2, r3
 800d81a:	2b31      	cmp	r3, #49	; 0x31
 800d81c:	dc08      	bgt.n	800d830 <__ieee754_rem_pio2+0x274>
 800d81e:	0002      	movs	r2, r0
 800d820:	000b      	movs	r3, r1
 800d822:	603a      	str	r2, [r7, #0]
 800d824:	607b      	str	r3, [r7, #4]
 800d826:	9a02      	ldr	r2, [sp, #8]
 800d828:	9b03      	ldr	r3, [sp, #12]
 800d82a:	9204      	str	r2, [sp, #16]
 800d82c:	9305      	str	r3, [sp, #20]
 800d82e:	e7a3      	b.n	800d778 <__ieee754_rem_pio2+0x1bc>
 800d830:	22b8      	movs	r2, #184	; 0xb8
 800d832:	9806      	ldr	r0, [sp, #24]
 800d834:	9907      	ldr	r1, [sp, #28]
 800d836:	4b22      	ldr	r3, [pc, #136]	; (800d8c0 <__ieee754_rem_pio2+0x304>)
 800d838:	0592      	lsls	r2, r2, #22
 800d83a:	f7f4 fca1 	bl	8002180 <__aeabi_dmul>
 800d83e:	0004      	movs	r4, r0
 800d840:	000d      	movs	r5, r1
 800d842:	0002      	movs	r2, r0
 800d844:	000b      	movs	r3, r1
 800d846:	9802      	ldr	r0, [sp, #8]
 800d848:	9903      	ldr	r1, [sp, #12]
 800d84a:	f7f4 ff05 	bl	8002658 <__aeabi_dsub>
 800d84e:	0002      	movs	r2, r0
 800d850:	000b      	movs	r3, r1
 800d852:	9004      	str	r0, [sp, #16]
 800d854:	9105      	str	r1, [sp, #20]
 800d856:	9802      	ldr	r0, [sp, #8]
 800d858:	9903      	ldr	r1, [sp, #12]
 800d85a:	f7f4 fefd 	bl	8002658 <__aeabi_dsub>
 800d85e:	0022      	movs	r2, r4
 800d860:	002b      	movs	r3, r5
 800d862:	f7f4 fef9 	bl	8002658 <__aeabi_dsub>
 800d866:	0004      	movs	r4, r0
 800d868:	000d      	movs	r5, r1
 800d86a:	9806      	ldr	r0, [sp, #24]
 800d86c:	9907      	ldr	r1, [sp, #28]
 800d86e:	4a1a      	ldr	r2, [pc, #104]	; (800d8d8 <__ieee754_rem_pio2+0x31c>)
 800d870:	4b1a      	ldr	r3, [pc, #104]	; (800d8dc <__ieee754_rem_pio2+0x320>)
 800d872:	f7f4 fc85 	bl	8002180 <__aeabi_dmul>
 800d876:	0022      	movs	r2, r4
 800d878:	002b      	movs	r3, r5
 800d87a:	f7f4 feed 	bl	8002658 <__aeabi_dsub>
 800d87e:	0004      	movs	r4, r0
 800d880:	000d      	movs	r5, r1
 800d882:	e75d      	b.n	800d740 <__ieee754_rem_pio2+0x184>
 800d884:	4b16      	ldr	r3, [pc, #88]	; (800d8e0 <__ieee754_rem_pio2+0x324>)
 800d886:	9a02      	ldr	r2, [sp, #8]
 800d888:	429a      	cmp	r2, r3
 800d88a:	dd2b      	ble.n	800d8e4 <__ieee754_rem_pio2+0x328>
 800d88c:	0022      	movs	r2, r4
 800d88e:	002b      	movs	r3, r5
 800d890:	0020      	movs	r0, r4
 800d892:	0029      	movs	r1, r5
 800d894:	f7f4 fee0 	bl	8002658 <__aeabi_dsub>
 800d898:	60b8      	str	r0, [r7, #8]
 800d89a:	60f9      	str	r1, [r7, #12]
 800d89c:	6038      	str	r0, [r7, #0]
 800d89e:	6079      	str	r1, [r7, #4]
 800d8a0:	e6a1      	b.n	800d5e6 <__ieee754_rem_pio2+0x2a>
 800d8a2:	46c0      	nop			; (mov r8, r8)
 800d8a4:	3fe921fb 	.word	0x3fe921fb
 800d8a8:	4002d97b 	.word	0x4002d97b
 800d8ac:	3ff921fb 	.word	0x3ff921fb
 800d8b0:	54400000 	.word	0x54400000
 800d8b4:	1a626331 	.word	0x1a626331
 800d8b8:	3dd0b461 	.word	0x3dd0b461
 800d8bc:	2e037073 	.word	0x2e037073
 800d8c0:	3ba3198a 	.word	0x3ba3198a
 800d8c4:	413921fb 	.word	0x413921fb
 800d8c8:	6dc9c883 	.word	0x6dc9c883
 800d8cc:	3fe45f30 	.word	0x3fe45f30
 800d8d0:	3fe00000 	.word	0x3fe00000
 800d8d4:	0800f010 	.word	0x0800f010
 800d8d8:	252049c1 	.word	0x252049c1
 800d8dc:	397b839a 	.word	0x397b839a
 800d8e0:	7fefffff 	.word	0x7fefffff
 800d8e4:	9a02      	ldr	r2, [sp, #8]
 800d8e6:	0020      	movs	r0, r4
 800d8e8:	1516      	asrs	r6, r2, #20
 800d8ea:	4a27      	ldr	r2, [pc, #156]	; (800d988 <__ieee754_rem_pio2+0x3cc>)
 800d8ec:	18b6      	adds	r6, r6, r2
 800d8ee:	9a02      	ldr	r2, [sp, #8]
 800d8f0:	0533      	lsls	r3, r6, #20
 800d8f2:	1ad5      	subs	r5, r2, r3
 800d8f4:	0029      	movs	r1, r5
 800d8f6:	f7f5 fa5f 	bl	8002db8 <__aeabi_d2iz>
 800d8fa:	f7f5 fa93 	bl	8002e24 <__aeabi_i2d>
 800d8fe:	0002      	movs	r2, r0
 800d900:	000b      	movs	r3, r1
 800d902:	0020      	movs	r0, r4
 800d904:	0029      	movs	r1, r5
 800d906:	920a      	str	r2, [sp, #40]	; 0x28
 800d908:	930b      	str	r3, [sp, #44]	; 0x2c
 800d90a:	f7f4 fea5 	bl	8002658 <__aeabi_dsub>
 800d90e:	2200      	movs	r2, #0
 800d910:	4b1e      	ldr	r3, [pc, #120]	; (800d98c <__ieee754_rem_pio2+0x3d0>)
 800d912:	f7f4 fc35 	bl	8002180 <__aeabi_dmul>
 800d916:	000d      	movs	r5, r1
 800d918:	0004      	movs	r4, r0
 800d91a:	f7f5 fa4d 	bl	8002db8 <__aeabi_d2iz>
 800d91e:	f7f5 fa81 	bl	8002e24 <__aeabi_i2d>
 800d922:	0002      	movs	r2, r0
 800d924:	000b      	movs	r3, r1
 800d926:	0020      	movs	r0, r4
 800d928:	0029      	movs	r1, r5
 800d92a:	920c      	str	r2, [sp, #48]	; 0x30
 800d92c:	930d      	str	r3, [sp, #52]	; 0x34
 800d92e:	f7f4 fe93 	bl	8002658 <__aeabi_dsub>
 800d932:	2200      	movs	r2, #0
 800d934:	4b15      	ldr	r3, [pc, #84]	; (800d98c <__ieee754_rem_pio2+0x3d0>)
 800d936:	f7f4 fc23 	bl	8002180 <__aeabi_dmul>
 800d93a:	2503      	movs	r5, #3
 800d93c:	900e      	str	r0, [sp, #56]	; 0x38
 800d93e:	910f      	str	r1, [sp, #60]	; 0x3c
 800d940:	ac0a      	add	r4, sp, #40	; 0x28
 800d942:	2200      	movs	r2, #0
 800d944:	6920      	ldr	r0, [r4, #16]
 800d946:	6961      	ldr	r1, [r4, #20]
 800d948:	2300      	movs	r3, #0
 800d94a:	9502      	str	r5, [sp, #8]
 800d94c:	3c08      	subs	r4, #8
 800d94e:	3d01      	subs	r5, #1
 800d950:	f7f2 fd78 	bl	8000444 <__aeabi_dcmpeq>
 800d954:	2800      	cmp	r0, #0
 800d956:	d1f4      	bne.n	800d942 <__ieee754_rem_pio2+0x386>
 800d958:	4b0d      	ldr	r3, [pc, #52]	; (800d990 <__ieee754_rem_pio2+0x3d4>)
 800d95a:	0032      	movs	r2, r6
 800d95c:	9301      	str	r3, [sp, #4]
 800d95e:	2302      	movs	r3, #2
 800d960:	0039      	movs	r1, r7
 800d962:	9300      	str	r3, [sp, #0]
 800d964:	a80a      	add	r0, sp, #40	; 0x28
 800d966:	9b02      	ldr	r3, [sp, #8]
 800d968:	f000 f988 	bl	800dc7c <__kernel_rem_pio2>
 800d96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d96e:	0006      	movs	r6, r0
 800d970:	2b00      	cmp	r3, #0
 800d972:	db00      	blt.n	800d976 <__ieee754_rem_pio2+0x3ba>
 800d974:	e65f      	b.n	800d636 <__ieee754_rem_pio2+0x7a>
 800d976:	2280      	movs	r2, #128	; 0x80
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	0612      	lsls	r2, r2, #24
 800d97c:	189b      	adds	r3, r3, r2
 800d97e:	607b      	str	r3, [r7, #4]
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	189b      	adds	r3, r3, r2
 800d984:	60fb      	str	r3, [r7, #12]
 800d986:	e68c      	b.n	800d6a2 <__ieee754_rem_pio2+0xe6>
 800d988:	fffffbea 	.word	0xfffffbea
 800d98c:	41700000 	.word	0x41700000
 800d990:	0800f090 	.word	0x0800f090

0800d994 <__ieee754_sqrt>:
 800d994:	4b56      	ldr	r3, [pc, #344]	; (800daf0 <__ieee754_sqrt+0x15c>)
 800d996:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d998:	0002      	movs	r2, r0
 800d99a:	0005      	movs	r5, r0
 800d99c:	0018      	movs	r0, r3
 800d99e:	000c      	movs	r4, r1
 800d9a0:	b085      	sub	sp, #20
 800d9a2:	4008      	ands	r0, r1
 800d9a4:	4298      	cmp	r0, r3
 800d9a6:	d10f      	bne.n	800d9c8 <__ieee754_sqrt+0x34>
 800d9a8:	000b      	movs	r3, r1
 800d9aa:	0028      	movs	r0, r5
 800d9ac:	f7f4 fbe8 	bl	8002180 <__aeabi_dmul>
 800d9b0:	0002      	movs	r2, r0
 800d9b2:	000b      	movs	r3, r1
 800d9b4:	0028      	movs	r0, r5
 800d9b6:	0021      	movs	r1, r4
 800d9b8:	f7f3 fc72 	bl	80012a0 <__aeabi_dadd>
 800d9bc:	0005      	movs	r5, r0
 800d9be:	000c      	movs	r4, r1
 800d9c0:	0028      	movs	r0, r5
 800d9c2:	0021      	movs	r1, r4
 800d9c4:	b005      	add	sp, #20
 800d9c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9c8:	2900      	cmp	r1, #0
 800d9ca:	dc10      	bgt.n	800d9ee <__ieee754_sqrt+0x5a>
 800d9cc:	004b      	lsls	r3, r1, #1
 800d9ce:	085b      	lsrs	r3, r3, #1
 800d9d0:	432b      	orrs	r3, r5
 800d9d2:	d0f5      	beq.n	800d9c0 <__ieee754_sqrt+0x2c>
 800d9d4:	2000      	movs	r0, #0
 800d9d6:	4281      	cmp	r1, r0
 800d9d8:	d100      	bne.n	800d9dc <__ieee754_sqrt+0x48>
 800d9da:	e080      	b.n	800dade <__ieee754_sqrt+0x14a>
 800d9dc:	000b      	movs	r3, r1
 800d9de:	0028      	movs	r0, r5
 800d9e0:	f7f4 fe3a 	bl	8002658 <__aeabi_dsub>
 800d9e4:	0002      	movs	r2, r0
 800d9e6:	000b      	movs	r3, r1
 800d9e8:	f7f3 ffc4 	bl	8001974 <__aeabi_ddiv>
 800d9ec:	e7e6      	b.n	800d9bc <__ieee754_sqrt+0x28>
 800d9ee:	1508      	asrs	r0, r1, #20
 800d9f0:	d075      	beq.n	800dade <__ieee754_sqrt+0x14a>
 800d9f2:	4b40      	ldr	r3, [pc, #256]	; (800daf4 <__ieee754_sqrt+0x160>)
 800d9f4:	0309      	lsls	r1, r1, #12
 800d9f6:	18c4      	adds	r4, r0, r3
 800d9f8:	2380      	movs	r3, #128	; 0x80
 800d9fa:	0b09      	lsrs	r1, r1, #12
 800d9fc:	035b      	lsls	r3, r3, #13
 800d9fe:	4319      	orrs	r1, r3
 800da00:	07c3      	lsls	r3, r0, #31
 800da02:	d403      	bmi.n	800da0c <__ieee754_sqrt+0x78>
 800da04:	0fd3      	lsrs	r3, r2, #31
 800da06:	0049      	lsls	r1, r1, #1
 800da08:	18c9      	adds	r1, r1, r3
 800da0a:	0052      	lsls	r2, r2, #1
 800da0c:	1063      	asrs	r3, r4, #1
 800da0e:	2400      	movs	r4, #0
 800da10:	0049      	lsls	r1, r1, #1
 800da12:	9303      	str	r3, [sp, #12]
 800da14:	0fd3      	lsrs	r3, r2, #31
 800da16:	18cb      	adds	r3, r1, r3
 800da18:	2180      	movs	r1, #128	; 0x80
 800da1a:	2516      	movs	r5, #22
 800da1c:	0020      	movs	r0, r4
 800da1e:	0052      	lsls	r2, r2, #1
 800da20:	0389      	lsls	r1, r1, #14
 800da22:	1846      	adds	r6, r0, r1
 800da24:	429e      	cmp	r6, r3
 800da26:	dc02      	bgt.n	800da2e <__ieee754_sqrt+0x9a>
 800da28:	1870      	adds	r0, r6, r1
 800da2a:	1b9b      	subs	r3, r3, r6
 800da2c:	1864      	adds	r4, r4, r1
 800da2e:	0fd6      	lsrs	r6, r2, #31
 800da30:	005b      	lsls	r3, r3, #1
 800da32:	3d01      	subs	r5, #1
 800da34:	18f3      	adds	r3, r6, r3
 800da36:	0052      	lsls	r2, r2, #1
 800da38:	0849      	lsrs	r1, r1, #1
 800da3a:	2d00      	cmp	r5, #0
 800da3c:	d1f1      	bne.n	800da22 <__ieee754_sqrt+0x8e>
 800da3e:	2620      	movs	r6, #32
 800da40:	2780      	movs	r7, #128	; 0x80
 800da42:	0029      	movs	r1, r5
 800da44:	9601      	str	r6, [sp, #4]
 800da46:	063f      	lsls	r7, r7, #24
 800da48:	197e      	adds	r6, r7, r5
 800da4a:	46b4      	mov	ip, r6
 800da4c:	4283      	cmp	r3, r0
 800da4e:	dc02      	bgt.n	800da56 <__ieee754_sqrt+0xc2>
 800da50:	d114      	bne.n	800da7c <__ieee754_sqrt+0xe8>
 800da52:	4296      	cmp	r6, r2
 800da54:	d812      	bhi.n	800da7c <__ieee754_sqrt+0xe8>
 800da56:	4665      	mov	r5, ip
 800da58:	4666      	mov	r6, ip
 800da5a:	19ed      	adds	r5, r5, r7
 800da5c:	9002      	str	r0, [sp, #8]
 800da5e:	2e00      	cmp	r6, #0
 800da60:	da03      	bge.n	800da6a <__ieee754_sqrt+0xd6>
 800da62:	43ee      	mvns	r6, r5
 800da64:	0ff6      	lsrs	r6, r6, #31
 800da66:	1986      	adds	r6, r0, r6
 800da68:	9602      	str	r6, [sp, #8]
 800da6a:	1a1b      	subs	r3, r3, r0
 800da6c:	4562      	cmp	r2, ip
 800da6e:	4180      	sbcs	r0, r0
 800da70:	4240      	negs	r0, r0
 800da72:	1a1b      	subs	r3, r3, r0
 800da74:	4660      	mov	r0, ip
 800da76:	1a12      	subs	r2, r2, r0
 800da78:	9802      	ldr	r0, [sp, #8]
 800da7a:	19c9      	adds	r1, r1, r7
 800da7c:	0fd6      	lsrs	r6, r2, #31
 800da7e:	005b      	lsls	r3, r3, #1
 800da80:	18f3      	adds	r3, r6, r3
 800da82:	9e01      	ldr	r6, [sp, #4]
 800da84:	0052      	lsls	r2, r2, #1
 800da86:	3e01      	subs	r6, #1
 800da88:	087f      	lsrs	r7, r7, #1
 800da8a:	9601      	str	r6, [sp, #4]
 800da8c:	2e00      	cmp	r6, #0
 800da8e:	d1db      	bne.n	800da48 <__ieee754_sqrt+0xb4>
 800da90:	4313      	orrs	r3, r2
 800da92:	d003      	beq.n	800da9c <__ieee754_sqrt+0x108>
 800da94:	1c4b      	adds	r3, r1, #1
 800da96:	d127      	bne.n	800dae8 <__ieee754_sqrt+0x154>
 800da98:	0031      	movs	r1, r6
 800da9a:	3401      	adds	r4, #1
 800da9c:	4b16      	ldr	r3, [pc, #88]	; (800daf8 <__ieee754_sqrt+0x164>)
 800da9e:	1060      	asrs	r0, r4, #1
 800daa0:	18c0      	adds	r0, r0, r3
 800daa2:	0849      	lsrs	r1, r1, #1
 800daa4:	07e3      	lsls	r3, r4, #31
 800daa6:	d502      	bpl.n	800daae <__ieee754_sqrt+0x11a>
 800daa8:	2380      	movs	r3, #128	; 0x80
 800daaa:	061b      	lsls	r3, r3, #24
 800daac:	4319      	orrs	r1, r3
 800daae:	9b03      	ldr	r3, [sp, #12]
 800dab0:	000d      	movs	r5, r1
 800dab2:	051c      	lsls	r4, r3, #20
 800dab4:	1823      	adds	r3, r4, r0
 800dab6:	001c      	movs	r4, r3
 800dab8:	e782      	b.n	800d9c0 <__ieee754_sqrt+0x2c>
 800daba:	0ad1      	lsrs	r1, r2, #11
 800dabc:	3b15      	subs	r3, #21
 800dabe:	0552      	lsls	r2, r2, #21
 800dac0:	2900      	cmp	r1, #0
 800dac2:	d0fa      	beq.n	800daba <__ieee754_sqrt+0x126>
 800dac4:	2480      	movs	r4, #128	; 0x80
 800dac6:	0364      	lsls	r4, r4, #13
 800dac8:	4221      	tst	r1, r4
 800daca:	d00a      	beq.n	800dae2 <__ieee754_sqrt+0x14e>
 800dacc:	2420      	movs	r4, #32
 800dace:	0016      	movs	r6, r2
 800dad0:	1a24      	subs	r4, r4, r0
 800dad2:	40e6      	lsrs	r6, r4
 800dad4:	1e45      	subs	r5, r0, #1
 800dad6:	4082      	lsls	r2, r0
 800dad8:	4331      	orrs	r1, r6
 800dada:	1b58      	subs	r0, r3, r5
 800dadc:	e789      	b.n	800d9f2 <__ieee754_sqrt+0x5e>
 800dade:	2300      	movs	r3, #0
 800dae0:	e7ee      	b.n	800dac0 <__ieee754_sqrt+0x12c>
 800dae2:	0049      	lsls	r1, r1, #1
 800dae4:	3001      	adds	r0, #1
 800dae6:	e7ef      	b.n	800dac8 <__ieee754_sqrt+0x134>
 800dae8:	2301      	movs	r3, #1
 800daea:	3101      	adds	r1, #1
 800daec:	4399      	bics	r1, r3
 800daee:	e7d5      	b.n	800da9c <__ieee754_sqrt+0x108>
 800daf0:	7ff00000 	.word	0x7ff00000
 800daf4:	fffffc01 	.word	0xfffffc01
 800daf8:	3fe00000 	.word	0x3fe00000

0800dafc <__kernel_cos>:
 800dafc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dafe:	b087      	sub	sp, #28
 800db00:	9204      	str	r2, [sp, #16]
 800db02:	9305      	str	r3, [sp, #20]
 800db04:	004b      	lsls	r3, r1, #1
 800db06:	085b      	lsrs	r3, r3, #1
 800db08:	9300      	str	r3, [sp, #0]
 800db0a:	23f9      	movs	r3, #249	; 0xf9
 800db0c:	9a00      	ldr	r2, [sp, #0]
 800db0e:	0007      	movs	r7, r0
 800db10:	000e      	movs	r6, r1
 800db12:	059b      	lsls	r3, r3, #22
 800db14:	429a      	cmp	r2, r3
 800db16:	da04      	bge.n	800db22 <__kernel_cos+0x26>
 800db18:	f7f5 f94e 	bl	8002db8 <__aeabi_d2iz>
 800db1c:	2800      	cmp	r0, #0
 800db1e:	d100      	bne.n	800db22 <__kernel_cos+0x26>
 800db20:	e084      	b.n	800dc2c <__kernel_cos+0x130>
 800db22:	003a      	movs	r2, r7
 800db24:	0033      	movs	r3, r6
 800db26:	0038      	movs	r0, r7
 800db28:	0031      	movs	r1, r6
 800db2a:	f7f4 fb29 	bl	8002180 <__aeabi_dmul>
 800db2e:	2200      	movs	r2, #0
 800db30:	4b40      	ldr	r3, [pc, #256]	; (800dc34 <__kernel_cos+0x138>)
 800db32:	0004      	movs	r4, r0
 800db34:	000d      	movs	r5, r1
 800db36:	f7f4 fb23 	bl	8002180 <__aeabi_dmul>
 800db3a:	4a3f      	ldr	r2, [pc, #252]	; (800dc38 <__kernel_cos+0x13c>)
 800db3c:	9002      	str	r0, [sp, #8]
 800db3e:	9103      	str	r1, [sp, #12]
 800db40:	4b3e      	ldr	r3, [pc, #248]	; (800dc3c <__kernel_cos+0x140>)
 800db42:	0020      	movs	r0, r4
 800db44:	0029      	movs	r1, r5
 800db46:	f7f4 fb1b 	bl	8002180 <__aeabi_dmul>
 800db4a:	4a3d      	ldr	r2, [pc, #244]	; (800dc40 <__kernel_cos+0x144>)
 800db4c:	4b3d      	ldr	r3, [pc, #244]	; (800dc44 <__kernel_cos+0x148>)
 800db4e:	f7f3 fba7 	bl	80012a0 <__aeabi_dadd>
 800db52:	0022      	movs	r2, r4
 800db54:	002b      	movs	r3, r5
 800db56:	f7f4 fb13 	bl	8002180 <__aeabi_dmul>
 800db5a:	4a3b      	ldr	r2, [pc, #236]	; (800dc48 <__kernel_cos+0x14c>)
 800db5c:	4b3b      	ldr	r3, [pc, #236]	; (800dc4c <__kernel_cos+0x150>)
 800db5e:	f7f4 fd7b 	bl	8002658 <__aeabi_dsub>
 800db62:	0022      	movs	r2, r4
 800db64:	002b      	movs	r3, r5
 800db66:	f7f4 fb0b 	bl	8002180 <__aeabi_dmul>
 800db6a:	4a39      	ldr	r2, [pc, #228]	; (800dc50 <__kernel_cos+0x154>)
 800db6c:	4b39      	ldr	r3, [pc, #228]	; (800dc54 <__kernel_cos+0x158>)
 800db6e:	f7f3 fb97 	bl	80012a0 <__aeabi_dadd>
 800db72:	0022      	movs	r2, r4
 800db74:	002b      	movs	r3, r5
 800db76:	f7f4 fb03 	bl	8002180 <__aeabi_dmul>
 800db7a:	4a37      	ldr	r2, [pc, #220]	; (800dc58 <__kernel_cos+0x15c>)
 800db7c:	4b37      	ldr	r3, [pc, #220]	; (800dc5c <__kernel_cos+0x160>)
 800db7e:	f7f4 fd6b 	bl	8002658 <__aeabi_dsub>
 800db82:	0022      	movs	r2, r4
 800db84:	002b      	movs	r3, r5
 800db86:	f7f4 fafb 	bl	8002180 <__aeabi_dmul>
 800db8a:	4a35      	ldr	r2, [pc, #212]	; (800dc60 <__kernel_cos+0x164>)
 800db8c:	4b35      	ldr	r3, [pc, #212]	; (800dc64 <__kernel_cos+0x168>)
 800db8e:	f7f3 fb87 	bl	80012a0 <__aeabi_dadd>
 800db92:	0022      	movs	r2, r4
 800db94:	002b      	movs	r3, r5
 800db96:	f7f4 faf3 	bl	8002180 <__aeabi_dmul>
 800db9a:	0022      	movs	r2, r4
 800db9c:	002b      	movs	r3, r5
 800db9e:	f7f4 faef 	bl	8002180 <__aeabi_dmul>
 800dba2:	9a04      	ldr	r2, [sp, #16]
 800dba4:	9b05      	ldr	r3, [sp, #20]
 800dba6:	0004      	movs	r4, r0
 800dba8:	000d      	movs	r5, r1
 800dbaa:	0038      	movs	r0, r7
 800dbac:	0031      	movs	r1, r6
 800dbae:	f7f4 fae7 	bl	8002180 <__aeabi_dmul>
 800dbb2:	0002      	movs	r2, r0
 800dbb4:	000b      	movs	r3, r1
 800dbb6:	0020      	movs	r0, r4
 800dbb8:	0029      	movs	r1, r5
 800dbba:	f7f4 fd4d 	bl	8002658 <__aeabi_dsub>
 800dbbe:	4b2a      	ldr	r3, [pc, #168]	; (800dc68 <__kernel_cos+0x16c>)
 800dbc0:	9a00      	ldr	r2, [sp, #0]
 800dbc2:	0004      	movs	r4, r0
 800dbc4:	000d      	movs	r5, r1
 800dbc6:	429a      	cmp	r2, r3
 800dbc8:	dc0d      	bgt.n	800dbe6 <__kernel_cos+0xea>
 800dbca:	0002      	movs	r2, r0
 800dbcc:	000b      	movs	r3, r1
 800dbce:	9802      	ldr	r0, [sp, #8]
 800dbd0:	9903      	ldr	r1, [sp, #12]
 800dbd2:	f7f4 fd41 	bl	8002658 <__aeabi_dsub>
 800dbd6:	0002      	movs	r2, r0
 800dbd8:	2000      	movs	r0, #0
 800dbda:	000b      	movs	r3, r1
 800dbdc:	4923      	ldr	r1, [pc, #140]	; (800dc6c <__kernel_cos+0x170>)
 800dbde:	f7f4 fd3b 	bl	8002658 <__aeabi_dsub>
 800dbe2:	b007      	add	sp, #28
 800dbe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbe6:	4b22      	ldr	r3, [pc, #136]	; (800dc70 <__kernel_cos+0x174>)
 800dbe8:	9a00      	ldr	r2, [sp, #0]
 800dbea:	2600      	movs	r6, #0
 800dbec:	429a      	cmp	r2, r3
 800dbee:	dc1b      	bgt.n	800dc28 <__kernel_cos+0x12c>
 800dbf0:	0013      	movs	r3, r2
 800dbf2:	4a20      	ldr	r2, [pc, #128]	; (800dc74 <__kernel_cos+0x178>)
 800dbf4:	4694      	mov	ip, r2
 800dbf6:	4463      	add	r3, ip
 800dbf8:	001f      	movs	r7, r3
 800dbfa:	0032      	movs	r2, r6
 800dbfc:	003b      	movs	r3, r7
 800dbfe:	2000      	movs	r0, #0
 800dc00:	491a      	ldr	r1, [pc, #104]	; (800dc6c <__kernel_cos+0x170>)
 800dc02:	f7f4 fd29 	bl	8002658 <__aeabi_dsub>
 800dc06:	0032      	movs	r2, r6
 800dc08:	003b      	movs	r3, r7
 800dc0a:	9000      	str	r0, [sp, #0]
 800dc0c:	9101      	str	r1, [sp, #4]
 800dc0e:	9802      	ldr	r0, [sp, #8]
 800dc10:	9903      	ldr	r1, [sp, #12]
 800dc12:	f7f4 fd21 	bl	8002658 <__aeabi_dsub>
 800dc16:	0022      	movs	r2, r4
 800dc18:	002b      	movs	r3, r5
 800dc1a:	f7f4 fd1d 	bl	8002658 <__aeabi_dsub>
 800dc1e:	0002      	movs	r2, r0
 800dc20:	000b      	movs	r3, r1
 800dc22:	9800      	ldr	r0, [sp, #0]
 800dc24:	9901      	ldr	r1, [sp, #4]
 800dc26:	e7da      	b.n	800dbde <__kernel_cos+0xe2>
 800dc28:	4f13      	ldr	r7, [pc, #76]	; (800dc78 <__kernel_cos+0x17c>)
 800dc2a:	e7e6      	b.n	800dbfa <__kernel_cos+0xfe>
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	490f      	ldr	r1, [pc, #60]	; (800dc6c <__kernel_cos+0x170>)
 800dc30:	e7d7      	b.n	800dbe2 <__kernel_cos+0xe6>
 800dc32:	46c0      	nop			; (mov r8, r8)
 800dc34:	3fe00000 	.word	0x3fe00000
 800dc38:	be8838d4 	.word	0xbe8838d4
 800dc3c:	bda8fae9 	.word	0xbda8fae9
 800dc40:	bdb4b1c4 	.word	0xbdb4b1c4
 800dc44:	3e21ee9e 	.word	0x3e21ee9e
 800dc48:	809c52ad 	.word	0x809c52ad
 800dc4c:	3e927e4f 	.word	0x3e927e4f
 800dc50:	19cb1590 	.word	0x19cb1590
 800dc54:	3efa01a0 	.word	0x3efa01a0
 800dc58:	16c15177 	.word	0x16c15177
 800dc5c:	3f56c16c 	.word	0x3f56c16c
 800dc60:	5555554c 	.word	0x5555554c
 800dc64:	3fa55555 	.word	0x3fa55555
 800dc68:	3fd33332 	.word	0x3fd33332
 800dc6c:	3ff00000 	.word	0x3ff00000
 800dc70:	3fe90000 	.word	0x3fe90000
 800dc74:	ffe00000 	.word	0xffe00000
 800dc78:	3fd20000 	.word	0x3fd20000

0800dc7c <__kernel_rem_pio2>:
 800dc7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc7e:	4cd0      	ldr	r4, [pc, #832]	; (800dfc0 <__kernel_rem_pio2+0x344>)
 800dc80:	44a5      	add	sp, r4
 800dc82:	930d      	str	r3, [sp, #52]	; 0x34
 800dc84:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800dc86:	0014      	movs	r4, r2
 800dc88:	009a      	lsls	r2, r3, #2
 800dc8a:	4bce      	ldr	r3, [pc, #824]	; (800dfc4 <__kernel_rem_pio2+0x348>)
 800dc8c:	900e      	str	r0, [sp, #56]	; 0x38
 800dc8e:	58d3      	ldr	r3, [r2, r3]
 800dc90:	9107      	str	r1, [sp, #28]
 800dc92:	9308      	str	r3, [sp, #32]
 800dc94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc96:	3b01      	subs	r3, #1
 800dc98:	930c      	str	r3, [sp, #48]	; 0x30
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	9300      	str	r3, [sp, #0]
 800dc9e:	0023      	movs	r3, r4
 800dca0:	3314      	adds	r3, #20
 800dca2:	db04      	blt.n	800dcae <__kernel_rem_pio2+0x32>
 800dca4:	2118      	movs	r1, #24
 800dca6:	1ee0      	subs	r0, r4, #3
 800dca8:	f7f2 fad0 	bl	800024c <__divsi3>
 800dcac:	9000      	str	r0, [sp, #0]
 800dcae:	2218      	movs	r2, #24
 800dcb0:	9b00      	ldr	r3, [sp, #0]
 800dcb2:	4252      	negs	r2, r2
 800dcb4:	3301      	adds	r3, #1
 800dcb6:	435a      	muls	r2, r3
 800dcb8:	1913      	adds	r3, r2, r4
 800dcba:	9302      	str	r3, [sp, #8]
 800dcbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dcbe:	9b00      	ldr	r3, [sp, #0]
 800dcc0:	ae26      	add	r6, sp, #152	; 0x98
 800dcc2:	1a9d      	subs	r5, r3, r2
 800dcc4:	002c      	movs	r4, r5
 800dcc6:	9b08      	ldr	r3, [sp, #32]
 800dcc8:	189f      	adds	r7, r3, r2
 800dcca:	1b63      	subs	r3, r4, r5
 800dccc:	429f      	cmp	r7, r3
 800dcce:	da17      	bge.n	800dd00 <__kernel_rem_pio2+0x84>
 800dcd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dcd2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dcd4:	9304      	str	r3, [sp, #16]
 800dcd6:	ab76      	add	r3, sp, #472	; 0x1d8
 800dcd8:	930a      	str	r3, [sp, #40]	; 0x28
 800dcda:	2301      	movs	r3, #1
 800dcdc:	1a9b      	subs	r3, r3, r2
 800dcde:	930b      	str	r3, [sp, #44]	; 0x2c
 800dce0:	ab28      	add	r3, sp, #160	; 0xa0
 800dce2:	930f      	str	r3, [sp, #60]	; 0x3c
 800dce4:	9a04      	ldr	r2, [sp, #16]
 800dce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dce8:	189b      	adds	r3, r3, r2
 800dcea:	9a08      	ldr	r2, [sp, #32]
 800dcec:	429a      	cmp	r2, r3
 800dcee:	db31      	blt.n	800dd54 <__kernel_rem_pio2+0xd8>
 800dcf0:	9b04      	ldr	r3, [sp, #16]
 800dcf2:	2400      	movs	r4, #0
 800dcf4:	00de      	lsls	r6, r3, #3
 800dcf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dcf8:	2500      	movs	r5, #0
 800dcfa:	2700      	movs	r7, #0
 800dcfc:	199e      	adds	r6, r3, r6
 800dcfe:	e01e      	b.n	800dd3e <__kernel_rem_pio2+0xc2>
 800dd00:	2c00      	cmp	r4, #0
 800dd02:	db07      	blt.n	800dd14 <__kernel_rem_pio2+0x98>
 800dd04:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800dd06:	00a3      	lsls	r3, r4, #2
 800dd08:	58d0      	ldr	r0, [r2, r3]
 800dd0a:	f7f5 f88b 	bl	8002e24 <__aeabi_i2d>
 800dd0e:	c603      	stmia	r6!, {r0, r1}
 800dd10:	3401      	adds	r4, #1
 800dd12:	e7da      	b.n	800dcca <__kernel_rem_pio2+0x4e>
 800dd14:	2000      	movs	r0, #0
 800dd16:	2100      	movs	r1, #0
 800dd18:	e7f9      	b.n	800dd0e <__kernel_rem_pio2+0x92>
 800dd1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd1c:	00f9      	lsls	r1, r7, #3
 800dd1e:	1859      	adds	r1, r3, r1
 800dd20:	6808      	ldr	r0, [r1, #0]
 800dd22:	6849      	ldr	r1, [r1, #4]
 800dd24:	6832      	ldr	r2, [r6, #0]
 800dd26:	6873      	ldr	r3, [r6, #4]
 800dd28:	f7f4 fa2a 	bl	8002180 <__aeabi_dmul>
 800dd2c:	0002      	movs	r2, r0
 800dd2e:	000b      	movs	r3, r1
 800dd30:	0020      	movs	r0, r4
 800dd32:	0029      	movs	r1, r5
 800dd34:	f7f3 fab4 	bl	80012a0 <__aeabi_dadd>
 800dd38:	0004      	movs	r4, r0
 800dd3a:	000d      	movs	r5, r1
 800dd3c:	3701      	adds	r7, #1
 800dd3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd40:	3e08      	subs	r6, #8
 800dd42:	429f      	cmp	r7, r3
 800dd44:	dde9      	ble.n	800dd1a <__kernel_rem_pio2+0x9e>
 800dd46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd48:	c330      	stmia	r3!, {r4, r5}
 800dd4a:	930a      	str	r3, [sp, #40]	; 0x28
 800dd4c:	9b04      	ldr	r3, [sp, #16]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	9304      	str	r3, [sp, #16]
 800dd52:	e7c7      	b.n	800dce4 <__kernel_rem_pio2+0x68>
 800dd54:	9b08      	ldr	r3, [sp, #32]
 800dd56:	aa12      	add	r2, sp, #72	; 0x48
 800dd58:	009b      	lsls	r3, r3, #2
 800dd5a:	189b      	adds	r3, r3, r2
 800dd5c:	9310      	str	r3, [sp, #64]	; 0x40
 800dd5e:	9b00      	ldr	r3, [sp, #0]
 800dd60:	0098      	lsls	r0, r3, #2
 800dd62:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800dd64:	181b      	adds	r3, r3, r0
 800dd66:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd68:	9b08      	ldr	r3, [sp, #32]
 800dd6a:	9304      	str	r3, [sp, #16]
 800dd6c:	9b04      	ldr	r3, [sp, #16]
 800dd6e:	aa76      	add	r2, sp, #472	; 0x1d8
 800dd70:	00db      	lsls	r3, r3, #3
 800dd72:	18d3      	adds	r3, r2, r3
 800dd74:	681c      	ldr	r4, [r3, #0]
 800dd76:	685d      	ldr	r5, [r3, #4]
 800dd78:	ab12      	add	r3, sp, #72	; 0x48
 800dd7a:	9300      	str	r3, [sp, #0]
 800dd7c:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd7e:	9b04      	ldr	r3, [sp, #16]
 800dd80:	9211      	str	r2, [sp, #68]	; 0x44
 800dd82:	930a      	str	r3, [sp, #40]	; 0x28
 800dd84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	dc74      	bgt.n	800de74 <__kernel_rem_pio2+0x1f8>
 800dd8a:	0020      	movs	r0, r4
 800dd8c:	0029      	movs	r1, r5
 800dd8e:	9a02      	ldr	r2, [sp, #8]
 800dd90:	f000 fcb6 	bl	800e700 <scalbn>
 800dd94:	23ff      	movs	r3, #255	; 0xff
 800dd96:	2200      	movs	r2, #0
 800dd98:	059b      	lsls	r3, r3, #22
 800dd9a:	0004      	movs	r4, r0
 800dd9c:	000d      	movs	r5, r1
 800dd9e:	f7f4 f9ef 	bl	8002180 <__aeabi_dmul>
 800dda2:	f000 fb95 	bl	800e4d0 <floor>
 800dda6:	2200      	movs	r2, #0
 800dda8:	4b87      	ldr	r3, [pc, #540]	; (800dfc8 <__kernel_rem_pio2+0x34c>)
 800ddaa:	f7f4 f9e9 	bl	8002180 <__aeabi_dmul>
 800ddae:	0002      	movs	r2, r0
 800ddb0:	000b      	movs	r3, r1
 800ddb2:	0020      	movs	r0, r4
 800ddb4:	0029      	movs	r1, r5
 800ddb6:	f7f4 fc4f 	bl	8002658 <__aeabi_dsub>
 800ddba:	000d      	movs	r5, r1
 800ddbc:	0004      	movs	r4, r0
 800ddbe:	f7f4 fffb 	bl	8002db8 <__aeabi_d2iz>
 800ddc2:	900b      	str	r0, [sp, #44]	; 0x2c
 800ddc4:	f7f5 f82e 	bl	8002e24 <__aeabi_i2d>
 800ddc8:	000b      	movs	r3, r1
 800ddca:	0002      	movs	r2, r0
 800ddcc:	0029      	movs	r1, r5
 800ddce:	0020      	movs	r0, r4
 800ddd0:	f7f4 fc42 	bl	8002658 <__aeabi_dsub>
 800ddd4:	9b02      	ldr	r3, [sp, #8]
 800ddd6:	0006      	movs	r6, r0
 800ddd8:	000f      	movs	r7, r1
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	dd74      	ble.n	800dec8 <__kernel_rem_pio2+0x24c>
 800ddde:	2118      	movs	r1, #24
 800dde0:	9b04      	ldr	r3, [sp, #16]
 800dde2:	aa12      	add	r2, sp, #72	; 0x48
 800dde4:	3b01      	subs	r3, #1
 800dde6:	009b      	lsls	r3, r3, #2
 800dde8:	589a      	ldr	r2, [r3, r2]
 800ddea:	9802      	ldr	r0, [sp, #8]
 800ddec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ddee:	1a09      	subs	r1, r1, r0
 800ddf0:	0010      	movs	r0, r2
 800ddf2:	4108      	asrs	r0, r1
 800ddf4:	1824      	adds	r4, r4, r0
 800ddf6:	4088      	lsls	r0, r1
 800ddf8:	a912      	add	r1, sp, #72	; 0x48
 800ddfa:	1a12      	subs	r2, r2, r0
 800ddfc:	505a      	str	r2, [r3, r1]
 800ddfe:	2317      	movs	r3, #23
 800de00:	9902      	ldr	r1, [sp, #8]
 800de02:	940b      	str	r4, [sp, #44]	; 0x2c
 800de04:	1a5b      	subs	r3, r3, r1
 800de06:	411a      	asrs	r2, r3
 800de08:	920a      	str	r2, [sp, #40]	; 0x28
 800de0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	dd6d      	ble.n	800deec <__kernel_rem_pio2+0x270>
 800de10:	2200      	movs	r2, #0
 800de12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de14:	2080      	movs	r0, #128	; 0x80
 800de16:	3301      	adds	r3, #1
 800de18:	930b      	str	r3, [sp, #44]	; 0x2c
 800de1a:	4b6c      	ldr	r3, [pc, #432]	; (800dfcc <__kernel_rem_pio2+0x350>)
 800de1c:	0014      	movs	r4, r2
 800de1e:	469c      	mov	ip, r3
 800de20:	2501      	movs	r5, #1
 800de22:	0440      	lsls	r0, r0, #17
 800de24:	9b04      	ldr	r3, [sp, #16]
 800de26:	4293      	cmp	r3, r2
 800de28:	dd00      	ble.n	800de2c <__kernel_rem_pio2+0x1b0>
 800de2a:	e098      	b.n	800df5e <__kernel_rem_pio2+0x2e2>
 800de2c:	9b02      	ldr	r3, [sp, #8]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	dd05      	ble.n	800de3e <__kernel_rem_pio2+0x1c2>
 800de32:	2b01      	cmp	r3, #1
 800de34:	d100      	bne.n	800de38 <__kernel_rem_pio2+0x1bc>
 800de36:	e0a8      	b.n	800df8a <__kernel_rem_pio2+0x30e>
 800de38:	2b02      	cmp	r3, #2
 800de3a:	d100      	bne.n	800de3e <__kernel_rem_pio2+0x1c2>
 800de3c:	e0b0      	b.n	800dfa0 <__kernel_rem_pio2+0x324>
 800de3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de40:	2b02      	cmp	r3, #2
 800de42:	d153      	bne.n	800deec <__kernel_rem_pio2+0x270>
 800de44:	0032      	movs	r2, r6
 800de46:	003b      	movs	r3, r7
 800de48:	2000      	movs	r0, #0
 800de4a:	4961      	ldr	r1, [pc, #388]	; (800dfd0 <__kernel_rem_pio2+0x354>)
 800de4c:	f7f4 fc04 	bl	8002658 <__aeabi_dsub>
 800de50:	0006      	movs	r6, r0
 800de52:	000f      	movs	r7, r1
 800de54:	2c00      	cmp	r4, #0
 800de56:	d049      	beq.n	800deec <__kernel_rem_pio2+0x270>
 800de58:	9a02      	ldr	r2, [sp, #8]
 800de5a:	2000      	movs	r0, #0
 800de5c:	495c      	ldr	r1, [pc, #368]	; (800dfd0 <__kernel_rem_pio2+0x354>)
 800de5e:	f000 fc4f 	bl	800e700 <scalbn>
 800de62:	0002      	movs	r2, r0
 800de64:	000b      	movs	r3, r1
 800de66:	0030      	movs	r0, r6
 800de68:	0039      	movs	r1, r7
 800de6a:	f7f4 fbf5 	bl	8002658 <__aeabi_dsub>
 800de6e:	0006      	movs	r6, r0
 800de70:	000f      	movs	r7, r1
 800de72:	e03b      	b.n	800deec <__kernel_rem_pio2+0x270>
 800de74:	2200      	movs	r2, #0
 800de76:	4b57      	ldr	r3, [pc, #348]	; (800dfd4 <__kernel_rem_pio2+0x358>)
 800de78:	0020      	movs	r0, r4
 800de7a:	0029      	movs	r1, r5
 800de7c:	f7f4 f980 	bl	8002180 <__aeabi_dmul>
 800de80:	f7f4 ff9a 	bl	8002db8 <__aeabi_d2iz>
 800de84:	f7f4 ffce 	bl	8002e24 <__aeabi_i2d>
 800de88:	2200      	movs	r2, #0
 800de8a:	4b53      	ldr	r3, [pc, #332]	; (800dfd8 <__kernel_rem_pio2+0x35c>)
 800de8c:	0006      	movs	r6, r0
 800de8e:	000f      	movs	r7, r1
 800de90:	f7f4 f976 	bl	8002180 <__aeabi_dmul>
 800de94:	0002      	movs	r2, r0
 800de96:	000b      	movs	r3, r1
 800de98:	0020      	movs	r0, r4
 800de9a:	0029      	movs	r1, r5
 800de9c:	f7f4 fbdc 	bl	8002658 <__aeabi_dsub>
 800dea0:	f7f4 ff8a 	bl	8002db8 <__aeabi_d2iz>
 800dea4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dea6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800dea8:	c301      	stmia	r3!, {r0}
 800deaa:	930b      	str	r3, [sp, #44]	; 0x2c
 800deac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800deae:	0030      	movs	r0, r6
 800deb0:	3b01      	subs	r3, #1
 800deb2:	930a      	str	r3, [sp, #40]	; 0x28
 800deb4:	00db      	lsls	r3, r3, #3
 800deb6:	18d3      	adds	r3, r2, r3
 800deb8:	0039      	movs	r1, r7
 800deba:	681a      	ldr	r2, [r3, #0]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	f7f3 f9ef 	bl	80012a0 <__aeabi_dadd>
 800dec2:	0004      	movs	r4, r0
 800dec4:	000d      	movs	r5, r1
 800dec6:	e75d      	b.n	800dd84 <__kernel_rem_pio2+0x108>
 800dec8:	9b02      	ldr	r3, [sp, #8]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d107      	bne.n	800dede <__kernel_rem_pio2+0x262>
 800dece:	9b04      	ldr	r3, [sp, #16]
 800ded0:	aa12      	add	r2, sp, #72	; 0x48
 800ded2:	3b01      	subs	r3, #1
 800ded4:	009b      	lsls	r3, r3, #2
 800ded6:	5898      	ldr	r0, [r3, r2]
 800ded8:	15c3      	asrs	r3, r0, #23
 800deda:	930a      	str	r3, [sp, #40]	; 0x28
 800dedc:	e795      	b.n	800de0a <__kernel_rem_pio2+0x18e>
 800dede:	2200      	movs	r2, #0
 800dee0:	4b3e      	ldr	r3, [pc, #248]	; (800dfdc <__kernel_rem_pio2+0x360>)
 800dee2:	f7f2 fad3 	bl	800048c <__aeabi_dcmpge>
 800dee6:	2800      	cmp	r0, #0
 800dee8:	d136      	bne.n	800df58 <__kernel_rem_pio2+0x2dc>
 800deea:	900a      	str	r0, [sp, #40]	; 0x28
 800deec:	2200      	movs	r2, #0
 800deee:	2300      	movs	r3, #0
 800def0:	0030      	movs	r0, r6
 800def2:	0039      	movs	r1, r7
 800def4:	f7f2 faa6 	bl	8000444 <__aeabi_dcmpeq>
 800def8:	2800      	cmp	r0, #0
 800defa:	d100      	bne.n	800defe <__kernel_rem_pio2+0x282>
 800defc:	e0b9      	b.n	800e072 <__kernel_rem_pio2+0x3f6>
 800defe:	2200      	movs	r2, #0
 800df00:	9b04      	ldr	r3, [sp, #16]
 800df02:	3b01      	subs	r3, #1
 800df04:	9300      	str	r3, [sp, #0]
 800df06:	9908      	ldr	r1, [sp, #32]
 800df08:	428b      	cmp	r3, r1
 800df0a:	da52      	bge.n	800dfb2 <__kernel_rem_pio2+0x336>
 800df0c:	2a00      	cmp	r2, #0
 800df0e:	d100      	bne.n	800df12 <__kernel_rem_pio2+0x296>
 800df10:	e095      	b.n	800e03e <__kernel_rem_pio2+0x3c2>
 800df12:	9b02      	ldr	r3, [sp, #8]
 800df14:	aa12      	add	r2, sp, #72	; 0x48
 800df16:	3b18      	subs	r3, #24
 800df18:	9302      	str	r3, [sp, #8]
 800df1a:	9b00      	ldr	r3, [sp, #0]
 800df1c:	009b      	lsls	r3, r3, #2
 800df1e:	589b      	ldr	r3, [r3, r2]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d100      	bne.n	800df26 <__kernel_rem_pio2+0x2aa>
 800df24:	e0a1      	b.n	800e06a <__kernel_rem_pio2+0x3ee>
 800df26:	2000      	movs	r0, #0
 800df28:	9a02      	ldr	r2, [sp, #8]
 800df2a:	4929      	ldr	r1, [pc, #164]	; (800dfd0 <__kernel_rem_pio2+0x354>)
 800df2c:	f000 fbe8 	bl	800e700 <scalbn>
 800df30:	0006      	movs	r6, r0
 800df32:	000f      	movs	r7, r1
 800df34:	9c00      	ldr	r4, [sp, #0]
 800df36:	2c00      	cmp	r4, #0
 800df38:	db00      	blt.n	800df3c <__kernel_rem_pio2+0x2c0>
 800df3a:	e0d9      	b.n	800e0f0 <__kernel_rem_pio2+0x474>
 800df3c:	2600      	movs	r6, #0
 800df3e:	9d00      	ldr	r5, [sp, #0]
 800df40:	2d00      	cmp	r5, #0
 800df42:	da00      	bge.n	800df46 <__kernel_rem_pio2+0x2ca>
 800df44:	e10c      	b.n	800e160 <__kernel_rem_pio2+0x4e4>
 800df46:	ab76      	add	r3, sp, #472	; 0x1d8
 800df48:	00ef      	lsls	r7, r5, #3
 800df4a:	2400      	movs	r4, #0
 800df4c:	18ff      	adds	r7, r7, r3
 800df4e:	2300      	movs	r3, #0
 800df50:	9302      	str	r3, [sp, #8]
 800df52:	9403      	str	r4, [sp, #12]
 800df54:	2400      	movs	r4, #0
 800df56:	e0f4      	b.n	800e142 <__kernel_rem_pio2+0x4c6>
 800df58:	2302      	movs	r3, #2
 800df5a:	930a      	str	r3, [sp, #40]	; 0x28
 800df5c:	e758      	b.n	800de10 <__kernel_rem_pio2+0x194>
 800df5e:	9b00      	ldr	r3, [sp, #0]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	2c00      	cmp	r4, #0
 800df64:	d10b      	bne.n	800df7e <__kernel_rem_pio2+0x302>
 800df66:	2b00      	cmp	r3, #0
 800df68:	d003      	beq.n	800df72 <__kernel_rem_pio2+0x2f6>
 800df6a:	9c00      	ldr	r4, [sp, #0]
 800df6c:	1ac3      	subs	r3, r0, r3
 800df6e:	6023      	str	r3, [r4, #0]
 800df70:	002b      	movs	r3, r5
 800df72:	9c00      	ldr	r4, [sp, #0]
 800df74:	3201      	adds	r2, #1
 800df76:	3404      	adds	r4, #4
 800df78:	9400      	str	r4, [sp, #0]
 800df7a:	001c      	movs	r4, r3
 800df7c:	e752      	b.n	800de24 <__kernel_rem_pio2+0x1a8>
 800df7e:	4661      	mov	r1, ip
 800df80:	1acb      	subs	r3, r1, r3
 800df82:	9900      	ldr	r1, [sp, #0]
 800df84:	600b      	str	r3, [r1, #0]
 800df86:	0023      	movs	r3, r4
 800df88:	e7f3      	b.n	800df72 <__kernel_rem_pio2+0x2f6>
 800df8a:	9b04      	ldr	r3, [sp, #16]
 800df8c:	aa12      	add	r2, sp, #72	; 0x48
 800df8e:	3b01      	subs	r3, #1
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	589a      	ldr	r2, [r3, r2]
 800df94:	9200      	str	r2, [sp, #0]
 800df96:	0252      	lsls	r2, r2, #9
 800df98:	0a52      	lsrs	r2, r2, #9
 800df9a:	a912      	add	r1, sp, #72	; 0x48
 800df9c:	505a      	str	r2, [r3, r1]
 800df9e:	e74e      	b.n	800de3e <__kernel_rem_pio2+0x1c2>
 800dfa0:	9b04      	ldr	r3, [sp, #16]
 800dfa2:	aa12      	add	r2, sp, #72	; 0x48
 800dfa4:	3b01      	subs	r3, #1
 800dfa6:	009b      	lsls	r3, r3, #2
 800dfa8:	589a      	ldr	r2, [r3, r2]
 800dfaa:	9200      	str	r2, [sp, #0]
 800dfac:	0292      	lsls	r2, r2, #10
 800dfae:	0a92      	lsrs	r2, r2, #10
 800dfb0:	e7f3      	b.n	800df9a <__kernel_rem_pio2+0x31e>
 800dfb2:	0099      	lsls	r1, r3, #2
 800dfb4:	a812      	add	r0, sp, #72	; 0x48
 800dfb6:	5809      	ldr	r1, [r1, r0]
 800dfb8:	3b01      	subs	r3, #1
 800dfba:	430a      	orrs	r2, r1
 800dfbc:	e7a3      	b.n	800df06 <__kernel_rem_pio2+0x28a>
 800dfbe:	46c0      	nop			; (mov r8, r8)
 800dfc0:	fffffd84 	.word	0xfffffd84
 800dfc4:	0800f1d8 	.word	0x0800f1d8
 800dfc8:	40200000 	.word	0x40200000
 800dfcc:	00ffffff 	.word	0x00ffffff
 800dfd0:	3ff00000 	.word	0x3ff00000
 800dfd4:	3e700000 	.word	0x3e700000
 800dfd8:	41700000 	.word	0x41700000
 800dfdc:	3fe00000 	.word	0x3fe00000
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	9910      	ldr	r1, [sp, #64]	; 0x40
 800dfe4:	009a      	lsls	r2, r3, #2
 800dfe6:	4252      	negs	r2, r2
 800dfe8:	588a      	ldr	r2, [r1, r2]
 800dfea:	2a00      	cmp	r2, #0
 800dfec:	d0f8      	beq.n	800dfe0 <__kernel_rem_pio2+0x364>
 800dfee:	9a04      	ldr	r2, [sp, #16]
 800dff0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dff2:	1c57      	adds	r7, r2, #1
 800dff4:	1854      	adds	r4, r2, r1
 800dff6:	00e4      	lsls	r4, r4, #3
 800dff8:	aa26      	add	r2, sp, #152	; 0x98
 800dffa:	1914      	adds	r4, r2, r4
 800dffc:	9a04      	ldr	r2, [sp, #16]
 800dffe:	18d3      	adds	r3, r2, r3
 800e000:	9304      	str	r3, [sp, #16]
 800e002:	9b04      	ldr	r3, [sp, #16]
 800e004:	42bb      	cmp	r3, r7
 800e006:	da00      	bge.n	800e00a <__kernel_rem_pio2+0x38e>
 800e008:	e6b0      	b.n	800dd6c <__kernel_rem_pio2+0xf0>
 800e00a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e00c:	00bb      	lsls	r3, r7, #2
 800e00e:	58d0      	ldr	r0, [r2, r3]
 800e010:	f7f4 ff08 	bl	8002e24 <__aeabi_i2d>
 800e014:	2200      	movs	r2, #0
 800e016:	2300      	movs	r3, #0
 800e018:	0026      	movs	r6, r4
 800e01a:	2500      	movs	r5, #0
 800e01c:	6020      	str	r0, [r4, #0]
 800e01e:	6061      	str	r1, [r4, #4]
 800e020:	9200      	str	r2, [sp, #0]
 800e022:	9301      	str	r3, [sp, #4]
 800e024:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e026:	429d      	cmp	r5, r3
 800e028:	dd0b      	ble.n	800e042 <__kernel_rem_pio2+0x3c6>
 800e02a:	00fb      	lsls	r3, r7, #3
 800e02c:	aa76      	add	r2, sp, #472	; 0x1d8
 800e02e:	18d3      	adds	r3, r2, r3
 800e030:	3701      	adds	r7, #1
 800e032:	9900      	ldr	r1, [sp, #0]
 800e034:	9a01      	ldr	r2, [sp, #4]
 800e036:	3408      	adds	r4, #8
 800e038:	6019      	str	r1, [r3, #0]
 800e03a:	605a      	str	r2, [r3, #4]
 800e03c:	e7e1      	b.n	800e002 <__kernel_rem_pio2+0x386>
 800e03e:	2301      	movs	r3, #1
 800e040:	e7cf      	b.n	800dfe2 <__kernel_rem_pio2+0x366>
 800e042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e044:	00e9      	lsls	r1, r5, #3
 800e046:	1859      	adds	r1, r3, r1
 800e048:	6808      	ldr	r0, [r1, #0]
 800e04a:	6849      	ldr	r1, [r1, #4]
 800e04c:	6832      	ldr	r2, [r6, #0]
 800e04e:	6873      	ldr	r3, [r6, #4]
 800e050:	f7f4 f896 	bl	8002180 <__aeabi_dmul>
 800e054:	0002      	movs	r2, r0
 800e056:	000b      	movs	r3, r1
 800e058:	9800      	ldr	r0, [sp, #0]
 800e05a:	9901      	ldr	r1, [sp, #4]
 800e05c:	f7f3 f920 	bl	80012a0 <__aeabi_dadd>
 800e060:	3501      	adds	r5, #1
 800e062:	9000      	str	r0, [sp, #0]
 800e064:	9101      	str	r1, [sp, #4]
 800e066:	3e08      	subs	r6, #8
 800e068:	e7dc      	b.n	800e024 <__kernel_rem_pio2+0x3a8>
 800e06a:	9b00      	ldr	r3, [sp, #0]
 800e06c:	3b01      	subs	r3, #1
 800e06e:	9300      	str	r3, [sp, #0]
 800e070:	e74f      	b.n	800df12 <__kernel_rem_pio2+0x296>
 800e072:	9b02      	ldr	r3, [sp, #8]
 800e074:	0030      	movs	r0, r6
 800e076:	425a      	negs	r2, r3
 800e078:	0039      	movs	r1, r7
 800e07a:	f000 fb41 	bl	800e700 <scalbn>
 800e07e:	2200      	movs	r2, #0
 800e080:	4bb6      	ldr	r3, [pc, #728]	; (800e35c <__kernel_rem_pio2+0x6e0>)
 800e082:	0004      	movs	r4, r0
 800e084:	000d      	movs	r5, r1
 800e086:	f7f2 fa01 	bl	800048c <__aeabi_dcmpge>
 800e08a:	2800      	cmp	r0, #0
 800e08c:	d025      	beq.n	800e0da <__kernel_rem_pio2+0x45e>
 800e08e:	2200      	movs	r2, #0
 800e090:	4bb3      	ldr	r3, [pc, #716]	; (800e360 <__kernel_rem_pio2+0x6e4>)
 800e092:	0020      	movs	r0, r4
 800e094:	0029      	movs	r1, r5
 800e096:	f7f4 f873 	bl	8002180 <__aeabi_dmul>
 800e09a:	f7f4 fe8d 	bl	8002db8 <__aeabi_d2iz>
 800e09e:	9b04      	ldr	r3, [sp, #16]
 800e0a0:	0006      	movs	r6, r0
 800e0a2:	009f      	lsls	r7, r3, #2
 800e0a4:	f7f4 febe 	bl	8002e24 <__aeabi_i2d>
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	4bac      	ldr	r3, [pc, #688]	; (800e35c <__kernel_rem_pio2+0x6e0>)
 800e0ac:	f7f4 f868 	bl	8002180 <__aeabi_dmul>
 800e0b0:	0002      	movs	r2, r0
 800e0b2:	000b      	movs	r3, r1
 800e0b4:	0020      	movs	r0, r4
 800e0b6:	0029      	movs	r1, r5
 800e0b8:	f7f4 face 	bl	8002658 <__aeabi_dsub>
 800e0bc:	f7f4 fe7c 	bl	8002db8 <__aeabi_d2iz>
 800e0c0:	ab12      	add	r3, sp, #72	; 0x48
 800e0c2:	51d8      	str	r0, [r3, r7]
 800e0c4:	9b04      	ldr	r3, [sp, #16]
 800e0c6:	aa12      	add	r2, sp, #72	; 0x48
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	9300      	str	r3, [sp, #0]
 800e0cc:	9b02      	ldr	r3, [sp, #8]
 800e0ce:	3318      	adds	r3, #24
 800e0d0:	9302      	str	r3, [sp, #8]
 800e0d2:	9b00      	ldr	r3, [sp, #0]
 800e0d4:	009b      	lsls	r3, r3, #2
 800e0d6:	509e      	str	r6, [r3, r2]
 800e0d8:	e725      	b.n	800df26 <__kernel_rem_pio2+0x2aa>
 800e0da:	9b04      	ldr	r3, [sp, #16]
 800e0dc:	0020      	movs	r0, r4
 800e0de:	0029      	movs	r1, r5
 800e0e0:	009e      	lsls	r6, r3, #2
 800e0e2:	f7f4 fe69 	bl	8002db8 <__aeabi_d2iz>
 800e0e6:	ab12      	add	r3, sp, #72	; 0x48
 800e0e8:	5198      	str	r0, [r3, r6]
 800e0ea:	9b04      	ldr	r3, [sp, #16]
 800e0ec:	9300      	str	r3, [sp, #0]
 800e0ee:	e71a      	b.n	800df26 <__kernel_rem_pio2+0x2aa>
 800e0f0:	00e5      	lsls	r5, r4, #3
 800e0f2:	ab76      	add	r3, sp, #472	; 0x1d8
 800e0f4:	aa12      	add	r2, sp, #72	; 0x48
 800e0f6:	195d      	adds	r5, r3, r5
 800e0f8:	00a3      	lsls	r3, r4, #2
 800e0fa:	5898      	ldr	r0, [r3, r2]
 800e0fc:	f7f4 fe92 	bl	8002e24 <__aeabi_i2d>
 800e100:	0032      	movs	r2, r6
 800e102:	003b      	movs	r3, r7
 800e104:	f7f4 f83c 	bl	8002180 <__aeabi_dmul>
 800e108:	2200      	movs	r2, #0
 800e10a:	6028      	str	r0, [r5, #0]
 800e10c:	6069      	str	r1, [r5, #4]
 800e10e:	4b94      	ldr	r3, [pc, #592]	; (800e360 <__kernel_rem_pio2+0x6e4>)
 800e110:	0030      	movs	r0, r6
 800e112:	0039      	movs	r1, r7
 800e114:	f7f4 f834 	bl	8002180 <__aeabi_dmul>
 800e118:	3c01      	subs	r4, #1
 800e11a:	0006      	movs	r6, r0
 800e11c:	000f      	movs	r7, r1
 800e11e:	e70a      	b.n	800df36 <__kernel_rem_pio2+0x2ba>
 800e120:	4b90      	ldr	r3, [pc, #576]	; (800e364 <__kernel_rem_pio2+0x6e8>)
 800e122:	00e1      	lsls	r1, r4, #3
 800e124:	1859      	adds	r1, r3, r1
 800e126:	6808      	ldr	r0, [r1, #0]
 800e128:	6849      	ldr	r1, [r1, #4]
 800e12a:	cf0c      	ldmia	r7!, {r2, r3}
 800e12c:	f7f4 f828 	bl	8002180 <__aeabi_dmul>
 800e130:	0002      	movs	r2, r0
 800e132:	000b      	movs	r3, r1
 800e134:	9802      	ldr	r0, [sp, #8]
 800e136:	9903      	ldr	r1, [sp, #12]
 800e138:	f7f3 f8b2 	bl	80012a0 <__aeabi_dadd>
 800e13c:	9002      	str	r0, [sp, #8]
 800e13e:	9103      	str	r1, [sp, #12]
 800e140:	3401      	adds	r4, #1
 800e142:	9b08      	ldr	r3, [sp, #32]
 800e144:	429c      	cmp	r4, r3
 800e146:	dc01      	bgt.n	800e14c <__kernel_rem_pio2+0x4d0>
 800e148:	42a6      	cmp	r6, r4
 800e14a:	dae9      	bge.n	800e120 <__kernel_rem_pio2+0x4a4>
 800e14c:	00f3      	lsls	r3, r6, #3
 800e14e:	aa4e      	add	r2, sp, #312	; 0x138
 800e150:	18d3      	adds	r3, r2, r3
 800e152:	3d01      	subs	r5, #1
 800e154:	9902      	ldr	r1, [sp, #8]
 800e156:	9a03      	ldr	r2, [sp, #12]
 800e158:	3601      	adds	r6, #1
 800e15a:	6019      	str	r1, [r3, #0]
 800e15c:	605a      	str	r2, [r3, #4]
 800e15e:	e6ef      	b.n	800df40 <__kernel_rem_pio2+0x2c4>
 800e160:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e162:	2b02      	cmp	r3, #2
 800e164:	dc0b      	bgt.n	800e17e <__kernel_rem_pio2+0x502>
 800e166:	2b00      	cmp	r3, #0
 800e168:	dd00      	ble.n	800e16c <__kernel_rem_pio2+0x4f0>
 800e16a:	e08a      	b.n	800e282 <__kernel_rem_pio2+0x606>
 800e16c:	d055      	beq.n	800e21a <__kernel_rem_pio2+0x59e>
 800e16e:	2007      	movs	r0, #7
 800e170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e172:	4003      	ands	r3, r0
 800e174:	0018      	movs	r0, r3
 800e176:	239f      	movs	r3, #159	; 0x9f
 800e178:	009b      	lsls	r3, r3, #2
 800e17a:	449d      	add	sp, r3
 800e17c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e17e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e180:	2b03      	cmp	r3, #3
 800e182:	d1f4      	bne.n	800e16e <__kernel_rem_pio2+0x4f2>
 800e184:	9b00      	ldr	r3, [sp, #0]
 800e186:	00dc      	lsls	r4, r3, #3
 800e188:	ab4e      	add	r3, sp, #312	; 0x138
 800e18a:	191c      	adds	r4, r3, r4
 800e18c:	0025      	movs	r5, r4
 800e18e:	9b00      	ldr	r3, [sp, #0]
 800e190:	9302      	str	r3, [sp, #8]
 800e192:	9b02      	ldr	r3, [sp, #8]
 800e194:	3d08      	subs	r5, #8
 800e196:	2b00      	cmp	r3, #0
 800e198:	dd00      	ble.n	800e19c <__kernel_rem_pio2+0x520>
 800e19a:	e083      	b.n	800e2a4 <__kernel_rem_pio2+0x628>
 800e19c:	9d00      	ldr	r5, [sp, #0]
 800e19e:	3c08      	subs	r4, #8
 800e1a0:	2d01      	cmp	r5, #1
 800e1a2:	dd00      	ble.n	800e1a6 <__kernel_rem_pio2+0x52a>
 800e1a4:	e0a0      	b.n	800e2e8 <__kernel_rem_pio2+0x66c>
 800e1a6:	2400      	movs	r4, #0
 800e1a8:	0021      	movs	r1, r4
 800e1aa:	9b00      	ldr	r3, [sp, #0]
 800e1ac:	2b01      	cmp	r3, #1
 800e1ae:	dd00      	ble.n	800e1b2 <__kernel_rem_pio2+0x536>
 800e1b0:	e0b8      	b.n	800e324 <__kernel_rem_pio2+0x6a8>
 800e1b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1b4:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800e1b6:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800e1b8:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800e1ba:	9851      	ldr	r0, [sp, #324]	; 0x144
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d000      	beq.n	800e1c2 <__kernel_rem_pio2+0x546>
 800e1c0:	e0be      	b.n	800e340 <__kernel_rem_pio2+0x6c4>
 800e1c2:	0033      	movs	r3, r6
 800e1c4:	003a      	movs	r2, r7
 800e1c6:	9e07      	ldr	r6, [sp, #28]
 800e1c8:	6032      	str	r2, [r6, #0]
 800e1ca:	6073      	str	r3, [r6, #4]
 800e1cc:	002a      	movs	r2, r5
 800e1ce:	0003      	movs	r3, r0
 800e1d0:	60b2      	str	r2, [r6, #8]
 800e1d2:	60f3      	str	r3, [r6, #12]
 800e1d4:	0022      	movs	r2, r4
 800e1d6:	000b      	movs	r3, r1
 800e1d8:	6132      	str	r2, [r6, #16]
 800e1da:	6173      	str	r3, [r6, #20]
 800e1dc:	e7c7      	b.n	800e16e <__kernel_rem_pio2+0x4f2>
 800e1de:	9b00      	ldr	r3, [sp, #0]
 800e1e0:	aa4e      	add	r2, sp, #312	; 0x138
 800e1e2:	00db      	lsls	r3, r3, #3
 800e1e4:	18d3      	adds	r3, r2, r3
 800e1e6:	0028      	movs	r0, r5
 800e1e8:	681a      	ldr	r2, [r3, #0]
 800e1ea:	685b      	ldr	r3, [r3, #4]
 800e1ec:	0021      	movs	r1, r4
 800e1ee:	f7f3 f857 	bl	80012a0 <__aeabi_dadd>
 800e1f2:	0005      	movs	r5, r0
 800e1f4:	000c      	movs	r4, r1
 800e1f6:	9b00      	ldr	r3, [sp, #0]
 800e1f8:	3b01      	subs	r3, #1
 800e1fa:	9300      	str	r3, [sp, #0]
 800e1fc:	9b00      	ldr	r3, [sp, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	daed      	bge.n	800e1de <__kernel_rem_pio2+0x562>
 800e202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e204:	2b00      	cmp	r3, #0
 800e206:	d002      	beq.n	800e20e <__kernel_rem_pio2+0x592>
 800e208:	2380      	movs	r3, #128	; 0x80
 800e20a:	061b      	lsls	r3, r3, #24
 800e20c:	18e4      	adds	r4, r4, r3
 800e20e:	002a      	movs	r2, r5
 800e210:	0023      	movs	r3, r4
 800e212:	9907      	ldr	r1, [sp, #28]
 800e214:	600a      	str	r2, [r1, #0]
 800e216:	604b      	str	r3, [r1, #4]
 800e218:	e7a9      	b.n	800e16e <__kernel_rem_pio2+0x4f2>
 800e21a:	9da4      	ldr	r5, [sp, #656]	; 0x290
 800e21c:	002c      	movs	r4, r5
 800e21e:	e7ed      	b.n	800e1fc <__kernel_rem_pio2+0x580>
 800e220:	00e3      	lsls	r3, r4, #3
 800e222:	aa4e      	add	r2, sp, #312	; 0x138
 800e224:	18d3      	adds	r3, r2, r3
 800e226:	0030      	movs	r0, r6
 800e228:	681a      	ldr	r2, [r3, #0]
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	0029      	movs	r1, r5
 800e22e:	f7f3 f837 	bl	80012a0 <__aeabi_dadd>
 800e232:	0006      	movs	r6, r0
 800e234:	000d      	movs	r5, r1
 800e236:	3c01      	subs	r4, #1
 800e238:	2c00      	cmp	r4, #0
 800e23a:	daf1      	bge.n	800e220 <__kernel_rem_pio2+0x5a4>
 800e23c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e23e:	0029      	movs	r1, r5
 800e240:	2b00      	cmp	r3, #0
 800e242:	d002      	beq.n	800e24a <__kernel_rem_pio2+0x5ce>
 800e244:	2380      	movs	r3, #128	; 0x80
 800e246:	061b      	lsls	r3, r3, #24
 800e248:	18e9      	adds	r1, r5, r3
 800e24a:	0032      	movs	r2, r6
 800e24c:	000b      	movs	r3, r1
 800e24e:	9907      	ldr	r1, [sp, #28]
 800e250:	2401      	movs	r4, #1
 800e252:	600a      	str	r2, [r1, #0]
 800e254:	604b      	str	r3, [r1, #4]
 800e256:	984e      	ldr	r0, [sp, #312]	; 0x138
 800e258:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800e25a:	002b      	movs	r3, r5
 800e25c:	f7f4 f9fc 	bl	8002658 <__aeabi_dsub>
 800e260:	0006      	movs	r6, r0
 800e262:	000d      	movs	r5, r1
 800e264:	9b00      	ldr	r3, [sp, #0]
 800e266:	42a3      	cmp	r3, r4
 800e268:	da0f      	bge.n	800e28a <__kernel_rem_pio2+0x60e>
 800e26a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d002      	beq.n	800e276 <__kernel_rem_pio2+0x5fa>
 800e270:	2380      	movs	r3, #128	; 0x80
 800e272:	061b      	lsls	r3, r3, #24
 800e274:	18ed      	adds	r5, r5, r3
 800e276:	0032      	movs	r2, r6
 800e278:	002b      	movs	r3, r5
 800e27a:	9907      	ldr	r1, [sp, #28]
 800e27c:	608a      	str	r2, [r1, #8]
 800e27e:	60cb      	str	r3, [r1, #12]
 800e280:	e775      	b.n	800e16e <__kernel_rem_pio2+0x4f2>
 800e282:	2600      	movs	r6, #0
 800e284:	9c00      	ldr	r4, [sp, #0]
 800e286:	0035      	movs	r5, r6
 800e288:	e7d6      	b.n	800e238 <__kernel_rem_pio2+0x5bc>
 800e28a:	00e3      	lsls	r3, r4, #3
 800e28c:	aa4e      	add	r2, sp, #312	; 0x138
 800e28e:	18d3      	adds	r3, r2, r3
 800e290:	0030      	movs	r0, r6
 800e292:	681a      	ldr	r2, [r3, #0]
 800e294:	685b      	ldr	r3, [r3, #4]
 800e296:	0029      	movs	r1, r5
 800e298:	f7f3 f802 	bl	80012a0 <__aeabi_dadd>
 800e29c:	3401      	adds	r4, #1
 800e29e:	0006      	movs	r6, r0
 800e2a0:	000d      	movs	r5, r1
 800e2a2:	e7df      	b.n	800e264 <__kernel_rem_pio2+0x5e8>
 800e2a4:	9b02      	ldr	r3, [sp, #8]
 800e2a6:	68ae      	ldr	r6, [r5, #8]
 800e2a8:	68ef      	ldr	r7, [r5, #12]
 800e2aa:	3b01      	subs	r3, #1
 800e2ac:	9302      	str	r3, [sp, #8]
 800e2ae:	682a      	ldr	r2, [r5, #0]
 800e2b0:	686b      	ldr	r3, [r5, #4]
 800e2b2:	9204      	str	r2, [sp, #16]
 800e2b4:	9305      	str	r3, [sp, #20]
 800e2b6:	9804      	ldr	r0, [sp, #16]
 800e2b8:	9905      	ldr	r1, [sp, #20]
 800e2ba:	0032      	movs	r2, r6
 800e2bc:	003b      	movs	r3, r7
 800e2be:	f7f2 ffef 	bl	80012a0 <__aeabi_dadd>
 800e2c2:	0002      	movs	r2, r0
 800e2c4:	000b      	movs	r3, r1
 800e2c6:	9008      	str	r0, [sp, #32]
 800e2c8:	9109      	str	r1, [sp, #36]	; 0x24
 800e2ca:	9804      	ldr	r0, [sp, #16]
 800e2cc:	9905      	ldr	r1, [sp, #20]
 800e2ce:	f7f4 f9c3 	bl	8002658 <__aeabi_dsub>
 800e2d2:	0032      	movs	r2, r6
 800e2d4:	003b      	movs	r3, r7
 800e2d6:	f7f2 ffe3 	bl	80012a0 <__aeabi_dadd>
 800e2da:	9a08      	ldr	r2, [sp, #32]
 800e2dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2de:	60a8      	str	r0, [r5, #8]
 800e2e0:	60e9      	str	r1, [r5, #12]
 800e2e2:	602a      	str	r2, [r5, #0]
 800e2e4:	606b      	str	r3, [r5, #4]
 800e2e6:	e754      	b.n	800e192 <__kernel_rem_pio2+0x516>
 800e2e8:	6826      	ldr	r6, [r4, #0]
 800e2ea:	6867      	ldr	r7, [r4, #4]
 800e2ec:	68a2      	ldr	r2, [r4, #8]
 800e2ee:	68e3      	ldr	r3, [r4, #12]
 800e2f0:	0030      	movs	r0, r6
 800e2f2:	0039      	movs	r1, r7
 800e2f4:	9202      	str	r2, [sp, #8]
 800e2f6:	9303      	str	r3, [sp, #12]
 800e2f8:	f7f2 ffd2 	bl	80012a0 <__aeabi_dadd>
 800e2fc:	0002      	movs	r2, r0
 800e2fe:	000b      	movs	r3, r1
 800e300:	9004      	str	r0, [sp, #16]
 800e302:	9105      	str	r1, [sp, #20]
 800e304:	0030      	movs	r0, r6
 800e306:	0039      	movs	r1, r7
 800e308:	f7f4 f9a6 	bl	8002658 <__aeabi_dsub>
 800e30c:	9a02      	ldr	r2, [sp, #8]
 800e30e:	9b03      	ldr	r3, [sp, #12]
 800e310:	f7f2 ffc6 	bl	80012a0 <__aeabi_dadd>
 800e314:	9a04      	ldr	r2, [sp, #16]
 800e316:	9b05      	ldr	r3, [sp, #20]
 800e318:	60a0      	str	r0, [r4, #8]
 800e31a:	60e1      	str	r1, [r4, #12]
 800e31c:	6022      	str	r2, [r4, #0]
 800e31e:	6063      	str	r3, [r4, #4]
 800e320:	3d01      	subs	r5, #1
 800e322:	e73c      	b.n	800e19e <__kernel_rem_pio2+0x522>
 800e324:	9b00      	ldr	r3, [sp, #0]
 800e326:	aa4e      	add	r2, sp, #312	; 0x138
 800e328:	00db      	lsls	r3, r3, #3
 800e32a:	18d3      	adds	r3, r2, r3
 800e32c:	0020      	movs	r0, r4
 800e32e:	681a      	ldr	r2, [r3, #0]
 800e330:	685b      	ldr	r3, [r3, #4]
 800e332:	f7f2 ffb5 	bl	80012a0 <__aeabi_dadd>
 800e336:	9b00      	ldr	r3, [sp, #0]
 800e338:	0004      	movs	r4, r0
 800e33a:	3b01      	subs	r3, #1
 800e33c:	9300      	str	r3, [sp, #0]
 800e33e:	e734      	b.n	800e1aa <__kernel_rem_pio2+0x52e>
 800e340:	9b07      	ldr	r3, [sp, #28]
 800e342:	9a07      	ldr	r2, [sp, #28]
 800e344:	601f      	str	r7, [r3, #0]
 800e346:	2380      	movs	r3, #128	; 0x80
 800e348:	061b      	lsls	r3, r3, #24
 800e34a:	18f6      	adds	r6, r6, r3
 800e34c:	18c0      	adds	r0, r0, r3
 800e34e:	18c9      	adds	r1, r1, r3
 800e350:	6056      	str	r6, [r2, #4]
 800e352:	6095      	str	r5, [r2, #8]
 800e354:	60d0      	str	r0, [r2, #12]
 800e356:	6114      	str	r4, [r2, #16]
 800e358:	6151      	str	r1, [r2, #20]
 800e35a:	e708      	b.n	800e16e <__kernel_rem_pio2+0x4f2>
 800e35c:	41700000 	.word	0x41700000
 800e360:	3e700000 	.word	0x3e700000
 800e364:	0800f198 	.word	0x0800f198

0800e368 <__kernel_sin>:
 800e368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e36a:	b089      	sub	sp, #36	; 0x24
 800e36c:	9202      	str	r2, [sp, #8]
 800e36e:	9303      	str	r3, [sp, #12]
 800e370:	22f9      	movs	r2, #249	; 0xf9
 800e372:	004b      	lsls	r3, r1, #1
 800e374:	0007      	movs	r7, r0
 800e376:	000e      	movs	r6, r1
 800e378:	085b      	lsrs	r3, r3, #1
 800e37a:	0592      	lsls	r2, r2, #22
 800e37c:	4293      	cmp	r3, r2
 800e37e:	da03      	bge.n	800e388 <__kernel_sin+0x20>
 800e380:	f7f4 fd1a 	bl	8002db8 <__aeabi_d2iz>
 800e384:	2800      	cmp	r0, #0
 800e386:	d04c      	beq.n	800e422 <__kernel_sin+0xba>
 800e388:	003a      	movs	r2, r7
 800e38a:	0033      	movs	r3, r6
 800e38c:	0038      	movs	r0, r7
 800e38e:	0031      	movs	r1, r6
 800e390:	f7f3 fef6 	bl	8002180 <__aeabi_dmul>
 800e394:	0004      	movs	r4, r0
 800e396:	000d      	movs	r5, r1
 800e398:	0002      	movs	r2, r0
 800e39a:	000b      	movs	r3, r1
 800e39c:	0038      	movs	r0, r7
 800e39e:	0031      	movs	r1, r6
 800e3a0:	f7f3 feee 	bl	8002180 <__aeabi_dmul>
 800e3a4:	4a39      	ldr	r2, [pc, #228]	; (800e48c <__kernel_sin+0x124>)
 800e3a6:	9000      	str	r0, [sp, #0]
 800e3a8:	9101      	str	r1, [sp, #4]
 800e3aa:	4b39      	ldr	r3, [pc, #228]	; (800e490 <__kernel_sin+0x128>)
 800e3ac:	0020      	movs	r0, r4
 800e3ae:	0029      	movs	r1, r5
 800e3b0:	f7f3 fee6 	bl	8002180 <__aeabi_dmul>
 800e3b4:	4a37      	ldr	r2, [pc, #220]	; (800e494 <__kernel_sin+0x12c>)
 800e3b6:	4b38      	ldr	r3, [pc, #224]	; (800e498 <__kernel_sin+0x130>)
 800e3b8:	f7f4 f94e 	bl	8002658 <__aeabi_dsub>
 800e3bc:	0022      	movs	r2, r4
 800e3be:	002b      	movs	r3, r5
 800e3c0:	f7f3 fede 	bl	8002180 <__aeabi_dmul>
 800e3c4:	4a35      	ldr	r2, [pc, #212]	; (800e49c <__kernel_sin+0x134>)
 800e3c6:	4b36      	ldr	r3, [pc, #216]	; (800e4a0 <__kernel_sin+0x138>)
 800e3c8:	f7f2 ff6a 	bl	80012a0 <__aeabi_dadd>
 800e3cc:	0022      	movs	r2, r4
 800e3ce:	002b      	movs	r3, r5
 800e3d0:	f7f3 fed6 	bl	8002180 <__aeabi_dmul>
 800e3d4:	4a33      	ldr	r2, [pc, #204]	; (800e4a4 <__kernel_sin+0x13c>)
 800e3d6:	4b34      	ldr	r3, [pc, #208]	; (800e4a8 <__kernel_sin+0x140>)
 800e3d8:	f7f4 f93e 	bl	8002658 <__aeabi_dsub>
 800e3dc:	0022      	movs	r2, r4
 800e3de:	002b      	movs	r3, r5
 800e3e0:	f7f3 fece 	bl	8002180 <__aeabi_dmul>
 800e3e4:	4b31      	ldr	r3, [pc, #196]	; (800e4ac <__kernel_sin+0x144>)
 800e3e6:	4a32      	ldr	r2, [pc, #200]	; (800e4b0 <__kernel_sin+0x148>)
 800e3e8:	f7f2 ff5a 	bl	80012a0 <__aeabi_dadd>
 800e3ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e3ee:	9004      	str	r0, [sp, #16]
 800e3f0:	9105      	str	r1, [sp, #20]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d119      	bne.n	800e42a <__kernel_sin+0xc2>
 800e3f6:	0002      	movs	r2, r0
 800e3f8:	000b      	movs	r3, r1
 800e3fa:	0020      	movs	r0, r4
 800e3fc:	0029      	movs	r1, r5
 800e3fe:	f7f3 febf 	bl	8002180 <__aeabi_dmul>
 800e402:	4a2c      	ldr	r2, [pc, #176]	; (800e4b4 <__kernel_sin+0x14c>)
 800e404:	4b2c      	ldr	r3, [pc, #176]	; (800e4b8 <__kernel_sin+0x150>)
 800e406:	f7f4 f927 	bl	8002658 <__aeabi_dsub>
 800e40a:	9a00      	ldr	r2, [sp, #0]
 800e40c:	9b01      	ldr	r3, [sp, #4]
 800e40e:	f7f3 feb7 	bl	8002180 <__aeabi_dmul>
 800e412:	0002      	movs	r2, r0
 800e414:	000b      	movs	r3, r1
 800e416:	0038      	movs	r0, r7
 800e418:	0031      	movs	r1, r6
 800e41a:	f7f2 ff41 	bl	80012a0 <__aeabi_dadd>
 800e41e:	0007      	movs	r7, r0
 800e420:	000e      	movs	r6, r1
 800e422:	0038      	movs	r0, r7
 800e424:	0031      	movs	r1, r6
 800e426:	b009      	add	sp, #36	; 0x24
 800e428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e42a:	2200      	movs	r2, #0
 800e42c:	9802      	ldr	r0, [sp, #8]
 800e42e:	9903      	ldr	r1, [sp, #12]
 800e430:	4b22      	ldr	r3, [pc, #136]	; (800e4bc <__kernel_sin+0x154>)
 800e432:	f7f3 fea5 	bl	8002180 <__aeabi_dmul>
 800e436:	9a04      	ldr	r2, [sp, #16]
 800e438:	9b05      	ldr	r3, [sp, #20]
 800e43a:	9006      	str	r0, [sp, #24]
 800e43c:	9107      	str	r1, [sp, #28]
 800e43e:	9800      	ldr	r0, [sp, #0]
 800e440:	9901      	ldr	r1, [sp, #4]
 800e442:	f7f3 fe9d 	bl	8002180 <__aeabi_dmul>
 800e446:	0002      	movs	r2, r0
 800e448:	000b      	movs	r3, r1
 800e44a:	9806      	ldr	r0, [sp, #24]
 800e44c:	9907      	ldr	r1, [sp, #28]
 800e44e:	f7f4 f903 	bl	8002658 <__aeabi_dsub>
 800e452:	0022      	movs	r2, r4
 800e454:	002b      	movs	r3, r5
 800e456:	f7f3 fe93 	bl	8002180 <__aeabi_dmul>
 800e45a:	9a02      	ldr	r2, [sp, #8]
 800e45c:	9b03      	ldr	r3, [sp, #12]
 800e45e:	f7f4 f8fb 	bl	8002658 <__aeabi_dsub>
 800e462:	4a14      	ldr	r2, [pc, #80]	; (800e4b4 <__kernel_sin+0x14c>)
 800e464:	0004      	movs	r4, r0
 800e466:	000d      	movs	r5, r1
 800e468:	9800      	ldr	r0, [sp, #0]
 800e46a:	9901      	ldr	r1, [sp, #4]
 800e46c:	4b12      	ldr	r3, [pc, #72]	; (800e4b8 <__kernel_sin+0x150>)
 800e46e:	f7f3 fe87 	bl	8002180 <__aeabi_dmul>
 800e472:	0002      	movs	r2, r0
 800e474:	000b      	movs	r3, r1
 800e476:	0020      	movs	r0, r4
 800e478:	0029      	movs	r1, r5
 800e47a:	f7f2 ff11 	bl	80012a0 <__aeabi_dadd>
 800e47e:	0002      	movs	r2, r0
 800e480:	000b      	movs	r3, r1
 800e482:	0038      	movs	r0, r7
 800e484:	0031      	movs	r1, r6
 800e486:	f7f4 f8e7 	bl	8002658 <__aeabi_dsub>
 800e48a:	e7c8      	b.n	800e41e <__kernel_sin+0xb6>
 800e48c:	5acfd57c 	.word	0x5acfd57c
 800e490:	3de5d93a 	.word	0x3de5d93a
 800e494:	8a2b9ceb 	.word	0x8a2b9ceb
 800e498:	3e5ae5e6 	.word	0x3e5ae5e6
 800e49c:	57b1fe7d 	.word	0x57b1fe7d
 800e4a0:	3ec71de3 	.word	0x3ec71de3
 800e4a4:	19c161d5 	.word	0x19c161d5
 800e4a8:	3f2a01a0 	.word	0x3f2a01a0
 800e4ac:	3f811111 	.word	0x3f811111
 800e4b0:	1110f8a6 	.word	0x1110f8a6
 800e4b4:	55555549 	.word	0x55555549
 800e4b8:	3fc55555 	.word	0x3fc55555
 800e4bc:	3fe00000 	.word	0x3fe00000

0800e4c0 <finite>:
 800e4c0:	4b02      	ldr	r3, [pc, #8]	; (800e4cc <finite+0xc>)
 800e4c2:	0048      	lsls	r0, r1, #1
 800e4c4:	0840      	lsrs	r0, r0, #1
 800e4c6:	18c0      	adds	r0, r0, r3
 800e4c8:	0fc0      	lsrs	r0, r0, #31
 800e4ca:	4770      	bx	lr
 800e4cc:	80100000 	.word	0x80100000

0800e4d0 <floor>:
 800e4d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4d2:	004b      	lsls	r3, r1, #1
 800e4d4:	4a3d      	ldr	r2, [pc, #244]	; (800e5cc <floor+0xfc>)
 800e4d6:	0d5b      	lsrs	r3, r3, #21
 800e4d8:	189f      	adds	r7, r3, r2
 800e4da:	4684      	mov	ip, r0
 800e4dc:	000e      	movs	r6, r1
 800e4de:	000d      	movs	r5, r1
 800e4e0:	0004      	movs	r4, r0
 800e4e2:	9001      	str	r0, [sp, #4]
 800e4e4:	2f13      	cmp	r7, #19
 800e4e6:	dc34      	bgt.n	800e552 <floor+0x82>
 800e4e8:	2f00      	cmp	r7, #0
 800e4ea:	da16      	bge.n	800e51a <floor+0x4a>
 800e4ec:	4a38      	ldr	r2, [pc, #224]	; (800e5d0 <floor+0x100>)
 800e4ee:	4b39      	ldr	r3, [pc, #228]	; (800e5d4 <floor+0x104>)
 800e4f0:	4660      	mov	r0, ip
 800e4f2:	0031      	movs	r1, r6
 800e4f4:	f7f2 fed4 	bl	80012a0 <__aeabi_dadd>
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	f7f1 ffbc 	bl	8000478 <__aeabi_dcmpgt>
 800e500:	2800      	cmp	r0, #0
 800e502:	d007      	beq.n	800e514 <floor+0x44>
 800e504:	2e00      	cmp	r6, #0
 800e506:	da5d      	bge.n	800e5c4 <floor+0xf4>
 800e508:	0073      	lsls	r3, r6, #1
 800e50a:	085b      	lsrs	r3, r3, #1
 800e50c:	431c      	orrs	r4, r3
 800e50e:	d001      	beq.n	800e514 <floor+0x44>
 800e510:	2400      	movs	r4, #0
 800e512:	4d31      	ldr	r5, [pc, #196]	; (800e5d8 <floor+0x108>)
 800e514:	46a4      	mov	ip, r4
 800e516:	002e      	movs	r6, r5
 800e518:	e029      	b.n	800e56e <floor+0x9e>
 800e51a:	4b30      	ldr	r3, [pc, #192]	; (800e5dc <floor+0x10c>)
 800e51c:	413b      	asrs	r3, r7
 800e51e:	9300      	str	r3, [sp, #0]
 800e520:	400b      	ands	r3, r1
 800e522:	4303      	orrs	r3, r0
 800e524:	d023      	beq.n	800e56e <floor+0x9e>
 800e526:	4a2a      	ldr	r2, [pc, #168]	; (800e5d0 <floor+0x100>)
 800e528:	4b2a      	ldr	r3, [pc, #168]	; (800e5d4 <floor+0x104>)
 800e52a:	4660      	mov	r0, ip
 800e52c:	0031      	movs	r1, r6
 800e52e:	f7f2 feb7 	bl	80012a0 <__aeabi_dadd>
 800e532:	2200      	movs	r2, #0
 800e534:	2300      	movs	r3, #0
 800e536:	f7f1 ff9f 	bl	8000478 <__aeabi_dcmpgt>
 800e53a:	2800      	cmp	r0, #0
 800e53c:	d0ea      	beq.n	800e514 <floor+0x44>
 800e53e:	2e00      	cmp	r6, #0
 800e540:	da03      	bge.n	800e54a <floor+0x7a>
 800e542:	2380      	movs	r3, #128	; 0x80
 800e544:	035b      	lsls	r3, r3, #13
 800e546:	413b      	asrs	r3, r7
 800e548:	18f5      	adds	r5, r6, r3
 800e54a:	9b00      	ldr	r3, [sp, #0]
 800e54c:	2400      	movs	r4, #0
 800e54e:	439d      	bics	r5, r3
 800e550:	e7e0      	b.n	800e514 <floor+0x44>
 800e552:	2f33      	cmp	r7, #51	; 0x33
 800e554:	dd0f      	ble.n	800e576 <floor+0xa6>
 800e556:	2380      	movs	r3, #128	; 0x80
 800e558:	00db      	lsls	r3, r3, #3
 800e55a:	429f      	cmp	r7, r3
 800e55c:	d107      	bne.n	800e56e <floor+0x9e>
 800e55e:	0002      	movs	r2, r0
 800e560:	000b      	movs	r3, r1
 800e562:	4660      	mov	r0, ip
 800e564:	0031      	movs	r1, r6
 800e566:	f7f2 fe9b 	bl	80012a0 <__aeabi_dadd>
 800e56a:	4684      	mov	ip, r0
 800e56c:	000e      	movs	r6, r1
 800e56e:	4660      	mov	r0, ip
 800e570:	0031      	movs	r1, r6
 800e572:	b003      	add	sp, #12
 800e574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e576:	4a1a      	ldr	r2, [pc, #104]	; (800e5e0 <floor+0x110>)
 800e578:	189b      	adds	r3, r3, r2
 800e57a:	2201      	movs	r2, #1
 800e57c:	4252      	negs	r2, r2
 800e57e:	40da      	lsrs	r2, r3
 800e580:	9200      	str	r2, [sp, #0]
 800e582:	4210      	tst	r0, r2
 800e584:	d0f3      	beq.n	800e56e <floor+0x9e>
 800e586:	4a12      	ldr	r2, [pc, #72]	; (800e5d0 <floor+0x100>)
 800e588:	4b12      	ldr	r3, [pc, #72]	; (800e5d4 <floor+0x104>)
 800e58a:	4660      	mov	r0, ip
 800e58c:	0031      	movs	r1, r6
 800e58e:	f7f2 fe87 	bl	80012a0 <__aeabi_dadd>
 800e592:	2200      	movs	r2, #0
 800e594:	2300      	movs	r3, #0
 800e596:	f7f1 ff6f 	bl	8000478 <__aeabi_dcmpgt>
 800e59a:	2800      	cmp	r0, #0
 800e59c:	d0ba      	beq.n	800e514 <floor+0x44>
 800e59e:	2e00      	cmp	r6, #0
 800e5a0:	da02      	bge.n	800e5a8 <floor+0xd8>
 800e5a2:	2f14      	cmp	r7, #20
 800e5a4:	d103      	bne.n	800e5ae <floor+0xde>
 800e5a6:	3501      	adds	r5, #1
 800e5a8:	9b00      	ldr	r3, [sp, #0]
 800e5aa:	439c      	bics	r4, r3
 800e5ac:	e7b2      	b.n	800e514 <floor+0x44>
 800e5ae:	2334      	movs	r3, #52	; 0x34
 800e5b0:	1bdf      	subs	r7, r3, r7
 800e5b2:	3b33      	subs	r3, #51	; 0x33
 800e5b4:	40bb      	lsls	r3, r7
 800e5b6:	18e4      	adds	r4, r4, r3
 800e5b8:	9b01      	ldr	r3, [sp, #4]
 800e5ba:	429c      	cmp	r4, r3
 800e5bc:	419b      	sbcs	r3, r3
 800e5be:	425b      	negs	r3, r3
 800e5c0:	18f5      	adds	r5, r6, r3
 800e5c2:	e7f1      	b.n	800e5a8 <floor+0xd8>
 800e5c4:	2400      	movs	r4, #0
 800e5c6:	0025      	movs	r5, r4
 800e5c8:	e7a4      	b.n	800e514 <floor+0x44>
 800e5ca:	46c0      	nop			; (mov r8, r8)
 800e5cc:	fffffc01 	.word	0xfffffc01
 800e5d0:	8800759c 	.word	0x8800759c
 800e5d4:	7e37e43c 	.word	0x7e37e43c
 800e5d8:	bff00000 	.word	0xbff00000
 800e5dc:	000fffff 	.word	0x000fffff
 800e5e0:	fffffbed 	.word	0xfffffbed

0800e5e4 <nan>:
 800e5e4:	2000      	movs	r0, #0
 800e5e6:	4901      	ldr	r1, [pc, #4]	; (800e5ec <nan+0x8>)
 800e5e8:	4770      	bx	lr
 800e5ea:	46c0      	nop			; (mov r8, r8)
 800e5ec:	7ff80000 	.word	0x7ff80000

0800e5f0 <rint>:
 800e5f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5f2:	004a      	lsls	r2, r1, #1
 800e5f4:	4e3e      	ldr	r6, [pc, #248]	; (800e6f0 <rint+0x100>)
 800e5f6:	0d52      	lsrs	r2, r2, #21
 800e5f8:	b085      	sub	sp, #20
 800e5fa:	1996      	adds	r6, r2, r6
 800e5fc:	000d      	movs	r5, r1
 800e5fe:	0003      	movs	r3, r0
 800e600:	9101      	str	r1, [sp, #4]
 800e602:	0fcc      	lsrs	r4, r1, #31
 800e604:	2e13      	cmp	r6, #19
 800e606:	dc57      	bgt.n	800e6b8 <rint+0xc8>
 800e608:	2e00      	cmp	r6, #0
 800e60a:	da2a      	bge.n	800e662 <rint+0x72>
 800e60c:	004a      	lsls	r2, r1, #1
 800e60e:	0852      	lsrs	r2, r2, #1
 800e610:	4302      	orrs	r2, r0
 800e612:	d024      	beq.n	800e65e <rint+0x6e>
 800e614:	030a      	lsls	r2, r1, #12
 800e616:	0b12      	lsrs	r2, r2, #12
 800e618:	4302      	orrs	r2, r0
 800e61a:	4253      	negs	r3, r2
 800e61c:	4313      	orrs	r3, r2
 800e61e:	2280      	movs	r2, #128	; 0x80
 800e620:	0c4d      	lsrs	r5, r1, #17
 800e622:	0312      	lsls	r2, r2, #12
 800e624:	0b1b      	lsrs	r3, r3, #12
 800e626:	4013      	ands	r3, r2
 800e628:	046d      	lsls	r5, r5, #17
 800e62a:	432b      	orrs	r3, r5
 800e62c:	0019      	movs	r1, r3
 800e62e:	4b31      	ldr	r3, [pc, #196]	; (800e6f4 <rint+0x104>)
 800e630:	00e2      	lsls	r2, r4, #3
 800e632:	189b      	adds	r3, r3, r2
 800e634:	681e      	ldr	r6, [r3, #0]
 800e636:	685f      	ldr	r7, [r3, #4]
 800e638:	0002      	movs	r2, r0
 800e63a:	000b      	movs	r3, r1
 800e63c:	0030      	movs	r0, r6
 800e63e:	0039      	movs	r1, r7
 800e640:	f7f2 fe2e 	bl	80012a0 <__aeabi_dadd>
 800e644:	9002      	str	r0, [sp, #8]
 800e646:	9103      	str	r1, [sp, #12]
 800e648:	9802      	ldr	r0, [sp, #8]
 800e64a:	9903      	ldr	r1, [sp, #12]
 800e64c:	003b      	movs	r3, r7
 800e64e:	0032      	movs	r2, r6
 800e650:	f7f4 f802 	bl	8002658 <__aeabi_dsub>
 800e654:	004b      	lsls	r3, r1, #1
 800e656:	085b      	lsrs	r3, r3, #1
 800e658:	07e4      	lsls	r4, r4, #31
 800e65a:	4323      	orrs	r3, r4
 800e65c:	0019      	movs	r1, r3
 800e65e:	b005      	add	sp, #20
 800e660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e662:	4a25      	ldr	r2, [pc, #148]	; (800e6f8 <rint+0x108>)
 800e664:	4132      	asrs	r2, r6
 800e666:	0017      	movs	r7, r2
 800e668:	400f      	ands	r7, r1
 800e66a:	4307      	orrs	r7, r0
 800e66c:	d0f7      	beq.n	800e65e <rint+0x6e>
 800e66e:	0852      	lsrs	r2, r2, #1
 800e670:	0011      	movs	r1, r2
 800e672:	4029      	ands	r1, r5
 800e674:	430b      	orrs	r3, r1
 800e676:	d00a      	beq.n	800e68e <rint+0x9e>
 800e678:	2300      	movs	r3, #0
 800e67a:	2e13      	cmp	r6, #19
 800e67c:	d101      	bne.n	800e682 <rint+0x92>
 800e67e:	2380      	movs	r3, #128	; 0x80
 800e680:	061b      	lsls	r3, r3, #24
 800e682:	2780      	movs	r7, #128	; 0x80
 800e684:	02ff      	lsls	r7, r7, #11
 800e686:	4137      	asrs	r7, r6
 800e688:	4395      	bics	r5, r2
 800e68a:	432f      	orrs	r7, r5
 800e68c:	9701      	str	r7, [sp, #4]
 800e68e:	9901      	ldr	r1, [sp, #4]
 800e690:	001a      	movs	r2, r3
 800e692:	000b      	movs	r3, r1
 800e694:	4917      	ldr	r1, [pc, #92]	; (800e6f4 <rint+0x104>)
 800e696:	00e4      	lsls	r4, r4, #3
 800e698:	190c      	adds	r4, r1, r4
 800e69a:	6865      	ldr	r5, [r4, #4]
 800e69c:	6824      	ldr	r4, [r4, #0]
 800e69e:	0020      	movs	r0, r4
 800e6a0:	0029      	movs	r1, r5
 800e6a2:	f7f2 fdfd 	bl	80012a0 <__aeabi_dadd>
 800e6a6:	9002      	str	r0, [sp, #8]
 800e6a8:	9103      	str	r1, [sp, #12]
 800e6aa:	9802      	ldr	r0, [sp, #8]
 800e6ac:	9903      	ldr	r1, [sp, #12]
 800e6ae:	0022      	movs	r2, r4
 800e6b0:	002b      	movs	r3, r5
 800e6b2:	f7f3 ffd1 	bl	8002658 <__aeabi_dsub>
 800e6b6:	e7d2      	b.n	800e65e <rint+0x6e>
 800e6b8:	2e33      	cmp	r6, #51	; 0x33
 800e6ba:	dd08      	ble.n	800e6ce <rint+0xde>
 800e6bc:	2380      	movs	r3, #128	; 0x80
 800e6be:	00db      	lsls	r3, r3, #3
 800e6c0:	429e      	cmp	r6, r3
 800e6c2:	d1cc      	bne.n	800e65e <rint+0x6e>
 800e6c4:	0002      	movs	r2, r0
 800e6c6:	000b      	movs	r3, r1
 800e6c8:	f7f2 fdea 	bl	80012a0 <__aeabi_dadd>
 800e6cc:	e7c7      	b.n	800e65e <rint+0x6e>
 800e6ce:	2601      	movs	r6, #1
 800e6d0:	4d0a      	ldr	r5, [pc, #40]	; (800e6fc <rint+0x10c>)
 800e6d2:	4276      	negs	r6, r6
 800e6d4:	1952      	adds	r2, r2, r5
 800e6d6:	40d6      	lsrs	r6, r2
 800e6d8:	4206      	tst	r6, r0
 800e6da:	d0c0      	beq.n	800e65e <rint+0x6e>
 800e6dc:	0876      	lsrs	r6, r6, #1
 800e6de:	4206      	tst	r6, r0
 800e6e0:	d0d5      	beq.n	800e68e <rint+0x9e>
 800e6e2:	2180      	movs	r1, #128	; 0x80
 800e6e4:	05c9      	lsls	r1, r1, #23
 800e6e6:	4111      	asrs	r1, r2
 800e6e8:	43b3      	bics	r3, r6
 800e6ea:	430b      	orrs	r3, r1
 800e6ec:	e7cf      	b.n	800e68e <rint+0x9e>
 800e6ee:	46c0      	nop			; (mov r8, r8)
 800e6f0:	fffffc01 	.word	0xfffffc01
 800e6f4:	0800f1e8 	.word	0x0800f1e8
 800e6f8:	000fffff 	.word	0x000fffff
 800e6fc:	fffffbed 	.word	0xfffffbed

0800e700 <scalbn>:
 800e700:	004b      	lsls	r3, r1, #1
 800e702:	b570      	push	{r4, r5, r6, lr}
 800e704:	0d5b      	lsrs	r3, r3, #21
 800e706:	0014      	movs	r4, r2
 800e708:	000a      	movs	r2, r1
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d10d      	bne.n	800e72a <scalbn+0x2a>
 800e70e:	004b      	lsls	r3, r1, #1
 800e710:	085b      	lsrs	r3, r3, #1
 800e712:	4303      	orrs	r3, r0
 800e714:	d010      	beq.n	800e738 <scalbn+0x38>
 800e716:	4b27      	ldr	r3, [pc, #156]	; (800e7b4 <scalbn+0xb4>)
 800e718:	2200      	movs	r2, #0
 800e71a:	f7f3 fd31 	bl	8002180 <__aeabi_dmul>
 800e71e:	4b26      	ldr	r3, [pc, #152]	; (800e7b8 <scalbn+0xb8>)
 800e720:	429c      	cmp	r4, r3
 800e722:	da0a      	bge.n	800e73a <scalbn+0x3a>
 800e724:	4a25      	ldr	r2, [pc, #148]	; (800e7bc <scalbn+0xbc>)
 800e726:	4b26      	ldr	r3, [pc, #152]	; (800e7c0 <scalbn+0xc0>)
 800e728:	e019      	b.n	800e75e <scalbn+0x5e>
 800e72a:	4d26      	ldr	r5, [pc, #152]	; (800e7c4 <scalbn+0xc4>)
 800e72c:	42ab      	cmp	r3, r5
 800e72e:	d108      	bne.n	800e742 <scalbn+0x42>
 800e730:	0002      	movs	r2, r0
 800e732:	000b      	movs	r3, r1
 800e734:	f7f2 fdb4 	bl	80012a0 <__aeabi_dadd>
 800e738:	bd70      	pop	{r4, r5, r6, pc}
 800e73a:	000a      	movs	r2, r1
 800e73c:	004b      	lsls	r3, r1, #1
 800e73e:	0d5b      	lsrs	r3, r3, #21
 800e740:	3b36      	subs	r3, #54	; 0x36
 800e742:	4d21      	ldr	r5, [pc, #132]	; (800e7c8 <scalbn+0xc8>)
 800e744:	18e3      	adds	r3, r4, r3
 800e746:	42ab      	cmp	r3, r5
 800e748:	dd0c      	ble.n	800e764 <scalbn+0x64>
 800e74a:	4c20      	ldr	r4, [pc, #128]	; (800e7cc <scalbn+0xcc>)
 800e74c:	4d20      	ldr	r5, [pc, #128]	; (800e7d0 <scalbn+0xd0>)
 800e74e:	2900      	cmp	r1, #0
 800e750:	da01      	bge.n	800e756 <scalbn+0x56>
 800e752:	4c1e      	ldr	r4, [pc, #120]	; (800e7cc <scalbn+0xcc>)
 800e754:	4d1f      	ldr	r5, [pc, #124]	; (800e7d4 <scalbn+0xd4>)
 800e756:	0020      	movs	r0, r4
 800e758:	0029      	movs	r1, r5
 800e75a:	4a1c      	ldr	r2, [pc, #112]	; (800e7cc <scalbn+0xcc>)
 800e75c:	4b1c      	ldr	r3, [pc, #112]	; (800e7d0 <scalbn+0xd0>)
 800e75e:	f7f3 fd0f 	bl	8002180 <__aeabi_dmul>
 800e762:	e7e9      	b.n	800e738 <scalbn+0x38>
 800e764:	2b00      	cmp	r3, #0
 800e766:	dd05      	ble.n	800e774 <scalbn+0x74>
 800e768:	4c1b      	ldr	r4, [pc, #108]	; (800e7d8 <scalbn+0xd8>)
 800e76a:	051b      	lsls	r3, r3, #20
 800e76c:	4022      	ands	r2, r4
 800e76e:	431a      	orrs	r2, r3
 800e770:	0011      	movs	r1, r2
 800e772:	e7e1      	b.n	800e738 <scalbn+0x38>
 800e774:	001d      	movs	r5, r3
 800e776:	3535      	adds	r5, #53	; 0x35
 800e778:	da13      	bge.n	800e7a2 <scalbn+0xa2>
 800e77a:	4a18      	ldr	r2, [pc, #96]	; (800e7dc <scalbn+0xdc>)
 800e77c:	0fcb      	lsrs	r3, r1, #31
 800e77e:	4294      	cmp	r4, r2
 800e780:	dd08      	ble.n	800e794 <scalbn+0x94>
 800e782:	4812      	ldr	r0, [pc, #72]	; (800e7cc <scalbn+0xcc>)
 800e784:	4912      	ldr	r1, [pc, #72]	; (800e7d0 <scalbn+0xd0>)
 800e786:	2b00      	cmp	r3, #0
 800e788:	d001      	beq.n	800e78e <scalbn+0x8e>
 800e78a:	4810      	ldr	r0, [pc, #64]	; (800e7cc <scalbn+0xcc>)
 800e78c:	4911      	ldr	r1, [pc, #68]	; (800e7d4 <scalbn+0xd4>)
 800e78e:	4a0f      	ldr	r2, [pc, #60]	; (800e7cc <scalbn+0xcc>)
 800e790:	4b0f      	ldr	r3, [pc, #60]	; (800e7d0 <scalbn+0xd0>)
 800e792:	e7e4      	b.n	800e75e <scalbn+0x5e>
 800e794:	4809      	ldr	r0, [pc, #36]	; (800e7bc <scalbn+0xbc>)
 800e796:	490a      	ldr	r1, [pc, #40]	; (800e7c0 <scalbn+0xc0>)
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d0c3      	beq.n	800e724 <scalbn+0x24>
 800e79c:	4807      	ldr	r0, [pc, #28]	; (800e7bc <scalbn+0xbc>)
 800e79e:	4910      	ldr	r1, [pc, #64]	; (800e7e0 <scalbn+0xe0>)
 800e7a0:	e7c0      	b.n	800e724 <scalbn+0x24>
 800e7a2:	4c0d      	ldr	r4, [pc, #52]	; (800e7d8 <scalbn+0xd8>)
 800e7a4:	3336      	adds	r3, #54	; 0x36
 800e7a6:	4022      	ands	r2, r4
 800e7a8:	051b      	lsls	r3, r3, #20
 800e7aa:	4313      	orrs	r3, r2
 800e7ac:	0019      	movs	r1, r3
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	4b0c      	ldr	r3, [pc, #48]	; (800e7e4 <scalbn+0xe4>)
 800e7b2:	e7d4      	b.n	800e75e <scalbn+0x5e>
 800e7b4:	43500000 	.word	0x43500000
 800e7b8:	ffff3cb0 	.word	0xffff3cb0
 800e7bc:	c2f8f359 	.word	0xc2f8f359
 800e7c0:	01a56e1f 	.word	0x01a56e1f
 800e7c4:	000007ff 	.word	0x000007ff
 800e7c8:	000007fe 	.word	0x000007fe
 800e7cc:	8800759c 	.word	0x8800759c
 800e7d0:	7e37e43c 	.word	0x7e37e43c
 800e7d4:	fe37e43c 	.word	0xfe37e43c
 800e7d8:	800fffff 	.word	0x800fffff
 800e7dc:	0000c350 	.word	0x0000c350
 800e7e0:	81a56e1f 	.word	0x81a56e1f
 800e7e4:	3c900000 	.word	0x3c900000

0800e7e8 <_init>:
 800e7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7ea:	46c0      	nop			; (mov r8, r8)
 800e7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7ee:	bc08      	pop	{r3}
 800e7f0:	469e      	mov	lr, r3
 800e7f2:	4770      	bx	lr

0800e7f4 <_fini>:
 800e7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7f6:	46c0      	nop			; (mov r8, r8)
 800e7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7fa:	bc08      	pop	{r3}
 800e7fc:	469e      	mov	lr, r3
 800e7fe:	4770      	bx	lr
