

================================================================
== Vivado HLS Report for 'Timer'
================================================================
* Date:           Mon May 30 11:57:37 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Timer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    118|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     66|
|Register         |        -|      -|     167|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     167|    184|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_123_p2  |     +    |      0|  0|  32|          32|           2|
    |tmp_6_fu_172_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_7_fu_160_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_3_fu_129_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_154_p2  |   icmp   |      0|  0|  11|          32|          32|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 118|         160|          68|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   1|          4|    1|          4|
    |ticks          |  32|          2|   32|         64|
    |trigger_count  |  32|          2|   32|         64|
    |trigger_out    |   1|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          |  66|         11|   66|        135|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |PPS_read_reg_195            |   1|   0|    1|          0|
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |hop_rate_assign_fu_52       |  32|   0|   32|          0|
    |num_clks_assign_fu_48       |  32|   0|   32|          0|
    |state                       |   1|   0|    1|          0|
    |state_load_reg_200          |   1|   0|    1|          0|
    |ticks                       |  32|   0|   32|          0|
    |tmp_3_reg_209               |   1|   0|    1|          0|
    |trigger_count               |  32|   0|   32|          0|
    |trigger_count_load_reg_204  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 167|   0|  167|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     Timer    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     Timer    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     Timer    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     Timer    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     Timer    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     Timer    | return value |
|PPS                 |  in |    1|   ap_none  |      PPS     |    pointer   |
|pps_en              |  in |    1|   ap_none  |    pps_en    |    pointer   |
|num_clks            |  in |   32|   ap_none  |   num_clks   |    scalar    |
|hop_rate            |  in |   32|   ap_none  |   hop_rate   |    scalar    |
|trigger_out         | out |    1|   ap_vld   |  trigger_out |    pointer   |
|trigger_out_ap_vld  | out |    1|   ap_vld   |  trigger_out |    pointer   |
|pps_edge            | out |    1|   ap_vld   |   pps_edge   |    pointer   |
|pps_edge_ap_vld     | out |    1|   ap_vld   |   pps_edge   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!state_load & !PPS_read_1) | (state_load & !tmp_3 & !tmp_5)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: hop_rate_read [1/1] 0.00ns
:7  %hop_rate_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hop_rate) nounwind

ST_1: num_clks_read [1/1] 0.00ns
:8  %num_clks_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_clks) nounwind

ST_1: num_clks_assign [1/1] 0.00ns
:9  %num_clks_assign = alloca i32, align 4

ST_1: hop_rate_assign [1/1] 0.00ns
:10  %hop_rate_assign = alloca i32, align 4

ST_1: stg_8 [1/1] 0.00ns
:11  store volatile i32 %num_clks_read, i32* %num_clks_assign, align 4

ST_1: stg_9 [1/1] 0.00ns
:12  store volatile i32 %hop_rate_read, i32* %hop_rate_assign, align 4

ST_1: PPS_read [1/1] 0.00ns
:16  %PPS_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %PPS) nounwind

ST_1: stg_11 [1/1] 1.57ns
:21  store i32 0, i32* @ticks, align 4


 <State 2>: 4.96ns
ST_2: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %PPS) nounwind, !map !0

ST_2: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pps_en) nounwind, !map !6

ST_2: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_clks) nounwind, !map !10

ST_2: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hop_rate) nounwind, !map !16

ST_2: stg_16 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %trigger_out) nounwind, !map !20

ST_2: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pps_edge) nounwind, !map !24

ST_2: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @Timer_str) nounwind

ST_2: stg_19 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecReset(i1* @state, i32 1, [1 x i8]* @p_str) nounwind

ST_2: stg_20 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecReset(i32* @ticks, i32 1, [1 x i8]* @p_str) nounwind

ST_2: stg_21 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecReset(i32* @trigger_count, i32 1, [1 x i8]* @p_str) nounwind

ST_2: stg_22 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: stg_23 [1/1] 0.00ns
:18  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %pps_edge, i1 %PPS_read) nounwind

ST_2: state_load [1/1] 0.00ns
:19  %state_load = load i1* @state, align 1

ST_2: stg_25 [1/1] 0.00ns
:20  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 false) nounwind

ST_2: stg_26 [1/1] 0.00ns
:22  br i1 %state_load, label %5, label %1

ST_2: stg_27 [1/1] 1.57ns
:0  store i32 0, i32* @trigger_count, align 4

ST_2: stg_28 [1/1] 0.00ns
:1  br label %2

ST_2: trigger_count_load [1/1] 0.00ns
:0  %trigger_count_load = load i32* @trigger_count, align 4

ST_2: hop_rate_assign_load [1/1] 0.00ns
:1  %hop_rate_assign_load = load volatile i32* %hop_rate_assign, align 4

ST_2: tmp_2 [1/1] 2.44ns
:2  %tmp_2 = add i32 %hop_rate_assign_load, -1

ST_2: tmp_3 [1/1] 2.52ns
:3  %tmp_3 = icmp eq i32 %trigger_count_load, %tmp_2

ST_2: stg_33 [1/1] 0.00ns
:4  br i1 %tmp_3, label %6, label %.preheader

ST_2: stg_34 [1/1] 1.57ns
:0  store i32 0, i32* @trigger_count, align 4

ST_2: stg_35 [1/1] 1.57ns
:1  store i1 false, i1* @state, align 1

ST_2: stg_36 [1/1] 0.00ns
:2  br label %._crit_edge


 <State 3>: 4.01ns
ST_3: PPS_read_1 [1/1] 0.00ns
:0  %PPS_read_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %PPS) nounwind

ST_3: stg_38 [1/1] 0.00ns
:1  br i1 %PPS_read_1, label %4, label %3

ST_3: stg_39 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_40 [1/1] 0.00ns
:1  br label %2

ST_3: stg_41 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 true) nounwind

ST_3: stg_42 [1/1] 1.57ns
:1  store i1 true, i1* @state, align 1

ST_3: stg_43 [1/1] 0.00ns
:2  br label %._crit_edge

ST_3: ticks_load [1/1] 0.00ns
.preheader:0  %ticks_load = load i32* @ticks, align 4

ST_3: num_clks_assign_load [1/1] 0.00ns
.preheader:1  %num_clks_assign_load = load volatile i32* %num_clks_assign, align 4

ST_3: tmp_5 [1/1] 2.52ns
.preheader:2  %tmp_5 = icmp eq i32 %ticks_load, %num_clks_assign_load

ST_3: stg_47 [1/1] 0.00ns
.preheader:3  br i1 %tmp_5, label %8, label %7

ST_3: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp_7 [1/1] 2.44ns
:1  %tmp_7 = add i32 %ticks_load, 1

ST_3: stg_50 [1/1] 1.57ns
:2  store i32 %tmp_7, i32* @ticks, align 4

ST_3: stg_51 [1/1] 0.00ns
:3  br label %.preheader

ST_3: stg_52 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 true) nounwind

ST_3: tmp_6 [1/1] 2.44ns
:1  %tmp_6 = add i32 %trigger_count_load, 1

ST_3: stg_54 [1/1] 1.57ns
:2  store i32 %tmp_6, i32* @trigger_count, align 4

ST_3: stg_55 [1/1] 0.00ns
:3  br label %._crit_edge

ST_3: stg_56 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ PPS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f5712d96f70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pps_en]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f5712c7ece0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_clks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f5712c57dc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hop_rate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f5712bcb530; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trigger_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f5712b83230; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pps_edge]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f5712e0ea10; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f5712db5c60; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ticks]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f5712ba8880; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ trigger_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f5712ba55f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hop_rate_read        (read         ) [ 0000]
num_clks_read        (read         ) [ 0000]
num_clks_assign      (alloca       ) [ 0111]
hop_rate_assign      (alloca       ) [ 0110]
stg_8                (store        ) [ 0000]
stg_9                (store        ) [ 0000]
PPS_read             (read         ) [ 0010]
stg_11               (store        ) [ 0000]
stg_12               (specbitsmap  ) [ 0000]
stg_13               (specbitsmap  ) [ 0000]
stg_14               (specbitsmap  ) [ 0000]
stg_15               (specbitsmap  ) [ 0000]
stg_16               (specbitsmap  ) [ 0000]
stg_17               (specbitsmap  ) [ 0000]
stg_18               (spectopmodule) [ 0000]
stg_19               (specreset    ) [ 0000]
stg_20               (specreset    ) [ 0000]
stg_21               (specreset    ) [ 0000]
stg_22               (wait         ) [ 0000]
stg_23               (write        ) [ 0000]
state_load           (load         ) [ 0011]
stg_25               (write        ) [ 0000]
stg_26               (br           ) [ 0000]
stg_27               (store        ) [ 0000]
stg_28               (br           ) [ 0000]
trigger_count_load   (load         ) [ 0001]
hop_rate_assign_load (load         ) [ 0000]
tmp_2                (add          ) [ 0000]
tmp_3                (icmp         ) [ 0011]
stg_33               (br           ) [ 0000]
stg_34               (store        ) [ 0000]
stg_35               (store        ) [ 0000]
stg_36               (br           ) [ 0000]
PPS_read_1           (read         ) [ 0001]
stg_38               (br           ) [ 0000]
stg_39               (wait         ) [ 0000]
stg_40               (br           ) [ 0000]
stg_41               (write        ) [ 0000]
stg_42               (store        ) [ 0000]
stg_43               (br           ) [ 0000]
ticks_load           (load         ) [ 0000]
num_clks_assign_load (load         ) [ 0000]
tmp_5                (icmp         ) [ 0001]
stg_47               (br           ) [ 0000]
stg_48               (wait         ) [ 0000]
tmp_7                (add          ) [ 0000]
stg_50               (store        ) [ 0000]
stg_51               (br           ) [ 0000]
stg_52               (write        ) [ 0000]
tmp_6                (add          ) [ 0000]
stg_54               (store        ) [ 0000]
stg_55               (br           ) [ 0000]
stg_56               (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="PPS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PPS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pps_en">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pps_en"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_clks">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_clks"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hop_rate">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hop_rate"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trigger_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trigger_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pps_edge">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pps_edge"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ticks">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ticks"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trigger_count">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trigger_count"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="num_clks_assign_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_clks_assign/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="hop_rate_assign_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hop_rate_assign/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="hop_rate_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hop_rate_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="num_clks_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_clks_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="PPS_read/1 PPS_read_1/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="stg_23_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_25/2 stg_41/3 stg_52/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/2 stg_34/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_8_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_8/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="stg_9_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_11_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="state_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trigger_count_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="trigger_count_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="hop_rate_assign_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hop_rate_assign_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="stg_35_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_35/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="stg_42_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="ticks_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ticks_load/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="num_clks_assign_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_clks_assign_load/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_7_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="stg_50_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="stg_54_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="num_clks_assign_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_clks_assign "/>
</bind>
</comp>

<comp id="189" class="1005" name="hop_rate_assign_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="hop_rate_assign "/>
</bind>
</comp>

<comp id="195" class="1005" name="PPS_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="PPS_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="state_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="204" class="1005" name="trigger_count_load_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trigger_count_load "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_3_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="62" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="56" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="116" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="147" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="147" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="48" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="192"><net_src comp="52" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="198"><net_src comp="68" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="203"><net_src comp="112" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="116" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="212"><net_src comp="129" pin="2"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trigger_out | {2 3 }
	Port: pps_edge | {2 }
  - Chain level:
	State 1
		stg_8 : 1
		stg_9 : 1
	State 2
		stg_26 : 1
		tmp_2 : 1
		tmp_3 : 2
		stg_33 : 3
	State 3
		tmp_5 : 1
		stg_47 : 2
		tmp_7 : 1
		stg_50 : 2
		stg_54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_2_fu_123       |    0    |    32   |
|    add   |       tmp_7_fu_160       |    0    |    32   |
|          |       tmp_6_fu_172       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_3_fu_129       |    0    |    11   |
|          |       tmp_5_fu_154       |    0    |    11   |
|----------|--------------------------|---------|---------|
|          | hop_rate_read_read_fu_56 |    0    |    0    |
|   read   | num_clks_read_read_fu_62 |    0    |    0    |
|          |      grp_read_fu_68      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |    stg_23_write_fu_74    |    0    |    0    |
|          |      grp_write_fu_81     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   118   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     PPS_read_reg_195     |    1   |
|  hop_rate_assign_reg_189 |   32   |
|  num_clks_assign_reg_183 |   32   |
|    state_load_reg_200    |    1   |
|       tmp_3_reg_209      |    1   |
|trigger_count_load_reg_204|   32   |
+--------------------------+--------+
|           Total          |   99   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_81 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.571  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   118  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   99   |   118  |
+-----------+--------+--------+--------+
