#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000011ced40 .scope module, "tb32bitor" "tb32bitor" 2 7;
 .timescale 0 0;
v0000000000856e80_0 .var "IN1", 31 0;
v00000000008b0c50_0 .var "IN2", 31 0;
v00000000008b0cf0_0 .net "OUT", 31 0, L_00000000008b0d90;  1 drivers
S_0000000000856b20 .scope module, "a1" "bit32OR" 2 10, 2 1 0, S_00000000011ced40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
L_00000000011cef60 .functor OR 32, v0000000000856e80_0, v00000000008b0c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011ceec0_0 .net *"_s2", 31 0, L_00000000011cef60;  1 drivers
v0000000000856ca0_0 .net "in1", 31 0, v0000000000856e80_0;  1 drivers
v0000000000856d40_0 .net "in2", 31 0, v00000000008b0c50_0;  1 drivers
v0000000000856de0_0 .net "out", 31 0, L_00000000008b0d90;  alias, 1 drivers
L_00000000008b0d90 .part L_00000000011cef60, 0, 32;
    .scope S_00000000011ced40;
T_0 ;
    %vpi_call 2 14 "$monitor", " ", $time, "inp1 = %b inp2 = %b out=%b", v0000000000856e80_0, v00000000008b0c50_0, v00000000008b0cf0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000011ced40;
T_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000000856e80_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000008b0c50_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000000856e80_0, 0, 32;
    %delay 400, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "32bit_OR.v";
