ARM GAS  /tmp/ccij2vr4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_ADC_ConvCpltCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_ADC_ConvCpltCallback:
  27              	.LVL0:
  28              	.LFB460:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "adc.h"
  24:Core/Src/main.c **** #include "dac.h"
  25:Core/Src/main.c **** #include "dma.h"
  26:Core/Src/main.c **** #include "tim.h"
  27:Core/Src/main.c **** #include "usart.h"
  28:Core/Src/main.c **** #include "gpio.h"
  29:Core/Src/main.c **** #include "fsmc.h"
ARM GAS  /tmp/ccij2vr4.s 			page 2


  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  33:Core/Src/main.c **** #include "lvgl.h"
  34:Core/Src/main.c **** #include "lvgl_app.h"
  35:Core/Src/main.c **** #include <stdio.h>
  36:Core/Src/main.c **** #include <string.h>
  37:Core/Src/main.c **** #include <math.h>
  38:Core/Src/main.c **** #include "arm_math.h"
  39:Core/Src/main.c **** #include "arm_const_structs.h"
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END Includes */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PTD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PD */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c **** uint8_t adc1CpltFlg=0;
  62:Core/Src/main.c **** uint8_t adc2CpltFlg=0;
  63:Core/Src/main.c **** uint8_t adc3CpltFlg=0;
  64:Core/Src/main.c **** uint16_t wave[wave_num];
  65:Core/Src/main.c **** uint16_t wave_auto_points[wave_num];
  66:Core/Src/main.c **** uint16_t AD1[AD_num];
  67:Core/Src/main.c **** uint16_t AD2[AD_num];
  68:Core/Src/main.c **** uint16_t AD3[AD_num];
  69:Core/Src/main.c **** uint16_t wave_auto_num=0;
  70:Core/Src/main.c **** uint16_t wave_max;
  71:Core/Src/main.c **** uint16_t wave_min;
  72:Core/Src/main.c **** float fft_inputbuf[FFT_LENGTH*2];		// FFTè¾“å…¥æ•°ç»„
  73:Core/Src/main.c **** float fft_outputbuf[FFT_LENGTH];		// FFTè¾“å‡ºæ•°ç»„
  74:Core/Src/main.c **** uint16_t wave_point[8400] ;
  75:Core/Src/main.c **** uint16_t point_num;
  76:Core/Src/main.c **** float khz=350;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END PV */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  81:Core/Src/main.c **** void SystemClock_Config(void);
  82:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  83:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  84:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
  30              		.loc 1 84 55 view -0
  31              		.cfi_startproc
ARM GAS  /tmp/ccij2vr4.s 			page 3


  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 84 55 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 0446     		mov	r4, r0
  85:Core/Src/main.c ****   if(hadc->Instance == ADC1){
  41              		.loc 1 85 3 is_stmt 1 view .LVU2
  42              		.loc 1 85 10 is_stmt 0 view .LVU3
  43 0004 0268     		ldr	r2, [r0]
  44              		.loc 1 85 5 view .LVU4
  45 0006 104B     		ldr	r3, .L9
  46 0008 9A42     		cmp	r2, r3
  47 000a 08D0     		beq	.L6
  48              	.LVL1:
  49              	.L2:
  86:Core/Src/main.c ****     adc1CpltFlg =1;
  87:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc1);
  88:Core/Src/main.c ****   }
  89:Core/Src/main.c ****   if(hadc->Instance == ADC2){
  50              		.loc 1 89 3 is_stmt 1 view .LVU5
  51              		.loc 1 89 10 is_stmt 0 view .LVU6
  52 000c 2268     		ldr	r2, [r4]
  53              		.loc 1 89 5 view .LVU7
  54 000e 0F4B     		ldr	r3, .L9+4
  55 0010 9A42     		cmp	r2, r3
  56 0012 0BD0     		beq	.L7
  57              	.L3:
  90:Core/Src/main.c ****     adc2CpltFlg =1;
  91:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc2);
  92:Core/Src/main.c ****   }
  93:Core/Src/main.c ****   if(hadc->Instance == ADC3){
  58              		.loc 1 93 3 is_stmt 1 view .LVU8
  59              		.loc 1 93 10 is_stmt 0 view .LVU9
  60 0014 2268     		ldr	r2, [r4]
  61              		.loc 1 93 5 view .LVU10
  62 0016 0E4B     		ldr	r3, .L9+8
  63 0018 9A42     		cmp	r2, r3
  64 001a 0ED0     		beq	.L8
  65              	.L1:
  94:Core/Src/main.c ****     adc3CpltFlg =1;
  95:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc3);
  96:Core/Src/main.c ****   }
  97:Core/Src/main.c **** }
  66              		.loc 1 97 1 view .LVU11
  67 001c 10BD     		pop	{r4, pc}
  68              	.LVL2:
  69              	.L6:
  86:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc1);
  70              		.loc 1 86 5 is_stmt 1 view .LVU12
  86:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc1);
  71              		.loc 1 86 17 is_stmt 0 view .LVU13
  72 001e 0D4B     		ldr	r3, .L9+12
  73 0020 0122     		movs	r2, #1
ARM GAS  /tmp/ccij2vr4.s 			page 4


  74 0022 1A70     		strb	r2, [r3]
  87:Core/Src/main.c ****   }
  75              		.loc 1 87 5 is_stmt 1 view .LVU14
  76 0024 0C48     		ldr	r0, .L9+16
  77              	.LVL3:
  87:Core/Src/main.c ****   }
  78              		.loc 1 87 5 is_stmt 0 view .LVU15
  79 0026 FFF7FEFF 		bl	HAL_ADC_Stop_DMA
  80              	.LVL4:
  81 002a EFE7     		b	.L2
  82              	.L7:
  90:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc2);
  83              		.loc 1 90 5 is_stmt 1 view .LVU16
  90:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc2);
  84              		.loc 1 90 17 is_stmt 0 view .LVU17
  85 002c 0B4B     		ldr	r3, .L9+20
  86 002e 0122     		movs	r2, #1
  87 0030 1A70     		strb	r2, [r3]
  91:Core/Src/main.c ****   }
  88              		.loc 1 91 5 is_stmt 1 view .LVU18
  89 0032 0B48     		ldr	r0, .L9+24
  90 0034 FFF7FEFF 		bl	HAL_ADC_Stop_DMA
  91              	.LVL5:
  92 0038 ECE7     		b	.L3
  93              	.L8:
  94:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc3);
  94              		.loc 1 94 5 view .LVU19
  94:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc3);
  95              		.loc 1 94 17 is_stmt 0 view .LVU20
  96 003a 0A4B     		ldr	r3, .L9+28
  97 003c 0122     		movs	r2, #1
  98 003e 1A70     		strb	r2, [r3]
  95:Core/Src/main.c ****   }
  99              		.loc 1 95 5 is_stmt 1 view .LVU21
 100 0040 0948     		ldr	r0, .L9+32
 101 0042 FFF7FEFF 		bl	HAL_ADC_Stop_DMA
 102              	.LVL6:
 103              		.loc 1 97 1 is_stmt 0 view .LVU22
 104 0046 E9E7     		b	.L1
 105              	.L10:
 106              		.align	2
 107              	.L9:
 108 0048 00200140 		.word	1073815552
 109 004c 00210140 		.word	1073815808
 110 0050 00220140 		.word	1073816064
 111 0054 00000000 		.word	.LANCHOR0
 112 0058 00000000 		.word	hadc1
 113 005c 00000000 		.word	.LANCHOR1
 114 0060 00000000 		.word	hadc2
 115 0064 00000000 		.word	.LANCHOR2
 116 0068 00000000 		.word	hadc3
 117              		.cfi_endproc
 118              	.LFE460:
 120              		.global	__aeabi_i2d
 121              		.global	__aeabi_dmul
 122              		.global	__aeabi_d2uiz
 123              		.section	.text.Wave_Data_Init,"ax",%progbits
ARM GAS  /tmp/ccij2vr4.s 			page 5


 124              		.align	1
 125              		.global	Wave_Data_Init
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 129              		.fpu fpv4-sp-d16
 131              	Wave_Data_Init:
 132              	.LFB461:
  98:Core/Src/main.c **** extern uint8_t waveAutoFlg;
  99:Core/Src/main.c **** void Wave_Data_Init(void){
 133              		.loc 1 99 26 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137 0000 38B5     		push	{r3, r4, r5, lr}
 138              	.LCFI1:
 139              		.cfi_def_cfa_offset 16
 140              		.cfi_offset 3, -16
 141              		.cfi_offset 4, -12
 142              		.cfi_offset 5, -8
 143              		.cfi_offset 14, -4
 100:Core/Src/main.c ****   //AD1_Max=0;
 101:Core/Src/main.c ****   //AD1_Min=4096;
 102:Core/Src/main.c ****   uint16_t Point_num=AD_num;
 144              		.loc 1 102 3 view .LVU24
 145              	.LVL7:
 103:Core/Src/main.c ****   wave_max=0;
 146              		.loc 1 103 3 view .LVU25
 147              		.loc 1 103 11 is_stmt 0 view .LVU26
 148 0002 0025     		movs	r5, #0
 149 0004 264B     		ldr	r3, .L21+8
 150 0006 1D80     		strh	r5, [r3]	@ movhi
 104:Core/Src/main.c ****   wave_min=3300;
 151              		.loc 1 104 3 is_stmt 1 view .LVU27
 152              		.loc 1 104 11 is_stmt 0 view .LVU28
 153 0008 264B     		ldr	r3, .L21+12
 154 000a 40F6E442 		movw	r2, #3300
 155 000e 1A80     		strh	r2, [r3]	@ movhi
 105:Core/Src/main.c ****   for(int i = 0,k=0; i < Point_num;) {
 156              		.loc 1 105 3 is_stmt 1 view .LVU29
 157              	.LBB4:
 158              		.loc 1 105 7 view .LVU30
 159              	.LVL8:
 160              		.loc 1 105 17 is_stmt 0 view .LVU31
 161 0010 2C46     		mov	r4, r5
 162              		.loc 1 105 3 view .LVU32
 163 0012 35E0     		b	.L12
 164              	.LVL9:
 165              	.L14:
 166              	.LBB5:
 106:Core/Src/main.c ****     wave[k]=0;
 107:Core/Src/main.c ****     for (int j = 0; j < Point_num/wave_num; ++j) {
 108:Core/Src/main.c ****       wave[k]+=AD1[i++];
 167              		.loc 1 108 7 is_stmt 1 discriminator 3 view .LVU33
 168              		.loc 1 108 19 is_stmt 0 discriminator 3 view .LVU34
 169 0014 244A     		ldr	r2, .L21+16
 170 0016 32F81520 		ldrh	r2, [r2, r5, lsl #1]
ARM GAS  /tmp/ccij2vr4.s 			page 6


 171              		.loc 1 108 14 discriminator 3 view .LVU35
 172 001a 2449     		ldr	r1, .L21+20
 173 001c 31F81400 		ldrh	r0, [r1, r4, lsl #1]
 174 0020 0244     		add	r2, r2, r0
 175 0022 21F81420 		strh	r2, [r1, r4, lsl #1]	@ movhi
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 176              		.loc 1 107 45 is_stmt 1 discriminator 3 view .LVU36
 177 0026 0133     		adds	r3, r3, #1
 178              	.LVL10:
 179              		.loc 1 108 21 is_stmt 0 discriminator 3 view .LVU37
 180 0028 0135     		adds	r5, r5, #1
 181              	.LVL11:
 182              	.L13:
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 183              		.loc 1 107 21 is_stmt 1 discriminator 1 view .LVU38
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 184              		.loc 1 107 5 is_stmt 0 discriminator 1 view .LVU39
 185 002a 012B     		cmp	r3, #1
 186 002c F2DD     		ble	.L14
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 187              		.loc 1 107 5 discriminator 1 view .LVU40
 188              	.LBE5:
 109:Core/Src/main.c ****     }
 110:Core/Src/main.c ****     //printf("%ld\r\n",AD1[i]);
 111:Core/Src/main.c ****     wave[k]/=(Point_num/wave_num);
 189              		.loc 1 111 5 is_stmt 1 view .LVU41
 190              		.loc 1 111 12 is_stmt 0 view .LVU42
 191 002e 1F4B     		ldr	r3, .L21+20
 192              	.LVL12:
 193              		.loc 1 111 12 view .LVU43
 194 0030 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 195 0034 4008     		lsrs	r0, r0, #1
 196 0036 23F81400 		strh	r0, [r3, r4, lsl #1]	@ movhi
 112:Core/Src/main.c ****     if (!waveAutoFlg){
 197              		.loc 1 112 5 is_stmt 1 view .LVU44
 198              		.loc 1 112 9 is_stmt 0 view .LVU45
 199 003a 1D4B     		ldr	r3, .L21+24
 200 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 201              		.loc 1 112 8 view .LVU46
 202 003e 7BB9     		cbnz	r3, .L15
 113:Core/Src/main.c ****       wave[k]=(wave[k]/4096.0)*3300;
 203              		.loc 1 113 7 is_stmt 1 view .LVU47
 204              		.loc 1 113 23 is_stmt 0 view .LVU48
 205 0040 FFF7FEFF 		bl	__aeabi_i2d
 206              	.LVL13:
 207 0044 0022     		movs	r2, #0
 208 0046 1B4B     		ldr	r3, .L21+28
 209 0048 FFF7FEFF 		bl	__aeabi_dmul
 210              	.LVL14:
 211              		.loc 1 113 31 view .LVU49
 212 004c 12A3     		adr	r3, .L21
 213 004e D3E90023 		ldrd	r2, [r3]
 214 0052 FFF7FEFF 		bl	__aeabi_dmul
 215              	.LVL15:
 216              		.loc 1 113 14 view .LVU50
 217 0056 FFF7FEFF 		bl	__aeabi_d2uiz
 218              	.LVL16:
ARM GAS  /tmp/ccij2vr4.s 			page 7


 219 005a 144B     		ldr	r3, .L21+20
 220 005c 23F81400 		strh	r0, [r3, r4, lsl #1]	@ movhi
 221              	.L15:
 114:Core/Src/main.c ****     }
 115:Core/Src/main.c ****     if(wave_max<wave[k]){
 222              		.loc 1 115 5 is_stmt 1 view .LVU51
 223              		.loc 1 115 21 is_stmt 0 view .LVU52
 224 0060 124B     		ldr	r3, .L21+20
 225 0062 33F81430 		ldrh	r3, [r3, r4, lsl #1]
 226              		.loc 1 115 16 view .LVU53
 227 0066 0E4A     		ldr	r2, .L21+8
 228 0068 1288     		ldrh	r2, [r2]
 229              		.loc 1 115 7 view .LVU54
 230 006a 9342     		cmp	r3, r2
 231 006c 01D9     		bls	.L16
 116:Core/Src/main.c ****       wave_max=wave[k];
 232              		.loc 1 116 7 is_stmt 1 view .LVU55
 233              		.loc 1 116 15 is_stmt 0 view .LVU56
 234 006e 0C4A     		ldr	r2, .L21+8
 235 0070 1380     		strh	r3, [r2]	@ movhi
 236              	.L16:
 117:Core/Src/main.c ****     }
 118:Core/Src/main.c ****     if(wave_min>wave[k]){
 237              		.loc 1 118 5 is_stmt 1 view .LVU57
 238              		.loc 1 118 16 is_stmt 0 view .LVU58
 239 0072 0C4A     		ldr	r2, .L21+12
 240 0074 1288     		ldrh	r2, [r2]
 241              		.loc 1 118 7 view .LVU59
 242 0076 9342     		cmp	r3, r2
 243 0078 01D2     		bcs	.L17
 119:Core/Src/main.c ****       wave_min=wave[k];
 244              		.loc 1 119 7 is_stmt 1 view .LVU60
 245              		.loc 1 119 15 is_stmt 0 view .LVU61
 246 007a 0A4A     		ldr	r2, .L21+12
 247 007c 1380     		strh	r3, [r2]	@ movhi
 248              	.L17:
 120:Core/Src/main.c ****     }
 121:Core/Src/main.c ****     k++;
 249              		.loc 1 121 5 is_stmt 1 view .LVU62
 250              		.loc 1 121 6 is_stmt 0 view .LVU63
 251 007e 0134     		adds	r4, r4, #1
 252              	.LVL17:
 253              	.L12:
 105:Core/Src/main.c ****     wave[k]=0;
 254              		.loc 1 105 22 is_stmt 1 discriminator 1 view .LVU64
 105:Core/Src/main.c ****     wave[k]=0;
 255              		.loc 1 105 3 is_stmt 0 discriminator 1 view .LVU65
 256 0080 B5F5006F 		cmp	r5, #2048
 257 0084 04DA     		bge	.L20
 106:Core/Src/main.c ****     for (int j = 0; j < Point_num/wave_num; ++j) {
 258              		.loc 1 106 5 is_stmt 1 view .LVU66
 106:Core/Src/main.c ****     for (int j = 0; j < Point_num/wave_num; ++j) {
 259              		.loc 1 106 12 is_stmt 0 view .LVU67
 260 0086 0023     		movs	r3, #0
 261 0088 084A     		ldr	r2, .L21+20
 262 008a 22F81430 		strh	r3, [r2, r4, lsl #1]	@ movhi
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
ARM GAS  /tmp/ccij2vr4.s 			page 8


 263              		.loc 1 107 5 is_stmt 1 view .LVU68
 264              	.LBB6:
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 265              		.loc 1 107 10 view .LVU69
 266              	.LVL18:
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 267              		.loc 1 107 5 is_stmt 0 view .LVU70
 268 008e CCE7     		b	.L13
 269              	.LVL19:
 270              	.L20:
 107:Core/Src/main.c ****       wave[k]+=AD1[i++];
 271              		.loc 1 107 5 view .LVU71
 272              	.LBE6:
 273              	.LBE4:
 122:Core/Src/main.c ****   }
 123:Core/Src/main.c **** }
 274              		.loc 1 123 1 view .LVU72
 275 0090 38BD     		pop	{r3, r4, r5, pc}
 276              	.LVL20:
 277              	.L22:
 278              		.loc 1 123 1 view .LVU73
 279 0092 00BFAFF3 		.align	3
 279      0080
 280              	.L21:
 281 0098 00000000 		.word	0
 282 009c 00C8A940 		.word	1084868608
 283 00a0 00000000 		.word	.LANCHOR3
 284 00a4 00000000 		.word	.LANCHOR4
 285 00a8 00000000 		.word	AD1
 286 00ac 00000000 		.word	.LANCHOR5
 287 00b0 00000000 		.word	waveAutoFlg
 288 00b4 0000303F 		.word	1060110336
 289              		.cfi_endproc
 290              	.LFE461:
 292              		.section	.text.Wave_Auto,"ax",%progbits
 293              		.align	1
 294              		.global	Wave_Auto
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 298              		.fpu fpv4-sp-d16
 300              	Wave_Auto:
 301              	.LFB462:
 124:Core/Src/main.c **** void Wave_Auto(void){
 302              		.loc 1 124 21 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 307              	.LCFI2:
 308              		.cfi_def_cfa_offset 24
 309              		.cfi_offset 4, -24
 310              		.cfi_offset 5, -20
 311              		.cfi_offset 6, -16
 312              		.cfi_offset 7, -12
 313              		.cfi_offset 8, -8
 314              		.cfi_offset 14, -4
ARM GAS  /tmp/ccij2vr4.s 			page 9


 125:Core/Src/main.c ****   uint16_t wave_trigger;
 315              		.loc 1 125 3 view .LVU75
 126:Core/Src/main.c ****   uint8_t triggerFlg=0;
 316              		.loc 1 126 3 view .LVU76
 317              	.LVL21:
 127:Core/Src/main.c ****   uint8_t endFlg=0;
 318              		.loc 1 127 3 view .LVU77
 128:Core/Src/main.c ****   uint8_t k=0;
 319              		.loc 1 128 3 view .LVU78
 129:Core/Src/main.c ****   wave_auto_num=0;
 320              		.loc 1 129 3 view .LVU79
 321              		.loc 1 129 16 is_stmt 0 view .LVU80
 322 0004 0024     		movs	r4, #0
 323 0006 3A4B     		ldr	r3, .L36+8
 324 0008 1C80     		strh	r4, [r3]	@ movhi
 130:Core/Src/main.c ****   memset(wave_auto_points,0,wave_num);
 325              		.loc 1 130 3 is_stmt 1 view .LVU81
 326 000a 4FF48062 		mov	r2, #1024
 327 000e 2146     		mov	r1, r4
 328 0010 3848     		ldr	r0, .L36+12
 329 0012 FFF7FEFF 		bl	memset
 330              	.LVL22:
 131:Core/Src/main.c ****   wave_trigger=(wave_max-wave_min)/5*1+wave_min;
 331              		.loc 1 131 3 view .LVU82
 332              		.loc 1 131 25 is_stmt 0 view .LVU83
 333 0016 384B     		ldr	r3, .L36+16
 334 0018 1988     		ldrh	r1, [r3]
 335 001a 384B     		ldr	r3, .L36+20
 336 001c 1B88     		ldrh	r3, [r3]
 337 001e 5B1A     		subs	r3, r3, r1
 338              		.loc 1 131 37 view .LVU84
 339 0020 374A     		ldr	r2, .L36+24
 340 0022 82FB0302 		smull	r0, r2, r2, r3
 341 0026 DE17     		asrs	r6, r3, #31
 342 0028 C6EB6206 		rsb	r6, r6, r2, asr #1
 343              		.loc 1 131 15 view .LVU85
 344 002c 11FA86F6 		uxtah	r6, r1, r6
 345 0030 B6B2     		uxth	r6, r6
 346              	.LVL23:
 132:Core/Src/main.c ****   int i=0;
 347              		.loc 1 132 3 is_stmt 1 view .LVU86
 133:Core/Src/main.c ****   /* 
 134:Core/Src/main.c ****   A<B<C
 135:Core/Src/main.c ****   A<=B<C
 136:Core/Src/main.c ****   A<B<=C
 137:Core/Src/main.c ****    */
 138:Core/Src/main.c ****   while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 348              		.loc 1 138 3 view .LVU87
 349              		.loc 1 138 9 is_stmt 0 view .LVU88
 350 0032 03E0     		b	.L24
 351              	.LVL24:
 352              	.L25:
 353              		.loc 1 138 58 discriminator 3 view .LVU89
 354 0034 B4F5806F 		cmp	r4, #1024
 355 0038 0BDA     		bge	.L26
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     i++;
ARM GAS  /tmp/ccij2vr4.s 			page 10


 356              		.loc 1 140 5 is_stmt 1 view .LVU90
 357              		.loc 1 140 6 is_stmt 0 view .LVU91
 358 003a 0134     		adds	r4, r4, #1
 359              	.LVL25:
 360              	.L24:
 138:Core/Src/main.c ****   {
 361              		.loc 1 138 9 is_stmt 1 view .LVU92
 138:Core/Src/main.c ****   {
 362              		.loc 1 138 16 is_stmt 0 view .LVU93
 363 003c 314B     		ldr	r3, .L36+28
 364 003e 33F81430 		ldrh	r3, [r3, r4, lsl #1]
 138:Core/Src/main.c ****   {
 365              		.loc 1 138 9 view .LVU94
 366 0042 B342     		cmp	r3, r6
 367 0044 F6D8     		bhi	.L25
 138:Core/Src/main.c ****   {
 368              		.loc 1 138 54 discriminator 2 view .LVU95
 369 0046 631C     		adds	r3, r4, #1
 138:Core/Src/main.c ****   {
 370              		.loc 1 138 52 discriminator 2 view .LVU96
 371 0048 2E4A     		ldr	r2, .L36+28
 372 004a 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 138:Core/Src/main.c ****   {
 373              		.loc 1 138 10 discriminator 2 view .LVU97
 374 004e B342     		cmp	r3, r6
 375 0050 F0D9     		bls	.L25
 376              	.L26:
 141:Core/Src/main.c ****   }    
 142:Core/Src/main.c ****   i+=1;
 377              		.loc 1 142 3 is_stmt 1 view .LVU98
 378              		.loc 1 142 4 is_stmt 0 view .LVU99
 379 0052 0134     		adds	r4, r4, #1
 380              	.LVL26:
 143:Core/Src/main.c ****   for (uint8_t j = 0; j < 3; j++)
 381              		.loc 1 143 3 is_stmt 1 view .LVU100
 382              	.LBB7:
 383              		.loc 1 143 8 view .LVU101
 384              		.loc 1 143 16 is_stmt 0 view .LVU102
 385 0054 4FF00008 		mov	r8, #0
 386              		.loc 1 143 3 view .LVU103
 387 0058 26E0     		b	.L28
 388              	.LVL27:
 389              	.L30:
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     wave_auto_points[wave_auto_num]=(wave[i]/4096.0)*3300;
 146:Core/Src/main.c ****     wave_auto_num++;
 147:Core/Src/main.c ****     i++;
 148:Core/Src/main.c ****     while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 390              		.loc 1 148 60 discriminator 3 view .LVU104
 391 005a B4F5806F 		cmp	r4, #1024
 392 005e 1FDA     		bge	.L31
 149:Core/Src/main.c ****     {
 150:Core/Src/main.c ****       wave_auto_points[wave_auto_num]=(wave[i]/4096.0)*3300;
 393              		.loc 1 150 7 is_stmt 1 view .LVU105
 394              		.loc 1 150 47 is_stmt 0 view .LVU106
 395 0060 FFF7FEFF 		bl	__aeabi_i2d
 396              	.LVL28:
ARM GAS  /tmp/ccij2vr4.s 			page 11


 397 0064 0022     		movs	r2, #0
 398 0066 284B     		ldr	r3, .L36+32
 399 0068 FFF7FEFF 		bl	__aeabi_dmul
 400              	.LVL29:
 401              		.loc 1 150 55 view .LVU107
 402 006c 1EA3     		adr	r3, .L36
 403 006e D3E90023 		ldrd	r2, [r3]
 404 0072 FFF7FEFF 		bl	__aeabi_dmul
 405              	.LVL30:
 406              		.loc 1 150 23 view .LVU108
 407 0076 1E4F     		ldr	r7, .L36+8
 408 0078 3D88     		ldrh	r5, [r7]
 409              		.loc 1 150 38 view .LVU109
 410 007a FFF7FEFF 		bl	__aeabi_d2uiz
 411              	.LVL31:
 412 007e 1D4B     		ldr	r3, .L36+12
 413 0080 23F81500 		strh	r0, [r3, r5, lsl #1]	@ movhi
 151:Core/Src/main.c ****       wave_auto_num++;
 414              		.loc 1 151 7 is_stmt 1 view .LVU110
 415              		.loc 1 151 20 is_stmt 0 view .LVU111
 416 0084 0135     		adds	r5, r5, #1
 417 0086 3D80     		strh	r5, [r7]	@ movhi
 152:Core/Src/main.c ****       i++;
 418              		.loc 1 152 7 is_stmt 1 view .LVU112
 419              		.loc 1 152 8 is_stmt 0 view .LVU113
 420 0088 0134     		adds	r4, r4, #1
 421              	.LVL32:
 422              	.L29:
 148:Core/Src/main.c ****     {
 423              		.loc 1 148 11 is_stmt 1 view .LVU114
 148:Core/Src/main.c ****     {
 424              		.loc 1 148 18 is_stmt 0 view .LVU115
 425 008a 1E4B     		ldr	r3, .L36+28
 426 008c 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 148:Core/Src/main.c ****     {
 427              		.loc 1 148 11 view .LVU116
 428 0090 B042     		cmp	r0, r6
 429 0092 E2D8     		bhi	.L30
 148:Core/Src/main.c ****     {
 430              		.loc 1 148 56 discriminator 2 view .LVU117
 431 0094 631C     		adds	r3, r4, #1
 148:Core/Src/main.c ****     {
 432              		.loc 1 148 54 discriminator 2 view .LVU118
 433 0096 1B4A     		ldr	r2, .L36+28
 434 0098 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 148:Core/Src/main.c ****     {
 435              		.loc 1 148 12 discriminator 2 view .LVU119
 436 009c B342     		cmp	r3, r6
 437 009e DCD9     		bls	.L30
 438              	.L31:
 143:Core/Src/main.c ****   {
 439              		.loc 1 143 30 is_stmt 1 discriminator 2 view .LVU120
 143:Core/Src/main.c ****   {
 440              		.loc 1 143 31 is_stmt 0 discriminator 2 view .LVU121
 441 00a0 08F10108 		add	r8, r8, #1
 442              	.LVL33:
 143:Core/Src/main.c ****   {
ARM GAS  /tmp/ccij2vr4.s 			page 12


 443              		.loc 1 143 31 discriminator 2 view .LVU122
 444 00a4 5FFA88F8 		uxtb	r8, r8
 445              	.LVL34:
 446              	.L28:
 143:Core/Src/main.c ****   {
 447              		.loc 1 143 23 is_stmt 1 discriminator 1 view .LVU123
 143:Core/Src/main.c ****   {
 448              		.loc 1 143 3 is_stmt 0 discriminator 1 view .LVU124
 449 00a8 B8F1020F 		cmp	r8, #2
 450 00ac 18D8     		bhi	.L35
 145:Core/Src/main.c ****     wave_auto_num++;
 451              		.loc 1 145 5 is_stmt 1 view .LVU125
 145:Core/Src/main.c ****     wave_auto_num++;
 452              		.loc 1 145 45 is_stmt 0 view .LVU126
 453 00ae 154B     		ldr	r3, .L36+28
 454 00b0 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 455 00b4 FFF7FEFF 		bl	__aeabi_i2d
 456              	.LVL35:
 457 00b8 0022     		movs	r2, #0
 458 00ba 134B     		ldr	r3, .L36+32
 459 00bc FFF7FEFF 		bl	__aeabi_dmul
 460              	.LVL36:
 145:Core/Src/main.c ****     wave_auto_num++;
 461              		.loc 1 145 53 view .LVU127
 462 00c0 09A3     		adr	r3, .L36
 463 00c2 D3E90023 		ldrd	r2, [r3]
 464 00c6 FFF7FEFF 		bl	__aeabi_dmul
 465              	.LVL37:
 145:Core/Src/main.c ****     wave_auto_num++;
 466              		.loc 1 145 21 view .LVU128
 467 00ca 094F     		ldr	r7, .L36+8
 468 00cc 3D88     		ldrh	r5, [r7]
 145:Core/Src/main.c ****     wave_auto_num++;
 469              		.loc 1 145 36 view .LVU129
 470 00ce FFF7FEFF 		bl	__aeabi_d2uiz
 471              	.LVL38:
 472 00d2 084B     		ldr	r3, .L36+12
 473 00d4 23F81500 		strh	r0, [r3, r5, lsl #1]	@ movhi
 146:Core/Src/main.c ****     i++;
 474              		.loc 1 146 5 is_stmt 1 view .LVU130
 146:Core/Src/main.c ****     i++;
 475              		.loc 1 146 18 is_stmt 0 view .LVU131
 476 00d8 0135     		adds	r5, r5, #1
 477 00da 3D80     		strh	r5, [r7]	@ movhi
 147:Core/Src/main.c ****     while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 478              		.loc 1 147 5 is_stmt 1 view .LVU132
 147:Core/Src/main.c ****     while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 479              		.loc 1 147 6 is_stmt 0 view .LVU133
 480 00dc 0134     		adds	r4, r4, #1
 481              	.LVL39:
 148:Core/Src/main.c ****     {
 482              		.loc 1 148 5 is_stmt 1 view .LVU134
 148:Core/Src/main.c ****     {
 483              		.loc 1 148 11 is_stmt 0 view .LVU135
 484 00de D4E7     		b	.L29
 485              	.L35:
 148:Core/Src/main.c ****     {
ARM GAS  /tmp/ccij2vr4.s 			page 13


 486              		.loc 1 148 11 view .LVU136
 487              	.LBE7:
 153:Core/Src/main.c ****     }
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   //printf("triggerFlg: %d\r\n",triggerFlg);
 156:Core/Src/main.c **** }
 488              		.loc 1 156 1 view .LVU137
 489 00e0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 490              	.LVL40:
 491              	.L37:
 492              		.loc 1 156 1 view .LVU138
 493 00e4 AFF30080 		.align	3
 494              	.L36:
 495 00e8 00000000 		.word	0
 496 00ec 00C8A940 		.word	1084868608
 497 00f0 00000000 		.word	.LANCHOR6
 498 00f4 00000000 		.word	.LANCHOR7
 499 00f8 00000000 		.word	.LANCHOR4
 500 00fc 00000000 		.word	.LANCHOR3
 501 0100 67666666 		.word	1717986919
 502 0104 00000000 		.word	.LANCHOR5
 503 0108 0000303F 		.word	1060110336
 504              		.cfi_endproc
 505              	.LFE462:
 507              		.global	__aeabi_ddiv
 508              		.global	__aeabi_d2f
 509              		.global	__aeabi_f2d
 510              		.section	.rodata.FFT.str1.4,"aMS",%progbits,1
 511              		.align	2
 512              	.LC0:
 513 0000 5448443A 		.ascii	"THD:%.2f%%\000"
 513      252E3266 
 513      252500
 514              		.section	.text.FFT,"ax",%progbits
 515              		.align	1
 516              		.global	FFT
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 520              		.fpu fpv4-sp-d16
 522              	FFT:
 523              	.LFB463:
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** void FFT(void)
 159:Core/Src/main.c **** {
 524              		.loc 1 159 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 16
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528 0000 30B5     		push	{r4, r5, lr}
 529              	.LCFI3:
 530              		.cfi_def_cfa_offset 12
 531              		.cfi_offset 4, -12
 532              		.cfi_offset 5, -8
 533              		.cfi_offset 14, -4
 534 0002 85B0     		sub	sp, sp, #20
 535              	.LCFI4:
ARM GAS  /tmp/ccij2vr4.s 			page 14


 536              		.cfi_def_cfa_offset 32
 160:Core/Src/main.c **** 	int i = 0;
 537              		.loc 1 160 2 view .LVU140
 538              	.LVL41:
 161:Core/Src/main.c **** 	
 162:Core/Src/main.c **** 	for(i=0;i < FFT_LENGTH;i++)
 539              		.loc 1 162 2 view .LVU141
 540              		.loc 1 162 7 is_stmt 0 view .LVU142
 541 0004 0024     		movs	r4, #0
 542              		.loc 1 162 2 view .LVU143
 543 0006 1BE0     		b	.L39
 544              	.LVL42:
 545              	.L40:
 163:Core/Src/main.c **** 	{
 164:Core/Src/main.c **** 		fft_inputbuf[i*2] = AD1[i]*3.3/4095;
 546              		.loc 1 164 3 is_stmt 1 discriminator 3 view .LVU144
 547              		.loc 1 164 29 is_stmt 0 discriminator 3 view .LVU145
 548 0008 454B     		ldr	r3, .L44+16
 549 000a 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 550 000e FFF7FEFF 		bl	__aeabi_i2d
 551              	.LVL43:
 552 0012 3FA3     		adr	r3, .L44
 553 0014 D3E90023 		ldrd	r2, [r3]
 554 0018 FFF7FEFF 		bl	__aeabi_dmul
 555              	.LVL44:
 556              		.loc 1 164 17 discriminator 3 view .LVU146
 557 001c 6500     		lsls	r5, r4, #1
 558              		.loc 1 164 33 discriminator 3 view .LVU147
 559 001e 3EA3     		adr	r3, .L44+8
 560 0020 D3E90023 		ldrd	r2, [r3]
 561 0024 FFF7FEFF 		bl	__aeabi_ddiv
 562              	.LVL45:
 563 0028 FFF7FEFF 		bl	__aeabi_d2f
 564              	.LVL46:
 565              		.loc 1 164 21 discriminator 3 view .LVU148
 566 002c 3D4B     		ldr	r3, .L44+20
 567 002e 03EBC402 		add	r2, r3, r4, lsl #3
 568 0032 1060     		str	r0, [r2]	@ float
 165:Core/Src/main.c **** 		fft_inputbuf[2*i +1] = 0;
 569              		.loc 1 165 3 is_stmt 1 discriminator 3 view .LVU149
 570              		.loc 1 165 20 is_stmt 0 discriminator 3 view .LVU150
 571 0034 0135     		adds	r5, r5, #1
 572              		.loc 1 165 24 discriminator 3 view .LVU151
 573 0036 03EB8503 		add	r3, r3, r5, lsl #2
 574 003a 0022     		movs	r2, #0
 575 003c 1A60     		str	r2, [r3]	@ float
 162:Core/Src/main.c **** 	{
 576              		.loc 1 162 25 is_stmt 1 discriminator 3 view .LVU152
 162:Core/Src/main.c **** 	{
 577              		.loc 1 162 26 is_stmt 0 discriminator 3 view .LVU153
 578 003e 0134     		adds	r4, r4, #1
 579              	.LVL47:
 580              	.L39:
 162:Core/Src/main.c **** 	{
 581              		.loc 1 162 10 is_stmt 1 discriminator 1 view .LVU154
 162:Core/Src/main.c **** 	{
 582              		.loc 1 162 2 is_stmt 0 discriminator 1 view .LVU155
ARM GAS  /tmp/ccij2vr4.s 			page 15


 583 0040 B4F5806F 		cmp	r4, #1024
 584 0044 E0DB     		blt	.L40
 166:Core/Src/main.c **** 	}
 167:Core/Src/main.c **** 	arm_cfft_f32(&arm_cfft_sR_f32_len1024,fft_inputbuf,0,1); //
 585              		.loc 1 167 2 is_stmt 1 view .LVU156
 586 0046 374C     		ldr	r4, .L44+20
 587              	.LVL48:
 588              		.loc 1 167 2 is_stmt 0 view .LVU157
 589 0048 0123     		movs	r3, #1
 590 004a 0022     		movs	r2, #0
 591 004c 2146     		mov	r1, r4
 592 004e 3648     		ldr	r0, .L44+24
 593 0050 FFF7FEFF 		bl	arm_cfft_f32
 594              	.LVL49:
 168:Core/Src/main.c **** 	arm_cmplx_mag_f32(fft_inputbuf,fft_outputbuf,FFT_LENGTH);    // æŠŠè¿ç®—ç»“æžœå¤æ•°æ±‚æ¨¡å¾—å¹…å
 595              		.loc 1 168 2 is_stmt 1 view .LVU158
 596 0054 4FF48062 		mov	r2, #1024
 597 0058 3449     		ldr	r1, .L44+28
 598 005a 2046     		mov	r0, r4
 599 005c FFF7FEFF 		bl	arm_cmplx_mag_f32
 600              	.LVL50:
 169:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 601              		.loc 1 169 3 view .LVU159
 602              	.LBB8:
 603              		.loc 1 169 8 view .LVU160
 604              		.loc 1 169 12 is_stmt 0 view .LVU161
 605 0060 0024     		movs	r4, #0
 606              		.loc 1 169 3 view .LVU162
 607 0062 11E0     		b	.L41
 608              	.LVL51:
 609              	.L42:
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     wave[i]=round(fft_outputbuf[i]);
 610              		.loc 1 171 5 is_stmt 1 discriminator 3 view .LVU163
 611              		.loc 1 171 32 is_stmt 0 discriminator 3 view .LVU164
 612 0064 314B     		ldr	r3, .L44+28
 613 0066 03EB8403 		add	r3, r3, r4, lsl #2
 614              		.loc 1 171 13 discriminator 3 view .LVU165
 615 006a 1868     		ldr	r0, [r3]	@ float
 616 006c FFF7FEFF 		bl	__aeabi_f2d
 617              	.LVL52:
 618 0070 41EC100B 		vmov	d0, r0, r1
 619 0074 FFF7FEFF 		bl	round
 620              	.LVL53:
 621 0078 51EC100B 		vmov	r0, r1, d0
 622              		.loc 1 171 12 discriminator 3 view .LVU166
 623 007c FFF7FEFF 		bl	__aeabi_d2uiz
 624              	.LVL54:
 625 0080 2B4B     		ldr	r3, .L44+32
 626 0082 23F81400 		strh	r0, [r3, r4, lsl #1]	@ movhi
 169:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 627              		.loc 1 169 37 is_stmt 1 discriminator 3 view .LVU167
 169:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 628              		.loc 1 169 38 is_stmt 0 discriminator 3 view .LVU168
 629 0086 0134     		adds	r4, r4, #1
 630              	.LVL55:
 631              	.L41:
ARM GAS  /tmp/ccij2vr4.s 			page 16


 169:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 632              		.loc 1 169 19 is_stmt 1 discriminator 1 view .LVU169
 169:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 633              		.loc 1 169 3 is_stmt 0 discriminator 1 view .LVU170
 634 0088 B4F5007F 		cmp	r4, #512
 635 008c EADB     		blt	.L42
 636              	.LBE8:
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   // for (int i = 0; i < 120; i++)
 175:Core/Src/main.c ****   // {
 176:Core/Src/main.c ****   //   printf("%d : %f\r\n",i,fft_outputbuf[i]);
 177:Core/Src/main.c ****   //   osDelay(15);
 178:Core/Src/main.c ****   // }
 179:Core/Src/main.c ****   
 180:Core/Src/main.c ****   
 181:Core/Src/main.c ****   // printf("\r\n\r\n");
 182:Core/Src/main.c ****   // osDelay(2000);
 183:Core/Src/main.c ****   extern lv_obj_t * THD_text;
 637              		.loc 1 183 3 is_stmt 1 view .LVU171
 184:Core/Src/main.c ****   float temp,THD;
 638              		.loc 1 184 3 view .LVU172
 185:Core/Src/main.c ****   temp=sqrt(fft_outputbuf[18]*fft_outputbuf[18]+fft_outputbuf[27]*fft_outputbuf[27]+fft_outputbuf[3
 639              		.loc 1 185 3 view .LVU173
 640              		.loc 1 185 26 is_stmt 0 view .LVU174
 641 008e 274C     		ldr	r4, .L44+28
 642              	.LVL56:
 643              		.loc 1 185 26 view .LVU175
 644 0090 D4ED127A 		vldr.32	s15, [r4, #72]
 645              		.loc 1 185 30 view .LVU176
 646 0094 67EEA77A 		vmul.f32	s15, s15, s15
 647              		.loc 1 185 62 view .LVU177
 648 0098 94ED1B7A 		vldr.32	s14, [r4, #108]
 649              		.loc 1 185 66 view .LVU178
 650 009c 27EE077A 		vmul.f32	s14, s14, s14
 651              		.loc 1 185 48 view .LVU179
 652 00a0 77EE877A 		vadd.f32	s15, s15, s14
 653              		.loc 1 185 98 view .LVU180
 654 00a4 94ED247A 		vldr.32	s14, [r4, #144]
 655              		.loc 1 185 102 view .LVU181
 656 00a8 27EE077A 		vmul.f32	s14, s14, s14
 657              		.loc 1 185 84 view .LVU182
 658 00ac 77EE877A 		vadd.f32	s15, s15, s14
 659              		.loc 1 185 134 view .LVU183
 660 00b0 94ED2E7A 		vldr.32	s14, [r4, #184]
 661              		.loc 1 185 138 view .LVU184
 662 00b4 27EE077A 		vmul.f32	s14, s14, s14
 663              		.loc 1 185 8 view .LVU185
 664 00b8 77EE877A 		vadd.f32	s15, s15, s14
 665 00bc 17EE900A 		vmov	r0, s15
 666 00c0 FFF7FEFF 		bl	__aeabi_f2d
 667              	.LVL57:
 668 00c4 41EC100B 		vmov	d0, r0, r1
 669 00c8 FFF7FEFF 		bl	sqrt
 670              	.LVL58:
 671 00cc 51EC100B 		vmov	r0, r1, d0
 672              		.loc 1 185 7 view .LVU186
ARM GAS  /tmp/ccij2vr4.s 			page 17


 673 00d0 FFF7FEFF 		bl	__aeabi_d2f
 674              	.LVL59:
 675 00d4 06EE900A 		vmov	s13, r0
 676              	.LVL60:
 186:Core/Src/main.c ****   THD=temp/fft_outputbuf[9]*100;
 677              		.loc 1 186 3 is_stmt 1 view .LVU187
 678              		.loc 1 186 25 is_stmt 0 view .LVU188
 679 00d8 D4ED097A 		vldr.32	s15, [r4, #36]
 680              		.loc 1 186 11 view .LVU189
 681 00dc 86EEA77A 		vdiv.f32	s14, s13, s15
 682              	.LVL61:
 187:Core/Src/main.c ****   char THD_temp[10];
 683              		.loc 1 187 3 is_stmt 1 view .LVU190
 188:Core/Src/main.c ****   sprintf(THD_temp,"THD:%.2f%%",THD);
 684              		.loc 1 188 3 view .LVU191
 685 00e0 DFED147A 		vldr.32	s15, .L44+36
 686 00e4 67EE277A 		vmul.f32	s15, s14, s15
 687              	.LVL62:
 688              		.loc 1 188 3 is_stmt 0 view .LVU192
 689 00e8 17EE900A 		vmov	r0, s15
 690              	.LVL63:
 691              		.loc 1 188 3 view .LVU193
 692 00ec FFF7FEFF 		bl	__aeabi_f2d
 693              	.LVL64:
 694              		.loc 1 188 3 view .LVU194
 695 00f0 0246     		mov	r2, r0
 696 00f2 0B46     		mov	r3, r1
 697 00f4 1049     		ldr	r1, .L44+40
 698 00f6 01A8     		add	r0, sp, #4
 699 00f8 FFF7FEFF 		bl	sprintf
 700              	.LVL65:
 189:Core/Src/main.c ****   lv_label_set_text(THD_text, THD_temp);
 701              		.loc 1 189 3 is_stmt 1 view .LVU195
 702 00fc 01A9     		add	r1, sp, #4
 703 00fe 0F4B     		ldr	r3, .L44+44
 704 0100 1868     		ldr	r0, [r3]
 705 0102 FFF7FEFF 		bl	lv_label_set_text
 706              	.LVL66:
 190:Core/Src/main.c ****   // for (int i = 0; i < 110; i++)
 191:Core/Src/main.c ****   // {
 192:Core/Src/main.c ****   //   printf("%.2f\r\n",fft_outputbuf[i]);
 193:Core/Src/main.c ****   //   //osDelay(5);
 194:Core/Src/main.c ****   // }
 195:Core/Src/main.c ****     // printf("\r\n\r\n");
 196:Core/Src/main.c ****   
 197:Core/Src/main.c **** }
 707              		.loc 1 197 1 is_stmt 0 view .LVU196
 708 0106 05B0     		add	sp, sp, #20
 709              	.LCFI5:
 710              		.cfi_def_cfa_offset 12
 711              		@ sp needed
 712 0108 30BD     		pop	{r4, r5, pc}
 713              	.L45:
 714 010a 00BFAFF3 		.align	3
 714      0080
 715              	.L44:
 716 0110 66666666 		.word	1717986918
ARM GAS  /tmp/ccij2vr4.s 			page 18


 717 0114 66660A40 		.word	1074423398
 718 0118 00000000 		.word	0
 719 011c 00FEAF40 		.word	1085275648
 720 0120 00000000 		.word	AD1
 721 0124 00000000 		.word	fft_inputbuf
 722 0128 00000000 		.word	arm_cfft_sR_f32_len1024
 723 012c 00000000 		.word	fft_outputbuf
 724 0130 00000000 		.word	.LANCHOR5
 725 0134 0000C842 		.word	1120403456
 726 0138 00000000 		.word	.LC0
 727 013c 00000000 		.word	THD_text
 728              		.cfi_endproc
 729              	.LFE463:
 731              		.section	.text.TIM2_Callback,"ax",%progbits
 732              		.align	1
 733              		.global	TIM2_Callback
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu fpv4-sp-d16
 739              	TIM2_Callback:
 740              	.LFB464:
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** void TIM2_Callback(){
 741              		.loc 1 199 21 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 200:Core/Src/main.c ****   //lv_task_handler();
 201:Core/Src/main.c **** }
 746              		.loc 1 201 1 view .LVU198
 747 0000 7047     		bx	lr
 748              		.cfi_endproc
 749              	.LFE464:
 751              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 752              		.align	1
 753              		.global	HAL_TIM_PeriodElapsedCallback
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu fpv4-sp-d16
 759              	HAL_TIM_PeriodElapsedCallback:
 760              	.LVL67:
 761              	.LFB467:
 202:Core/Src/main.c **** /* USER CODE END PFP */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 205:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** /* USER CODE END 0 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** /**
 210:Core/Src/main.c ****   * @brief  The application entry point.
 211:Core/Src/main.c ****   * @retval int
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c **** int main(void)
ARM GAS  /tmp/ccij2vr4.s 			page 19


 214:Core/Src/main.c **** {
 215:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 216:Core/Src/main.c ****   
 217:Core/Src/main.c ****   /* USER CODE END 1 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 222:Core/Src/main.c ****   HAL_Init();
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END Init */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* Configure the system clock */
 229:Core/Src/main.c ****   SystemClock_Config();
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END SysInit */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* Initialize all configured peripherals */
 236:Core/Src/main.c ****   MX_GPIO_Init();
 237:Core/Src/main.c ****   MX_DMA_Init();
 238:Core/Src/main.c ****   MX_USART1_UART_Init();
 239:Core/Src/main.c ****   MX_FSMC_Init();
 240:Core/Src/main.c ****   MX_TIM2_Init();
 241:Core/Src/main.c ****   MX_DAC_Init();
 242:Core/Src/main.c ****   MX_ADC1_Init();
 243:Core/Src/main.c ****   MX_TIM4_Init();
 244:Core/Src/main.c ****   MX_ADC2_Init();
 245:Core/Src/main.c ****   MX_ADC3_Init();
 246:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 247:Core/Src/main.c ****   // lv_init();
 248:Core/Src/main.c ****   // lv_port_disp_init();        // æ˜¾ç¤ºå™¨åˆå§‹åŒ–
 249:Core/Src/main.c ****   // lv_port_indev_init();       // è¾“å…¥è®¾å¤‡åˆå§‹åŒ–ï¼ˆå¦‚æžœæ²¡æœ‰å®žçŽ°å°±æ³¨é‡ŠæŽ‰ï¼‰
 250:Core/Src/main.c ****   // // lv_port_fs_init();          // æ–‡ä»¶ç³»ç»Ÿè®¾å¤‡åˆå§‹åŒ–ï¼ˆå¦‚æžœæ²¡æœ‰å®žçŽ°å°±æ³¨é‡ŠæŽ‰
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   // wave_chart_init();
 253:Core/Src/main.c ****   // wave_btn();
 254:Core/Src/main.c ****   // HAL_TIM_Base_Start_IT(&htim2);
 255:Core/Src/main.c ****   /* USER CODE END 2 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* Call init function for freertos objects (in freertos.c) */
 258:Core/Src/main.c ****   MX_FREERTOS_Init();
 259:Core/Src/main.c ****   /* Start scheduler */
 260:Core/Src/main.c ****   osKernelStart();
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 263:Core/Src/main.c ****   /* Infinite loop */
 264:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 265:Core/Src/main.c ****   while (1)
 266:Core/Src/main.c ****   {
 267:Core/Src/main.c ****     
 268:Core/Src/main.c ****     /* USER CODE END WHILE */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
ARM GAS  /tmp/ccij2vr4.s 			page 20


 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   /* USER CODE END 3 */
 273:Core/Src/main.c **** }
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****   * @brief System Clock Configuration
 277:Core/Src/main.c ****   * @retval None
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c **** void SystemClock_Config(void)
 280:Core/Src/main.c **** {
 281:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 282:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 287:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 288:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 289:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 292:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 293:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 300:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 307:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 308:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 309:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 311:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 314:Core/Src/main.c ****   {
 315:Core/Src/main.c ****     Error_Handler();
 316:Core/Src/main.c ****   }
 317:Core/Src/main.c **** }
 318:Core/Src/main.c **** 
 319:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** /* USER CODE END 4 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****  /**
 324:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 325:Core/Src/main.c ****   * @note   This function is called  when TIM14 interrupt took place, inside
 326:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 327:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
ARM GAS  /tmp/ccij2vr4.s 			page 21


 328:Core/Src/main.c ****   * @param  htim : TIM handle
 329:Core/Src/main.c ****   * @retval None
 330:Core/Src/main.c ****   */
 331:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 332:Core/Src/main.c **** {
 762              		.loc 1 332 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766              		.loc 1 332 1 is_stmt 0 view .LVU200
 767 0000 08B5     		push	{r3, lr}
 768              	.LCFI6:
 769              		.cfi_def_cfa_offset 8
 770              		.cfi_offset 3, -8
 771              		.cfi_offset 14, -4
 333:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 336:Core/Src/main.c ****   if (htim->Instance == TIM14) {
 772              		.loc 1 336 3 is_stmt 1 view .LVU201
 773              		.loc 1 336 11 is_stmt 0 view .LVU202
 774 0002 0268     		ldr	r2, [r0]
 775              		.loc 1 336 6 view .LVU203
 776 0004 034B     		ldr	r3, .L51
 777 0006 9A42     		cmp	r2, r3
 778 0008 00D0     		beq	.L50
 779              	.LVL68:
 780              	.L47:
 337:Core/Src/main.c ****     HAL_IncTick();
 338:Core/Src/main.c ****   }
 339:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 340:Core/Src/main.c ****   if(htim->Instance == htim2.Instance)
 341:Core/Src/main.c ****     TIM2_Callback();
 342:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 343:Core/Src/main.c **** }
 781              		.loc 1 343 1 view .LVU204
 782 000a 08BD     		pop	{r3, pc}
 783              	.LVL69:
 784              	.L50:
 337:Core/Src/main.c ****     HAL_IncTick();
 785              		.loc 1 337 5 is_stmt 1 view .LVU205
 786 000c FFF7FEFF 		bl	HAL_IncTick
 787              	.LVL70:
 340:Core/Src/main.c ****     TIM2_Callback();
 788              		.loc 1 340 3 view .LVU206
 789              		.loc 1 343 1 is_stmt 0 view .LVU207
 790 0010 FBE7     		b	.L47
 791              	.L52:
 792 0012 00BF     		.align	2
 793              	.L51:
 794 0014 00200040 		.word	1073750016
 795              		.cfi_endproc
 796              	.LFE467:
 798              		.section	.text.Error_Handler,"ax",%progbits
 799              		.align	1
 800              		.global	Error_Handler
 801              		.syntax unified
ARM GAS  /tmp/ccij2vr4.s 			page 22


 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	Error_Handler:
 807              	.LFB468:
 344:Core/Src/main.c **** 
 345:Core/Src/main.c **** /**
 346:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 347:Core/Src/main.c ****   * @retval None
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c **** void Error_Handler(void)
 350:Core/Src/main.c **** {
 808              		.loc 1 350 1 is_stmt 1 view -0
 809              		.cfi_startproc
 810              		@ Volatile: function does not return.
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813              		@ link register save eliminated.
 351:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 352:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 353:Core/Src/main.c ****   __disable_irq();
 814              		.loc 1 353 3 view .LVU209
 815              	.LBB9:
 816              	.LBI9:
 817              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /tmp/ccij2vr4.s 			page 23


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccij2vr4.s 			page 24


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 818              		.loc 2 140 27 view .LVU210
 819              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 820              		.loc 2 142 3 view .LVU211
 821              		.syntax unified
ARM GAS  /tmp/ccij2vr4.s 			page 25


 822              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 823 0000 72B6     		cpsid i
 824              	@ 0 "" 2
 825              		.thumb
 826              		.syntax unified
 827              	.L54:
 828              	.LBE10:
 829              	.LBE9:
 354:Core/Src/main.c ****   while (1)
 830              		.loc 1 354 3 discriminator 1 view .LVU212
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****   }
 831              		.loc 1 356 3 discriminator 1 view .LVU213
 354:Core/Src/main.c ****   while (1)
 832              		.loc 1 354 9 discriminator 1 view .LVU214
 833 0002 FEE7     		b	.L54
 834              		.cfi_endproc
 835              	.LFE468:
 837              		.section	.text.SystemClock_Config,"ax",%progbits
 838              		.align	1
 839              		.global	SystemClock_Config
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 843              		.fpu fpv4-sp-d16
 845              	SystemClock_Config:
 846              	.LFB466:
 280:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 847              		.loc 1 280 1 view -0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 80
 850              		@ frame_needed = 0, uses_anonymous_args = 0
 851 0000 00B5     		push	{lr}
 852              	.LCFI7:
 853              		.cfi_def_cfa_offset 4
 854              		.cfi_offset 14, -4
 855 0002 95B0     		sub	sp, sp, #84
 856              	.LCFI8:
 857              		.cfi_def_cfa_offset 88
 281:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 858              		.loc 1 281 3 view .LVU216
 281:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 859              		.loc 1 281 22 is_stmt 0 view .LVU217
 860 0004 3022     		movs	r2, #48
 861 0006 0021     		movs	r1, #0
 862 0008 08A8     		add	r0, sp, #32
 863 000a FFF7FEFF 		bl	memset
 864              	.LVL71:
 282:Core/Src/main.c **** 
 865              		.loc 1 282 3 is_stmt 1 view .LVU218
 282:Core/Src/main.c **** 
 866              		.loc 1 282 22 is_stmt 0 view .LVU219
 867 000e 0023     		movs	r3, #0
 868 0010 0393     		str	r3, [sp, #12]
 869 0012 0493     		str	r3, [sp, #16]
 870 0014 0593     		str	r3, [sp, #20]
 871 0016 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccij2vr4.s 			page 26


 872 0018 0793     		str	r3, [sp, #28]
 286:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 873              		.loc 1 286 3 is_stmt 1 view .LVU220
 874              	.LBB11:
 286:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 875              		.loc 1 286 3 view .LVU221
 876 001a 0193     		str	r3, [sp, #4]
 286:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 877              		.loc 1 286 3 view .LVU222
 878 001c 1F4A     		ldr	r2, .L61
 879 001e 116C     		ldr	r1, [r2, #64]
 880 0020 41F08051 		orr	r1, r1, #268435456
 881 0024 1164     		str	r1, [r2, #64]
 286:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 882              		.loc 1 286 3 view .LVU223
 883 0026 126C     		ldr	r2, [r2, #64]
 884 0028 02F08052 		and	r2, r2, #268435456
 885 002c 0192     		str	r2, [sp, #4]
 286:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 886              		.loc 1 286 3 view .LVU224
 887 002e 019A     		ldr	r2, [sp, #4]
 888              	.LBE11:
 286:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 889              		.loc 1 286 3 view .LVU225
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 890              		.loc 1 287 3 view .LVU226
 891              	.LBB12:
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 892              		.loc 1 287 3 view .LVU227
 893 0030 0293     		str	r3, [sp, #8]
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 894              		.loc 1 287 3 view .LVU228
 895 0032 1B4A     		ldr	r2, .L61+4
 896 0034 1168     		ldr	r1, [r2]
 897 0036 41F48041 		orr	r1, r1, #16384
 898 003a 1160     		str	r1, [r2]
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 899              		.loc 1 287 3 view .LVU229
 900 003c 1268     		ldr	r2, [r2]
 901 003e 02F48042 		and	r2, r2, #16384
 902 0042 0292     		str	r2, [sp, #8]
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 903              		.loc 1 287 3 view .LVU230
 904 0044 029A     		ldr	r2, [sp, #8]
 905              	.LBE12:
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 906              		.loc 1 287 3 view .LVU231
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 907              		.loc 1 291 3 view .LVU232
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 908              		.loc 1 291 36 is_stmt 0 view .LVU233
 909 0046 0222     		movs	r2, #2
 910 0048 0892     		str	r2, [sp, #32]
 292:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 911              		.loc 1 292 3 is_stmt 1 view .LVU234
 292:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 912              		.loc 1 292 30 is_stmt 0 view .LVU235
ARM GAS  /tmp/ccij2vr4.s 			page 27


 913 004a 0121     		movs	r1, #1
 914 004c 0B91     		str	r1, [sp, #44]
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 915              		.loc 1 293 3 is_stmt 1 view .LVU236
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 916              		.loc 1 293 41 is_stmt 0 view .LVU237
 917 004e 1021     		movs	r1, #16
 918 0050 0C91     		str	r1, [sp, #48]
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 919              		.loc 1 294 3 is_stmt 1 view .LVU238
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 920              		.loc 1 294 34 is_stmt 0 view .LVU239
 921 0052 0E92     		str	r2, [sp, #56]
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 922              		.loc 1 295 3 is_stmt 1 view .LVU240
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 923              		.loc 1 295 35 is_stmt 0 view .LVU241
 924 0054 0F93     		str	r3, [sp, #60]
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 925              		.loc 1 296 3 is_stmt 1 view .LVU242
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 926              		.loc 1 296 30 is_stmt 0 view .LVU243
 927 0056 0823     		movs	r3, #8
 928 0058 1093     		str	r3, [sp, #64]
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 929              		.loc 1 297 3 is_stmt 1 view .LVU244
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 930              		.loc 1 297 30 is_stmt 0 view .LVU245
 931 005a A823     		movs	r3, #168
 932 005c 1193     		str	r3, [sp, #68]
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 933              		.loc 1 298 3 is_stmt 1 view .LVU246
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 934              		.loc 1 298 30 is_stmt 0 view .LVU247
 935 005e 1292     		str	r2, [sp, #72]
 299:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 936              		.loc 1 299 3 is_stmt 1 view .LVU248
 299:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 937              		.loc 1 299 30 is_stmt 0 view .LVU249
 938 0060 0423     		movs	r3, #4
 939 0062 1393     		str	r3, [sp, #76]
 300:Core/Src/main.c ****   {
 940              		.loc 1 300 3 is_stmt 1 view .LVU250
 300:Core/Src/main.c ****   {
 941              		.loc 1 300 7 is_stmt 0 view .LVU251
 942 0064 08A8     		add	r0, sp, #32
 943 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 944              	.LVL72:
 300:Core/Src/main.c ****   {
 945              		.loc 1 300 6 view .LVU252
 946 006a 98B9     		cbnz	r0, .L59
 306:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 947              		.loc 1 306 3 is_stmt 1 view .LVU253
 306:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 948              		.loc 1 306 31 is_stmt 0 view .LVU254
 949 006c 0F23     		movs	r3, #15
 950 006e 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccij2vr4.s 			page 28


 308:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 951              		.loc 1 308 3 is_stmt 1 view .LVU255
 308:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 952              		.loc 1 308 34 is_stmt 0 view .LVU256
 953 0070 0223     		movs	r3, #2
 954 0072 0493     		str	r3, [sp, #16]
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 955              		.loc 1 309 3 is_stmt 1 view .LVU257
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 956              		.loc 1 309 35 is_stmt 0 view .LVU258
 957 0074 0023     		movs	r3, #0
 958 0076 0593     		str	r3, [sp, #20]
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 959              		.loc 1 310 3 is_stmt 1 view .LVU259
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 960              		.loc 1 310 36 is_stmt 0 view .LVU260
 961 0078 4FF4A053 		mov	r3, #5120
 962 007c 0693     		str	r3, [sp, #24]
 311:Core/Src/main.c **** 
 963              		.loc 1 311 3 is_stmt 1 view .LVU261
 311:Core/Src/main.c **** 
 964              		.loc 1 311 36 is_stmt 0 view .LVU262
 965 007e 4FF48053 		mov	r3, #4096
 966 0082 0793     		str	r3, [sp, #28]
 313:Core/Src/main.c ****   {
 967              		.loc 1 313 3 is_stmt 1 view .LVU263
 313:Core/Src/main.c ****   {
 968              		.loc 1 313 7 is_stmt 0 view .LVU264
 969 0084 0521     		movs	r1, #5
 970 0086 03A8     		add	r0, sp, #12
 971 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 972              	.LVL73:
 313:Core/Src/main.c ****   {
 973              		.loc 1 313 6 view .LVU265
 974 008c 20B9     		cbnz	r0, .L60
 317:Core/Src/main.c **** 
 975              		.loc 1 317 1 view .LVU266
 976 008e 15B0     		add	sp, sp, #84
 977              	.LCFI9:
 978              		.cfi_remember_state
 979              		.cfi_def_cfa_offset 4
 980              		@ sp needed
 981 0090 5DF804FB 		ldr	pc, [sp], #4
 982              	.L59:
 983              	.LCFI10:
 984              		.cfi_restore_state
 302:Core/Src/main.c ****   }
 985              		.loc 1 302 5 is_stmt 1 view .LVU267
 986 0094 FFF7FEFF 		bl	Error_Handler
 987              	.LVL74:
 988              	.L60:
 315:Core/Src/main.c ****   }
 989              		.loc 1 315 5 view .LVU268
 990 0098 FFF7FEFF 		bl	Error_Handler
 991              	.LVL75:
 992              	.L62:
 993              		.align	2
ARM GAS  /tmp/ccij2vr4.s 			page 29


 994              	.L61:
 995 009c 00380240 		.word	1073887232
 996 00a0 00700040 		.word	1073770496
 997              		.cfi_endproc
 998              	.LFE466:
 1000              		.section	.text.main,"ax",%progbits
 1001              		.align	1
 1002              		.global	main
 1003              		.syntax unified
 1004              		.thumb
 1005              		.thumb_func
 1006              		.fpu fpv4-sp-d16
 1008              	main:
 1009              	.LFB465:
 214:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1010              		.loc 1 214 1 view -0
 1011              		.cfi_startproc
 1012              		@ Volatile: function does not return.
 1013              		@ args = 0, pretend = 0, frame = 0
 1014              		@ frame_needed = 0, uses_anonymous_args = 0
 1015 0000 08B5     		push	{r3, lr}
 1016              	.LCFI11:
 1017              		.cfi_def_cfa_offset 8
 1018              		.cfi_offset 3, -8
 1019              		.cfi_offset 14, -4
 222:Core/Src/main.c **** 
 1020              		.loc 1 222 3 view .LVU270
 1021 0002 FFF7FEFF 		bl	HAL_Init
 1022              	.LVL76:
 229:Core/Src/main.c **** 
 1023              		.loc 1 229 3 view .LVU271
 1024 0006 FFF7FEFF 		bl	SystemClock_Config
 1025              	.LVL77:
 236:Core/Src/main.c ****   MX_DMA_Init();
 1026              		.loc 1 236 3 view .LVU272
 1027 000a FFF7FEFF 		bl	MX_GPIO_Init
 1028              	.LVL78:
 237:Core/Src/main.c ****   MX_USART1_UART_Init();
 1029              		.loc 1 237 3 view .LVU273
 1030 000e FFF7FEFF 		bl	MX_DMA_Init
 1031              	.LVL79:
 238:Core/Src/main.c ****   MX_FSMC_Init();
 1032              		.loc 1 238 3 view .LVU274
 1033 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 1034              	.LVL80:
 239:Core/Src/main.c ****   MX_TIM2_Init();
 1035              		.loc 1 239 3 view .LVU275
 1036 0016 FFF7FEFF 		bl	MX_FSMC_Init
 1037              	.LVL81:
 240:Core/Src/main.c ****   MX_DAC_Init();
 1038              		.loc 1 240 3 view .LVU276
 1039 001a FFF7FEFF 		bl	MX_TIM2_Init
 1040              	.LVL82:
 241:Core/Src/main.c ****   MX_ADC1_Init();
 1041              		.loc 1 241 3 view .LVU277
 1042 001e FFF7FEFF 		bl	MX_DAC_Init
 1043              	.LVL83:
ARM GAS  /tmp/ccij2vr4.s 			page 30


 242:Core/Src/main.c ****   MX_TIM4_Init();
 1044              		.loc 1 242 3 view .LVU278
 1045 0022 FFF7FEFF 		bl	MX_ADC1_Init
 1046              	.LVL84:
 243:Core/Src/main.c ****   MX_ADC2_Init();
 1047              		.loc 1 243 3 view .LVU279
 1048 0026 FFF7FEFF 		bl	MX_TIM4_Init
 1049              	.LVL85:
 244:Core/Src/main.c ****   MX_ADC3_Init();
 1050              		.loc 1 244 3 view .LVU280
 1051 002a FFF7FEFF 		bl	MX_ADC2_Init
 1052              	.LVL86:
 245:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1053              		.loc 1 245 3 view .LVU281
 1054 002e FFF7FEFF 		bl	MX_ADC3_Init
 1055              	.LVL87:
 258:Core/Src/main.c ****   /* Start scheduler */
 1056              		.loc 1 258 3 view .LVU282
 1057 0032 FFF7FEFF 		bl	MX_FREERTOS_Init
 1058              	.LVL88:
 260:Core/Src/main.c **** 
 1059              		.loc 1 260 3 view .LVU283
 1060 0036 FFF7FEFF 		bl	osKernelStart
 1061              	.LVL89:
 1062              	.L64:
 265:Core/Src/main.c ****   {
 1063              		.loc 1 265 3 discriminator 1 view .LVU284
 271:Core/Src/main.c ****   /* USER CODE END 3 */
 1064              		.loc 1 271 3 discriminator 1 view .LVU285
 265:Core/Src/main.c ****   {
 1065              		.loc 1 265 9 discriminator 1 view .LVU286
 1066 003a FEE7     		b	.L64
 1067              		.cfi_endproc
 1068              	.LFE465:
 1070              		.global	khz
 1071              		.global	point_num
 1072              		.global	wave_point
 1073              		.global	fft_outputbuf
 1074              		.global	fft_inputbuf
 1075              		.global	wave_min
 1076              		.global	wave_max
 1077              		.global	wave_auto_num
 1078              		.global	AD3
 1079              		.global	AD2
 1080              		.global	AD1
 1081              		.global	wave_auto_points
 1082              		.global	wave
 1083              		.global	adc3CpltFlg
 1084              		.global	adc2CpltFlg
 1085              		.global	adc1CpltFlg
 1086              		.section	.bss.AD1,"aw",%nobits
 1087              		.align	2
 1090              	AD1:
 1091 0000 00000000 		.space	4096
 1091      00000000 
 1091      00000000 
 1091      00000000 
ARM GAS  /tmp/ccij2vr4.s 			page 31


 1091      00000000 
 1092              		.section	.bss.AD2,"aw",%nobits
 1093              		.align	2
 1096              	AD2:
 1097 0000 00000000 		.space	4096
 1097      00000000 
 1097      00000000 
 1097      00000000 
 1097      00000000 
 1098              		.section	.bss.AD3,"aw",%nobits
 1099              		.align	2
 1102              	AD3:
 1103 0000 00000000 		.space	4096
 1103      00000000 
 1103      00000000 
 1103      00000000 
 1103      00000000 
 1104              		.section	.bss.adc1CpltFlg,"aw",%nobits
 1105              		.set	.LANCHOR0,. + 0
 1108              	adc1CpltFlg:
 1109 0000 00       		.space	1
 1110              		.section	.bss.adc2CpltFlg,"aw",%nobits
 1111              		.set	.LANCHOR1,. + 0
 1114              	adc2CpltFlg:
 1115 0000 00       		.space	1
 1116              		.section	.bss.adc3CpltFlg,"aw",%nobits
 1117              		.set	.LANCHOR2,. + 0
 1120              	adc3CpltFlg:
 1121 0000 00       		.space	1
 1122              		.section	.bss.fft_inputbuf,"aw",%nobits
 1123              		.align	2
 1126              	fft_inputbuf:
 1127 0000 00000000 		.space	8192
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1128              		.section	.bss.fft_outputbuf,"aw",%nobits
 1129              		.align	2
 1132              	fft_outputbuf:
 1133 0000 00000000 		.space	4096
 1133      00000000 
 1133      00000000 
 1133      00000000 
 1133      00000000 
 1134              		.section	.bss.point_num,"aw",%nobits
 1135              		.align	1
 1138              	point_num:
 1139 0000 0000     		.space	2
 1140              		.section	.bss.wave,"aw",%nobits
 1141              		.align	2
 1142              		.set	.LANCHOR5,. + 0
 1145              	wave:
 1146 0000 00000000 		.space	2048
 1146      00000000 
 1146      00000000 
 1146      00000000 
ARM GAS  /tmp/ccij2vr4.s 			page 32


 1146      00000000 
 1147              		.section	.bss.wave_auto_num,"aw",%nobits
 1148              		.align	1
 1149              		.set	.LANCHOR6,. + 0
 1152              	wave_auto_num:
 1153 0000 0000     		.space	2
 1154              		.section	.bss.wave_auto_points,"aw",%nobits
 1155              		.align	2
 1156              		.set	.LANCHOR7,. + 0
 1159              	wave_auto_points:
 1160 0000 00000000 		.space	2048
 1160      00000000 
 1160      00000000 
 1160      00000000 
 1160      00000000 
 1161              		.section	.bss.wave_max,"aw",%nobits
 1162              		.align	1
 1163              		.set	.LANCHOR3,. + 0
 1166              	wave_max:
 1167 0000 0000     		.space	2
 1168              		.section	.bss.wave_min,"aw",%nobits
 1169              		.align	1
 1170              		.set	.LANCHOR4,. + 0
 1173              	wave_min:
 1174 0000 0000     		.space	2
 1175              		.section	.bss.wave_point,"aw",%nobits
 1176              		.align	2
 1179              	wave_point:
 1180 0000 00000000 		.space	16800
 1180      00000000 
 1180      00000000 
 1180      00000000 
 1180      00000000 
 1181              		.section	.data.khz,"aw"
 1182              		.align	2
 1185              	khz:
 1186 0000 0000AF43 		.word	1135542272
 1187              		.text
 1188              	.Letext0:
 1189              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1190              		.file 4 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1191              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1192              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1193              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1194              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1195              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1196              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1197              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1198              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1199              		.file 13 "Core/Inc/adc.h"
 1200              		.file 14 "Core/Inc/tim.h"
 1201              		.file 15 "Middlewares/lvgl/src/misc/lv_ll.h"
 1202              		.file 16 "Middlewares/lvgl/src/hal/../misc/lv_color.h"
 1203              		.file 17 "Middlewares/lvgl/src/hal/../misc/lv_area.h"
 1204              		.file 18 "Middlewares/lvgl/src/core/lv_obj.h"
 1205              		.file 19 "Middlewares/lvgl/src/core/lv_group.h"
 1206              		.file 20 "Middlewares/lvgl/src/core/../misc/lv_style.h"
ARM GAS  /tmp/ccij2vr4.s 			page 33


 1207              		.file 21 "Middlewares/lvgl/src/core/lv_obj_scroll.h"
 1208              		.file 22 "Middlewares/lvgl/src/core/lv_obj_style.h"
 1209              		.file 23 "Middlewares/lvgl/src/core/lv_obj_class.h"
 1210              		.file 24 "Middlewares/lvgl/src/core/lv_event.h"
 1211              		.file 25 "Middlewares/lvgl/src/widgets/lv_bar.h"
 1212              		.file 26 "Middlewares/lvgl/src/extra/widgets/imgbtn/lv_imgbtn.h"
 1213              		.file 27 "Drivers/DSP/Include/arm_math.h"
 1214              		.file 28 "Drivers/DSP/Include/arm_const_structs.h"
 1215              		.file 29 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1216              		.file 30 "Core/Inc/gpio.h"
 1217              		.file 31 "Core/Inc/dma.h"
 1218              		.file 32 "Core/Inc/usart.h"
 1219              		.file 33 "Core/Inc/fsmc.h"
 1220              		.file 34 "Core/Inc/dac.h"
 1221              		.file 35 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1222              		.file 36 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/math.h"
 1223              		.file 37 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/stdio.h"
 1224              		.file 38 "Middlewares/lvgl/src/widgets/lv_label.h"
 1225              		.file 39 "<built-in>"
ARM GAS  /tmp/ccij2vr4.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccij2vr4.s:18     .text.HAL_ADC_ConvCpltCallback:0000000000000000 $t
     /tmp/ccij2vr4.s:26     .text.HAL_ADC_ConvCpltCallback:0000000000000000 HAL_ADC_ConvCpltCallback
     /tmp/ccij2vr4.s:108    .text.HAL_ADC_ConvCpltCallback:0000000000000048 $d
     /tmp/ccij2vr4.s:124    .text.Wave_Data_Init:0000000000000000 $t
     /tmp/ccij2vr4.s:131    .text.Wave_Data_Init:0000000000000000 Wave_Data_Init
     /tmp/ccij2vr4.s:281    .text.Wave_Data_Init:0000000000000098 $d
     /tmp/ccij2vr4.s:1090   .bss.AD1:0000000000000000 AD1
     /tmp/ccij2vr4.s:293    .text.Wave_Auto:0000000000000000 $t
     /tmp/ccij2vr4.s:300    .text.Wave_Auto:0000000000000000 Wave_Auto
     /tmp/ccij2vr4.s:495    .text.Wave_Auto:00000000000000e8 $d
     /tmp/ccij2vr4.s:511    .rodata.FFT.str1.4:0000000000000000 $d
     /tmp/ccij2vr4.s:515    .text.FFT:0000000000000000 $t
     /tmp/ccij2vr4.s:522    .text.FFT:0000000000000000 FFT
     /tmp/ccij2vr4.s:716    .text.FFT:0000000000000110 $d
     /tmp/ccij2vr4.s:1126   .bss.fft_inputbuf:0000000000000000 fft_inputbuf
     /tmp/ccij2vr4.s:1132   .bss.fft_outputbuf:0000000000000000 fft_outputbuf
     /tmp/ccij2vr4.s:732    .text.TIM2_Callback:0000000000000000 $t
     /tmp/ccij2vr4.s:739    .text.TIM2_Callback:0000000000000000 TIM2_Callback
     /tmp/ccij2vr4.s:752    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccij2vr4.s:759    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccij2vr4.s:794    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccij2vr4.s:799    .text.Error_Handler:0000000000000000 $t
     /tmp/ccij2vr4.s:806    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccij2vr4.s:838    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccij2vr4.s:845    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccij2vr4.s:995    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccij2vr4.s:1001   .text.main:0000000000000000 $t
     /tmp/ccij2vr4.s:1008   .text.main:0000000000000000 main
     /tmp/ccij2vr4.s:1185   .data.khz:0000000000000000 khz
     /tmp/ccij2vr4.s:1138   .bss.point_num:0000000000000000 point_num
     /tmp/ccij2vr4.s:1179   .bss.wave_point:0000000000000000 wave_point
     /tmp/ccij2vr4.s:1173   .bss.wave_min:0000000000000000 wave_min
     /tmp/ccij2vr4.s:1166   .bss.wave_max:0000000000000000 wave_max
     /tmp/ccij2vr4.s:1152   .bss.wave_auto_num:0000000000000000 wave_auto_num
     /tmp/ccij2vr4.s:1102   .bss.AD3:0000000000000000 AD3
     /tmp/ccij2vr4.s:1096   .bss.AD2:0000000000000000 AD2
     /tmp/ccij2vr4.s:1159   .bss.wave_auto_points:0000000000000000 wave_auto_points
     /tmp/ccij2vr4.s:1145   .bss.wave:0000000000000000 wave
     /tmp/ccij2vr4.s:1120   .bss.adc3CpltFlg:0000000000000000 adc3CpltFlg
     /tmp/ccij2vr4.s:1114   .bss.adc2CpltFlg:0000000000000000 adc2CpltFlg
     /tmp/ccij2vr4.s:1108   .bss.adc1CpltFlg:0000000000000000 adc1CpltFlg
     /tmp/ccij2vr4.s:1087   .bss.AD1:0000000000000000 $d
     /tmp/ccij2vr4.s:1093   .bss.AD2:0000000000000000 $d
     /tmp/ccij2vr4.s:1099   .bss.AD3:0000000000000000 $d
     /tmp/ccij2vr4.s:1109   .bss.adc1CpltFlg:0000000000000000 $d
     /tmp/ccij2vr4.s:1115   .bss.adc2CpltFlg:0000000000000000 $d
     /tmp/ccij2vr4.s:1121   .bss.adc3CpltFlg:0000000000000000 $d
     /tmp/ccij2vr4.s:1123   .bss.fft_inputbuf:0000000000000000 $d
     /tmp/ccij2vr4.s:1129   .bss.fft_outputbuf:0000000000000000 $d
     /tmp/ccij2vr4.s:1135   .bss.point_num:0000000000000000 $d
     /tmp/ccij2vr4.s:1141   .bss.wave:0000000000000000 $d
     /tmp/ccij2vr4.s:1148   .bss.wave_auto_num:0000000000000000 $d
     /tmp/ccij2vr4.s:1155   .bss.wave_auto_points:0000000000000000 $d
     /tmp/ccij2vr4.s:1162   .bss.wave_max:0000000000000000 $d
     /tmp/ccij2vr4.s:1169   .bss.wave_min:0000000000000000 $d
ARM GAS  /tmp/ccij2vr4.s 			page 35


     /tmp/ccij2vr4.s:1176   .bss.wave_point:0000000000000000 $d
     /tmp/ccij2vr4.s:1182   .data.khz:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Stop_DMA
hadc1
hadc2
hadc3
__aeabi_i2d
__aeabi_dmul
__aeabi_d2uiz
waveAutoFlg
memset
__aeabi_ddiv
__aeabi_d2f
__aeabi_f2d
arm_cfft_f32
arm_cmplx_mag_f32
round
sqrt
sprintf
lv_label_set_text
arm_cfft_sR_f32_len1024
THD_text
HAL_IncTick
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_FSMC_Init
MX_TIM2_Init
MX_DAC_Init
MX_ADC1_Init
MX_TIM4_Init
MX_ADC2_Init
MX_ADC3_Init
MX_FREERTOS_Init
osKernelStart
