{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622084668722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622084668730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:04:28 2021 " "Processing started: Thu May 27 10:04:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622084668730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622084668730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Booth_Decoder -c Booth_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Booth_Decoder -c Booth_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622084668730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622084669444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622084669444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "booth_decoder.vhd 2 1 " "Using design file booth_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Booth_Decoder-rtl " "Found design unit 1: Booth_Decoder-rtl" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622084679938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Booth_Decoder " "Found entity 1: Booth_Decoder" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622084679938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622084679938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Booth_Decoder " "Elaborating entity \"Booth_Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622084679944 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 booth_decoder.vhd(31) " "VHDL Signal Declaration warning at booth_decoder.vhd(31): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622084679945 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 booth_decoder.vhd(32) " "VHDL Signal Declaration warning at booth_decoder.vhd(32): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622084679945 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 booth_decoder.vhd(33) " "VHDL Signal Declaration warning at booth_decoder.vhd(33): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622084679946 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 booth_decoder.vhd(34) " "VHDL Signal Declaration warning at booth_decoder.vhd(34): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622084679946 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 booth_decoder.vhd(35) " "VHDL Signal Declaration warning at booth_decoder.vhd(35): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622084679946 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 booth_decoder.vhd(36) " "VHDL Signal Declaration warning at booth_decoder.vhd(36): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622084679946 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 booth_decoder.vhd(80) " "VHDL Process Statement warning at booth_decoder.vhd(80): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679946 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 booth_decoder.vhd(81) " "VHDL Process Statement warning at booth_decoder.vhd(81): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679946 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 booth_decoder.vhd(82) " "VHDL Process Statement warning at booth_decoder.vhd(82): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb booth_decoder.vhd(83) " "VHDL Process Statement warning at booth_decoder.vhd(83): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb booth_decoder.vhd(84) " "VHDL Process Statement warning at booth_decoder.vhd(84): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb booth_decoder.vhd(85) " "VHDL Process Statement warning at booth_decoder.vhd(85): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 booth_decoder.vhd(90) " "VHDL Process Statement warning at booth_decoder.vhd(90): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 booth_decoder.vhd(91) " "VHDL Process Statement warning at booth_decoder.vhd(91): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 booth_decoder.vhd(92) " "VHDL Process Statement warning at booth_decoder.vhd(92): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb booth_decoder.vhd(93) " "VHDL Process Statement warning at booth_decoder.vhd(93): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb booth_decoder.vhd(94) " "VHDL Process Statement warning at booth_decoder.vhd(94): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb booth_decoder.vhd(95) " "VHDL Process Statement warning at booth_decoder.vhd(95): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622084679947 "|Booth_Decoder"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..7\] booth_decoder.vhd(28) " "Using initial value X (don't care) for net \"LEDR\[9..7\]\" at booth_decoder.vhd(28)" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622084679948 "|Booth_Decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622084680625 "|Booth_Decoder|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622084680625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622084680708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622084681059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622084681059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "booth_decoder.vhd" "" { Text "F:/FPGA/Capstone/booth_decoder.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622084681087 "|Booth_Decoder|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622084681087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622084681088 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622084681088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622084681088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622084681088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622084681107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:04:41 2021 " "Processing ended: Thu May 27 10:04:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622084681107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622084681107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622084681107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622084681107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622084682361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622084682367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:04:41 2021 " "Processing started: Thu May 27 10:04:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622084682367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622084682367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Booth_Decoder -c Booth_Decoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Booth_Decoder -c Booth_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622084682368 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622084682541 ""}
{ "Info" "0" "" "Project  = Booth_Decoder" {  } {  } 0 0 "Project  = Booth_Decoder" 0 0 "Fitter" 0 0 1622084682542 ""}
{ "Info" "0" "" "Revision = Booth_Decoder" {  } {  } 0 0 "Revision = Booth_Decoder" 0 0 "Fitter" 0 0 1622084682542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622084682670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622084682671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Booth_Decoder 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Booth_Decoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622084682679 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1622084682734 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1622084682734 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622084683163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622084683188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622084683518 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1622084695078 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622084695155 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622084695157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622084695158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622084695158 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622084695158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622084695158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622084695159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622084695159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622084695159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622084695159 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622084695213 ""}
{ "Info" "ISTA_SDC_FOUND" "Booth_Decoder.SDC " "Reading SDC File: 'Booth_Decoder.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1622084702004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Booth_Decoder.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1622084702006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Booth_Decoder.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Booth_Decoder.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084702007 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 16 altera_reserved_tdi port " "Ignored filter at Booth_Decoder.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 16 altera_reserved_tck clock " "Ignored filter at Booth_Decoder.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Booth_Decoder.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084702008 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Booth_Decoder.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 17 altera_reserved_tms port " "Ignored filter at Booth_Decoder.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Booth_Decoder.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084702008 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Booth_Decoder.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 18 altera_reserved_tdo port " "Ignored filter at Booth_Decoder.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1622084702008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Booth_Decoder.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Booth_Decoder.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084702009 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Booth_Decoder.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Booth_Decoder.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622084702009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1622084702009 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1622084702010 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1622084702011 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622084702011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622084702011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622084702011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622084702011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622084702011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622084702011 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1622084702011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622084702014 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1622084702132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622084702781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622084703223 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622084703520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622084703520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622084704822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "F:/FPGA/Capstone/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622084709411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622084709411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622084709823 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1622084709823 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622084709823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622084709829 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622084711458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622084711491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622084711918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622084711919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622084712370 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622084715196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA/Capstone/Booth_Decoder.fit.smsg " "Generated suppressed messages file F:/FPGA/Capstone/Booth_Decoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622084715559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6534 " "Peak virtual memory: 6534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622084716043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:05:16 2021 " "Processing ended: Thu May 27 10:05:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622084716043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622084716043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622084716043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622084716043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622084717123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622084717132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:05:17 2021 " "Processing started: Thu May 27 10:05:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622084717132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622084717132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Booth_Decoder -c Booth_Decoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Booth_Decoder -c Booth_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622084717132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1622084718084 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622084723645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622084724055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:05:24 2021 " "Processing ended: Thu May 27 10:05:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622084724055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622084724055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622084724055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622084724055 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622084724690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622084725287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622084725293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 10:05:24 2021 " "Processing started: Thu May 27 10:05:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622084725293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622084725293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Booth_Decoder -c Booth_Decoder " "Command: quartus_sta Booth_Decoder -c Booth_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622084725293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622084725521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1622084726522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622084726522 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1622084726575 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1622084726575 ""}
{ "Info" "ISTA_SDC_FOUND" "Booth_Decoder.SDC " "Reading SDC File: 'Booth_Decoder.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1622084727139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Booth_Decoder.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Booth_Decoder.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Booth_Decoder.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084727144 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 16 altera_reserved_tdi port " "Ignored filter at Booth_Decoder.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 16 altera_reserved_tck clock " "Ignored filter at Booth_Decoder.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Booth_Decoder.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084727146 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Booth_Decoder.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 17 altera_reserved_tms port " "Ignored filter at Booth_Decoder.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Booth_Decoder.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084727146 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Booth_Decoder.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Booth_Decoder.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Booth_Decoder.sdc 18 altera_reserved_tdo port " "Ignored filter at Booth_Decoder.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Booth_Decoder.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Booth_Decoder.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622084727148 ""}  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Booth_Decoder.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Booth_Decoder.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGA/Capstone/Booth_Decoder.sdc" "" { Text "F:/FPGA/Capstone/Booth_Decoder.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1622084727148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1622084727148 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622084727151 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622084727151 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622084727163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084727165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084727195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084727200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084727202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084727212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084727216 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622084727224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622084727254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622084728150 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622084728195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084728196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084728203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084728206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084728214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084728216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084728223 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622084728227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622084728391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622084729135 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622084729189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729213 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622084729219 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1622084729378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622084729398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622084731193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622084731193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5124 " "Peak virtual memory: 5124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622084731255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 10:05:31 2021 " "Processing ended: Thu May 27 10:05:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622084731255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622084731255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622084731255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622084731255 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622084731978 ""}
