|top
i_CLK => debounce:DB.i_clk
i_SW[0] => o_LEDG.IN1
i_SW[0] => lab4_traffic:LAB.reset
i_SW[0] => o_LEDG[7].DATAIN
i_SW[0] => o_LEDG[6].DATAIN
i_SW[0] => o_LEDG[5].DATAIN
i_SW[0] => o_LEDG[4].DATAIN
i_SW[0] => o_LEDG[3].DATAIN
i_SW[0] => o_LEDG[2].DATAIN
i_SW[0] => o_LEDG[1].DATAIN
i_SW[1] => ~NO_FANOUT~
i_SW[2] => ~NO_FANOUT~
i_SW[3] => ~NO_FANOUT~
i_SW[4] => ~NO_FANOUT~
i_SW[5] => ~NO_FANOUT~
i_SW[6] => ~NO_FANOUT~
i_SW[7] => ~NO_FANOUT~
i_SW[8] => ~NO_FANOUT~
i_SW[9] => ~NO_FANOUT~
i_SW[10] => ~NO_FANOUT~
i_SW[11] => ~NO_FANOUT~
i_SW[12] => ~NO_FANOUT~
i_SW[13] => ~NO_FANOUT~
i_SW[14] => ~NO_FANOUT~
i_SW[15] => ~NO_FANOUT~
i_SW[16] => ~NO_FANOUT~
i_SW[17] => ~NO_FANOUT~
i_KEY[0] => debounce:DB.i_button
i_KEY[1] => ~NO_FANOUT~
i_KEY[2] => ~NO_FANOUT~
i_KEY[3] => ~NO_FANOUT~
o_LEDR[0] <= <GND>
o_LEDR[1] <= lab4_traffic:LAB.Light3_Red
o_LEDR[2] <= lab4_traffic:LAB.Light3_Yellow
o_LEDR[3] <= lab4_traffic:LAB.Light3_Green
o_LEDR[4] <= lab4_traffic:LAB.Light2_Red
o_LEDR[5] <= lab4_traffic:LAB.Light2_Yellow
o_LEDR[6] <= lab4_traffic:LAB.Light2_Green
o_LEDR[7] <= lab4_traffic:LAB.Light1_Red
o_LEDR[8] <= lab4_traffic:LAB.Light1_Yellow
o_LEDR[9] <= lab4_traffic:LAB.Light1_Green
o_LEDR[10] <= <GND>
o_LEDR[11] <= <GND>
o_LEDR[12] <= <GND>
o_LEDR[13] <= <GND>
o_LEDR[14] <= <GND>
o_LEDR[15] <= <GND>
o_LEDR[16] <= <GND>
o_LEDR[17] <= <GND>
o_LEDG[0] <= o_LEDG.DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[1] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[2] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[3] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[4] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[5] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[6] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDG[7] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_HEX0[0] <= sevensegments:SEG.o_DispSeg1[0]
o_HEX0[1] <= sevensegments:SEG.o_DispSeg1[1]
o_HEX0[2] <= sevensegments:SEG.o_DispSeg1[2]
o_HEX0[3] <= sevensegments:SEG.o_DispSeg1[3]
o_HEX0[4] <= sevensegments:SEG.o_DispSeg1[4]
o_HEX0[5] <= sevensegments:SEG.o_DispSeg1[5]
o_HEX0[6] <= sevensegments:SEG.o_DispSeg1[6]
o_HEX1[0] <= sevensegments:SEG.o_DispSeg2[0]
o_HEX1[1] <= sevensegments:SEG.o_DispSeg2[1]
o_HEX1[2] <= sevensegments:SEG.o_DispSeg2[2]
o_HEX1[3] <= sevensegments:SEG.o_DispSeg2[3]
o_HEX1[4] <= sevensegments:SEG.o_DispSeg2[4]
o_HEX1[5] <= sevensegments:SEG.o_DispSeg2[5]
o_HEX1[6] <= sevensegments:SEG.o_DispSeg2[6]


|top|debounce:DB
i_clk => o_button~reg0.CLK
i_clk => counter[0].CLK
i_clk => counter[1].CLK
i_clk => counter[2].CLK
i_clk => counter[3].CLK
i_clk => counter[4].CLK
i_clk => counter[5].CLK
i_clk => counter[6].CLK
i_clk => counter[7].CLK
i_clk => counter[8].CLK
i_clk => counter[9].CLK
i_clk => counter[10].CLK
i_clk => counter[11].CLK
i_clk => counter[12].CLK
i_clk => counter[13].CLK
i_clk => counter[14].CLK
i_clk => counter[15].CLK
i_clk => counter[16].CLK
i_clk => counter[17].CLK
i_clk => counter[18].CLK
i_clk => counter[19].CLK
i_clk => counter[20].CLK
i_clk => counter[21].CLK
i_clk => counter[22].CLK
i_clk => counter[23].CLK
i_clk => counter[24].CLK
i_clk => counter[25].CLK
i_clk => counter[26].CLK
i_clk => counter[27].CLK
i_clk => counter[28].CLK
i_clk => counter[29].CLK
i_clk => counter[30].CLK
i_clk => counter[31].CLK
i_clk => flipflops[0].CLK
i_clk => flipflops[1].CLK
i_button => flipflops[0].DATAIN
o_button <= o_button~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Lab4_traffic:LAB
button_in => state_o[0]~reg0.CLK
button_in => state_o[1]~reg0.CLK
button_in => state_o[2]~reg0.CLK
button_in => state_o[3]~reg0.CLK
button_in => state_o[4]~reg0.CLK
button_in => state_o[5]~reg0.CLK
button_in => state_o[6]~reg0.CLK
button_in => state_o[7]~reg0.CLK
button_in => state_o[8]~reg0.CLK
button_in => state_o[9]~reg0.CLK
button_in => state_o[10]~reg0.CLK
button_in => state_o[11]~reg0.CLK
button_in => state_o[12]~reg0.CLK
button_in => state_o[13]~reg0.CLK
button_in => state_o[14]~reg0.CLK
button_in => state_o[15]~reg0.CLK
button_in => state_o[16]~reg0.CLK
button_in => state_o[17]~reg0.CLK
button_in => state_o[18]~reg0.CLK
button_in => state_o[19]~reg0.CLK
button_in => state_o[20]~reg0.CLK
button_in => state_o[21]~reg0.CLK
button_in => state_o[22]~reg0.CLK
button_in => state_o[23]~reg0.CLK
button_in => state_o[24]~reg0.CLK
button_in => state_o[25]~reg0.CLK
button_in => state_o[26]~reg0.CLK
button_in => state_o[27]~reg0.CLK
button_in => state_o[28]~reg0.CLK
button_in => state_o[29]~reg0.CLK
button_in => state_o[30]~reg0.CLK
button_in => state_o[31]~reg0.CLK
button_in => bbc[0].CLK
button_in => bbc[1].CLK
button_in => bbc[2].CLK
button_in => bbc[3].CLK
button_in => bbc[4].CLK
button_in => bbc[5].CLK
button_in => bbc[6].CLK
button_in => bbc[7].CLK
button_in => bbc[8].CLK
button_in => bbc[9].CLK
button_in => bbc[10].CLK
button_in => bbc[11].CLK
button_in => bbc[12].CLK
button_in => bbc[13].CLK
button_in => bbc[14].CLK
button_in => bbc[15].CLK
button_in => bbc[16].CLK
button_in => bbc[17].CLK
button_in => bbc[18].CLK
button_in => bbc[19].CLK
button_in => bbc[20].CLK
button_in => bbc[21].CLK
button_in => bbc[22].CLK
button_in => bbc[23].CLK
button_in => bbc[24].CLK
button_in => bbc[25].CLK
button_in => bbc[26].CLK
button_in => bbc[27].CLK
button_in => bbc[28].CLK
button_in => bbc[29].CLK
button_in => bbc[30].CLK
button_in => bbc[31].CLK
button_in => Light3_Red~reg0.CLK
button_in => Light3_Yellow~reg0.CLK
button_in => Light3_Green~reg0.CLK
button_in => Light2_Red~reg0.CLK
button_in => Light2_Yellow~reg0.CLK
button_in => Light2_Green~reg0.CLK
button_in => Light1_Red~reg0.CLK
button_in => Light1_Yellow~reg0.CLK
button_in => Light1_Green~reg0.CLK
button_in => State~5.DATAIN
reset => state_o[0]~reg0.PRESET
reset => state_o[1]~reg0.PRESET
reset => state_o[2]~reg0.ACLR
reset => state_o[3]~reg0.ACLR
reset => state_o[4]~reg0.ACLR
reset => state_o[5]~reg0.PRESET
reset => state_o[6]~reg0.PRESET
reset => state_o[7]~reg0.ACLR
reset => state_o[8]~reg0.ACLR
reset => state_o[9]~reg0.ACLR
reset => state_o[10]~reg0.ACLR
reset => state_o[11]~reg0.ACLR
reset => state_o[12]~reg0.ACLR
reset => state_o[13]~reg0.ACLR
reset => state_o[14]~reg0.ACLR
reset => state_o[15]~reg0.ACLR
reset => state_o[16]~reg0.ACLR
reset => state_o[17]~reg0.ACLR
reset => state_o[18]~reg0.ACLR
reset => state_o[19]~reg0.ACLR
reset => state_o[20]~reg0.ACLR
reset => state_o[21]~reg0.ACLR
reset => state_o[22]~reg0.ACLR
reset => state_o[23]~reg0.ACLR
reset => state_o[24]~reg0.ACLR
reset => state_o[25]~reg0.ACLR
reset => state_o[26]~reg0.ACLR
reset => state_o[27]~reg0.ACLR
reset => state_o[28]~reg0.ACLR
reset => state_o[29]~reg0.ACLR
reset => state_o[30]~reg0.ACLR
reset => state_o[31]~reg0.ACLR
reset => bbc[0].ACLR
reset => bbc[1].ACLR
reset => bbc[2].ACLR
reset => bbc[3].ACLR
reset => bbc[4].ACLR
reset => bbc[5].ACLR
reset => bbc[6].ACLR
reset => bbc[7].ACLR
reset => bbc[8].ACLR
reset => bbc[9].ACLR
reset => bbc[10].ACLR
reset => bbc[11].ACLR
reset => bbc[12].ACLR
reset => bbc[13].ACLR
reset => bbc[14].ACLR
reset => bbc[15].ACLR
reset => bbc[16].ACLR
reset => bbc[17].ACLR
reset => bbc[18].ACLR
reset => bbc[19].ACLR
reset => bbc[20].ACLR
reset => bbc[21].ACLR
reset => bbc[22].ACLR
reset => bbc[23].ACLR
reset => bbc[24].ACLR
reset => bbc[25].ACLR
reset => bbc[26].ACLR
reset => bbc[27].ACLR
reset => bbc[28].ACLR
reset => bbc[29].ACLR
reset => bbc[30].ACLR
reset => bbc[31].ACLR
reset => Light3_Red~reg0.ACLR
reset => Light3_Yellow~reg0.ACLR
reset => Light3_Green~reg0.PRESET
reset => Light2_Red~reg0.PRESET
reset => Light2_Yellow~reg0.ACLR
reset => Light2_Green~reg0.ACLR
reset => Light1_Red~reg0.ACLR
reset => Light1_Yellow~reg0.ACLR
reset => Light1_Green~reg0.PRESET
reset => State~7.DATAIN
Light1_Green <= Light1_Green~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light1_Yellow <= Light1_Yellow~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light1_Red <= Light1_Red~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light2_Green <= Light2_Green~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light2_Yellow <= Light2_Yellow~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light2_Red <= Light2_Red~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light3_Green <= Light3_Green~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light3_Yellow <= Light3_Yellow~reg0.DB_MAX_OUTPUT_PORT_TYPE
Light3_Red <= Light3_Red~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[0] <= state_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[1] <= state_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[2] <= state_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[3] <= state_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[4] <= state_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[5] <= state_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[6] <= state_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[7] <= state_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[8] <= state_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[9] <= state_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[10] <= state_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[11] <= state_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[12] <= state_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[13] <= state_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[14] <= state_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[15] <= state_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[16] <= state_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[17] <= state_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[18] <= state_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[19] <= state_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[20] <= state_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[21] <= state_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[22] <= state_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[23] <= state_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[24] <= state_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[25] <= state_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[26] <= state_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[27] <= state_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[28] <= state_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[29] <= state_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[30] <= state_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[31] <= state_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sevensegments:SEG
i_dispNum[0] => Seg1.IN0
i_dispNum[0] => Mod0.IN63
i_dispNum[0] => Div0.IN36
i_dispNum[1] => Seg1.IN0
i_dispNum[1] => Mod0.IN62
i_dispNum[1] => Div0.IN35
i_dispNum[2] => Seg1.IN0
i_dispNum[2] => Mod0.IN61
i_dispNum[2] => Div0.IN34
i_dispNum[3] => Seg1.IN0
i_dispNum[3] => Mod0.IN60
i_dispNum[3] => Div0.IN33
i_dispNum[4] => Seg1.IN0
i_dispNum[4] => Mod0.IN59
i_dispNum[4] => Div0.IN32
i_dispNum[5] => Seg1.IN0
i_dispNum[5] => Mod0.IN58
i_dispNum[5] => Div0.IN31
i_dispNum[6] => Seg1.IN0
i_dispNum[6] => Mod0.IN57
i_dispNum[6] => Div0.IN30
i_dispNum[7] => Seg1.IN0
i_dispNum[7] => Mod0.IN56
i_dispNum[7] => Div0.IN29
i_dispNum[8] => Seg1.IN0
i_dispNum[8] => Mod0.IN55
i_dispNum[8] => Div0.IN28
i_dispNum[9] => Seg1.IN0
i_dispNum[9] => Mod0.IN54
i_dispNum[9] => Div0.IN27
i_dispNum[10] => Seg1.IN0
i_dispNum[10] => Mod0.IN53
i_dispNum[10] => Div0.IN26
i_dispNum[11] => Seg1.IN0
i_dispNum[11] => Mod0.IN52
i_dispNum[11] => Div0.IN25
i_dispNum[12] => Seg1.IN0
i_dispNum[12] => Mod0.IN51
i_dispNum[12] => Div0.IN24
i_dispNum[13] => Seg1.IN0
i_dispNum[13] => Mod0.IN50
i_dispNum[13] => Div0.IN23
i_dispNum[14] => Seg1.IN0
i_dispNum[14] => Mod0.IN49
i_dispNum[14] => Div0.IN22
i_dispNum[15] => Seg1.IN0
i_dispNum[15] => Mod0.IN48
i_dispNum[15] => Div0.IN21
i_dispNum[16] => Seg1.IN0
i_dispNum[16] => Mod0.IN47
i_dispNum[16] => Div0.IN20
i_dispNum[17] => Seg1.IN0
i_dispNum[17] => Mod0.IN46
i_dispNum[17] => Div0.IN19
i_dispNum[18] => Seg1.IN0
i_dispNum[18] => Mod0.IN45
i_dispNum[18] => Div0.IN18
i_dispNum[19] => Seg1.IN0
i_dispNum[19] => Mod0.IN44
i_dispNum[19] => Div0.IN17
i_dispNum[20] => Seg1.IN0
i_dispNum[20] => Mod0.IN43
i_dispNum[20] => Div0.IN16
i_dispNum[21] => Seg1.IN0
i_dispNum[21] => Mod0.IN42
i_dispNum[21] => Div0.IN15
i_dispNum[22] => Seg1.IN0
i_dispNum[22] => Mod0.IN41
i_dispNum[22] => Div0.IN14
i_dispNum[23] => Seg1.IN0
i_dispNum[23] => Mod0.IN40
i_dispNum[23] => Div0.IN13
i_dispNum[24] => Seg1.IN0
i_dispNum[24] => Mod0.IN39
i_dispNum[24] => Div0.IN12
i_dispNum[25] => Seg1.IN0
i_dispNum[25] => Mod0.IN38
i_dispNum[25] => Div0.IN11
i_dispNum[26] => Seg1.IN0
i_dispNum[26] => Mod0.IN37
i_dispNum[26] => Div0.IN10
i_dispNum[27] => Seg1.IN0
i_dispNum[27] => Mod0.IN36
i_dispNum[27] => Div0.IN9
i_dispNum[28] => Seg1.IN0
i_dispNum[28] => Mod0.IN35
i_dispNum[28] => Div0.IN8
i_dispNum[29] => Seg1.IN0
i_dispNum[29] => Mod0.IN34
i_dispNum[29] => Div0.IN7
i_dispNum[30] => Seg1.IN0
i_dispNum[30] => Mod0.IN33
i_dispNum[30] => Div0.IN6
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Mod0.IN32
i_dispNum[31] => Seg1.IN1
i_dispNum[31] => Div0.IN5
i_dispNum[31] => Add0.IN63
o_DispSeg1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_DispSeg2[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


