m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vBCDtoSSeg
!s110 1640690253
!i10b 1
!s100 =L<[a_l>VJ?B]f1SozeUO3
!s11b Dg1SIo80bB@j0V0VzS_@n1
IC20OGho9_d5dbPW;T<e:10
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/Roberto/Documents/GitHub/lab02-2021-2-grupo09-2021-2-/hdl/src
w1638222379
8C:/Users/Roberto/Documents/GitHub/lab02-2021-2-grupo09-2021-2-/hdl/src/BCDtoSSeg.v
FC:/Users/Roberto/Documents/GitHub/lab02-2021-2-grupo09-2021-2-/hdl/src/BCDtoSSeg.v
!i122 0
L0 1 33
OV;L;2020.1;71
r1
!s85 0
31
!s108 1640690253.000000
!s107 C:/Users/Roberto/Documents/GitHub/lab02-2021-2-grupo09-2021-2-/hdl/src/BCDtoSSeg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Roberto/Documents/GitHub/lab02-2021-2-grupo09-2021-2-/hdl/src/BCDtoSSeg.v|
!i113 1
o-work work
tCvgOpt 0
n@b@c@dto@s@seg
