library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity ram is
generic( a: integer:=4;
			d: integer:=5);
port( addr: in std_logic_vector (a-1 downto 0);
		wr, clock: in std_logic;
		data_i: in std_logic_vector(d-1 downto 0);
		data_o: in std_logic_vector(d-1 downto 0));
end ram;
architecture comportamiento of ram is
type ram_table is array (0 to 16) of std_logic_vector(7 downto 0);
signal rammemory: ram_table;
begin
	process(we, clk, addr)
	begin
		if clk'event and clk='1' then
			if we='1' then
				rammemory(conv_integer(addr))<=data_i; -- escritura sÃ­ncrona
			else 
				data_o <= rammemory(conv_integer(addr)); -- lectura
			end if;
		end if;
	end process;
end comportamiento; 
