
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194774                       # Simulator instruction rate (inst/s)
host_op_rate                                   253675                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36752                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378800                       # Number of bytes of host memory used
host_seconds                                 33913.62                       # Real time elapsed on the host
sim_insts                                  6605479128                       # Number of instructions simulated
sim_ops                                    8603046808                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        42112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               266496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       113792                       # Number of bytes written to this memory
system.physmem.bytes_written::total            113792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2082                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             889                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  889                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20231274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33787255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61412700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               213814785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17355763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          91297476                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               91297476                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          91297476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20231274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33787255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61412700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              305112261                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          234363                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       192348                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24868                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        97056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           90247                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23524                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1099                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2249362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1336708                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             234363                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113771                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               292991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        112874                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           140125                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2407493     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           31022      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37239      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19878      0.74%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22547      0.83%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13095      0.48%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8796      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22632      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137782      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2230111                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       132776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           290430                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44876                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37696                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1629082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44876                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2234066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89764                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           288777                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1626704                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2264121                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7571269                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7571269                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1908758                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          355316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29910                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       155186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2057                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1622363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1525498                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       215045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       501160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.256578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2057152     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       259554      9.61%     85.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       138850      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        96059      3.56%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83751      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42627      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10590      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6820      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5081      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            414     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1408     42.31%     54.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1506     45.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1278347     83.80%     83.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23862      1.56%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140089      9.18%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        83014      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1525498                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.510381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3328                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5756640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1837863                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1499472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1528826                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28748                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44876                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27036                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1522                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1622785                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       155186                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28099                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1502172                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131996                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23326                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214973                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          209659                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.502577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1499557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1499472                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           893150                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2335696                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.501674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1120926                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1375077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       247733                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24853                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.517801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.335159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2093640     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       260686      9.82%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       109442      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        65387      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45259      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29343      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15554      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12105      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24192      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1120926                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1375077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                208374                       # Number of memory references committed
system.switch_cpus1.commit.loads               126433                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            196649                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1239823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27975                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4254226                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3290536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 288455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1120926                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1375077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1120926                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.666491                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.666491                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.375025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.375025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6776882                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2084595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1520735                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          222114                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       196729                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19212                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       142210                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          137932                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           13724                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          652                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2303550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1259971                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             222114                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       151656                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               279013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62903                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53280                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           140784                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2679413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.530310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.784539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2400400     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           41315      1.54%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           21806      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           40503      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13402      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37492      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6010      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10525      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          107960      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2679413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074312                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.421545                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2259043                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        98611                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           278294                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          312                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         43147                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21974                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          423                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1415929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         43147                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2264221                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          64380                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        19345                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           273858                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14456                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1413170                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1121                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        12399                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1859555                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6413750                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6413750                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1479332                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          380193                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            29048                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       248975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        42738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          327                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9442                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1403787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1303804                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1353                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       270333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       573179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2679413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486601                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.104864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2108848     78.71%     78.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       184860      6.90%     85.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       183855      6.86%     92.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       109450      4.08%     96.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58559      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        15571      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17466      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          435      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          369      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2679413                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2356     57.58%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           962     23.51%     81.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          774     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1025616     78.66%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10517      0.81%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       225498     17.30%     96.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        42078      3.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1303804                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.436210                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               4092                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003139                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5292465                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1674343                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1268335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1307896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1111                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        53603                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1804                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         43147                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          43598                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1664                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1403994                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       248975                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        42738                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20337                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1284854                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       221645                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18949                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              263698                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          194620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             42053                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429870                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1268929                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1268335                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           766707                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1695914                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424343                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.452091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000728                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1130565                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       273487                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18895                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2636266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2213350     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       167156      6.34%     90.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106835      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        33210      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55200      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        11247      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7301      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6468      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35499      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2636266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000728                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1130565                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                236303                       # Number of memory references committed
system.switch_cpus2.commit.loads               195369                       # Number of loads committed
system.switch_cpus2.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173445                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           988911                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14543                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        35499                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4004806                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2851305                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 309526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000728                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1130565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000728                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.986765                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.986765                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334810                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334810                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5961169                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1659202                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1491520                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          234113                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       192178                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24840                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        96972                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           90118                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23484                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2246721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1335451                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             234113                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       113602                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               292682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          70544                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        112634                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139992                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2697281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2404599     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           30988      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           37192      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19845      0.74%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22524      0.84%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13073      0.48%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8813      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22589      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137658      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2697281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078326                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446798                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2227420                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       132586                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           290120                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2283                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44863                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        37633                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1627463                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44863                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2231374                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          32953                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        89267                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           288442                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10374                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1625075                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2390                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      2261863                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7563451                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7563451                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1906447                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          355408                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            30031                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2044                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17071                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1620573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1523674                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1830                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       215107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       501427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2697281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.564893                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.256600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2054733     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       259235      9.61%     85.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138678      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95934      3.56%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83663      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        42569      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10577      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6814      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5078      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2697281                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            415     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1403     42.25%     54.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1503     45.26%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1276875     83.80%     83.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23824      1.56%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       139905      9.18%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82884      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1523674                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.509771                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3321                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5749776                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1836135                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1497647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1526995                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3907                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        28785                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44863                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27336                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1516                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1620995                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155027                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83655                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28067                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1500366                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131820                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        23304                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214664                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          209372                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82844                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.501973                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1497731                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1497647                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           892107                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2333117                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.501063                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382367                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1119487                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1373292                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247755                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24825                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2652418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517751                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.335097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2091180     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       260344      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       109304      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        65298      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45204      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29302      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15538      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12092      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24156      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2652418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1119487                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1373292                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                208052                       # Number of memory references committed
system.switch_cpus3.commit.loads               126242                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            196390                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1238190                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27929                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24156                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4249309                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3286970                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 291658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1119487                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1373292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1119487                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.669918                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.669918                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.374543                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.374543                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6768561                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2082208                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1519179                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223007                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       200860                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87091                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77609                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12141                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          606                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2347929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1399796                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223007                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        89750                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43263                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        148471                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           136530                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2801606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.586847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.909852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2525779     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9540      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20119      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8316      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           44965      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40447      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7775      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16676      0.60%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127989      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2801606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074611                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.468325                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2332138                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       164732                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274604                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          968                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19677                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1640638                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2335423                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         139857                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15764                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272441                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8957                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1638515                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3515                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1933118                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7711127                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7711127                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1672889                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          260222                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          193                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24345                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       382645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       192276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1915                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9461                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1633112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1557021                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1252                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       150179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       366784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2801606                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.555760                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.349400                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2244596     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168913      6.03%     86.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137117      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59835      2.14%     93.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74337      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        71084      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        40428      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3335      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2801606                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3883     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         29967     86.28%     97.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          881      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       981176     63.02%     63.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13586      0.87%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       370646     23.80%     87.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       191521     12.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1557021                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520928                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              34731                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022306                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5951631                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1783551                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1541761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1591752                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2819                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18813                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1984                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         134635                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2368                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1633312                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       382645                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       192276                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15588                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1544712                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       369226                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12309                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              560705                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          202168                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            191479                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516809                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1541881                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1541761                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           834135                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1651434                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515822                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505097                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1241373                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1459030                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       174456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13613                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2772451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526260                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346554                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2241159     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       195291      7.04%     87.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91307      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        89720      3.24%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24345      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       103007      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7873      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5680      0.20%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        14069      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2772451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1241373                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1459030                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                554121                       # Number of memory references committed
system.switch_cpus4.commit.loads               363829                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            192765                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1297449                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14186                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        14069                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4391855                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3296146                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 187333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1241373                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1459030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1241373                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.407769                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.407769                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.415322                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.415322                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7627010                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1796655                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1943561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          240896                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       197018                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        25135                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        98007                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           92331                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24431                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1152                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2310147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1349333                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             240896                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       116762                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               280207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          69800                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         63096                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           142870                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2697821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2417614     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12966      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20276      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           27407      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           28732      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           24439      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           12969      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20519      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          132899      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2697821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.080596                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.451442                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2286136                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        87620                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           279514                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          408                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44137                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        39544                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1653910                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44137                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2292845                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          17323                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        55374                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           273226                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14911                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1652259                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          2094                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6475                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2306767                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7682180                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7682180                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1966687                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          340066                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            46297                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       155480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          930                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        21805                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1648858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1555168                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       201444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       489082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2697821                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576453                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268600                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2038875     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       272137     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       137407      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       102759      3.81%     94.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        80432      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        32895      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        20982      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        10827      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1507      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2697821                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1308299     84.13%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        23152      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       140989      9.07%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        82535      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1555168                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.520308                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5811242                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1850719                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1529878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1557921                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3211                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27687                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44137                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          13745                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1536                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1649267                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       155480                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82939                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        13688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        28377                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1532226                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       132537                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        22942                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              215051                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          217121                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             82514                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.512632                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1529958                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1529878                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           879202                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2368204                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511847                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371253                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1146332                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1410496                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       238759                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        25229                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2653684                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.531524                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.375956                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2072929     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       288945     10.89%     89.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       108068      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        51512      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        44765      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        25145      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        21316      0.80%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9834      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31170      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2653684                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1146332                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1410496                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                209121                       # Number of memory references committed
system.switch_cpus5.commit.loads               127790                       # Number of loads committed
system.switch_cpus5.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            203351                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1270856                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        29035                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31170                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4271756                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3342672                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 291118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1146332                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1410496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1146332                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.607394                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.607394                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.383525                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.383525                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6894868                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2133066                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1532612                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204770                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       166979                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21554                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        83511                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78119                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20334                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          945                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1980429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1209034                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204770                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98453                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               248035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          67712                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        143671                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123463                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2417491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.965257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2169456     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           13152      0.54%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20896      0.86%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31000      1.28%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13202      0.55%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15539      0.64%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           16061      0.66%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           11186      0.46%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126999      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2417491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.068509                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.404503                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1954358                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       170517                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246064                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1564                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44985                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33163                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1464549                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44985                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1959472                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          73883                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        80758                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242664                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        15726                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1461052                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          768                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3420                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          844                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1998345                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6810197                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6810197                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1646270                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          352075                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            45474                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       148197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        81720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4288                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17073                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1456168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1357489                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2250                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       523866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2417491                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.561528                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.245195                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1836398     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       236953      9.80%     85.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       130786      5.41%     91.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85467      3.54%     94.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77361      3.20%     97.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        23684      0.98%     98.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17050      0.71%     99.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5937      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3855      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2417491                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            353     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1443     43.57%     54.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1516     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1117633     82.33%     82.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        24932      1.84%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134710      9.92%     94.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        80064      5.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1357489                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.454171                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3312                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5138031                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1680824                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1332704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1360801                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6358                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31383                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5293                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1031                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44985                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          58623                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2112                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1456544                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       148197                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        81720                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24988                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1337950                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127653                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19539                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207588                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          181949                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             79935                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.447634                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332854                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1332704                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           788560                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2000226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.445879                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394235                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       986972                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1203445                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       254082                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2372506                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.507246                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355223                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1884310     79.42%     79.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232793      9.81%     89.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96645      4.07%     93.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49332      2.08%     95.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        36701      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20962      0.88%     97.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12839      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10674      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28250      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2372506                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       986972                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1203445                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                193241                       # Number of memory references committed
system.switch_cpus6.commit.loads               116814                       # Number of loads committed
system.switch_cpus6.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            167352                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1087743                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23449                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28250                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3801770                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2960053                       # The number of ROB writes
system.switch_cpus6.timesIdled                  35447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 571448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             986972                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1203445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       986972                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.028393                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.028393                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.330208                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.330208                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6072154                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1820576                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1388614                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          233663                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       191806                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96828                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           89927                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23436                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2242464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1332907                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             233663                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       113363                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               292094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70477                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        118519                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139768                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2698269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.603874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2406175     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           30920      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           37110      1.38%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           19804      0.73%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22472      0.83%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13047      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8822      0.33%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           22544      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          137375      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2698269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078176                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.445947                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2223130                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       138503                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           289542                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2274                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44811                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        37555                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1624246                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44811                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2227074                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          30516                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        97621                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           287835                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        10404                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1621877                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2377                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2257214                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7548220                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7548220                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1902007                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          355181                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            30129                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       154758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2039                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17014                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1617210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1520385                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1819                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       214950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       501084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2698269                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.563467                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.255313                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2057102     76.24%     76.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       258696      9.59%     85.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       138349      5.13%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95716      3.55%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83521      3.10%     97.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        42473      1.57%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        10554      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6794      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         5064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2698269                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            414     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1404     42.29%     54.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1502     45.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1274086     83.80%     83.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23756      1.56%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139639      9.18%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82718      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1520385                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.508670                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3320                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002184                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5744177                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1832615                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1494371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1523705                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3894                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28792                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1843                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44811                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          24850                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1510                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1617632                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       154758                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83484                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28020                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1497116                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131566                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23268                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              214245                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          208907                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82679                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.500885                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1494457                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1494371                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           890129                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2327777                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499967                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382394                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1116921                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1370136                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       247538                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24783                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2653458                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.516359                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.333533                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2093456     78.90%     78.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       259818      9.79%     88.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       109046      4.11%     92.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        65142      2.45%     95.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45107      1.70%     96.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        29227      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15499      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        12061      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24102      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2653458                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1116921                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1370136                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                207605                       # Number of memory references committed
system.switch_cpus7.commit.loads               125966                       # Number of loads committed
system.switch_cpus7.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            195947                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1235347                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27866                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24102                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4247030                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3280182                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 290670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1116921                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1370136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1116921                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676052                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676052                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373685                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373685                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6753791                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2077573                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1516264                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           372                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925288                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950518                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13309454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89758590                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103068044                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13309454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89758590                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103068044                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13309454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89758590                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103068044                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453326.212121                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466371.239819                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453326.212121                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466371.239819                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453326.212121                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466371.239819                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75535202                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87192286                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75535202                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87192286                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75535202                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87192286                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381490.919192                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394535.230769                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381490.919192                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394535.230769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381490.919192                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394535.230769                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           174                       # number of replacements
system.l21.tagsinuse                      4095.339330                       # Cycle average of tags in use
system.l21.total_refs                          291216                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.200468                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.820391                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.818769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    88.828168                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3788.872003                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003374                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021687                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.925018                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          451                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    451                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l21.Writeback_hits::total                  245                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          451                       # number of demand (read+write) hits
system.l21.demand_hits::total                     451                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          451                       # number of overall hits
system.l21.overall_hits::total                    451                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          159                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          160                       # number of demand (read+write) misses
system.l21.demand_misses::total                   174                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          160                       # number of overall misses
system.l21.overall_misses::total                  174                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8192586                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     74396324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       82588910                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       392944                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       392944                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8192586                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     74789268                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        82981854                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8192586                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     74789268                       # number of overall miss cycles
system.l21.overall_miss_latency::total       82981854                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          610                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                624                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          611                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 625                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          611                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                625                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260656                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.277244                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261866                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.278400                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261866                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.278400                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467901.408805                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 477392.543353                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       392944                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       392944                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 115                       # number of writebacks
system.l21.writebacks::total                      115                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          159                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          160                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          160                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     62913837                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     70094525                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       320394                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       320394                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     63234231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     70414919                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     63234231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     70414919                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260656                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.277244                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.278400                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.278400                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395684.509434                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 405170.664740                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       320394                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       320394                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           220                       # number of replacements
system.l22.tagsinuse                      4095.359415                       # Cycle average of tags in use
system.l22.total_refs                          115459                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.751390                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           62.330203                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.424182                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   103.634158                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3914.970871                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.015217                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025301                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.955803                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          440                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    441                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l22.Writeback_hits::total                   89                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          443                       # number of demand (read+write) hits
system.l22.demand_hits::total                     444                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          443                       # number of overall hits
system.l22.overall_hits::total                    444                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          197                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          197                       # number of demand (read+write) misses
system.l22.demand_misses::total                   221                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          197                       # number of overall misses
system.l22.overall_misses::total                  221                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16534259                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     90584641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      107118900                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16534259                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     90584641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       107118900                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16534259                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     90584641                       # number of overall miss cycles
system.l22.overall_miss_latency::total      107118900                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          637                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                662                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          640                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 665                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          640                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                665                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.309262                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.333837                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.307812                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.332331                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.307812                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.332331                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 459820.512690                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 484700.904977                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 459820.512690                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 484700.904977                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 459820.512690                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 484700.904977                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  32                       # number of writebacks
system.l22.writebacks::total                       32                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          197                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          197                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          197                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     76440041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     91251100                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     76440041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     91251100                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     76440041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     91251100                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.309262                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.333837                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.332331                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.332331                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 412900.904977                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 412900.904977                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 412900.904977                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           174                       # number of replacements
system.l23.tagsinuse                      4095.337560                       # Cycle average of tags in use
system.l23.total_refs                          291214                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l23.avg_refs                         68.200000                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          203.825915                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.819839                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    88.638300                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3789.053506                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.049762                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003374                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.021640                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.925062                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999838                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          449                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    449                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l23.Writeback_hits::total                  245                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          449                       # number of demand (read+write) hits
system.l23.demand_hits::total                     449                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          449                       # number of overall hits
system.l23.overall_hits::total                    449                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          159                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          160                       # number of demand (read+write) misses
system.l23.demand_misses::total                   174                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          160                       # number of overall misses
system.l23.overall_misses::total                  174                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6671608                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     74669422                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       81341030                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       384931                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       384931                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6671608                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     75054353                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        81725961                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6671608                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     75054353                       # number of overall miss cycles
system.l23.overall_miss_latency::total       81725961                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          608                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                622                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          609                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 623                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          609                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                623                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.261513                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.278135                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.262726                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.279294                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.262726                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.279294                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 476543.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 469619.006289                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 470179.364162                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       384931                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       384931                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 476543.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 469089.706250                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 469689.431034                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 476543.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 469089.706250                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 469689.431034                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 115                       # number of writebacks
system.l23.writebacks::total                      115                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          159                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          160                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          160                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5666158                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     63245288                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     68911446                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       313131                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       313131                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5666158                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     63558419                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     69224577                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5666158                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     63558419                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     69224577                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.261513                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.278135                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.262726                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.279294                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.262726                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.279294                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 404725.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 397769.106918                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 398332.057803                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       313131                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       313131                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 404725.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 397240.118750                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 397842.396552                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 404725.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 397240.118750                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 397842.396552                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           356                       # number of replacements
system.l24.tagsinuse                      4095.642814                       # Cycle average of tags in use
system.l24.total_refs                          260508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4452                       # Sample count of references to valid blocks.
system.l24.avg_refs                         58.514825                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.642814                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.838714                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   169.300725                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3889.860562                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006308                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.041333                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949673                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          600                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l24.Writeback_hits::total                  244                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          603                       # number of demand (read+write) hits
system.l24.demand_hits::total                     604                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          603                       # number of overall hits
system.l24.overall_hits::total                    604                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          329                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  356                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          329                       # number of demand (read+write) misses
system.l24.demand_misses::total                   356                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          329                       # number of overall misses
system.l24.overall_misses::total                  356                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22810085                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    172898485                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      195708570                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22810085                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    172898485                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       195708570                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22810085                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    172898485                       # number of overall miss cycles
system.l24.overall_miss_latency::total      195708570                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          929                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                957                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          932                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 960                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          932                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                960                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354144                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.371996                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353004                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.370833                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353004                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.370833                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525527.310030                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 549743.174157                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525527.310030                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 549743.174157                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525527.310030                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 549743.174157                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  69                       # number of writebacks
system.l24.writebacks::total                       69                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          329                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             356                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          329                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              356                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          329                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             356                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    149270146                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    170140422                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    149270146                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    170140422                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    149270146                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    170140422                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354144                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.371996                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.370833                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.370833                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453708.650456                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 477922.533708                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453708.650456                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 477922.533708                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453708.650456                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 477922.533708                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           137                       # number of replacements
system.l25.tagsinuse                      4095.438630                       # Cycle average of tags in use
system.l25.total_refs                          219600                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l25.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           82.438630                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.946287                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    56.734259                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3940.319454                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.020127                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003893                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.013851                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961992                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          389                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l25.Writeback_hits::total                  129                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          392                       # number of demand (read+write) hits
system.l25.demand_hits::total                     393                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          392                       # number of overall hits
system.l25.overall_hits::total                    393                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          111                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          111                       # number of demand (read+write) misses
system.l25.demand_misses::total                   137                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          111                       # number of overall misses
system.l25.overall_misses::total                  137                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26728627                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     56547426                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       83276053                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26728627                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     56547426                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        83276053                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26728627                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     56547426                       # number of overall miss cycles
system.l25.overall_miss_latency::total       83276053                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          500                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          503                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          503                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.222000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.220676                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.220676                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1028024.115385                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509436.270270                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 607854.401460                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1028024.115385                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509436.270270                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 607854.401460                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1028024.115385                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509436.270270                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 607854.401460                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  85                       # number of writebacks
system.l25.writebacks::total                       85                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          111                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          111                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          111                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24861146                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     48576274                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     73437420                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24861146                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     48576274                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     73437420                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24861146                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     48576274                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     73437420                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.220676                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.220676                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 956197.923077                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437624.090090                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 536039.562044                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 956197.923077                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437624.090090                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 536039.562044                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 956197.923077                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437624.090090                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 536039.562044                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           627                       # number of replacements
system.l26.tagsinuse                      4089.401996                       # Cycle average of tags in use
system.l26.total_refs                          351866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4721                       # Sample count of references to valid blocks.
system.l26.avg_refs                         74.532091                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          300.196820                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.699017                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   263.587931                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3499.918227                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073290                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006274                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.064353                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.854472                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998389                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          595                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             597                       # number of Writeback hits
system.l26.Writeback_hits::total                  597                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          597                       # number of demand (read+write) hits
system.l26.demand_hits::total                     598                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          597                       # number of overall hits
system.l26.overall_hits::total                    598                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          523                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  550                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           75                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          598                       # number of demand (read+write) misses
system.l26.demand_misses::total                   625                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          598                       # number of overall misses
system.l26.overall_misses::total                  625                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33783736                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    294826056                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      328609792                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     33552205                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     33552205                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33783736                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    328378261                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       362161997                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33783736                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    328378261                       # number of overall miss cycles
system.l26.overall_miss_latency::total      362161997                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         1118                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               1146                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          597                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              597                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         1195                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                1223                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         1195                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               1223                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.467800                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.479930                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.974026                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.500418                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.511038                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.500418                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.511038                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1251249.481481                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 563720.948375                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 597472.349091                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 447362.733333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 447362.733333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1251249.481481                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 549127.526756                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 579459.195200                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1251249.481481                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 549127.526756                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 579459.195200                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 326                       # number of writebacks
system.l26.writebacks::total                      326                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          523                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             550                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           75                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          598                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              625                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          598                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             625                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31845026                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    257257415                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    289102441                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     28163193                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     28163193                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31845026                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    285420608                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    317265634                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31845026                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    285420608                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    317265634                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.467800                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.479930                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.511038                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.511038                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1179445.407407                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 491887.982792                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 525640.801818                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 375509.240000                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 375509.240000                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1179445.407407                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 477291.986622                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 507625.014400                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1179445.407407                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 477291.986622                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 507625.014400                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           174                       # number of replacements
system.l27.tagsinuse                      4095.336665                       # Cycle average of tags in use
system.l27.total_refs                          291212                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l27.avg_refs                         68.199532                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          203.832609                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.820095                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    88.406652                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3789.277309                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.049764                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003374                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.021584                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.925117                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999838                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          448                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l27.Writeback_hits::total                  244                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          448                       # number of demand (read+write) hits
system.l27.demand_hits::total                     448                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          448                       # number of overall hits
system.l27.overall_hits::total                    448                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          159                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          160                       # number of demand (read+write) misses
system.l27.demand_misses::total                   174                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          160                       # number of overall misses
system.l27.overall_misses::total                  174                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6048449                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     77290088                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       83338537                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       385010                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       385010                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6048449                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     77675098                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        83723547                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6048449                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     77675098                       # number of overall miss cycles
system.l27.overall_miss_latency::total       83723547                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          607                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                621                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          608                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 622                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          608                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                622                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.261944                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.278583                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.263158                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.279743                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.263158                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.279743                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 486101.182390                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 481725.647399                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       385010                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       385010                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 485469.362500                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 481169.810345                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 485469.362500                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 481169.810345                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 115                       # number of writebacks
system.l27.writebacks::total                      115                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          159                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          160                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          160                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     65865097                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     70908346                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       313210                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       313210                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     66178307                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     71221556                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     66178307                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     71221556                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.261944                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.278583                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.263158                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.279743                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.263158                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.279743                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 414245.893082                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 409874.832370                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       313210                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       313210                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 413614.418750                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 409319.287356                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 413614.418750                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 409319.287356                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151656                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16797924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16797924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056834                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943166                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531258317                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531258317                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532198432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532198432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532198432                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532198432                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242031.123918                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242031.123918                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241250.422484                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241250.422484                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241250.422484                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241250.422484                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120340430                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120340430                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120532730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120532730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120532730                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120532730                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188326.181534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188326.181534                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187745.685358                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187745.685358                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187745.685358                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187745.685358                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.817957                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845325135                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704284.546371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.817957                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022144                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       140107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         140107                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       140107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          140107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       140107                       # number of overall hits
system.cpu1.icache.overall_hits::total         140107                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10023337                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10023337                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   611                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132976420                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   867                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              153375.340254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.751460                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.248540                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.690435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.309565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96389                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        81408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         81408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          196                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177797                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177797                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2228                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2228                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2228                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2228                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    532871723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    532871723                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       498414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       166138                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu1.dcache.writebacks::total              245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1617                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               541.423400                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750172947                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1359008.961957                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.689784                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.733616                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023541                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844124                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.867666                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140750                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140750                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140750                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140750                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140750                       # number of overall hits
system.cpu2.icache.overall_hits::total         140750                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.cpu2.icache.overall_misses::total           34                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19867172                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19867172                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19867172                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19867172                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19867172                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19867172                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140784                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140784                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140784                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140784                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 584328.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 584328.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 584328.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16817393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16817393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16817393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 672695.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   640                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171131232                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   896                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              190994.678571                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.973473                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.026527                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.605365                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.394635                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       201514                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         201514                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        40717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         40717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           99                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           98                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       242231                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          242231                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       242231                       # number of overall hits
system.cpu2.dcache.overall_hits::total         242231                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2201                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2216                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2216                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    527869278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    527869278                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1215831                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1215831                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    529085109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    529085109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    529085109                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    529085109                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       203715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       244447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       244447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       244447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       244447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010804                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010804                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009065                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009065                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009065                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009065                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 239831.566561                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 239831.566561                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81055.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81055.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 238756.818141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 238756.818141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 238756.818141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 238756.818141                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu2.dcache.writebacks::total               89                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1564                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1576                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1576                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          640                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    121131029                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    121131029                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    121323329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    121323329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    121323329                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    121323329                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 190158.601256                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 190158.601256                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.819028                       # Cycle average of tags in use
system.cpu3.icache.total_refs               845325002                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1704284.278226                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.819028                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022146                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794582                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139974                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139974                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139974                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139974                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139974                       # number of overall hits
system.cpu3.icache.overall_hits::total         139974                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8290364                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8290364                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8290364                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8290364                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8290364                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8290364                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139992                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139992                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139992                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139992                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 460575.777778                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 460575.777778                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 460575.777778                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 460575.777778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 460575.777778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 460575.777778                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6792849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6792849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6792849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6792849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6792849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6792849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 485203.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 485203.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               132976132                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              153729.632370                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   176.603491                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    79.396509                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.689857                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.310143                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96232                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96232                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81277                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81277                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          196                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177509                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177509                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177509                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177509                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2087                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          133                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2220                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2220                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2220                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2220                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    472564545                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    472564545                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59308219                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59308219                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    531872764                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    531872764                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    531872764                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    531872764                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98319                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98319                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179729                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179729                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179729                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179729                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021227                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021227                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001634                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001634                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012352                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012352                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012352                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012352                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 226432.460470                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 226432.460470                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 445926.458647                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 445926.458647                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239582.326126                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239582.326126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239582.326126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239582.326126                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       826104                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       275368                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu3.dcache.writebacks::total              245                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1479                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1479                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          132                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1611                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1611                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1611                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1611                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          608                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    105365283                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    105365283                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       393231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       393231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    105758514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    105758514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    105758514                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    105758514                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003388                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003388                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003388                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003388                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 173298.162829                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 173298.162829                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       393231                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       393231                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 173659.300493                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 173659.300493                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 173659.300493                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 173659.300493                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.836600                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868084443                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520287.991243                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.790877                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.045723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042934                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868663                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911597                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       136485                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         136485                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       136485                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          136485                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       136485                       # number of overall hits
system.cpu4.icache.overall_hits::total         136485                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33657848                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33657848                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       136530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       136530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       136530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       136530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   932                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332274391                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              279692.248316                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.351891                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.648109                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.415437                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.584563                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       348265                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         348265                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       190086                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        190086                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           94                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       538351                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          538351                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       538351                       # number of overall hits
system.cpu4.dcache.overall_hits::total         538351                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3334                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3344                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3344                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3344                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3344                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    821744288                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    821744288                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    822463253                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    822463253                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    822463253                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    822463253                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 246473.991602                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 246473.991602                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 245951.929725                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 245951.929725                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 245951.929725                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 245951.929725                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu4.dcache.writebacks::total              244                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2412                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2412                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          932                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    216549078                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    216549078                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    216751568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    216751568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    216751568                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    216751568                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233099.115178                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233099.115178                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232566.060086                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232566.060086                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232566.060086                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232566.060086                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               491.131822                       # Cycle average of tags in use
system.cpu5.icache.total_refs               844473606                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1682218.338645                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    16.131822                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.025852                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.787070                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       142834                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         142834                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       142834                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          142834                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       142834                       # number of overall hits
system.cpu5.icache.overall_hits::total         142834                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     31397650                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     31397650                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     31397650                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     31397650                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     31397650                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     31397650                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       142870                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       142870                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       142870                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       142870                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       142870                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       142870                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000252                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000252                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 872156.944444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 872156.944444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 872156.944444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 872156.944444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 872156.944444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 872156.944444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     27009081                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     27009081                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     27009081                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     27009081                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     27009081                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     27009081                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1000336.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1000336.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1000336.333333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   503                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               127664104                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              168200.400527                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   155.302081                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   100.697919                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.606649                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.393351                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        97062                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          97062                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        80934                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         80934                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          197                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          196                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       177996                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          177996                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       177996                       # number of overall hits
system.cpu5.dcache.overall_hits::total         177996                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1592                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           14                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1606                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1606                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    343875638                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    343875638                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1163305                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1163305                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    345038943                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    345038943                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    345038943                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    345038943                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        98654                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        98654                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        80948                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        80948                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       179602                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       179602                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       179602                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       179602                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.016137                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016137                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000173                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008942                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008942                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008942                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008942                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 216002.285176                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 216002.285176                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83093.214286                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83093.214286                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 214843.675592                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 214843.675592                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 214843.675592                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 214843.675592                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu5.dcache.writebacks::total              129                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1092                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1103                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1103                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          500                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          503                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          503                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     82831821                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     82831821                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     83024121                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     83024121                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     83024121                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     83024121                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.005068                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005068                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002801                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002801                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002801                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002801                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 165663.642000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 165663.642000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 165057.894632                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 165057.894632                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 165057.894632                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 165057.894632                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.668951                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849083870                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1639158.050193                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.668951                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042739                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.827995                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123422                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123422                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123422                       # number of overall hits
system.cpu6.icache.overall_hits::total         123422                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43843552                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43843552                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43843552                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43843552                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43843552                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43843552                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1069354.926829                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1069354.926829                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1069354.926829                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1069354.926829                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1069354.926829                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1069354.926829                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34074668                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34074668                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34074668                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34074668                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34074668                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34074668                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1216952.428571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1216952.428571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1216952.428571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1216952.428571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1216952.428571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1216952.428571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1195                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141308962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1451                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              97387.292901                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   199.139800                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    56.860200                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.777890                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.222110                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        93637                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          93637                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75405                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75405                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          153                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       169042                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          169042                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       169042                       # number of overall hits
system.cpu6.dcache.overall_hits::total         169042                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2763                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          614                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3377                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3377                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3377                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3377                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    896330877                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    896330877                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    284774812                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    284774812                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1181105689                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1181105689                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1181105689                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1181105689                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 324404.950054                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 324404.950054                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 463802.625407                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 463802.625407                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 349749.981937                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 349749.981937                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 349749.981937                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 349749.981937                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu6.dcache.writebacks::total              597                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2182                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2182                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1195                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1195                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    339153031                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    339153031                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     34302905                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     34302905                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    373455936                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    373455936                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    373455936                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    373455936                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 303356.915027                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 303356.915027                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 445492.272727                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 445492.272727                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 312515.427615                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 312515.427615                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 312515.427615                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 312515.427615                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.819289                       # Cycle average of tags in use
system.cpu7.icache.total_refs               845324778                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1704283.826613                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.819289                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022146                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794582                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139750                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139750                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139750                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139750                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139750                       # number of overall hits
system.cpu7.icache.overall_hits::total         139750                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7689093                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7689093                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7689093                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7689093                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7689093                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7689093                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139768                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139768                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139768                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139768                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 427171.833333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 427171.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 427171.833333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6165290                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6165290                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6165290                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 440377.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   608                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               132975767                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   864                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              153907.137731                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   176.368072                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    79.631928                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.688938                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.311062                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96040                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96040                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        81104                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         81104                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          196                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       177144                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          177144                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       177144                       # number of overall hits
system.cpu7.dcache.overall_hits::total         177144                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2083                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2083                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          133                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2216                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2216                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    496528293                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    496528293                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     69483798                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69483798                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    566012091                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    566012091                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    566012091                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    566012091                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        98123                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        98123                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        81237                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        81237                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179360                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179360                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179360                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179360                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021228                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021228                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001637                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001637                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012355                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012355                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012355                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012355                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 238371.720115                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 238371.720115                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 522434.571429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 522434.571429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 255420.618682                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 255420.618682                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 255420.618682                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 255420.618682                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1138794                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       379598                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu7.dcache.writebacks::total              244                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1476                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          132                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1608                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1608                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          607                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          608                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          608                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    107928437                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    107928437                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       393310                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       393310                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    108321747                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    108321747                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    108321747                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    108321747                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 177806.321252                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 177806.321252                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       393310                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       393310                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 178160.768092                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 178160.768092                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 178160.768092                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 178160.768092                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
