#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000255cb410bf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000255cb4b5300_0 .net "PC", 31 0, v00000255cb4340e0_0;  1 drivers
v00000255cb4b5e40_0 .var "clk", 0 0;
v00000255cb4b5940_0 .net "clkout", 0 0, L_00000255cb4ba810;  1 drivers
v00000255cb4b5b20_0 .net "cycles_consumed", 31 0, v00000255cb4b53a0_0;  1 drivers
v00000255cb4b5d00_0 .var "rst", 0 0;
S_00000255cb3fdab0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000255cb410bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000255cb411ba0 .param/l "RType" 0 4 2, C4<000000>;
P_00000255cb411bd8 .param/l "add" 0 4 5, C4<100000>;
P_00000255cb411c10 .param/l "addi" 0 4 8, C4<001000>;
P_00000255cb411c48 .param/l "addu" 0 4 5, C4<100001>;
P_00000255cb411c80 .param/l "and_" 0 4 5, C4<100100>;
P_00000255cb411cb8 .param/l "andi" 0 4 8, C4<001100>;
P_00000255cb411cf0 .param/l "beq" 0 4 10, C4<000100>;
P_00000255cb411d28 .param/l "bne" 0 4 10, C4<000101>;
P_00000255cb411d60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000255cb411d98 .param/l "j" 0 4 12, C4<000010>;
P_00000255cb411dd0 .param/l "jal" 0 4 12, C4<000011>;
P_00000255cb411e08 .param/l "jr" 0 4 6, C4<001000>;
P_00000255cb411e40 .param/l "lw" 0 4 8, C4<100011>;
P_00000255cb411e78 .param/l "nor_" 0 4 5, C4<100111>;
P_00000255cb411eb0 .param/l "or_" 0 4 5, C4<100101>;
P_00000255cb411ee8 .param/l "ori" 0 4 8, C4<001101>;
P_00000255cb411f20 .param/l "sgt" 0 4 6, C4<101011>;
P_00000255cb411f58 .param/l "sll" 0 4 6, C4<000000>;
P_00000255cb411f90 .param/l "slt" 0 4 5, C4<101010>;
P_00000255cb411fc8 .param/l "slti" 0 4 8, C4<101010>;
P_00000255cb412000 .param/l "srl" 0 4 6, C4<000010>;
P_00000255cb412038 .param/l "sub" 0 4 5, C4<100010>;
P_00000255cb412070 .param/l "subu" 0 4 5, C4<100011>;
P_00000255cb4120a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000255cb4120e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000255cb412118 .param/l "xori" 0 4 8, C4<001110>;
L_00000255cb4ba1f0 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4ba880 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4b9fc0 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4badc0 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4ba730 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4ba6c0 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4bac70 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4ba7a0 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4ba810 .functor OR 1, v00000255cb4b5e40_0, v00000255cb407370_0, C4<0>, C4<0>;
L_00000255cb4ba2d0 .functor OR 1, L_00000255cb5133b0, L_00000255cb514e90, C4<0>, C4<0>;
L_00000255cb4ba340 .functor AND 1, L_00000255cb513130, L_00000255cb514df0, C4<1>, C4<1>;
L_00000255cb4ba8f0 .functor NOT 1, v00000255cb4b5d00_0, C4<0>, C4<0>, C4<0>;
L_00000255cb4ba180 .functor OR 1, L_00000255cb514030, L_00000255cb5147b0, C4<0>, C4<0>;
L_00000255cb4ba260 .functor OR 1, L_00000255cb4ba180, L_00000255cb514c10, C4<0>, C4<0>;
L_00000255cb4ba030 .functor OR 1, L_00000255cb5142b0, L_00000255cb5143f0, C4<0>, C4<0>;
L_00000255cb4ba490 .functor AND 1, L_00000255cb513bd0, L_00000255cb4ba030, C4<1>, C4<1>;
L_00000255cb4bab20 .functor OR 1, L_00000255cb516180, L_00000255cb5162c0, C4<0>, C4<0>;
L_00000255cb4bab90 .functor AND 1, L_00000255cb516220, L_00000255cb4bab20, C4<1>, C4<1>;
L_00000255cb4baab0 .functor NOT 1, L_00000255cb4ba810, C4<0>, C4<0>, C4<0>;
v00000255cb432240_0 .net "ALUOp", 3 0, v00000255cb407230_0;  1 drivers
v00000255cb432420_0 .net "ALUResult", 31 0, v00000255cb4327e0_0;  1 drivers
v00000255cb432600_0 .net "ALUSrc", 0 0, v00000255cb408950_0;  1 drivers
v00000255cb432b00_0 .net "ALUin2", 31 0, L_00000255cb5160e0;  1 drivers
v00000255cb43d160_0 .net "MemReadEn", 0 0, v00000255cb406dd0_0;  1 drivers
v00000255cb43dde0_0 .net "MemWriteEn", 0 0, v00000255cb406e70_0;  1 drivers
v00000255cb43c4e0_0 .net "MemtoReg", 0 0, v00000255cb4072d0_0;  1 drivers
v00000255cb43c800_0 .net "PC", 31 0, v00000255cb4340e0_0;  alias, 1 drivers
v00000255cb43d7a0_0 .net "PCPlus1", 31 0, L_00000255cb513590;  1 drivers
v00000255cb43c3a0_0 .net "PCsrc", 0 0, v00000255cb432ba0_0;  1 drivers
v00000255cb43df20_0 .net "RegDst", 0 0, v00000255cb407b90_0;  1 drivers
v00000255cb43ce40_0 .net "RegWriteEn", 0 0, v00000255cb4070f0_0;  1 drivers
v00000255cb43c760_0 .net "WriteRegister", 4 0, L_00000255cb512ff0;  1 drivers
v00000255cb43c620_0 .net *"_ivl_0", 0 0, L_00000255cb4ba1f0;  1 drivers
L_00000255cb4bafd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000255cb43d840_0 .net/2u *"_ivl_10", 4 0, L_00000255cb4bafd0;  1 drivers
L_00000255cb4bb3c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43cc60_0 .net *"_ivl_101", 15 0, L_00000255cb4bb3c0;  1 drivers
v00000255cb43d8e0_0 .net *"_ivl_102", 31 0, L_00000255cb514710;  1 drivers
L_00000255cb4bb408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43c300_0 .net *"_ivl_105", 25 0, L_00000255cb4bb408;  1 drivers
L_00000255cb4bb450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43c440_0 .net/2u *"_ivl_106", 31 0, L_00000255cb4bb450;  1 drivers
v00000255cb43c8a0_0 .net *"_ivl_108", 0 0, L_00000255cb513130;  1 drivers
L_00000255cb4bb498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000255cb43e060_0 .net/2u *"_ivl_110", 5 0, L_00000255cb4bb498;  1 drivers
v00000255cb43cee0_0 .net *"_ivl_112", 0 0, L_00000255cb514df0;  1 drivers
v00000255cb43d200_0 .net *"_ivl_115", 0 0, L_00000255cb4ba340;  1 drivers
v00000255cb43e100_0 .net *"_ivl_116", 47 0, L_00000255cb514850;  1 drivers
L_00000255cb4bb4e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43dac0_0 .net *"_ivl_119", 15 0, L_00000255cb4bb4e0;  1 drivers
L_00000255cb4bb018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000255cb43d3e0_0 .net/2u *"_ivl_12", 5 0, L_00000255cb4bb018;  1 drivers
v00000255cb43db60_0 .net *"_ivl_120", 47 0, L_00000255cb514990;  1 drivers
L_00000255cb4bb528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43d980_0 .net *"_ivl_123", 15 0, L_00000255cb4bb528;  1 drivers
v00000255cb43c940_0 .net *"_ivl_125", 0 0, L_00000255cb513a90;  1 drivers
v00000255cb43da20_0 .net *"_ivl_126", 31 0, L_00000255cb5134f0;  1 drivers
v00000255cb43c580_0 .net *"_ivl_128", 47 0, L_00000255cb514d50;  1 drivers
v00000255cb43c6c0_0 .net *"_ivl_130", 47 0, L_00000255cb513630;  1 drivers
v00000255cb43c260_0 .net *"_ivl_132", 47 0, L_00000255cb514210;  1 drivers
v00000255cb43c9e0_0 .net *"_ivl_134", 47 0, L_00000255cb5138b0;  1 drivers
v00000255cb43ca80_0 .net *"_ivl_14", 0 0, L_00000255cb4b3fa0;  1 drivers
v00000255cb43cb20_0 .net *"_ivl_140", 0 0, L_00000255cb4ba8f0;  1 drivers
L_00000255cb4bb5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43d2a0_0 .net/2u *"_ivl_142", 31 0, L_00000255cb4bb5b8;  1 drivers
L_00000255cb4bb690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000255cb43d480_0 .net/2u *"_ivl_146", 5 0, L_00000255cb4bb690;  1 drivers
v00000255cb43cbc0_0 .net *"_ivl_148", 0 0, L_00000255cb514030;  1 drivers
L_00000255cb4bb6d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000255cb43dc00_0 .net/2u *"_ivl_150", 5 0, L_00000255cb4bb6d8;  1 drivers
v00000255cb43cd00_0 .net *"_ivl_152", 0 0, L_00000255cb5147b0;  1 drivers
v00000255cb43de80_0 .net *"_ivl_155", 0 0, L_00000255cb4ba180;  1 drivers
L_00000255cb4bb720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000255cb43cf80_0 .net/2u *"_ivl_156", 5 0, L_00000255cb4bb720;  1 drivers
v00000255cb43dca0_0 .net *"_ivl_158", 0 0, L_00000255cb514c10;  1 drivers
L_00000255cb4bb060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000255cb43cda0_0 .net/2u *"_ivl_16", 4 0, L_00000255cb4bb060;  1 drivers
v00000255cb43d700_0 .net *"_ivl_161", 0 0, L_00000255cb4ba260;  1 drivers
L_00000255cb4bb768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43dd40_0 .net/2u *"_ivl_162", 15 0, L_00000255cb4bb768;  1 drivers
v00000255cb43d020_0 .net *"_ivl_164", 31 0, L_00000255cb5140d0;  1 drivers
v00000255cb43d0c0_0 .net *"_ivl_167", 0 0, L_00000255cb514ad0;  1 drivers
v00000255cb43d340_0 .net *"_ivl_168", 15 0, L_00000255cb5139f0;  1 drivers
v00000255cb43dfc0_0 .net *"_ivl_170", 31 0, L_00000255cb513770;  1 drivers
v00000255cb43d520_0 .net *"_ivl_174", 31 0, L_00000255cb514cb0;  1 drivers
L_00000255cb4bb7b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43d5c0_0 .net *"_ivl_177", 25 0, L_00000255cb4bb7b0;  1 drivers
L_00000255cb4bb7f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb43d660_0 .net/2u *"_ivl_178", 31 0, L_00000255cb4bb7f8;  1 drivers
v00000255cb4b2030_0 .net *"_ivl_180", 0 0, L_00000255cb513bd0;  1 drivers
L_00000255cb4bb840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2990_0 .net/2u *"_ivl_182", 5 0, L_00000255cb4bb840;  1 drivers
v00000255cb4b2d50_0 .net *"_ivl_184", 0 0, L_00000255cb5142b0;  1 drivers
L_00000255cb4bb888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000255cb4b39d0_0 .net/2u *"_ivl_186", 5 0, L_00000255cb4bb888;  1 drivers
v00000255cb4b2a30_0 .net *"_ivl_188", 0 0, L_00000255cb5143f0;  1 drivers
v00000255cb4b28f0_0 .net *"_ivl_19", 4 0, L_00000255cb4b4540;  1 drivers
v00000255cb4b3570_0 .net *"_ivl_191", 0 0, L_00000255cb4ba030;  1 drivers
v00000255cb4b23f0_0 .net *"_ivl_193", 0 0, L_00000255cb4ba490;  1 drivers
L_00000255cb4bb8d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2ad0_0 .net/2u *"_ivl_194", 5 0, L_00000255cb4bb8d0;  1 drivers
v00000255cb4b2490_0 .net *"_ivl_196", 0 0, L_00000255cb515280;  1 drivers
L_00000255cb4bb918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000255cb4b3750_0 .net/2u *"_ivl_198", 31 0, L_00000255cb4bb918;  1 drivers
L_00000255cb4baf88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b27b0_0 .net/2u *"_ivl_2", 5 0, L_00000255cb4baf88;  1 drivers
v00000255cb4b2e90_0 .net *"_ivl_20", 4 0, L_00000255cb4b40e0;  1 drivers
v00000255cb4b2c10_0 .net *"_ivl_200", 31 0, L_00000255cb5167c0;  1 drivers
v00000255cb4b25d0_0 .net *"_ivl_204", 31 0, L_00000255cb5153c0;  1 drivers
L_00000255cb4bb960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2b70_0 .net *"_ivl_207", 25 0, L_00000255cb4bb960;  1 drivers
L_00000255cb4bb9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2cb0_0 .net/2u *"_ivl_208", 31 0, L_00000255cb4bb9a8;  1 drivers
v00000255cb4b3c50_0 .net *"_ivl_210", 0 0, L_00000255cb516220;  1 drivers
L_00000255cb4bb9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2df0_0 .net/2u *"_ivl_212", 5 0, L_00000255cb4bb9f0;  1 drivers
v00000255cb4b2530_0 .net *"_ivl_214", 0 0, L_00000255cb516180;  1 drivers
L_00000255cb4bba38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000255cb4b34d0_0 .net/2u *"_ivl_216", 5 0, L_00000255cb4bba38;  1 drivers
v00000255cb4b2f30_0 .net *"_ivl_218", 0 0, L_00000255cb5162c0;  1 drivers
v00000255cb4b2670_0 .net *"_ivl_221", 0 0, L_00000255cb4bab20;  1 drivers
v00000255cb4b3d90_0 .net *"_ivl_223", 0 0, L_00000255cb4bab90;  1 drivers
L_00000255cb4bba80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2fd0_0 .net/2u *"_ivl_224", 5 0, L_00000255cb4bba80;  1 drivers
v00000255cb4b3070_0 .net *"_ivl_226", 0 0, L_00000255cb515be0;  1 drivers
v00000255cb4b3e30_0 .net *"_ivl_228", 31 0, L_00000255cb5155a0;  1 drivers
v00000255cb4b37f0_0 .net *"_ivl_24", 0 0, L_00000255cb4b9fc0;  1 drivers
L_00000255cb4bb0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b3110_0 .net/2u *"_ivl_26", 4 0, L_00000255cb4bb0a8;  1 drivers
v00000255cb4b3890_0 .net *"_ivl_29", 4 0, L_00000255cb4b4680;  1 drivers
v00000255cb4b3610_0 .net *"_ivl_32", 0 0, L_00000255cb4badc0;  1 drivers
L_00000255cb4bb0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2710_0 .net/2u *"_ivl_34", 4 0, L_00000255cb4bb0f0;  1 drivers
v00000255cb4b3930_0 .net *"_ivl_37", 4 0, L_00000255cb4b4720;  1 drivers
v00000255cb4b2170_0 .net *"_ivl_40", 0 0, L_00000255cb4ba730;  1 drivers
L_00000255cb4bb138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b20d0_0 .net/2u *"_ivl_42", 15 0, L_00000255cb4bb138;  1 drivers
v00000255cb4b1f90_0 .net *"_ivl_45", 15 0, L_00000255cb513d10;  1 drivers
v00000255cb4b3bb0_0 .net *"_ivl_48", 0 0, L_00000255cb4ba6c0;  1 drivers
v00000255cb4b3a70_0 .net *"_ivl_5", 5 0, L_00000255cb4b47c0;  1 drivers
L_00000255cb4bb180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b3b10_0 .net/2u *"_ivl_50", 36 0, L_00000255cb4bb180;  1 drivers
L_00000255cb4bb1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b31b0_0 .net/2u *"_ivl_52", 31 0, L_00000255cb4bb1c8;  1 drivers
v00000255cb4b2850_0 .net *"_ivl_55", 4 0, L_00000255cb514530;  1 drivers
v00000255cb4b3250_0 .net *"_ivl_56", 36 0, L_00000255cb513db0;  1 drivers
v00000255cb4b2210_0 .net *"_ivl_58", 36 0, L_00000255cb513450;  1 drivers
v00000255cb4b32f0_0 .net *"_ivl_62", 0 0, L_00000255cb4bac70;  1 drivers
L_00000255cb4bb210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b3cf0_0 .net/2u *"_ivl_64", 5 0, L_00000255cb4bb210;  1 drivers
v00000255cb4b22b0_0 .net *"_ivl_67", 5 0, L_00000255cb513e50;  1 drivers
v00000255cb4b3390_0 .net *"_ivl_70", 0 0, L_00000255cb4ba7a0;  1 drivers
L_00000255cb4bb258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b3430_0 .net/2u *"_ivl_72", 57 0, L_00000255cb4bb258;  1 drivers
L_00000255cb4bb2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4b2350_0 .net/2u *"_ivl_74", 31 0, L_00000255cb4bb2a0;  1 drivers
v00000255cb4b36b0_0 .net *"_ivl_77", 25 0, L_00000255cb513810;  1 drivers
v00000255cb4b45e0_0 .net *"_ivl_78", 57 0, L_00000255cb513f90;  1 drivers
v00000255cb4b58a0_0 .net *"_ivl_8", 0 0, L_00000255cb4ba880;  1 drivers
v00000255cb4b44a0_0 .net *"_ivl_80", 57 0, L_00000255cb514350;  1 drivers
L_00000255cb4bb2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000255cb4b5c60_0 .net/2u *"_ivl_84", 31 0, L_00000255cb4bb2e8;  1 drivers
L_00000255cb4bb330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000255cb4b5bc0_0 .net/2u *"_ivl_88", 5 0, L_00000255cb4bb330;  1 drivers
v00000255cb4b4040_0 .net *"_ivl_90", 0 0, L_00000255cb5133b0;  1 drivers
L_00000255cb4bb378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000255cb4b49a0_0 .net/2u *"_ivl_92", 5 0, L_00000255cb4bb378;  1 drivers
v00000255cb4b4d60_0 .net *"_ivl_94", 0 0, L_00000255cb514e90;  1 drivers
v00000255cb4b59e0_0 .net *"_ivl_97", 0 0, L_00000255cb4ba2d0;  1 drivers
v00000255cb4b56c0_0 .net *"_ivl_98", 47 0, L_00000255cb5145d0;  1 drivers
v00000255cb4b4900_0 .net "adderResult", 31 0, L_00000255cb513b30;  1 drivers
v00000255cb4b5580_0 .net "address", 31 0, L_00000255cb514670;  1 drivers
v00000255cb4b4400_0 .net "clk", 0 0, L_00000255cb4ba810;  alias, 1 drivers
v00000255cb4b53a0_0 .var "cycles_consumed", 31 0;
v00000255cb4b4220_0 .net "extImm", 31 0, L_00000255cb514b70;  1 drivers
v00000255cb4b4c20_0 .net "funct", 5 0, L_00000255cb513270;  1 drivers
v00000255cb4b4a40_0 .net "hlt", 0 0, v00000255cb407370_0;  1 drivers
v00000255cb4b4e00_0 .net "imm", 15 0, L_00000255cb513090;  1 drivers
v00000255cb4b4cc0_0 .net "immediate", 31 0, L_00000255cb515dc0;  1 drivers
v00000255cb4b5760_0 .net "input_clk", 0 0, v00000255cb4b5e40_0;  1 drivers
v00000255cb4b4ae0_0 .net "instruction", 31 0, L_00000255cb5148f0;  1 drivers
v00000255cb4b4b80_0 .net "memoryReadData", 31 0, v00000255cb433780_0;  1 drivers
v00000255cb4b5080_0 .net "nextPC", 31 0, L_00000255cb513ef0;  1 drivers
v00000255cb4b4ea0_0 .net "opcode", 5 0, L_00000255cb4b5da0;  1 drivers
v00000255cb4b54e0_0 .net "rd", 4 0, L_00000255cb4b42c0;  1 drivers
v00000255cb4b4f40_0 .net "readData1", 31 0, L_00000255cb4ba3b0;  1 drivers
v00000255cb4b4fe0_0 .net "readData1_w", 31 0, L_00000255cb516680;  1 drivers
v00000255cb4b5120_0 .net "readData2", 31 0, L_00000255cb4ba5e0;  1 drivers
v00000255cb4b5a80_0 .net "rs", 4 0, L_00000255cb4b4360;  1 drivers
v00000255cb4b51c0_0 .net "rst", 0 0, v00000255cb4b5d00_0;  1 drivers
v00000255cb4b5800_0 .net "rt", 4 0, L_00000255cb4b4860;  1 drivers
v00000255cb4b5260_0 .net "shamt", 31 0, L_00000255cb514170;  1 drivers
v00000255cb4b5620_0 .net "wire_instruction", 31 0, L_00000255cb4baea0;  1 drivers
v00000255cb4b4180_0 .net "writeData", 31 0, L_00000255cb516900;  1 drivers
v00000255cb4b5440_0 .net "zero", 0 0, L_00000255cb515f00;  1 drivers
L_00000255cb4b47c0 .part L_00000255cb5148f0, 26, 6;
L_00000255cb4b5da0 .functor MUXZ 6, L_00000255cb4b47c0, L_00000255cb4baf88, L_00000255cb4ba1f0, C4<>;
L_00000255cb4b3fa0 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb018;
L_00000255cb4b4540 .part L_00000255cb5148f0, 11, 5;
L_00000255cb4b40e0 .functor MUXZ 5, L_00000255cb4b4540, L_00000255cb4bb060, L_00000255cb4b3fa0, C4<>;
L_00000255cb4b42c0 .functor MUXZ 5, L_00000255cb4b40e0, L_00000255cb4bafd0, L_00000255cb4ba880, C4<>;
L_00000255cb4b4680 .part L_00000255cb5148f0, 21, 5;
L_00000255cb4b4360 .functor MUXZ 5, L_00000255cb4b4680, L_00000255cb4bb0a8, L_00000255cb4b9fc0, C4<>;
L_00000255cb4b4720 .part L_00000255cb5148f0, 16, 5;
L_00000255cb4b4860 .functor MUXZ 5, L_00000255cb4b4720, L_00000255cb4bb0f0, L_00000255cb4badc0, C4<>;
L_00000255cb513d10 .part L_00000255cb5148f0, 0, 16;
L_00000255cb513090 .functor MUXZ 16, L_00000255cb513d10, L_00000255cb4bb138, L_00000255cb4ba730, C4<>;
L_00000255cb514530 .part L_00000255cb5148f0, 6, 5;
L_00000255cb513db0 .concat [ 5 32 0 0], L_00000255cb514530, L_00000255cb4bb1c8;
L_00000255cb513450 .functor MUXZ 37, L_00000255cb513db0, L_00000255cb4bb180, L_00000255cb4ba6c0, C4<>;
L_00000255cb514170 .part L_00000255cb513450, 0, 32;
L_00000255cb513e50 .part L_00000255cb5148f0, 0, 6;
L_00000255cb513270 .functor MUXZ 6, L_00000255cb513e50, L_00000255cb4bb210, L_00000255cb4bac70, C4<>;
L_00000255cb513810 .part L_00000255cb5148f0, 0, 26;
L_00000255cb513f90 .concat [ 26 32 0 0], L_00000255cb513810, L_00000255cb4bb2a0;
L_00000255cb514350 .functor MUXZ 58, L_00000255cb513f90, L_00000255cb4bb258, L_00000255cb4ba7a0, C4<>;
L_00000255cb514670 .part L_00000255cb514350, 0, 32;
L_00000255cb513590 .arith/sum 32, v00000255cb4340e0_0, L_00000255cb4bb2e8;
L_00000255cb5133b0 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb330;
L_00000255cb514e90 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb378;
L_00000255cb5145d0 .concat [ 32 16 0 0], L_00000255cb514670, L_00000255cb4bb3c0;
L_00000255cb514710 .concat [ 6 26 0 0], L_00000255cb4b5da0, L_00000255cb4bb408;
L_00000255cb513130 .cmp/eq 32, L_00000255cb514710, L_00000255cb4bb450;
L_00000255cb514df0 .cmp/eq 6, L_00000255cb513270, L_00000255cb4bb498;
L_00000255cb514850 .concat [ 32 16 0 0], L_00000255cb4ba3b0, L_00000255cb4bb4e0;
L_00000255cb514990 .concat [ 32 16 0 0], v00000255cb4340e0_0, L_00000255cb4bb528;
L_00000255cb513a90 .part L_00000255cb513090, 15, 1;
LS_00000255cb5134f0_0_0 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_4 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_8 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_12 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_16 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_20 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_24 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_0_28 .concat [ 1 1 1 1], L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90, L_00000255cb513a90;
LS_00000255cb5134f0_1_0 .concat [ 4 4 4 4], LS_00000255cb5134f0_0_0, LS_00000255cb5134f0_0_4, LS_00000255cb5134f0_0_8, LS_00000255cb5134f0_0_12;
LS_00000255cb5134f0_1_4 .concat [ 4 4 4 4], LS_00000255cb5134f0_0_16, LS_00000255cb5134f0_0_20, LS_00000255cb5134f0_0_24, LS_00000255cb5134f0_0_28;
L_00000255cb5134f0 .concat [ 16 16 0 0], LS_00000255cb5134f0_1_0, LS_00000255cb5134f0_1_4;
L_00000255cb514d50 .concat [ 16 32 0 0], L_00000255cb513090, L_00000255cb5134f0;
L_00000255cb513630 .arith/sum 48, L_00000255cb514990, L_00000255cb514d50;
L_00000255cb514210 .functor MUXZ 48, L_00000255cb513630, L_00000255cb514850, L_00000255cb4ba340, C4<>;
L_00000255cb5138b0 .functor MUXZ 48, L_00000255cb514210, L_00000255cb5145d0, L_00000255cb4ba2d0, C4<>;
L_00000255cb513b30 .part L_00000255cb5138b0, 0, 32;
L_00000255cb513ef0 .functor MUXZ 32, L_00000255cb513590, L_00000255cb513b30, v00000255cb432ba0_0, C4<>;
L_00000255cb5148f0 .functor MUXZ 32, L_00000255cb4baea0, L_00000255cb4bb5b8, L_00000255cb4ba8f0, C4<>;
L_00000255cb514030 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb690;
L_00000255cb5147b0 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb6d8;
L_00000255cb514c10 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb720;
L_00000255cb5140d0 .concat [ 16 16 0 0], L_00000255cb513090, L_00000255cb4bb768;
L_00000255cb514ad0 .part L_00000255cb513090, 15, 1;
LS_00000255cb5139f0_0_0 .concat [ 1 1 1 1], L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0;
LS_00000255cb5139f0_0_4 .concat [ 1 1 1 1], L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0;
LS_00000255cb5139f0_0_8 .concat [ 1 1 1 1], L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0;
LS_00000255cb5139f0_0_12 .concat [ 1 1 1 1], L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0, L_00000255cb514ad0;
L_00000255cb5139f0 .concat [ 4 4 4 4], LS_00000255cb5139f0_0_0, LS_00000255cb5139f0_0_4, LS_00000255cb5139f0_0_8, LS_00000255cb5139f0_0_12;
L_00000255cb513770 .concat [ 16 16 0 0], L_00000255cb513090, L_00000255cb5139f0;
L_00000255cb514b70 .functor MUXZ 32, L_00000255cb513770, L_00000255cb5140d0, L_00000255cb4ba260, C4<>;
L_00000255cb514cb0 .concat [ 6 26 0 0], L_00000255cb4b5da0, L_00000255cb4bb7b0;
L_00000255cb513bd0 .cmp/eq 32, L_00000255cb514cb0, L_00000255cb4bb7f8;
L_00000255cb5142b0 .cmp/eq 6, L_00000255cb513270, L_00000255cb4bb840;
L_00000255cb5143f0 .cmp/eq 6, L_00000255cb513270, L_00000255cb4bb888;
L_00000255cb515280 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bb8d0;
L_00000255cb5167c0 .functor MUXZ 32, L_00000255cb514b70, L_00000255cb4bb918, L_00000255cb515280, C4<>;
L_00000255cb515dc0 .functor MUXZ 32, L_00000255cb5167c0, L_00000255cb514170, L_00000255cb4ba490, C4<>;
L_00000255cb5153c0 .concat [ 6 26 0 0], L_00000255cb4b5da0, L_00000255cb4bb960;
L_00000255cb516220 .cmp/eq 32, L_00000255cb5153c0, L_00000255cb4bb9a8;
L_00000255cb516180 .cmp/eq 6, L_00000255cb513270, L_00000255cb4bb9f0;
L_00000255cb5162c0 .cmp/eq 6, L_00000255cb513270, L_00000255cb4bba38;
L_00000255cb515be0 .cmp/eq 6, L_00000255cb4b5da0, L_00000255cb4bba80;
L_00000255cb5155a0 .functor MUXZ 32, L_00000255cb4ba3b0, v00000255cb4340e0_0, L_00000255cb515be0, C4<>;
L_00000255cb516680 .functor MUXZ 32, L_00000255cb5155a0, L_00000255cb4ba5e0, L_00000255cb4bab90, C4<>;
S_00000255cb410f10 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000255cb3f57c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000255cb4bad50 .functor NOT 1, v00000255cb408950_0, C4<0>, C4<0>, C4<0>;
v00000255cb408270_0 .net *"_ivl_0", 0 0, L_00000255cb4bad50;  1 drivers
v00000255cb407410_0 .net "in1", 31 0, L_00000255cb4ba5e0;  alias, 1 drivers
v00000255cb407910_0 .net "in2", 31 0, L_00000255cb515dc0;  alias, 1 drivers
v00000255cb406bf0_0 .net "out", 31 0, L_00000255cb5160e0;  alias, 1 drivers
v00000255cb406d30_0 .net "s", 0 0, v00000255cb408950_0;  alias, 1 drivers
L_00000255cb5160e0 .functor MUXZ 32, L_00000255cb515dc0, L_00000255cb4ba5e0, L_00000255cb4bad50, C4<>;
S_00000255cb4110a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000255cb4b0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000255cb4b00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000255cb4b0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000255cb4b0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000255cb4b0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000255cb4b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000255cb4b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000255cb4b0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000255cb4b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000255cb4b0288 .param/l "j" 0 4 12, C4<000010>;
P_00000255cb4b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000255cb4b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000255cb4b0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000255cb4b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000255cb4b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000255cb4b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000255cb4b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000255cb4b0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000255cb4b0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000255cb4b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000255cb4b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000255cb4b0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000255cb4b0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000255cb4b0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000255cb4b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000255cb4b0608 .param/l "xori" 0 4 8, C4<001110>;
v00000255cb407230_0 .var "ALUOp", 3 0;
v00000255cb408950_0 .var "ALUSrc", 0 0;
v00000255cb406dd0_0 .var "MemReadEn", 0 0;
v00000255cb406e70_0 .var "MemWriteEn", 0 0;
v00000255cb4072d0_0 .var "MemtoReg", 0 0;
v00000255cb407b90_0 .var "RegDst", 0 0;
v00000255cb4070f0_0 .var "RegWriteEn", 0 0;
v00000255cb4089f0_0 .net "funct", 5 0, L_00000255cb513270;  alias, 1 drivers
v00000255cb407370_0 .var "hlt", 0 0;
v00000255cb407e10_0 .net "opcode", 5 0, L_00000255cb4b5da0;  alias, 1 drivers
v00000255cb406f10_0 .net "rst", 0 0, v00000255cb4b5d00_0;  alias, 1 drivers
E_00000255cb3f5880 .event anyedge, v00000255cb406f10_0, v00000255cb407e10_0, v00000255cb4089f0_0;
S_00000255cb3a6120 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000255cb3f5900 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000255cb4baea0 .functor BUFZ 32, L_00000255cb513950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000255cb4074b0_0 .net "Data_Out", 31 0, L_00000255cb4baea0;  alias, 1 drivers
v00000255cb407cd0 .array "InstMem", 0 1023, 31 0;
v00000255cb408590_0 .net *"_ivl_0", 31 0, L_00000255cb513950;  1 drivers
v00000255cb407eb0_0 .net *"_ivl_3", 9 0, L_00000255cb513c70;  1 drivers
v00000255cb407f50_0 .net *"_ivl_4", 11 0, L_00000255cb5131d0;  1 drivers
L_00000255cb4bb570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000255cb407ff0_0 .net *"_ivl_7", 1 0, L_00000255cb4bb570;  1 drivers
v00000255cb408310_0 .net "addr", 31 0, v00000255cb4340e0_0;  alias, 1 drivers
v00000255cb408090_0 .var/i "i", 31 0;
L_00000255cb513950 .array/port v00000255cb407cd0, L_00000255cb5131d0;
L_00000255cb513c70 .part v00000255cb4340e0_0, 0, 10;
L_00000255cb5131d0 .concat [ 10 2 0 0], L_00000255cb513c70, L_00000255cb4bb570;
S_00000255cb3a62b0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000255cb4ba3b0 .functor BUFZ 32, L_00000255cb513310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000255cb4ba5e0 .functor BUFZ 32, L_00000255cb5136d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000255cb408450_0 .net *"_ivl_0", 31 0, L_00000255cb513310;  1 drivers
v00000255cb4084f0_0 .net *"_ivl_10", 6 0, L_00000255cb514a30;  1 drivers
L_00000255cb4bb648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000255cb408630_0 .net *"_ivl_13", 1 0, L_00000255cb4bb648;  1 drivers
v00000255cb3e5430_0 .net *"_ivl_2", 6 0, L_00000255cb514490;  1 drivers
L_00000255cb4bb600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000255cb3e5570_0 .net *"_ivl_5", 1 0, L_00000255cb4bb600;  1 drivers
v00000255cb4324c0_0 .net *"_ivl_8", 31 0, L_00000255cb5136d0;  1 drivers
v00000255cb4330a0_0 .net "clk", 0 0, L_00000255cb4ba810;  alias, 1 drivers
v00000255cb432ec0_0 .var/i "i", 31 0;
v00000255cb432880_0 .net "readData1", 31 0, L_00000255cb4ba3b0;  alias, 1 drivers
v00000255cb432380_0 .net "readData2", 31 0, L_00000255cb4ba5e0;  alias, 1 drivers
v00000255cb4331e0_0 .net "readRegister1", 4 0, L_00000255cb4b4360;  alias, 1 drivers
v00000255cb432f60_0 .net "readRegister2", 4 0, L_00000255cb4b4860;  alias, 1 drivers
v00000255cb432ce0 .array "registers", 31 0, 31 0;
v00000255cb432920_0 .net "rst", 0 0, v00000255cb4b5d00_0;  alias, 1 drivers
v00000255cb4329c0_0 .net "we", 0 0, v00000255cb4070f0_0;  alias, 1 drivers
v00000255cb433280_0 .net "writeData", 31 0, L_00000255cb516900;  alias, 1 drivers
v00000255cb432c40_0 .net "writeRegister", 4 0, L_00000255cb512ff0;  alias, 1 drivers
E_00000255cb3f5b80/0 .event negedge, v00000255cb406f10_0;
E_00000255cb3f5b80/1 .event posedge, v00000255cb4330a0_0;
E_00000255cb3f5b80 .event/or E_00000255cb3f5b80/0, E_00000255cb3f5b80/1;
L_00000255cb513310 .array/port v00000255cb432ce0, L_00000255cb514490;
L_00000255cb514490 .concat [ 5 2 0 0], L_00000255cb4b4360, L_00000255cb4bb600;
L_00000255cb5136d0 .array/port v00000255cb432ce0, L_00000255cb514a30;
L_00000255cb514a30 .concat [ 5 2 0 0], L_00000255cb4b4860, L_00000255cb4bb648;
S_00000255cb4769a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000255cb3a62b0;
 .timescale 0 0;
v00000255cb4083b0_0 .var/i "i", 31 0;
S_00000255cb476b30 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000255cb3f6480 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000255cb4ba960 .functor NOT 1, v00000255cb407b90_0, C4<0>, C4<0>, C4<0>;
v00000255cb433000_0 .net *"_ivl_0", 0 0, L_00000255cb4ba960;  1 drivers
v00000255cb4326a0_0 .net "in1", 4 0, L_00000255cb4b4860;  alias, 1 drivers
v00000255cb433b40_0 .net "in2", 4 0, L_00000255cb4b42c0;  alias, 1 drivers
v00000255cb433320_0 .net "out", 4 0, L_00000255cb512ff0;  alias, 1 drivers
v00000255cb433be0_0 .net "s", 0 0, v00000255cb407b90_0;  alias, 1 drivers
L_00000255cb512ff0 .functor MUXZ 5, L_00000255cb4b42c0, L_00000255cb4b4860, L_00000255cb4ba960, C4<>;
S_00000255cb3a47d0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000255cb3f6b80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000255cb4ba420 .functor NOT 1, v00000255cb4072d0_0, C4<0>, C4<0>, C4<0>;
v00000255cb433960_0 .net *"_ivl_0", 0 0, L_00000255cb4ba420;  1 drivers
v00000255cb432e20_0 .net "in1", 31 0, v00000255cb4327e0_0;  alias, 1 drivers
v00000255cb433dc0_0 .net "in2", 31 0, v00000255cb433780_0;  alias, 1 drivers
v00000255cb4336e0_0 .net "out", 31 0, L_00000255cb516900;  alias, 1 drivers
v00000255cb4335a0_0 .net "s", 0 0, v00000255cb4072d0_0;  alias, 1 drivers
L_00000255cb516900 .functor MUXZ 32, v00000255cb433780_0, v00000255cb4327e0_0, L_00000255cb4ba420, C4<>;
S_00000255cb3a4960 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000255cb38e8f0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000255cb38e928 .param/l "AND" 0 9 12, C4<0010>;
P_00000255cb38e960 .param/l "NOR" 0 9 12, C4<0101>;
P_00000255cb38e998 .param/l "OR" 0 9 12, C4<0011>;
P_00000255cb38e9d0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000255cb38ea08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000255cb38ea40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000255cb38ea78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000255cb38eab0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000255cb38eae8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000255cb38eb20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000255cb38eb58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000255cb4bbac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000255cb4322e0_0 .net/2u *"_ivl_0", 31 0, L_00000255cb4bbac8;  1 drivers
v00000255cb434040_0 .net "opSel", 3 0, v00000255cb407230_0;  alias, 1 drivers
v00000255cb432740_0 .net "operand1", 31 0, L_00000255cb516680;  alias, 1 drivers
v00000255cb4338c0_0 .net "operand2", 31 0, L_00000255cb5160e0;  alias, 1 drivers
v00000255cb4327e0_0 .var "result", 31 0;
v00000255cb433c80_0 .net "zero", 0 0, L_00000255cb515f00;  alias, 1 drivers
E_00000255cb3f6640 .event anyedge, v00000255cb407230_0, v00000255cb432740_0, v00000255cb406bf0_0;
L_00000255cb515f00 .cmp/eq 32, v00000255cb4327e0_0, L_00000255cb4bbac8;
S_00000255cb38eba0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000255cb4b1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000255cb4b1698 .param/l "add" 0 4 5, C4<100000>;
P_00000255cb4b16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000255cb4b1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000255cb4b1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000255cb4b1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000255cb4b17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000255cb4b17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000255cb4b1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000255cb4b1858 .param/l "j" 0 4 12, C4<000010>;
P_00000255cb4b1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000255cb4b18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000255cb4b1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000255cb4b1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000255cb4b1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000255cb4b19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000255cb4b19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000255cb4b1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000255cb4b1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000255cb4b1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000255cb4b1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000255cb4b1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000255cb4b1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000255cb4b1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000255cb4b1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000255cb4b1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000255cb432ba0_0 .var "PCsrc", 0 0;
v00000255cb433820_0 .net "funct", 5 0, L_00000255cb513270;  alias, 1 drivers
v00000255cb432d80_0 .net "opcode", 5 0, L_00000255cb4b5da0;  alias, 1 drivers
v00000255cb432560_0 .net "operand1", 31 0, L_00000255cb4ba3b0;  alias, 1 drivers
v00000255cb433140_0 .net "operand2", 31 0, L_00000255cb5160e0;  alias, 1 drivers
v00000255cb4333c0_0 .net "rst", 0 0, v00000255cb4b5d00_0;  alias, 1 drivers
E_00000255cb3f6840/0 .event anyedge, v00000255cb406f10_0, v00000255cb407e10_0, v00000255cb432880_0, v00000255cb406bf0_0;
E_00000255cb3f6840/1 .event anyedge, v00000255cb4089f0_0;
E_00000255cb3f6840 .event/or E_00000255cb3f6840/0, E_00000255cb3f6840/1;
S_00000255cb4b1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000255cb433460 .array "DataMem", 0 1023, 31 0;
v00000255cb433500_0 .net "address", 31 0, v00000255cb4327e0_0;  alias, 1 drivers
v00000255cb432a60_0 .net "clock", 0 0, L_00000255cb4baab0;  1 drivers
v00000255cb433640_0 .net "data", 31 0, L_00000255cb4ba5e0;  alias, 1 drivers
v00000255cb433a00_0 .var/i "i", 31 0;
v00000255cb433780_0 .var "q", 31 0;
v00000255cb433d20_0 .net "rden", 0 0, v00000255cb406dd0_0;  alias, 1 drivers
v00000255cb433aa0_0 .net "wren", 0 0, v00000255cb406e70_0;  alias, 1 drivers
E_00000255cb3f64c0 .event posedge, v00000255cb432a60_0;
S_00000255cb4b1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000255cb3fdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000255cb3f6340 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000255cb433e60_0 .net "PCin", 31 0, L_00000255cb513ef0;  alias, 1 drivers
v00000255cb4340e0_0 .var "PCout", 31 0;
v00000255cb433f00_0 .net "clk", 0 0, L_00000255cb4ba810;  alias, 1 drivers
v00000255cb433fa0_0 .net "rst", 0 0, v00000255cb4b5d00_0;  alias, 1 drivers
    .scope S_00000255cb38eba0;
T_0 ;
    %wait E_00000255cb3f6840;
    %load/vec4 v00000255cb4333c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255cb432ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000255cb432d80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000255cb432560_0;
    %load/vec4 v00000255cb433140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000255cb432d80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000255cb432560_0;
    %load/vec4 v00000255cb433140_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000255cb432d80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000255cb432d80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000255cb432d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000255cb433820_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000255cb432ba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000255cb4b1db0;
T_1 ;
    %wait E_00000255cb3f5b80;
    %load/vec4 v00000255cb433fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000255cb4340e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000255cb433e60_0;
    %assign/vec4 v00000255cb4340e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000255cb3a6120;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255cb408090_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000255cb408090_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000255cb408090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %load/vec4 v00000255cb408090_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255cb408090_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb407cd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000255cb4110a0;
T_3 ;
    %wait E_00000255cb3f5880;
    %load/vec4 v00000255cb406f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000255cb407370_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255cb406e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255cb4072d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000255cb406dd0_0, 0;
    %assign/vec4 v00000255cb407b90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000255cb407370_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000255cb407230_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000255cb408950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000255cb4070f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000255cb406e70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000255cb4072d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000255cb406dd0_0, 0, 1;
    %store/vec4 v00000255cb407b90_0, 0, 1;
    %load/vec4 v00000255cb407e10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb407370_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb407b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %load/vec4 v00000255cb4089f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb407b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000255cb407b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb406dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4070f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb4072d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb406e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000255cb408950_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000255cb407230_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000255cb3a62b0;
T_4 ;
    %wait E_00000255cb3f5b80;
    %fork t_1, S_00000255cb4769a0;
    %jmp t_0;
    .scope S_00000255cb4769a0;
t_1 ;
    %load/vec4 v00000255cb432920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255cb4083b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000255cb4083b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000255cb4083b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb432ce0, 0, 4;
    %load/vec4 v00000255cb4083b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255cb4083b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000255cb4329c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000255cb433280_0;
    %load/vec4 v00000255cb432c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb432ce0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb432ce0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000255cb3a62b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000255cb3a62b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255cb432ec0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000255cb432ec0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000255cb432ec0_0;
    %ix/getv/s 4, v00000255cb432ec0_0;
    %load/vec4a v00000255cb432ce0, 4;
    %ix/getv/s 4, v00000255cb432ec0_0;
    %load/vec4a v00000255cb432ce0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000255cb432ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255cb432ec0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000255cb3a4960;
T_6 ;
    %wait E_00000255cb3f6640;
    %load/vec4 v00000255cb434040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %add;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %sub;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %and;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %or;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %xor;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %or;
    %inv;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000255cb432740_0;
    %load/vec4 v00000255cb4338c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000255cb4338c0_0;
    %load/vec4 v00000255cb432740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000255cb432740_0;
    %ix/getv 4, v00000255cb4338c0_0;
    %shiftl 4;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000255cb432740_0;
    %ix/getv 4, v00000255cb4338c0_0;
    %shiftr 4;
    %assign/vec4 v00000255cb4327e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000255cb4b1c20;
T_7 ;
    %wait E_00000255cb3f64c0;
    %load/vec4 v00000255cb433d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000255cb433500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000255cb433460, 4;
    %assign/vec4 v00000255cb433780_0, 0;
T_7.0 ;
    %load/vec4 v00000255cb433aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000255cb433640_0;
    %ix/getv 3, v00000255cb433500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb433460, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000255cb4b1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255cb433a00_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000255cb433a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000255cb433a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000255cb433460, 0, 4;
    %load/vec4 v00000255cb433a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255cb433a00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000255cb4b1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000255cb433a00_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000255cb433a00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000255cb433a00_0;
    %load/vec4a v00000255cb433460, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000255cb433a00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000255cb433a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000255cb433a00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000255cb3fdab0;
T_10 ;
    %wait E_00000255cb3f5b80;
    %load/vec4 v00000255cb4b51c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000255cb4b53a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000255cb4b53a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000255cb4b53a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000255cb410bf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255cb4b5e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255cb4b5d00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000255cb410bf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000255cb4b5e40_0;
    %inv;
    %assign/vec4 v00000255cb4b5e40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000255cb410bf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255cb4b5d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255cb4b5d00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000255cb4b5b20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
