
Lab4_advaced.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003030  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800313c  0800313c  0001313c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003160  08003160  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08003160  08003160  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003160  08003160  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003160  08003160  00013160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08003168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20000094  080031fc  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080031fc  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6c0  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002632  00000000  00000000  0002f77d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00031db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000988  00000000  00000000  00032850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191ae  00000000  00000000  000331d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e1ea  00000000  00000000  0004c386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008785f  00000000  00000000  0005a570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e1dcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bd0  00000000  00000000  000e1e24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000094 	.word	0x20000094
 8000128:	00000000 	.word	0x00000000
 800012c:	08003124 	.word	0x08003124

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000098 	.word	0x20000098
 8000148:	08003124 	.word	0x08003124

0800014c <automaticRun>:
 *      Author: ADMIN
 */

#include "FSM_automatic.h"
#include "time_set.h"
void automaticRun(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(status){
 8000150:	4ba1      	ldr	r3, [pc, #644]	; (80003d8 <automaticRun+0x28c>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b03      	cmp	r3, #3
 8000158:	f200 8138 	bhi.w	80003cc <automaticRun+0x280>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <automaticRun+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000175 	.word	0x08000175
 8000168:	080001ef 	.word	0x080001ef
 800016c:	08000347 	.word	0x08000347
 8000170:	080002c9 	.word	0x080002c9
	case INIT:
		if(1){
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port , LED_RED1_Pin, GPIO_PIN_SET);
 8000174:	2201      	movs	r2, #1
 8000176:	2108      	movs	r1, #8
 8000178:	4898      	ldr	r0, [pc, #608]	; (80003dc <automaticRun+0x290>)
 800017a:	f001 fee4 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port , LED_YELLOW1_Pin, GPIO_PIN_RESET);
 800017e:	2200      	movs	r2, #0
 8000180:	2120      	movs	r1, #32
 8000182:	4896      	ldr	r0, [pc, #600]	; (80003dc <automaticRun+0x290>)
 8000184:	f001 fedf 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port , LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000188:	2200      	movs	r2, #0
 800018a:	2110      	movs	r1, #16
 800018c:	4893      	ldr	r0, [pc, #588]	; (80003dc <automaticRun+0x290>)
 800018e:	f001 feda 	bl	8001f46 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED2_GPIO_Port , LED_RED2_Pin, GPIO_PIN_RESET);
 8000192:	2200      	movs	r2, #0
 8000194:	2140      	movs	r1, #64	; 0x40
 8000196:	4891      	ldr	r0, [pc, #580]	; (80003dc <automaticRun+0x290>)
 8000198:	f001 fed5 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port , LED_YELLOW2_Pin, GPIO_PIN_RESET);
 800019c:	2200      	movs	r2, #0
 800019e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001a2:	488e      	ldr	r0, [pc, #568]	; (80003dc <automaticRun+0x290>)
 80001a4:	f001 fecf 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port , LED_GREEN2_Pin, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2180      	movs	r1, #128	; 0x80
 80001ac:	488b      	ldr	r0, [pc, #556]	; (80003dc <automaticRun+0x290>)
 80001ae:	f001 feca 	bl	8001f46 <HAL_GPIO_WritePin>
			status = AUTO_RED;
 80001b2:	4b89      	ldr	r3, [pc, #548]	; (80003d8 <automaticRun+0x28c>)
 80001b4:	2202      	movs	r2, #2
 80001b6:	601a      	str	r2, [r3, #0]
			button_flag[0] = 0;
 80001b8:	4b89      	ldr	r3, [pc, #548]	; (80003e0 <automaticRun+0x294>)
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
			button_flag[1] = 0;
 80001be:	4b88      	ldr	r3, [pc, #544]	; (80003e0 <automaticRun+0x294>)
 80001c0:	2200      	movs	r2, #0
 80001c2:	605a      	str	r2, [r3, #4]
			button_flag[2] = 0;
 80001c4:	4b86      	ldr	r3, [pc, #536]	; (80003e0 <automaticRun+0x294>)
 80001c6:	2200      	movs	r2, #0
 80001c8:	609a      	str	r2, [r3, #8]
			setTimer(1, timer_dura[1]);
 80001ca:	4b86      	ldr	r3, [pc, #536]	; (80003e4 <automaticRun+0x298>)
 80001cc:	685b      	ldr	r3, [r3, #4]
 80001ce:	4619      	mov	r1, r3
 80001d0:	2001      	movs	r0, #1
 80001d2:	f001 fb45 	bl	8001860 <setTimer>

			counter0 = redDura;
 80001d6:	4b84      	ldr	r3, [pc, #528]	; (80003e8 <automaticRun+0x29c>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	4a84      	ldr	r2, [pc, #528]	; (80003ec <automaticRun+0x2a0>)
 80001dc:	6013      	str	r3, [r2, #0]
			counter1 = greenDura;
 80001de:	4b84      	ldr	r3, [pc, #528]	; (80003f0 <automaticRun+0x2a4>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a84      	ldr	r2, [pc, #528]	; (80003f4 <automaticRun+0x2a8>)
 80001e4:	6013      	str	r3, [r2, #0]
			countdownEnable = ENABLE;
 80001e6:	4b84      	ldr	r3, [pc, #528]	; (80003f8 <automaticRun+0x2ac>)
 80001e8:	2201      	movs	r2, #1
 80001ea:	601a      	str	r2, [r3, #0]
	}
	break;
 80001ec:	e10b      	b.n	8000406 <automaticRun+0x2ba>
	case AUTO_RED:
		if(counter0 == yellowDura) {
 80001ee:	4b7f      	ldr	r3, [pc, #508]	; (80003ec <automaticRun+0x2a0>)
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	4b82      	ldr	r3, [pc, #520]	; (80003fc <automaticRun+0x2b0>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d122      	bne.n	8000240 <automaticRun+0xf4>
			HAL_GPIO_WritePin(LED_RED2_GPIO_Port , LED_RED2_Pin, GPIO_PIN_RESET);
 80001fa:	2200      	movs	r2, #0
 80001fc:	2140      	movs	r1, #64	; 0x40
 80001fe:	4877      	ldr	r0, [pc, #476]	; (80003dc <automaticRun+0x290>)
 8000200:	f001 fea1 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port , LED_YELLOW2_Pin, GPIO_PIN_SET);
 8000204:	2201      	movs	r2, #1
 8000206:	f44f 7180 	mov.w	r1, #256	; 0x100
 800020a:	4874      	ldr	r0, [pc, #464]	; (80003dc <automaticRun+0x290>)
 800020c:	f001 fe9b 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port , LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	2180      	movs	r1, #128	; 0x80
 8000214:	4871      	ldr	r0, [pc, #452]	; (80003dc <automaticRun+0x290>)
 8000216:	f001 fe96 	bl	8001f46 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port , LED_RED1_Pin, GPIO_PIN_SET);
 800021a:	2201      	movs	r2, #1
 800021c:	2108      	movs	r1, #8
 800021e:	486f      	ldr	r0, [pc, #444]	; (80003dc <automaticRun+0x290>)
 8000220:	f001 fe91 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port , LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000224:	2200      	movs	r2, #0
 8000226:	2120      	movs	r1, #32
 8000228:	486c      	ldr	r0, [pc, #432]	; (80003dc <automaticRun+0x290>)
 800022a:	f001 fe8c 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port , LED_GREEN1_Pin, GPIO_PIN_RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	2110      	movs	r1, #16
 8000232:	486a      	ldr	r0, [pc, #424]	; (80003dc <automaticRun+0x290>)
 8000234:	f001 fe87 	bl	8001f46 <HAL_GPIO_WritePin>
			counter1 = yellowDura;
 8000238:	4b70      	ldr	r3, [pc, #448]	; (80003fc <automaticRun+0x2b0>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a6d      	ldr	r2, [pc, #436]	; (80003f4 <automaticRun+0x2a8>)
 800023e:	6013      	str	r3, [r2, #0]
		}
		if(counter0 == 0) {
 8000240:	4b6a      	ldr	r3, [pc, #424]	; (80003ec <automaticRun+0x2a0>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d129      	bne.n	800029c <automaticRun+0x150>
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port , LED_RED1_Pin, GPIO_PIN_RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2108      	movs	r1, #8
 800024c:	4863      	ldr	r0, [pc, #396]	; (80003dc <automaticRun+0x290>)
 800024e:	f001 fe7a 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port , LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000252:	2200      	movs	r2, #0
 8000254:	2120      	movs	r1, #32
 8000256:	4861      	ldr	r0, [pc, #388]	; (80003dc <automaticRun+0x290>)
 8000258:	f001 fe75 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port , LED_GREEN1_Pin, GPIO_PIN_SET);
 800025c:	2201      	movs	r2, #1
 800025e:	2110      	movs	r1, #16
 8000260:	485e      	ldr	r0, [pc, #376]	; (80003dc <automaticRun+0x290>)
 8000262:	f001 fe70 	bl	8001f46 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED2_GPIO_Port , LED_RED2_Pin, GPIO_PIN_SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2140      	movs	r1, #64	; 0x40
 800026a:	485c      	ldr	r0, [pc, #368]	; (80003dc <automaticRun+0x290>)
 800026c:	f001 fe6b 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port , LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000276:	4859      	ldr	r0, [pc, #356]	; (80003dc <automaticRun+0x290>)
 8000278:	f001 fe65 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port , LED_GREEN2_Pin, GPIO_PIN_RESET);
 800027c:	2200      	movs	r2, #0
 800027e:	2180      	movs	r1, #128	; 0x80
 8000280:	4856      	ldr	r0, [pc, #344]	; (80003dc <automaticRun+0x290>)
 8000282:	f001 fe60 	bl	8001f46 <HAL_GPIO_WritePin>

			counter0 = greenDura;
 8000286:	4b5a      	ldr	r3, [pc, #360]	; (80003f0 <automaticRun+0x2a4>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a58      	ldr	r2, [pc, #352]	; (80003ec <automaticRun+0x2a0>)
 800028c:	6013      	str	r3, [r2, #0]
			counter1 = redDura;
 800028e:	4b56      	ldr	r3, [pc, #344]	; (80003e8 <automaticRun+0x29c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a58      	ldr	r2, [pc, #352]	; (80003f4 <automaticRun+0x2a8>)
 8000294:	6013      	str	r3, [r2, #0]
			status = AUTO_GREEN;
 8000296:	4b50      	ldr	r3, [pc, #320]	; (80003d8 <automaticRun+0x28c>)
 8000298:	2204      	movs	r2, #4
 800029a:	601a      	str	r2, [r3, #0]
		}
		if(isButtonPressed(1) == 1){
 800029c:	2001      	movs	r0, #1
 800029e:	f000 fc59 	bl	8000b54 <isButtonPressed>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b01      	cmp	r3, #1
 80002a6:	f040 8093 	bne.w	80003d0 <automaticRun+0x284>
			status = MAN_INIT;
 80002aa:	4b4b      	ldr	r3, [pc, #300]	; (80003d8 <automaticRun+0x28c>)
 80002ac:	220b      	movs	r2, #11
 80002ae:	601a      	str	r2, [r3, #0]
			countdown_save[0] = counter0;
 80002b0:	4b4e      	ldr	r3, [pc, #312]	; (80003ec <automaticRun+0x2a0>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a52      	ldr	r2, [pc, #328]	; (8000400 <automaticRun+0x2b4>)
 80002b6:	6013      	str	r3, [r2, #0]
			countdown_save[1] = counter1;
 80002b8:	4b4e      	ldr	r3, [pc, #312]	; (80003f4 <automaticRun+0x2a8>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a50      	ldr	r2, [pc, #320]	; (8000400 <automaticRun+0x2b4>)
 80002be:	6053      	str	r3, [r2, #4]
			countdownEnable = DISABLE;//DISABLE COUTDOWN
 80002c0:	4b4d      	ldr	r3, [pc, #308]	; (80003f8 <automaticRun+0x2ac>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
		}
		break;
 80002c6:	e083      	b.n	80003d0 <automaticRun+0x284>
	case AUTO_GREEN:
		if(counter0 == 0) {
 80002c8:	4b48      	ldr	r3, [pc, #288]	; (80003ec <automaticRun+0x2a0>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d125      	bne.n	800031c <automaticRun+0x1d0>
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port , LED_RED1_Pin, GPIO_PIN_RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	2108      	movs	r1, #8
 80002d4:	4841      	ldr	r0, [pc, #260]	; (80003dc <automaticRun+0x290>)
 80002d6:	f001 fe36 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port , LED_YELLOW1_Pin, GPIO_PIN_SET);
 80002da:	2201      	movs	r2, #1
 80002dc:	2120      	movs	r1, #32
 80002de:	483f      	ldr	r0, [pc, #252]	; (80003dc <automaticRun+0x290>)
 80002e0:	f001 fe31 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port , LED_GREEN1_Pin, GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	2110      	movs	r1, #16
 80002e8:	483c      	ldr	r0, [pc, #240]	; (80003dc <automaticRun+0x290>)
 80002ea:	f001 fe2c 	bl	8001f46 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED2_GPIO_Port , LED_RED2_Pin, GPIO_PIN_SET);
 80002ee:	2201      	movs	r2, #1
 80002f0:	2140      	movs	r1, #64	; 0x40
 80002f2:	483a      	ldr	r0, [pc, #232]	; (80003dc <automaticRun+0x290>)
 80002f4:	f001 fe27 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port , LED_YELLOW2_Pin, GPIO_PIN_RESET);
 80002f8:	2200      	movs	r2, #0
 80002fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002fe:	4837      	ldr	r0, [pc, #220]	; (80003dc <automaticRun+0x290>)
 8000300:	f001 fe21 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port , LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000304:	2200      	movs	r2, #0
 8000306:	2180      	movs	r1, #128	; 0x80
 8000308:	4834      	ldr	r0, [pc, #208]	; (80003dc <automaticRun+0x290>)
 800030a:	f001 fe1c 	bl	8001f46 <HAL_GPIO_WritePin>
			counter0 = yellowDura;
 800030e:	4b3b      	ldr	r3, [pc, #236]	; (80003fc <automaticRun+0x2b0>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a36      	ldr	r2, [pc, #216]	; (80003ec <automaticRun+0x2a0>)
 8000314:	6013      	str	r3, [r2, #0]
			status = AUTO_AMBER;
 8000316:	4b30      	ldr	r3, [pc, #192]	; (80003d8 <automaticRun+0x28c>)
 8000318:	2203      	movs	r2, #3
 800031a:	601a      	str	r2, [r3, #0]
		}
		if(isButtonPressed(1) == 1){
 800031c:	2001      	movs	r0, #1
 800031e:	f000 fc19 	bl	8000b54 <isButtonPressed>
 8000322:	4603      	mov	r3, r0
 8000324:	2b01      	cmp	r3, #1
 8000326:	d155      	bne.n	80003d4 <automaticRun+0x288>
			status = MAN_INIT;
 8000328:	4b2b      	ldr	r3, [pc, #172]	; (80003d8 <automaticRun+0x28c>)
 800032a:	220b      	movs	r2, #11
 800032c:	601a      	str	r2, [r3, #0]
			countdown_save[0] = counter0;
 800032e:	4b2f      	ldr	r3, [pc, #188]	; (80003ec <automaticRun+0x2a0>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a33      	ldr	r2, [pc, #204]	; (8000400 <automaticRun+0x2b4>)
 8000334:	6013      	str	r3, [r2, #0]
			countdown_save[1] = counter1;
 8000336:	4b2f      	ldr	r3, [pc, #188]	; (80003f4 <automaticRun+0x2a8>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	4a31      	ldr	r2, [pc, #196]	; (8000400 <automaticRun+0x2b4>)
 800033c:	6053      	str	r3, [r2, #4]
			countdownEnable = DISABLE;
 800033e:	4b2e      	ldr	r3, [pc, #184]	; (80003f8 <automaticRun+0x2ac>)
 8000340:	2200      	movs	r2, #0
 8000342:	601a      	str	r2, [r3, #0]
		}
		break;
 8000344:	e046      	b.n	80003d4 <automaticRun+0x288>
	case AUTO_AMBER:
		if(counter0 == 0) {
 8000346:	4b29      	ldr	r3, [pc, #164]	; (80003ec <automaticRun+0x2a0>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d129      	bne.n	80003a2 <automaticRun+0x256>
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port , LED_RED1_Pin, GPIO_PIN_SET);
 800034e:	2201      	movs	r2, #1
 8000350:	2108      	movs	r1, #8
 8000352:	4822      	ldr	r0, [pc, #136]	; (80003dc <automaticRun+0x290>)
 8000354:	f001 fdf7 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port , LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	2120      	movs	r1, #32
 800035c:	481f      	ldr	r0, [pc, #124]	; (80003dc <automaticRun+0x290>)
 800035e:	f001 fdf2 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port , LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000362:	2200      	movs	r2, #0
 8000364:	2110      	movs	r1, #16
 8000366:	481d      	ldr	r0, [pc, #116]	; (80003dc <automaticRun+0x290>)
 8000368:	f001 fded 	bl	8001f46 <HAL_GPIO_WritePin>


			HAL_GPIO_WritePin(LED_RED2_GPIO_Port , LED_RED2_Pin, GPIO_PIN_RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	2140      	movs	r1, #64	; 0x40
 8000370:	481a      	ldr	r0, [pc, #104]	; (80003dc <automaticRun+0x290>)
 8000372:	f001 fde8 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port , LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	f44f 7180 	mov.w	r1, #256	; 0x100
 800037c:	4817      	ldr	r0, [pc, #92]	; (80003dc <automaticRun+0x290>)
 800037e:	f001 fde2 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port , LED_GREEN2_Pin, GPIO_PIN_SET);
 8000382:	2201      	movs	r2, #1
 8000384:	2180      	movs	r1, #128	; 0x80
 8000386:	4815      	ldr	r0, [pc, #84]	; (80003dc <automaticRun+0x290>)
 8000388:	f001 fddd 	bl	8001f46 <HAL_GPIO_WritePin>

			counter0 = redDura;
 800038c:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <automaticRun+0x29c>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a16      	ldr	r2, [pc, #88]	; (80003ec <automaticRun+0x2a0>)
 8000392:	6013      	str	r3, [r2, #0]
			counter1 = greenDura;
 8000394:	4b16      	ldr	r3, [pc, #88]	; (80003f0 <automaticRun+0x2a4>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a16      	ldr	r2, [pc, #88]	; (80003f4 <automaticRun+0x2a8>)
 800039a:	6013      	str	r3, [r2, #0]
			status = AUTO_RED;
 800039c:	4b0e      	ldr	r3, [pc, #56]	; (80003d8 <automaticRun+0x28c>)
 800039e:	2202      	movs	r2, #2
 80003a0:	601a      	str	r2, [r3, #0]

		}
		if(isButtonPressed(1) == 1){
 80003a2:	2001      	movs	r0, #1
 80003a4:	f000 fbd6 	bl	8000b54 <isButtonPressed>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b01      	cmp	r3, #1
 80003ac:	d12a      	bne.n	8000404 <automaticRun+0x2b8>
			status = MAN_INIT;
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <automaticRun+0x28c>)
 80003b0:	220b      	movs	r2, #11
 80003b2:	601a      	str	r2, [r3, #0]
			countdown_save[0] = counter0;
 80003b4:	4b0d      	ldr	r3, [pc, #52]	; (80003ec <automaticRun+0x2a0>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a11      	ldr	r2, [pc, #68]	; (8000400 <automaticRun+0x2b4>)
 80003ba:	6013      	str	r3, [r2, #0]
			countdown_save[1] = counter1;
 80003bc:	4b0d      	ldr	r3, [pc, #52]	; (80003f4 <automaticRun+0x2a8>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a0f      	ldr	r2, [pc, #60]	; (8000400 <automaticRun+0x2b4>)
 80003c2:	6053      	str	r3, [r2, #4]
			countdownEnable = DISABLE;
 80003c4:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <automaticRun+0x2ac>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
		}
		break;
 80003ca:	e01b      	b.n	8000404 <automaticRun+0x2b8>
	default:
		break;
 80003cc:	bf00      	nop
 80003ce:	e01a      	b.n	8000406 <automaticRun+0x2ba>
		break;
 80003d0:	bf00      	nop
 80003d2:	e018      	b.n	8000406 <automaticRun+0x2ba>
		break;
 80003d4:	bf00      	nop
 80003d6:	e016      	b.n	8000406 <automaticRun+0x2ba>
 80003d8:	200000c0 	.word	0x200000c0
 80003dc:	40010800 	.word	0x40010800
 80003e0:	200000f8 	.word	0x200000f8
 80003e4:	20000014 	.word	0x20000014
 80003e8:	20000000 	.word	0x20000000
 80003ec:	200000c8 	.word	0x200000c8
 80003f0:	20000004 	.word	0x20000004
 80003f4:	200000cc 	.word	0x200000cc
 80003f8:	2000000c 	.word	0x2000000c
 80003fc:	20000008 	.word	0x20000008
 8000400:	20000104 	.word	0x20000104
		break;
 8000404:	bf00      	nop
	}
	if(timer_flag[1] == 1 && countdownEnable)
 8000406:	4b0d      	ldr	r3, [pc, #52]	; (800043c <automaticRun+0x2f0>)
 8000408:	685b      	ldr	r3, [r3, #4]
 800040a:	2b01      	cmp	r3, #1
 800040c:	d113      	bne.n	8000436 <automaticRun+0x2ea>
 800040e:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <automaticRun+0x2f4>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d00f      	beq.n	8000436 <automaticRun+0x2ea>
	{
		counter0 --;
 8000416:	4b0b      	ldr	r3, [pc, #44]	; (8000444 <automaticRun+0x2f8>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	3b01      	subs	r3, #1
 800041c:	4a09      	ldr	r2, [pc, #36]	; (8000444 <automaticRun+0x2f8>)
 800041e:	6013      	str	r3, [r2, #0]
		counter1 --;
 8000420:	4b09      	ldr	r3, [pc, #36]	; (8000448 <automaticRun+0x2fc>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	3b01      	subs	r3, #1
 8000426:	4a08      	ldr	r2, [pc, #32]	; (8000448 <automaticRun+0x2fc>)
 8000428:	6013      	str	r3, [r2, #0]
		setTimer(1, timer_dura[1]);
 800042a:	4b08      	ldr	r3, [pc, #32]	; (800044c <automaticRun+0x300>)
 800042c:	685b      	ldr	r3, [r3, #4]
 800042e:	4619      	mov	r1, r3
 8000430:	2001      	movs	r0, #1
 8000432:	f001 fa15 	bl	8001860 <setTimer>
	}
}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	20000168 	.word	0x20000168
 8000440:	2000000c 	.word	0x2000000c
 8000444:	200000c8 	.word	0x200000c8
 8000448:	200000cc 	.word	0x200000cc
 800044c:	20000014 	.word	0x20000014

08000450 <manual_run>:
#include "FSM_manual.h"
void init_manual(){

}

void manual_run(){
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
	switch(status){
 8000454:	4ba1      	ldr	r3, [pc, #644]	; (80006dc <manual_run+0x28c>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	3b0b      	subs	r3, #11
 800045a:	2b03      	cmp	r3, #3
 800045c:	f200 8193 	bhi.w	8000786 <manual_run+0x336>
 8000460:	a201      	add	r2, pc, #4	; (adr r2, 8000468 <manual_run+0x18>)
 8000462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000466:	bf00      	nop
 8000468:	08000479 	.word	0x08000479
 800046c:	080004bb 	.word	0x080004bb
 8000470:	08000679 	.word	0x08000679
 8000474:	080005a7 	.word	0x080005a7
	case MAN_INIT:
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port , LED_RED2_Pin, GPIO_PIN_RESET);
 8000478:	2200      	movs	r2, #0
 800047a:	2140      	movs	r1, #64	; 0x40
 800047c:	4898      	ldr	r0, [pc, #608]	; (80006e0 <manual_run+0x290>)
 800047e:	f001 fd62 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port , LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000482:	2200      	movs	r2, #0
 8000484:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000488:	4895      	ldr	r0, [pc, #596]	; (80006e0 <manual_run+0x290>)
 800048a:	f001 fd5c 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port , LED_GREEN2_Pin, GPIO_PIN_RESET);
 800048e:	2200      	movs	r2, #0
 8000490:	2180      	movs	r1, #128	; 0x80
 8000492:	4893      	ldr	r0, [pc, #588]	; (80006e0 <manual_run+0x290>)
 8000494:	f001 fd57 	bl	8001f46 <HAL_GPIO_WritePin>
		status = MAN_RED;
 8000498:	4b90      	ldr	r3, [pc, #576]	; (80006dc <manual_run+0x28c>)
 800049a:	220c      	movs	r2, #12
 800049c:	601a      	str	r2, [r3, #0]
		counter0 = redDura;
 800049e:	4b91      	ldr	r3, [pc, #580]	; (80006e4 <manual_run+0x294>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a91      	ldr	r2, [pc, #580]	; (80006e8 <manual_run+0x298>)
 80004a4:	6013      	str	r3, [r2, #0]
		counter1 = MAN_RED % 10;
 80004a6:	4b91      	ldr	r3, [pc, #580]	; (80006ec <manual_run+0x29c>)
 80004a8:	2202      	movs	r2, #2
 80004aa:	601a      	str	r2, [r3, #0]
		setTimer(2, timer_dura[2]);
 80004ac:	4b90      	ldr	r3, [pc, #576]	; (80006f0 <manual_run+0x2a0>)
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	4619      	mov	r1, r3
 80004b2:	2002      	movs	r0, #2
 80004b4:	f001 f9d4 	bl	8001860 <setTimer>
		break;
 80004b8:	e16c      	b.n	8000794 <manual_run+0x344>
	case MAN_RED:
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 80004ba:	2200      	movs	r2, #0
 80004bc:	2120      	movs	r1, #32
 80004be:	4888      	ldr	r0, [pc, #544]	; (80006e0 <manual_run+0x290>)
 80004c0:	f001 fd41 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	2110      	movs	r1, #16
 80004c8:	4885      	ldr	r0, [pc, #532]	; (80006e0 <manual_run+0x290>)
 80004ca:	f001 fd3c 	bl	8001f46 <HAL_GPIO_WritePin>
		if(isButtonPressed(1))
 80004ce:	2001      	movs	r0, #1
 80004d0:	f000 fb40 	bl	8000b54 <isButtonPressed>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d00f      	beq.n	80004fa <manual_run+0xaa>
		{
			status = MAN_GREEN;
 80004da:	4b80      	ldr	r3, [pc, #512]	; (80006dc <manual_run+0x28c>)
 80004dc:	220d      	movs	r2, #13
 80004de:	601a      	str	r2, [r3, #0]
			counter0 = greenDura;
 80004e0:	4b84      	ldr	r3, [pc, #528]	; (80006f4 <manual_run+0x2a4>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a80      	ldr	r2, [pc, #512]	; (80006e8 <manual_run+0x298>)
 80004e6:	6013      	str	r3, [r2, #0]
			counter1 = MAN_GREEN % 10;
 80004e8:	4b80      	ldr	r3, [pc, #512]	; (80006ec <manual_run+0x29c>)
 80004ea:	2203      	movs	r2, #3
 80004ec:	601a      	str	r2, [r3, #0]
			setTimer(2, timer_dura[2]);
 80004ee:	4b80      	ldr	r3, [pc, #512]	; (80006f0 <manual_run+0x2a0>)
 80004f0:	689b      	ldr	r3, [r3, #8]
 80004f2:	4619      	mov	r1, r3
 80004f4:	2002      	movs	r0, #2
 80004f6:	f001 f9b3 	bl	8001860 <setTimer>
		}
		if(isButtonPressed(2))
 80004fa:	2002      	movs	r0, #2
 80004fc:	f000 fb2a 	bl	8000b54 <isButtonPressed>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d00b      	beq.n	800051e <manual_run+0xce>
		{
			counter0 ++;
 8000506:	4b78      	ldr	r3, [pc, #480]	; (80006e8 <manual_run+0x298>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	3301      	adds	r3, #1
 800050c:	4a76      	ldr	r2, [pc, #472]	; (80006e8 <manual_run+0x298>)
 800050e:	6013      	str	r3, [r2, #0]
			setTimer(2, timer_dura[2]);
 8000510:	4b77      	ldr	r3, [pc, #476]	; (80006f0 <manual_run+0x2a0>)
 8000512:	689b      	ldr	r3, [r3, #8]
 8000514:	4619      	mov	r1, r3
 8000516:	2002      	movs	r0, #2
 8000518:	f001 f9a2 	bl	8001860 <setTimer>
 800051c:	e014      	b.n	8000548 <manual_run+0xf8>
		}
		else if(isButtonHold(2))
 800051e:	2002      	movs	r0, #2
 8000520:	f000 fb34 	bl	8000b8c <isButtonHold>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d00e      	beq.n	8000548 <manual_run+0xf8>
		{
			if(timer_flag[3] == 1){
 800052a:	4b73      	ldr	r3, [pc, #460]	; (80006f8 <manual_run+0x2a8>)
 800052c:	68db      	ldr	r3, [r3, #12]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d10a      	bne.n	8000548 <manual_run+0xf8>
				counter0 ++;
 8000532:	4b6d      	ldr	r3, [pc, #436]	; (80006e8 <manual_run+0x298>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	3301      	adds	r3, #1
 8000538:	4a6b      	ldr	r2, [pc, #428]	; (80006e8 <manual_run+0x298>)
 800053a:	6013      	str	r3, [r2, #0]
				setTimer(3, timer_dura[3]);
 800053c:	4b6c      	ldr	r3, [pc, #432]	; (80006f0 <manual_run+0x2a0>)
 800053e:	68db      	ldr	r3, [r3, #12]
 8000540:	4619      	mov	r1, r3
 8000542:	2003      	movs	r0, #3
 8000544:	f001 f98c 	bl	8001860 <setTimer>
			}
		}
		if(isButtonPressed(3)){
 8000548:	2003      	movs	r0, #3
 800054a:	f000 fb03 	bl	8000b54 <isButtonPressed>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d018      	beq.n	8000586 <manual_run+0x136>
			//ENABLE COUTDOWN FOR AUTO_TRAFFIC_LIGHT
			greenDura += counter0 - redDura;
 8000554:	4b64      	ldr	r3, [pc, #400]	; (80006e8 <manual_run+0x298>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b62      	ldr	r3, [pc, #392]	; (80006e4 <manual_run+0x294>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	1ad2      	subs	r2, r2, r3
 800055e:	4b65      	ldr	r3, [pc, #404]	; (80006f4 <manual_run+0x2a4>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4413      	add	r3, r2
 8000564:	4a63      	ldr	r2, [pc, #396]	; (80006f4 <manual_run+0x2a4>)
 8000566:	6013      	str	r3, [r2, #0]
			redDura = counter0;
 8000568:	4b5f      	ldr	r3, [pc, #380]	; (80006e8 <manual_run+0x298>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a5d      	ldr	r2, [pc, #372]	; (80006e4 <manual_run+0x294>)
 800056e:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000570:	2201      	movs	r2, #1
 8000572:	2108      	movs	r1, #8
 8000574:	485a      	ldr	r0, [pc, #360]	; (80006e0 <manual_run+0x290>)
 8000576:	f001 fce6 	bl	8001f46 <HAL_GPIO_WritePin>
			setTimer(2,timer_dura[4]);
 800057a:	4b5d      	ldr	r3, [pc, #372]	; (80006f0 <manual_run+0x2a0>)
 800057c:	691b      	ldr	r3, [r3, #16]
 800057e:	4619      	mov	r1, r3
 8000580:	2002      	movs	r0, #2
 8000582:	f001 f96d 	bl	8001860 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000586:	4b5c      	ldr	r3, [pc, #368]	; (80006f8 <manual_run+0x2a8>)
 8000588:	689b      	ldr	r3, [r3, #8]
 800058a:	2b01      	cmp	r3, #1
 800058c:	f040 80fd 	bne.w	800078a <manual_run+0x33a>
			HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 8000590:	2108      	movs	r1, #8
 8000592:	4853      	ldr	r0, [pc, #332]	; (80006e0 <manual_run+0x290>)
 8000594:	f001 fcef 	bl	8001f76 <HAL_GPIO_TogglePin>
			setTimer(2, timer_dura[2]);
 8000598:	4b55      	ldr	r3, [pc, #340]	; (80006f0 <manual_run+0x2a0>)
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	4619      	mov	r1, r3
 800059e:	2002      	movs	r0, #2
 80005a0:	f001 f95e 	bl	8001860 <setTimer>
		}

		break;
 80005a4:	e0f1      	b.n	800078a <manual_run+0x33a>
	case MAN_AMBER:
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2108      	movs	r1, #8
 80005aa:	484d      	ldr	r0, [pc, #308]	; (80006e0 <manual_run+0x290>)
 80005ac:	f001 fccb 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2110      	movs	r1, #16
 80005b4:	484a      	ldr	r0, [pc, #296]	; (80006e0 <manual_run+0x290>)
 80005b6:	f001 fcc6 	bl	8001f46 <HAL_GPIO_WritePin>
		if(isButtonPressed(1)){
 80005ba:	2001      	movs	r0, #1
 80005bc:	f000 faca 	bl	8000b54 <isButtonPressed>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d002      	beq.n	80005cc <manual_run+0x17c>
			status = INIT;
 80005c6:	4b45      	ldr	r3, [pc, #276]	; (80006dc <manual_run+0x28c>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	601a      	str	r2, [r3, #0]
		}
		if(isButtonPressed(2))
 80005cc:	2002      	movs	r0, #2
 80005ce:	f000 fac1 	bl	8000b54 <isButtonPressed>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00b      	beq.n	80005f0 <manual_run+0x1a0>
		{
			counter0 ++;
 80005d8:	4b43      	ldr	r3, [pc, #268]	; (80006e8 <manual_run+0x298>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	3301      	adds	r3, #1
 80005de:	4a42      	ldr	r2, [pc, #264]	; (80006e8 <manual_run+0x298>)
 80005e0:	6013      	str	r3, [r2, #0]
			setTimer(2, timer_dura[2]);
 80005e2:	4b43      	ldr	r3, [pc, #268]	; (80006f0 <manual_run+0x2a0>)
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	4619      	mov	r1, r3
 80005e8:	2002      	movs	r0, #2
 80005ea:	f001 f939 	bl	8001860 <setTimer>
 80005ee:	e014      	b.n	800061a <manual_run+0x1ca>
		}
		else if(isButtonHold(2))
 80005f0:	2002      	movs	r0, #2
 80005f2:	f000 facb 	bl	8000b8c <isButtonHold>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d00e      	beq.n	800061a <manual_run+0x1ca>
		{
			if(timer_flag[3] == 1){
 80005fc:	4b3e      	ldr	r3, [pc, #248]	; (80006f8 <manual_run+0x2a8>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	2b01      	cmp	r3, #1
 8000602:	d10a      	bne.n	800061a <manual_run+0x1ca>
				counter0 ++;
 8000604:	4b38      	ldr	r3, [pc, #224]	; (80006e8 <manual_run+0x298>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	3301      	adds	r3, #1
 800060a:	4a37      	ldr	r2, [pc, #220]	; (80006e8 <manual_run+0x298>)
 800060c:	6013      	str	r3, [r2, #0]
				setTimer(3, timer_dura[3]);
 800060e:	4b38      	ldr	r3, [pc, #224]	; (80006f0 <manual_run+0x2a0>)
 8000610:	68db      	ldr	r3, [r3, #12]
 8000612:	4619      	mov	r1, r3
 8000614:	2003      	movs	r0, #3
 8000616:	f001 f923 	bl	8001860 <setTimer>
			}
		}
		if(isButtonPressed(3)){
 800061a:	2003      	movs	r0, #3
 800061c:	f000 fa9a 	bl	8000b54 <isButtonPressed>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d018      	beq.n	8000658 <manual_run+0x208>
			redDura += counter0 - yellowDura;
 8000626:	4b30      	ldr	r3, [pc, #192]	; (80006e8 <manual_run+0x298>)
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	4b34      	ldr	r3, [pc, #208]	; (80006fc <manual_run+0x2ac>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	1ad2      	subs	r2, r2, r3
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <manual_run+0x294>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4413      	add	r3, r2
 8000636:	4a2b      	ldr	r2, [pc, #172]	; (80006e4 <manual_run+0x294>)
 8000638:	6013      	str	r3, [r2, #0]
			yellowDura = counter0;
 800063a:	4b2b      	ldr	r3, [pc, #172]	; (80006e8 <manual_run+0x298>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a2f      	ldr	r2, [pc, #188]	; (80006fc <manual_run+0x2ac>)
 8000640:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000642:	2201      	movs	r2, #1
 8000644:	2120      	movs	r1, #32
 8000646:	4826      	ldr	r0, [pc, #152]	; (80006e0 <manual_run+0x290>)
 8000648:	f001 fc7d 	bl	8001f46 <HAL_GPIO_WritePin>
			setTimer(2,timer_dura[4]);
 800064c:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <manual_run+0x2a0>)
 800064e:	691b      	ldr	r3, [r3, #16]
 8000650:	4619      	mov	r1, r3
 8000652:	2002      	movs	r0, #2
 8000654:	f001 f904 	bl	8001860 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000658:	4b27      	ldr	r3, [pc, #156]	; (80006f8 <manual_run+0x2a8>)
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	2b01      	cmp	r3, #1
 800065e:	f040 8096 	bne.w	800078e <manual_run+0x33e>
			HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 8000662:	2120      	movs	r1, #32
 8000664:	481e      	ldr	r0, [pc, #120]	; (80006e0 <manual_run+0x290>)
 8000666:	f001 fc86 	bl	8001f76 <HAL_GPIO_TogglePin>
			setTimer(2, timer_dura[2]);
 800066a:	4b21      	ldr	r3, [pc, #132]	; (80006f0 <manual_run+0x2a0>)
 800066c:	689b      	ldr	r3, [r3, #8]
 800066e:	4619      	mov	r1, r3
 8000670:	2002      	movs	r0, #2
 8000672:	f001 f8f5 	bl	8001860 <setTimer>
		}
		break;
 8000676:	e08a      	b.n	800078e <manual_run+0x33e>
	case MAN_GREEN:
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	2108      	movs	r1, #8
 800067c:	4818      	ldr	r0, [pc, #96]	; (80006e0 <manual_run+0x290>)
 800067e:	f001 fc62 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2120      	movs	r1, #32
 8000686:	4816      	ldr	r0, [pc, #88]	; (80006e0 <manual_run+0x290>)
 8000688:	f001 fc5d 	bl	8001f46 <HAL_GPIO_WritePin>

		if(isButtonPressed(1)){
 800068c:	2001      	movs	r0, #1
 800068e:	f000 fa61 	bl	8000b54 <isButtonPressed>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d00f      	beq.n	80006b8 <manual_run+0x268>
			status = MAN_AMBER;
 8000698:	4b10      	ldr	r3, [pc, #64]	; (80006dc <manual_run+0x28c>)
 800069a:	220e      	movs	r2, #14
 800069c:	601a      	str	r2, [r3, #0]
			counter0 = yellowDura;
 800069e:	4b17      	ldr	r3, [pc, #92]	; (80006fc <manual_run+0x2ac>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a11      	ldr	r2, [pc, #68]	; (80006e8 <manual_run+0x298>)
 80006a4:	6013      	str	r3, [r2, #0]
			counter1 = MAN_AMBER % 10;
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <manual_run+0x29c>)
 80006a8:	2204      	movs	r2, #4
 80006aa:	601a      	str	r2, [r3, #0]
			setTimer(2, timer_dura[2]);
 80006ac:	4b10      	ldr	r3, [pc, #64]	; (80006f0 <manual_run+0x2a0>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	4619      	mov	r1, r3
 80006b2:	2002      	movs	r0, #2
 80006b4:	f001 f8d4 	bl	8001860 <setTimer>
		}
		if(isButtonPressed(2))
 80006b8:	2002      	movs	r0, #2
 80006ba:	f000 fa4b 	bl	8000b54 <isButtonPressed>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d01d      	beq.n	8000700 <manual_run+0x2b0>
		{
			counter0 ++;
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <manual_run+0x298>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	3301      	adds	r3, #1
 80006ca:	4a07      	ldr	r2, [pc, #28]	; (80006e8 <manual_run+0x298>)
 80006cc:	6013      	str	r3, [r2, #0]
			setTimer(2, timer_dura[2]);
 80006ce:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <manual_run+0x2a0>)
 80006d0:	689b      	ldr	r3, [r3, #8]
 80006d2:	4619      	mov	r1, r3
 80006d4:	2002      	movs	r0, #2
 80006d6:	f001 f8c3 	bl	8001860 <setTimer>
 80006da:	e026      	b.n	800072a <manual_run+0x2da>
 80006dc:	200000c0 	.word	0x200000c0
 80006e0:	40010800 	.word	0x40010800
 80006e4:	20000000 	.word	0x20000000
 80006e8:	200000c8 	.word	0x200000c8
 80006ec:	200000cc 	.word	0x200000cc
 80006f0:	20000014 	.word	0x20000014
 80006f4:	20000004 	.word	0x20000004
 80006f8:	20000168 	.word	0x20000168
 80006fc:	20000008 	.word	0x20000008
		}
		else if(isButtonHold(2))
 8000700:	2002      	movs	r0, #2
 8000702:	f000 fa43 	bl	8000b8c <isButtonHold>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d00e      	beq.n	800072a <manual_run+0x2da>
		{
			if(timer_flag[3] == 1){
 800070c:	4b22      	ldr	r3, [pc, #136]	; (8000798 <manual_run+0x348>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d10a      	bne.n	800072a <manual_run+0x2da>
				counter0 ++;
 8000714:	4b21      	ldr	r3, [pc, #132]	; (800079c <manual_run+0x34c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	4a20      	ldr	r2, [pc, #128]	; (800079c <manual_run+0x34c>)
 800071c:	6013      	str	r3, [r2, #0]
				setTimer(3, timer_dura[3]);
 800071e:	4b20      	ldr	r3, [pc, #128]	; (80007a0 <manual_run+0x350>)
 8000720:	68db      	ldr	r3, [r3, #12]
 8000722:	4619      	mov	r1, r3
 8000724:	2003      	movs	r0, #3
 8000726:	f001 f89b 	bl	8001860 <setTimer>
			}
		}
		if(isButtonPressed(3)){
 800072a:	2003      	movs	r0, #3
 800072c:	f000 fa12 	bl	8000b54 <isButtonPressed>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d018      	beq.n	8000768 <manual_run+0x318>
			redDura += counter0 - greenDura;
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <manual_run+0x34c>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <manual_run+0x354>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	1ad2      	subs	r2, r2, r3
 8000740:	4b19      	ldr	r3, [pc, #100]	; (80007a8 <manual_run+0x358>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4413      	add	r3, r2
 8000746:	4a18      	ldr	r2, [pc, #96]	; (80007a8 <manual_run+0x358>)
 8000748:	6013      	str	r3, [r2, #0]
			greenDura = counter0;
 800074a:	4b14      	ldr	r3, [pc, #80]	; (800079c <manual_run+0x34c>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a15      	ldr	r2, [pc, #84]	; (80007a4 <manual_run+0x354>)
 8000750:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000752:	2201      	movs	r2, #1
 8000754:	2110      	movs	r1, #16
 8000756:	4815      	ldr	r0, [pc, #84]	; (80007ac <manual_run+0x35c>)
 8000758:	f001 fbf5 	bl	8001f46 <HAL_GPIO_WritePin>
			setTimer(2,timer_dura[4]);
 800075c:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <manual_run+0x350>)
 800075e:	691b      	ldr	r3, [r3, #16]
 8000760:	4619      	mov	r1, r3
 8000762:	2002      	movs	r0, #2
 8000764:	f001 f87c 	bl	8001860 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000768:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <manual_run+0x348>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d110      	bne.n	8000792 <manual_run+0x342>
			HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8000770:	2110      	movs	r1, #16
 8000772:	480e      	ldr	r0, [pc, #56]	; (80007ac <manual_run+0x35c>)
 8000774:	f001 fbff 	bl	8001f76 <HAL_GPIO_TogglePin>
			setTimer(2, timer_dura[2]);
 8000778:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <manual_run+0x350>)
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	4619      	mov	r1, r3
 800077e:	2002      	movs	r0, #2
 8000780:	f001 f86e 	bl	8001860 <setTimer>
		}
		break;
 8000784:	e005      	b.n	8000792 <manual_run+0x342>
	default:
		break;
 8000786:	bf00      	nop
 8000788:	e004      	b.n	8000794 <manual_run+0x344>
		break;
 800078a:	bf00      	nop
 800078c:	e002      	b.n	8000794 <manual_run+0x344>
		break;
 800078e:	bf00      	nop
 8000790:	e000      	b.n	8000794 <manual_run+0x344>
		break;
 8000792:	bf00      	nop
	}

}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000168 	.word	0x20000168
 800079c:	200000c8 	.word	0x200000c8
 80007a0:	20000014 	.word	0x20000014
 80007a4:	20000004 	.word	0x20000004
 80007a8:	20000000 	.word	0x20000000
 80007ac:	40010800 	.word	0x40010800

080007b0 <pressProcess>:
static GPIO_PinState buttonBounce3[BUTTON_NUM];
int button_flag[BUTTON_NUM];
int button_hold[BUTTON_NUM];
int keyPressCounter[BUTTON_NUM];
void pressProcess(int i)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	button_flag[i] = 1;
 80007b8:	4a07      	ldr	r2, [pc, #28]	; (80007d8 <pressProcess+0x28>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2101      	movs	r1, #1
 80007be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	button_hold[i] = 0;
 80007c2:	4a06      	ldr	r2, [pc, #24]	; (80007dc <pressProcess+0x2c>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2100      	movs	r1, #0
 80007c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return;
 80007cc:	bf00      	nop
}
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bc80      	pop	{r7}
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	200000f8 	.word	0x200000f8
 80007dc:	200000ec 	.word	0x200000ec

080007e0 <holdProcess>:
void holdProcess(int i)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	button_flag[i] = 0;
 80007e8:	4a07      	ldr	r2, [pc, #28]	; (8000808 <holdProcess+0x28>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2100      	movs	r1, #0
 80007ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	button_hold[i] = 1;
 80007f2:	4a06      	ldr	r2, [pc, #24]	; (800080c <holdProcess+0x2c>)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2101      	movs	r1, #1
 80007f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return;
 80007fc:	bf00      	nop
}
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	200000f8 	.word	0x200000f8
 800080c:	200000ec 	.word	0x200000ec

08000810 <normalProcess>:
void normalProcess(int i)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	button_flag[i] = 0;
 8000818:	4a07      	ldr	r2, [pc, #28]	; (8000838 <normalProcess+0x28>)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2100      	movs	r1, #0
 800081e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	button_hold[i] = 0;
 8000822:	4a06      	ldr	r2, [pc, #24]	; (800083c <normalProcess+0x2c>)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2100      	movs	r1, #0
 8000828:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return;
 800082c:	bf00      	nop
}
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	200000f8 	.word	0x200000f8
 800083c:	200000ec 	.word	0x200000ec

08000840 <buttonReading>:
 void buttonReading(){
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
	 for(int i = 0; i < BUTTON_NUM; i ++ ){
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	e175      	b.n	8000b38 <buttonReading+0x2f8>
		 buttonBounce1[i] = buttonBounce2[i];
 800084c:	4a9f      	ldr	r2, [pc, #636]	; (8000acc <buttonReading+0x28c>)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4413      	add	r3, r2
 8000852:	7819      	ldrb	r1, [r3, #0]
 8000854:	4a9e      	ldr	r2, [pc, #632]	; (8000ad0 <buttonReading+0x290>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	460a      	mov	r2, r1
 800085c:	701a      	strb	r2, [r3, #0]
		 buttonBounce2[i] = buttonBuffer[i];
 800085e:	4a9d      	ldr	r2, [pc, #628]	; (8000ad4 <buttonReading+0x294>)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4413      	add	r3, r2
 8000864:	7819      	ldrb	r1, [r3, #0]
 8000866:	4a99      	ldr	r2, [pc, #612]	; (8000acc <buttonReading+0x28c>)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	4413      	add	r3, r2
 800086c:	460a      	mov	r2, r1
 800086e:	701a      	strb	r2, [r3, #0]
		 switch(i)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b02      	cmp	r3, #2
 8000874:	f000 80df 	beq.w	8000a36 <buttonReading+0x1f6>
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2b02      	cmp	r3, #2
 800087c:	f300 8152 	bgt.w	8000b24 <buttonReading+0x2e4>
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d003      	beq.n	800088e <buttonReading+0x4e>
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d06d      	beq.n	8000968 <buttonReading+0x128>
			 				 }
			 			 }
			 		 }
			 break;
		 default:
		 	 break;
 800088c:	e14a      	b.n	8000b24 <buttonReading+0x2e4>
			 buttonBuffer[i] = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 800088e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000892:	4891      	ldr	r0, [pc, #580]	; (8000ad8 <buttonReading+0x298>)
 8000894:	f001 fb40 	bl	8001f18 <HAL_GPIO_ReadPin>
 8000898:	4603      	mov	r3, r0
 800089a:	4619      	mov	r1, r3
 800089c:	4a8d      	ldr	r2, [pc, #564]	; (8000ad4 <buttonReading+0x294>)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4413      	add	r3, r2
 80008a2:	460a      	mov	r2, r1
 80008a4:	701a      	strb	r2, [r3, #0]
			 if((buttonBounce1[i] == buttonBounce2[i]) && (buttonBounce2[i] == buttonBuffer[i])){
 80008a6:	4a8a      	ldr	r2, [pc, #552]	; (8000ad0 <buttonReading+0x290>)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	4413      	add	r3, r2
 80008ac:	781a      	ldrb	r2, [r3, #0]
 80008ae:	4987      	ldr	r1, [pc, #540]	; (8000acc <buttonReading+0x28c>)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	440b      	add	r3, r1
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	f040 8136 	bne.w	8000b28 <buttonReading+0x2e8>
 80008bc:	4a83      	ldr	r2, [pc, #524]	; (8000acc <buttonReading+0x28c>)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4413      	add	r3, r2
 80008c2:	781a      	ldrb	r2, [r3, #0]
 80008c4:	4983      	ldr	r1, [pc, #524]	; (8000ad4 <buttonReading+0x294>)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	440b      	add	r3, r1
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	f040 812b 	bne.w	8000b28 <buttonReading+0x2e8>
			 			 if(buttonBounce3[i] != buttonBuffer[i]){
 80008d2:	4a82      	ldr	r2, [pc, #520]	; (8000adc <buttonReading+0x29c>)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4413      	add	r3, r2
 80008d8:	781a      	ldrb	r2, [r3, #0]
 80008da:	497e      	ldr	r1, [pc, #504]	; (8000ad4 <buttonReading+0x294>)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	440b      	add	r3, r1
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d021      	beq.n	800092a <buttonReading+0xea>
			 				 buttonBounce3[i] = buttonBuffer[i];
 80008e6:	4a7b      	ldr	r2, [pc, #492]	; (8000ad4 <buttonReading+0x294>)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4413      	add	r3, r2
 80008ec:	7819      	ldrb	r1, [r3, #0]
 80008ee:	4a7b      	ldr	r2, [pc, #492]	; (8000adc <buttonReading+0x29c>)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4413      	add	r3, r2
 80008f4:	460a      	mov	r2, r1
 80008f6:	701a      	strb	r2, [r3, #0]
			 				 if(buttonBuffer[i] == PRESSED_STATE){
 80008f8:	4a76      	ldr	r2, [pc, #472]	; (8000ad4 <buttonReading+0x294>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4413      	add	r3, r2
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <buttonReading+0xcc>
			 					 pressProcess(i);
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff ff53 	bl	80007b0 <pressProcess>
 800090a:	e008      	b.n	800091e <buttonReading+0xde>
			 				 else if(buttonBuffer[i] == NORMAL_STATE)
 800090c:	4a71      	ldr	r2, [pc, #452]	; (8000ad4 <buttonReading+0x294>)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4413      	add	r3, r2
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d102      	bne.n	800091e <buttonReading+0xde>
			 					 normalProcess(i);
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ff79 	bl	8000810 <normalProcess>
			 				 keyPressCounter[i] = AUTO_DURATION;
 800091e:	4a70      	ldr	r2, [pc, #448]	; (8000ae0 <buttonReading+0x2a0>)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	21c8      	movs	r1, #200	; 0xc8
 8000924:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 break;
 8000928:	e0fe      	b.n	8000b28 <buttonReading+0x2e8>
			 				 keyPressCounter[i] --;
 800092a:	4a6d      	ldr	r2, [pc, #436]	; (8000ae0 <buttonReading+0x2a0>)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000932:	1e5a      	subs	r2, r3, #1
 8000934:	496a      	ldr	r1, [pc, #424]	; (8000ae0 <buttonReading+0x2a0>)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			 				 if(keyPressCounter[i] <= 0){
 800093c:	4a68      	ldr	r2, [pc, #416]	; (8000ae0 <buttonReading+0x2a0>)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000944:	2b00      	cmp	r3, #0
 8000946:	f300 80ef 	bgt.w	8000b28 <buttonReading+0x2e8>
			 					 if(buttonBuffer[i] == PRESSED_STATE){
 800094a:	4a62      	ldr	r2, [pc, #392]	; (8000ad4 <buttonReading+0x294>)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4413      	add	r3, r2
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d102      	bne.n	800095c <buttonReading+0x11c>
			 						 pressProcess(i);
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f7ff ff2a 	bl	80007b0 <pressProcess>
			 					 keyPressCounter[i] = AUTO_DURATION;
 800095c:	4a60      	ldr	r2, [pc, #384]	; (8000ae0 <buttonReading+0x2a0>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	21c8      	movs	r1, #200	; 0xc8
 8000962:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 break;
 8000966:	e0df      	b.n	8000b28 <buttonReading+0x2e8>
			 buttonBuffer[i] = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 8000968:	2102      	movs	r1, #2
 800096a:	485e      	ldr	r0, [pc, #376]	; (8000ae4 <buttonReading+0x2a4>)
 800096c:	f001 fad4 	bl	8001f18 <HAL_GPIO_ReadPin>
 8000970:	4603      	mov	r3, r0
 8000972:	4619      	mov	r1, r3
 8000974:	4a57      	ldr	r2, [pc, #348]	; (8000ad4 <buttonReading+0x294>)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	460a      	mov	r2, r1
 800097c:	701a      	strb	r2, [r3, #0]
			 if((buttonBounce1[i] == buttonBounce2[i]) && (buttonBounce2[i] == buttonBuffer[i])){
 800097e:	4a54      	ldr	r2, [pc, #336]	; (8000ad0 <buttonReading+0x290>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4413      	add	r3, r2
 8000984:	781a      	ldrb	r2, [r3, #0]
 8000986:	4951      	ldr	r1, [pc, #324]	; (8000acc <buttonReading+0x28c>)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	440b      	add	r3, r1
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	429a      	cmp	r2, r3
 8000990:	f040 80cc 	bne.w	8000b2c <buttonReading+0x2ec>
 8000994:	4a4d      	ldr	r2, [pc, #308]	; (8000acc <buttonReading+0x28c>)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	781a      	ldrb	r2, [r3, #0]
 800099c:	494d      	ldr	r1, [pc, #308]	; (8000ad4 <buttonReading+0x294>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	440b      	add	r3, r1
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f040 80c1 	bne.w	8000b2c <buttonReading+0x2ec>
			 			 if(buttonBounce3[i] != buttonBuffer[i]){
 80009aa:	4a4c      	ldr	r2, [pc, #304]	; (8000adc <buttonReading+0x29c>)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4413      	add	r3, r2
 80009b0:	781a      	ldrb	r2, [r3, #0]
 80009b2:	4948      	ldr	r1, [pc, #288]	; (8000ad4 <buttonReading+0x294>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	440b      	add	r3, r1
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d021      	beq.n	8000a02 <buttonReading+0x1c2>
			 				 buttonBounce3[i] = buttonBuffer[i];
 80009be:	4a45      	ldr	r2, [pc, #276]	; (8000ad4 <buttonReading+0x294>)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	7819      	ldrb	r1, [r3, #0]
 80009c6:	4a45      	ldr	r2, [pc, #276]	; (8000adc <buttonReading+0x29c>)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4413      	add	r3, r2
 80009cc:	460a      	mov	r2, r1
 80009ce:	701a      	strb	r2, [r3, #0]
			 				 if(buttonBuffer[i] == PRESSED_STATE){
 80009d0:	4a40      	ldr	r2, [pc, #256]	; (8000ad4 <buttonReading+0x294>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d103      	bne.n	80009e4 <buttonReading+0x1a4>
			 					 pressProcess(i);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff fee7 	bl	80007b0 <pressProcess>
 80009e2:	e008      	b.n	80009f6 <buttonReading+0x1b6>
			 				 else if(buttonBuffer[i] == NORMAL_STATE)
 80009e4:	4a3b      	ldr	r2, [pc, #236]	; (8000ad4 <buttonReading+0x294>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d102      	bne.n	80009f6 <buttonReading+0x1b6>
								 normalProcess(i);
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff ff0d 	bl	8000810 <normalProcess>
							 keyPressCounter[i] = AUTO_DURATION;
 80009f6:	4a3a      	ldr	r2, [pc, #232]	; (8000ae0 <buttonReading+0x2a0>)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	21c8      	movs	r1, #200	; 0xc8
 80009fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 break;
 8000a00:	e094      	b.n	8000b2c <buttonReading+0x2ec>
			 				 keyPressCounter[i] --;
 8000a02:	4a37      	ldr	r2, [pc, #220]	; (8000ae0 <buttonReading+0x2a0>)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0a:	1e5a      	subs	r2, r3, #1
 8000a0c:	4934      	ldr	r1, [pc, #208]	; (8000ae0 <buttonReading+0x2a0>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			 				 if(keyPressCounter[i] <= 0){
 8000a14:	4a32      	ldr	r2, [pc, #200]	; (8000ae0 <buttonReading+0x2a0>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	f300 8085 	bgt.w	8000b2c <buttonReading+0x2ec>
			 					 if(buttonBuffer[i] == PRESSED_STATE){
 8000a22:	4a2c      	ldr	r2, [pc, #176]	; (8000ad4 <buttonReading+0x294>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4413      	add	r3, r2
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d17e      	bne.n	8000b2c <buttonReading+0x2ec>
			 						 holdProcess(i);
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f7ff fed6 	bl	80007e0 <holdProcess>
			 break;
 8000a34:	e07a      	b.n	8000b2c <buttonReading+0x2ec>
			 buttonBuffer[i] = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 8000a36:	2104      	movs	r1, #4
 8000a38:	482a      	ldr	r0, [pc, #168]	; (8000ae4 <buttonReading+0x2a4>)
 8000a3a:	f001 fa6d 	bl	8001f18 <HAL_GPIO_ReadPin>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4619      	mov	r1, r3
 8000a42:	4a24      	ldr	r2, [pc, #144]	; (8000ad4 <buttonReading+0x294>)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4413      	add	r3, r2
 8000a48:	460a      	mov	r2, r1
 8000a4a:	701a      	strb	r2, [r3, #0]
			 if((buttonBounce1[i] == buttonBounce2[i]) && (buttonBounce2[i] == buttonBuffer[i])){
 8000a4c:	4a20      	ldr	r2, [pc, #128]	; (8000ad0 <buttonReading+0x290>)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4413      	add	r3, r2
 8000a52:	781a      	ldrb	r2, [r3, #0]
 8000a54:	491d      	ldr	r1, [pc, #116]	; (8000acc <buttonReading+0x28c>)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	440b      	add	r3, r1
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d167      	bne.n	8000b30 <buttonReading+0x2f0>
 8000a60:	4a1a      	ldr	r2, [pc, #104]	; (8000acc <buttonReading+0x28c>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4413      	add	r3, r2
 8000a66:	781a      	ldrb	r2, [r3, #0]
 8000a68:	491a      	ldr	r1, [pc, #104]	; (8000ad4 <buttonReading+0x294>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	440b      	add	r3, r1
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d15d      	bne.n	8000b30 <buttonReading+0x2f0>
			 			 if(buttonBounce3[i] != buttonBuffer[i]){
 8000a74:	4a19      	ldr	r2, [pc, #100]	; (8000adc <buttonReading+0x29c>)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4413      	add	r3, r2
 8000a7a:	781a      	ldrb	r2, [r3, #0]
 8000a7c:	4915      	ldr	r1, [pc, #84]	; (8000ad4 <buttonReading+0x294>)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	440b      	add	r3, r1
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d02f      	beq.n	8000ae8 <buttonReading+0x2a8>
			 				 buttonBounce3[i] = buttonBuffer[i];
 8000a88:	4a12      	ldr	r2, [pc, #72]	; (8000ad4 <buttonReading+0x294>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	7819      	ldrb	r1, [r3, #0]
 8000a90:	4a12      	ldr	r2, [pc, #72]	; (8000adc <buttonReading+0x29c>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	460a      	mov	r2, r1
 8000a98:	701a      	strb	r2, [r3, #0]
			 				 if(buttonBuffer[i] == PRESSED_STATE){
 8000a9a:	4a0e      	ldr	r2, [pc, #56]	; (8000ad4 <buttonReading+0x294>)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d103      	bne.n	8000aae <buttonReading+0x26e>
			 					 pressProcess(i);
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f7ff fe82 	bl	80007b0 <pressProcess>
 8000aac:	e008      	b.n	8000ac0 <buttonReading+0x280>
			 				 else if(buttonBuffer[i] == NORMAL_STATE)
 8000aae:	4a09      	ldr	r2, [pc, #36]	; (8000ad4 <buttonReading+0x294>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d102      	bne.n	8000ac0 <buttonReading+0x280>
								 normalProcess(i);
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff fea8 	bl	8000810 <normalProcess>
							 keyPressCounter[i] = AUTO_DURATION;
 8000ac0:	4a07      	ldr	r2, [pc, #28]	; (8000ae0 <buttonReading+0x2a0>)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	21c8      	movs	r1, #200	; 0xc8
 8000ac6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 break;
 8000aca:	e031      	b.n	8000b30 <buttonReading+0x2f0>
 8000acc:	200000b8 	.word	0x200000b8
 8000ad0:	200000b4 	.word	0x200000b4
 8000ad4:	200000b0 	.word	0x200000b0
 8000ad8:	40011000 	.word	0x40011000
 8000adc:	200000bc 	.word	0x200000bc
 8000ae0:	200000e0 	.word	0x200000e0
 8000ae4:	40010800 	.word	0x40010800
			 				 keyPressCounter[i] --;
 8000ae8:	4a18      	ldr	r2, [pc, #96]	; (8000b4c <buttonReading+0x30c>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af0:	1e5a      	subs	r2, r3, #1
 8000af2:	4916      	ldr	r1, [pc, #88]	; (8000b4c <buttonReading+0x30c>)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			 				 if(keyPressCounter[i] <= 0){
 8000afa:	4a14      	ldr	r2, [pc, #80]	; (8000b4c <buttonReading+0x30c>)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	dc14      	bgt.n	8000b30 <buttonReading+0x2f0>
			 					 if(buttonBuffer[i] == PRESSED_STATE){
 8000b06:	4a12      	ldr	r2, [pc, #72]	; (8000b50 <buttonReading+0x310>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d102      	bne.n	8000b18 <buttonReading+0x2d8>
			 						 pressProcess(i);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff fe4c 	bl	80007b0 <pressProcess>
			 					 keyPressCounter[i] = AUTO_DURATION;
 8000b18:	4a0c      	ldr	r2, [pc, #48]	; (8000b4c <buttonReading+0x30c>)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	21c8      	movs	r1, #200	; 0xc8
 8000b1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 break;
 8000b22:	e005      	b.n	8000b30 <buttonReading+0x2f0>
		 	 break;
 8000b24:	bf00      	nop
 8000b26:	e004      	b.n	8000b32 <buttonReading+0x2f2>
			 break;
 8000b28:	bf00      	nop
 8000b2a:	e002      	b.n	8000b32 <buttonReading+0x2f2>
			 break;
 8000b2c:	bf00      	nop
 8000b2e:	e000      	b.n	8000b32 <buttonReading+0x2f2>
			 break;
 8000b30:	bf00      	nop
	 for(int i = 0; i < BUTTON_NUM; i ++ ){
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3301      	adds	r3, #1
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	f77f ae86 	ble.w	800084c <buttonReading+0xc>
		 }
	 }
 }
 8000b40:	bf00      	nop
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200000e0 	.word	0x200000e0
 8000b50:	200000b0 	.word	0x200000b0

08000b54 <isButtonPressed>:
//BUTTON INDEX COUNT FROM 1
 int isButtonPressed(int index){
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	 if(button_flag[index - 1] == 1){
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	4a09      	ldr	r2, [pc, #36]	; (8000b88 <isButtonPressed+0x34>)
 8000b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d107      	bne.n	8000b7a <isButtonPressed+0x26>
		 button_flag[index - 1] = 0;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	4a06      	ldr	r2, [pc, #24]	; (8000b88 <isButtonPressed+0x34>)
 8000b70:	2100      	movs	r1, #0
 8000b72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 return 1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e000      	b.n	8000b7c <isButtonPressed+0x28>
	 }
	 return 0;
 8000b7a:	2300      	movs	r3, #0
 }
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	200000f8 	.word	0x200000f8

08000b8c <isButtonHold>:
 int isButtonHold(int index){
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	 if(button_hold[index - 1] == 1){
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	4a09      	ldr	r2, [pc, #36]	; (8000bc0 <isButtonHold+0x34>)
 8000b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d107      	bne.n	8000bb2 <isButtonHold+0x26>
		 button_hold[index - 1] = 0;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	3b01      	subs	r3, #1
 8000ba6:	4a06      	ldr	r2, [pc, #24]	; (8000bc0 <isButtonHold+0x34>)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		 return 1;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e000      	b.n	8000bb4 <isButtonHold+0x28>
	 }
	 return 0;
 8000bb2:	2300      	movs	r3, #0
 }
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	200000ec 	.word	0x200000ec

08000bc4 <display7SEG>:
int counter0 = 0;
int counter1 = 0;
int countdown_save[NUM_COUNTDOWN];
struct SCH_task *mainSCH = NULL;

void display7SEG(int num){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2b09      	cmp	r3, #9
 8000bd0:	f200 81c8 	bhi.w	8000f64 <display7SEG+0x3a0>
 8000bd4:	a201      	add	r2, pc, #4	; (adr r2, 8000bdc <display7SEG+0x18>)
 8000bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bda:	bf00      	nop
 8000bdc:	08000c05 	.word	0x08000c05
 8000be0:	08000c5b 	.word	0x08000c5b
 8000be4:	08000cb1 	.word	0x08000cb1
 8000be8:	08000d07 	.word	0x08000d07
 8000bec:	08000d5d 	.word	0x08000d5d
 8000bf0:	08000db3 	.word	0x08000db3
 8000bf4:	08000e5f 	.word	0x08000e5f
 8000bf8:	08000e09 	.word	0x08000e09
 8000bfc:	08000eb5 	.word	0x08000eb5
 8000c00:	08000f0b 	.word	0x08000f0b
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c0a:	48d5      	ldr	r0, [pc, #852]	; (8000f60 <display7SEG+0x39c>)
 8000c0c:	f001 f99b 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c16:	48d2      	ldr	r0, [pc, #840]	; (8000f60 <display7SEG+0x39c>)
 8000c18:	f001 f995 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c22:	48cf      	ldr	r0, [pc, #828]	; (8000f60 <display7SEG+0x39c>)
 8000c24:	f001 f98f 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c2e:	48cc      	ldr	r0, [pc, #816]	; (8000f60 <display7SEG+0x39c>)
 8000c30:	f001 f989 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c3a:	48c9      	ldr	r0, [pc, #804]	; (8000f60 <display7SEG+0x39c>)
 8000c3c:	f001 f983 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_RESET);
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c46:	48c6      	ldr	r0, [pc, #792]	; (8000f60 <display7SEG+0x39c>)
 8000c48:	f001 f97d 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c52:	48c3      	ldr	r0, [pc, #780]	; (8000f60 <display7SEG+0x39c>)
 8000c54:	f001 f977 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000c58:	e1af      	b.n	8000fba <display7SEG+0x3f6>
	case 1:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_SET);
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c60:	48bf      	ldr	r0, [pc, #764]	; (8000f60 <display7SEG+0x39c>)
 8000c62:	f001 f970 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c6c:	48bc      	ldr	r0, [pc, #752]	; (8000f60 <display7SEG+0x39c>)
 8000c6e:	f001 f96a 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c78:	48b9      	ldr	r0, [pc, #740]	; (8000f60 <display7SEG+0x39c>)
 8000c7a:	f001 f964 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_SET);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c84:	48b6      	ldr	r0, [pc, #728]	; (8000f60 <display7SEG+0x39c>)
 8000c86:	f001 f95e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c90:	48b3      	ldr	r0, [pc, #716]	; (8000f60 <display7SEG+0x39c>)
 8000c92:	f001 f958 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c9c:	48b0      	ldr	r0, [pc, #704]	; (8000f60 <display7SEG+0x39c>)
 8000c9e:	f001 f952 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca8:	48ad      	ldr	r0, [pc, #692]	; (8000f60 <display7SEG+0x39c>)
 8000caa:	f001 f94c 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000cae:	e184      	b.n	8000fba <display7SEG+0x3f6>
	case 2:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cb6:	48aa      	ldr	r0, [pc, #680]	; (8000f60 <display7SEG+0x39c>)
 8000cb8:	f001 f945 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cc2:	48a7      	ldr	r0, [pc, #668]	; (8000f60 <display7SEG+0x39c>)
 8000cc4:	f001 f93f 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_SET);
 8000cc8:	2201      	movs	r2, #1
 8000cca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cce:	48a4      	ldr	r0, [pc, #656]	; (8000f60 <display7SEG+0x39c>)
 8000cd0:	f001 f939 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cda:	48a1      	ldr	r0, [pc, #644]	; (8000f60 <display7SEG+0x39c>)
 8000cdc:	f001 f933 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ce6:	489e      	ldr	r0, [pc, #632]	; (8000f60 <display7SEG+0x39c>)
 8000ce8:	f001 f92d 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cf2:	489b      	ldr	r0, [pc, #620]	; (8000f60 <display7SEG+0x39c>)
 8000cf4:	f001 f927 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cfe:	4898      	ldr	r0, [pc, #608]	; (8000f60 <display7SEG+0x39c>)
 8000d00:	f001 f921 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000d04:	e159      	b.n	8000fba <display7SEG+0x3f6>
	case 3:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d0c:	4894      	ldr	r0, [pc, #592]	; (8000f60 <display7SEG+0x39c>)
 8000d0e:	f001 f91a 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d18:	4891      	ldr	r0, [pc, #580]	; (8000f60 <display7SEG+0x39c>)
 8000d1a:	f001 f914 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d24:	488e      	ldr	r0, [pc, #568]	; (8000f60 <display7SEG+0x39c>)
 8000d26:	f001 f90e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d30:	488b      	ldr	r0, [pc, #556]	; (8000f60 <display7SEG+0x39c>)
 8000d32:	f001 f908 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d3c:	4888      	ldr	r0, [pc, #544]	; (8000f60 <display7SEG+0x39c>)
 8000d3e:	f001 f902 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_SET);
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d48:	4885      	ldr	r0, [pc, #532]	; (8000f60 <display7SEG+0x39c>)
 8000d4a:	f001 f8fc 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d54:	4882      	ldr	r0, [pc, #520]	; (8000f60 <display7SEG+0x39c>)
 8000d56:	f001 f8f6 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000d5a:	e12e      	b.n	8000fba <display7SEG+0x3f6>
	case 4:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_SET);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d62:	487f      	ldr	r0, [pc, #508]	; (8000f60 <display7SEG+0x39c>)
 8000d64:	f001 f8ef 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d6e:	487c      	ldr	r0, [pc, #496]	; (8000f60 <display7SEG+0x39c>)
 8000d70:	f001 f8e9 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d7a:	4879      	ldr	r0, [pc, #484]	; (8000f60 <display7SEG+0x39c>)
 8000d7c:	f001 f8e3 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_SET);
 8000d80:	2201      	movs	r2, #1
 8000d82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d86:	4876      	ldr	r0, [pc, #472]	; (8000f60 <display7SEG+0x39c>)
 8000d88:	f001 f8dd 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d92:	4873      	ldr	r0, [pc, #460]	; (8000f60 <display7SEG+0x39c>)
 8000d94:	f001 f8d7 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d9e:	4870      	ldr	r0, [pc, #448]	; (8000f60 <display7SEG+0x39c>)
 8000da0:	f001 f8d1 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000daa:	486d      	ldr	r0, [pc, #436]	; (8000f60 <display7SEG+0x39c>)
 8000dac:	f001 f8cb 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000db0:	e103      	b.n	8000fba <display7SEG+0x3f6>
	case 5:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000db8:	4869      	ldr	r0, [pc, #420]	; (8000f60 <display7SEG+0x39c>)
 8000dba:	f001 f8c4 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_SET);
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dc4:	4866      	ldr	r0, [pc, #408]	; (8000f60 <display7SEG+0x39c>)
 8000dc6:	f001 f8be 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dd0:	4863      	ldr	r0, [pc, #396]	; (8000f60 <display7SEG+0x39c>)
 8000dd2:	f001 f8b8 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ddc:	4860      	ldr	r0, [pc, #384]	; (8000f60 <display7SEG+0x39c>)
 8000dde:	f001 f8b2 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000de2:	2201      	movs	r2, #1
 8000de4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000de8:	485d      	ldr	r0, [pc, #372]	; (8000f60 <display7SEG+0x39c>)
 8000dea:	f001 f8ac 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_RESET);
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df4:	485a      	ldr	r0, [pc, #360]	; (8000f60 <display7SEG+0x39c>)
 8000df6:	f001 f8a6 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e00:	4857      	ldr	r0, [pc, #348]	; (8000f60 <display7SEG+0x39c>)
 8000e02:	f001 f8a0 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000e06:	e0d8      	b.n	8000fba <display7SEG+0x3f6>
	case 7:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e0e:	4854      	ldr	r0, [pc, #336]	; (8000f60 <display7SEG+0x39c>)
 8000e10:	f001 f899 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e1a:	4851      	ldr	r0, [pc, #324]	; (8000f60 <display7SEG+0x39c>)
 8000e1c:	f001 f893 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e26:	484e      	ldr	r0, [pc, #312]	; (8000f60 <display7SEG+0x39c>)
 8000e28:	f001 f88d 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e32:	484b      	ldr	r0, [pc, #300]	; (8000f60 <display7SEG+0x39c>)
 8000e34:	f001 f887 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e3e:	4848      	ldr	r0, [pc, #288]	; (8000f60 <display7SEG+0x39c>)
 8000e40:	f001 f881 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e4a:	4845      	ldr	r0, [pc, #276]	; (8000f60 <display7SEG+0x39c>)
 8000e4c:	f001 f87b 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e56:	4842      	ldr	r0, [pc, #264]	; (8000f60 <display7SEG+0x39c>)
 8000e58:	f001 f875 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000e5c:	e0ad      	b.n	8000fba <display7SEG+0x3f6>
	case 6:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e64:	483e      	ldr	r0, [pc, #248]	; (8000f60 <display7SEG+0x39c>)
 8000e66:	f001 f86e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e70:	483b      	ldr	r0, [pc, #236]	; (8000f60 <display7SEG+0x39c>)
 8000e72:	f001 f868 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e7c:	4838      	ldr	r0, [pc, #224]	; (8000f60 <display7SEG+0x39c>)
 8000e7e:	f001 f862 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e88:	4835      	ldr	r0, [pc, #212]	; (8000f60 <display7SEG+0x39c>)
 8000e8a:	f001 f85c 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e94:	4832      	ldr	r0, [pc, #200]	; (8000f60 <display7SEG+0x39c>)
 8000e96:	f001 f856 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea0:	482f      	ldr	r0, [pc, #188]	; (8000f60 <display7SEG+0x39c>)
 8000ea2:	f001 f850 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eac:	482c      	ldr	r0, [pc, #176]	; (8000f60 <display7SEG+0x39c>)
 8000eae:	f001 f84a 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000eb2:	e082      	b.n	8000fba <display7SEG+0x3f6>
	case 8:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eba:	4829      	ldr	r0, [pc, #164]	; (8000f60 <display7SEG+0x39c>)
 8000ebc:	f001 f843 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ec6:	4826      	ldr	r0, [pc, #152]	; (8000f60 <display7SEG+0x39c>)
 8000ec8:	f001 f83d 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ed2:	4823      	ldr	r0, [pc, #140]	; (8000f60 <display7SEG+0x39c>)
 8000ed4:	f001 f837 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ede:	4820      	ldr	r0, [pc, #128]	; (8000f60 <display7SEG+0x39c>)
 8000ee0:	f001 f831 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eea:	481d      	ldr	r0, [pc, #116]	; (8000f60 <display7SEG+0x39c>)
 8000eec:	f001 f82b 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ef6:	481a      	ldr	r0, [pc, #104]	; (8000f60 <display7SEG+0x39c>)
 8000ef8:	f001 f825 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f02:	4817      	ldr	r0, [pc, #92]	; (8000f60 <display7SEG+0x39c>)
 8000f04:	f001 f81f 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000f08:	e057      	b.n	8000fba <display7SEG+0x3f6>
	case 9:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f10:	4813      	ldr	r0, [pc, #76]	; (8000f60 <display7SEG+0x39c>)
 8000f12:	f001 f818 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f1c:	4810      	ldr	r0, [pc, #64]	; (8000f60 <display7SEG+0x39c>)
 8000f1e:	f001 f812 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f28:	480d      	ldr	r0, [pc, #52]	; (8000f60 <display7SEG+0x39c>)
 8000f2a:	f001 f80c 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f34:	480a      	ldr	r0, [pc, #40]	; (8000f60 <display7SEG+0x39c>)
 8000f36:	f001 f806 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f40:	4807      	ldr	r0, [pc, #28]	; (8000f60 <display7SEG+0x39c>)
 8000f42:	f001 f800 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f4c:	4804      	ldr	r0, [pc, #16]	; (8000f60 <display7SEG+0x39c>)
 8000f4e:	f000 fffa 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f58:	4801      	ldr	r0, [pc, #4]	; (8000f60 <display7SEG+0x39c>)
 8000f5a:	f000 fff4 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000f5e:	e02c      	b.n	8000fba <display7SEG+0x3f6>
 8000f60:	40010800 	.word	0x40010800
	default:
		HAL_GPIO_WritePin(SEG_A_GPIO_Port , SEG_A_Pin, GPIO_PIN_SET);
 8000f64:	2201      	movs	r2, #1
 8000f66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6a:	4816      	ldr	r0, [pc, #88]	; (8000fc4 <display7SEG+0x400>)
 8000f6c:	f000 ffeb 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port , SEG_B_Pin, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f76:	4813      	ldr	r0, [pc, #76]	; (8000fc4 <display7SEG+0x400>)
 8000f78:	f000 ffe5 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port , SEG_C_Pin, GPIO_PIN_SET);
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f82:	4810      	ldr	r0, [pc, #64]	; (8000fc4 <display7SEG+0x400>)
 8000f84:	f000 ffdf 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port , SEG_D_Pin, GPIO_PIN_SET);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f8e:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <display7SEG+0x400>)
 8000f90:	f000 ffd9 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port , SEG_E_Pin, GPIO_PIN_SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9a:	480a      	ldr	r0, [pc, #40]	; (8000fc4 <display7SEG+0x400>)
 8000f9c:	f000 ffd3 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port , SEG_F_Pin, GPIO_PIN_SET);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fa6:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <display7SEG+0x400>)
 8000fa8:	f000 ffcd 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port , SEG_G_Pin, GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fb2:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <display7SEG+0x400>)
 8000fb4:	f000 ffc7 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8000fb8:	bf00      	nop

	}
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40010800 	.word	0x40010800

08000fc8 <displayNum>:
void displayNum(int mode)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	switch(index7SEG)
 8000fd0:	4b55      	ldr	r3, [pc, #340]	; (8001128 <displayNum+0x160>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	f200 8095 	bhi.w	8001104 <displayNum+0x13c>
 8000fda:	a201      	add	r2, pc, #4	; (adr r2, 8000fe0 <displayNum+0x18>)
 8000fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe0:	08000ff1 	.word	0x08000ff1
 8000fe4:	08001031 	.word	0x08001031
 8000fe8:	0800107b 	.word	0x0800107b
 8000fec:	080010bb 	.word	0x080010bb
	{
	case 0:
		display7SEG(counter0 / 10);
 8000ff0:	4b4e      	ldr	r3, [pc, #312]	; (800112c <displayNum+0x164>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a4e      	ldr	r2, [pc, #312]	; (8001130 <displayNum+0x168>)
 8000ff6:	fb82 1203 	smull	r1, r2, r2, r3
 8000ffa:	1092      	asrs	r2, r2, #2
 8000ffc:	17db      	asrs	r3, r3, #31
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fddf 	bl	8000bc4 <display7SEG>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2101      	movs	r1, #1
 800100a:	484a      	ldr	r0, [pc, #296]	; (8001134 <displayNum+0x16c>)
 800100c:	f000 ff9b 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port , EN1_Pin , GPIO_PIN_SET);
 8001010:	2201      	movs	r2, #1
 8001012:	2102      	movs	r1, #2
 8001014:	4847      	ldr	r0, [pc, #284]	; (8001134 <displayNum+0x16c>)
 8001016:	f000 ff96 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port , EN2_Pin , GPIO_PIN_SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2104      	movs	r1, #4
 800101e:	4845      	ldr	r0, [pc, #276]	; (8001134 <displayNum+0x16c>)
 8001020:	f000 ff91 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port , EN3_Pin , GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2108      	movs	r1, #8
 8001028:	4842      	ldr	r0, [pc, #264]	; (8001134 <displayNum+0x16c>)
 800102a:	f000 ff8c 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 800102e:	e06a      	b.n	8001106 <displayNum+0x13e>
	case 1:
		display7SEG(counter0 % 10);
 8001030:	4b3e      	ldr	r3, [pc, #248]	; (800112c <displayNum+0x164>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b3e      	ldr	r3, [pc, #248]	; (8001130 <displayNum+0x168>)
 8001036:	fb83 1302 	smull	r1, r3, r3, r2
 800103a:	1099      	asrs	r1, r3, #2
 800103c:	17d3      	asrs	r3, r2, #31
 800103e:	1ac9      	subs	r1, r1, r3
 8001040:	460b      	mov	r3, r1
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	440b      	add	r3, r1
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	1ad1      	subs	r1, r2, r3
 800104a:	4608      	mov	r0, r1
 800104c:	f7ff fdba 	bl	8000bc4 <display7SEG>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8001050:	2200      	movs	r2, #0
 8001052:	2102      	movs	r1, #2
 8001054:	4837      	ldr	r0, [pc, #220]	; (8001134 <displayNum+0x16c>)
 8001056:	f000 ff76 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port , EN0_Pin , GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	2101      	movs	r1, #1
 800105e:	4835      	ldr	r0, [pc, #212]	; (8001134 <displayNum+0x16c>)
 8001060:	f000 ff71 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port , EN2_Pin , GPIO_PIN_SET);
 8001064:	2201      	movs	r2, #1
 8001066:	2104      	movs	r1, #4
 8001068:	4832      	ldr	r0, [pc, #200]	; (8001134 <displayNum+0x16c>)
 800106a:	f000 ff6c 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port , EN3_Pin , GPIO_PIN_SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2108      	movs	r1, #8
 8001072:	4830      	ldr	r0, [pc, #192]	; (8001134 <displayNum+0x16c>)
 8001074:	f000 ff67 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8001078:	e045      	b.n	8001106 <displayNum+0x13e>
	case 2:
		display7SEG(counter1 / 10);
 800107a:	4b2f      	ldr	r3, [pc, #188]	; (8001138 <displayNum+0x170>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a2c      	ldr	r2, [pc, #176]	; (8001130 <displayNum+0x168>)
 8001080:	fb82 1203 	smull	r1, r2, r2, r3
 8001084:	1092      	asrs	r2, r2, #2
 8001086:	17db      	asrs	r3, r3, #31
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fd9a 	bl	8000bc4 <display7SEG>
		HAL_GPIO_WritePin(EN1_GPIO_Port , EN1_Pin , GPIO_PIN_SET);
 8001090:	2201      	movs	r2, #1
 8001092:	2102      	movs	r1, #2
 8001094:	4827      	ldr	r0, [pc, #156]	; (8001134 <displayNum+0x16c>)
 8001096:	f000 ff56 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port , EN0_Pin , GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2101      	movs	r1, #1
 800109e:	4825      	ldr	r0, [pc, #148]	; (8001134 <displayNum+0x16c>)
 80010a0:	f000 ff51 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port , EN2_Pin , GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2104      	movs	r1, #4
 80010a8:	4822      	ldr	r0, [pc, #136]	; (8001134 <displayNum+0x16c>)
 80010aa:	f000 ff4c 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port , EN3_Pin , GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	2108      	movs	r1, #8
 80010b2:	4820      	ldr	r0, [pc, #128]	; (8001134 <displayNum+0x16c>)
 80010b4:	f000 ff47 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 80010b8:	e025      	b.n	8001106 <displayNum+0x13e>
	case 3:
		display7SEG(counter1 % 10);
 80010ba:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <displayNum+0x170>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <displayNum+0x168>)
 80010c0:	fb83 1302 	smull	r1, r3, r3, r2
 80010c4:	1099      	asrs	r1, r3, #2
 80010c6:	17d3      	asrs	r3, r2, #31
 80010c8:	1ac9      	subs	r1, r1, r3
 80010ca:	460b      	mov	r3, r1
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	440b      	add	r3, r1
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	1ad1      	subs	r1, r2, r3
 80010d4:	4608      	mov	r0, r1
 80010d6:	f7ff fd75 	bl	8000bc4 <display7SEG>
		HAL_GPIO_WritePin(EN1_GPIO_Port , EN1_Pin , GPIO_PIN_SET);
 80010da:	2201      	movs	r2, #1
 80010dc:	2102      	movs	r1, #2
 80010de:	4815      	ldr	r0, [pc, #84]	; (8001134 <displayNum+0x16c>)
 80010e0:	f000 ff31 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port , EN0_Pin , GPIO_PIN_SET);
 80010e4:	2201      	movs	r2, #1
 80010e6:	2101      	movs	r1, #1
 80010e8:	4812      	ldr	r0, [pc, #72]	; (8001134 <displayNum+0x16c>)
 80010ea:	f000 ff2c 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port , EN2_Pin , GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2104      	movs	r1, #4
 80010f2:	4810      	ldr	r0, [pc, #64]	; (8001134 <displayNum+0x16c>)
 80010f4:	f000 ff27 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port , EN3_Pin , GPIO_PIN_RESET);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2108      	movs	r1, #8
 80010fc:	480d      	ldr	r0, [pc, #52]	; (8001134 <displayNum+0x16c>)
 80010fe:	f000 ff22 	bl	8001f46 <HAL_GPIO_WritePin>
		break;
 8001102:	e000      	b.n	8001106 <displayNum+0x13e>
	default:
		break;
 8001104:	bf00      	nop
	}
	index7SEG ++;
 8001106:	4b08      	ldr	r3, [pc, #32]	; (8001128 <displayNum+0x160>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	3301      	adds	r3, #1
 800110c:	4a06      	ldr	r2, [pc, #24]	; (8001128 <displayNum+0x160>)
 800110e:	6013      	str	r3, [r2, #0]
	if(index7SEG >= NUM_ENABLE) index7SEG = 0;
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <displayNum+0x160>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b03      	cmp	r3, #3
 8001116:	dd02      	ble.n	800111e <displayNum+0x156>
 8001118:	4b03      	ldr	r3, [pc, #12]	; (8001128 <displayNum+0x160>)
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200000c4 	.word	0x200000c4
 800112c:	200000c8 	.word	0x200000c8
 8001130:	66666667 	.word	0x66666667
 8001134:	40010c00 	.word	0x40010c00
 8001138:	200000cc 	.word	0x200000cc

0800113c <initial>:
	{
		HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
		setTimer(1, timer_dura[1]);
	}
}
void initial(){
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	setTimer(0, timer_dura[0]);
 8001140:	4b0e      	ldr	r3, [pc, #56]	; (800117c <initial+0x40>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4619      	mov	r1, r3
 8001146:	2000      	movs	r0, #0
 8001148:	f000 fb8a 	bl	8001860 <setTimer>
	setTimer(1, timer_dura[1]);
 800114c:	4b0b      	ldr	r3, [pc, #44]	; (800117c <initial+0x40>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	4619      	mov	r1, r3
 8001152:	2001      	movs	r0, #1
 8001154:	f000 fb84 	bl	8001860 <setTimer>
	setTimer(2, timer_dura[2]);
 8001158:	4b08      	ldr	r3, [pc, #32]	; (800117c <initial+0x40>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	4619      	mov	r1, r3
 800115e:	2002      	movs	r0, #2
 8001160:	f000 fb7e 	bl	8001860 <setTimer>
	setTimer(3, timer_dura[3]);
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <initial+0x40>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	4619      	mov	r1, r3
 800116a:	2003      	movs	r0, #3
 800116c:	f000 fb78 	bl	8001860 <setTimer>
	status = INIT;
 8001170:	4b03      	ldr	r3, [pc, #12]	; (8001180 <initial+0x44>)
 8001172:	2201      	movs	r2, #1
 8001174:	601a      	str	r2, [r3, #0]
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000014 	.word	0x20000014
 8001180:	200000c0 	.word	0x200000c0

08001184 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001188:	f000 fbdc 	bl	8001944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118c:	f000 f838 	bl	8001200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001190:	f000 f872 	bl	8001278 <MX_TIM2_Init>
  MX_GPIO_Init();
 8001194:	f000 f8bc 	bl	8001310 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 8001198:	4813      	ldr	r0, [pc, #76]	; (80011e8 <main+0x64>)
 800119a:	f001 fb31 	bl	8002800 <HAL_TIM_Base_Start_IT>
  initial();
 800119e:	f7ff ffcd 	bl	800113c <initial>
  SCH_init();
 80011a2:	f000 f963 	bl	800146c <SCH_init>
  SCH_addTask(runTimer, 0, 1, 0);
 80011a6:	2300      	movs	r3, #0
 80011a8:	2201      	movs	r2, #1
 80011aa:	2100      	movs	r1, #0
 80011ac:	480f      	ldr	r0, [pc, #60]	; (80011ec <main+0x68>)
 80011ae:	f000 f9af 	bl	8001510 <SCH_addTask>
  SCH_addTask(buttonReading, 1, 2, 1);
 80011b2:	2301      	movs	r3, #1
 80011b4:	2202      	movs	r2, #2
 80011b6:	2101      	movs	r1, #1
 80011b8:	480d      	ldr	r0, [pc, #52]	; (80011f0 <main+0x6c>)
 80011ba:	f000 f9a9 	bl	8001510 <SCH_addTask>
  SCH_addTask(automaticRun, 2, 2, 2);
 80011be:	2302      	movs	r3, #2
 80011c0:	2202      	movs	r2, #2
 80011c2:	2102      	movs	r1, #2
 80011c4:	480b      	ldr	r0, [pc, #44]	; (80011f4 <main+0x70>)
 80011c6:	f000 f9a3 	bl	8001510 <SCH_addTask>
  SCH_addTask(manual_run, 3, 2, 3);
 80011ca:	2303      	movs	r3, #3
 80011cc:	2202      	movs	r2, #2
 80011ce:	2103      	movs	r1, #3
 80011d0:	4809      	ldr	r0, [pc, #36]	; (80011f8 <main+0x74>)
 80011d2:	f000 f99d 	bl	8001510 <SCH_addTask>
  SCH_addTask(displayNum, 10, 10, 4);
 80011d6:	2304      	movs	r3, #4
 80011d8:	220a      	movs	r2, #10
 80011da:	210a      	movs	r1, #10
 80011dc:	4807      	ldr	r0, [pc, #28]	; (80011fc <main+0x78>)
 80011de:	f000 f997 	bl	8001510 <SCH_addTask>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_dispatchTask();
 80011e2:	f000 fa4b 	bl	800167c <SCH_dispatchTask>
 80011e6:	e7fc      	b.n	80011e2 <main+0x5e>
 80011e8:	2000010c 	.word	0x2000010c
 80011ec:	080018a1 	.word	0x080018a1
 80011f0:	08000841 	.word	0x08000841
 80011f4:	0800014d 	.word	0x0800014d
 80011f8:	08000451 	.word	0x08000451
 80011fc:	08000fc9 	.word	0x08000fc9

08001200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b090      	sub	sp, #64	; 0x40
 8001204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001206:	f107 0318 	add.w	r3, r7, #24
 800120a:	2228      	movs	r2, #40	; 0x28
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f001 febc 	bl	8002f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
 8001220:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001222:	2302      	movs	r3, #2
 8001224:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001226:	2301      	movs	r3, #1
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800122a:	2310      	movs	r3, #16
 800122c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800122e:	2300      	movs	r3, #0
 8001230:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001232:	f107 0318 	add.w	r3, r7, #24
 8001236:	4618      	mov	r0, r3
 8001238:	f000 feb6 	bl	8001fa8 <HAL_RCC_OscConfig>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001242:	f000 f8eb 	bl	800141c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001246:	230f      	movs	r3, #15
 8001248:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f001 f922 	bl	80024a8 <HAL_RCC_ClockConfig>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800126a:	f000 f8d7 	bl	800141c <Error_Handler>
  }
}
 800126e:	bf00      	nop
 8001270:	3740      	adds	r7, #64	; 0x40
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127e:	f107 0308 	add.w	r3, r7, #8
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800128c:	463b      	mov	r3, r7
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001294:	4b1d      	ldr	r3, [pc, #116]	; (800130c <MX_TIM2_Init+0x94>)
 8001296:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800129a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800129c:	4b1b      	ldr	r3, [pc, #108]	; (800130c <MX_TIM2_Init+0x94>)
 800129e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80012a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a4:	4b19      	ldr	r3, [pc, #100]	; (800130c <MX_TIM2_Init+0x94>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80012aa:	4b18      	ldr	r3, [pc, #96]	; (800130c <MX_TIM2_Init+0x94>)
 80012ac:	2209      	movs	r2, #9
 80012ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b0:	4b16      	ldr	r3, [pc, #88]	; (800130c <MX_TIM2_Init+0x94>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <MX_TIM2_Init+0x94>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012bc:	4813      	ldr	r0, [pc, #76]	; (800130c <MX_TIM2_Init+0x94>)
 80012be:	f001 fa4f 	bl	8002760 <HAL_TIM_Base_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012c8:	f000 f8a8 	bl	800141c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012d2:	f107 0308 	add.w	r3, r7, #8
 80012d6:	4619      	mov	r1, r3
 80012d8:	480c      	ldr	r0, [pc, #48]	; (800130c <MX_TIM2_Init+0x94>)
 80012da:	f001 fbcd 	bl	8002a78 <HAL_TIM_ConfigClockSource>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012e4:	f000 f89a 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e8:	2300      	movs	r3, #0
 80012ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ec:	2300      	movs	r3, #0
 80012ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f0:	463b      	mov	r3, r7
 80012f2:	4619      	mov	r1, r3
 80012f4:	4805      	ldr	r0, [pc, #20]	; (800130c <MX_TIM2_Init+0x94>)
 80012f6:	f001 fda5 	bl	8002e44 <HAL_TIMEx_MasterConfigSynchronization>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001300:	f000 f88c 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	2000010c 	.word	0x2000010c

08001310 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b088      	sub	sp, #32
 8001314:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001316:	f107 0310 	add.w	r3, r7, #16
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001324:	4b34      	ldr	r3, [pc, #208]	; (80013f8 <MX_GPIO_Init+0xe8>)
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4a33      	ldr	r2, [pc, #204]	; (80013f8 <MX_GPIO_Init+0xe8>)
 800132a:	f043 0310 	orr.w	r3, r3, #16
 800132e:	6193      	str	r3, [r2, #24]
 8001330:	4b31      	ldr	r3, [pc, #196]	; (80013f8 <MX_GPIO_Init+0xe8>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	f003 0310 	and.w	r3, r3, #16
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <MX_GPIO_Init+0xe8>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	4a2d      	ldr	r2, [pc, #180]	; (80013f8 <MX_GPIO_Init+0xe8>)
 8001342:	f043 0304 	orr.w	r3, r3, #4
 8001346:	6193      	str	r3, [r2, #24]
 8001348:	4b2b      	ldr	r3, [pc, #172]	; (80013f8 <MX_GPIO_Init+0xe8>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001354:	4b28      	ldr	r3, [pc, #160]	; (80013f8 <MX_GPIO_Init+0xe8>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	4a27      	ldr	r2, [pc, #156]	; (80013f8 <MX_GPIO_Init+0xe8>)
 800135a:	f043 0308 	orr.w	r3, r3, #8
 800135e:	6193      	str	r3, [r2, #24]
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <MX_GPIO_Init+0xe8>)
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 800136c:	2200      	movs	r2, #0
 800136e:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8001372:	4822      	ldr	r0, [pc, #136]	; (80013fc <MX_GPIO_Init+0xec>)
 8001374:	f000 fde7 	bl	8001f46 <HAL_GPIO_WritePin>
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin|SEG_A_Pin|SEG_B_Pin
                          |SEG_C_Pin|SEG_D_Pin|SEG_E_Pin|SEG_F_Pin
                          |SEG_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001378:	2200      	movs	r2, #0
 800137a:	21ff      	movs	r1, #255	; 0xff
 800137c:	4820      	ldr	r0, [pc, #128]	; (8001400 <MX_GPIO_Init+0xf0>)
 800137e:	f000 fde2 	bl	8001f46 <HAL_GPIO_WritePin>
                          |EN0B4_Pin|EN1B5_Pin|EN2B6_Pin|EN3B7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : button1_Pin */
  GPIO_InitStruct.Pin = button1_Pin;
 8001382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001386:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001388:	2300      	movs	r3, #0
 800138a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800138c:	2301      	movs	r3, #1
 800138e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(button1_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 0310 	add.w	r3, r7, #16
 8001394:	4619      	mov	r1, r3
 8001396:	481b      	ldr	r0, [pc, #108]	; (8001404 <MX_GPIO_Init+0xf4>)
 8001398:	f000 fc44 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button2_Pin|button3_Pin;
 800139c:	2306      	movs	r3, #6
 800139e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a8:	f107 0310 	add.w	r3, r7, #16
 80013ac:	4619      	mov	r1, r3
 80013ae:	4813      	ldr	r0, [pc, #76]	; (80013fc <MX_GPIO_Init+0xec>)
 80013b0:	f000 fc38 	bl	8001c24 <HAL_GPIO_Init>
  /*Configure GPIO pins : LED_RED1_Pin LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED2_Pin
                           LED_GREEN2_Pin LED_YELLOW2_Pin SEG_A_Pin SEG_B_Pin
                           SEG_C_Pin SEG_D_Pin SEG_E_Pin SEG_F_Pin
                           SEG_G_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 80013b4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80013b8:	613b      	str	r3, [r7, #16]
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin|SEG_A_Pin|SEG_B_Pin
                          |SEG_C_Pin|SEG_D_Pin|SEG_E_Pin|SEG_F_Pin
                          |SEG_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2302      	movs	r3, #2
 80013c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f107 0310 	add.w	r3, r7, #16
 80013ca:	4619      	mov	r1, r3
 80013cc:	480b      	ldr	r0, [pc, #44]	; (80013fc <MX_GPIO_Init+0xec>)
 80013ce:	f000 fc29 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           EN0B4_Pin EN1B5_Pin EN2B6_Pin EN3B7_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80013d2:	23ff      	movs	r3, #255	; 0xff
 80013d4:	613b      	str	r3, [r7, #16]
                          |EN0B4_Pin|EN1B5_Pin|EN2B6_Pin|EN3B7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d6:	2301      	movs	r3, #1
 80013d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2302      	movs	r3, #2
 80013e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e2:	f107 0310 	add.w	r3, r7, #16
 80013e6:	4619      	mov	r1, r3
 80013e8:	4805      	ldr	r0, [pc, #20]	; (8001400 <MX_GPIO_Init+0xf0>)
 80013ea:	f000 fc1b 	bl	8001c24 <HAL_GPIO_Init>

}
 80013ee:	bf00      	nop
 80013f0:	3720      	adds	r7, #32
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40010800 	.word	0x40010800
 8001400:	40010c00 	.word	0x40010c00
 8001404:	40011000 	.word	0x40011000

08001408 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	SCH_updateTask();
 8001410:	f000 f8fc 	bl	800160c <SCH_updateTask>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001420:	b672      	cpsid	i
}
 8001422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001424:	e7fe      	b.n	8001424 <Error_Handler+0x8>

08001426 <createNode>:
 *      Author: ADMIN
 */

#include "scheduler.h"
Node *createNode(void(*pFunction), int delay, int period, int ID, Node *next)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b086      	sub	sp, #24
 800142a:	af00      	add	r7, sp, #0
 800142c:	60f8      	str	r0, [r7, #12]
 800142e:	60b9      	str	r1, [r7, #8]
 8001430:	607a      	str	r2, [r7, #4]
 8001432:	603b      	str	r3, [r7, #0]
    Node *newNode = (Node *)malloc(sizeof(Node)); // Cp pht b nh cho Node
 8001434:	2014      	movs	r0, #20
 8001436:	f001 fd99 	bl	8002f6c <malloc>
 800143a:	4603      	mov	r3, r0
 800143c:	617b      	str	r3, [r7, #20]
    if (newNode != NULL)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d00e      	beq.n	8001462 <createNode+0x3c>
    {
    	newNode->pTask = pFunction;
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	601a      	str	r2, [r3, #0]
        newNode->delay = delay;
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	605a      	str	r2, [r3, #4]
        newNode->period = period;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	609a      	str	r2, [r3, #8]
        newNode->ID = ID;
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	60da      	str	r2, [r3, #12]
        newNode->next = next;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	6a3a      	ldr	r2, [r7, #32]
 8001460:	611a      	str	r2, [r3, #16]
    }
    return newNode;
 8001462:	697b      	ldr	r3, [r7, #20]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <SCH_init>:
    SCH->time_skip = 0;
    SCH->head = SCH->tail = NULL;
    return SCH;
}
void SCH_init()
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	mainSCH = (SCH_task *)malloc(sizeof(SCH_task));
 8001470:	2010      	movs	r0, #16
 8001472:	f001 fd7b 	bl	8002f6c <malloc>
 8001476:	4603      	mov	r3, r0
 8001478:	461a      	mov	r2, r3
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <SCH_init+0x38>)
 800147c:	601a      	str	r2, [r3, #0]
	mainSCH->size = 0;
 800147e:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <SCH_init+0x38>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
	mainSCH->time_skip = 0;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <SCH_init+0x38>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
	mainSCH->head = mainSCH->tail = NULL;
 800148e:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <SCH_init+0x38>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	4a03      	ldr	r2, [pc, #12]	; (80014a4 <SCH_init+0x38>)
 8001498:	6812      	ldr	r2, [r2, #0]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	6093      	str	r3, [r2, #8]
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200000d0 	.word	0x200000d0

080014a8 <SCH_deleteHead>:
void SCH_deleteHead()
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
    Node *current = mainSCH->head;
 80014ae:	4b17      	ldr	r3, [pc, #92]	; (800150c <SCH_deleteHead+0x64>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	607b      	str	r3, [r7, #4]
    switch (mainSCH->size)
 80014b6:	4b15      	ldr	r3, [pc, #84]	; (800150c <SCH_deleteHead+0x64>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d021      	beq.n	8001504 <SCH_deleteHead+0x5c>
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d10f      	bne.n	80014e4 <SCH_deleteHead+0x3c>
    {
    case 0:
        return;
    case 1:
        mainSCH->head = NULL;
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <SCH_deleteHead+0x64>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
        mainSCH->tail = NULL;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <SCH_deleteHead+0x64>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
        mainSCH->size--;
 80014d4:	4b0d      	ldr	r3, [pc, #52]	; (800150c <SCH_deleteHead+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	3a01      	subs	r2, #1
 80014dc:	601a      	str	r2, [r3, #0]
        free(current);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f001 fd4c 	bl	8002f7c <free>
    default:
        mainSCH->head = mainSCH->head->next;
 80014e4:	4b09      	ldr	r3, [pc, #36]	; (800150c <SCH_deleteHead+0x64>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	4b08      	ldr	r3, [pc, #32]	; (800150c <SCH_deleteHead+0x64>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6912      	ldr	r2, [r2, #16]
 80014f0:	609a      	str	r2, [r3, #8]
        free(current);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f001 fd42 	bl	8002f7c <free>
        mainSCH->size--;
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <SCH_deleteHead+0x64>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	3a01      	subs	r2, #1
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	e000      	b.n	8001506 <SCH_deleteHead+0x5e>
        return;
 8001504:	bf00      	nop
    }
}
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200000d0 	.word	0x200000d0

08001510 <SCH_addTask>:
    	pFront = pEnd;
    	pEnd = pEnd->next;
    }
}
void SCH_addTask(void(*pFunction), int DELAY, int PERIOD, int ID)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	; 0x30
 8001514:	af02      	add	r7, sp, #8
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
 800151c:	603b      	str	r3, [r7, #0]
    Node *node = createNode(pFunction, DELAY, PERIOD, ID, NULL);
 800151e:	2300      	movs	r3, #0
 8001520:	9300      	str	r3, [sp, #0]
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	68b9      	ldr	r1, [r7, #8]
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	f7ff ff7c 	bl	8001426 <createNode>
 800152e:	61b8      	str	r0, [r7, #24]
    Node *pFront = NULL;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
    Node *pEnd = mainSCH->head;
 8001534:	4b34      	ldr	r3, [pc, #208]	; (8001608 <SCH_addTask+0xf8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	623b      	str	r3, [r7, #32]
    bool added = false;
 800153c:	2300      	movs	r3, #0
 800153e:	77fb      	strb	r3, [r7, #31]
    int tmp = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
    while ((pEnd != NULL) && (pEnd != mainSCH->tail->next))
 8001544:	e02c      	b.n	80015a0 <SCH_addTask+0x90>
    {
        tmp = node->delay - pEnd->delay;
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	6a3b      	ldr	r3, [r7, #32]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	617b      	str	r3, [r7, #20]
        if (tmp >= 0)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	2b00      	cmp	r3, #0
 8001556:	db03      	blt.n	8001560 <SCH_addTask+0x50>
        {
            node->delay = tmp;
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	e01a      	b.n	8001596 <SCH_addTask+0x86>
        }
        else if (tmp < 0)
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	2b00      	cmp	r3, #0
 8001564:	da17      	bge.n	8001596 <SCH_addTask+0x86>
        {
            node->next = pEnd;
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	6a3a      	ldr	r2, [r7, #32]
 800156a:	611a      	str	r2, [r3, #16]
            pEnd->delay = pEnd->delay - node->delay;
 800156c:	6a3b      	ldr	r3, [r7, #32]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	1ad2      	subs	r2, r2, r3
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	605a      	str	r2, [r3, #4]
            if (pFront)
 800157a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <SCH_addTask+0x78>
                pFront->next = node;
 8001580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	e003      	b.n	8001590 <SCH_addTask+0x80>
            else
            	mainSCH->head = node;
 8001588:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <SCH_addTask+0xf8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	609a      	str	r2, [r3, #8]
            added = true;
 8001590:	2301      	movs	r3, #1
 8001592:	77fb      	strb	r3, [r7, #31]
            break;
 8001594:	e00e      	b.n	80015b4 <SCH_addTask+0xa4>
        }
        pFront = pEnd;
 8001596:	6a3b      	ldr	r3, [r7, #32]
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
        pEnd = pEnd->next;
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	623b      	str	r3, [r7, #32]
    while ((pEnd != NULL) && (pEnd != mainSCH->tail->next))
 80015a0:	6a3b      	ldr	r3, [r7, #32]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d006      	beq.n	80015b4 <SCH_addTask+0xa4>
 80015a6:	4b18      	ldr	r3, [pc, #96]	; (8001608 <SCH_addTask+0xf8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	6a3a      	ldr	r2, [r7, #32]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d1c8      	bne.n	8001546 <SCH_addTask+0x36>
    }
    if (!added)
 80015b4:	7ffb      	ldrb	r3, [r7, #31]
 80015b6:	f083 0301 	eor.w	r3, r3, #1
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d019      	beq.n	80015f4 <SCH_addTask+0xe4>
    {
        if (mainSCH->head)
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <SCH_addTask+0xf8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00c      	beq.n	80015e4 <SCH_addTask+0xd4>
        {
            mainSCH->tail->next = node;
 80015ca:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <SCH_addTask+0xf8>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	611a      	str	r2, [r3, #16]
            mainSCH->tail = mainSCH->tail->next;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <SCH_addTask+0xf8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68da      	ldr	r2, [r3, #12]
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <SCH_addTask+0xf8>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	6912      	ldr	r2, [r2, #16]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	e007      	b.n	80015f4 <SCH_addTask+0xe4>
        }
        else
        {
            mainSCH->head = mainSCH->tail = node;
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <SCH_addTask+0xf8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	4a06      	ldr	r2, [pc, #24]	; (8001608 <SCH_addTask+0xf8>)
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	6093      	str	r3, [r2, #8]
        }
    }
    mainSCH->size++;
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <SCH_addTask+0xf8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	3201      	adds	r2, #1
 80015fc:	601a      	str	r2, [r3, #0]
}
 80015fe:	bf00      	nop
 8001600:	3728      	adds	r7, #40	; 0x28
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200000d0 	.word	0x200000d0

0800160c <SCH_updateTask>:
void SCH_updateTask()
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
    if(mainSCH->size > 0){
 8001610:	4b19      	ldr	r3, [pc, #100]	; (8001678 <SCH_updateTask+0x6c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	dd2a      	ble.n	8001670 <SCH_updateTask+0x64>
    	mainSCH->time_skip ++;
 800161a:	4b17      	ldr	r3, [pc, #92]	; (8001678 <SCH_updateTask+0x6c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	685a      	ldr	r2, [r3, #4]
 8001620:	3201      	adds	r2, #1
 8001622:	605a      	str	r2, [r3, #4]
    	if(mainSCH->head->delay >= mainSCH->time_skip) mainSCH->head->delay -= mainSCH->time_skip;
 8001624:	4b14      	ldr	r3, [pc, #80]	; (8001678 <SCH_updateTask+0x6c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	4b12      	ldr	r3, [pc, #72]	; (8001678 <SCH_updateTask+0x6c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	429a      	cmp	r2, r3
 8001634:	db0c      	blt.n	8001650 <SCH_updateTask+0x44>
 8001636:	4b10      	ldr	r3, [pc, #64]	; (8001678 <SCH_updateTask+0x6c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	6859      	ldr	r1, [r3, #4]
 800163e:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <SCH_updateTask+0x6c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <SCH_updateTask+0x6c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	1a8a      	subs	r2, r1, r2
 800164c:	605a      	str	r2, [r3, #4]
    		mainSCH->time_skip -= mainSCH->head->delay;
    		mainSCH->head->delay = 0;
    	}
    }

}
 800164e:	e00f      	b.n	8001670 <SCH_updateTask+0x64>
    		mainSCH->time_skip -= mainSCH->head->delay;
 8001650:	4b09      	ldr	r3, [pc, #36]	; (8001678 <SCH_updateTask+0x6c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6859      	ldr	r1, [r3, #4]
 8001656:	4b08      	ldr	r3, [pc, #32]	; (8001678 <SCH_updateTask+0x6c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	4b06      	ldr	r3, [pc, #24]	; (8001678 <SCH_updateTask+0x6c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1a8a      	subs	r2, r1, r2
 8001664:	605a      	str	r2, [r3, #4]
    		mainSCH->head->delay = 0;
 8001666:	4b04      	ldr	r3, [pc, #16]	; (8001678 <SCH_updateTask+0x6c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2200      	movs	r2, #0
 800166e:	605a      	str	r2, [r3, #4]
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	200000d0 	.word	0x200000d0

0800167c <SCH_dispatchTask>:
void SCH_dispatchTask()
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
    if (mainSCH->size > 0)
 8001682:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <SCH_dispatchTask+0x58>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	dd1e      	ble.n	80016ca <SCH_dispatchTask+0x4e>
    {

        Node *p = mainSCH->head;
 800168c:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <SCH_dispatchTask+0x58>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	607b      	str	r3, [r7, #4]
        while (p->delay == 0)
 8001694:	e015      	b.n	80016c2 <SCH_dispatchTask+0x46>
        {
            // Do task
        	(*p->pTask)();
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4798      	blx	r3
//        	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
            if (p->period > 0)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	dd09      	ble.n	80016b8 <SCH_dispatchTask+0x3c>
            {
                SCH_addTask(p->pTask, p->period, p->period, p->ID);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6899      	ldr	r1, [r3, #8]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	f7ff ff2c 	bl	8001510 <SCH_addTask>
            }
            p = p->next;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	607b      	str	r3, [r7, #4]
            SCH_deleteHead();
 80016be:	f7ff fef3 	bl	80014a8 <SCH_deleteHead>
        while (p->delay == 0)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0e5      	beq.n	8001696 <SCH_dispatchTask+0x1a>
        }
    }
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200000d0 	.word	0x200000d0

080016d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016de:	4b15      	ldr	r3, [pc, #84]	; (8001734 <HAL_MspInit+0x5c>)
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	4a14      	ldr	r2, [pc, #80]	; (8001734 <HAL_MspInit+0x5c>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6193      	str	r3, [r2, #24]
 80016ea:	4b12      	ldr	r3, [pc, #72]	; (8001734 <HAL_MspInit+0x5c>)
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <HAL_MspInit+0x5c>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a0e      	ldr	r2, [pc, #56]	; (8001734 <HAL_MspInit+0x5c>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <HAL_MspInit+0x5c>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800170e:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <HAL_MspInit+0x60>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	4a04      	ldr	r2, [pc, #16]	; (8001738 <HAL_MspInit+0x60>)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	40021000 	.word	0x40021000
 8001738:	40010000 	.word	0x40010000

0800173c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800174c:	d113      	bne.n	8001776 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <HAL_TIM_Base_MspInit+0x44>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	4a0b      	ldr	r2, [pc, #44]	; (8001780 <HAL_TIM_Base_MspInit+0x44>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	61d3      	str	r3, [r2, #28]
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_TIM_Base_MspInit+0x44>)
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	201c      	movs	r0, #28
 800176c:	f000 fa23 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001770:	201c      	movs	r0, #28
 8001772:	f000 fa3c 	bl	8001bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40021000 	.word	0x40021000

08001784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001788:	e7fe      	b.n	8001788 <NMI_Handler+0x4>

0800178a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800178e:	e7fe      	b.n	800178e <HardFault_Handler+0x4>

08001790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001794:	e7fe      	b.n	8001794 <MemManage_Handler+0x4>

08001796 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800179a:	e7fe      	b.n	800179a <BusFault_Handler+0x4>

0800179c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <UsageFault_Handler+0x4>

080017a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bc80      	pop	{r7}
 80017ac:	4770      	bx	lr

080017ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr

080017ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ca:	f000 f901 	bl	80019d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <TIM2_IRQHandler+0x10>)
 80017da:	f001 f85d 	bl	8002898 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000010c 	.word	0x2000010c

080017e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f0:	4a14      	ldr	r2, [pc, #80]	; (8001844 <_sbrk+0x5c>)
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <_sbrk+0x60>)
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <_sbrk+0x64>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d102      	bne.n	800180a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001804:	4b11      	ldr	r3, [pc, #68]	; (800184c <_sbrk+0x64>)
 8001806:	4a12      	ldr	r2, [pc, #72]	; (8001850 <_sbrk+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180a:	4b10      	ldr	r3, [pc, #64]	; (800184c <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	429a      	cmp	r2, r3
 8001816:	d207      	bcs.n	8001828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001818:	f001 fb7e 	bl	8002f18 <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	220c      	movs	r2, #12
 8001820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	e009      	b.n	800183c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <_sbrk+0x64>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	4a05      	ldr	r2, [pc, #20]	; (800184c <_sbrk+0x64>)
 8001838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183a:	68fb      	ldr	r3, [r7, #12]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20002800 	.word	0x20002800
 8001848:	00000400 	.word	0x00000400
 800184c:	200000d4 	.word	0x200000d4
 8001850:	20000190 	.word	0x20000190

08001854 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <setTimer>:

int timer_counter[NUM_TIMER];
int timer_flag[NUM_TIMER];
int timer_dura[NUM_TIMER] = {50, 1000, 250, 250, INT_MAX};

void setTimer(int index, int dura){
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 800186a:	4a0a      	ldr	r2, [pc, #40]	; (8001894 <setTimer+0x34>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2100      	movs	r1, #0
 8001870:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = dura / 10;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	4a08      	ldr	r2, [pc, #32]	; (8001898 <setTimer+0x38>)
 8001878:	fb82 1203 	smull	r1, r2, r2, r3
 800187c:	1092      	asrs	r2, r2, #2
 800187e:	17db      	asrs	r3, r3, #31
 8001880:	1ad2      	subs	r2, r2, r3
 8001882:	4906      	ldr	r1, [pc, #24]	; (800189c <setTimer+0x3c>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	20000168 	.word	0x20000168
 8001898:	66666667 	.word	0x66666667
 800189c:	20000154 	.word	0x20000154

080018a0 <runTimer>:
void runTimer(){
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_TIMER; i++){
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	e017      	b.n	80018dc <runTimer+0x3c>
		if(timer_counter[i] <= 0){
 80018ac:	4a10      	ldr	r2, [pc, #64]	; (80018f0 <runTimer+0x50>)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	dc05      	bgt.n	80018c4 <runTimer+0x24>
			timer_flag[i] = 1;
 80018b8:	4a0e      	ldr	r2, [pc, #56]	; (80018f4 <runTimer+0x54>)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2101      	movs	r1, #1
 80018be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80018c2:	e008      	b.n	80018d6 <runTimer+0x36>
		}
		else{
			timer_counter[i] --;
 80018c4:	4a0a      	ldr	r2, [pc, #40]	; (80018f0 <runTimer+0x50>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	4908      	ldr	r1, [pc, #32]	; (80018f0 <runTimer+0x50>)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < NUM_TIMER; i++){
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3301      	adds	r3, #1
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b04      	cmp	r3, #4
 80018e0:	dde4      	ble.n	80018ac <runTimer+0xc>
		}
	}
}
 80018e2:	bf00      	nop
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000154 	.word	0x20000154
 80018f4:	20000168 	.word	0x20000168

080018f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018f8:	f7ff ffac 	bl	8001854 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018fc:	480b      	ldr	r0, [pc, #44]	; (800192c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018fe:	490c      	ldr	r1, [pc, #48]	; (8001930 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001900:	4a0c      	ldr	r2, [pc, #48]	; (8001934 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001904:	e002      	b.n	800190c <LoopCopyDataInit>

08001906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190a:	3304      	adds	r3, #4

0800190c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800190c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001910:	d3f9      	bcc.n	8001906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001912:	4a09      	ldr	r2, [pc, #36]	; (8001938 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001914:	4c09      	ldr	r4, [pc, #36]	; (800193c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001918:	e001      	b.n	800191e <LoopFillZerobss>

0800191a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800191c:	3204      	adds	r2, #4

0800191e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001920:	d3fb      	bcc.n	800191a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001922:	f001 faff 	bl	8002f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001926:	f7ff fc2d 	bl	8001184 <main>
  bx lr
 800192a:	4770      	bx	lr
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001934:	08003168 	.word	0x08003168
  ldr r2, =_sbss
 8001938:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 800193c:	20000190 	.word	0x20000190

08001940 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC1_2_IRQHandler>
	...

08001944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <HAL_Init+0x28>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a07      	ldr	r2, [pc, #28]	; (800196c <HAL_Init+0x28>)
 800194e:	f043 0310 	orr.w	r3, r3, #16
 8001952:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001954:	2003      	movs	r0, #3
 8001956:	f000 f923 	bl	8001ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800195a:	200f      	movs	r0, #15
 800195c:	f000 f808 	bl	8001970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001960:	f7ff feba 	bl	80016d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40022000 	.word	0x40022000

08001970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001978:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <HAL_InitTick+0x54>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <HAL_InitTick+0x58>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001986:	fbb3 f3f1 	udiv	r3, r3, r1
 800198a:	fbb2 f3f3 	udiv	r3, r2, r3
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f93b 	bl	8001c0a <HAL_SYSTICK_Config>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e00e      	b.n	80019bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b0f      	cmp	r3, #15
 80019a2:	d80a      	bhi.n	80019ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a4:	2200      	movs	r2, #0
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f000 f903 	bl	8001bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b0:	4a06      	ldr	r2, [pc, #24]	; (80019cc <HAL_InitTick+0x5c>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
 80019b8:	e000      	b.n	80019bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000010 	.word	0x20000010
 80019c8:	2000002c 	.word	0x2000002c
 80019cc:	20000028 	.word	0x20000028

080019d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_IncTick+0x1c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <HAL_IncTick+0x20>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a03      	ldr	r2, [pc, #12]	; (80019f0 <HAL_IncTick+0x20>)
 80019e2:	6013      	str	r3, [r2, #0]
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr
 80019ec:	2000002c 	.word	0x2000002c
 80019f0:	2000017c 	.word	0x2000017c

080019f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return uwTick;
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <HAL_GetTick+0x10>)
 80019fa:	681b      	ldr	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	2000017c 	.word	0x2000017c

08001a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <__NVIC_SetPriorityGrouping+0x44>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a24:	4013      	ands	r3, r2
 8001a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a3a:	4a04      	ldr	r2, [pc, #16]	; (8001a4c <__NVIC_SetPriorityGrouping+0x44>)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	60d3      	str	r3, [r2, #12]
}
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a54:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <__NVIC_GetPriorityGrouping+0x18>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	f003 0307 	and.w	r3, r3, #7
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	db0b      	blt.n	8001a96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	f003 021f 	and.w	r2, r3, #31
 8001a84:	4906      	ldr	r1, [pc, #24]	; (8001aa0 <__NVIC_EnableIRQ+0x34>)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	095b      	lsrs	r3, r3, #5
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e100 	.word	0xe000e100

08001aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6039      	str	r1, [r7, #0]
 8001aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	db0a      	blt.n	8001ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	490c      	ldr	r1, [pc, #48]	; (8001af0 <__NVIC_SetPriority+0x4c>)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	0112      	lsls	r2, r2, #4
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001acc:	e00a      	b.n	8001ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	4908      	ldr	r1, [pc, #32]	; (8001af4 <__NVIC_SetPriority+0x50>)
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	3b04      	subs	r3, #4
 8001adc:	0112      	lsls	r2, r2, #4
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	761a      	strb	r2, [r3, #24]
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000e100 	.word	0xe000e100
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b089      	sub	sp, #36	; 0x24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f1c3 0307 	rsb	r3, r3, #7
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	bf28      	it	cs
 8001b16:	2304      	movcs	r3, #4
 8001b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	2b06      	cmp	r3, #6
 8001b20:	d902      	bls.n	8001b28 <NVIC_EncodePriority+0x30>
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	3b03      	subs	r3, #3
 8001b26:	e000      	b.n	8001b2a <NVIC_EncodePriority+0x32>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43da      	mvns	r2, r3
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b40:	f04f 31ff 	mov.w	r1, #4294967295
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4a:	43d9      	mvns	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b50:	4313      	orrs	r3, r2
         );
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3724      	adds	r7, #36	; 0x24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b6c:	d301      	bcc.n	8001b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00f      	b.n	8001b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b72:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <SysTick_Config+0x40>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7a:	210f      	movs	r1, #15
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f7ff ff90 	bl	8001aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <SysTick_Config+0x40>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8a:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <SysTick_Config+0x40>)
 8001b8c:	2207      	movs	r2, #7
 8001b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff2d 	bl	8001a08 <__NVIC_SetPriorityGrouping>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc8:	f7ff ff42 	bl	8001a50 <__NVIC_GetPriorityGrouping>
 8001bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff ff90 	bl	8001af8 <NVIC_EncodePriority>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff5f 	bl	8001aa4 <__NVIC_SetPriority>
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff35 	bl	8001a6c <__NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffa2 	bl	8001b5c <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b08b      	sub	sp, #44	; 0x2c
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c32:	2300      	movs	r3, #0
 8001c34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c36:	e148      	b.n	8001eca <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	f040 8137 	bne.w	8001ec4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	4aa3      	ldr	r2, [pc, #652]	; (8001ee8 <HAL_GPIO_Init+0x2c4>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d05e      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c60:	4aa1      	ldr	r2, [pc, #644]	; (8001ee8 <HAL_GPIO_Init+0x2c4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d875      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c66:	4aa1      	ldr	r2, [pc, #644]	; (8001eec <HAL_GPIO_Init+0x2c8>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d058      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c6c:	4a9f      	ldr	r2, [pc, #636]	; (8001eec <HAL_GPIO_Init+0x2c8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d86f      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c72:	4a9f      	ldr	r2, [pc, #636]	; (8001ef0 <HAL_GPIO_Init+0x2cc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d052      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c78:	4a9d      	ldr	r2, [pc, #628]	; (8001ef0 <HAL_GPIO_Init+0x2cc>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d869      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c7e:	4a9d      	ldr	r2, [pc, #628]	; (8001ef4 <HAL_GPIO_Init+0x2d0>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d04c      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c84:	4a9b      	ldr	r2, [pc, #620]	; (8001ef4 <HAL_GPIO_Init+0x2d0>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d863      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c8a:	4a9b      	ldr	r2, [pc, #620]	; (8001ef8 <HAL_GPIO_Init+0x2d4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d046      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c90:	4a99      	ldr	r2, [pc, #612]	; (8001ef8 <HAL_GPIO_Init+0x2d4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d85d      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c96:	2b12      	cmp	r3, #18
 8001c98:	d82a      	bhi.n	8001cf0 <HAL_GPIO_Init+0xcc>
 8001c9a:	2b12      	cmp	r3, #18
 8001c9c:	d859      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c9e:	a201      	add	r2, pc, #4	; (adr r2, 8001ca4 <HAL_GPIO_Init+0x80>)
 8001ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca4:	08001d1f 	.word	0x08001d1f
 8001ca8:	08001cf9 	.word	0x08001cf9
 8001cac:	08001d0b 	.word	0x08001d0b
 8001cb0:	08001d4d 	.word	0x08001d4d
 8001cb4:	08001d53 	.word	0x08001d53
 8001cb8:	08001d53 	.word	0x08001d53
 8001cbc:	08001d53 	.word	0x08001d53
 8001cc0:	08001d53 	.word	0x08001d53
 8001cc4:	08001d53 	.word	0x08001d53
 8001cc8:	08001d53 	.word	0x08001d53
 8001ccc:	08001d53 	.word	0x08001d53
 8001cd0:	08001d53 	.word	0x08001d53
 8001cd4:	08001d53 	.word	0x08001d53
 8001cd8:	08001d53 	.word	0x08001d53
 8001cdc:	08001d53 	.word	0x08001d53
 8001ce0:	08001d53 	.word	0x08001d53
 8001ce4:	08001d53 	.word	0x08001d53
 8001ce8:	08001d01 	.word	0x08001d01
 8001cec:	08001d15 	.word	0x08001d15
 8001cf0:	4a82      	ldr	r2, [pc, #520]	; (8001efc <HAL_GPIO_Init+0x2d8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d013      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cf6:	e02c      	b.n	8001d52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	623b      	str	r3, [r7, #32]
          break;
 8001cfe:	e029      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	3304      	adds	r3, #4
 8001d06:	623b      	str	r3, [r7, #32]
          break;
 8001d08:	e024      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	3308      	adds	r3, #8
 8001d10:	623b      	str	r3, [r7, #32]
          break;
 8001d12:	e01f      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	330c      	adds	r3, #12
 8001d1a:	623b      	str	r3, [r7, #32]
          break;
 8001d1c:	e01a      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d102      	bne.n	8001d2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d26:	2304      	movs	r3, #4
 8001d28:	623b      	str	r3, [r7, #32]
          break;
 8001d2a:	e013      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d105      	bne.n	8001d40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d34:	2308      	movs	r3, #8
 8001d36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69fa      	ldr	r2, [r7, #28]
 8001d3c:	611a      	str	r2, [r3, #16]
          break;
 8001d3e:	e009      	b.n	8001d54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d40:	2308      	movs	r3, #8
 8001d42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	615a      	str	r2, [r3, #20]
          break;
 8001d4a:	e003      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	623b      	str	r3, [r7, #32]
          break;
 8001d50:	e000      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          break;
 8001d52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	2bff      	cmp	r3, #255	; 0xff
 8001d58:	d801      	bhi.n	8001d5e <HAL_GPIO_Init+0x13a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	e001      	b.n	8001d62 <HAL_GPIO_Init+0x13e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3304      	adds	r3, #4
 8001d62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	2bff      	cmp	r3, #255	; 0xff
 8001d68:	d802      	bhi.n	8001d70 <HAL_GPIO_Init+0x14c>
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	e002      	b.n	8001d76 <HAL_GPIO_Init+0x152>
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	3b08      	subs	r3, #8
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	210f      	movs	r1, #15
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	fa01 f303 	lsl.w	r3, r1, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	401a      	ands	r2, r3
 8001d88:	6a39      	ldr	r1, [r7, #32]
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d90:	431a      	orrs	r2, r3
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f000 8090 	beq.w	8001ec4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001da4:	4b56      	ldr	r3, [pc, #344]	; (8001f00 <HAL_GPIO_Init+0x2dc>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	4a55      	ldr	r2, [pc, #340]	; (8001f00 <HAL_GPIO_Init+0x2dc>)
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	6193      	str	r3, [r2, #24]
 8001db0:	4b53      	ldr	r3, [pc, #332]	; (8001f00 <HAL_GPIO_Init+0x2dc>)
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dbc:	4a51      	ldr	r2, [pc, #324]	; (8001f04 <HAL_GPIO_Init+0x2e0>)
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	089b      	lsrs	r3, r3, #2
 8001dc2:	3302      	adds	r3, #2
 8001dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	220f      	movs	r2, #15
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a49      	ldr	r2, [pc, #292]	; (8001f08 <HAL_GPIO_Init+0x2e4>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d00d      	beq.n	8001e04 <HAL_GPIO_Init+0x1e0>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a48      	ldr	r2, [pc, #288]	; (8001f0c <HAL_GPIO_Init+0x2e8>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d007      	beq.n	8001e00 <HAL_GPIO_Init+0x1dc>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_GPIO_Init+0x2ec>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d101      	bne.n	8001dfc <HAL_GPIO_Init+0x1d8>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e004      	b.n	8001e06 <HAL_GPIO_Init+0x1e2>
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e002      	b.n	8001e06 <HAL_GPIO_Init+0x1e2>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <HAL_GPIO_Init+0x1e2>
 8001e04:	2300      	movs	r3, #0
 8001e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e08:	f002 0203 	and.w	r2, r2, #3
 8001e0c:	0092      	lsls	r2, r2, #2
 8001e0e:	4093      	lsls	r3, r2
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e16:	493b      	ldr	r1, [pc, #236]	; (8001f04 <HAL_GPIO_Init+0x2e0>)
 8001e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1a:	089b      	lsrs	r3, r3, #2
 8001e1c:	3302      	adds	r3, #2
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d006      	beq.n	8001e3e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e30:	4b38      	ldr	r3, [pc, #224]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	4937      	ldr	r1, [pc, #220]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	608b      	str	r3, [r1, #8]
 8001e3c:	e006      	b.n	8001e4c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e3e:	4b35      	ldr	r3, [pc, #212]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e40:	689a      	ldr	r2, [r3, #8]
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	4933      	ldr	r1, [pc, #204]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d006      	beq.n	8001e66 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e58:	4b2e      	ldr	r3, [pc, #184]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e5a:	68da      	ldr	r2, [r3, #12]
 8001e5c:	492d      	ldr	r1, [pc, #180]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	60cb      	str	r3, [r1, #12]
 8001e64:	e006      	b.n	8001e74 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e66:	4b2b      	ldr	r3, [pc, #172]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e68:	68da      	ldr	r2, [r3, #12]
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	4929      	ldr	r1, [pc, #164]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d006      	beq.n	8001e8e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e80:	4b24      	ldr	r3, [pc, #144]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	4923      	ldr	r1, [pc, #140]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	604b      	str	r3, [r1, #4]
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e8e:	4b21      	ldr	r3, [pc, #132]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	491f      	ldr	r1, [pc, #124]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d006      	beq.n	8001eb6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4919      	ldr	r1, [pc, #100]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	600b      	str	r3, [r1, #0]
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001eb6:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	4915      	ldr	r1, [pc, #84]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f47f aeaf 	bne.w	8001c38 <HAL_GPIO_Init+0x14>
  }
}
 8001eda:	bf00      	nop
 8001edc:	bf00      	nop
 8001ede:	372c      	adds	r7, #44	; 0x2c
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	10320000 	.word	0x10320000
 8001eec:	10310000 	.word	0x10310000
 8001ef0:	10220000 	.word	0x10220000
 8001ef4:	10210000 	.word	0x10210000
 8001ef8:	10120000 	.word	0x10120000
 8001efc:	10110000 	.word	0x10110000
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40010000 	.word	0x40010000
 8001f08:	40010800 	.word	0x40010800
 8001f0c:	40010c00 	.word	0x40010c00
 8001f10:	40011000 	.word	0x40011000
 8001f14:	40010400 	.word	0x40010400

08001f18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	887b      	ldrh	r3, [r7, #2]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d002      	beq.n	8001f36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f30:	2301      	movs	r3, #1
 8001f32:	73fb      	strb	r3, [r7, #15]
 8001f34:	e001      	b.n	8001f3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr

08001f46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	807b      	strh	r3, [r7, #2]
 8001f52:	4613      	mov	r3, r2
 8001f54:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f56:	787b      	ldrb	r3, [r7, #1]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f5c:	887a      	ldrh	r2, [r7, #2]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f62:	e003      	b.n	8001f6c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f64:	887b      	ldrh	r3, [r7, #2]
 8001f66:	041a      	lsls	r2, r3, #16
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	611a      	str	r2, [r3, #16]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b085      	sub	sp, #20
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f88:	887a      	ldrh	r2, [r7, #2]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	041a      	lsls	r2, r3, #16
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	887b      	ldrh	r3, [r7, #2]
 8001f96:	400b      	ands	r3, r1
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	611a      	str	r2, [r3, #16]
}
 8001f9e:	bf00      	nop
 8001fa0:	3714      	adds	r7, #20
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e26c      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 8087 	beq.w	80020d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fc8:	4b92      	ldr	r3, [pc, #584]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 030c 	and.w	r3, r3, #12
 8001fd0:	2b04      	cmp	r3, #4
 8001fd2:	d00c      	beq.n	8001fee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fd4:	4b8f      	ldr	r3, [pc, #572]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d112      	bne.n	8002006 <HAL_RCC_OscConfig+0x5e>
 8001fe0:	4b8c      	ldr	r3, [pc, #560]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fec:	d10b      	bne.n	8002006 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fee:	4b89      	ldr	r3, [pc, #548]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d06c      	beq.n	80020d4 <HAL_RCC_OscConfig+0x12c>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d168      	bne.n	80020d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e246      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800200e:	d106      	bne.n	800201e <HAL_RCC_OscConfig+0x76>
 8002010:	4b80      	ldr	r3, [pc, #512]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a7f      	ldr	r2, [pc, #508]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	e02e      	b.n	800207c <HAL_RCC_OscConfig+0xd4>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10c      	bne.n	8002040 <HAL_RCC_OscConfig+0x98>
 8002026:	4b7b      	ldr	r3, [pc, #492]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a7a      	ldr	r2, [pc, #488]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800202c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002030:	6013      	str	r3, [r2, #0]
 8002032:	4b78      	ldr	r3, [pc, #480]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a77      	ldr	r2, [pc, #476]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002038:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	e01d      	b.n	800207c <HAL_RCC_OscConfig+0xd4>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002048:	d10c      	bne.n	8002064 <HAL_RCC_OscConfig+0xbc>
 800204a:	4b72      	ldr	r3, [pc, #456]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a71      	ldr	r2, [pc, #452]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b6f      	ldr	r3, [pc, #444]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a6e      	ldr	r2, [pc, #440]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800205c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002060:	6013      	str	r3, [r2, #0]
 8002062:	e00b      	b.n	800207c <HAL_RCC_OscConfig+0xd4>
 8002064:	4b6b      	ldr	r3, [pc, #428]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a6a      	ldr	r2, [pc, #424]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800206a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b68      	ldr	r3, [pc, #416]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a67      	ldr	r2, [pc, #412]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800207a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d013      	beq.n	80020ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fcb6 	bl	80019f4 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fcb2 	bl	80019f4 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1fa      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209e:	4b5d      	ldr	r3, [pc, #372]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0f0      	beq.n	800208c <HAL_RCC_OscConfig+0xe4>
 80020aa:	e014      	b.n	80020d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ac:	f7ff fca2 	bl	80019f4 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b4:	f7ff fc9e 	bl	80019f4 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b64      	cmp	r3, #100	; 0x64
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e1e6      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c6:	4b53      	ldr	r3, [pc, #332]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f0      	bne.n	80020b4 <HAL_RCC_OscConfig+0x10c>
 80020d2:	e000      	b.n	80020d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d063      	beq.n	80021aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020e2:	4b4c      	ldr	r3, [pc, #304]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020ee:	4b49      	ldr	r3, [pc, #292]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	2b08      	cmp	r3, #8
 80020f8:	d11c      	bne.n	8002134 <HAL_RCC_OscConfig+0x18c>
 80020fa:	4b46      	ldr	r3, [pc, #280]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d116      	bne.n	8002134 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002106:	4b43      	ldr	r3, [pc, #268]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_OscConfig+0x176>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d001      	beq.n	800211e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e1ba      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211e:	4b3d      	ldr	r3, [pc, #244]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	4939      	ldr	r1, [pc, #228]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	e03a      	b.n	80021aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800213c:	4b36      	ldr	r3, [pc, #216]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800213e:	2201      	movs	r2, #1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002142:	f7ff fc57 	bl	80019f4 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800214a:	f7ff fc53 	bl	80019f4 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e19b      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215c:	4b2d      	ldr	r3, [pc, #180]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002168:	4b2a      	ldr	r3, [pc, #168]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4927      	ldr	r1, [pc, #156]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e015      	b.n	80021aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800217e:	4b26      	ldr	r3, [pc, #152]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002184:	f7ff fc36 	bl	80019f4 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218c:	f7ff fc32 	bl	80019f4 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e17a      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d03a      	beq.n	800222c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d019      	beq.n	80021f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021be:	4b17      	ldr	r3, [pc, #92]	; (800221c <HAL_RCC_OscConfig+0x274>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c4:	f7ff fc16 	bl	80019f4 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff fc12 	bl	80019f4 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e15a      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021de:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021ea:	2001      	movs	r0, #1
 80021ec:	f000 fa9a 	bl	8002724 <RCC_Delay>
 80021f0:	e01c      	b.n	800222c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021f2:	4b0a      	ldr	r3, [pc, #40]	; (800221c <HAL_RCC_OscConfig+0x274>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f8:	f7ff fbfc 	bl	80019f4 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021fe:	e00f      	b.n	8002220 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002200:	f7ff fbf8 	bl	80019f4 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d908      	bls.n	8002220 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e140      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
 8002212:	bf00      	nop
 8002214:	40021000 	.word	0x40021000
 8002218:	42420000 	.word	0x42420000
 800221c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002220:	4b9e      	ldr	r3, [pc, #632]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1e9      	bne.n	8002200 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80a6 	beq.w	8002386 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800223e:	4b97      	ldr	r3, [pc, #604]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10d      	bne.n	8002266 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800224a:	4b94      	ldr	r3, [pc, #592]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	4a93      	ldr	r2, [pc, #588]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002254:	61d3      	str	r3, [r2, #28]
 8002256:	4b91      	ldr	r3, [pc, #580]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002262:	2301      	movs	r3, #1
 8002264:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002266:	4b8e      	ldr	r3, [pc, #568]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226e:	2b00      	cmp	r3, #0
 8002270:	d118      	bne.n	80022a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002272:	4b8b      	ldr	r3, [pc, #556]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a8a      	ldr	r2, [pc, #552]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 8002278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227e:	f7ff fbb9 	bl	80019f4 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002286:	f7ff fbb5 	bl	80019f4 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b64      	cmp	r3, #100	; 0x64
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0fd      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002298:	4b81      	ldr	r3, [pc, #516]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f0      	beq.n	8002286 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d106      	bne.n	80022ba <HAL_RCC_OscConfig+0x312>
 80022ac:	4b7b      	ldr	r3, [pc, #492]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	4a7a      	ldr	r2, [pc, #488]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6213      	str	r3, [r2, #32]
 80022b8:	e02d      	b.n	8002316 <HAL_RCC_OscConfig+0x36e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10c      	bne.n	80022dc <HAL_RCC_OscConfig+0x334>
 80022c2:	4b76      	ldr	r3, [pc, #472]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	4a75      	ldr	r2, [pc, #468]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022c8:	f023 0301 	bic.w	r3, r3, #1
 80022cc:	6213      	str	r3, [r2, #32]
 80022ce:	4b73      	ldr	r3, [pc, #460]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	4a72      	ldr	r2, [pc, #456]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022d4:	f023 0304 	bic.w	r3, r3, #4
 80022d8:	6213      	str	r3, [r2, #32]
 80022da:	e01c      	b.n	8002316 <HAL_RCC_OscConfig+0x36e>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	2b05      	cmp	r3, #5
 80022e2:	d10c      	bne.n	80022fe <HAL_RCC_OscConfig+0x356>
 80022e4:	4b6d      	ldr	r3, [pc, #436]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	4a6c      	ldr	r2, [pc, #432]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022ea:	f043 0304 	orr.w	r3, r3, #4
 80022ee:	6213      	str	r3, [r2, #32]
 80022f0:	4b6a      	ldr	r3, [pc, #424]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	4a69      	ldr	r2, [pc, #420]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6213      	str	r3, [r2, #32]
 80022fc:	e00b      	b.n	8002316 <HAL_RCC_OscConfig+0x36e>
 80022fe:	4b67      	ldr	r3, [pc, #412]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	4a66      	ldr	r2, [pc, #408]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002304:	f023 0301 	bic.w	r3, r3, #1
 8002308:	6213      	str	r3, [r2, #32]
 800230a:	4b64      	ldr	r3, [pc, #400]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	4a63      	ldr	r2, [pc, #396]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002310:	f023 0304 	bic.w	r3, r3, #4
 8002314:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d015      	beq.n	800234a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231e:	f7ff fb69 	bl	80019f4 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002324:	e00a      	b.n	800233c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002326:	f7ff fb65 	bl	80019f4 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	f241 3288 	movw	r2, #5000	; 0x1388
 8002334:	4293      	cmp	r3, r2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e0ab      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800233c:	4b57      	ldr	r3, [pc, #348]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0ee      	beq.n	8002326 <HAL_RCC_OscConfig+0x37e>
 8002348:	e014      	b.n	8002374 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234a:	f7ff fb53 	bl	80019f4 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7ff fb4f 	bl	80019f4 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e095      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002368:	4b4c      	ldr	r3, [pc, #304]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1ee      	bne.n	8002352 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d105      	bne.n	8002386 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237a:	4b48      	ldr	r3, [pc, #288]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	4a47      	ldr	r2, [pc, #284]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002380:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002384:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 8081 	beq.w	8002492 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002390:	4b42      	ldr	r3, [pc, #264]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 030c 	and.w	r3, r3, #12
 8002398:	2b08      	cmp	r3, #8
 800239a:	d061      	beq.n	8002460 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d146      	bne.n	8002432 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a4:	4b3f      	ldr	r3, [pc, #252]	; (80024a4 <HAL_RCC_OscConfig+0x4fc>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023aa:	f7ff fb23 	bl	80019f4 <HAL_GetTick>
 80023ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b2:	f7ff fb1f 	bl	80019f4 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e067      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c4:	4b35      	ldr	r3, [pc, #212]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1f0      	bne.n	80023b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d8:	d108      	bne.n	80023ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023da:	4b30      	ldr	r3, [pc, #192]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	492d      	ldr	r1, [pc, #180]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023ec:	4b2b      	ldr	r3, [pc, #172]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a19      	ldr	r1, [r3, #32]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fc:	430b      	orrs	r3, r1
 80023fe:	4927      	ldr	r1, [pc, #156]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002404:	4b27      	ldr	r3, [pc, #156]	; (80024a4 <HAL_RCC_OscConfig+0x4fc>)
 8002406:	2201      	movs	r2, #1
 8002408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240a:	f7ff faf3 	bl	80019f4 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002412:	f7ff faef 	bl	80019f4 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e037      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002424:	4b1d      	ldr	r3, [pc, #116]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x46a>
 8002430:	e02f      	b.n	8002492 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002432:	4b1c      	ldr	r3, [pc, #112]	; (80024a4 <HAL_RCC_OscConfig+0x4fc>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7ff fadc 	bl	80019f4 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002440:	f7ff fad8 	bl	80019f4 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e020      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002452:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x498>
 800245e:	e018      	b.n	8002492 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e013      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800246c:	4b0b      	ldr	r3, [pc, #44]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	429a      	cmp	r2, r3
 800247e:	d106      	bne.n	800248e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d001      	beq.n	8002492 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e000      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40021000 	.word	0x40021000
 80024a0:	40007000 	.word	0x40007000
 80024a4:	42420060 	.word	0x42420060

080024a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0d0      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024bc:	4b6a      	ldr	r3, [pc, #424]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d910      	bls.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b67      	ldr	r3, [pc, #412]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 0207 	bic.w	r2, r3, #7
 80024d2:	4965      	ldr	r1, [pc, #404]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024da:	4b63      	ldr	r3, [pc, #396]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d001      	beq.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0b8      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d020      	beq.n	800253a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002504:	4b59      	ldr	r3, [pc, #356]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a58      	ldr	r2, [pc, #352]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800250e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0308 	and.w	r3, r3, #8
 8002518:	2b00      	cmp	r3, #0
 800251a:	d005      	beq.n	8002528 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800251c:	4b53      	ldr	r3, [pc, #332]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	4a52      	ldr	r2, [pc, #328]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002526:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002528:	4b50      	ldr	r3, [pc, #320]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	494d      	ldr	r1, [pc, #308]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	4313      	orrs	r3, r2
 8002538:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d040      	beq.n	80025c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d107      	bne.n	800255e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254e:	4b47      	ldr	r3, [pc, #284]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d115      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e07f      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d107      	bne.n	8002576 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002566:	4b41      	ldr	r3, [pc, #260]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e073      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002576:	4b3d      	ldr	r3, [pc, #244]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e06b      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002586:	4b39      	ldr	r3, [pc, #228]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f023 0203 	bic.w	r2, r3, #3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4936      	ldr	r1, [pc, #216]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002598:	f7ff fa2c 	bl	80019f4 <HAL_GetTick>
 800259c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	e00a      	b.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a0:	f7ff fa28 	bl	80019f4 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e053      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b6:	4b2d      	ldr	r3, [pc, #180]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 020c 	and.w	r2, r3, #12
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d1eb      	bne.n	80025a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025c8:	4b27      	ldr	r3, [pc, #156]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d210      	bcs.n	80025f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d6:	4b24      	ldr	r3, [pc, #144]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 0207 	bic.w	r2, r3, #7
 80025de:	4922      	ldr	r1, [pc, #136]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e6:	4b20      	ldr	r3, [pc, #128]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d001      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e032      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d008      	beq.n	8002616 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002604:	4b19      	ldr	r3, [pc, #100]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4916      	ldr	r1, [pc, #88]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	4313      	orrs	r3, r2
 8002614:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	2b00      	cmp	r3, #0
 8002620:	d009      	beq.n	8002636 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	490e      	ldr	r1, [pc, #56]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002632:	4313      	orrs	r3, r2
 8002634:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002636:	f000 f821 	bl	800267c <HAL_RCC_GetSysClockFreq>
 800263a:	4602      	mov	r2, r0
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	490a      	ldr	r1, [pc, #40]	; (8002670 <HAL_RCC_ClockConfig+0x1c8>)
 8002648:	5ccb      	ldrb	r3, [r1, r3]
 800264a:	fa22 f303 	lsr.w	r3, r2, r3
 800264e:	4a09      	ldr	r2, [pc, #36]	; (8002674 <HAL_RCC_ClockConfig+0x1cc>)
 8002650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002652:	4b09      	ldr	r3, [pc, #36]	; (8002678 <HAL_RCC_ClockConfig+0x1d0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff f98a 	bl	8001970 <HAL_InitTick>

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40022000 	.word	0x40022000
 800266c:	40021000 	.word	0x40021000
 8002670:	0800313c 	.word	0x0800313c
 8002674:	20000010 	.word	0x20000010
 8002678:	20000028 	.word	0x20000028

0800267c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800267c:	b480      	push	{r7}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	2300      	movs	r3, #0
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	2300      	movs	r3, #0
 8002690:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002696:	4b1e      	ldr	r3, [pc, #120]	; (8002710 <HAL_RCC_GetSysClockFreq+0x94>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d002      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0x30>
 80026a6:	2b08      	cmp	r3, #8
 80026a8:	d003      	beq.n	80026b2 <HAL_RCC_GetSysClockFreq+0x36>
 80026aa:	e027      	b.n	80026fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026ac:	4b19      	ldr	r3, [pc, #100]	; (8002714 <HAL_RCC_GetSysClockFreq+0x98>)
 80026ae:	613b      	str	r3, [r7, #16]
      break;
 80026b0:	e027      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	0c9b      	lsrs	r3, r3, #18
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	4a17      	ldr	r2, [pc, #92]	; (8002718 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026bc:	5cd3      	ldrb	r3, [r2, r3]
 80026be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d010      	beq.n	80026ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026ca:	4b11      	ldr	r3, [pc, #68]	; (8002710 <HAL_RCC_GetSysClockFreq+0x94>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	0c5b      	lsrs	r3, r3, #17
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	4a11      	ldr	r2, [pc, #68]	; (800271c <HAL_RCC_GetSysClockFreq+0xa0>)
 80026d6:	5cd3      	ldrb	r3, [r2, r3]
 80026d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a0d      	ldr	r2, [pc, #52]	; (8002714 <HAL_RCC_GetSysClockFreq+0x98>)
 80026de:	fb02 f203 	mul.w	r2, r2, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	e004      	b.n	80026f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a0c      	ldr	r2, [pc, #48]	; (8002720 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026f0:	fb02 f303 	mul.w	r3, r2, r3
 80026f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	613b      	str	r3, [r7, #16]
      break;
 80026fa:	e002      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026fc:	4b05      	ldr	r3, [pc, #20]	; (8002714 <HAL_RCC_GetSysClockFreq+0x98>)
 80026fe:	613b      	str	r3, [r7, #16]
      break;
 8002700:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002702:	693b      	ldr	r3, [r7, #16]
}
 8002704:	4618      	mov	r0, r3
 8002706:	371c      	adds	r7, #28
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40021000 	.word	0x40021000
 8002714:	007a1200 	.word	0x007a1200
 8002718:	0800314c 	.word	0x0800314c
 800271c:	0800315c 	.word	0x0800315c
 8002720:	003d0900 	.word	0x003d0900

08002724 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800272c:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <RCC_Delay+0x34>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0a      	ldr	r2, [pc, #40]	; (800275c <RCC_Delay+0x38>)
 8002732:	fba2 2303 	umull	r2, r3, r2, r3
 8002736:	0a5b      	lsrs	r3, r3, #9
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	fb02 f303 	mul.w	r3, r2, r3
 800273e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002740:	bf00      	nop
  }
  while (Delay --);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	1e5a      	subs	r2, r3, #1
 8002746:	60fa      	str	r2, [r7, #12]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f9      	bne.n	8002740 <RCC_Delay+0x1c>
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr
 8002758:	20000010 	.word	0x20000010
 800275c:	10624dd3 	.word	0x10624dd3

08002760 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e041      	b.n	80027f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d106      	bne.n	800278c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7fe ffd8 	bl	800173c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3304      	adds	r3, #4
 800279c:	4619      	mov	r1, r3
 800279e:	4610      	mov	r0, r2
 80027a0:	f000 fa56 	bl	8002c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b01      	cmp	r3, #1
 8002812:	d001      	beq.n	8002818 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e035      	b.n	8002884 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a16      	ldr	r2, [pc, #88]	; (8002890 <HAL_TIM_Base_Start_IT+0x90>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d009      	beq.n	800284e <HAL_TIM_Base_Start_IT+0x4e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002842:	d004      	beq.n	800284e <HAL_TIM_Base_Start_IT+0x4e>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a12      	ldr	r2, [pc, #72]	; (8002894 <HAL_TIM_Base_Start_IT+0x94>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d111      	bne.n	8002872 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2b06      	cmp	r3, #6
 800285e:	d010      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002870:	e007      	b.n	8002882 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f042 0201 	orr.w	r2, r2, #1
 8002880:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40012c00 	.word	0x40012c00
 8002894:	40000400 	.word	0x40000400

08002898 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d020      	beq.n	80028fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d01b      	beq.n	80028fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f06f 0202 	mvn.w	r2, #2
 80028cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f998 	bl	8002c18 <HAL_TIM_IC_CaptureCallback>
 80028e8:	e005      	b.n	80028f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f98b 	bl	8002c06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f99a 	bl	8002c2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d020      	beq.n	8002948 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	d01b      	beq.n	8002948 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f06f 0204 	mvn.w	r2, #4
 8002918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2202      	movs	r2, #2
 800291e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f972 	bl	8002c18 <HAL_TIM_IC_CaptureCallback>
 8002934:	e005      	b.n	8002942 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f965 	bl	8002c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f974 	bl	8002c2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f003 0308 	and.w	r3, r3, #8
 800294e:	2b00      	cmp	r3, #0
 8002950:	d020      	beq.n	8002994 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f003 0308 	and.w	r3, r3, #8
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01b      	beq.n	8002994 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0208 	mvn.w	r2, #8
 8002964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2204      	movs	r2, #4
 800296a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	69db      	ldr	r3, [r3, #28]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f94c 	bl	8002c18 <HAL_TIM_IC_CaptureCallback>
 8002980:	e005      	b.n	800298e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f93f 	bl	8002c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f94e 	bl	8002c2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f003 0310 	and.w	r3, r3, #16
 800299a:	2b00      	cmp	r3, #0
 800299c:	d020      	beq.n	80029e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f003 0310 	and.w	r3, r3, #16
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d01b      	beq.n	80029e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0210 	mvn.w	r2, #16
 80029b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2208      	movs	r2, #8
 80029b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f926 	bl	8002c18 <HAL_TIM_IC_CaptureCallback>
 80029cc:	e005      	b.n	80029da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f919 	bl	8002c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f928 	bl	8002c2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00c      	beq.n	8002a04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d007      	beq.n	8002a04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f06f 0201 	mvn.w	r2, #1
 80029fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7fe fd02 	bl	8001408 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00c      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d007      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 fa6f 	bl	8002f06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00c      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d007      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f8f8 	bl	8002c3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 0320 	and.w	r3, r3, #32
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00c      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0220 	mvn.w	r2, #32
 8002a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 fa42 	bl	8002ef4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a70:	bf00      	nop
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d101      	bne.n	8002a94 <HAL_TIM_ConfigClockSource+0x1c>
 8002a90:	2302      	movs	r3, #2
 8002a92:	e0b4      	b.n	8002bfe <HAL_TIM_ConfigClockSource+0x186>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ab2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002aba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002acc:	d03e      	beq.n	8002b4c <HAL_TIM_ConfigClockSource+0xd4>
 8002ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ad2:	f200 8087 	bhi.w	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ada:	f000 8086 	beq.w	8002bea <HAL_TIM_ConfigClockSource+0x172>
 8002ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ae2:	d87f      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ae4:	2b70      	cmp	r3, #112	; 0x70
 8002ae6:	d01a      	beq.n	8002b1e <HAL_TIM_ConfigClockSource+0xa6>
 8002ae8:	2b70      	cmp	r3, #112	; 0x70
 8002aea:	d87b      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002aec:	2b60      	cmp	r3, #96	; 0x60
 8002aee:	d050      	beq.n	8002b92 <HAL_TIM_ConfigClockSource+0x11a>
 8002af0:	2b60      	cmp	r3, #96	; 0x60
 8002af2:	d877      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002af4:	2b50      	cmp	r3, #80	; 0x50
 8002af6:	d03c      	beq.n	8002b72 <HAL_TIM_ConfigClockSource+0xfa>
 8002af8:	2b50      	cmp	r3, #80	; 0x50
 8002afa:	d873      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002afc:	2b40      	cmp	r3, #64	; 0x40
 8002afe:	d058      	beq.n	8002bb2 <HAL_TIM_ConfigClockSource+0x13a>
 8002b00:	2b40      	cmp	r3, #64	; 0x40
 8002b02:	d86f      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002b04:	2b30      	cmp	r3, #48	; 0x30
 8002b06:	d064      	beq.n	8002bd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002b08:	2b30      	cmp	r3, #48	; 0x30
 8002b0a:	d86b      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002b0c:	2b20      	cmp	r3, #32
 8002b0e:	d060      	beq.n	8002bd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002b10:	2b20      	cmp	r3, #32
 8002b12:	d867      	bhi.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d05c      	beq.n	8002bd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002b18:	2b10      	cmp	r3, #16
 8002b1a:	d05a      	beq.n	8002bd2 <HAL_TIM_ConfigClockSource+0x15a>
 8002b1c:	e062      	b.n	8002be4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	6899      	ldr	r1, [r3, #8]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	f000 f96a 	bl	8002e06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	609a      	str	r2, [r3, #8]
      break;
 8002b4a:	e04f      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	6899      	ldr	r1, [r3, #8]
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f000 f953 	bl	8002e06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689a      	ldr	r2, [r3, #8]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b6e:	609a      	str	r2, [r3, #8]
      break;
 8002b70:	e03c      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6818      	ldr	r0, [r3, #0]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	6859      	ldr	r1, [r3, #4]
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	f000 f8ca 	bl	8002d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2150      	movs	r1, #80	; 0x50
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 f921 	bl	8002dd2 <TIM_ITRx_SetConfig>
      break;
 8002b90:	e02c      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6818      	ldr	r0, [r3, #0]
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	6859      	ldr	r1, [r3, #4]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	f000 f8e8 	bl	8002d74 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2160      	movs	r1, #96	; 0x60
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 f911 	bl	8002dd2 <TIM_ITRx_SetConfig>
      break;
 8002bb0:	e01c      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6818      	ldr	r0, [r3, #0]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	6859      	ldr	r1, [r3, #4]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	f000 f8aa 	bl	8002d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2140      	movs	r1, #64	; 0x40
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f901 	bl	8002dd2 <TIM_ITRx_SetConfig>
      break;
 8002bd0:	e00c      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4610      	mov	r0, r2
 8002bde:	f000 f8f8 	bl	8002dd2 <TIM_ITRx_SetConfig>
      break;
 8002be2:	e003      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
      break;
 8002be8:	e000      	b.n	8002bec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002bea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr

08002c18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr

08002c2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
	...

08002c50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a2b      	ldr	r2, [pc, #172]	; (8002d10 <TIM_Base_SetConfig+0xc0>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d007      	beq.n	8002c78 <TIM_Base_SetConfig+0x28>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c6e:	d003      	beq.n	8002c78 <TIM_Base_SetConfig+0x28>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a28      	ldr	r2, [pc, #160]	; (8002d14 <TIM_Base_SetConfig+0xc4>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d108      	bne.n	8002c8a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a20      	ldr	r2, [pc, #128]	; (8002d10 <TIM_Base_SetConfig+0xc0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d007      	beq.n	8002ca2 <TIM_Base_SetConfig+0x52>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c98:	d003      	beq.n	8002ca2 <TIM_Base_SetConfig+0x52>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a1d      	ldr	r2, [pc, #116]	; (8002d14 <TIM_Base_SetConfig+0xc4>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d108      	bne.n	8002cb4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a0d      	ldr	r2, [pc, #52]	; (8002d10 <TIM_Base_SetConfig+0xc0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d103      	bne.n	8002ce8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	691a      	ldr	r2, [r3, #16]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d005      	beq.n	8002d06 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	f023 0201 	bic.w	r2, r3, #1
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	611a      	str	r2, [r3, #16]
  }
}
 8002d06:	bf00      	nop
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr
 8002d10:	40012c00 	.word	0x40012c00
 8002d14:	40000400 	.word	0x40000400

08002d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b087      	sub	sp, #28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	f023 0201 	bic.w	r2, r3, #1
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f023 030a 	bic.w	r3, r3, #10
 8002d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	621a      	str	r2, [r3, #32]
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	f023 0210 	bic.w	r2, r3, #16
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	031b      	lsls	r3, r3, #12
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002db0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	621a      	str	r2, [r3, #32]
}
 8002dc8:	bf00      	nop
 8002dca:	371c      	adds	r7, #28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b085      	sub	sp, #20
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f043 0307 	orr.w	r3, r3, #7
 8002df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	609a      	str	r2, [r3, #8]
}
 8002dfc:	bf00      	nop
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr

08002e06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b087      	sub	sp, #28
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	60f8      	str	r0, [r7, #12]
 8002e0e:	60b9      	str	r1, [r7, #8]
 8002e10:	607a      	str	r2, [r7, #4]
 8002e12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	021a      	lsls	r2, r3, #8
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	431a      	orrs	r2, r3
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	609a      	str	r2, [r3, #8]
}
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d101      	bne.n	8002e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e58:	2302      	movs	r3, #2
 8002e5a:	e041      	b.n	8002ee0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2202      	movs	r2, #2
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a14      	ldr	r2, [pc, #80]	; (8002eec <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d009      	beq.n	8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ea8:	d004      	beq.n	8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a10      	ldr	r2, [pc, #64]	; (8002ef0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d10c      	bne.n	8002ece <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002eba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40012c00 	.word	0x40012c00
 8002ef0:	40000400 	.word	0x40000400

08002ef4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr

08002f06 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b083      	sub	sp, #12
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr

08002f18 <__errno>:
 8002f18:	4b01      	ldr	r3, [pc, #4]	; (8002f20 <__errno+0x8>)
 8002f1a:	6818      	ldr	r0, [r3, #0]
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	20000030 	.word	0x20000030

08002f24 <__libc_init_array>:
 8002f24:	b570      	push	{r4, r5, r6, lr}
 8002f26:	2600      	movs	r6, #0
 8002f28:	4d0c      	ldr	r5, [pc, #48]	; (8002f5c <__libc_init_array+0x38>)
 8002f2a:	4c0d      	ldr	r4, [pc, #52]	; (8002f60 <__libc_init_array+0x3c>)
 8002f2c:	1b64      	subs	r4, r4, r5
 8002f2e:	10a4      	asrs	r4, r4, #2
 8002f30:	42a6      	cmp	r6, r4
 8002f32:	d109      	bne.n	8002f48 <__libc_init_array+0x24>
 8002f34:	f000 f8f6 	bl	8003124 <_init>
 8002f38:	2600      	movs	r6, #0
 8002f3a:	4d0a      	ldr	r5, [pc, #40]	; (8002f64 <__libc_init_array+0x40>)
 8002f3c:	4c0a      	ldr	r4, [pc, #40]	; (8002f68 <__libc_init_array+0x44>)
 8002f3e:	1b64      	subs	r4, r4, r5
 8002f40:	10a4      	asrs	r4, r4, #2
 8002f42:	42a6      	cmp	r6, r4
 8002f44:	d105      	bne.n	8002f52 <__libc_init_array+0x2e>
 8002f46:	bd70      	pop	{r4, r5, r6, pc}
 8002f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f4c:	4798      	blx	r3
 8002f4e:	3601      	adds	r6, #1
 8002f50:	e7ee      	b.n	8002f30 <__libc_init_array+0xc>
 8002f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f56:	4798      	blx	r3
 8002f58:	3601      	adds	r6, #1
 8002f5a:	e7f2      	b.n	8002f42 <__libc_init_array+0x1e>
 8002f5c:	08003160 	.word	0x08003160
 8002f60:	08003160 	.word	0x08003160
 8002f64:	08003160 	.word	0x08003160
 8002f68:	08003164 	.word	0x08003164

08002f6c <malloc>:
 8002f6c:	4b02      	ldr	r3, [pc, #8]	; (8002f78 <malloc+0xc>)
 8002f6e:	4601      	mov	r1, r0
 8002f70:	6818      	ldr	r0, [r3, #0]
 8002f72:	f000 b85f 	b.w	8003034 <_malloc_r>
 8002f76:	bf00      	nop
 8002f78:	20000030 	.word	0x20000030

08002f7c <free>:
 8002f7c:	4b02      	ldr	r3, [pc, #8]	; (8002f88 <free+0xc>)
 8002f7e:	4601      	mov	r1, r0
 8002f80:	6818      	ldr	r0, [r3, #0]
 8002f82:	f000 b80b 	b.w	8002f9c <_free_r>
 8002f86:	bf00      	nop
 8002f88:	20000030 	.word	0x20000030

08002f8c <memset>:
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	4402      	add	r2, r0
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d100      	bne.n	8002f96 <memset+0xa>
 8002f94:	4770      	bx	lr
 8002f96:	f803 1b01 	strb.w	r1, [r3], #1
 8002f9a:	e7f9      	b.n	8002f90 <memset+0x4>

08002f9c <_free_r>:
 8002f9c:	b538      	push	{r3, r4, r5, lr}
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	2900      	cmp	r1, #0
 8002fa2:	d043      	beq.n	800302c <_free_r+0x90>
 8002fa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fa8:	1f0c      	subs	r4, r1, #4
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bfb8      	it	lt
 8002fae:	18e4      	addlt	r4, r4, r3
 8002fb0:	f000 f8aa 	bl	8003108 <__malloc_lock>
 8002fb4:	4a1e      	ldr	r2, [pc, #120]	; (8003030 <_free_r+0x94>)
 8002fb6:	6813      	ldr	r3, [r2, #0]
 8002fb8:	4610      	mov	r0, r2
 8002fba:	b933      	cbnz	r3, 8002fca <_free_r+0x2e>
 8002fbc:	6063      	str	r3, [r4, #4]
 8002fbe:	6014      	str	r4, [r2, #0]
 8002fc0:	4628      	mov	r0, r5
 8002fc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fc6:	f000 b8a5 	b.w	8003114 <__malloc_unlock>
 8002fca:	42a3      	cmp	r3, r4
 8002fcc:	d90a      	bls.n	8002fe4 <_free_r+0x48>
 8002fce:	6821      	ldr	r1, [r4, #0]
 8002fd0:	1862      	adds	r2, r4, r1
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	bf01      	itttt	eq
 8002fd6:	681a      	ldreq	r2, [r3, #0]
 8002fd8:	685b      	ldreq	r3, [r3, #4]
 8002fda:	1852      	addeq	r2, r2, r1
 8002fdc:	6022      	streq	r2, [r4, #0]
 8002fde:	6063      	str	r3, [r4, #4]
 8002fe0:	6004      	str	r4, [r0, #0]
 8002fe2:	e7ed      	b.n	8002fc0 <_free_r+0x24>
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	b10b      	cbz	r3, 8002fee <_free_r+0x52>
 8002fea:	42a3      	cmp	r3, r4
 8002fec:	d9fa      	bls.n	8002fe4 <_free_r+0x48>
 8002fee:	6811      	ldr	r1, [r2, #0]
 8002ff0:	1850      	adds	r0, r2, r1
 8002ff2:	42a0      	cmp	r0, r4
 8002ff4:	d10b      	bne.n	800300e <_free_r+0x72>
 8002ff6:	6820      	ldr	r0, [r4, #0]
 8002ff8:	4401      	add	r1, r0
 8002ffa:	1850      	adds	r0, r2, r1
 8002ffc:	4283      	cmp	r3, r0
 8002ffe:	6011      	str	r1, [r2, #0]
 8003000:	d1de      	bne.n	8002fc0 <_free_r+0x24>
 8003002:	6818      	ldr	r0, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	4401      	add	r1, r0
 8003008:	6011      	str	r1, [r2, #0]
 800300a:	6053      	str	r3, [r2, #4]
 800300c:	e7d8      	b.n	8002fc0 <_free_r+0x24>
 800300e:	d902      	bls.n	8003016 <_free_r+0x7a>
 8003010:	230c      	movs	r3, #12
 8003012:	602b      	str	r3, [r5, #0]
 8003014:	e7d4      	b.n	8002fc0 <_free_r+0x24>
 8003016:	6820      	ldr	r0, [r4, #0]
 8003018:	1821      	adds	r1, r4, r0
 800301a:	428b      	cmp	r3, r1
 800301c:	bf01      	itttt	eq
 800301e:	6819      	ldreq	r1, [r3, #0]
 8003020:	685b      	ldreq	r3, [r3, #4]
 8003022:	1809      	addeq	r1, r1, r0
 8003024:	6021      	streq	r1, [r4, #0]
 8003026:	6063      	str	r3, [r4, #4]
 8003028:	6054      	str	r4, [r2, #4]
 800302a:	e7c9      	b.n	8002fc0 <_free_r+0x24>
 800302c:	bd38      	pop	{r3, r4, r5, pc}
 800302e:	bf00      	nop
 8003030:	200000d8 	.word	0x200000d8

08003034 <_malloc_r>:
 8003034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003036:	1ccd      	adds	r5, r1, #3
 8003038:	f025 0503 	bic.w	r5, r5, #3
 800303c:	3508      	adds	r5, #8
 800303e:	2d0c      	cmp	r5, #12
 8003040:	bf38      	it	cc
 8003042:	250c      	movcc	r5, #12
 8003044:	2d00      	cmp	r5, #0
 8003046:	4606      	mov	r6, r0
 8003048:	db01      	blt.n	800304e <_malloc_r+0x1a>
 800304a:	42a9      	cmp	r1, r5
 800304c:	d903      	bls.n	8003056 <_malloc_r+0x22>
 800304e:	230c      	movs	r3, #12
 8003050:	6033      	str	r3, [r6, #0]
 8003052:	2000      	movs	r0, #0
 8003054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003056:	f000 f857 	bl	8003108 <__malloc_lock>
 800305a:	4921      	ldr	r1, [pc, #132]	; (80030e0 <_malloc_r+0xac>)
 800305c:	680a      	ldr	r2, [r1, #0]
 800305e:	4614      	mov	r4, r2
 8003060:	b99c      	cbnz	r4, 800308a <_malloc_r+0x56>
 8003062:	4f20      	ldr	r7, [pc, #128]	; (80030e4 <_malloc_r+0xb0>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	b923      	cbnz	r3, 8003072 <_malloc_r+0x3e>
 8003068:	4621      	mov	r1, r4
 800306a:	4630      	mov	r0, r6
 800306c:	f000 f83c 	bl	80030e8 <_sbrk_r>
 8003070:	6038      	str	r0, [r7, #0]
 8003072:	4629      	mov	r1, r5
 8003074:	4630      	mov	r0, r6
 8003076:	f000 f837 	bl	80030e8 <_sbrk_r>
 800307a:	1c43      	adds	r3, r0, #1
 800307c:	d123      	bne.n	80030c6 <_malloc_r+0x92>
 800307e:	230c      	movs	r3, #12
 8003080:	4630      	mov	r0, r6
 8003082:	6033      	str	r3, [r6, #0]
 8003084:	f000 f846 	bl	8003114 <__malloc_unlock>
 8003088:	e7e3      	b.n	8003052 <_malloc_r+0x1e>
 800308a:	6823      	ldr	r3, [r4, #0]
 800308c:	1b5b      	subs	r3, r3, r5
 800308e:	d417      	bmi.n	80030c0 <_malloc_r+0x8c>
 8003090:	2b0b      	cmp	r3, #11
 8003092:	d903      	bls.n	800309c <_malloc_r+0x68>
 8003094:	6023      	str	r3, [r4, #0]
 8003096:	441c      	add	r4, r3
 8003098:	6025      	str	r5, [r4, #0]
 800309a:	e004      	b.n	80030a6 <_malloc_r+0x72>
 800309c:	6863      	ldr	r3, [r4, #4]
 800309e:	42a2      	cmp	r2, r4
 80030a0:	bf0c      	ite	eq
 80030a2:	600b      	streq	r3, [r1, #0]
 80030a4:	6053      	strne	r3, [r2, #4]
 80030a6:	4630      	mov	r0, r6
 80030a8:	f000 f834 	bl	8003114 <__malloc_unlock>
 80030ac:	f104 000b 	add.w	r0, r4, #11
 80030b0:	1d23      	adds	r3, r4, #4
 80030b2:	f020 0007 	bic.w	r0, r0, #7
 80030b6:	1ac2      	subs	r2, r0, r3
 80030b8:	d0cc      	beq.n	8003054 <_malloc_r+0x20>
 80030ba:	1a1b      	subs	r3, r3, r0
 80030bc:	50a3      	str	r3, [r4, r2]
 80030be:	e7c9      	b.n	8003054 <_malloc_r+0x20>
 80030c0:	4622      	mov	r2, r4
 80030c2:	6864      	ldr	r4, [r4, #4]
 80030c4:	e7cc      	b.n	8003060 <_malloc_r+0x2c>
 80030c6:	1cc4      	adds	r4, r0, #3
 80030c8:	f024 0403 	bic.w	r4, r4, #3
 80030cc:	42a0      	cmp	r0, r4
 80030ce:	d0e3      	beq.n	8003098 <_malloc_r+0x64>
 80030d0:	1a21      	subs	r1, r4, r0
 80030d2:	4630      	mov	r0, r6
 80030d4:	f000 f808 	bl	80030e8 <_sbrk_r>
 80030d8:	3001      	adds	r0, #1
 80030da:	d1dd      	bne.n	8003098 <_malloc_r+0x64>
 80030dc:	e7cf      	b.n	800307e <_malloc_r+0x4a>
 80030de:	bf00      	nop
 80030e0:	200000d8 	.word	0x200000d8
 80030e4:	200000dc 	.word	0x200000dc

080030e8 <_sbrk_r>:
 80030e8:	b538      	push	{r3, r4, r5, lr}
 80030ea:	2300      	movs	r3, #0
 80030ec:	4d05      	ldr	r5, [pc, #20]	; (8003104 <_sbrk_r+0x1c>)
 80030ee:	4604      	mov	r4, r0
 80030f0:	4608      	mov	r0, r1
 80030f2:	602b      	str	r3, [r5, #0]
 80030f4:	f7fe fb78 	bl	80017e8 <_sbrk>
 80030f8:	1c43      	adds	r3, r0, #1
 80030fa:	d102      	bne.n	8003102 <_sbrk_r+0x1a>
 80030fc:	682b      	ldr	r3, [r5, #0]
 80030fe:	b103      	cbz	r3, 8003102 <_sbrk_r+0x1a>
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	bd38      	pop	{r3, r4, r5, pc}
 8003104:	20000180 	.word	0x20000180

08003108 <__malloc_lock>:
 8003108:	4801      	ldr	r0, [pc, #4]	; (8003110 <__malloc_lock+0x8>)
 800310a:	f000 b809 	b.w	8003120 <__retarget_lock_acquire_recursive>
 800310e:	bf00      	nop
 8003110:	20000188 	.word	0x20000188

08003114 <__malloc_unlock>:
 8003114:	4801      	ldr	r0, [pc, #4]	; (800311c <__malloc_unlock+0x8>)
 8003116:	f000 b804 	b.w	8003122 <__retarget_lock_release_recursive>
 800311a:	bf00      	nop
 800311c:	20000188 	.word	0x20000188

08003120 <__retarget_lock_acquire_recursive>:
 8003120:	4770      	bx	lr

08003122 <__retarget_lock_release_recursive>:
 8003122:	4770      	bx	lr

08003124 <_init>:
 8003124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003126:	bf00      	nop
 8003128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800312a:	bc08      	pop	{r3}
 800312c:	469e      	mov	lr, r3
 800312e:	4770      	bx	lr

08003130 <_fini>:
 8003130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003132:	bf00      	nop
 8003134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003136:	bc08      	pop	{r3}
 8003138:	469e      	mov	lr, r3
 800313a:	4770      	bx	lr
