Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne13.ecn.purdue.edu, pid 5825
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0eb5c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0f5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0fd630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c108630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c110630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c09a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0a2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0ac630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0b5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0bd630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0c7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c0cf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c059630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c061630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c06b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c074630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c07e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c086630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c08e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c018630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c020630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c02b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c033630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c03e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c046630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c050630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfd8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfe2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfeb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bff3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bffd630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c005630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104c00f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf97630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfa0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfaa630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfb3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfbc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfc5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bfcf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf57630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf61630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf69630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf72630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf7b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf85630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf8e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf17630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf20630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf2a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf33630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf3c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf45630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf4e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bed7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bee0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bee9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bef2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104befb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf03630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf0d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bf15630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104be9f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f104bea9630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104beb2320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104beb2d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bebb7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bec4278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bec4cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104becd748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be571d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be57c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be5e6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be66128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be66b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be715f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be78080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be78ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be81550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be81f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be8ca20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be944a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be94ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be1c978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be24400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be24e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be308d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be38358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be38da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be41828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be4a2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be4acf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be53780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bddd208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdddc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bde46d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdee160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdeeba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdf7630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdff0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdffb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be09588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be09fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104be14a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd9b4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd9bf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bda49b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdae438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdaee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdb4908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdbf390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdbfdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdc9860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdd12e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bdd1d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd597b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd63240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd63c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd6c710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd77198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd77be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd7d668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd7dfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104ce34ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd8d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd8df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd17a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f104bd204a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd20dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd28048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd28278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd284a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd286d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd28908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd28b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd28d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd28f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f104bd34f28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f104bce6e48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f104bcf04a8>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33551072119000 because a thread reached the max instruction count
