

================================================================
== Vitis HLS Report for 'tx_app_table'
================================================================
* Date:           Sat Mar 18 14:38:45 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.619 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i53P0A, i53 %txSar2txApp_ack_push, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 53> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:147]   --->   Operation 18 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_app_table.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%txSar2txApp_ack_push_read = read i53 @_ssdm_op_Read.ap_fifo.volatile.i53P0A, i53 %txSar2txApp_ack_push" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'txSar2txApp_ack_push_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 53> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ackPush_sessionID_V = trunc i53 %txSar2txApp_ack_push_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'trunc' 'ackPush_sessionID_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ackPush_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i53.i32.i32, i53 %txSar2txApp_ack_push_read, i32 16, i32 33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'ackPush_ackd_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ackPush_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i53.i32.i32, i53 %txSar2txApp_ack_push_read, i32 34, i32 51" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'ackPush_min_window_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ackPush_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %txSar2txApp_ack_push_read, i32 52" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'bitselect' 'ackPush_init_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %ackPush_init_V, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:150]   --->   Operation 25 'br' 'br_ln150' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_162 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i35P0A, i35 %txApp2txSar_upd_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 26 'nbreadreq' 'tmp_i_162' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_i_162, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:167]   --->   Operation 27 'br' 'br_ln167' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%txApp2txSar_upd_req_read = read i35 @_ssdm_op_Read.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'read' 'txApp2txSar_upd_req_read' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%txAppUpdate_sessionID_V = trunc i35 %txApp2txSar_upd_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'trunc' 'txAppUpdate_sessionID_V' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%txAppUpdate_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i35.i32.i32, i35 %txApp2txSar_upd_req_read, i32 16, i32 33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'txAppUpdate_mempt_V' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%txAppUpdate_write = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %txApp2txSar_upd_req_read, i32 34" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitselect' 'txAppUpdate_write' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i16 %txAppUpdate_sessionID_V"   --->   Operation 32 'zext' 'zext_ln587_3' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr_1 = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 33 'getelementptr' 'app_table_mempt_V_addr_1' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %txAppUpdate_write, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:171]   --->   Operation 34 'br' 'br_ln171' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr_1 = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 35 'getelementptr' 'app_table_ackd_V_addr_1' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 36 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 37 [2/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 37 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr_1 = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 38 'getelementptr' 'app_table_min_window_V_addr_1' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 39 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln173 = store i18 %txAppUpdate_mempt_V, i10 %app_table_mempt_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 40 'store' 'store_ln173' <Predicate = (!tmp_i & tmp_i_162 & txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln174 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:174]   --->   Operation 41 'br' 'br_ln174' <Predicate = (!tmp_i & tmp_i_162 & txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln183 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:183]   --->   Operation 42 'br' 'br_ln183' <Predicate = (!tmp_i & tmp_i_162)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %ackPush_sessionID_V"   --->   Operation 43 'zext' 'zext_ln587' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:153]   --->   Operation 44 'getelementptr' 'app_table_ackd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:156]   --->   Operation 45 'getelementptr' 'app_table_min_window_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.20ns)   --->   "%store_ln161 = store i18 %ackPush_ackd_V, i10 %app_table_ackd_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:161]   --->   Operation 46 'store' 'store_ln161' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%add_ln229 = add i18 %ackPush_ackd_V, i18 262143"   --->   Operation 48 'add' 'add_ln229' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.20ns)   --->   "%store_ln153 = store i18 %add_ln229, i10 %app_table_ackd_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:153]   --->   Operation 49 'store' 'store_ln153' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 50 'getelementptr' 'app_table_mempt_V_addr' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln154 = store i18 %ackPush_ackd_V, i10 %app_table_mempt_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 51 'store' 'store_ln154' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln158 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:158]   --->   Operation 52 'br' 'br_ln158' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%store_ln156 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:156]   --->   Operation 53 'store' 'store_ln156' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln166 = br void %tx_app_table.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:166]   --->   Operation 54 'br' 'br_ln166' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 55 [1/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 55 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 56 [1/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 56 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 57 [1/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 57 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i18.i18.i18.i16, i18 %app_table_min_window_V_load, i18 %app_table_mempt_V_load, i18 %app_table_ackd_V_load, i16 %txAppUpdate_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'bitconcatenate' 'p_s' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i70P0A, i70 %txSar2txApp_upd_rsp, i70 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 64> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_162 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read operation ('txSar2txApp_ack_push_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'txSar2txApp_ack_push' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [50]  (1.17 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	fifo read operation ('txApp2txSar_upd_req_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'txApp2txSar_upd_req' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [26]  (1.13 ns)
	'store' operation ('store_ln173', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173) of variable 'txAppUpdate.mempt.V', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144 on array 'app_table_mempt_V' [43]  (1.2 ns)
	blocking operation 0.289 ns on control path)

 <State 3>: 2.26ns
The critical path consists of the following:
	'load' operation ('app_table_ackd_V_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180) on array 'app_table_ackd_V' [35]  (1.2 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'txSar2txApp_upd_rsp' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [40]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
