Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 20:26:14 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                                 Path #1                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                  12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                                  20.238 |              0.524 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.236(21%)                                                                                                                                                                                              | 0.096(19%)         |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 16.002(79%)                                                                                                                                                                                             | 0.428(81%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                                  -0.036 |             -0.363 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                                  -7.782 |             11.605 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                                | 1% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                     200 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                      38 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                      38 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                                    | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                    | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                      16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                            | sr_p.sr_1[253]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[253]/D                                                                                                                                                                                        | sr_p.sr_2[253]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                               Path #2                                                                                              | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                             12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                             20.012 |              1.135 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.354(22%)                                                                                                                                                                                         | 0.096(9%)          |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.658(78%)                                                                                                                                                                                        | 1.039(91%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                             -0.259 |             -0.084 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                             -7.779 |             11.273 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                186 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                 16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                       | sr_p.sr_1[245]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[245]/D                                                                                                                                                                                   | sr_p.sr_2[245]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                            Path #3                                                                                            | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                        20.227 |              1.587 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.136(21%)                                                                                                                                                                                    | 0.096(7%)          |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 16.091(79%)                                                                                                                                                                                   | 1.491(93%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                        -0.035 |             -0.349 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                        -7.770 |             10.556 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                      | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                           196 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                            16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                  | sr_p.sr_1[241]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[241]/D                                                                                                                                                                              | sr_p.sr_2[241]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                               Path #4                                                                                              | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                             12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                             20.000 |              1.440 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.366(22%)                                                                                                                                                                                         | 0.096(7%)          |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.634(78%)                                                                                                                                                                                        | 1.344(93%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                             -0.258 |             -0.115 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                             -7.766 |             10.936 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                           | 2% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                186 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                 16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                       | sr_p.sr_1[248]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[248]/D                                                                                                                                                                                   | sr_p.sr_2[248]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                                    Path #5                                                                                                   | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                       12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                                       20.203 |              0.345 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.521(23%)                                                                                                                                                                                                   | 0.097(29%)         |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.682(77%)                                                                                                                                                                                                  | 0.248(71%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                                       -0.039 |             -0.357 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                                       -7.750 |             11.790 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 19% x 3%                                                                                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                          199 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                           39 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                           39 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                                         | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                         | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                           16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                                 | sr_p.sr_1[242]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[242]/D                                                                                                                                                                                             | sr_p.sr_2[242]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                               Path #6                                                                                              | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                             12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                             20.087 |              0.403 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.423(23%)                                                                                                                                                                                         | 0.096(24%)         |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.664(77%)                                                                                                                                                                                        | 0.307(76%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                             -0.131 |             -0.251 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                             -7.726 |             11.837 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                186 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                 16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                       | sr_p.sr_1[255]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[255]/D                                                                                                                                                                                   | sr_p.sr_2[255]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                                      Path #7                                                                                                      | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                            12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                                            20.155 |              0.372 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.483(23%)                                                                                                                                                                                                        | 0.096(26%)         |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.672(77%)                                                                                                                                                                                                       | 0.276(74%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                                            -0.037 |             -0.356 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                                            -7.700 |             11.764 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                                          | 1% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                               198 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                                40 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                                40 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                                              | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                              | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                                16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                                      | sr_p.sr_1[252]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[252]/D                                                                                                                                                                                                  | sr_p.sr_2[252]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                                 Path #8                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                  12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                                  19.933 |              1.243 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.356(22%)                                                                                                                                                                                              | 0.093(8%)          |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.577(78%)                                                                                                                                                                                             | 1.150(92%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                                  -0.249 |              0.014 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                                  -7.690 |             11.263 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                                | 11% x 0%           |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                  | (1, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                     198 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                      38 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                      38 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                                    | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                    | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  1 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                      16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                            | sr_p.sr_1[244]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[244]/D                                                                                                                                                                                        | sr_p.sr_2[244]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                                      Path #9                                                                                                      | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                            12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                                            20.141 |              0.411 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.441(23%)                                                                                                                                                                                                        | 0.096(24%)         |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.700(77%)                                                                                                                                                                                                       | 0.315(76%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                                            -0.039 |             -0.355 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                                            -7.688 |             11.726 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                               198 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                                40 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                                40 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                                              | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                              | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                                16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                                      | sr_p.sr_1[251]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[251]/D                                                                                                                                                                                                  | sr_p.sr_2[251]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                                 Path #10                                                                                                | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                                  12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                                  18.980 |                                                                                                                                                                                                  20.130 |              0.365 |
| Logic Delay               | 3.975(21%)                                                                                                                                                                                              | 4.338(22%)                                                                                                                                                                                              | 0.096(27%)         |
| Net Delay                 | 15.005(79%)                                                                                                                                                                                             | 15.792(78%)                                                                                                                                                                                             | 0.269(73%)         |
| Clock Skew                |                                                                                                                                                                                                   0.023 |                                                                                                                                                                                                  -0.036 |             -0.353 |
| Slack                     |                                                                                                                                                                                                  -6.465 |                                                                                                                                                                                                  -7.674 |             11.774 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     272 |                                                                                                                                                                                                     200 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                      38 |                  0 |
| Routes                    |                                                                                                                                                                                                      38 |                                                                                                                                                                                                      38 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                                    | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                                    | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      42 |                                                                                                                                                                                                      16 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | muon_cand_27.pt[1]/C                                                                                                                                                                                    | sr_p.sr_1_15.roi_ret_12928/C                                                                                                                                                                            | sr_p.sr_1[240]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_12928/D                                                                                                                                                                            | sr_p.sr_1[240]/D                                                                                                                                                                                        | sr_p.sr_2[240]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 |  31 |  32 | 33 |  34 |  35 |  36 |  37 | 38 | 39 | 40 |
+-----------------+-------------+----+----+----+----+-----+-----+----+-----+-----+-----+-----+----+----+----+
| clk             | 12.500ns    |  5 | 10 | 10 | 28 | 115 | 109 | 73 | 110 | 214 | 164 | 134 | 22 |  4 |  2 |
+-----------------+-------------+----+----+----+----+-----+-----+----+-----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.72 |           3.51 |           37290 | 0(0.0%) | 386(1.8%) | 1175(5.3%) | 2616(11.9%) | 5961(27.1%) | 11843(53.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq80retfan16_rev_1 |   -^ |           4.46 |           24281 | 0(0.0%) | 384(1.8%) | 1173(5.4%) | 2524(11.5%) | 5946(27.2%) | 11839(54.1%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       140% | (CLEM_X44Y464,CLEM_X51Y479)     | muon_sorter_1(82%),wrapper(17%) |            0% |       5.25156 | 99%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                5 |       102% | (CLEM_X50Y493,CLEL_R_X65Y524)   | muon_sorter_1(71%),wrapper(28%) |            0% |       4.07813 | 78%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                5 |       101% | (CLEL_R_X55Y483,CLEL_R_X70Y514) | muon_sorter_1(82%),wrapper(17%) |            0% |       4.18327 | 79%          | 0%         |  20% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       138% | (CLEL_R_X45Y455,CLEL_R_X52Y470) | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.26395 | 98%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.824% | (CLEM_X48Y458,CLEL_R_X79Y521) | muon_sorter_1(77%),wrapper(22%) |            0% |       2.85874 | 54%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.547% | (CLEM_X35Y454,CLEM_X50Y485)   | muon_sorter_1(59%),wrapper(40%) |            0% |       3.47371 | 65%          | 0%         |  23% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.905% | (CLEM_X39Y472,CLEM_X70Y535)   | muon_sorter_1(72%),wrapper(27%) |            0% |       3.38188 | 64%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                6 |           1.090% | (CLEM_X34Y451,CLEM_X65Y514)   | muon_sorter_1(66%),wrapper(33%) |            0% |       3.35195 | 63%          | 0%         |  20% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.344% | (CLEM_X57Y475,CLEL_R_X72Y514) | muon_sorter_1(84%),wrapper(15%) |            0% |       3.71062 | 70%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                4 |           0.170% | (CLEL_R_X43Y455,CLEM_X50Y470) | muon_sorter_1(94%)              |            0% |        5.1529 | 97%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                5 |           0.471% | (CLEL_R_X36Y497,CLEM_X67Y528) | muon_sorter_1(68%),wrapper(31%) |            0% |       3.55992 | 68%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.653% | (CLEM_X45Y452,CLEL_R_X68Y515) | muon_sorter_1(80%),wrapper(19%) |            0% |       3.89638 | 74%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.211% | (CLEM_X44Y453,CLEM_X75Y532)   | muon_sorter_1(76%),wrapper(23%) |            0% |       3.04262 | 57%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           0.829% | (CLEL_R_X32Y452,CLEM_X63Y515) | muon_sorter_1(63%),wrapper(36%) |            0% |       3.22561 | 61%          | 0%         |  21% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.364% | (CLEM_X34Y462,CLEM_X65Y525)   | muon_sorter_1(65%),wrapper(34%) |            0% |       3.63918 | 69%          | 0%         |  23% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.361% | (CLEL_R_X32Y452,CLEM_X63Y515) | muon_sorter_1(63%),wrapper(36%) |            0% |       3.22561 | 61%          | 0%         |  21% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        87% | (CLEM_X64Y508,CLEM_X67Y511)   | muon_sorter_1(87%),wrapper(12%) |            0% |       5.14063 | 96%          | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     |                2 |        89% | (CLEM_X64Y504,CLEM_X67Y507)   | muon_sorter_1(76%),wrapper(23%) |            0% |       5.17708 | 96%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X64Y500,CLEM_X67Y503)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.10938 | 96%          | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X60Y496,CLEM_X63Y499)   | muon_sorter_1(100%)             |            0% |         5.125 | 97%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X64Y496,CLEM_X67Y499)   | muon_sorter_1(94%)              |            0% |       5.15625 | 98%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        87% | (CLEM_X48Y516,CLEL_R_X55Y523) | muon_sorter_1(75%),wrapper(24%) |            0% |       5.00841 | 94%          | 0%         |  15% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                2 |        90% | (CLEM_X44Y464,CLEM_X47Y467)   | muon_sorter_1(94%)              |            0% |       5.26786 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        90% | (CLEM_X44Y460,CLEM_X47Y463)   | muon_sorter_1(98%)              |            0% |       5.34821 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X48Y460,CLEM_X51Y463)   | muon_sorter_1(95%)              |            0% |       5.40625 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        89% | (CLEM_X44Y456,CLEM_X47Y459)   | muon_sorter_1(99%)              |            0% |       5.17857 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X48Y456,CLEM_X51Y459)   | muon_sorter_1(100%)             |            0% |       5.25893 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y463,CLEM_X63Y478)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.66667 | 88%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y462,CLEM_X63Y477)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.71484 | 88%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y461,CLEM_X63Y476)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.77181 | 89%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y460,CLEM_X63Y475)   | muon_sorter_1(89%),wrapper(10%) |            0% |        4.7474 | 89%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |         0% | (CLEM_X48Y459,CLEM_X63Y474)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.71094 | 88%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X65Y491   | 384             | 423          | 64%                  | muon_sorter_1(68%),wrapper(31%) | Y                   |
| CLEM_X65Y494   | 384             | 420          | 63%                  | muon_sorter_1(90%),wrapper(9%)  | Y                   |
| CLEM_X65Y489   | 384             | 425          | 63%                  | muon_sorter_1(73%),wrapper(26%) | Y                   |
| CLEM_X65Y493   | 384             | 421          | 63%                  | muon_sorter_1(84%),wrapper(15%) | Y                   |
| CLEM_X65Y488   | 384             | 426          | 63%                  | muon_sorter_1(82%),wrapper(17%) | Y                   |
| CLEM_X65Y490   | 384             | 424          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X63Y491 | 379             | 423          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X65Y492   | 384             | 422          | 61%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEL_R_X63Y490 | 379             | 424          | 61%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X65Y495   | 384             | 419          | 60%                  | muon_sorter_1(83%),wrapper(16%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X47Y476   | 307             | 439          | 77%                  | wrapper(69%),muon_sorter_1(30%) | Y                   |
| CLEL_R_X46Y482 | 304             | 432          | 77%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEM_X48Y484   | 310             | 430          | 76%                  | wrapper(70%),muon_sorter_1(30%) | Y                   |
| CLEM_X47Y482   | 307             | 432          | 76%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEL_R_X46Y484 | 304             | 430          | 75%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X48Y476   | 310             | 439          | 75%                  | muon_sorter_1(58%),wrapper(41%) | Y                   |
| CLEL_R_X47Y483 | 309             | 431          | 75%                  | wrapper(52%),muon_sorter_1(47%) | Y                   |
| CLEL_R_X46Y483 | 304             | 431          | 75%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X46Y475 | 304             | 440          | 74%                  | muon_sorter_1(61%),wrapper(38%) | Y                   |
| CLEL_R_X46Y485 | 304             | 429          | 74%                  | muon_sorter_1(83%),wrapper(16%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


