<stg><name>v_hcresampler_core</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %filt_res0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_res0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %filt_res1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_res1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %p_0_0_0_0_0193428_lcssa471 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0193428_lcssa471"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %p_0_1_0_0_0430_lcssa474 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0430_lcssa474"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %p_0_2_0_0_0432_lcssa477 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0432_lcssa477"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %p_0_1_0_0_0437_lcssa483 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0437_lcssa483"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %p_0_1_0_0_0441_lcssa486 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0441_lcssa486"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %p_0_0_0_0_0185443_lcssa489 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0185443_lcssa489"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %p_0_0_0_0_0185445448_lcssa492 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0185445448_lcssa492"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %p_0_0_0_0_0449_lcssa495 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0449_lcssa495"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
entry:11 %p_0_0_0_0_0451454_lcssa498 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0451454_lcssa498"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %p_0_0_0_0_0185_1455_lcssa501 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0185_1455_lcssa501"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %p_0_0_0_0_0_1458_lcssa504 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_1458_lcssa504"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
entry:14 %p_0_0_0_0_0185_2461_lcssa507 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0185_2461_lcssa507"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %p_0_0_0_0_0_2465_lcssa510 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_2465_lcssa510"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %pixbuf_y_val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %pixbuf_y_val_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
entry:18 %pixbuf_y_val_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
entry:19 %pixbuf_y_val_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
entry:20 %pixbuf_y_val_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %output_video_format_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_video_format

]]></Node>
<StgValue><ssdm name="output_video_format_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %input_video_format_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_video_format

]]></Node>
<StgValue><ssdm name="input_video_format_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16">
<![CDATA[
entry:25 %empty = trunc i16 %width_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:26 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_0, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:27 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:28 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_2, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:29 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_0_3, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:30 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_0, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:31 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:32 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_2, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:33 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %coefs_1_3, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:34 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %output_video_format, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:35 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_video_format, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:36 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:37 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:40 %icmp_ln145 = icmp_eq  i8 %input_video_format_read, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:41 %select_ln156 = select i1 %icmp_ln145, i3 5, i3 2

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:42 %select_ln156_1 = select i1 %icmp_ln145, i11 5, i11 2

]]></Node>
<StgValue><ssdm name="select_ln156_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:43 %loopWidth = add i11 %select_ln156_1, i11 %empty

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %cmp56 = icmp_eq  i8 %input_video_format_read, i8 1

]]></Node>
<StgValue><ssdm name="cmp56"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %not_icmp_ln145 = xor i1 %icmp_ln145, i1 1

]]></Node>
<StgValue><ssdm name="not_icmp_ln145"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:46 %not_icmp_ln1456 = xor i1 %icmp_ln145, i1 1

]]></Node>
<StgValue><ssdm name="not_icmp_ln1456"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %cmp425 = icmp_eq  i8 %input_video_format_read, i8 %output_video_format_read

]]></Node>
<StgValue><ssdm name="cmp425"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:48 %cmp394_not = xor i1 %cmp56, i1 1

]]></Node>
<StgValue><ssdm name="cmp394_not"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %coefs_0_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_0

]]></Node>
<StgValue><ssdm name="coefs_0_0_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %coefs_0_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_1

]]></Node>
<StgValue><ssdm name="coefs_0_1_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:51 %coefs_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_2

]]></Node>
<StgValue><ssdm name="coefs_0_2_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:52 %coefs_0_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_0_3

]]></Node>
<StgValue><ssdm name="coefs_0_3_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:53 %coefs_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_0

]]></Node>
<StgValue><ssdm name="coefs_1_0_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:54 %coefs_1_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_1

]]></Node>
<StgValue><ssdm name="coefs_1_1_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:55 %coefs_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_2

]]></Node>
<StgValue><ssdm name="coefs_1_2_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:56 %coefs_1_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %coefs_1_3

]]></Node>
<StgValue><ssdm name="coefs_1_3_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="16">
<![CDATA[
entry:57 %empty_37 = trunc i16 %height_read

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:58 %store_ln157 = store i11 0, i11 %y

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
entry:59 %br_ln157 = br void %VITIS_LOOP_159_2

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_159_2:0 %y_1 = load i11 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_159_2:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 1080, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_159_2:2 %icmp_ln157 = icmp_eq  i11 %y_1, i11 %empty_37

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_159_2:3 %y_2 = add i11 %y_1, i11 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_159_2:4 %br_ln157 = br i1 %icmp_ln157, void %VITIS_LOOP_159_2.split, void %for.end447.loopexit

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_159_2.split:0 %pixbuf_y_val_V_load = load i8 %pixbuf_y_val_V

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_159_2.split:1 %pixbuf_y_val_V_2_load = load i8 %pixbuf_y_val_V_2

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_2_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_159_2.split:2 %pixbuf_y_val_V_3_load = load i8 %pixbuf_y_val_V_3

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_3_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_159_2.split:3 %pixbuf_y_val_V_4_load = load i8 %pixbuf_y_val_V_4

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_4_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_159_2.split:5 %empty_38 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_159_2.split:7 %store_ln157 = store i11 %y_2, i11 %y

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
for.end447.loopexit:0 %ret_ln432 = ret

]]></Node>
<StgValue><ssdm name="ret_ln432"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="11" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="3" op_21_bw="11" op_22_bw="24" op_23_bw="24" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="64" op_43_bw="64" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
VITIS_LOOP_159_2.split:6 %call_ln156 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_159_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i11 %loopWidth, i1 %cmp56, i1 %not_icmp_ln1456, i1 %not_icmp_ln145, i16 %coefs_0_2_read, i16 %coefs_1_2_read, i16 %coefs_0_0_read, i16 %coefs_1_0_read, i16 %coefs_0_1_read, i16 %coefs_1_1_read, i16 %coefs_0_3_read, i16 %coefs_1_3_read, i1 %icmp_ln145, i1 %cmp394_not, i1 %cmp425, i3 %select_ln156, i11 %empty, i24 %srcYUV, i24 %outYUV, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V, i8 %p_0_0_0_0_0_2465_lcssa510, i8 %p_0_0_0_0_0185_2461_lcssa507, i8 %p_0_0_0_0_0_1458_lcssa504, i8 %p_0_0_0_0_0185_1455_lcssa501, i8 %p_0_0_0_0_0451454_lcssa498, i8 %p_0_0_0_0_0449_lcssa495, i8 %p_0_0_0_0_0185445448_lcssa492, i8 %p_0_0_0_0_0185443_lcssa489, i8 %p_0_1_0_0_0441_lcssa486, i8 %p_0_1_0_0_0437_lcssa483, i8 %p_0_2_0_0_0432_lcssa477, i8 %p_0_1_0_0_0430_lcssa474, i8 %p_0_0_0_0_0193428_lcssa471, i64 %filt_res1, i64 %filt_res0

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_159_2.split:4 %specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="11" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="3" op_21_bw="11" op_22_bw="24" op_23_bw="24" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="64" op_43_bw="64" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
VITIS_LOOP_159_2.split:6 %call_ln156 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_159_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i11 %loopWidth, i1 %cmp56, i1 %not_icmp_ln1456, i1 %not_icmp_ln145, i16 %coefs_0_2_read, i16 %coefs_1_2_read, i16 %coefs_0_0_read, i16 %coefs_1_0_read, i16 %coefs_0_1_read, i16 %coefs_1_1_read, i16 %coefs_0_3_read, i16 %coefs_1_3_read, i1 %icmp_ln145, i1 %cmp394_not, i1 %cmp425, i3 %select_ln156, i11 %empty, i24 %srcYUV, i24 %outYUV, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V, i8 %p_0_0_0_0_0_2465_lcssa510, i8 %p_0_0_0_0_0185_2461_lcssa507, i8 %p_0_0_0_0_0_1458_lcssa504, i8 %p_0_0_0_0_0185_1455_lcssa501, i8 %p_0_0_0_0_0451454_lcssa498, i8 %p_0_0_0_0_0449_lcssa495, i8 %p_0_0_0_0_0185445448_lcssa492, i8 %p_0_0_0_0_0185443_lcssa489, i8 %p_0_1_0_0_0441_lcssa486, i8 %p_0_1_0_0_0437_lcssa483, i8 %p_0_2_0_0_0432_lcssa477, i8 %p_0_1_0_0_0430_lcssa474, i8 %p_0_0_0_0_0193428_lcssa471, i64 %filt_res1, i64 %filt_res0

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_159_2.split:8 %br_ln157 = br void %VITIS_LOOP_159_2

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
