<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\2024FPGA\gbatang\impl\gwsynthesis\gbatang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\2024FPGA\gbatang\src\m138k\m138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\2024FPGA\gbatang\src\gbatang.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov  3 02:45:23 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>112018</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>73538</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>71</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>961</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gtx_clk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>RGMII_GTXCLK RGMII_GTXCLK_d </td>
</tr>
<tr>
<td>clk16</td>
<td>Base</td>
<td>59.700</td>
<td>16.750
<td>0.000</td>
<td>29.850</td>
<td></td>
<td></td>
<td>clk16 </td>
</tr>
<tr>
<td>hclk5</td>
<td>Base</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>hclk5 </td>
</tr>
<tr>
<td>phy_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>PHY_CLK PHY_CLK_d </td>
</tr>
<tr>
<td>ddr_clk_400M</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>ddr_clk_400M </td>
</tr>
<tr>
<td>clk_x1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>ddr_clk_100M</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ddr_clk_100M </td>
</tr>
<tr>
<td>clk50</td>
<td>Generated</td>
<td>19.900</td>
<td>50.251
<td>0.000</td>
<td>9.950</td>
<td>clk16 </td>
<td>clk16</td>
<td>clk50 </td>
</tr>
<tr>
<td>hclk</td>
<td>Generated</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.735</td>
<td>hclk5 </td>
<td>hclk5</td>
<td>hclk </td>
</tr>
<tr>
<td>clk67</td>
<td>Generated</td>
<td>14.925</td>
<td>67.002
<td>0.000</td>
<td>7.463</td>
<td>clk16 </td>
<td>clk16</td>
<td>clk67 </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>pll27/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>80.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>clk_6p25m/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>14.925</td>
<td>67.000
<td>0.000</td>
<td>7.463</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll33/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>640.000</td>
<td>1.562
<td>0.000</td>
<td>320.000</td>
<td>clk_6p25m/PLL_inst/CLKOUT0</td>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>clk_1p526m/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gtx_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">84.446(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk16</td>
<td>16.750(MHz)</td>
<td style="color: #FF0000;" class = "error">15.794(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr_clk_400M</td>
<td>400.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_x1</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">56.571(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ddr_clk_100M</td>
<td>100.000(MHz)</td>
<td>235.225(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk50</td>
<td>50.251(MHz)</td>
<td style="color: #FF0000;" class = "error">50.211(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>hclk</td>
<td>74.239(MHz)</td>
<td>82.211(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk67</td>
<td>67.002(MHz)</td>
<td>73.489(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>io_jtag_tck</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">72.813(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>93.933(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>1.562(MHz)</td>
<td>153.840(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of hclk5!</h4>
<h4>No timing paths to get frequency of phy_clk!</h4>
<h4>No timing paths to get frequency of sysclk!</h4>
<h4>No timing paths to get frequency of pll27/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll33/PLL_inst/CLKOUT3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gtx_clk</td>
<td>Setup</td>
<td>-46.349</td>
<td>31</td>
</tr>
<tr>
<td>gtx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk16</td>
<td>Setup</td>
<td>-536.825</td>
<td>573</td>
</tr>
<tr>
<td>clk16</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_clk_400M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_clk_400M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>-548.359</td>
<td>352</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_clk_100M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_clk_100M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>-0.032</td>
<td>2</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk67</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk67</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Setup</td>
<td>-1.867</td>
<td>1</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.842</td>
<td>capture/udp/GMII_send_m0/send_cnt_1_s2/Q</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Empty_s0/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>0.117</td>
<td>11.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.838</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_44_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.241</td>
<td>9.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.837</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_3_s0/Q</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_7_s0/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>0.068</td>
<td>11.705</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.831</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TX1</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>13.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.825</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TX1</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>13.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.789</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.251</td>
<td>8.976</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.784</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_147_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.251</td>
<td>8.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.761</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_40_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.258</td>
<td>8.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.756</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_209_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.258</td>
<td>8.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.740</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_68_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.241</td>
<td>8.917</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.688</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.241</td>
<td>8.866</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.684</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0/Q</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_5_s0/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>0.342</td>
<td>11.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.682</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TX3</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>13.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.682</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TX2</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>13.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.676</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TX3</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>13.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.676</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TX2</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>13.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.616</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/TX1</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.045</td>
<td>13.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.614</td>
<td>gpu/drawer/ivram_lo/dpb_inst_16/DOA[12]</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0/CE</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>59.700</td>
<td>-0.007</td>
<td>63.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.603</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TX3</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>13.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.603</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TX2</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>13.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.601</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TX1</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>13.309</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.593</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0/Q</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_4_s0/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>0.339</td>
<td>11.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.565</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_149_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.241</td>
<td>8.742</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.503</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_13_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.267</td>
<td>8.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.482</td>
<td>capture/is_write_s1/Q</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_15_s0/D</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.241</td>
<td>8.660</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.168</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk_x1:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.699</td>
<td>0.567</td>
</tr>
<tr>
<td>2</td>
<td>0.018</td>
<td>gpu/drawer/pixel_we_bg0_s0/Q</td>
<td>gpu/drawer/ilinebuffer_bg0/dpb/WREA</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.176</td>
</tr>
<tr>
<td>3</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_0_s/DO[0]</td>
<td>mem/loader_d_0_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_0_s/DO[1]</td>
<td>mem/loader_d_1_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>5</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_0_s/DO[2]</td>
<td>mem/loader_d_2_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>6</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_0_s/DO[3]</td>
<td>mem/loader_d_3_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>7</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_1_s/DO[0]</td>
<td>mem/loader_d_4_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_1_s/DO[1]</td>
<td>mem/loader_d_5_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_1_s/DO[2]</td>
<td>mem/loader_d_6_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>10</td>
<td>0.019</td>
<td>mem/loader_buf_loader_buf_0_1_s/DO[3]</td>
<td>mem/loader_d_7_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>11</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[0]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_0_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>12</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[1]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_1_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>13</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[2]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_2_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>14</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[3]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_3_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>15</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[0]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_4_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[1]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_5_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[2]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_6_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>18</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[3]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_7_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>19</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[0]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_8_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>20</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[1]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_9_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>21</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[2]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_10_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>22</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[3]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_11_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>23</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/DO[0]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_12_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>24</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/DO[1]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_13_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>25</td>
<td>0.019</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/DO[2]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_14_s0/D</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.132</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.277</td>
<td>3.798</td>
</tr>
<tr>
<td>2</td>
<td>1.726</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.250</td>
<td>3.176</td>
</tr>
<tr>
<td>3</td>
<td>1.726</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.250</td>
<td>3.176</td>
</tr>
<tr>
<td>4</td>
<td>1.726</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.250</td>
<td>3.176</td>
</tr>
<tr>
<td>5</td>
<td>2.017</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.291</td>
<td>2.926</td>
</tr>
<tr>
<td>6</td>
<td>2.152</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.282</td>
<td>2.783</td>
</tr>
<tr>
<td>7</td>
<td>2.152</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.282</td>
<td>2.783</td>
</tr>
<tr>
<td>8</td>
<td>2.197</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.134</td>
<td>7.321</td>
</tr>
<tr>
<td>9</td>
<td>2.215</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.293</td>
<td>2.731</td>
</tr>
<tr>
<td>10</td>
<td>2.215</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.293</td>
<td>2.731</td>
</tr>
<tr>
<td>11</td>
<td>2.215</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.293</td>
<td>2.731</td>
</tr>
<tr>
<td>12</td>
<td>2.215</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.293</td>
<td>2.731</td>
</tr>
<tr>
<td>13</td>
<td>2.218</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.282</td>
<td>2.716</td>
</tr>
<tr>
<td>14</td>
<td>2.218</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.282</td>
<td>2.716</td>
</tr>
<tr>
<td>15</td>
<td>2.218</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.282</td>
<td>2.716</td>
</tr>
<tr>
<td>16</td>
<td>2.218</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.282</td>
<td>2.716</td>
</tr>
<tr>
<td>17</td>
<td>2.242</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.272</td>
<td>2.683</td>
</tr>
<tr>
<td>18</td>
<td>2.242</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.272</td>
<td>2.683</td>
</tr>
<tr>
<td>19</td>
<td>2.242</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.272</td>
<td>2.683</td>
</tr>
<tr>
<td>20</td>
<td>2.350</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.240</td>
<td>2.543</td>
</tr>
<tr>
<td>21</td>
<td>2.355</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.284</td>
<td>2.581</td>
</tr>
<tr>
<td>22</td>
<td>2.355</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.284</td>
<td>2.581</td>
</tr>
<tr>
<td>23</td>
<td>2.355</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.284</td>
<td>2.581</td>
</tr>
<tr>
<td>24</td>
<td>2.355</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.284</td>
<td>2.581</td>
</tr>
<tr>
<td>25</td>
<td>2.448</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.284</td>
<td>2.489</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.600</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.411</td>
</tr>
<tr>
<td>2</td>
<td>0.600</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.411</td>
</tr>
<tr>
<td>3</td>
<td>0.621</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.426</td>
</tr>
<tr>
<td>4</td>
<td>0.729</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.535</td>
</tr>
<tr>
<td>5</td>
<td>0.729</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.535</td>
</tr>
<tr>
<td>6</td>
<td>0.729</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.535</td>
</tr>
<tr>
<td>7</td>
<td>0.760</td>
<td>resetn_s0/Q</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk67:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>0.627</td>
</tr>
<tr>
<td>8</td>
<td>0.762</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.544</td>
</tr>
<tr>
<td>9</td>
<td>0.834</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.656</td>
</tr>
<tr>
<td>10</td>
<td>0.879</td>
<td>resetn_s0/Q</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.689</td>
</tr>
<tr>
<td>11</td>
<td>1.059</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.851</td>
</tr>
<tr>
<td>12</td>
<td>1.075</td>
<td>resetn_s0/Q</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk67:[R]</td>
<td>0.000</td>
<td>-0.026</td>
<td>0.948</td>
</tr>
<tr>
<td>13</td>
<td>1.092</td>
<td>iosys/flash_loaded_s0/Q</td>
<td>iosys/apb2custom/mem_addr_23_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.894</td>
</tr>
<tr>
<td>14</td>
<td>1.102</td>
<td>iosys/flash_loaded_s0/Q</td>
<td>iosys/apb2custom/mem_addr_12_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.891</td>
</tr>
<tr>
<td>15</td>
<td>1.102</td>
<td>iosys/flash_loaded_s0/Q</td>
<td>iosys/apb2custom/mem_addr_13_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.891</td>
</tr>
<tr>
<td>16</td>
<td>1.102</td>
<td>iosys/flash_loaded_s0/Q</td>
<td>iosys/apb2custom/mem_addr_14_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.891</td>
</tr>
<tr>
<td>17</td>
<td>1.102</td>
<td>iosys/flash_loaded_s0/Q</td>
<td>iosys/apb2custom/mem_addr_15_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.891</td>
</tr>
<tr>
<td>18</td>
<td>1.102</td>
<td>iosys/flash_loaded_s0/Q</td>
<td>iosys/apb2custom/mem_addr_16_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.891</td>
</tr>
<tr>
<td>19</td>
<td>1.155</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.946</td>
</tr>
<tr>
<td>20</td>
<td>1.160</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.946</td>
</tr>
<tr>
<td>21</td>
<td>1.183</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.974</td>
</tr>
<tr>
<td>22</td>
<td>1.183</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.974</td>
</tr>
<tr>
<td>23</td>
<td>1.188</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.974</td>
</tr>
<tr>
<td>24</td>
<td>1.192</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.974</td>
</tr>
<tr>
<td>25</td>
<td>1.192</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/Q</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0/CLEAR</td>
<td>clk16:[R]</td>
<td>clk16:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.974</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.729</td>
<td>2.729</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td>2</td>
<td>1.758</td>
<td>2.758</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>1.763</td>
<td>2.763</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>1.798</td>
<td>2.798</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>5</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
<tr>
<td>6</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
<tr>
<td>7</td>
<td>1.843</td>
<td>2.843</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
<tr>
<td>8</td>
<td>1.848</td>
<td>2.848</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td>9</td>
<td>1.926</td>
<td>2.926</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>10</td>
<td>1.930</td>
<td>2.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>gtx_clk</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/udp/GMII_send_m0/send_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.773</td>
<td>2.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C67[0][A]</td>
<td>capture/udp/GMII_send_m0/send_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>3.141</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R56C67[0][A]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/send_cnt_1_s2/Q</td>
</tr>
<tr>
<td>3.359</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C66[3][B]</td>
<td>capture/udp/GMII_send_m0/n755_s24/I1</td>
</tr>
<tr>
<td>3.907</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R56C66[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n755_s24/F</td>
</tr>
<tr>
<td>4.779</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[0][A]</td>
<td>capture/udp/GMII_send_m0/n752_s23/I3</td>
</tr>
<tr>
<td>5.068</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C67[0][A]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n752_s23/F</td>
</tr>
<tr>
<td>5.078</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[3][B]</td>
<td>capture/udp/GMII_send_m0/n1592_s42/I3</td>
</tr>
<tr>
<td>5.397</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R54C67[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n1592_s42/F</td>
</tr>
<tr>
<td>5.563</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C67[2][A]</td>
<td>capture/udp/GMII_send_m0/n1592_s41/I3</td>
</tr>
<tr>
<td>6.131</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R54C67[2][A]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n1592_s41/F</td>
</tr>
<tr>
<td>7.163</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C65[3][B]</td>
<td>capture/udp/GMII_send_m0/capture_56_s/I1</td>
</tr>
<tr>
<td>7.619</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C65[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/capture_56_s/F</td>
</tr>
<tr>
<td>8.006</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C65[2][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/n25_s0/I1</td>
</tr>
<tr>
<td>8.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R41C65[2][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/n25_s0/F</td>
</tr>
<tr>
<td>8.949</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C65[2][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_next_3_s4/I3</td>
</tr>
<tr>
<td>9.457</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C65[2][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_next_3_s4/F</td>
</tr>
<tr>
<td>9.637</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C65[2][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_next_6_s5/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R40C65[2][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_next_6_s5/F</td>
</tr>
<tr>
<td>10.106</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C66[3][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_next_6_s3/I1</td>
</tr>
<tr>
<td>10.562</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C66[3][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_next_6_s3/F</td>
</tr>
<tr>
<td>10.716</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C66[2][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.rgraynext_1_s1/I0</td>
</tr>
<tr>
<td>11.283</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C66[2][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>12.404</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C64[0][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/n987_s0/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C64[0][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/n987_s0/COUT</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R47C64[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/n988_s0/CIN</td>
</tr>
<tr>
<td>13.049</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C64[1][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/n988_s0/COUT</td>
</tr>
<tr>
<td>13.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C64[1][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/n989_s0/CIN</td>
</tr>
<tr>
<td>13.099</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C64[1][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/n989_s0/COUT</td>
</tr>
<tr>
<td>13.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R47C64[2][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/n990_s0/CIN</td>
</tr>
<tr>
<td>13.149</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C64[2][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/n990_s0/COUT</td>
</tr>
<tr>
<td>14.146</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C64[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>14.434</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C64[1][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>14.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C64[1][A]</td>
<td style=" font-weight:bold;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.656</td>
<td>2.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C64[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C64[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.117</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.773, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.611, 48.119%; route: 5.683, 48.730%; tC2Q: 0.368, 3.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.656, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.855</td>
<td>6.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C65[3][B]</td>
<td>capture/app_wdf_data_44_s1/I0</td>
</tr>
<tr>
<td>15.429</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C65[3][B]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_44_s1/F</td>
</tr>
<tr>
<td>15.874</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[3][B]</td>
<td>capture/u_ddr3/gw3_top/n38_s0/I0</td>
</tr>
<tr>
<td>16.447</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C63[3][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n38_s0/F</td>
</tr>
<tr>
<td>16.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[3][B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.673</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[3][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_44_s0/CLK</td>
</tr>
<tr>
<td>12.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C63[3][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.148, 12.727%; route: 7.426, 82.365%; tC2Q: 0.442, 4.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C64[0][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>3.078</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R38C64[0][A]</td>
<td style=" font-weight:bold;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_3_s0/Q</td>
</tr>
<tr>
<td>4.913</td>
<td>1.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C62[0][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_0_s17/I0</td>
</tr>
<tr>
<td>5.481</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R33C62[0][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_0_s17/F</td>
</tr>
<tr>
<td>7.228</td>
<td>1.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[2][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s16/I1</td>
</tr>
<tr>
<td>7.807</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C63[2][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s16/F</td>
</tr>
<tr>
<td>7.958</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s6/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s6/F</td>
</tr>
<tr>
<td>9.546</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C63[0][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s1/I1</td>
</tr>
<tr>
<td>10.053</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C63[0][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s1/F</td>
</tr>
<tr>
<td>11.509</td>
<td>1.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[3][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s/I2</td>
</tr>
<tr>
<td>12.083</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C66[3][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s/F</td>
</tr>
<tr>
<td>12.256</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[0][B]</td>
<td>capture/udp/GMII_send_m0/n760_s30/I0</td>
</tr>
<tr>
<td>12.544</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C65[0][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n760_s30/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C65[3][B]</td>
<td>capture/udp/GMII_send_m0/n760_s25/I2</td>
</tr>
<tr>
<td>13.512</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C65[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n760_s25/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[2][B]</td>
<td>capture/udp/GMII_send_m0/n760_s22/I3</td>
</tr>
<tr>
<td>14.401</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C67[2][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n760_s22/F</td>
</tr>
<tr>
<td>14.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[2][B]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/GMII_TXD_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.628</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C67[2][B]</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_7_s0/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C67[2][B]</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.145, 35.412%; route: 7.178, 61.320%; tC2Q: 0.382, 3.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>12.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TX1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.571</td>
<td>2.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.308</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.153%; route: 12.855, 95.020%; tC2Q: 0.382, 2.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.571, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>12.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TX1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.577</td>
<td>2.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.314</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL103[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.153%; route: 12.855, 95.020%; tC2Q: 0.382, 2.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.577, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.855</td>
<td>6.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C65[0][A]</td>
<td>capture/app_wdf_data_150_s1/I0</td>
</tr>
<tr>
<td>15.422</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C65[0][A]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_150_s1/F</td>
</tr>
<tr>
<td>15.829</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[2][B]</td>
<td>capture/u_ddr3/gw3_top/n318_s1/I0</td>
</tr>
<tr>
<td>16.407</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C64[2][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n318_s1/F</td>
</tr>
<tr>
<td>16.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[2][B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.682</td>
<td>2.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[2][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0/CLK</td>
</tr>
<tr>
<td>12.618</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C64[2][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_150_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 12.770%; route: 7.387, 82.300%; tC2Q: 0.442, 4.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.682, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_147_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.855</td>
<td>6.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C65[1][B]</td>
<td>capture/app_wdf_data_147_s1/I0</td>
</tr>
<tr>
<td>15.422</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C65[1][B]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_147_s1/F</td>
</tr>
<tr>
<td>15.829</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[3][B]</td>
<td>capture/u_ddr3/gw3_top/n321_s1/I0</td>
</tr>
<tr>
<td>16.403</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C64[3][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n321_s1/F</td>
</tr>
<tr>
<td>16.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[3][B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_147_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.682</td>
<td>2.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C64[3][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_147_s0/CLK</td>
</tr>
<tr>
<td>12.618</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C64[3][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_147_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 12.722%; route: 7.387, 82.346%; tC2Q: 0.442, 4.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.682, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.855</td>
<td>6.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C65[1][A]</td>
<td>capture/app_wdf_data_40_s1/I0</td>
</tr>
<tr>
<td>15.422</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C65[1][A]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_40_s1/F</td>
</tr>
<tr>
<td>15.807</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[2][B]</td>
<td>capture/u_ddr3/gw3_top/n42_s1/I1</td>
</tr>
<tr>
<td>16.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[2][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n42_s1/F</td>
</tr>
<tr>
<td>16.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[2][B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.689</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[2][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_40_s0/CLK</td>
</tr>
<tr>
<td>12.626</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C63[2][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 12.801%; route: 7.366, 82.258%; tC2Q: 0.442, 4.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_209_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.855</td>
<td>6.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C65[2][A]</td>
<td>capture/app_wdf_data_209_s1/I0</td>
</tr>
<tr>
<td>15.422</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C65[2][A]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_209_s1/F</td>
</tr>
<tr>
<td>15.807</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[3][A]</td>
<td>capture/u_ddr3/gw3_top/n452_s1/I0</td>
</tr>
<tr>
<td>16.381</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C63[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n452_s1/F</td>
</tr>
<tr>
<td>16.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[3][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_209_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.689</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[3][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_209_s0/CLK</td>
</tr>
<tr>
<td>12.626</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C63[3][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_209_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.141, 12.752%; route: 7.366, 82.304%; tC2Q: 0.442, 4.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.778</td>
<td>6.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C63[0][B]</td>
<td>capture/app_wdf_data_68_s1/I0</td>
</tr>
<tr>
<td>15.066</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C63[0][B]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_68_s1/F</td>
</tr>
<tr>
<td>15.801</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[3][A]</td>
<td>capture/u_ddr3/gw3_top/n207_s1/I0</td>
</tr>
<tr>
<td>16.349</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C57[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n207_s1/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[3][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_68_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.673</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[3][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_68_s0/CLK</td>
</tr>
<tr>
<td>12.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C57[3][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_68_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.836, 9.378%; route: 7.638, 85.660%; tC2Q: 0.442, 4.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>15.230</td>
<td>7.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C67[0][A]</td>
<td>capture/app_wdf_data_54_s1/I0</td>
</tr>
<tr>
<td>15.797</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C67[0][A]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_54_s1/F</td>
</tr>
<tr>
<td>16.009</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C65[2][A]</td>
<td>capture/u_ddr3/gw3_top/n28_s2/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C65[2][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n28_s2/F</td>
</tr>
<tr>
<td>16.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C65[2][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.673</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C65[2][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0/CLK</td>
</tr>
<tr>
<td>12.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C65[2][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.856, 9.658%; route: 7.567, 85.351%; tC2Q: 0.442, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.984</td>
<td>2.984</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C62[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R38C62[1][A]</td>
<td style=" font-weight:bold;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0/Q</td>
</tr>
<tr>
<td>4.958</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s4/I1</td>
</tr>
<tr>
<td>5.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R35C67[1][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_7_s4/F</td>
</tr>
<tr>
<td>7.544</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C70[0][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_5_s8/I3</td>
</tr>
<tr>
<td>8.052</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C70[0][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_5_s8/F</td>
</tr>
<tr>
<td>8.642</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C65[3][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_5_s1/I1</td>
</tr>
<tr>
<td>9.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C65[3][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_5_s1/F</td>
</tr>
<tr>
<td>10.108</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C66[3][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_5_s/I1</td>
</tr>
<tr>
<td>10.564</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C66[3][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_5_s/F</td>
</tr>
<tr>
<td>11.774</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C66[3][B]</td>
<td>capture/udp/GMII_send_m0/n762_s25/I0</td>
</tr>
<tr>
<td>12.231</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C66[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n762_s25/F</td>
</tr>
<tr>
<td>13.108</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C66[3][B]</td>
<td>capture/udp/GMII_send_m0/n762_s22/I1</td>
</tr>
<tr>
<td>13.682</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C66[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n762_s22/F</td>
</tr>
<tr>
<td>13.684</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C66[1][A]</td>
<td>capture/udp/GMII_send_m0/n762_s21/I0</td>
</tr>
<tr>
<td>14.263</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C66[1][A]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n762_s21/F</td>
</tr>
<tr>
<td>14.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C66[1][A]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/GMII_TXD_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.642</td>
<td>2.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C66[1][A]</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_5_s0/CLK</td>
</tr>
<tr>
<td>10.579</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C66[1][A]</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.342</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.984, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.536, 31.353%; route: 7.360, 65.255%; tC2Q: 0.382, 3.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.643, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.991</td>
<td>12.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TX3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.571</td>
<td>2.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.308</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.177%; route: 12.706, 94.965%; tC2Q: 0.382, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.571, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.991</td>
<td>12.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TX2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.571</td>
<td>2.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.308</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.177%; route: 12.706, 94.965%; tC2Q: 0.382, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.571, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.991</td>
<td>12.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TX3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.577</td>
<td>2.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.314</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL103[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.177%; route: 12.706, 94.965%; tC2Q: 0.382, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.577, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.991</td>
<td>12.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TX2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.577</td>
<td>2.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.314</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL103[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.177%; route: 12.706, 94.965%; tC2Q: 0.382, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.577, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.918</td>
<td>12.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/TX1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.565</td>
<td>2.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.302</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL101[B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.189%; route: 12.634, 94.937%; tC2Q: 0.382, 2.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.565, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_lo/dpb_inst_16</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.662</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[21][A]</td>
<td>gpu/drawer/ivram_lo/dpb_inst_16/CLKA</td>
</tr>
<tr>
<td>4.922</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_lo/dpb_inst_16/DOA[12]</td>
</tr>
<tr>
<td>8.827</td>
<td>3.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C91[0][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_420/I0</td>
</tr>
<tr>
<td>9.405</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C91[0][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_420/O</td>
</tr>
<tr>
<td>9.825</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_428/I0</td>
</tr>
<tr>
<td>10.399</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C88[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_428/O</td>
</tr>
<tr>
<td>10.819</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C84[3][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_432/I0</td>
</tr>
<tr>
<td>11.367</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C84[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_432/O</td>
</tr>
<tr>
<td>12.300</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[3][A]</td>
<td>gpu/drawer/ivram_lo/mux_inst_434/I0</td>
</tr>
<tr>
<td>12.848</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C84[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_lo/mux_inst_434/O</td>
</tr>
<tr>
<td>12.850</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C84[1][A]</td>
<td>mem/n3216_s14/I0</td>
</tr>
<tr>
<td>13.358</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C84[1][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s14/F</td>
</tr>
<tr>
<td>14.720</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C82[1][B]</td>
<td>mem/n3216_s6/I2</td>
</tr>
<tr>
<td>15.009</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C82[1][B]</td>
<td style=" background: #97FFFF;">mem/n3216_s6/F</td>
</tr>
<tr>
<td>15.372</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I0</td>
</tr>
<tr>
<td>15.950</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>16.669</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>17.177</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>22.815</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>23.383</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>24.895</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>25.443</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>26.102</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>26.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>26.683</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>27.262</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>27.645</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>28.005</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>34.429</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>35.029</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>35.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>35.079</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>35.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>35.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>35.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>35.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>37.668</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>38.235</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>38.658</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>38.977</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>39.183</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>39.730</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>40.345</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>40.913</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>43.425</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>43.993</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>48.853</td>
<td>4.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>mem/oamram_addr_6_s4/I2</td>
</tr>
<tr>
<td>49.432</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s4/F</td>
</tr>
<tr>
<td>50.332</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td>mem/oamram_addr_6_s3/I1</td>
</tr>
<tr>
<td>50.620</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s3/F</td>
</tr>
<tr>
<td>50.623</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[1][A]</td>
<td>mem/oamram_addr_6_s2/I1</td>
</tr>
<tr>
<td>51.190</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>R32C92[1][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s2/F</td>
</tr>
<tr>
<td>55.420</td>
<td>4.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[3][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/I2</td>
</tr>
<tr>
<td>55.994</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R48C114[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/F</td>
</tr>
<tr>
<td>56.722</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[0][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/I0</td>
</tr>
<tr>
<td>57.229</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R45C114[0][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/F</td>
</tr>
<tr>
<td>57.383</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[1][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/I3</td>
</tr>
<tr>
<td>57.950</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C114[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/F</td>
</tr>
<tr>
<td>58.674</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C109[0][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/I2</td>
</tr>
<tr>
<td>58.963</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R45C109[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/F</td>
</tr>
<tr>
<td>62.985</td>
<td>4.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[3][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s0/I3</td>
</tr>
<tr>
<td>63.559</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R57C113[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s0/F</td>
</tr>
<tr>
<td>65.672</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[2][A]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.369</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[2][A]</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>62.058</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C112[2][A]</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.662, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.028, 22.262%; route: 46.723, 74.151%; tC2Q: 2.260, 3.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.922</td>
<td>12.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TX3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.582</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.319</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.188%; route: 12.638, 94.938%; tC2Q: 0.382, 2.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.582, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.922</td>
<td>12.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TX2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.582</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.319</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.188%; route: 12.638, 94.938%; tC2Q: 0.382, 2.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.582, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>3.496</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R25C5[3][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>15.919</td>
<td>12.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TX1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.582</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.319</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.291, 2.188%; route: 12.635, 94.938%; tC2Q: 0.382, 2.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.582, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.984</td>
<td>2.984</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C62[1][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R38C62[1][A]</td>
<td style=" font-weight:bold;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/rbin_num_2_s0/Q</td>
</tr>
<tr>
<td>4.741</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_2_s15/I1</td>
</tr>
<tr>
<td>5.029</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C65[2][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_2_s15/F</td>
</tr>
<tr>
<td>6.822</td>
<td>1.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C62[1][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s16/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C62[1][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s16/F</td>
</tr>
<tr>
<td>8.969</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C62[3][B]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s8/I2</td>
</tr>
<tr>
<td>9.543</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C62[3][B]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s8/F</td>
</tr>
<tr>
<td>9.949</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C65[3][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s2/I0</td>
</tr>
<tr>
<td>10.497</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C65[3][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s2/F</td>
</tr>
<tr>
<td>10.499</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C65[2][A]</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s/I2</td>
</tr>
<tr>
<td>11.007</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C65[2][A]</td>
<td style=" background: #97FFFF;">capture/ddr_rd/DDR_rd_fifo/fifo_inst/Q_d_4_s/F</td>
</tr>
<tr>
<td>11.518</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C65[3][B]</td>
<td>capture/udp/GMII_send_m0/n763_s25/I0</td>
</tr>
<tr>
<td>12.092</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C65[3][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n763_s25/F</td>
</tr>
<tr>
<td>12.844</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[1][B]</td>
<td>capture/udp/GMII_send_m0/n763_s23/I0</td>
</tr>
<tr>
<td>13.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C65[1][B]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n763_s23/F</td>
</tr>
<tr>
<td>13.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>capture/udp/GMII_send_m0/n763_s22/I1</td>
</tr>
<tr>
<td>14.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td style=" background: #97FFFF;">capture/udp/GMII_send_m0/n763_s22/F</td>
</tr>
<tr>
<td>14.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td style=" font-weight:bold;">capture/udp/GMII_send_m0/GMII_TXD_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>165</td>
<td>PLL_B[1]</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.645</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_4_s0/CLK</td>
</tr>
<tr>
<td>10.581</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C66[1][A]</td>
<td>capture/udp/GMII_send_m0/GMII_TXD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.984, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.216, 37.679%; route: 6.591, 58.903%; tC2Q: 0.382, 3.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_149_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.855</td>
<td>6.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C65[0][B]</td>
<td>capture/app_wdf_data_149_s1/I0</td>
</tr>
<tr>
<td>15.422</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C65[0][B]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_149_s1/F</td>
</tr>
<tr>
<td>15.595</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C65[0][A]</td>
<td>capture/u_ddr3/gw3_top/n319_s1/I0</td>
</tr>
<tr>
<td>16.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C65[0][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n319_s1/F</td>
</tr>
<tr>
<td>16.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C65[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_149_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.673</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C65[0][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_149_s0/CLK</td>
</tr>
<tr>
<td>12.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C65[0][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_149_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 13.112%; route: 7.153, 81.827%; tC2Q: 0.442, 5.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.558</td>
<td>6.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C64[3][B]</td>
<td>capture/app_wdf_data_13_s1/I0</td>
</tr>
<tr>
<td>15.131</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C64[3][B]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_13_s1/F</td>
</tr>
<tr>
<td>15.849</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[1][B]</td>
<td>capture/u_ddr3/gw3_top/n69_s0/I0</td>
</tr>
<tr>
<td>16.138</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C56[1][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n69_s0/F</td>
</tr>
<tr>
<td>16.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[1][B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.699</td>
<td>2.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C56[1][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_13_s0/CLK</td>
</tr>
<tr>
<td>12.635</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C56[1][B]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.863, 9.907%; route: 7.401, 85.010%; tC2Q: 0.442, 5.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.699, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/is_write_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.432</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>capture/is_write_s1/CLK</td>
</tr>
<tr>
<td>7.874</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>591</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">capture/is_write_s1/Q</td>
</tr>
<tr>
<td>14.558</td>
<td>6.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C64[3][A]</td>
<td>capture/app_wdf_data_15_s1/I0</td>
</tr>
<tr>
<td>15.131</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C64[3][A]</td>
<td style=" background: #97FFFF;">capture/app_wdf_data_15_s1/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[1][A]</td>
<td>capture/u_ddr3/gw3_top/n67_s0/I0</td>
</tr>
<tr>
<td>16.091</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C63[1][A]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/n67_s0/F</td>
</tr>
<tr>
<td>16.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[1][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.673</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C63[1][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_15_s0/CLK</td>
</tr>
<tr>
<td>12.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C63[1][A]</td>
<td>capture/u_ddr3/gw3_top/gwmc_app_wdf_wdata_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 13.309%; route: 7.065, 81.581%; tC2Q: 0.442, 5.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>51.270</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>51.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R38C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>51.580</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2942_s1/I0</td>
</tr>
<tr>
<td>51.837</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C49[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2942_s1/F</td>
</tr>
<tr>
<td>51.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.968</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.003</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.005</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.374%; route: 0.130, 22.907%; tC2Q: 0.180, 31.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 45.511%; route: 1.617, 54.489%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/pixel_we_bg0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/ilinebuffer_bg0/dpb</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4632</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.266</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C106[0][A]</td>
<td>gpu/drawer/pixel_we_bg0_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R84C106[0][A]</td>
<td style=" font-weight:bold;">gpu/drawer/pixel_we_bg0_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td style=" font-weight:bold;">gpu/drawer/ilinebuffer_bg0/dpb/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4632</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>gpu/drawer/ilinebuffer_bg0/dpb/CLKA</td>
</tr>
<tr>
<td>1.425</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>gpu/drawer/ilinebuffer_bg0/dpb</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.176, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C116</td>
<td>mem/loader_buf_loader_buf_0_0_s/CLK</td>
</tr>
<tr>
<td>1.297</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C116</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_0_s/DO[0]</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C116[0][A]</td>
<td style=" font-weight:bold;">mem/loader_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C116[0][A]</td>
<td>mem/loader_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C116[0][A]</td>
<td>mem/loader_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C116</td>
<td>mem/loader_buf_loader_buf_0_0_s/CLK</td>
</tr>
<tr>
<td>1.297</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C116</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C116[0][B]</td>
<td style=" font-weight:bold;">mem/loader_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C116[0][B]</td>
<td>mem/loader_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C116[0][B]</td>
<td>mem/loader_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C116</td>
<td>mem/loader_buf_loader_buf_0_0_s/CLK</td>
</tr>
<tr>
<td>1.297</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C116</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_0_s/DO[2]</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C116[1][A]</td>
<td style=" font-weight:bold;">mem/loader_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C116[1][A]</td>
<td>mem/loader_d_2_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C116[1][A]</td>
<td>mem/loader_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C116</td>
<td>mem/loader_buf_loader_buf_0_0_s/CLK</td>
</tr>
<tr>
<td>1.297</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C116</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_0_s/DO[3]</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C116[1][B]</td>
<td style=" font-weight:bold;">mem/loader_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.277</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C116[1][B]</td>
<td>mem/loader_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C116[1][B]</td>
<td>mem/loader_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C117</td>
<td>mem/loader_buf_loader_buf_0_1_s/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C117</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_1_s/DO[0]</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C117[0][A]</td>
<td style=" font-weight:bold;">mem/loader_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C117[0][A]</td>
<td>mem/loader_d_4_s0/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C117[0][A]</td>
<td>mem/loader_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C117</td>
<td>mem/loader_buf_loader_buf_0_1_s/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C117</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_1_s/DO[1]</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C117[0][B]</td>
<td style=" font-weight:bold;">mem/loader_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C117[0][B]</td>
<td>mem/loader_d_5_s0/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C117[0][B]</td>
<td>mem/loader_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C117</td>
<td>mem/loader_buf_loader_buf_0_1_s/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C117</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_1_s/DO[2]</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C117[1][A]</td>
<td style=" font-weight:bold;">mem/loader_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C117[1][A]</td>
<td>mem/loader_d_6_s0/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C117[1][A]</td>
<td>mem/loader_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/loader_buf_loader_buf_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/loader_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R38C117</td>
<td>mem/loader_buf_loader_buf_0_1_s/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C117</td>
<td style=" font-weight:bold;">mem/loader_buf_loader_buf_0_1_s/DO[3]</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C117[1][B]</td>
<td style=" font-weight:bold;">mem/loader_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.282</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C117[1][B]</td>
<td>mem/loader_d_7_s0/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C117[1][B]</td>
<td>mem/loader_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C153</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C153</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[0]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C153[0][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C153[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C153[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C153</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C153</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[1]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C153[0][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C153[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C153[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C153</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C153</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[2]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C153[1][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C153[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C153[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C153</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C153</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_0_s/DO[3]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C153[1][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C153[1][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C153[1][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C152</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C152</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[0]</td>
</tr>
<tr>
<td>1.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C152[0][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C152[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C152[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C152</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C152</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[1]</td>
</tr>
<tr>
<td>1.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C152[0][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C152[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C152[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C152</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C152</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[2]</td>
</tr>
<tr>
<td>1.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C152[1][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C152[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C152[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R30C152</td>
<td>sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/CLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C152</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_0_fifo_0_0_1_s/DO[3]</td>
</tr>
<tr>
<td>1.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C152[1][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C152[1][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C152[1][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R29C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[0]</td>
</tr>
<tr>
<td>1.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C154[0][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C154[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C154[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R29C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[1]</td>
</tr>
<tr>
<td>1.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C154[0][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C154[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_9_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C154[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R29C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[2]</td>
</tr>
<tr>
<td>1.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C154[1][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C154[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C154[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R29C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_0_s/DO[3]</td>
</tr>
<tr>
<td>1.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C154[1][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C154[1][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_11_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C154[1][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R31C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/DO[0]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C154[0][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C154[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_12_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C154[0][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R31C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/DO[1]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C154[0][B]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C154[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_13_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C154[0][B]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_dmaB/afterfifo_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R31C154</td>
<td>sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C154</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/fifo_1_fifo_1_0_1_s/DO[2]</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C154[1][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_dmaB/afterfifo_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.222</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C154[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_14_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C154[1][A]</td>
<td>sound/igba_sound_dmaB/afterfifo_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.244</td>
<td>3.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C65[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.723</td>
<td>2.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C65[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>12.376</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C65[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.355, 88.348%; tC2Q: 0.442, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.723, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.623</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>12.349</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.734, 86.068%; tC2Q: 0.442, 13.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.623</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>12.349</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.734, 86.068%; tC2Q: 0.442, 13.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.623</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>12.349</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.734, 86.068%; tC2Q: 0.442, 13.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.373</td>
<td>2.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.738</td>
<td>2.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>12.390</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.484, 84.878%; tC2Q: 0.442, 15.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.737, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.229</td>
<td>2.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.728</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.340, 84.097%; tC2Q: 0.442, 15.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.229</td>
<td>2.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.728</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.340, 84.097%; tC2Q: 0.442, 15.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.723</td>
<td>2.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.106</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C37[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[3][B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.733</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C37[3][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>10.044</td>
<td>6.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.589</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.241</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.723, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 6.505%; route: 6.463, 88.270%; tC2Q: 0.382, 5.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.740</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>12.392</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 83.799%; tC2Q: 0.442, 16.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.740, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.740</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>12.392</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 83.799%; tC2Q: 0.442, 16.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.740, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.740</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>12.392</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 83.799%; tC2Q: 0.442, 16.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.740, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.740</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>12.392</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 83.799%; tC2Q: 0.442, 16.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.740, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.163</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.728</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 83.709%; tC2Q: 0.442, 16.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.163</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.728</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 83.709%; tC2Q: 0.442, 16.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.163</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.728</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 83.709%; tC2Q: 0.442, 16.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.163</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.728</td>
<td>2.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>12.381</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 83.709%; tC2Q: 0.442, 16.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.728, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.129</td>
<td>2.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C46[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.719</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>12.371</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C46[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.240, 83.504%; tC2Q: 0.442, 16.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.719, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.129</td>
<td>2.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.719</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>12.371</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.240, 83.504%; tC2Q: 0.442, 16.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.719, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.129</td>
<td>2.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.719</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>12.371</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.240, 83.504%; tC2Q: 0.442, 16.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.719, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.989</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.687</td>
<td>2.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>12.339</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.100, 82.596%; tC2Q: 0.442, 17.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.028</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.731</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>12.383</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 82.857%; tC2Q: 0.442, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.028</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.731</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>12.383</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 82.857%; tC2Q: 0.442, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.028</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.731</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>12.383</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 82.857%; tC2Q: 0.442, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>10.028</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.731</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>12.383</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 82.857%; tC2Q: 0.442, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.447</td>
<td>2.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.889</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>57</td>
<td>R38C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.935</td>
<td>2.046</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.731</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>12.383</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.046, 82.220%; tC2Q: 0.442, 17.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.671</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C132[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C132[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R80C132[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_dataLoaded_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.671</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C132[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C132[0][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R80C132[0][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_headerLoaded_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C132[2][B]</td>
<td style=" font-weight:bold;">iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.254</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C132[2][B]</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R81C132[2][B]</td>
<td>iosys/Briey/toplevel_axi_core_cpu_debug_bus_cmd_fire_regNext_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C131[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.255</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C131[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R80C131[2][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.355, 66.355%; tC2Q: 0.180, 33.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C131[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.255</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C131[1][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R80C131[1][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.355, 66.355%; tC2Q: 0.180, 33.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C131[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.255</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C131[0][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R80C131[0][A]</td>
<td>iosys/Briey/systemDebugger_1/dispatcher_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.355, 66.355%; tC2Q: 0.180, 33.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>1.885</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td>1.125</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 71.315%; tC2Q: 0.180, 28.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C136[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C136[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C136[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_stepIt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 66.897%; tC2Q: 0.180, 33.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C132[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C132[1][A]</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C132[1][A]</td>
<td>iosys/Briey/jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.476, 72.571%; tC2Q: 0.180, 27.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>1.946</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB93[A]</td>
<td style=" font-weight:bold;">iosys/flash/spi/o_SPI_MOSI_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.256</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB93[A]</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB93[A]</td>
<td>iosys/flash/spi/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 73.866%; tC2Q: 0.180, 26.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C138[1][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.241</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C138[1][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C138[1][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_debugUsed_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 78.855%; tC2Q: 0.180, 21.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td>1.130</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 81.003%; tC2Q: 0.180, 18.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loaded_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/apb2custom/mem_addr_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[2][A]</td>
<td>iosys/flash_loaded_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C137[2][A]</td>
<td style=" font-weight:bold;">iosys/flash_loaded_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C137[3][B]</td>
<td>iosys/n761_s1/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.185</td>
<td>tINS</td>
<td>FR</td>
<td>67</td>
<td>R57C137[3][B]</td>
<td style=" background: #97FFFF;">iosys/n761_s1/F</td>
</tr>
<tr>
<td>2.174</td>
<td>0.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[2][A]</td>
<td style=" font-weight:bold;">iosys/apb2custom/mem_addr_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[2][A]</td>
<td>iosys/apb2custom/mem_addr_23_s0/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C142[2][A]</td>
<td>iosys/apb2custom/mem_addr_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 20.699%; route: 0.532, 59.580%; tC2Q: 0.176, 19.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loaded_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/apb2custom/mem_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[2][A]</td>
<td>iosys/flash_loaded_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C137[2][A]</td>
<td style=" font-weight:bold;">iosys/flash_loaded_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C137[3][B]</td>
<td>iosys/n761_s1/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.185</td>
<td>tINS</td>
<td>FR</td>
<td>67</td>
<td>R57C137[3][B]</td>
<td style=" background: #97FFFF;">iosys/n761_s1/F</td>
</tr>
<tr>
<td>2.171</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[3][A]</td>
<td style=" font-weight:bold;">iosys/apb2custom/mem_addr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[3][A]</td>
<td>iosys/apb2custom/mem_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C146[3][A]</td>
<td>iosys/apb2custom/mem_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 20.757%; route: 0.530, 59.467%; tC2Q: 0.176, 19.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loaded_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/apb2custom/mem_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[2][A]</td>
<td>iosys/flash_loaded_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C137[2][A]</td>
<td style=" font-weight:bold;">iosys/flash_loaded_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C137[3][B]</td>
<td>iosys/n761_s1/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.185</td>
<td>tINS</td>
<td>FR</td>
<td>67</td>
<td>R57C137[3][B]</td>
<td style=" background: #97FFFF;">iosys/n761_s1/F</td>
</tr>
<tr>
<td>2.171</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[1][A]</td>
<td style=" font-weight:bold;">iosys/apb2custom/mem_addr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[1][A]</td>
<td>iosys/apb2custom/mem_addr_13_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C146[1][A]</td>
<td>iosys/apb2custom/mem_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 20.757%; route: 0.530, 59.467%; tC2Q: 0.176, 19.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loaded_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/apb2custom/mem_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[2][A]</td>
<td>iosys/flash_loaded_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C137[2][A]</td>
<td style=" font-weight:bold;">iosys/flash_loaded_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C137[3][B]</td>
<td>iosys/n761_s1/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.185</td>
<td>tINS</td>
<td>FR</td>
<td>67</td>
<td>R57C137[3][B]</td>
<td style=" background: #97FFFF;">iosys/n761_s1/F</td>
</tr>
<tr>
<td>2.171</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[2][B]</td>
<td style=" font-weight:bold;">iosys/apb2custom/mem_addr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[2][B]</td>
<td>iosys/apb2custom/mem_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C146[2][B]</td>
<td>iosys/apb2custom/mem_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 20.757%; route: 0.530, 59.467%; tC2Q: 0.176, 19.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loaded_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/apb2custom/mem_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[2][A]</td>
<td>iosys/flash_loaded_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C137[2][A]</td>
<td style=" font-weight:bold;">iosys/flash_loaded_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C137[3][B]</td>
<td>iosys/n761_s1/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.185</td>
<td>tINS</td>
<td>FR</td>
<td>67</td>
<td>R57C137[3][B]</td>
<td style=" background: #97FFFF;">iosys/n761_s1/F</td>
</tr>
<tr>
<td>2.171</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[0][B]</td>
<td style=" font-weight:bold;">iosys/apb2custom/mem_addr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[0][B]</td>
<td>iosys/apb2custom/mem_addr_15_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C146[0][B]</td>
<td>iosys/apb2custom/mem_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 20.757%; route: 0.530, 59.467%; tC2Q: 0.176, 19.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_loaded_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/apb2custom/mem_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[2][A]</td>
<td>iosys/flash_loaded_s0/CLK</td>
</tr>
<tr>
<td>1.456</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C137[2][A]</td>
<td style=" font-weight:bold;">iosys/flash_loaded_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C137[3][B]</td>
<td>iosys/n761_s1/I1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.185</td>
<td>tINS</td>
<td>FR</td>
<td>67</td>
<td>R57C137[3][B]</td>
<td style=" background: #97FFFF;">iosys/n761_s1/F</td>
</tr>
<tr>
<td>2.171</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[0][A]</td>
<td style=" font-weight:bold;">iosys/apb2custom/mem_addr_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C146[0][A]</td>
<td>iosys/apb2custom/mem_addr_16_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C146[0][A]</td>
<td>iosys/apb2custom/mem_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 20.757%; route: 0.530, 59.467%; tC2Q: 0.176, 19.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C37[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C37[3][B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R41C37[3][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.209</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.243</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 34.346%; route: 0.445, 47.028%; tC2Q: 0.176, 18.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.263</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37[0][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C37[0][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C37[3][B]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R41C37[3][B]</td>
<td style=" background: #97FFFF;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.209</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[2][A]</td>
<td style=" font-weight:bold;">capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6019</td>
<td>LEFTSIDE[4]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.238</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[2][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.050</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C34[2][A]</td>
<td>capture/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 34.346%; route: 0.445, 47.028%; tC2Q: 0.176, 18.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C137[0][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.240</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C137[0][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C137[0][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_disableEbreak_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.794, 81.515%; tC2Q: 0.180, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C137[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.240</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C137[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C137[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_resetIt_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.794, 81.515%; tC2Q: 0.180, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C137[0][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.235</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C137[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C137[0][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_godmode_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.794, 81.515%; tC2Q: 0.180, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C138[1][B]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C138[1][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C138[1][B]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltedByBreak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.794, 81.515%; tC2Q: 0.180, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/Briey/resetCtrl_systemReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.260</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C134[2][A]</td>
<td>iosys/Briey/resetCtrl_systemReset_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R80C134[2][A]</td>
<td style=" font-weight:bold;">iosys/Briey/resetCtrl_systemReset_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C138[3][A]</td>
<td style=" font-weight:bold;">iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.230</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C138[3][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C138[3][A]</td>
<td>iosys/Briey/axi_core_cpu/DebugPlugin_haltIt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.794, 81.515%; tC2Q: 0.180, 18.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.625</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.840</td>
<td>2.840</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.831</td>
<td>2.831</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.594</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.632</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.430</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.622</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.425</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.622</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.425</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.441</td>
<td>1.441</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.848</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.588</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.436</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.277</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.202</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.267</td>
<td>2.268</td>
<td>tNET</td>
<td>FF</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.198</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>capture/ddr_rd/DDR_rd_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>7899</td>
<td>clk16</td>
<td>-3.614</td>
<td>3.421</td>
</tr>
<tr>
<td>6019</td>
<td>capture_75</td>
<td>-3.831</td>
<td>2.740</td>
</tr>
<tr>
<td>4632</td>
<td>clk50</td>
<td>-0.016</td>
<td>2.988</td>
</tr>
<tr>
<td>2058</td>
<td>gbaon</td>
<td>7.002</td>
<td>8.760</td>
</tr>
<tr>
<td>803</td>
<td>hclk</td>
<td>1.306</td>
<td>3.121</td>
</tr>
<tr>
<td>662</td>
<td>RGMII_RST_N_d</td>
<td>40.317</td>
<td>18.107</td>
</tr>
<tr>
<td>591</td>
<td>is_write</td>
<td>-3.838</td>
<td>7.356</td>
</tr>
<tr>
<td>481</td>
<td>busy_modeobj</td>
<td>10.368</td>
<td>5.461</td>
</tr>
<tr>
<td>453</td>
<td>gbsound_on</td>
<td>53.564</td>
<td>3.997</td>
</tr>
<tr>
<td>406</td>
<td>clk67</td>
<td>1.318</td>
<td>2.937</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R77C34</td>
<td>86.11%</td>
</tr>
<tr>
<td>R76C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R67C51</td>
<td>81.94%</td>
</tr>
<tr>
<td>R78C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R79C42</td>
<td>81.94%</td>
</tr>
<tr>
<td>R80C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R70C47</td>
<td>81.94%</td>
</tr>
<tr>
<td>R71C42</td>
<td>81.94%</td>
</tr>
<tr>
<td>R76C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R45C101</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clk67}] -to [get_clocks {clk16}]  -setup -start 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>40.675</td>
<td>4.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>mem/oamram_addr_6_s4/I2</td>
</tr>
<tr>
<td>41.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s4/F</td>
</tr>
<tr>
<td>42.154</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td>mem/oamram_addr_6_s3/I1</td>
</tr>
<tr>
<td>42.443</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s3/F</td>
</tr>
<tr>
<td>42.445</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[1][A]</td>
<td>mem/oamram_addr_6_s2/I1</td>
</tr>
<tr>
<td>43.013</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>R32C92[1][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s2/F</td>
</tr>
<tr>
<td>47.243</td>
<td>4.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[3][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/I2</td>
</tr>
<tr>
<td>47.817</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R48C114[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/F</td>
</tr>
<tr>
<td>48.544</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[0][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/I0</td>
</tr>
<tr>
<td>49.052</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R45C114[0][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/F</td>
</tr>
<tr>
<td>49.205</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[1][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/I3</td>
</tr>
<tr>
<td>49.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C114[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/F</td>
</tr>
<tr>
<td>50.497</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C109[0][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/I2</td>
</tr>
<tr>
<td>50.785</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R45C109[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/F</td>
</tr>
<tr>
<td>54.808</td>
<td>4.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[3][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s0/I3</td>
</tr>
<tr>
<td>55.382</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R57C113[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s0/F</td>
</tr>
<tr>
<td>57.494</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[2][A]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.369</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[2][A]</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>62.334</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0</td>
</tr>
<tr>
<td>62.023</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C112[2][A]</td>
<td>gpu/drawer/iREG_BG0CNT_UNUSED_4_5/Dout_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.369, 20.810%; route: 42.880, 78.490%; tC2Q: 0.382, 0.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.155</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[2][A]</td>
<td>mem/bram_addr_27_s4/I3</td>
</tr>
<tr>
<td>39.663</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C102[2][A]</td>
<td style=" background: #97FFFF;">mem/bram_addr_27_s4/F</td>
</tr>
<tr>
<td>39.814</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[0][A]</td>
<td>mem/bram_addr_27_s5/I2</td>
</tr>
<tr>
<td>40.382</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R35C102[0][A]</td>
<td style=" background: #97FFFF;">mem/bram_addr_27_s5/F</td>
</tr>
<tr>
<td>41.845</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C95[3][B]</td>
<td>mem/oamram_addr_4_s2/I1</td>
</tr>
<tr>
<td>42.419</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>R39C95[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_4_s2/F</td>
</tr>
<tr>
<td>50.834</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C149[1][B]</td>
<td>sound/igba_sound_ch2/n112_s29/I3</td>
</tr>
<tr>
<td>51.342</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C149[1][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/n112_s29/F</td>
</tr>
<tr>
<td>51.702</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C151[0][B]</td>
<td>sound/igba_sound_ch2/n112_s24/I3</td>
</tr>
<tr>
<td>51.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C151[0][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/n112_s24/F</td>
</tr>
<tr>
<td>52.698</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C151[3][B]</td>
<td>sound/igba_sound_ch2/n112_s22/I3</td>
</tr>
<tr>
<td>53.154</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C151[3][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/n112_s22/F</td>
</tr>
<tr>
<td>53.543</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C149[3][B]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Sound_length/n243_s2/I3</td>
</tr>
<tr>
<td>53.999</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R23C149[3][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/iReg_Channel_Sound_length/n243_s2/F</td>
</tr>
<tr>
<td>54.857</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C152[0][B]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s1/I1</td>
</tr>
<tr>
<td>55.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C152[0][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s1/F</td>
</tr>
<tr>
<td>55.587</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C152[3][A]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s0/I2</td>
</tr>
<tr>
<td>56.134</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C152[3][A]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s0/F</td>
</tr>
<tr>
<td>56.798</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C158[1][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.308</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C158[1][A]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>62.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_13_s0</td>
</tr>
<tr>
<td>61.962</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C158[1][A]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.906, 22.075%; route: 41.646, 77.216%; tC2Q: 0.382, 0.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.155</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[2][A]</td>
<td>mem/bram_addr_27_s4/I3</td>
</tr>
<tr>
<td>39.663</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C102[2][A]</td>
<td style=" background: #97FFFF;">mem/bram_addr_27_s4/F</td>
</tr>
<tr>
<td>39.814</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C102[0][A]</td>
<td>mem/bram_addr_27_s5/I2</td>
</tr>
<tr>
<td>40.382</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R35C102[0][A]</td>
<td style=" background: #97FFFF;">mem/bram_addr_27_s5/F</td>
</tr>
<tr>
<td>41.845</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C95[3][B]</td>
<td>mem/oamram_addr_4_s2/I1</td>
</tr>
<tr>
<td>42.419</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>R39C95[3][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_4_s2/F</td>
</tr>
<tr>
<td>50.834</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C149[1][B]</td>
<td>sound/igba_sound_ch2/n112_s29/I3</td>
</tr>
<tr>
<td>51.342</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C149[1][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/n112_s29/F</td>
</tr>
<tr>
<td>51.702</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C151[0][B]</td>
<td>sound/igba_sound_ch2/n112_s24/I3</td>
</tr>
<tr>
<td>51.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C151[0][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/n112_s24/F</td>
</tr>
<tr>
<td>52.698</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C151[3][B]</td>
<td>sound/igba_sound_ch2/n112_s22/I3</td>
</tr>
<tr>
<td>53.154</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C151[3][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/n112_s22/F</td>
</tr>
<tr>
<td>53.543</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C149[3][B]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Sound_length/n243_s2/I3</td>
</tr>
<tr>
<td>53.999</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R23C149[3][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/iReg_Channel_Sound_length/n243_s2/F</td>
</tr>
<tr>
<td>54.857</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C152[0][B]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s1/I1</td>
</tr>
<tr>
<td>55.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C152[0][B]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s1/F</td>
</tr>
<tr>
<td>55.587</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C152[3][A]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s0/I2</td>
</tr>
<tr>
<td>56.134</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C152[3][A]</td>
<td style=" background: #97FFFF;">sound/igba_sound_ch2/iReg_Channel_Envelope_Step_Time/n219_s0/F</td>
</tr>
<tr>
<td>56.798</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C158[2][A]</td>
<td style=" font-weight:bold;">sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.308</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C158[2][A]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>62.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_14_s0</td>
</tr>
<tr>
<td>61.962</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C158[2][A]</td>
<td>sound/igba_sound_ch2/iReg_Channel_Initial_Volume_of_envelope/Dout_buffer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.906, 22.075%; route: 41.646, 77.216%; tC2Q: 0.382, 0.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/iREG_BG0CNT_Colors_Palettes/Dout_buffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>40.675</td>
<td>4.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>mem/oamram_addr_6_s4/I2</td>
</tr>
<tr>
<td>41.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s4/F</td>
</tr>
<tr>
<td>42.154</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td>mem/oamram_addr_6_s3/I1</td>
</tr>
<tr>
<td>42.443</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s3/F</td>
</tr>
<tr>
<td>42.445</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[1][A]</td>
<td>mem/oamram_addr_6_s2/I1</td>
</tr>
<tr>
<td>43.013</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>R32C92[1][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s2/F</td>
</tr>
<tr>
<td>47.243</td>
<td>4.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[3][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/I2</td>
</tr>
<tr>
<td>47.817</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R48C114[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/F</td>
</tr>
<tr>
<td>48.544</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[0][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/I0</td>
</tr>
<tr>
<td>49.052</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R45C114[0][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/F</td>
</tr>
<tr>
<td>49.205</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[1][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/I3</td>
</tr>
<tr>
<td>49.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C114[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/F</td>
</tr>
<tr>
<td>50.497</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C109[0][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/I2</td>
</tr>
<tr>
<td>50.785</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R45C109[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/F</td>
</tr>
<tr>
<td>54.808</td>
<td>4.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[3][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s0/I3</td>
</tr>
<tr>
<td>55.382</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R57C113[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s0/F</td>
</tr>
<tr>
<td>56.717</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[2][A]</td>
<td style=" font-weight:bold;">gpu/drawer/iREG_BG0CNT_Colors_Palettes/Dout_buffer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.328</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[2][A]</td>
<td>gpu/drawer/iREG_BG0CNT_Colors_Palettes/Dout_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>62.293</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/iREG_BG0CNT_Colors_Palettes/Dout_buffer_7_s0</td>
</tr>
<tr>
<td>61.982</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C107[2][A]</td>
<td>gpu/drawer/iREG_BG0CNT_Colors_Palettes/Dout_buffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.369, 21.110%; route: 42.103, 78.179%; tC2Q: 0.382, 0.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gpu/drawer/reg_dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>40.675</td>
<td>4.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>mem/oamram_addr_6_s4/I2</td>
</tr>
<tr>
<td>41.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s4/F</td>
</tr>
<tr>
<td>42.154</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td>mem/oamram_addr_6_s3/I1</td>
</tr>
<tr>
<td>42.443</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C92[0][B]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s3/F</td>
</tr>
<tr>
<td>42.445</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C92[1][A]</td>
<td>mem/oamram_addr_6_s2/I1</td>
</tr>
<tr>
<td>43.013</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>R32C92[1][A]</td>
<td style=" background: #97FFFF;">mem/oamram_addr_6_s2/F</td>
</tr>
<tr>
<td>47.243</td>
<td>4.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[3][A]</td>
<td>gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/I2</td>
</tr>
<tr>
<td>47.817</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R48C114[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_DISPCNT_BG_Mode/n219_s2/F</td>
</tr>
<tr>
<td>48.544</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[0][A]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/I0</td>
</tr>
<tr>
<td>49.052</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R45C114[0][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s3/F</td>
</tr>
<tr>
<td>49.205</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C114[1][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/I3</td>
</tr>
<tr>
<td>49.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C114[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s2/F</td>
</tr>
<tr>
<td>50.497</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C109[0][B]</td>
<td>gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/I2</td>
</tr>
<tr>
<td>50.785</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R45C109[0][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/iREG_BG0CNT_BG_Priority/n211_s1/F</td>
</tr>
<tr>
<td>54.805</td>
<td>4.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[3][B]</td>
<td>gpu/drawer/n806_s14/I0</td>
</tr>
<tr>
<td>55.353</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C111[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/n806_s14/F</td>
</tr>
<tr>
<td>56.438</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[3][A]</td>
<td>gpu/drawer/n806_s13/I3</td>
</tr>
<tr>
<td>56.985</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C113[3][A]</td>
<td style=" background: #97FFFF;">gpu/drawer/n806_s13/F</td>
</tr>
<tr>
<td>56.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[3][A]</td>
<td style=" font-weight:bold;">gpu/drawer/reg_dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>62.367</td>
<td>2.667</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C113[3][A]</td>
<td>gpu/drawer/reg_dout_7_s0/CLK</td>
</tr>
<tr>
<td>62.332</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gpu/drawer/reg_dout_7_s0</td>
</tr>
<tr>
<td>62.268</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C113[3][A]</td>
<td>gpu/drawer/reg_dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.196</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.890, 21.969%; route: 41.850, 77.325%; tC2Q: 0.382, 0.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.667, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk67}]  -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.652</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[20]</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>4.912</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_hi/dpb_inst_7/DOA[11]</td>
</tr>
<tr>
<td>6.761</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_80/I1</td>
</tr>
<tr>
<td>7.340</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_80/O</td>
</tr>
<tr>
<td>8.968</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_82/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_82/O</td>
</tr>
<tr>
<td>11.100</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_83/I1</td>
</tr>
<tr>
<td>11.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_83/O</td>
</tr>
<tr>
<td>11.610</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td>cpu/n1853_s48/I1</td>
</tr>
<tr>
<td>12.177</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s48/F</td>
</tr>
<tr>
<td>13.555</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td>cpu/n1853_s33/I1</td>
</tr>
<tr>
<td>14.062</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s33/F</td>
</tr>
<tr>
<td>15.263</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][B]</td>
<td>cpu/n1853_s14/I3</td>
</tr>
<tr>
<td>15.771</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C76[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s14/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C74[0][A]</td>
<td>cpu/n1853_s4/I2</td>
</tr>
<tr>
<td>16.702</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R40C74[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s4/F</td>
</tr>
<tr>
<td>21.276</td>
<td>4.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[2][A]</td>
<td>cpu/n1853_s1/I0</td>
</tr>
<tr>
<td>21.855</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R63C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s1/F</td>
</tr>
<tr>
<td>23.710</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s12/I0</td>
</tr>
<tr>
<td>24.283</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R65C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s12/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s5/I3</td>
</tr>
<tr>
<td>25.695</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s5/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C27[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_10_s4/I3</td>
</tr>
<tr>
<td>26.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C27[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_10_s4/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>33.481</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>34.081</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>34.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>34.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>34.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>34.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>34.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>36.720</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>37.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>37.710</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>38.028</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>38.235</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>38.782</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>39.397</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>39.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>42.477</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>43.045</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>47.125</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>47.416</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>50.920</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>51.487</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>53.483</td>
<td>1.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[3][B]</td>
<td>sdram/n7375_s2/I0</td>
</tr>
<tr>
<td>54.031</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C103[3][B]</td>
<td style=" background: #97FFFF;">sdram/n7375_s2/F</td>
</tr>
<tr>
<td>54.038</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[3][A]</td>
<td>sdram/n3943_s2/I1</td>
</tr>
<tr>
<td>54.586</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C103[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3943_s2/F</td>
</tr>
<tr>
<td>54.588</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[2][B]</td>
<td>sdram/n3943_s1/I0</td>
</tr>
<tr>
<td>55.096</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C103[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3943_s1/F</td>
</tr>
<tr>
<td>56.226</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C106[2][B]</td>
<td>sdram/n3943_s0/I1</td>
</tr>
<tr>
<td>56.733</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C106[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3943_s0/F</td>
</tr>
<tr>
<td>62.835</td>
<td>6.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">sdram/cmd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.535</td>
<td>2.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0/CLK</td>
</tr>
<tr>
<td>62.500</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_1_s0</td>
</tr>
<tr>
<td>62.437</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.765, 21.210%; route: 45.158, 75.034%; tC2Q: 2.260, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.835, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.652</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[20]</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>4.912</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_hi/dpb_inst_7/DOA[11]</td>
</tr>
<tr>
<td>6.761</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_80/I1</td>
</tr>
<tr>
<td>7.340</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_80/O</td>
</tr>
<tr>
<td>8.968</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_82/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_82/O</td>
</tr>
<tr>
<td>11.100</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_83/I1</td>
</tr>
<tr>
<td>11.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_83/O</td>
</tr>
<tr>
<td>11.610</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td>cpu/n1853_s48/I1</td>
</tr>
<tr>
<td>12.177</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s48/F</td>
</tr>
<tr>
<td>13.555</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td>cpu/n1853_s33/I1</td>
</tr>
<tr>
<td>14.062</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s33/F</td>
</tr>
<tr>
<td>15.263</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][B]</td>
<td>cpu/n1853_s14/I3</td>
</tr>
<tr>
<td>15.771</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C76[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s14/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C74[0][A]</td>
<td>cpu/n1853_s4/I2</td>
</tr>
<tr>
<td>16.702</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R40C74[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s4/F</td>
</tr>
<tr>
<td>21.276</td>
<td>4.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[2][A]</td>
<td>cpu/n1853_s1/I0</td>
</tr>
<tr>
<td>21.855</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R63C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s1/F</td>
</tr>
<tr>
<td>23.710</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s12/I0</td>
</tr>
<tr>
<td>24.283</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R65C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s12/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s5/I3</td>
</tr>
<tr>
<td>25.695</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s5/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C27[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_10_s4/I3</td>
</tr>
<tr>
<td>26.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C27[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_10_s4/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>33.481</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>34.081</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>34.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>34.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>34.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>34.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>34.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>36.720</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>37.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>37.710</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>38.028</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>38.235</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>38.782</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>39.397</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>39.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>42.477</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>43.045</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>47.125</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>47.416</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>50.920</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>51.487</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>53.546</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td>sdram/n3942_s6/I2</td>
</tr>
<tr>
<td>54.125</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s6/F</td>
</tr>
<tr>
<td>54.297</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[0][A]</td>
<td>sdram/n3942_s5/I1</td>
</tr>
<tr>
<td>54.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s5/F</td>
</tr>
<tr>
<td>55.188</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C108[3][B]</td>
<td>sdram/n3944_s0/I0</td>
</tr>
<tr>
<td>55.762</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C108[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3944_s0/F</td>
</tr>
<tr>
<td>62.523</td>
<td>6.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td style=" font-weight:bold;">sdram/cmd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.569</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0/CLK</td>
</tr>
<tr>
<td>62.534</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td>62.470</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.315, 20.569%; route: 45.296, 75.656%; tC2Q: 2.260, 3.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.652</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[20]</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>4.912</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_hi/dpb_inst_7/DOA[11]</td>
</tr>
<tr>
<td>6.761</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_80/I1</td>
</tr>
<tr>
<td>7.340</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_80/O</td>
</tr>
<tr>
<td>8.968</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_82/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_82/O</td>
</tr>
<tr>
<td>11.100</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_83/I1</td>
</tr>
<tr>
<td>11.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_83/O</td>
</tr>
<tr>
<td>11.610</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td>cpu/n1853_s48/I1</td>
</tr>
<tr>
<td>12.177</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s48/F</td>
</tr>
<tr>
<td>13.555</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td>cpu/n1853_s33/I1</td>
</tr>
<tr>
<td>14.062</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s33/F</td>
</tr>
<tr>
<td>15.263</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][B]</td>
<td>cpu/n1853_s14/I3</td>
</tr>
<tr>
<td>15.771</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C76[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s14/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C74[0][A]</td>
<td>cpu/n1853_s4/I2</td>
</tr>
<tr>
<td>16.702</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R40C74[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s4/F</td>
</tr>
<tr>
<td>21.276</td>
<td>4.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[2][A]</td>
<td>cpu/n1853_s1/I0</td>
</tr>
<tr>
<td>21.855</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R63C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s1/F</td>
</tr>
<tr>
<td>23.710</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s12/I0</td>
</tr>
<tr>
<td>24.283</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R65C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s12/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s5/I3</td>
</tr>
<tr>
<td>25.695</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s5/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C27[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_10_s4/I3</td>
</tr>
<tr>
<td>26.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C27[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_10_s4/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>33.481</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>34.081</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>34.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>34.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>34.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>34.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>34.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>36.720</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>37.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>37.710</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>38.028</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>38.235</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>38.782</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>39.397</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>39.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>42.477</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>43.045</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>47.125</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>47.416</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>50.920</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>51.487</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>53.546</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td>sdram/n3942_s6/I2</td>
</tr>
<tr>
<td>54.125</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s6/F</td>
</tr>
<tr>
<td>54.297</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[0][A]</td>
<td>sdram/n3942_s5/I1</td>
</tr>
<tr>
<td>54.805</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s5/F</td>
</tr>
<tr>
<td>54.980</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C106[0][B]</td>
<td>sdram/n3942_s0/I2</td>
</tr>
<tr>
<td>55.558</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C106[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3942_s0/F</td>
</tr>
<tr>
<td>62.050</td>
<td>6.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">sdram/cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.529</td>
<td>2.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0/CLK</td>
</tr>
<tr>
<td>62.494</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_2_s0</td>
</tr>
<tr>
<td>62.431</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.320, 20.742%; route: 44.818, 75.454%; tC2Q: 2.260, 3.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.829, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.652</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[20]</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>4.912</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_hi/dpb_inst_7/DOA[11]</td>
</tr>
<tr>
<td>6.761</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_80/I1</td>
</tr>
<tr>
<td>7.340</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_80/O</td>
</tr>
<tr>
<td>8.968</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_82/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_82/O</td>
</tr>
<tr>
<td>11.100</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_83/I1</td>
</tr>
<tr>
<td>11.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_83/O</td>
</tr>
<tr>
<td>11.610</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td>cpu/n1853_s48/I1</td>
</tr>
<tr>
<td>12.177</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s48/F</td>
</tr>
<tr>
<td>13.555</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td>cpu/n1853_s33/I1</td>
</tr>
<tr>
<td>14.062</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s33/F</td>
</tr>
<tr>
<td>15.263</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][B]</td>
<td>cpu/n1853_s14/I3</td>
</tr>
<tr>
<td>15.771</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C76[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s14/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C74[0][A]</td>
<td>cpu/n1853_s4/I2</td>
</tr>
<tr>
<td>16.702</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R40C74[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s4/F</td>
</tr>
<tr>
<td>21.276</td>
<td>4.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[2][A]</td>
<td>cpu/n1853_s1/I0</td>
</tr>
<tr>
<td>21.855</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R63C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s1/F</td>
</tr>
<tr>
<td>23.710</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s12/I0</td>
</tr>
<tr>
<td>24.283</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R65C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s12/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s5/I3</td>
</tr>
<tr>
<td>25.695</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s5/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C27[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_10_s4/I3</td>
</tr>
<tr>
<td>26.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C27[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_10_s4/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>33.481</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>34.081</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>34.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>34.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>34.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>34.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>34.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>36.720</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>37.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>37.710</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>38.028</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>38.235</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>38.782</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>39.397</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>39.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>42.477</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>43.045</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>47.125</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>47.416</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>50.920</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>51.487</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>52.513</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][B]</td>
<td>sdram/n3941_s5/I2</td>
</tr>
<tr>
<td>53.081</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s5/F</td>
</tr>
<tr>
<td>53.083</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][A]</td>
<td>sdram/n3941_s3/I0</td>
</tr>
<tr>
<td>53.662</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][A]</td>
<td style=" background: #97FFFF;">sdram/n3941_s3/F</td>
</tr>
<tr>
<td>53.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[3][B]</td>
<td>sdram/n3941_s1/I0</td>
</tr>
<tr>
<td>54.121</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s1/F</td>
</tr>
<tr>
<td>54.123</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[1][B]</td>
<td>sdram/n3941_s0/I0</td>
</tr>
<tr>
<td>54.702</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s0/F</td>
</tr>
<tr>
<td>59.547</td>
<td>4.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">sdram/cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.541</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0/CLK</td>
</tr>
<tr>
<td>62.506</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/cmd_3_s0</td>
</tr>
<tr>
<td>62.443</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.836, 22.561%; route: 41.799, 73.466%; tC2Q: 2.260, 3.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/a_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.652</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[20]</td>
<td>gpu/drawer/ivram_hi/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>4.912</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">gpu/drawer/ivram_hi/dpb_inst_7/DOA[11]</td>
</tr>
<tr>
<td>6.761</td>
<td>1.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_80/I1</td>
</tr>
<tr>
<td>7.340</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_80/O</td>
</tr>
<tr>
<td>8.968</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_82/I1</td>
</tr>
<tr>
<td>9.542</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C101[3][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_82/O</td>
</tr>
<tr>
<td>11.100</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td>gpu/drawer/ivram_hi/mux_inst_83/I1</td>
</tr>
<tr>
<td>11.607</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[1][B]</td>
<td style=" background: #97FFFF;">gpu/drawer/ivram_hi/mux_inst_83/O</td>
</tr>
<tr>
<td>11.610</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td>cpu/n1853_s48/I1</td>
</tr>
<tr>
<td>12.177</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C83[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s48/F</td>
</tr>
<tr>
<td>13.555</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td>cpu/n1853_s33/I1</td>
</tr>
<tr>
<td>14.062</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s33/F</td>
</tr>
<tr>
<td>15.263</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C76[1][B]</td>
<td>cpu/n1853_s14/I3</td>
</tr>
<tr>
<td>15.771</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C76[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1853_s14/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C74[0][A]</td>
<td>cpu/n1853_s4/I2</td>
</tr>
<tr>
<td>16.702</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R40C74[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s4/F</td>
</tr>
<tr>
<td>21.276</td>
<td>4.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[2][A]</td>
<td>cpu/n1853_s1/I0</td>
</tr>
<tr>
<td>21.855</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R63C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/n1853_s1/F</td>
</tr>
<tr>
<td>23.710</td>
<td>1.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C33[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s12/I0</td>
</tr>
<tr>
<td>24.283</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R65C33[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s12/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_11_s5/I3</td>
</tr>
<tr>
<td>25.695</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_11_s5/F</td>
</tr>
<tr>
<td>25.870</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C27[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_10_s4/I3</td>
</tr>
<tr>
<td>26.448</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C27[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_10_s4/F</td>
</tr>
<tr>
<td>26.628</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>33.481</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>34.081</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>34.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>34.131</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>34.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>34.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>34.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>36.720</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>37.287</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>37.710</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>38.028</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>38.235</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>38.782</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>39.397</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>39.965</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>42.477</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>43.045</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>47.125</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>47.416</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>50.920</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>51.487</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>53.335</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[1][A]</td>
<td>sdram/n7375_s1/I1</td>
</tr>
<tr>
<td>53.913</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C103[1][A]</td>
<td style=" background: #97FFFF;">sdram/n7375_s1/F</td>
</tr>
<tr>
<td>55.427</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C109[3][B]</td>
<td>sdram/n3569_s6/I3</td>
</tr>
<tr>
<td>55.883</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C109[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3569_s6/F</td>
</tr>
<tr>
<td>56.590</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C104[3][B]</td>
<td>sdram/n3569_s5/I1</td>
</tr>
<tr>
<td>56.908</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C104[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3569_s5/F</td>
</tr>
<tr>
<td>56.913</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C104[0][A]</td>
<td>sdram/n3569_s4/I0</td>
</tr>
<tr>
<td>57.492</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C104[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3569_s4/F</td>
</tr>
<tr>
<td>57.665</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>sdram/n3569_s3/I1</td>
</tr>
<tr>
<td>58.232</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td style=" background: #97FFFF;">sdram/n3569_s3/F</td>
</tr>
<tr>
<td>58.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td style=" font-weight:bold;">sdram/a_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.594</td>
<td>2.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>sdram/a_12_s0/CLK</td>
</tr>
<tr>
<td>62.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/a_12_s0</td>
</tr>
<tr>
<td>62.495</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>sdram/a_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.155, 23.669%; route: 40.165, 72.265%; tC2Q: 2.260, 4.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.894, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]  -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.472</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.895</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>40.187</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>43.690</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>44.258</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>46.254</td>
<td>1.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[3][B]</td>
<td>sdram/n7375_s2/I0</td>
</tr>
<tr>
<td>46.802</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R57C103[3][B]</td>
<td style=" background: #97FFFF;">sdram/n7375_s2/F</td>
</tr>
<tr>
<td>46.809</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[3][A]</td>
<td>sdram/n3943_s2/I1</td>
</tr>
<tr>
<td>47.357</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C103[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3943_s2/F</td>
</tr>
<tr>
<td>47.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[2][B]</td>
<td>sdram/n3943_s1/I0</td>
</tr>
<tr>
<td>47.867</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C103[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3943_s1/F</td>
</tr>
<tr>
<td>48.997</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C106[2][B]</td>
<td>sdram/n3943_s0/I1</td>
</tr>
<tr>
<td>49.504</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C106[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3943_s0/F</td>
</tr>
<tr>
<td>55.605</td>
<td>6.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">sdram/cmd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.535</td>
<td>2.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0/CLK</td>
</tr>
<tr>
<td>62.472</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>sdram/cmd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.391, 19.702%; route: 41.969, 79.573%; tC2Q: 0.382, 0.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.835, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.895</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>40.187</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>43.690</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>44.258</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>46.317</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td>sdram/n3942_s6/I2</td>
</tr>
<tr>
<td>46.895</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s6/F</td>
</tr>
<tr>
<td>47.068</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[0][A]</td>
<td>sdram/n3942_s5/I1</td>
</tr>
<tr>
<td>47.575</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s5/F</td>
</tr>
<tr>
<td>47.959</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C108[3][B]</td>
<td>sdram/n3944_s0/I0</td>
</tr>
<tr>
<td>48.533</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C108[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3944_s0/F</td>
</tr>
<tr>
<td>55.294</td>
<td>6.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td style=" font-weight:bold;">sdram/cmd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.569</td>
<td>2.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0/CLK</td>
</tr>
<tr>
<td>62.505</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR6[B]</td>
<td>sdram/cmd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.941, 18.961%; route: 42.108, 80.310%; tC2Q: 0.382, 0.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.869, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.895</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>40.187</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>43.690</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>44.258</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>46.317</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td>sdram/n3942_s6/I2</td>
</tr>
<tr>
<td>46.895</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s6/F</td>
</tr>
<tr>
<td>47.068</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[0][A]</td>
<td>sdram/n3942_s5/I1</td>
</tr>
<tr>
<td>47.575</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3942_s5/F</td>
</tr>
<tr>
<td>47.750</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C106[0][B]</td>
<td>sdram/n3942_s0/I2</td>
</tr>
<tr>
<td>48.329</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C106[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3942_s0/F</td>
</tr>
<tr>
<td>54.820</td>
<td>6.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">sdram/cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.529</td>
<td>2.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0/CLK</td>
</tr>
<tr>
<td>62.466</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>sdram/cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.946, 19.143%; route: 41.629, 80.121%; tC2Q: 0.382, 0.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.829, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.895</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>40.187</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>43.690</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>44.258</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>45.284</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][B]</td>
<td>sdram/n3941_s5/I2</td>
</tr>
<tr>
<td>45.852</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s5/F</td>
</tr>
<tr>
<td>45.854</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][A]</td>
<td>sdram/n3941_s3/I0</td>
</tr>
<tr>
<td>46.433</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[2][A]</td>
<td style=" background: #97FFFF;">sdram/n3941_s3/F</td>
</tr>
<tr>
<td>46.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[3][B]</td>
<td>sdram/n3941_s1/I0</td>
</tr>
<tr>
<td>46.892</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s1/F</td>
</tr>
<tr>
<td>46.894</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[1][B]</td>
<td>sdram/n3941_s0/I0</td>
</tr>
<tr>
<td>47.473</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C102[1][B]</td>
<td style=" background: #97FFFF;">sdram/n3941_s0/F</td>
</tr>
<tr>
<td>52.318</td>
<td>4.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">sdram/cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.541</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0/CLK</td>
</tr>
<tr>
<td>62.478</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>sdram/cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.463, 21.156%; route: 38.610, 78.071%; tC2Q: 0.382, 0.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/a_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>sdram/cpu_rdata[1]_28_s0/CLK</td>
</tr>
<tr>
<td>3.245</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_28_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[3][A]</td>
<td>mem/n3216_s3/I1</td>
</tr>
<tr>
<td>6.518</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C75[3][A]</td>
<td style=" background: #97FFFF;">mem/n3216_s3/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td>cpu/n1852_s7/I3</td>
</tr>
<tr>
<td>7.773</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C80[2][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s7/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C75[1][B]</td>
<td>cpu/n1852_s4/I1</td>
</tr>
<tr>
<td>8.999</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R41C75[1][B]</td>
<td style=" background: #97FFFF;">cpu/n1852_s4/F</td>
</tr>
<tr>
<td>14.638</td>
<td>5.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C28[1][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s2/I0</td>
</tr>
<tr>
<td>15.205</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R63C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_31_s2/F</td>
</tr>
<tr>
<td>16.718</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C27[3][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_9_s11/I3</td>
</tr>
<tr>
<td>17.265</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R69C27[3][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_9_s11/F</td>
</tr>
<tr>
<td>17.924</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s5/I1</td>
</tr>
<tr>
<td>18.503</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s5/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C28[0][A]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s0/I2</td>
</tr>
<tr>
<td>19.084</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s0/F</td>
</tr>
<tr>
<td>19.468</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C27[1][B]</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_8_s/I1</td>
</tr>
<tr>
<td>19.828</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>277</td>
<td>R67C27[1][B]</td>
<td style=" background: #97FFFF;">cpu/thumb_decoder/thumb_decoded_inst_8_s/F</td>
</tr>
<tr>
<td>26.252</td>
<td>6.424</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][A]</td>
<td>cpu/n15132_s0/I1</td>
</tr>
<tr>
<td>26.852</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C57[0][A]</td>
<td style=" background: #97FFFF;">cpu/n15132_s0/COUT</td>
</tr>
<tr>
<td>26.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R86C57[0][B]</td>
<td>cpu/n15133_s0/CIN</td>
</tr>
<tr>
<td>26.902</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R86C57[0][B]</td>
<td style=" background: #97FFFF;">cpu/n15133_s0/COUT</td>
</tr>
<tr>
<td>26.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][A]</td>
<td>cpu/n15134_s0/CIN</td>
</tr>
<tr>
<td>26.952</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][A]</td>
<td style=" background: #97FFFF;">cpu/n15134_s0/COUT</td>
</tr>
<tr>
<td>26.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R86C57[1][B]</td>
<td>cpu/n15135_s0/CIN</td>
</tr>
<tr>
<td>27.002</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C57[1][B]</td>
<td style=" background: #97FFFF;">cpu/n15135_s0/COUT</td>
</tr>
<tr>
<td>29.490</td>
<td>2.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C45[1][A]</td>
<td>cpu/rom_en_Z_s63/I0</td>
</tr>
<tr>
<td>30.058</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C45[1][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s63/F</td>
</tr>
<tr>
<td>30.480</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td>cpu/rom_en_Z_s34/I3</td>
</tr>
<tr>
<td>30.799</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s34/F</td>
</tr>
<tr>
<td>31.005</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td>cpu/rom_en_Z_s11/I1</td>
</tr>
<tr>
<td>31.553</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s11/F</td>
</tr>
<tr>
<td>32.168</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C49[2][A]</td>
<td>cpu/rom_en_Z_s2/I3</td>
</tr>
<tr>
<td>32.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R69C49[2][A]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s2/F</td>
</tr>
<tr>
<td>35.248</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[2][B]</td>
<td>cpu/rom_en_Z_s74/I3</td>
</tr>
<tr>
<td>35.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R50C69[2][B]</td>
<td style=" background: #97FFFF;">cpu/rom_en_Z_s74/F</td>
</tr>
<tr>
<td>39.895</td>
<td>4.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C86[3][A]</td>
<td>sdram/n3499_s9/I0</td>
</tr>
<tr>
<td>40.187</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R38C86[3][A]</td>
<td style=" background: #97FFFF;">sdram/n3499_s9/F</td>
</tr>
<tr>
<td>43.690</td>
<td>3.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C99[0][B]</td>
<td>sdram/n3499_s6/I0</td>
</tr>
<tr>
<td>44.258</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R49C99[0][B]</td>
<td style=" background: #97FFFF;">sdram/n3499_s6/F</td>
</tr>
<tr>
<td>46.105</td>
<td>1.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C103[1][A]</td>
<td>sdram/n7375_s1/I1</td>
</tr>
<tr>
<td>46.684</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C103[1][A]</td>
<td style=" background: #97FFFF;">sdram/n7375_s1/F</td>
</tr>
<tr>
<td>48.198</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C109[3][B]</td>
<td>sdram/n3569_s6/I3</td>
</tr>
<tr>
<td>48.654</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C109[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3569_s6/F</td>
</tr>
<tr>
<td>49.360</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C104[3][B]</td>
<td>sdram/n3569_s5/I1</td>
</tr>
<tr>
<td>49.679</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C104[3][B]</td>
<td style=" background: #97FFFF;">sdram/n3569_s5/F</td>
</tr>
<tr>
<td>49.684</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C104[0][A]</td>
<td>sdram/n3569_s4/I0</td>
</tr>
<tr>
<td>50.263</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C104[0][A]</td>
<td style=" background: #97FFFF;">sdram/n3569_s4/F</td>
</tr>
<tr>
<td>50.435</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>sdram/n3569_s3/I1</td>
</tr>
<tr>
<td>51.003</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td style=" background: #97FFFF;">sdram/n3569_s3/F</td>
</tr>
<tr>
<td>51.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td style=" font-weight:bold;">sdram/a_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.594</td>
<td>2.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>sdram/a_12_s0/CLK</td>
</tr>
<tr>
<td>62.530</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>sdram/a_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.781, 22.396%; route: 36.976, 76.810%; tC2Q: 0.382, 0.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.894, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk50}]  -setup -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clk50}] -to [get_clocks {clk16}]  -setup -start 3</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clk67}] -to [get_clocks {clk16}]  -hold -start 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.981</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[2][B]</td>
<td>sdram/rv_dout_7_s0/CLK</td>
</tr>
<tr>
<td>61.161</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C129[2][B]</td>
<td style=" font-weight:bold;">sdram/rv_dout_7_s0/Q</td>
</tr>
<tr>
<td>61.700</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[2][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.965</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[2][A]</td>
<td>rv_adapt/mem_dout0_7_s0/CLK</td>
</tr>
<tr>
<td>61.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_7_s0</td>
</tr>
<tr>
<td>60.976</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C129[2][A]</td>
<td>rv_adapt/mem_dout0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.976</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[0][A]</td>
<td>sdram/rv_dout_6_s0/CLK</td>
</tr>
<tr>
<td>61.156</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C130[0][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_6_s0/Q</td>
</tr>
<tr>
<td>61.695</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.955</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>rv_adapt/mem_dout0_6_s0/CLK</td>
</tr>
<tr>
<td>60.990</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_6_s0</td>
</tr>
<tr>
<td>60.966</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>rv_adapt/mem_dout0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.981</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[1][A]</td>
<td>sdram/rv_dout_4_s0/CLK</td>
</tr>
<tr>
<td>61.161</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C129[1][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_4_s0/Q</td>
</tr>
<tr>
<td>61.700</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[0][B]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.959</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[0][B]</td>
<td>rv_adapt/mem_dout0_4_s0/CLK</td>
</tr>
<tr>
<td>60.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_4_s0</td>
</tr>
<tr>
<td>60.970</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[0][B]</td>
<td>rv_adapt/mem_dout0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>60.981</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[0][A]</td>
<td>sdram/rv_dout_15_s0/CLK</td>
</tr>
<tr>
<td>61.161</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C129[0][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_15_s0/Q</td>
</tr>
<tr>
<td>61.700</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.959</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][A]</td>
<td>rv_adapt/mem_dout0_15_s0/CLK</td>
</tr>
<tr>
<td>60.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_15_s0</td>
</tr>
<tr>
<td>60.970</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[1][A]</td>
<td>rv_adapt/mem_dout0_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/rv_dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rv_adapt/mem_dout0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk16:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>61.008</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C129[1][A]</td>
<td>sdram/rv_dout_9_s0/CLK</td>
</tr>
<tr>
<td>61.188</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R56C129[1][A]</td>
<td style=" font-weight:bold;">sdram/rv_dout_9_s0/Q</td>
</tr>
<tr>
<td>61.772</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[2][A]</td>
<td style=" font-weight:bold;">rv_adapt/mem_dout0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.959</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[2][A]</td>
<td>rv_adapt/mem_dout0_9_s0/CLK</td>
</tr>
<tr>
<td>60.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rv_adapt/mem_dout0_9_s0</td>
</tr>
<tr>
<td>60.970</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[2][A]</td>
<td>rv_adapt/mem_dout0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.584, 76.432%; tC2Q: 0.180, 23.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk67}]  -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/clkref_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/clkref_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.575</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C97[0][A]</td>
<td style=" font-weight:bold;">sdram/clkref_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.304</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C97[0][A]</td>
<td>sdram/clkref_r_s0/CLK</td>
</tr>
<tr>
<td>1.339</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/clkref_r_s0</td>
</tr>
<tr>
<td>1.315</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C97[0][A]</td>
<td>sdram/clkref_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.575, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.737</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td style=" font-weight:bold;">iosys/simplespi/clk_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>iosys/simplespi/clk_r_s0/CLK</td>
</tr>
<tr>
<td>1.338</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
<tr>
<td>1.315</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>iosys/simplespi/clk_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.737, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/din_latch[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.275</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[1][B]</td>
<td>iosys/flash_d_7_s0/CLK</td>
</tr>
<tr>
<td>1.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R57C132[1][B]</td>
<td style=" font-weight:bold;">iosys/flash_d_7_s0/Q</td>
</tr>
<tr>
<td>1.576</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[2][B]</td>
<td>rv_adapt/rv_mem_din_15_s/I0</td>
</tr>
<tr>
<td>1.767</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C131[2][B]</td>
<td style=" background: #97FFFF;">rv_adapt/rv_mem_din_15_s/F</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C131[2][B]</td>
<td style=" font-weight:bold;">sdram/din_latch[1]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.306</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[2][B]</td>
<td>sdram/din_latch[1]_15_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/din_latch[1]_15_s0</td>
</tr>
<tr>
<td>1.342</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C131[2][B]</td>
<td>sdram/din_latch[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 38.832%; route: 0.121, 24.619%; tC2Q: 0.180, 36.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.306, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/din_latch[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.278</td>
<td>1.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[0][A]</td>
<td>iosys/flash_d_6_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C133[0][A]</td>
<td style=" font-weight:bold;">iosys/flash_d_6_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[0][B]</td>
<td>rv_adapt/rv_mem_din_6_s/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C131[0][B]</td>
<td style=" background: #97FFFF;">rv_adapt/rv_mem_din_6_s/F</td>
</tr>
<tr>
<td>1.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C131[0][B]</td>
<td style=" font-weight:bold;">sdram/din_latch[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.306</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C131[0][B]</td>
<td>sdram/din_latch[1]_6_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/din_latch[1]_6_s0</td>
</tr>
<tr>
<td>1.342</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C131[0][B]</td>
<td>sdram/din_latch[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.278, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.847%; route: 0.249, 40.121%; tC2Q: 0.180, 29.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.306, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>iosys/flash_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/din_latch[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.278</td>
<td>1.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>iosys/flash_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C133[1][A]</td>
<td style=" font-weight:bold;">iosys/flash_d_3_s0/Q</td>
</tr>
<tr>
<td>1.707</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[1][B]</td>
<td>rv_adapt/rv_mem_din_3_s/I0</td>
</tr>
<tr>
<td>1.898</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C131[1][B]</td>
<td style=" background: #97FFFF;">rv_adapt/rv_mem_din_3_s/F</td>
</tr>
<tr>
<td>1.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C131[1][B]</td>
<td style=" font-weight:bold;">sdram/din_latch[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.302</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C131[1][B]</td>
<td>sdram/din_latch[1]_3_s0/CLK</td>
</tr>
<tr>
<td>1.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdram/din_latch[1]_3_s0</td>
</tr>
<tr>
<td>1.338</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C131[1][B]</td>
<td>sdram/din_latch[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.278, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.847%; route: 0.249, 40.121%; tC2Q: 0.180, 29.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]  -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[3]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[3]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.198</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>sdram/cpu_rdata[3]_28_s0/CLK</td>
</tr>
<tr>
<td>16.374</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C105[0][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_28_s0/Q</td>
</tr>
<tr>
<td>16.381</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>sdram/n1969_s2/I1</td>
</tr>
<tr>
<td>16.573</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td style=" background: #97FFFF;">sdram/n1969_s2/F</td>
</tr>
<tr>
<td>16.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.198</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>sdram/cpu_rdata[3]_28_s0/CLK</td>
</tr>
<tr>
<td>16.199</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>sdram/cpu_rdata[3]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.272, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.272, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[2]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.191</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C103[1][A]</td>
<td>sdram/cpu_rdata[2]_3_s0/CLK</td>
</tr>
<tr>
<td>16.368</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R49C103[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_3_s0/Q</td>
</tr>
<tr>
<td>16.375</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C103[1][A]</td>
<td>sdram/n1962_s2/I2</td>
</tr>
<tr>
<td>16.566</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C103[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1962_s2/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C103[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.191</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C103[1][A]</td>
<td>sdram/cpu_rdata[2]_3_s0/CLK</td>
</tr>
<tr>
<td>16.192</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C103[1][A]</td>
<td>sdram/cpu_rdata[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[1]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.198</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td>sdram/cpu_rdata[1]_20_s0/CLK</td>
</tr>
<tr>
<td>16.374</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C103[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_20_s0/Q</td>
</tr>
<tr>
<td>16.381</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td>sdram/n1913_s2/I3</td>
</tr>
<tr>
<td>16.573</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1913_s2/F</td>
</tr>
<tr>
<td>16.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[1]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.198</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C103[1][A]</td>
<td>sdram/cpu_rdata[1]_20_s0/CLK</td>
</tr>
<tr>
<td>16.199</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C103[1][A]</td>
<td>sdram/cpu_rdata[1]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.272, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.272, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[3]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[3]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.186</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[1][A]</td>
<td>sdram/cpu_rdata[3]_15_s0/CLK</td>
</tr>
<tr>
<td>16.363</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R49C106[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_15_s0/Q</td>
</tr>
<tr>
<td>16.374</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C106[1][A]</td>
<td>sdram/n1473_s7/I1</td>
</tr>
<tr>
<td>16.565</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C106[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1473_s7/F</td>
</tr>
<tr>
<td>16.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C106[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[3]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.186</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[1][A]</td>
<td>sdram/cpu_rdata[3]_15_s0/CLK</td>
</tr>
<tr>
<td>16.188</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C106[1][A]</td>
<td>sdram/cpu_rdata[3]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[2]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram/cpu_rdata[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk67:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.191</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[1][A]</td>
<td>sdram/cpu_rdata[2]_5_s0/CLK</td>
</tr>
<tr>
<td>16.368</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C102[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_5_s0/Q</td>
</tr>
<tr>
<td>16.379</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C102[1][A]</td>
<td>sdram/n1960_s2/I1</td>
</tr>
<tr>
<td>16.570</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C102[1][A]</td>
<td style=" background: #97FFFF;">sdram/n1960_s2/F</td>
</tr>
<tr>
<td>16.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C102[1][A]</td>
<td style=" font-weight:bold;">sdram/cpu_rdata[2]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.925</td>
<td>14.925</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>14.925</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.191</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[1][A]</td>
<td>sdram/cpu_rdata[2]_5_s0/CLK</td>
</tr>
<tr>
<td>16.192</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C102[1][A]</td>
<td>sdram/cpu_rdata[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk50}]  -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clk50}] -to [get_clocks {clk16}]  -hold -start 2</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clk67}] -to [get_clocks {clk16}]  -setup -start 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk67}]  -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>49.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.089</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>12.938</td>
<td>9.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C141[0][B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.616</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[0][B]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_5_s0/CLK</td>
</tr>
<tr>
<td>62.581</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_5_s0</td>
</tr>
<tr>
<td>62.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C141[0][B]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.849, 96.403%; tC2Q: 0.368, 3.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>49.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.089</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>12.938</td>
<td>9.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[2][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.618</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[2][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_1_s0/CLK</td>
</tr>
<tr>
<td>62.583</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_1_s0</td>
</tr>
<tr>
<td>62.236</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C141[2][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.849, 96.403%; tC2Q: 0.368, 3.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>49.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.089</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>12.926</td>
<td>9.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C140[2][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.625</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C140[2][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_3_s0/CLK</td>
</tr>
<tr>
<td>62.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_3_s0</td>
</tr>
<tr>
<td>62.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C140[2][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.838, 96.399%; tC2Q: 0.368, 3.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.925, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>49.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.089</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>12.926</td>
<td>9.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C140[1][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.625</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C140[1][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_4_s0/CLK</td>
</tr>
<tr>
<td>62.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_4_s0</td>
</tr>
<tr>
<td>62.243</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C140[1][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.838, 96.399%; tC2Q: 0.368, 3.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.925, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>49.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>3.089</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>12.926</td>
<td>9.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C140[1][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.700</td>
<td>59.700</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>59.700</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>62.628</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C140[1][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_6_s0/CLK</td>
</tr>
<tr>
<td>62.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_6_s0</td>
</tr>
<tr>
<td>62.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C140[1][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>59.700</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 9.838, 96.399%; tC2Q: 0.368, 3.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]  -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk50}]  -setup -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clk50}] -to [get_clocks {clk16}]  -setup -start 3</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clk67}] -to [get_clocks {clk16}]  -hold -start 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk67}]  -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>1.885</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td>1.125</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB78[A]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 71.315%; tC2Q: 0.180, 28.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
<tr>
<td>1.130</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB68[B]</td>
<td>iosys/simplespi/spi_io_master/o_SPI_Clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 81.003%; tC2Q: 0.180, 18.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4.645</td>
<td>3.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[1][B]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[1][B]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_7_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_7_s0</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C136[1][B]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 94.686%; tC2Q: 0.180, 5.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4.645</td>
<td>3.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[1][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/o_RX_Byte_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.302</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[1][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_0_s0/CLK</td>
</tr>
<tr>
<td>1.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_0_s0</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C137[1][A]</td>
<td>iosys/simplespi/spi_io_master/o_RX_Byte_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 94.686%; tC2Q: 0.180, 5.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iosys/simplespi/spi_io_master/r_TX_Bit_Count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk16:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk67:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk16</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7899</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB89[A]</td>
<td>resetn_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>662</td>
<td>IOB89[A]</td>
<td style=" font-weight:bold;">resetn_s0/Q</td>
</tr>
<tr>
<td>4.689</td>
<td>3.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[1][A]</td>
<td style=" font-weight:bold;">iosys/simplespi/spi_io_master/r_TX_Bit_Count_0_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk67</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>PLL_L[0]</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[1][A]</td>
<td>iosys/simplespi/spi_io_master/r_TX_Bit_Count_0_s3/CLK</td>
</tr>
<tr>
<td>1.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>iosys/simplespi/spi_io_master/r_TX_Bit_Count_0_s3</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C132[1][A]</td>
<td>iosys/simplespi/spi_io_master/r_TX_Bit_Count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.251, 94.754%; tC2Q: 0.180, 5.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]  -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk50}]  -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clk50}] -to [get_clocks {clk16}]  -hold -start 2</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name gtx_clk -period 8 -waveform {0 4} [get_nets {RGMII_GTXCLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk16 -period 59.7 -waveform {0 29.85} [get_nets {clk16}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name hclk5 -period 2.694 -waveform {0 1.347} [get_nets {hclk5}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name phy_clk -period 40 -waveform {0 20} [get_nets {PHY_CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr_clk_400M -period 2.5 -waveform {0 1.25} [get_nets {ddr_clk_400M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x1 -period 10 -waveform {0 5} [get_pins {capture/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr_clk_100M -period 10 -waveform {0 5} [get_nets {ddr_clk_100M}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk50 -source [get_nets {clk16}] -multiply_by 3 [get_nets {clk50}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name hclk -source [get_nets {hclk5}] -master_clock hclk5 -divide_by 5 [get_nets {hclk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk67 -source [get_nets {clk16}] -multiply_by 4 [get_nets {clk67}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_pins {gpu/drawer/ivram_lo/*/*}] -to [get_pins {sdram/*/*}] </td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk67}] -to [get_clocks {clk16}]  -setup -start 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk67}] -to [get_clocks {clk16}]  -hold -start 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk67}]  -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk67}]  -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]  -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_pins {sdram/cpu_rdata*/*}] -to [get_clocks {clk67}]  -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk50}]  -setup -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk16}] -to [get_clocks {clk50}]  -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk50}] -to [get_clocks {clk16}]  -setup -start 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clk50}] -to [get_clocks {clk16}]  -hold -start 2</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr_clk_100M}] -group [get_clocks {ddr_clk_400M}] -group [get_clocks {clk_x1}] -group [get_clocks {clk16}] -group [get_clocks {clk50}] -group [get_clocks {gtx_clk}] </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {gtx_clk}] -group [get_clocks {phy_clk}] -group [get_clocks {clk_x1}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
