Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: schematic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schematic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schematic"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : schematic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seqenter.v" in library work
Compiling verilog file "register.v" in library work
Module <sequenter> compiled
Compiling verilog file "divider_100kHz_to_1Hz.v" in library work
Module <register> compiled
Compiling verilog file "schematic.vf" in library work
Module <divider_100kHz_to_1Hz> compiled
Module <schematic> compiled
No errors in compilation
Analysis of file <"schematic.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <schematic> in library <work>.

Analyzing hierarchy for module <divider_100kHz_to_1Hz> in library <work> with parameters.
	divisor = "0110000110101000"

Analyzing hierarchy for module <register> in library <work>.

Analyzing hierarchy for module <sequenter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <schematic>.
Module <schematic> is correct for synthesis.
 
Analyzing module <divider_100kHz_to_1Hz> in library <work>.
	divisor = 16'b0110000110101000
Module <divider_100kHz_to_1Hz> is correct for synthesis.
 
Analyzing module <register> in library <work>.
Module <register> is correct for synthesis.
 
Analyzing module <sequenter> in library <work>.
Module <sequenter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <MOSI> in unit <register> has a constant value of Z during circuit operation. The register is replaced by logic.

Synthesizing Unit <divider_100kHz_to_1Hz>.
    Related source file is "divider_100kHz_to_1Hz.v".
    Found 1-bit register for signal <clk_out>.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divider_100kHz_to_1Hz> synthesized.


Synthesizing Unit <register>.
    Related source file is "register.v".
    Found 8-bit register for signal <RM>.
    Found 1-bit tristate buffer for signal <MOSI>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <register> synthesized.


Synthesizing Unit <sequenter>.
    Related source file is "seqenter.v".
    Found 1-bit register for signal <CS>.
    Found 1-bit register for signal <clkSeq>.
    Found 5-bit comparator greatequal for signal <clkSeq$cmp_ge0000> created at line 37.
    Found 5-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sequenter> synthesized.


Synthesizing Unit <schematic>.
    Related source file is "schematic.vf".
Unit <schematic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 12
 1-bit register                                        : 12
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schematic> ...

Optimizing unit <register> ...
  implementation constraint: INIT=r	 : RM_1
  implementation constraint: INIT=r	 : RM_2
  implementation constraint: INIT=r	 : RM_3
  implementation constraint: INIT=r	 : RM_4
  implementation constraint: INIT=r	 : RM_5
  implementation constraint: INIT=r	 : RM_6
  implementation constraint: INIT=r	 : RM_7
  implementation constraint: INIT=r	 : RM_0

Optimizing unit <divider_100kHz_to_1Hz> ...
  implementation constraint: INIT=r	 : clk_out
  implementation constraint: INIT=r	 : counter_15
  implementation constraint: INIT=r	 : counter_14
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=r	 : counter_3
  implementation constraint: INIT=r	 : counter_4
  implementation constraint: INIT=r	 : counter_5
  implementation constraint: INIT=r	 : counter_6
  implementation constraint: INIT=r	 : counter_7
  implementation constraint: INIT=r	 : counter_8
  implementation constraint: INIT=r	 : counter_9
  implementation constraint: INIT=r	 : counter_10
  implementation constraint: INIT=r	 : counter_11
  implementation constraint: INIT=r	 : counter_12
  implementation constraint: INIT=r	 : counter_13

Optimizing unit <sequenter> ...
  implementation constraint: INIT=r	 : clkSeq
  implementation constraint: INIT=s	 : CS
  implementation constraint: INIT=s	 : counter_4
  implementation constraint: INIT=r	 : counter_3
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=s	 : counter_1
  implementation constraint: INIT=r	 : counter_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : schematic.ngr
Top Level Output File Name         : schematic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 149
#      AND2                        : 56
#      AND3                        : 2
#      AND4                        : 1
#      AND5                        : 1
#      AND8                        : 1
#      GND                         : 2
#      INV                         : 67
#      XOR2                        : 19
# FlipFlops/Latches                : 33
#      FD                          : 17
#      FDCE                        : 8
#      FDCP                        : 8
# IO Buffers                       : 22
#      IBUF                        : 11
#      OBUF                        : 11
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.54 secs
 
--> 

Total memory usage is 4498184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

