
test-F303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e834  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001aa8  0800e9c8  0800e9c8  0000f9c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010470  08010470  00012248  2**0
                  CONTENTS
  4 .ARM          00000008  08010470  08010470  00011470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010478  08010478  00012248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010478  08010478  00011478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801047c  0801047c  0001147c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  20000000  08010480  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012248  2**0
                  CONTENTS
 10 .bss          000090dc  20000248  20000248  00012248  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20009324  20009324  00012248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012248  2**0
                  CONTENTS, READONLY
 13 .debug_info   00030b3c  00000000  00000000  00012278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000067bb  00000000  00000000  00042db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f81b  00000000  00000000  0004956f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bf8  00000000  00000000  00058d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001c97  00000000  00000000  0005a988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025037  00000000  00000000  0005c61f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002f373  00000000  00000000  00081656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d7269  00000000  00000000  000b09c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00187c32  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000067c0  00000000  00000000  00187c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  0018e438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e9ac 	.word	0x0800e9ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800e9ac 	.word	0x0800e9ac

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff23 	bl	8000afc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc99 	bl	8000618 <__aeabi_dmul>
 8000ce6:	f7ff ff6f 	bl	8000bc8 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc1a 	bl	8000524 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc90 	bl	8000618 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fad2 	bl	80002a8 <__aeabi_dsub>
 8000d04:	f7ff ff60 	bl	8000bc8 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <sendRMCDataToFlash>:
	if(rmc.isValid == 1)
		rmc.date.epoch = convertToEpoch(rmc.date.Yr, rmc.date.Mon, rmc.date.Day, rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
}


void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000d14:	b570      	push	{r4, r5, r6, lr}
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
    RMCSTRUCT *mail = (RMCSTRUCT *)osMailAlloc(RMC_MailQFLASHId, osWaitForever); // Allocate memory for mail
 8000d16:	4e0d      	ldr	r6, [pc, #52]	@ (8000d4c <sendRMCDataToFlash+0x38>)
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
 8000d18:	490d      	ldr	r1, [pc, #52]	@ (8000d50 <sendRMCDataToFlash+0x3c>)
 8000d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1e:	220c      	movs	r2, #12
void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000d20:	4605      	mov	r5, r0
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
 8000d22:	480c      	ldr	r0, [pc, #48]	@ (8000d54 <sendRMCDataToFlash+0x40>)
 8000d24:	f006 fb0a 	bl	800733c <HAL_UART_Transmit>
    RMCSTRUCT *mail = (RMCSTRUCT *)osMailAlloc(RMC_MailQFLASHId, osWaitForever); // Allocate memory for mail
 8000d28:	6830      	ldr	r0, [r6, #0]
 8000d2a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d2e:	f006 fd1f 	bl	8007770 <osMailAlloc>
 8000d32:	4604      	mov	r4, r0
    if (mail != NULL) {
 8000d34:	b148      	cbz	r0, 8000d4a <sendRMCDataToFlash+0x36>
        *mail = *rmcData; // Copy data into allocated memory
 8000d36:	4629      	mov	r1, r5
 8000d38:	2258      	movs	r2, #88	@ 0x58
 8000d3a:	f00a fd93 	bl	800b864 <memcpy>
        osMailPut(RMC_MailQFLASHId, mail); // Put message in queue
 8000d3e:	6830      	ldr	r0, [r6, #0]
 8000d40:	4621      	mov	r1, r4
    }
}
 8000d42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        osMailPut(RMC_MailQFLASHId, mail); // Put message in queue
 8000d46:	f006 bd18 	b.w	800777a <osMailPut>
}
 8000d4a:	bd70      	pop	{r4, r5, r6, pc}
 8000d4c:	200002c8 	.word	0x200002c8
 8000d50:	0800eaf8 	.word	0x0800eaf8
 8000d54:	200013bc 	.word	0x200013bc

08000d58 <getRMC>:


void getRMC(){
 8000d58:	b570      	push	{r4, r5, r6, lr}
	int idx = 0;
	getRMC_time++;
 8000d5a:	4c3a      	ldr	r4, [pc, #232]	@ (8000e44 <getRMC+0xec>)
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	6023      	str	r3, [r4, #0]
	int length = 0;
	for(size_t i = 0; i < GPS_STACK_SIZE; i++){
 8000d62:	4b39      	ldr	r3, [pc, #228]	@ (8000e48 <getRMC+0xf0>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	461e      	mov	r6, r3
		if (gpsSentence[i] == '$' && gpsSentence[i+1] == 'G' && gpsSentence[i+2] == 'N' && gpsSentence[i+3] == 'R' && gpsSentence[i+4] == 'M' && gpsSentence[i+5] == 'C'
 8000d68:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000d6c:	2924      	cmp	r1, #36	@ 0x24
 8000d6e:	4615      	mov	r5, r2
 8000d70:	f102 0201 	add.w	r2, r2, #1
 8000d74:	d160      	bne.n	8000e38 <getRMC+0xe0>
 8000d76:	7819      	ldrb	r1, [r3, #0]
 8000d78:	2947      	cmp	r1, #71	@ 0x47
 8000d7a:	d15d      	bne.n	8000e38 <getRMC+0xe0>
 8000d7c:	7859      	ldrb	r1, [r3, #1]
 8000d7e:	294e      	cmp	r1, #78	@ 0x4e
 8000d80:	d15a      	bne.n	8000e38 <getRMC+0xe0>
 8000d82:	7899      	ldrb	r1, [r3, #2]
 8000d84:	2952      	cmp	r1, #82	@ 0x52
 8000d86:	d157      	bne.n	8000e38 <getRMC+0xe0>
 8000d88:	78d9      	ldrb	r1, [r3, #3]
 8000d8a:	294d      	cmp	r1, #77	@ 0x4d
 8000d8c:	d154      	bne.n	8000e38 <getRMC+0xe0>
 8000d8e:	7919      	ldrb	r1, [r3, #4]
 8000d90:	2943      	cmp	r1, #67	@ 0x43
 8000d92:	d151      	bne.n	8000e38 <getRMC+0xe0>
			&& (GPS_STACK_SIZE -i) > 200 ){
 8000d94:	f5c2 6100 	rsb	r1, r2, #2048	@ 0x800
 8000d98:	3101      	adds	r1, #1
 8000d9a:	29c8      	cmp	r1, #200	@ 0xc8
 8000d9c:	d94c      	bls.n	8000e38 <getRMC+0xe0>
			isRMCExist = 1;
 8000d9e:	4b2b      	ldr	r3, [pc, #172]	@ (8000e4c <getRMC+0xf4>)
			HAL_UART_Transmit(&huart1, (uint8_t *)"Getting RMC\n", strlen("Getting RMC\n"), 1000);
 8000da0:	492b      	ldr	r1, [pc, #172]	@ (8000e50 <getRMC+0xf8>)
 8000da2:	482c      	ldr	r0, [pc, #176]	@ (8000e54 <getRMC+0xfc>)
			isRMCExist = 1;
 8000da4:	2201      	movs	r2, #1
 8000da6:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t *)"Getting RMC\n", strlen("Getting RMC\n"), 1000);
 8000da8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dac:	220c      	movs	r2, #12
 8000dae:	f006 fac5 	bl	800733c <HAL_UART_Transmit>
			while(gpsSentence[i+1] != 0x0A ){
 8000db2:	4a29      	ldr	r2, [pc, #164]	@ (8000e58 <getRMC+0x100>)
 8000db4:	1973      	adds	r3, r6, r5
	int idx = 0;
 8000db6:	2000      	movs	r0, #0
			while(gpsSentence[i+1] != 0x0A ){
 8000db8:	7859      	ldrb	r1, [r3, #1]
 8000dba:	290a      	cmp	r1, #10
 8000dbc:	461d      	mov	r5, r3
 8000dbe:	d135      	bne.n	8000e2c <getRMC+0xd4>
			idx = 0;
			break;
		}
	 }
	for(size_t i = length; i < 128; i++){
		rmc_str[i] = 0;
 8000dc0:	4b25      	ldr	r3, [pc, #148]	@ (8000e58 <getRMC+0x100>)
	}
	if(isRMCExist == 1){
 8000dc2:	4d22      	ldr	r5, [pc, #136]	@ (8000e4c <getRMC+0xf4>)
		rmc_str[i] = 0;
 8000dc4:	f1c0 0280 	rsb	r2, r0, #128	@ 0x80
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4418      	add	r0, r3
 8000dcc:	f009 fef6 	bl	800abbc <memset>
	if(isRMCExist == 1){
 8000dd0:	682b      	ldr	r3, [r5, #0]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d109      	bne.n	8000dea <getRMC+0x92>
//		parse_rmc(rmc_str);
//		display_rmc_data(&huart1);
//		set_time(rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
//		set_date(rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
		if(rmc.isValid == 1){
 8000dd6:	4821      	ldr	r0, [pc, #132]	@ (8000e5c <getRMC+0x104>)
 8000dd8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d103      	bne.n	8000de6 <getRMC+0x8e>
			sendRMCDataToFlash(&rmc);
 8000dde:	f7ff ff99 	bl	8000d14 <sendRMCDataToFlash>
			getRMC_time = 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	6023      	str	r3, [r4, #0]
		}
		isRMCExist = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	602b      	str	r3, [r5, #0]
	}
	if(getRMC_time >= 500){
 8000dea:	6823      	ldr	r3, [r4, #0]
 8000dec:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000df0:	db0f      	blt.n	8000e12 <getRMC+0xba>
		GPS_DISABLE();
 8000df2:	2201      	movs	r2, #1
 8000df4:	2104      	movs	r1, #4
 8000df6:	481a      	ldr	r0, [pc, #104]	@ (8000e60 <getRMC+0x108>)
 8000df8:	f004 fb7a 	bl	80054f0 <HAL_GPIO_WritePin>
		osDelay(500);
 8000dfc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e00:	f006 fc0c 	bl	800761c <osDelay>
		GPS_ENABLE();
 8000e04:	4816      	ldr	r0, [pc, #88]	@ (8000e60 <getRMC+0x108>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	2104      	movs	r1, #4
 8000e0a:	f004 fb71 	bl	80054f0 <HAL_GPIO_WritePin>
		getRMC_time = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	6023      	str	r3, [r4, #0]
	}
	Debug_printf("Elapsed Time blabla: %d\n", getRMC_time);
 8000e12:	6821      	ldr	r1, [r4, #0]
 8000e14:	4813      	ldr	r0, [pc, #76]	@ (8000e64 <getRMC+0x10c>)
 8000e16:	f003 fb57 	bl	80044c8 <Debug_printf>
	HAL_UART_Transmit(&huart1, rmc_str, 128,1000);
}
 8000e1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Transmit(&huart1, rmc_str, 128,1000);
 8000e1e:	490e      	ldr	r1, [pc, #56]	@ (8000e58 <getRMC+0x100>)
 8000e20:	480c      	ldr	r0, [pc, #48]	@ (8000e54 <getRMC+0xfc>)
 8000e22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e26:	2280      	movs	r2, #128	@ 0x80
 8000e28:	f006 ba88 	b.w	800733c <HAL_UART_Transmit>
				rmc_str[idx] = gpsSentence[i];
 8000e2c:	7829      	ldrb	r1, [r5, #0]
 8000e2e:	f802 1b01 	strb.w	r1, [r2], #1
				idx++;
 8000e32:	3301      	adds	r3, #1
 8000e34:	3001      	adds	r0, #1
				i++;
 8000e36:	e7bf      	b.n	8000db8 <getRMC+0x60>
	for(size_t i = 0; i < GPS_STACK_SIZE; i++){
 8000e38:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8000e3c:	d194      	bne.n	8000d68 <getRMC+0x10>
	int length = 0;
 8000e3e:	2000      	movs	r0, #0
 8000e40:	e7be      	b.n	8000dc0 <getRMC+0x68>
 8000e42:	bf00      	nop
 8000e44:	20000264 	.word	0x20000264
 8000e48:	200002cc 	.word	0x200002cc
 8000e4c:	20000268 	.word	0x20000268
 8000e50:	0800eb0e 	.word	0x0800eb0e
 8000e54:	200013bc 	.word	0x200013bc
 8000e58:	20000adc 	.word	0x20000adc
 8000e5c:	20000270 	.word	0x20000270
 8000e60:	48000800 	.word	0x48000800
 8000e64:	0800eb1b 	.word	0x0800eb1b

08000e68 <StartGPS>:


void StartGPS(void const * argument)
{
 8000e68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_UART_Transmit(&huart1,(uint8_t*) "STARTING GPS", strlen("STARTING GPS"), 1000);
 8000e6a:	4935      	ldr	r1, [pc, #212]	@ (8000f40 <StartGPS+0xd8>)
 8000e6c:	4835      	ldr	r0, [pc, #212]	@ (8000f44 <StartGPS+0xdc>)
		//rmc.lcation.latitude -= 0.000001;
//		rmc.tim.sec += 2;
//		rmc.lcation.latitude = route[count].latitude;
//		rmc.lcation.longitude = route[count].longitude;
//		count++;
		HAL_UART_Transmit(&huart1, (uint8_t *)"Getting GPS \n", strlen("Getting GPS \n"), 1000);
 8000e6e:	4d35      	ldr	r5, [pc, #212]	@ (8000f44 <StartGPS+0xdc>)
	HAL_UART_Transmit(&huart1,(uint8_t*) "STARTING GPS", strlen("STARTING GPS"), 1000);
 8000e70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e74:	220c      	movs	r2, #12
 8000e76:	f006 fa61 	bl	800733c <HAL_UART_Transmit>
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
 8000e7a:	4a33      	ldr	r2, [pc, #204]	@ (8000f48 <StartGPS+0xe0>)
 8000e7c:	4933      	ldr	r1, [pc, #204]	@ (8000f4c <StartGPS+0xe4>)
 8000e7e:	4834      	ldr	r0, [pc, #208]	@ (8000f50 <StartGPS+0xe8>)
 8000e80:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e84:	f001 fe0e 	bl	8002aa4 <RingBufferDmaU8_initUSARTRx>
	rmc.tim.hour = 0;
 8000e88:	4b32      	ldr	r3, [pc, #200]	@ (8000f54 <StartGPS+0xec>)
	rmc.speed = 22.4;
 8000e8a:	4a33      	ldr	r2, [pc, #204]	@ (8000f58 <StartGPS+0xf0>)
 8000e8c:	629a      	str	r2, [r3, #40]	@ 0x28
	rmc.lcation.latitude = 20.998022;
 8000e8e:	a128      	add	r1, pc, #160	@ (adr r1, 8000f30 <StartGPS+0xc8>)
 8000e90:	e9d1 0100 	ldrd	r0, r1, [r1]
	rmc.course = 30.5;
 8000e94:	4a31      	ldr	r2, [pc, #196]	@ (8000f5c <StartGPS+0xf4>)
 8000e96:	62da      	str	r2, [r3, #44]	@ 0x2c
	rmc.lcation.latitude = 20.998022;
 8000e98:	e9c3 010e 	strd	r0, r1, [r3, #56]	@ 0x38
	rmc.lcation.NS = 'N';
 8000e9c:	224e      	movs	r2, #78	@ 0x4e
	rmc.lcation.longitude = 105.794756;
 8000e9e:	a126      	add	r1, pc, #152	@ (adr r1, 8000f38 <StartGPS+0xd0>)
 8000ea0:	e9d1 0100 	ldrd	r0, r1, [r1]
	rmc.lcation.NS = 'N';
 8000ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	rmc.lcation.EW = 'E';
 8000ea8:	2245      	movs	r2, #69	@ 0x45
	rmc.tim.hour = 0;
 8000eaa:	2400      	movs	r4, #0
	rmc.lcation.EW = 'E';
 8000eac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	rmc.isValid = 1;
 8000eb0:	2201      	movs	r2, #1
	rmc.lcation.longitude = 105.794756;
 8000eb2:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
	rmc.tim.min = 0;
 8000eb6:	e9c3 4400 	strd	r4, r4, [r3]
	rmc.date.Mon = 0;
 8000eba:	e9c3 4404 	strd	r4, r4, [r3, #16]
	rmc.tim.sec = 0;
 8000ebe:	609c      	str	r4, [r3, #8]
	rmc.isValid = 1;
 8000ec0:	631a      	str	r2, [r3, #48]	@ 0x30
	rmc.date.Yr = 0;
 8000ec2:	619c      	str	r4, [r3, #24]
	osMailQDef(FLASH_MailQ, 5, RMCSTRUCT);
 8000ec4:	2205      	movs	r2, #5
 8000ec6:	2358      	movs	r3, #88	@ 0x58
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8000ec8:	4621      	mov	r1, r4
 8000eca:	a801      	add	r0, sp, #4
	osMailQDef(FLASH_MailQ, 5, RMCSTRUCT);
 8000ecc:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8000ed0:	f8cd d00c 	str.w	sp, [sp, #12]
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8000ed4:	f006 fc21 	bl	800771a <osMailCreate>
 8000ed8:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <StartGPS+0xf8>)
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000eda:	4621      	mov	r1, r4
	RMC_MailQFLASHId = osMailCreate(osMailQ(FLASH_MailQ), NULL);
 8000edc:	6018      	str	r0, [r3, #0]
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000ede:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ee2:	4819      	ldr	r0, [pc, #100]	@ (8000f48 <StartGPS+0xe0>)
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000ee4:	4c1f      	ldr	r4, [pc, #124]	@ (8000f64 <StartGPS+0xfc>)
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000ee6:	f009 fe69 	bl	800abbc <memset>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ef0:	4620      	mov	r0, r4
 8000ef2:	f004 fafd 	bl	80054f0 <HAL_GPIO_WritePin>
		HAL_Delay(1500);
 8000ef6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000efa:	f003 fbab 	bl	8004654 <HAL_Delay>
		getRMC();
 8000efe:	f7ff ff2b 	bl	8000d58 <getRMC>
		HAL_UART_Transmit(&huart1, (uint8_t *)"Getting GPS \n", strlen("Getting GPS \n"), 1000);
 8000f02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f06:	220d      	movs	r2, #13
 8000f08:	4917      	ldr	r1, [pc, #92]	@ (8000f68 <StartGPS+0x100>)
 8000f0a:	4628      	mov	r0, r5
 8000f0c:	f006 fa16 	bl	800733c <HAL_UART_Transmit>
		uart_transmit_string(&huart1,(uint8_t*) "\n\n ");
 8000f10:	4628      	mov	r0, r5
 8000f12:	4916      	ldr	r1, [pc, #88]	@ (8000f6c <StartGPS+0x104>)
 8000f14:	f003 fac8 	bl	80044a8 <uart_transmit_string>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f18:	4620      	mov	r0, r4
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f20:	f004 fae6 	bl	80054f0 <HAL_GPIO_WritePin>
		HAL_Delay(1500);
 8000f24:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000f28:	f003 fb94 	bl	8004654 <HAL_Delay>
	while(1)
 8000f2c:	e7dd      	b.n	8000eea <StartGPS+0x82>
 8000f2e:	bf00      	nop
 8000f30:	5eaab042 	.word	0x5eaab042
 8000f34:	4034ff7e 	.word	0x4034ff7e
 8000f38:	48451330 	.word	0x48451330
 8000f3c:	405a72dd 	.word	0x405a72dd
 8000f40:	0800eb34 	.word	0x0800eb34
 8000f44:	200013bc 	.word	0x200013bc
 8000f48:	200002cc 	.word	0x200002cc
 8000f4c:	20001334 	.word	0x20001334
 8000f50:	20000acc 	.word	0x20000acc
 8000f54:	20000270 	.word	0x20000270
 8000f58:	41b33333 	.word	0x41b33333
 8000f5c:	41f40000 	.word	0x41f40000
 8000f60:	200002c8 	.word	0x200002c8
 8000f64:	48000800 	.word	0x48000800
 8000f68:	0800eb41 	.word	0x0800eb41
 8000f6c:	0800eb4f 	.word	0x0800eb4f

08000f70 <create_terminal_registration>:
//int is_40s = 0;
RMCSTRUCT rmc_jt;
uint8_t terminal_phone_number[6] = {0};


JT808_TerminalRegistration create_terminal_registration(){
 8000f70:	b5f0      	push	{r4, r5, r6, r7, lr}
	JT808_TerminalRegistration reg_msg = {
 8000f72:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <create_terminal_registration+0x48>)
JT808_TerminalRegistration create_terminal_registration(){
 8000f74:	b091      	sub	sp, #68	@ 0x44
	JT808_TerminalRegistration reg_msg = {
 8000f76:	ac01      	add	r4, sp, #4
JT808_TerminalRegistration create_terminal_registration(){
 8000f78:	4605      	mov	r5, r0
	JT808_TerminalRegistration reg_msg = {
 8000f7a:	f103 0738 	add.w	r7, r3, #56	@ 0x38
 8000f7e:	4622      	mov	r2, r4
 8000f80:	6818      	ldr	r0, [r3, #0]
 8000f82:	6859      	ldr	r1, [r3, #4]
 8000f84:	4626      	mov	r6, r4
 8000f86:	c603      	stmia	r6!, {r0, r1}
 8000f88:	3308      	adds	r3, #8
 8000f8a:	42bb      	cmp	r3, r7
 8000f8c:	4634      	mov	r4, r6
 8000f8e:	d1f7      	bne.n	8000f80 <create_terminal_registration+0x10>
 8000f90:	6818      	ldr	r0, [r3, #0]
 8000f92:	6030      	str	r0, [r6, #0]
        .plate_no = {0x00, 0x00, 0x00, 0x00, 0x35, 0x36, 0x37, 0x38, 0x39, 0x31, 0x20, 0x32, 0x39, 0x4C, 0x31, 0x33, 0x34, 0x31, 0x35, 0x34},
        .check_sum = 0x00,  // Placeholder, will be set by the function
        .end_mask = 0x7E
    };

	return reg_msg;
 8000f94:	4613      	mov	r3, r2
 8000f96:	ae0f      	add	r6, sp, #60	@ 0x3c
 8000f98:	462a      	mov	r2, r5
 8000f9a:	461c      	mov	r4, r3
 8000f9c:	cc03      	ldmia	r4!, {r0, r1}
 8000f9e:	42b4      	cmp	r4, r6
 8000fa0:	6010      	str	r0, [r2, #0]
 8000fa2:	6051      	str	r1, [r2, #4]
 8000fa4:	4623      	mov	r3, r4
 8000fa6:	f102 0208 	add.w	r2, r2, #8
 8000faa:	d1f6      	bne.n	8000f9a <create_terminal_registration+0x2a>
 8000fac:	6820      	ldr	r0, [r4, #0]
 8000fae:	6010      	str	r0, [r2, #0]
}
 8000fb0:	4628      	mov	r0, r5
 8000fb2:	b011      	add	sp, #68	@ 0x44
 8000fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	0800e9c8 	.word	0x0800e9c8

08000fbc <create_location_info_report>:


JT808_LocationInfoReport create_location_info_report() {
 8000fbc:	b530      	push	{r4, r5, lr}
	JT808_LocationInfoReport location_info = {
 8000fbe:	2541      	movs	r5, #65	@ 0x41
JT808_LocationInfoReport create_location_info_report() {
 8000fc0:	b093      	sub	sp, #76	@ 0x4c
 8000fc2:	4604      	mov	r4, r0
	JT808_LocationInfoReport location_info = {
 8000fc4:	462a      	mov	r2, r5
 8000fc6:	4906      	ldr	r1, [pc, #24]	@ (8000fe0 <create_location_info_report+0x24>)
 8000fc8:	a801      	add	r0, sp, #4
 8000fca:	f00a fc4b 	bl	800b864 <memcpy>
        .signal = {0x31},                      // 31
        .additional = {0x01, 0x00, 0xFD, 0x04, 0x03, 0xF1, 0x00, 0x00, 0x0A}, // 01 00 FD 04 03 F1 00 00 0A
        .end_mask = 0x7E                       // 7E
    };
    
    return location_info;
 8000fce:	462a      	mov	r2, r5
 8000fd0:	a901      	add	r1, sp, #4
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	f00a fc46 	bl	800b864 <memcpy>
}
 8000fd8:	4620      	mov	r0, r4
 8000fda:	b013      	add	sp, #76	@ 0x4c
 8000fdc:	bd30      	pop	{r4, r5, pc}
 8000fde:	bf00      	nop
 8000fe0:	0800ea04 	.word	0x0800ea04

08000fe4 <set_status_bit>:
void clearBit(uint8_t *status, int bitPosition) {
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
}

void set_status_bit(uint8_t *status_bit){
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8000fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8001010 <set_status_bit+0x2c>)
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fe6:	78c3      	ldrb	r3, [r0, #3]
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8000fe8:	f892 1040 	ldrb.w	r1, [r2, #64]	@ 0x40
 8000fec:	294e      	cmp	r1, #78	@ 0x4e
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fee:	bf0c      	ite	eq
 8000ff0:	f003 03fb 	andeq.w	r3, r3, #251	@ 0xfb
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8000ff4:	f043 0304 	orrne.w	r3, r3, #4
 8000ff8:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 2);

	if(rmc_jt.lcation.EW == 'E') clearBit(status_bit+3, 3);
 8000ffa:	f892 2050 	ldrb.w	r2, [r2, #80]	@ 0x50
 8000ffe:	2a45      	cmp	r2, #69	@ 0x45
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8001000:	bf0c      	ite	eq
 8001002:	f003 03f7 	andeq.w	r3, r3, #247	@ 0xf7
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8001006:	f043 0308 	orrne.w	r3, r3, #8
 800100a:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 3);
}
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	20000b68 	.word	0x20000b68

08001014 <send_AT_command>:
    memcpy(message_array, location_info, *array_length);  // Copy struct data into message array

    return message_array;
}

void send_AT_command(const char *command) {
 8001014:	b510      	push	{r4, lr}
 8001016:	4604      	mov	r4, r0
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8001018:	f7ff f93a 	bl	8000290 <strlen>
 800101c:	4621      	mov	r1, r4
 800101e:	b282      	uxth	r2, r0
}
 8001020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <send_AT_command+0x1c>)
 8001026:	f04f 33ff 	mov.w	r3, #4294967295
 800102a:	f006 b987 	b.w	800733c <HAL_UART_Transmit>
 800102e:	bf00      	nop
 8001030:	200012ac 	.word	0x200012ac

08001034 <SIM_UART_ReInitializeRxDMA>:

void SIM_UART_ReInitializeRxDMA(void){
 8001034:	b510      	push	{r4, lr}
	HAL_StatusTypeDef ret = HAL_UART_Abort(&huart3);
 8001036:	4809      	ldr	r0, [pc, #36]	@ (800105c <SIM_UART_ReInitializeRxDMA+0x28>)
 8001038:	f005 ff13 	bl	8006e62 <HAL_UART_Abort>
	if(ret != HAL_OK)
 800103c:	b108      	cbz	r0, 8001042 <SIM_UART_ReInitializeRxDMA+0xe>
	{
		Error_Handler();			
 800103e:	f002 f890 	bl	8003162 <Error_Handler>
	}		
	osDelay(50);	//	50 is OK
 8001042:	2032      	movs	r0, #50	@ 0x32
 8001044:	f006 faea 	bl	800761c <osDelay>
	//memset(gnssDmaRingBufferMemory, 0x20, sizeof(gnssDmaRingBufferMemory));	// insert buffer with space character	
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
}
 8001048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <SIM_UART_ReInitializeRxDMA+0x2c>)
 800104e:	4903      	ldr	r1, [pc, #12]	@ (800105c <SIM_UART_ReInitializeRxDMA+0x28>)
 8001050:	4804      	ldr	r0, [pc, #16]	@ (8001064 <SIM_UART_ReInitializeRxDMA+0x30>)
 8001052:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001056:	f001 bd25 	b.w	8002aa4 <RingBufferDmaU8_initUSARTRx>
 800105a:	bf00      	nop
 800105c:	200012ac 	.word	0x200012ac
 8001060:	20000bd8 	.word	0x20000bd8
 8001064:	20000bc8 	.word	0x20000bc8

08001068 <find_length>:

int find_length(uint8_t *str){
	int i = 0;
	while(str[i] != 0x00){
 8001068:	f7ff b912 	b.w	8000290 <strlen>

0800106c <receive_response>:
	}
	return i;
		
}

void receive_response(char *cmd_str) {
 800106c:	b530      	push	{r4, r5, lr}
	uint8_t output_buffer[128];
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
	uart_transmit_string(&huart1, output_buffer);
 800106e:	4c10      	ldr	r4, [pc, #64]	@ (80010b0 <receive_response+0x44>)
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
 8001070:	4a10      	ldr	r2, [pc, #64]	@ (80010b4 <receive_response+0x48>)
	//while(response[1] == '\0'){}

	HAL_UART_Transmit(&huart1, response, find_length(response), 1000);
 8001072:	4d11      	ldr	r5, [pc, #68]	@ (80010b8 <receive_response+0x4c>)
void receive_response(char *cmd_str) {
 8001074:	b0a1      	sub	sp, #132	@ 0x84
 8001076:	4603      	mov	r3, r0
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
 8001078:	2180      	movs	r1, #128	@ 0x80
 800107a:	4668      	mov	r0, sp
 800107c:	f009 fca2 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1, output_buffer);
 8001080:	4669      	mov	r1, sp
 8001082:	4620      	mov	r0, r4
 8001084:	f003 fa10 	bl	80044a8 <uart_transmit_string>
	HAL_UART_Transmit(&huart1, response, find_length(response), 1000);
 8001088:	4628      	mov	r0, r5
 800108a:	f7ff ffed 	bl	8001068 <find_length>
 800108e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001092:	b282      	uxth	r2, r0
 8001094:	4629      	mov	r1, r5
 8001096:	4620      	mov	r0, r4
 8001098:	f006 f950 	bl	800733c <HAL_UART_Transmit>
	uart_transmit_string(&huart1, (uint8_t*)"\n");
 800109c:	4907      	ldr	r1, [pc, #28]	@ (80010bc <receive_response+0x50>)
 800109e:	4620      	mov	r0, r4
 80010a0:	f003 fa02 	bl	80044a8 <uart_transmit_string>
	osDelay(1000);
 80010a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010a8:	f006 fab8 	bl	800761c <osDelay>
}
 80010ac:	b021      	add	sp, #132	@ 0x84
 80010ae:	bd30      	pop	{r4, r5, pc}
 80010b0:	200013bc 	.word	0x200013bc
 80010b4:	0800eb53 	.word	0x0800eb53
 80010b8:	20000bd8 	.word	0x20000bd8
 80010bc:	0800f820 	.word	0x0800f820

080010c0 <init_SIM_module>:

void init_SIM_module() {
 80010c0:	b510      	push	{r4, lr}
    
    // Check if module responds
	SIM_ENABLE();
 80010c2:	4c0b      	ldr	r4, [pc, #44]	@ (80010f0 <init_SIM_module+0x30>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	4611      	mov	r1, r2
 80010c8:	4620      	mov	r0, r4
 80010ca:	f004 fa11 	bl	80054f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2102      	movs	r1, #2
 80010d2:	4620      	mov	r0, r4
 80010d4:	f004 fa0c 	bl	80054f0 <HAL_GPIO_WritePin>
	osDelay(2000);
 80010d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010dc:	f006 fa9e 	bl	800761c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010e0:	4620      	mov	r0, r4
 80010e2:	2201      	movs	r2, #1
}
 80010e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010e8:	2102      	movs	r1, #2
 80010ea:	f004 ba01 	b.w	80054f0 <HAL_GPIO_WritePin>
 80010ee:	bf00      	nop
 80010f0:	48000800 	.word	0x48000800

080010f4 <reboot_SIM_module>:

void reboot_SIM_module(){
 80010f4:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010f6:	4c11      	ldr	r4, [pc, #68]	@ (800113c <reboot_SIM_module+0x48>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	2102      	movs	r1, #2
 80010fc:	4620      	mov	r0, r4
 80010fe:	f004 f9f7 	bl	80054f0 <HAL_GPIO_WritePin>
	osDelay(1500);
 8001102:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001106:	f006 fa89 	bl	800761c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800110a:	2201      	movs	r2, #1
 800110c:	2102      	movs	r1, #2
 800110e:	4620      	mov	r0, r4
 8001110:	f004 f9ee 	bl	80054f0 <HAL_GPIO_WritePin>
	osDelay(10000);
 8001114:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001118:	f006 fa80 	bl	800761c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	2102      	movs	r1, #2
 8001120:	4620      	mov	r0, r4
 8001122:	f004 f9e5 	bl	80054f0 <HAL_GPIO_WritePin>
	osDelay(1500);
 8001126:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800112a:	f006 fa77 	bl	800761c <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800112e:	4620      	mov	r0, r4
 8001130:	2201      	movs	r2, #1
}
 8001132:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001136:	2102      	movs	r1, #2
 8001138:	f004 b9da 	b.w	80054f0 <HAL_GPIO_WritePin>
 800113c:	48000800 	.word	0x48000800

08001140 <convert_dec_to_hex_value>:

int convert_dec_to_hex_value(int int_value){
    return (int_value /10*16) + (int_value%10);
 8001140:	220a      	movs	r2, #10
 8001142:	fb90 f3f2 	sdiv	r3, r0, r2
 8001146:	fb02 0013 	mls	r0, r2, r3, r0
}
 800114a:	eb00 1003 	add.w	r0, r0, r3, lsl #4
 800114e:	4770      	bx	lr

08001150 <save_rmc_to_location_info>:


void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 8001150:	b570      	push	{r4, r5, r6, lr}
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 8001152:	4d43      	ldr	r5, [pc, #268]	@ (8001260 <save_rmc_to_location_info+0x110>)
void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 8001154:	4604      	mov	r4, r0
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 8001156:	69a8      	ldr	r0, [r5, #24]
 8001158:	f7ff fff2 	bl	8001140 <convert_dec_to_hex_value>
 800115c:	f884 0023 	strb.w	r0, [r4, #35]	@ 0x23
	location_info->timestamp[1] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Mon);          // Assign month (0x11)
 8001160:	6968      	ldr	r0, [r5, #20]
 8001162:	f7ff ffed 	bl	8001140 <convert_dec_to_hex_value>
 8001166:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
	location_info->timestamp[2] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Day);            // Assign day (0x08)
 800116a:	6928      	ldr	r0, [r5, #16]
 800116c:	f7ff ffe8 	bl	8001140 <convert_dec_to_hex_value>
 8001170:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
	location_info->timestamp[3] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.hour);           // Assign hour (0x14)
 8001174:	6828      	ldr	r0, [r5, #0]
 8001176:	f7ff ffe3 	bl	8001140 <convert_dec_to_hex_value>
 800117a:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
	location_info->timestamp[4] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.min);         // Assign minute (0x55)
 800117e:	6868      	ldr	r0, [r5, #4]
 8001180:	f7ff ffde 	bl	8001140 <convert_dec_to_hex_value>
 8001184:	f884 0027 	strb.w	r0, [r4, #39]	@ 0x27
	location_info->timestamp[5] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.sec);  
 8001188:	68a8      	ldr	r0, [r5, #8]
 800118a:	f7ff ffd9 	bl	8001140 <convert_dec_to_hex_value>
 800118e:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
	double latitude = rmc_jt.lcation.latitude * 1000000;
 8001192:	e9d5 010e 	ldrd	r0, r1, [r5, #56]	@ 0x38
 8001196:	a32e      	add	r3, pc, #184	@ (adr r3, 8001250 <save_rmc_to_location_info+0x100>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff fa3c 	bl	8000618 <__aeabi_dmul>
	double longitude = rmc_jt.lcation.longitude * 1000000;
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 80011a0:	ec41 0b10 	vmov	d0, r0, r1
 80011a4:	f00d fbbc 	bl	800e920 <round>
 80011a8:	ec51 0b10 	vmov	r0, r1, d0
 80011ac:	f7ff fce4 	bl	8000b78 <__aeabi_d2iz>
	double longitude = rmc_jt.lcation.longitude * 1000000;
 80011b0:	a327      	add	r3, pc, #156	@ (adr r3, 8001250 <save_rmc_to_location_info+0x100>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 80011b6:	4606      	mov	r6, r0
	double longitude = rmc_jt.lcation.longitude * 1000000;
 80011b8:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 80011bc:	f7ff fa2c 	bl	8000618 <__aeabi_dmul>
	int32_t longitude_int = (int32_t)round(longitude);
 80011c0:	ec41 0b10 	vmov	d0, r0, r1
 80011c4:	f00d fbac 	bl	800e920 <round>
 80011c8:	ec51 0b10 	vmov	r0, r1, d0
 80011cc:	f7ff fcd4 	bl	8000b78 <__aeabi_d2iz>
	
	location_info->latitude[0] = (latitude_int >> 24) & 0xFF;  // Most significant byte
 80011d0:	0e33      	lsrs	r3, r6, #24
 80011d2:	7563      	strb	r3, [r4, #21]
	location_info->latitude[1] = (latitude_int >> 16) & 0xFF;
 80011d4:	1433      	asrs	r3, r6, #16
 80011d6:	75a3      	strb	r3, [r4, #22]
	location_info->latitude[2] = (latitude_int >> 8) & 0xFF;
 80011d8:	1233      	asrs	r3, r6, #8
 80011da:	75e3      	strb	r3, [r4, #23]
	location_info->latitude[3] = latitude_int & 0xFF;
	
	location_info->longitude[0] = (longitude_int >> 24) & 0xFF;  // Most significant byte
 80011dc:	0e03      	lsrs	r3, r0, #24
 80011de:	7663      	strb	r3, [r4, #25]
	location_info->longitude[1] = (longitude_int >> 16) & 0xFF;
 80011e0:	1403      	asrs	r3, r0, #16
 80011e2:	76a3      	strb	r3, [r4, #26]
	location_info->longitude[2] = (longitude_int >> 8) & 0xFF;
 80011e4:	1203      	asrs	r3, r0, #8
 80011e6:	76e3      	strb	r3, [r4, #27]
	location_info->longitude[3] = longitude_int & 0xFF;
 80011e8:	7720      	strb	r0, [r4, #28]
	location_info->latitude[3] = latitude_int & 0xFF;
 80011ea:	7626      	strb	r6, [r4, #24]
	
	int speed = round(rmc_jt.speed * 10 * 1.852);
 80011ec:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 80011f0:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80011f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f8:	ee17 0a90 	vmov	r0, s15
 80011fc:	f7ff f9b4 	bl	8000568 <__aeabi_f2d>
 8001200:	a315      	add	r3, pc, #84	@ (adr r3, 8001258 <save_rmc_to_location_info+0x108>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff fa07 	bl	8000618 <__aeabi_dmul>
 800120a:	ec41 0b10 	vmov	d0, r0, r1
 800120e:	f00d fb87 	bl	800e920 <round>
 8001212:	ec51 0b10 	vmov	r0, r1, d0
 8001216:	f7ff fcaf 	bl	8000b78 <__aeabi_d2iz>
	location_info->speed[0] = (speed >> 8) & 0xFF;
 800121a:	1203      	asrs	r3, r0, #8
 800121c:	77e3      	strb	r3, [r4, #31]
	location_info->speed[1] =  speed & 0xFF;
 800121e:	f884 0020 	strb.w	r0, [r4, #32]
	
	int direction = round(rmc_jt.course);
 8001222:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001224:	f7ff f9a0 	bl	8000568 <__aeabi_f2d>
 8001228:	ec41 0b10 	vmov	d0, r0, r1
 800122c:	f00d fb78 	bl	800e920 <round>
 8001230:	ec51 0b10 	vmov	r0, r1, d0
 8001234:	f7ff fca0 	bl	8000b78 <__aeabi_d2iz>
	location_info->direction[0] = (direction >> 8) & 0xFF;
 8001238:	1203      	asrs	r3, r0, #8
	location_info->direction[1] =  direction & 0xFF;
 800123a:	f884 0022 	strb.w	r0, [r4, #34]	@ 0x22
	location_info->direction[0] = (direction >> 8) & 0xFF;
 800123e:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
	
	set_status_bit(location_info->status);
 8001242:	f104 0011 	add.w	r0, r4, #17
}
 8001246:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	set_status_bit(location_info->status);
 800124a:	f7ff becb 	b.w	8000fe4 <set_status_bit>
 800124e:	bf00      	nop
 8001250:	00000000 	.word	0x00000000
 8001254:	412e8480 	.word	0x412e8480
 8001258:	c083126f 	.word	0xc083126f
 800125c:	3ffda1ca 	.word	0x3ffda1ca
 8001260:	20000b68 	.word	0x20000b68

08001264 <first_check_SIM>:
    return 1;
}

//AT
int first_check_SIM()
{
 8001264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001266:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800126a:	2100      	movs	r1, #0
 800126c:	482f      	ldr	r0, [pc, #188]	@ (800132c <first_check_SIM+0xc8>)
	SIM_UART_ReInitializeRxDMA();
	const char *substring = "PB DONE";
	int count_check = 0;
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	while(strstr((char *) response, substring) == NULL)
 800126e:	4d30      	ldr	r5, [pc, #192]	@ (8001330 <first_check_SIM+0xcc>)
 8001270:	4c2e      	ldr	r4, [pc, #184]	@ (800132c <first_check_SIM+0xc8>)
	{
		receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001272:	4e30      	ldr	r6, [pc, #192]	@ (8001334 <first_check_SIM+0xd0>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001274:	f009 fca2 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001278:	f7ff fedc 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800127c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001280:	2100      	movs	r1, #0
 8001282:	482a      	ldr	r0, [pc, #168]	@ (800132c <first_check_SIM+0xc8>)
 8001284:	f009 fc9a 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001288:	f7ff fed4 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	while(strstr((char *) response, substring) == NULL)
 800128c:	4629      	mov	r1, r5
 800128e:	4620      	mov	r0, r4
 8001290:	f009 fce4 	bl	800ac5c <strstr>
 8001294:	2800      	cmp	r0, #0
 8001296:	d03a      	beq.n	800130e <first_check_SIM+0xaa>
		if(count_check >= 40) return 0;
		osDelay(200);
	}
	receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001298:	4826      	ldr	r0, [pc, #152]	@ (8001334 <first_check_SIM+0xd0>)

	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command(FIRST_CHECK);
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 800129a:	4e27      	ldr	r6, [pc, #156]	@ (8001338 <first_check_SIM+0xd4>)
 800129c:	4d23      	ldr	r5, [pc, #140]	@ (800132c <first_check_SIM+0xc8>)
		receive_response("First check SIM MODULE\n");
 800129e:	4f27      	ldr	r7, [pc, #156]	@ (800133c <first_check_SIM+0xd8>)
	receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 80012a0:	f7ff fee4 	bl	800106c <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012a4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012a8:	2100      	movs	r1, #0
 80012aa:	4820      	ldr	r0, [pc, #128]	@ (800132c <first_check_SIM+0xc8>)
 80012ac:	f009 fc86 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80012b0:	f7ff fec0 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(FIRST_CHECK);
 80012b4:	4822      	ldr	r0, [pc, #136]	@ (8001340 <first_check_SIM+0xdc>)
 80012b6:	f7ff fead 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012ba:	4631      	mov	r1, r6
 80012bc:	4628      	mov	r0, r5
 80012be:	f009 fccd 	bl	800ac5c <strstr>
 80012c2:	4604      	mov	r4, r0
 80012c4:	bb50      	cbnz	r0, 800131c <first_check_SIM+0xb8>
	}
	receive_response("First check SIM MODULE\n");
 80012c6:	481d      	ldr	r0, [pc, #116]	@ (800133c <first_check_SIM+0xd8>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command("AT+CPAS\r\n");
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012c8:	4e1b      	ldr	r6, [pc, #108]	@ (8001338 <first_check_SIM+0xd4>)
 80012ca:	4d18      	ldr	r5, [pc, #96]	@ (800132c <first_check_SIM+0xc8>)
		receive_response("Check status of SIM MODULE\n");
 80012cc:	4f1d      	ldr	r7, [pc, #116]	@ (8001344 <first_check_SIM+0xe0>)
	receive_response("First check SIM MODULE\n");
 80012ce:	f7ff fecd 	bl	800106c <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012d2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012d6:	4621      	mov	r1, r4
 80012d8:	4814      	ldr	r0, [pc, #80]	@ (800132c <first_check_SIM+0xc8>)
 80012da:	f009 fc6f 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80012de:	f7ff fea9 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command("AT+CPAS\r\n");
 80012e2:	4819      	ldr	r0, [pc, #100]	@ (8001348 <first_check_SIM+0xe4>)
 80012e4:	f7ff fe96 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012e8:	4631      	mov	r1, r6
 80012ea:	4628      	mov	r0, r5
 80012ec:	f009 fcb6 	bl	800ac5c <strstr>
 80012f0:	4604      	mov	r4, r0
 80012f2:	b9b8      	cbnz	r0, 8001324 <first_check_SIM+0xc0>
	}
	receive_response("Check status of SIM MODULE\n");
 80012f4:	4813      	ldr	r0, [pc, #76]	@ (8001344 <first_check_SIM+0xe0>)
 80012f6:	f7ff feb9 	bl	800106c <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012fa:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012fe:	4621      	mov	r1, r4
 8001300:	480a      	ldr	r0, [pc, #40]	@ (800132c <first_check_SIM+0xc8>)
 8001302:	f009 fc5b 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001306:	f7ff fe95 	bl	8001034 <SIM_UART_ReInitializeRxDMA>

	return 1;
}
 800130a:	2001      	movs	r0, #1
 800130c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 800130e:	4630      	mov	r0, r6
 8001310:	f7ff feac 	bl	800106c <receive_response>
		osDelay(200);
 8001314:	20c8      	movs	r0, #200	@ 0xc8
 8001316:	f006 f981 	bl	800761c <osDelay>
 800131a:	e7b7      	b.n	800128c <first_check_SIM+0x28>
		receive_response("First check SIM MODULE\n");
 800131c:	4638      	mov	r0, r7
 800131e:	f7ff fea5 	bl	800106c <receive_response>
 8001322:	e7ca      	b.n	80012ba <first_check_SIM+0x56>
		receive_response("Check status of SIM MODULE\n");
 8001324:	4638      	mov	r0, r7
 8001326:	f7ff fea1 	bl	800106c <receive_response>
 800132a:	e7dd      	b.n	80012e8 <first_check_SIM+0x84>
 800132c:	20000bd8 	.word	0x20000bd8
 8001330:	0800ec19 	.word	0x0800ec19
 8001334:	0800ebf5 	.word	0x0800ebf5
 8001338:	0800ec3e 	.word	0x0800ec3e
 800133c:	0800ec26 	.word	0x0800ec26
 8001340:	0800ec21 	.word	0x0800ec21
 8001344:	0800ec4b 	.word	0x0800ec4b
 8001348:	0800ec41 	.word	0x0800ec41

0800134c <extract_last_12_digits_bcd>:


void extract_last_12_digits_bcd(const uint8_t *response, uint8_t *output) {
 800134c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800134e:	460d      	mov	r5, r1
	uint8_t output_buffer[10];
	const uint8_t *start = response;
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 8001350:	4604      	mov	r4, r0
 8001352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001356:	b1cb      	cbz	r3, 800138c <extract_last_12_digits_bcd+0x40>
 8001358:	2b41      	cmp	r3, #65	@ 0x41
 800135a:	d1f9      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
 800135c:	7803      	ldrb	r3, [r0, #0]
 800135e:	2b54      	cmp	r3, #84	@ 0x54
 8001360:	d1f6      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
 8001362:	7843      	ldrb	r3, [r0, #1]
 8001364:	2b2b      	cmp	r3, #43	@ 0x2b
 8001366:	d1f3      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
 8001368:	7883      	ldrb	r3, [r0, #2]
 800136a:	2b43      	cmp	r3, #67	@ 0x43
 800136c:	d1f0      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
					   start[3] == 'C' && start[4] == 'G' && start[5] == 'S' &&
 800136e:	78c3      	ldrb	r3, [r0, #3]
 8001370:	2b47      	cmp	r3, #71	@ 0x47
 8001372:	d1ed      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
 8001374:	7903      	ldrb	r3, [r0, #4]
 8001376:	2b53      	cmp	r3, #83	@ 0x53
 8001378:	d1ea      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
 800137a:	7943      	ldrb	r3, [r0, #5]
 800137c:	2b4e      	cmp	r3, #78	@ 0x4e
 800137e:	d1e7      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
					   start[6] == 'N' && start[7] == '=' && start[8] == '1')) {
 8001380:	7983      	ldrb	r3, [r0, #6]
 8001382:	2b3d      	cmp	r3, #61	@ 0x3d
 8001384:	d1e4      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 8001386:	79c3      	ldrb	r3, [r0, #7]
 8001388:	2b31      	cmp	r3, #49	@ 0x31
 800138a:	d1e1      	bne.n	8001350 <extract_last_12_digits_bcd+0x4>
		start++;
	}
	uart_transmit_string(&huart1, (uint8_t *)"Inside Checking terminal Number: ");
 800138c:	4922      	ldr	r1, [pc, #136]	@ (8001418 <extract_last_12_digits_bcd+0xcc>)
 800138e:	4823      	ldr	r0, [pc, #140]	@ (800141c <extract_last_12_digits_bcd+0xd0>)
 8001390:	f003 f88a 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string( &huart1,(uint8_t *) start);
 8001394:	4821      	ldr	r0, [pc, #132]	@ (800141c <extract_last_12_digits_bcd+0xd0>)
 8001396:	4621      	mov	r1, r4
 8001398:	f003 f886 	bl	80044a8 <uart_transmit_string>
	// If "AT+CGSN=1" is found, move to the start of the number (skip "AT+CGSN=1 ")
	if (*start) {
 800139c:	7823      	ldrb	r3, [r4, #0]
 800139e:	b96b      	cbnz	r3, 80013bc <extract_last_12_digits_bcd+0x70>
			for (int i = 0; i < 6; i++) {
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
			}
		}
	}
	uart_transmit_string(&huart1, (uint8_t *)" Check terminal Number-0: ");
 80013a0:	491f      	ldr	r1, [pc, #124]	@ (8001420 <extract_last_12_digits_bcd+0xd4>)
 80013a2:	481e      	ldr	r0, [pc, #120]	@ (800141c <extract_last_12_digits_bcd+0xd0>)
 80013a4:	f003 f880 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, output);
 80013a8:	4629      	mov	r1, r5
 80013aa:	481c      	ldr	r0, [pc, #112]	@ (800141c <extract_last_12_digits_bcd+0xd0>)
 80013ac:	f003 f87c 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t *)" \n");
 80013b0:	491c      	ldr	r1, [pc, #112]	@ (8001424 <extract_last_12_digits_bcd+0xd8>)
 80013b2:	481a      	ldr	r0, [pc, #104]	@ (800141c <extract_last_12_digits_bcd+0xd0>)
 80013b4:	f003 f878 	bl	80044a8 <uart_transmit_string>
}
 80013b8:	b004      	add	sp, #16
 80013ba:	bd70      	pop	{r4, r5, r6, pc}
		start += 10;  // Move pointer past "AT+CGSN=1 "
 80013bc:	340a      	adds	r4, #10
		while (*start && (*start < '0' || *start > '9')) {
 80013be:	7821      	ldrb	r1, [r4, #0]
 80013c0:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80013c4:	4623      	mov	r3, r4
 80013c6:	b2d2      	uxtb	r2, r2
 80013c8:	3401      	adds	r4, #1
 80013ca:	b109      	cbz	r1, 80013d0 <extract_last_12_digits_bcd+0x84>
 80013cc:	2a09      	cmp	r2, #9
 80013ce:	d8f6      	bhi.n	80013be <extract_last_12_digits_bcd+0x72>
 80013d0:	461a      	mov	r2, r3
		while (*end && (*end >= '0' && *end <= '9')) {
 80013d2:	4616      	mov	r6, r2
 80013d4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80013d8:	3930      	subs	r1, #48	@ 0x30
 80013da:	2909      	cmp	r1, #9
 80013dc:	d9f9      	bls.n	80013d2 <extract_last_12_digits_bcd+0x86>
 80013de:	1af4      	subs	r4, r6, r3
		uart_transmit_string(&huart1, (uint8_t *)"Inside Checking terminal Number-2: LEN ");
 80013e0:	4911      	ldr	r1, [pc, #68]	@ (8001428 <extract_last_12_digits_bcd+0xdc>)
 80013e2:	480e      	ldr	r0, [pc, #56]	@ (800141c <extract_last_12_digits_bcd+0xd0>)
 80013e4:	f003 f860 	bl	80044a8 <uart_transmit_string>
		snprintf((char*)output_buffer, 10, "%d", digit_count);
 80013e8:	4a10      	ldr	r2, [pc, #64]	@ (800142c <extract_last_12_digits_bcd+0xe0>)
 80013ea:	4623      	mov	r3, r4
 80013ec:	210a      	movs	r1, #10
 80013ee:	a801      	add	r0, sp, #4
 80013f0:	f009 fae8 	bl	800a9c4 <sniprintf>
		if (digit_count >= 12) {
 80013f4:	2c0b      	cmp	r4, #11
 80013f6:	d9d3      	bls.n	80013a0 <extract_last_12_digits_bcd+0x54>
			const uint8_t *last_12 = end - 12;
 80013f8:	f1a6 030c 	sub.w	r3, r6, #12
 80013fc:	1e68      	subs	r0, r5, #1
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 80013fe:	7819      	ldrb	r1, [r3, #0]
 8001400:	785a      	ldrb	r2, [r3, #1]
 8001402:	3930      	subs	r1, #48	@ 0x30
 8001404:	3a30      	subs	r2, #48	@ 0x30
			for (int i = 0; i < 6; i++) {
 8001406:	3302      	adds	r3, #2
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001408:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
			for (int i = 0; i < 6; i++) {
 800140c:	429e      	cmp	r6, r3
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 800140e:	f800 2f01 	strb.w	r2, [r0, #1]!
			for (int i = 0; i < 6; i++) {
 8001412:	d1f4      	bne.n	80013fe <extract_last_12_digits_bcd+0xb2>
 8001414:	e7c4      	b.n	80013a0 <extract_last_12_digits_bcd+0x54>
 8001416:	bf00      	nop
 8001418:	0800ec67 	.word	0x0800ec67
 800141c:	200013bc 	.word	0x200013bc
 8001420:	0800ec89 	.word	0x0800ec89
 8001424:	0800f245 	.word	0x0800f245
 8001428:	0800eca4 	.word	0x0800eca4
 800142c:	0800f0d4 	.word	0x0800f0d4

08001430 <check_SIM_ready>:
        }
    }
    return -1; // Failure
}

int check_SIM_ready(){
 8001430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const int TIME_LIMIT = 5;
	int count_check_sim = 0;
	//GET IMEI
	send_AT_command(GET_IMEI);
 8001432:	488f      	ldr	r0, [pc, #572]	@ (8001670 <check_SIM_ready+0x240>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001434:	4d8f      	ldr	r5, [pc, #572]	@ (8001674 <check_SIM_ready+0x244>)
 8001436:	4c90      	ldr	r4, [pc, #576]	@ (8001678 <check_SIM_ready+0x248>)
		receive_response("Check IMEI-0:\n");
 8001438:	4e90      	ldr	r6, [pc, #576]	@ (800167c <check_SIM_ready+0x24c>)
	send_AT_command(GET_IMEI);
 800143a:	f7ff fdeb 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800143e:	4629      	mov	r1, r5
 8001440:	4620      	mov	r0, r4
 8001442:	f009 fc0b 	bl	800ac5c <strstr>
 8001446:	2800      	cmp	r0, #0
 8001448:	f000 80ef 	beq.w	800162a <check_SIM_ready+0x1fa>
	}
	receive_response("Check IMEI-0:\n");
 800144c:	488b      	ldr	r0, [pc, #556]	@ (800167c <check_SIM_ready+0x24c>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	//GET MODEL IDENTIFICATION
	send_AT_command(GET_MODEL_IDENTI);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800144e:	4d89      	ldr	r5, [pc, #548]	@ (8001674 <check_SIM_ready+0x244>)
 8001450:	4c89      	ldr	r4, [pc, #548]	@ (8001678 <check_SIM_ready+0x248>)
		receive_response("Check MODEL IDENTIFICATION\n");
 8001452:	4e8b      	ldr	r6, [pc, #556]	@ (8001680 <check_SIM_ready+0x250>)
	receive_response("Check IMEI-0:\n");
 8001454:	f7ff fe0a 	bl	800106c <receive_response>
	extract_last_12_digits_bcd(response, terminal_phone_number);
 8001458:	498a      	ldr	r1, [pc, #552]	@ (8001684 <check_SIM_ready+0x254>)
 800145a:	4887      	ldr	r0, [pc, #540]	@ (8001678 <check_SIM_ready+0x248>)
 800145c:	f7ff ff76 	bl	800134c <extract_last_12_digits_bcd>
	uart_transmit_string(&huart1, (uint8_t *)" Check terminal Number: ");
 8001460:	4989      	ldr	r1, [pc, #548]	@ (8001688 <check_SIM_ready+0x258>)
 8001462:	488a      	ldr	r0, [pc, #552]	@ (800168c <check_SIM_ready+0x25c>)
 8001464:	f003 f820 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, terminal_phone_number);
 8001468:	4986      	ldr	r1, [pc, #536]	@ (8001684 <check_SIM_ready+0x254>)
 800146a:	4888      	ldr	r0, [pc, #544]	@ (800168c <check_SIM_ready+0x25c>)
 800146c:	f003 f81c 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t *)" \n");
 8001470:	4987      	ldr	r1, [pc, #540]	@ (8001690 <check_SIM_ready+0x260>)
 8001472:	4886      	ldr	r0, [pc, #536]	@ (800168c <check_SIM_ready+0x25c>)
 8001474:	f003 f818 	bl	80044a8 <uart_transmit_string>
	osDelay(100);
 8001478:	2064      	movs	r0, #100	@ 0x64
 800147a:	f006 f8cf 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800147e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001482:	2100      	movs	r1, #0
 8001484:	487c      	ldr	r0, [pc, #496]	@ (8001678 <check_SIM_ready+0x248>)
 8001486:	f009 fb99 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800148a:	f7ff fdd3 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(GET_MODEL_IDENTI);
 800148e:	4881      	ldr	r0, [pc, #516]	@ (8001694 <check_SIM_ready+0x264>)
 8001490:	f7ff fdc0 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001494:	4629      	mov	r1, r5
 8001496:	4620      	mov	r0, r4
 8001498:	f009 fbe0 	bl	800ac5c <strstr>
 800149c:	2800      	cmp	r0, #0
 800149e:	f000 80c8 	beq.w	8001632 <check_SIM_ready+0x202>
	}
	receive_response("Check MODEL IDENTIFICATION\n");
 80014a2:	4877      	ldr	r0, [pc, #476]	@ (8001680 <check_SIM_ready+0x250>)


	// Check if SIM is ready
	send_AT_command(CHECK_SIM_READY);
	osDelay(100);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80014a4:	4e73      	ldr	r6, [pc, #460]	@ (8001674 <check_SIM_ready+0x244>)
 80014a6:	4d74      	ldr	r5, [pc, #464]	@ (8001678 <check_SIM_ready+0x248>)
		receive_response("Check SIM\n");
 80014a8:	4f7b      	ldr	r7, [pc, #492]	@ (8001698 <check_SIM_ready+0x268>)
	receive_response("Check MODEL IDENTIFICATION\n");
 80014aa:	f7ff fddf 	bl	800106c <receive_response>
	osDelay(100);
 80014ae:	2064      	movs	r0, #100	@ 0x64
 80014b0:	f006 f8b4 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014b4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80014b8:	2100      	movs	r1, #0
 80014ba:	486f      	ldr	r0, [pc, #444]	@ (8001678 <check_SIM_ready+0x248>)
 80014bc:	f009 fb7e 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80014c0:	f7ff fdb8 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIM_READY);
 80014c4:	4875      	ldr	r0, [pc, #468]	@ (800169c <check_SIM_ready+0x26c>)
 80014c6:	f7ff fda5 	bl	8001014 <send_AT_command>
	osDelay(100);
 80014ca:	2064      	movs	r0, #100	@ 0x64
 80014cc:	f006 f8a6 	bl	800761c <osDelay>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80014d0:	2405      	movs	r4, #5
 80014d2:	4631      	mov	r1, r6
 80014d4:	4628      	mov	r0, r5
 80014d6:	f009 fbc1 	bl	800ac5c <strstr>
 80014da:	2800      	cmp	r0, #0
 80014dc:	f000 80ad 	beq.w	800163a <check_SIM_ready+0x20a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response("Check SIM\n");
 80014e0:	486d      	ldr	r0, [pc, #436]	@ (8001698 <check_SIM_ready+0x268>)
	count_check_sim = 0;


	//GET SIM CCID
	send_AT_command(GET_SIM_CCID);
	while(strstr((char *) response, "+QCCID:") == NULL){
 80014e2:	4e6f      	ldr	r6, [pc, #444]	@ (80016a0 <check_SIM_ready+0x270>)
 80014e4:	4d64      	ldr	r5, [pc, #400]	@ (8001678 <check_SIM_ready+0x248>)
		receive_response("Check SIM CCID\n");
 80014e6:	4f6f      	ldr	r7, [pc, #444]	@ (80016a4 <check_SIM_ready+0x274>)
	receive_response("Check SIM\n");
 80014e8:	f7ff fdc0 	bl	800106c <receive_response>
	osDelay(100);
 80014ec:	2064      	movs	r0, #100	@ 0x64
 80014ee:	f006 f895 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014f2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80014f6:	2100      	movs	r1, #0
 80014f8:	485f      	ldr	r0, [pc, #380]	@ (8001678 <check_SIM_ready+0x248>)
 80014fa:	f009 fb5f 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80014fe:	f7ff fd99 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	osDelay(100);
 8001502:	2064      	movs	r0, #100	@ 0x64
 8001504:	f006 f88a 	bl	800761c <osDelay>
	send_AT_command(GET_SIM_CCID);
 8001508:	4867      	ldr	r0, [pc, #412]	@ (80016a8 <check_SIM_ready+0x278>)
 800150a:	f7ff fd83 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, "+QCCID:") == NULL){
 800150e:	2405      	movs	r4, #5
 8001510:	4631      	mov	r1, r6
 8001512:	4628      	mov	r0, r5
 8001514:	f009 fba2 	bl	800ac5c <strstr>
 8001518:	2800      	cmp	r0, #0
 800151a:	f000 809e 	beq.w	800165a <check_SIM_ready+0x22a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response("Check SIM CCID\n");
 800151e:	4861      	ldr	r0, [pc, #388]	@ (80016a4 <check_SIM_ready+0x274>)
	send_AT_command(CONFIGURE_CS_SERVICE);
	char *first_pointer = NULL;
	char *second_pointer = NULL;
	receive_response("Configuring Network Registration Status (CS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CREG?\r\n");
 8001520:	4d62      	ldr	r5, [pc, #392]	@ (80016ac <check_SIM_ready+0x27c>)
		osDelay(150);
		receive_response("Check Network Registration Status (CS Service)\n");
 8001522:	4e63      	ldr	r6, [pc, #396]	@ (80016b0 <check_SIM_ready+0x280>)
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001524:	4c53      	ldr	r4, [pc, #332]	@ (8001674 <check_SIM_ready+0x244>)
	receive_response("Check SIM CCID\n");
 8001526:	f7ff fda1 	bl	800106c <receive_response>
	osDelay(100);
 800152a:	2064      	movs	r0, #100	@ 0x64
 800152c:	f006 f876 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001530:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001534:	2100      	movs	r1, #0
 8001536:	4850      	ldr	r0, [pc, #320]	@ (8001678 <check_SIM_ready+0x248>)
 8001538:	f009 fb40 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800153c:	f7ff fd7a 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_CS_SERVICE);
 8001540:	485c      	ldr	r0, [pc, #368]	@ (80016b4 <check_SIM_ready+0x284>)
 8001542:	f7ff fd67 	bl	8001014 <send_AT_command>
	receive_response("Configuring Network Registration Status (CS Service)");
 8001546:	485c      	ldr	r0, [pc, #368]	@ (80016b8 <check_SIM_ready+0x288>)
 8001548:	f7ff fd90 	bl	800106c <receive_response>
		send_AT_command("AT+CREG?\r\n");
 800154c:	4628      	mov	r0, r5
 800154e:	f7ff fd61 	bl	8001014 <send_AT_command>
		osDelay(150);
 8001552:	2096      	movs	r0, #150	@ 0x96
 8001554:	f006 f862 	bl	800761c <osDelay>
		receive_response("Check Network Registration Status (CS Service)\n");
 8001558:	4630      	mov	r0, r6
 800155a:	f7ff fd87 	bl	800106c <receive_response>
		osDelay(300);
 800155e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001562:	f006 f85b 	bl	800761c <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001566:	4844      	ldr	r0, [pc, #272]	@ (8001678 <check_SIM_ready+0x248>)
 8001568:	4621      	mov	r1, r4
 800156a:	f009 fb77 	bl	800ac5c <strstr>
		if(first_pointer != NULL){
 800156e:	2800      	cmp	r0, #0
 8001570:	d0ec      	beq.n	800154c <check_SIM_ready+0x11c>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001572:	4621      	mov	r1, r4
 8001574:	3001      	adds	r0, #1
 8001576:	f009 fb71 	bl	800ac5c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 800157a:	2800      	cmp	r0, #0
 800157c:	d0e6      	beq.n	800154c <check_SIM_ready+0x11c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	osDelay(100);
 800157e:	2064      	movs	r0, #100	@ 0x64
 8001580:	f006 f84c 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001584:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001588:	2100      	movs	r1, #0
 800158a:	483b      	ldr	r0, [pc, #236]	@ (8001678 <check_SIM_ready+0x248>)
	send_AT_command(CONFIGURE_PS_SERVICE);
	first_pointer = NULL;
	second_pointer = NULL;
	receive_response("Configuring Network Registration Status (PS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CGREG?\r\n");
 800158c:	4d4b      	ldr	r5, [pc, #300]	@ (80016bc <check_SIM_ready+0x28c>)
		osDelay(150);
		receive_response("Check Network Registration Status (PS Service)\n");
 800158e:	4e4c      	ldr	r6, [pc, #304]	@ (80016c0 <check_SIM_ready+0x290>)
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001590:	4c38      	ldr	r4, [pc, #224]	@ (8001674 <check_SIM_ready+0x244>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001592:	f009 fb13 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001596:	f7ff fd4d 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_PS_SERVICE);
 800159a:	484a      	ldr	r0, [pc, #296]	@ (80016c4 <check_SIM_ready+0x294>)
 800159c:	f7ff fd3a 	bl	8001014 <send_AT_command>
	receive_response("Configuring Network Registration Status (PS Service)");
 80015a0:	4849      	ldr	r0, [pc, #292]	@ (80016c8 <check_SIM_ready+0x298>)
 80015a2:	f7ff fd63 	bl	800106c <receive_response>
		send_AT_command("AT+CGREG?\r\n");
 80015a6:	4628      	mov	r0, r5
 80015a8:	f7ff fd34 	bl	8001014 <send_AT_command>
		osDelay(150);
 80015ac:	2096      	movs	r0, #150	@ 0x96
 80015ae:	f006 f835 	bl	800761c <osDelay>
		receive_response("Check Network Registration Status (PS Service)\n");
 80015b2:	4630      	mov	r0, r6
 80015b4:	f7ff fd5a 	bl	800106c <receive_response>
		osDelay(300);
 80015b8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80015bc:	f006 f82e 	bl	800761c <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80015c0:	482d      	ldr	r0, [pc, #180]	@ (8001678 <check_SIM_ready+0x248>)
 80015c2:	4621      	mov	r1, r4
 80015c4:	f009 fb4a 	bl	800ac5c <strstr>
		if(first_pointer != NULL){
 80015c8:	2800      	cmp	r0, #0
 80015ca:	d0ec      	beq.n	80015a6 <check_SIM_ready+0x176>
			second_pointer = strstr(first_pointer + 1, CHECK_RESPONSE);
 80015cc:	4621      	mov	r1, r4
 80015ce:	3001      	adds	r0, #1
 80015d0:	f009 fb44 	bl	800ac5c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 80015d4:	2800      	cmp	r0, #0
 80015d6:	d0e6      	beq.n	80015a6 <check_SIM_ready+0x176>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	osDelay(100);
 80015d8:	2064      	movs	r0, #100	@ 0x64
 80015da:	f006 f81f 	bl	800761c <osDelay>
	receive_response("Check Network Registration Status (PS Service)\n");
 80015de:	4838      	ldr	r0, [pc, #224]	@ (80016c0 <check_SIM_ready+0x290>)
	count_check_sim = 0;


	//CHECK SIGNAL QUALITY
	send_AT_command(CHECK_SIGNAL_QUALITY);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80015e0:	4d24      	ldr	r5, [pc, #144]	@ (8001674 <check_SIM_ready+0x244>)
 80015e2:	4c25      	ldr	r4, [pc, #148]	@ (8001678 <check_SIM_ready+0x248>)
		receive_response("Check Signal Quality Report\n");
 80015e4:	4e39      	ldr	r6, [pc, #228]	@ (80016cc <check_SIM_ready+0x29c>)
	receive_response("Check Network Registration Status (PS Service)\n");
 80015e6:	f7ff fd41 	bl	800106c <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015ea:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80015ee:	2100      	movs	r1, #0
 80015f0:	4821      	ldr	r0, [pc, #132]	@ (8001678 <check_SIM_ready+0x248>)
 80015f2:	f009 fae3 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80015f6:	f7ff fd1d 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIGNAL_QUALITY);
 80015fa:	4835      	ldr	r0, [pc, #212]	@ (80016d0 <check_SIM_ready+0x2a0>)
 80015fc:	f7ff fd0a 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001600:	4629      	mov	r1, r5
 8001602:	4620      	mov	r0, r4
 8001604:	f009 fb2a 	bl	800ac5c <strstr>
 8001608:	b370      	cbz	r0, 8001668 <check_SIM_ready+0x238>
	}
	receive_response("Check Signal Quality Report\n");
 800160a:	4830      	ldr	r0, [pc, #192]	@ (80016cc <check_SIM_ready+0x29c>)
 800160c:	f7ff fd2e 	bl	800106c <receive_response>
	osDelay(100);
 8001610:	2064      	movs	r0, #100	@ 0x64
 8001612:	f006 f803 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001616:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800161a:	2100      	movs	r1, #0
 800161c:	4816      	ldr	r0, [pc, #88]	@ (8001678 <check_SIM_ready+0x248>)
 800161e:	f009 facd 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001622:	f7ff fd07 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	

	return 1;
 8001626:	2001      	movs	r0, #1
 8001628:	e016      	b.n	8001658 <check_SIM_ready+0x228>
		receive_response("Check IMEI-0:\n");
 800162a:	4630      	mov	r0, r6
 800162c:	f7ff fd1e 	bl	800106c <receive_response>
 8001630:	e705      	b.n	800143e <check_SIM_ready+0xe>
		receive_response("Check MODEL IDENTIFICATION\n");
 8001632:	4630      	mov	r0, r6
 8001634:	f7ff fd1a 	bl	800106c <receive_response>
 8001638:	e72c      	b.n	8001494 <check_SIM_ready+0x64>
		receive_response("Check SIM\n");
 800163a:	4638      	mov	r0, r7
 800163c:	f7ff fd16 	bl	800106c <receive_response>
		if (count_check_sim >= 5){
 8001640:	3c01      	subs	r4, #1
 8001642:	f47f af46 	bne.w	80014d2 <check_SIM_ready+0xa2>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001646:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800164a:	2100      	movs	r1, #0
 800164c:	480a      	ldr	r0, [pc, #40]	@ (8001678 <check_SIM_ready+0x248>)
 800164e:	f009 fab5 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001652:	f7ff fcef 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001656:	2000      	movs	r0, #0
}
 8001658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response("Check SIM CCID\n");
 800165a:	4638      	mov	r0, r7
 800165c:	f7ff fd06 	bl	800106c <receive_response>
		if (count_check_sim >= TIME_LIMIT){
 8001660:	3c01      	subs	r4, #1
 8001662:	f47f af55 	bne.w	8001510 <check_SIM_ready+0xe0>
 8001666:	e7ee      	b.n	8001646 <check_SIM_ready+0x216>
		receive_response("Check Signal Quality Report\n");
 8001668:	4630      	mov	r0, r6
 800166a:	f7ff fcff 	bl	800106c <receive_response>
 800166e:	e7c7      	b.n	8001600 <check_SIM_ready+0x1d0>
 8001670:	0800eccc 	.word	0x0800eccc
 8001674:	0800ec3e 	.word	0x0800ec3e
 8001678:	20000bd8 	.word	0x20000bd8
 800167c:	0800ecd8 	.word	0x0800ecd8
 8001680:	0800ed0a 	.word	0x0800ed0a
 8001684:	20000b5c 	.word	0x20000b5c
 8001688:	0800ece7 	.word	0x0800ece7
 800168c:	200013bc 	.word	0x200013bc
 8001690:	0800f245 	.word	0x0800f245
 8001694:	0800ed00 	.word	0x0800ed00
 8001698:	0800ed31 	.word	0x0800ed31
 800169c:	0800ed26 	.word	0x0800ed26
 80016a0:	0800ed57 	.word	0x0800ed57
 80016a4:	0800ed47 	.word	0x0800ed47
 80016a8:	0800ed3c 	.word	0x0800ed3c
 80016ac:	0800eda0 	.word	0x0800eda0
 80016b0:	0800edab 	.word	0x0800edab
 80016b4:	0800ed5f 	.word	0x0800ed5f
 80016b8:	0800ed6b 	.word	0x0800ed6b
 80016bc:	0800ee1d 	.word	0x0800ee1d
 80016c0:	0800ee29 	.word	0x0800ee29
 80016c4:	0800eddb 	.word	0x0800eddb
 80016c8:	0800ede8 	.word	0x0800ede8
 80016cc:	0800ee62 	.word	0x0800ee62
 80016d0:	0800ee59 	.word	0x0800ee59

080016d4 <check_configure_APN>:

void check_configure_APN(){
 80016d4:	b508      	push	{r3, lr}
	send_AT_command(CHECK_CONFIGURE_APN);
 80016d6:	4805      	ldr	r0, [pc, #20]	@ (80016ec <check_configure_APN+0x18>)
 80016d8:	f7ff fc9c 	bl	8001014 <send_AT_command>
	osDelay(150);
 80016dc:	2096      	movs	r0, #150	@ 0x96
 80016de:	f005 ff9d 	bl	800761c <osDelay>
	receive_response("Check Configuring APN\n");
}
 80016e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	receive_response("Check Configuring APN\n");
 80016e6:	4802      	ldr	r0, [pc, #8]	@ (80016f0 <check_configure_APN+0x1c>)
 80016e8:	f7ff bcc0 	b.w	800106c <receive_response>
 80016ec:	0800ee7f 	.word	0x0800ee7f
 80016f0:	0800ee8d 	.word	0x0800ee8d

080016f4 <configure_APN>:

int configure_APN(int context_id){
 80016f4:	b530      	push	{r4, r5, lr}
 80016f6:	b0c7      	sub	sp, #284	@ 0x11c
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 80016f8:	2200      	movs	r2, #0
 80016fa:	9204      	str	r2, [sp, #16]
 80016fc:	4a16      	ldr	r2, [pc, #88]	@ (8001758 <configure_APN+0x64>)
	char *first_pointer = NULL;
	char *second_pointer = NULL; 	
	while (first_pointer == NULL || second_pointer == NULL){
		check_configure_APN();
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80016fe:	4c17      	ldr	r4, [pc, #92]	@ (800175c <configure_APN+0x68>)
 8001700:	4d17      	ldr	r5, [pc, #92]	@ (8001760 <configure_APN+0x6c>)
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 8001702:	e9cd 2202 	strd	r2, r2, [sp, #8]
 8001706:	4a17      	ldr	r2, [pc, #92]	@ (8001764 <configure_APN+0x70>)
 8001708:	9201      	str	r2, [sp, #4]
 800170a:	2201      	movs	r2, #1
int configure_APN(int context_id){
 800170c:	4603      	mov	r3, r0
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 800170e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001712:	9200      	str	r2, [sp, #0]
 8001714:	a806      	add	r0, sp, #24
 8001716:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <configure_APN+0x74>)
 8001718:	f009 f954 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 800171c:	a806      	add	r0, sp, #24
 800171e:	f7ff fc79 	bl	8001014 <send_AT_command>
	osDelay(150);
 8001722:	2096      	movs	r0, #150	@ 0x96
 8001724:	f005 ff7a 	bl	800761c <osDelay>
	receive_response("CONFIGURE APN\n");
 8001728:	4810      	ldr	r0, [pc, #64]	@ (800176c <configure_APN+0x78>)
 800172a:	f7ff fc9f 	bl	800106c <receive_response>
		check_configure_APN();
 800172e:	f7ff ffd1 	bl	80016d4 <check_configure_APN>
		osDelay(300);
 8001732:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001736:	f005 ff71 	bl	800761c <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800173a:	4908      	ldr	r1, [pc, #32]	@ (800175c <configure_APN+0x68>)
 800173c:	4628      	mov	r0, r5
 800173e:	f009 fa8d 	bl	800ac5c <strstr>
		if(first_pointer != NULL){
 8001742:	2800      	cmp	r0, #0
 8001744:	d0f3      	beq.n	800172e <configure_APN+0x3a>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001746:	4621      	mov	r1, r4
 8001748:	3001      	adds	r0, #1
 800174a:	f009 fa87 	bl	800ac5c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 800174e:	2800      	cmp	r0, #0
 8001750:	d0ed      	beq.n	800172e <configure_APN+0x3a>
		}
	}
	return 1;
}
 8001752:	2001      	movs	r0, #1
 8001754:	b047      	add	sp, #284	@ 0x11c
 8001756:	bd30      	pop	{r4, r5, pc}
 8001758:	0800f821 	.word	0x0800f821
 800175c:	0800ec3e 	.word	0x0800ec3e
 8001760:	20000bd8 	.word	0x20000bd8
 8001764:	0800eeca 	.word	0x0800eeca
 8001768:	0800eea4 	.word	0x0800eea4
 800176c:	0800eed4 	.word	0x0800eed4

08001770 <check_activate_context>:

void check_activate_context(){
 8001770:	b500      	push	{lr}
 8001772:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), CHECK_ACTIVATE_CONTEXT);
 8001774:	4906      	ldr	r1, [pc, #24]	@ (8001790 <check_activate_context+0x20>)
 8001776:	4668      	mov	r0, sp
 8001778:	f00a f86c 	bl	800b854 <strcpy>
	send_AT_command((char*)command);
 800177c:	4668      	mov	r0, sp
 800177e:	f7ff fc49 	bl	8001014 <send_AT_command>
	receive_response("CHECK Activate CONTEXT\n");
 8001782:	4804      	ldr	r0, [pc, #16]	@ (8001794 <check_activate_context+0x24>)
 8001784:	f7ff fc72 	bl	800106c <receive_response>
}
 8001788:	b021      	add	sp, #132	@ 0x84
 800178a:	f85d fb04 	ldr.w	pc, [sp], #4
 800178e:	bf00      	nop
 8001790:	0800eee3 	.word	0x0800eee3
 8001794:	0800eeef 	.word	0x0800eeef

08001798 <activate_context>:
//		// Wait until the counter reaches 1000
//		while (__HAL_TIM_GET_COUNTER(&htim3) < 1000);
//	}
//	is_40s = 1;
//}
int activate_context(int context_id){
 8001798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800179c:	b0a0      	sub	sp, #128	@ 0x80
 800179e:	4603      	mov	r3, r0
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 80017a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001858 <activate_context+0xc0>)
		osDelay(300);
		if(count_check >= 50){
			count_check = 0;
			return 0;
		}
		if (strstr((char*)response, "ERROR") != NULL){
 80017a2:	4f2e      	ldr	r7, [pc, #184]	@ (800185c <activate_context+0xc4>)
 80017a4:	4e2e      	ldr	r6, [pc, #184]	@ (8001860 <activate_context+0xc8>)
			SIM_UART_ReInitializeRxDMA();
			count_error = 0;
			return 0;
		}

		receive_response("Check Activate Context\r\n");
 80017a6:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 800186c <activate_context+0xd4>
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 80017aa:	2180      	movs	r1, #128	@ 0x80
 80017ac:	4668      	mov	r0, sp
 80017ae:	f009 f909 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 80017b2:	4668      	mov	r0, sp
 80017b4:	f7ff fc2e 	bl	8001014 <send_AT_command>
	osDelay(150);
 80017b8:	2096      	movs	r0, #150	@ 0x96
 80017ba:	f005 ff2f 	bl	800761c <osDelay>
	receive_response("Activate Context\r\n");
 80017be:	4829      	ldr	r0, [pc, #164]	@ (8001864 <activate_context+0xcc>)
 80017c0:	f7ff fc54 	bl	800106c <receive_response>
 80017c4:	2533      	movs	r5, #51	@ 0x33
	int count_error = 0;
 80017c6:	2400      	movs	r4, #0
		check_activate_context();
 80017c8:	f7ff ffd2 	bl	8001770 <check_activate_context>
		osDelay(300);
 80017cc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80017d0:	f005 ff24 	bl	800761c <osDelay>
		if(count_check >= 50){
 80017d4:	3d01      	subs	r5, #1
 80017d6:	d021      	beq.n	800181c <activate_context+0x84>
		if (strstr((char*)response, "ERROR") != NULL){
 80017d8:	4639      	mov	r1, r7
 80017da:	4630      	mov	r0, r6
 80017dc:	f009 fa3e 	bl	800ac5c <strstr>
 80017e0:	b300      	cbz	r0, 8001824 <activate_context+0x8c>
			osDelay(500);
 80017e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017e6:	f005 ff19 	bl	800761c <osDelay>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80017ea:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80017ee:	2100      	movs	r1, #0
 80017f0:	4630      	mov	r0, r6
 80017f2:	f009 f9e3 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 80017f6:	f7ff fc1d 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			send_AT_command((char *) command);
 80017fa:	4668      	mov	r0, sp
 80017fc:	f7ff fc0a 	bl	8001014 <send_AT_command>
			count_error++;
 8001800:	3401      	adds	r4, #1
			osDelay(200);
 8001802:	20c8      	movs	r0, #200	@ 0xc8
 8001804:	f005 ff0a 	bl	800761c <osDelay>
		if(count_error >=3){
 8001808:	2c03      	cmp	r4, #3
 800180a:	d10b      	bne.n	8001824 <activate_context+0x8c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800180c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001810:	2100      	movs	r1, #0
 8001812:	4813      	ldr	r0, [pc, #76]	@ (8001860 <activate_context+0xc8>)
 8001814:	f009 f9d2 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001818:	f7ff fc0c 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 800181c:	2000      	movs	r0, #0
	}
//	HAL_TIM_Base_Start(&htim3);
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	return 1;
}
 800181e:	b020      	add	sp, #128	@ 0x80
 8001820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		receive_response("Check Activate Context\r\n");
 8001824:	4640      	mov	r0, r8
 8001826:	f7ff fc21 	bl	800106c <receive_response>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800182a:	490f      	ldr	r1, [pc, #60]	@ (8001868 <activate_context+0xd0>)
 800182c:	4630      	mov	r0, r6
 800182e:	f009 fa15 	bl	800ac5c <strstr>
		if(first_pointer != NULL){
 8001832:	2800      	cmp	r0, #0
 8001834:	d0c8      	beq.n	80017c8 <activate_context+0x30>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 8001836:	490c      	ldr	r1, [pc, #48]	@ (8001868 <activate_context+0xd0>)
 8001838:	3001      	adds	r0, #1
 800183a:	f009 fa0f 	bl	800ac5c <strstr>
	while ((first_pointer == NULL || second_pointer == NULL)){
 800183e:	2800      	cmp	r0, #0
 8001840:	d0c2      	beq.n	80017c8 <activate_context+0x30>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001842:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001846:	2100      	movs	r1, #0
 8001848:	4805      	ldr	r0, [pc, #20]	@ (8001860 <activate_context+0xc8>)
 800184a:	f009 f9b7 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800184e:	f7ff fbf1 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001852:	2001      	movs	r0, #1
 8001854:	e7e3      	b.n	800181e <activate_context+0x86>
 8001856:	bf00      	nop
 8001858:	0800ef07 	.word	0x0800ef07
 800185c:	0800ef15 	.word	0x0800ef15
 8001860:	20000bd8 	.word	0x20000bd8
 8001864:	0800ef21 	.word	0x0800ef21
 8001868:	0800ec3e 	.word	0x0800ec3e
 800186c:	0800ef1b 	.word	0x0800ef1b

08001870 <deactivate_context>:

int deactivate_context(int context_id){
 8001870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001872:	4604      	mov	r4, r0
 8001874:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	int count_check = 0;
	osDelay(100);
 8001876:	2064      	movs	r0, #100	@ 0x64
 8001878:	f005 fed0 	bl	800761c <osDelay>
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 800187c:	4623      	mov	r3, r4
 800187e:	4a1d      	ldr	r2, [pc, #116]	@ (80018f4 <deactivate_context+0x84>)
	send_AT_command((char*)command);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001880:	4e1d      	ldr	r6, [pc, #116]	@ (80018f8 <deactivate_context+0x88>)
 8001882:	4d1e      	ldr	r5, [pc, #120]	@ (80018fc <deactivate_context+0x8c>)
		receive_response("DEACTIVATE CONTEXT\n");
 8001884:	4f1e      	ldr	r7, [pc, #120]	@ (8001900 <deactivate_context+0x90>)
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 8001886:	2180      	movs	r1, #128	@ 0x80
 8001888:	4668      	mov	r0, sp
 800188a:	f009 f89b 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 800188e:	4668      	mov	r0, sp
 8001890:	f7ff fbc0 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001894:	2415      	movs	r4, #21
 8001896:	4631      	mov	r1, r6
 8001898:	4628      	mov	r0, r5
 800189a:	f009 f9df 	bl	800ac5c <strstr>
 800189e:	b178      	cbz	r0, 80018c0 <deactivate_context+0x50>
			return 0;
		}
		count_check++;
		osDelay(200);
	}
	receive_response("DEACTIVATE CONTEXT\n");
 80018a0:	4817      	ldr	r0, [pc, #92]	@ (8001900 <deactivate_context+0x90>)
 80018a2:	f7ff fbe3 	bl	800106c <receive_response>
	osDelay(100);
 80018a6:	2064      	movs	r0, #100	@ 0x64
 80018a8:	f005 feb8 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80018ac:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80018b0:	2100      	movs	r1, #0
 80018b2:	4812      	ldr	r0, [pc, #72]	@ (80018fc <deactivate_context+0x8c>)
 80018b4:	f009 f982 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80018b8:	f7ff fbbc 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 80018bc:	2001      	movs	r0, #1
 80018be:	e010      	b.n	80018e2 <deactivate_context+0x72>
		receive_response("DEACTIVATE CONTEXT\n");
 80018c0:	4638      	mov	r0, r7
 80018c2:	f7ff fbd3 	bl	800106c <receive_response>
		if (strstr((char *) response, "ERROR") != NULL){
 80018c6:	490f      	ldr	r1, [pc, #60]	@ (8001904 <deactivate_context+0x94>)
 80018c8:	4628      	mov	r0, r5
 80018ca:	f009 f9c7 	bl	800ac5c <strstr>
 80018ce:	b150      	cbz	r0, 80018e6 <deactivate_context+0x76>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80018d0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80018d4:	2100      	movs	r1, #0
 80018d6:	4809      	ldr	r0, [pc, #36]	@ (80018fc <deactivate_context+0x8c>)
 80018d8:	f009 f970 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 80018dc:	f7ff fbaa 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 80018e0:	2000      	movs	r0, #0
}
 80018e2:	b021      	add	sp, #132	@ 0x84
 80018e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >= 20){
 80018e6:	3c01      	subs	r4, #1
 80018e8:	d0f2      	beq.n	80018d0 <deactivate_context+0x60>
		osDelay(200);
 80018ea:	20c8      	movs	r0, #200	@ 0xc8
 80018ec:	f005 fe96 	bl	800761c <osDelay>
 80018f0:	e7d1      	b.n	8001896 <deactivate_context+0x26>
 80018f2:	bf00      	nop
 80018f4:	0800ef34 	.word	0x0800ef34
 80018f8:	0800ec3e 	.word	0x0800ec3e
 80018fc:	20000bd8 	.word	0x20000bd8
 8001900:	0800ef44 	.word	0x0800ef44
 8001904:	0800ef15 	.word	0x0800ef15

08001908 <open_socket_service>:


int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 8001908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800190c:	b0e6      	sub	sp, #408	@ 0x198
	const int timeout_seconds = 50; // Receive response each second
	//TODO: CHANGE timeout to 150 after testing
	int elapsed_time_ms = 0;
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 800190e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001912:	f241 3397 	movw	r3, #5015	@ 0x1397
 8001916:	9303      	str	r3, [sp, #12]
 8001918:	4b4a      	ldr	r3, [pc, #296]	@ (8001a44 <open_socket_service+0x13c>)
 800191a:	9302      	str	r3, [sp, #8]
 800191c:	4b4a      	ldr	r3, [pc, #296]	@ (8001a48 <open_socket_service+0x140>)
 800191e:	4a4b      	ldr	r2, [pc, #300]	@ (8001a4c <open_socket_service+0x144>)
	//time_t start = time(NULL);
	int count_error = 0;
	uart_transmit_string(&huart1, (uint8_t *) "Init start TIME\n");
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
		char output_elapsed[128];
		receive_response("Check OPEN socket service: \r\n");
 8001920:	f8df 9140 	ldr.w	r9, [pc, #320]	@ 8001a64 <open_socket_service+0x15c>
		if (strstr((char *) response, "ERROR") != NULL){
 8001924:	f8df a14c 	ldr.w	sl, [pc, #332]	@ 8001a74 <open_socket_service+0x16c>
 8001928:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 8001a58 <open_socket_service+0x150>
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 800192c:	e9cd 1300 	strd	r1, r3, [sp]
int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 8001930:	460c      	mov	r4, r1
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 8001932:	4603      	mov	r3, r0
 8001934:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001938:	a826      	add	r0, sp, #152	@ 0x98
 800193a:	f009 f843 	bl	800a9c4 <sniprintf>
	send_AT_command((char *) command);
 800193e:	a826      	add	r0, sp, #152	@ 0x98
 8001940:	f7ff fb68 	bl	8001014 <send_AT_command>
	osDelay(100);
 8001944:	2064      	movs	r0, #100	@ 0x64
 8001946:	f005 fe69 	bl	800761c <osDelay>
	uart_transmit_string(&huart1, (uint8_t *) "Init start TIME\n");
 800194a:	4941      	ldr	r1, [pc, #260]	@ (8001a50 <open_socket_service+0x148>)
 800194c:	4841      	ldr	r0, [pc, #260]	@ (8001a54 <open_socket_service+0x14c>)
 800194e:	f002 fdab 	bl	80044a8 <uart_transmit_string>
	int count_error = 0;
 8001952:	2700      	movs	r7, #0
	int elapsed_time_ms = 0;
 8001954:	463e      	mov	r6, r7
		receive_response("Check OPEN socket service: \r\n");
 8001956:	4648      	mov	r0, r9
 8001958:	f7ff fb88 	bl	800106c <receive_response>
		if (strstr((char *) response, "ERROR") != NULL){
 800195c:	4651      	mov	r1, sl
 800195e:	4640      	mov	r0, r8
 8001960:	f009 f97c 	bl	800ac5c <strstr>
 8001964:	b1e8      	cbz	r0, 80019a2 <open_socket_service+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001966:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800196a:	2100      	movs	r1, #0
 800196c:	4640      	mov	r0, r8
 800196e:	f009 f925 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001972:	f7ff fb5f 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			count_error++;
			osDelay(500);
 8001976:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800197a:	f005 fe4f 	bl	800761c <osDelay>
			count_error++;
 800197e:	3701      	adds	r7, #1
			send_AT_command((char *) command);
 8001980:	a826      	add	r0, sp, #152	@ 0x98
 8001982:	f7ff fb47 	bl	8001014 <send_AT_command>
		}
		if(count_error >= 6){
 8001986:	2f06      	cmp	r7, #6
 8001988:	d10b      	bne.n	80019a2 <open_socket_service+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800198a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800198e:	2100      	movs	r1, #0
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
		send_AT_command((char*) command);
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
			receive_response("Check SOCKET CONNECTION\n");
			if (strstr((char *) response, "ERROR") != NULL){
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001990:	4831      	ldr	r0, [pc, #196]	@ (8001a58 <open_socket_service+0x150>)
 8001992:	f009 f913 	bl	800abbc <memset>
				SIM_UART_ReInitializeRxDMA();
 8001996:	f7ff fb4d 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 800199a:	2000      	movs	r0, #0
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
		SIM_UART_ReInitializeRxDMA();
		return 1;
	}
	else return 0;
}
 800199c:	b066      	add	sp, #408	@ 0x198
 800199e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		first_pointer = strstr((char*)response, "+QIOPEN:");
 80019a2:	492e      	ldr	r1, [pc, #184]	@ (8001a5c <open_socket_service+0x154>)
 80019a4:	4640      	mov	r0, r8
 80019a6:	f009 f959 	bl	800ac5c <strstr>
		elapsed_time_ms++;
 80019aa:	3601      	adds	r6, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", elapsed_time_ms);
 80019ac:	4a2c      	ldr	r2, [pc, #176]	@ (8001a60 <open_socket_service+0x158>)
		first_pointer = strstr((char*)response, "+QIOPEN:");
 80019ae:	4605      	mov	r5, r0
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", elapsed_time_ms);
 80019b0:	4633      	mov	r3, r6
 80019b2:	2180      	movs	r1, #128	@ 0x80
 80019b4:	a806      	add	r0, sp, #24
 80019b6:	f009 f805 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 80019ba:	4826      	ldr	r0, [pc, #152]	@ (8001a54 <open_socket_service+0x14c>)
 80019bc:	a906      	add	r1, sp, #24
 80019be:	f002 fd73 	bl	80044a8 <uart_transmit_string>
		osDelay(300);
 80019c2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80019c6:	f005 fe29 	bl	800761c <osDelay>
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
 80019ca:	b90d      	cbnz	r5, 80019d0 <open_socket_service+0xc8>
 80019cc:	2e32      	cmp	r6, #50	@ 0x32
 80019ce:	d1c2      	bne.n	8001956 <open_socket_service+0x4e>
	receive_response("Check OPEN socket service: \r\n");
 80019d0:	4824      	ldr	r0, [pc, #144]	@ (8001a64 <open_socket_service+0x15c>)
 80019d2:	f7ff fb4b 	bl	800106c <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80019d6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80019da:	2100      	movs	r1, #0
 80019dc:	481e      	ldr	r0, [pc, #120]	@ (8001a58 <open_socket_service+0x150>)
 80019de:	f009 f8ed 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 80019e2:	f7ff fb27 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	if(first_pointer != NULL)
 80019e6:	2d00      	cmp	r5, #0
 80019e8:	d0d7      	beq.n	800199a <open_socket_service+0x92>
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 80019ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001a68 <open_socket_service+0x160>)
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80019ec:	4e1f      	ldr	r6, [pc, #124]	@ (8001a6c <open_socket_service+0x164>)
 80019ee:	4d1a      	ldr	r5, [pc, #104]	@ (8001a58 <open_socket_service+0x150>)
			receive_response("Check SOCKET CONNECTION\n");
 80019f0:	4f1f      	ldr	r7, [pc, #124]	@ (8001a70 <open_socket_service+0x168>)
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 80019f2:	4623      	mov	r3, r4
 80019f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019f8:	a826      	add	r0, sp, #152	@ 0x98
 80019fa:	f008 ffe3 	bl	800a9c4 <sniprintf>
		send_AT_command((char*) command);
 80019fe:	a826      	add	r0, sp, #152	@ 0x98
 8001a00:	f7ff fb08 	bl	8001014 <send_AT_command>
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001a04:	4631      	mov	r1, r6
 8001a06:	4628      	mov	r0, r5
 8001a08:	f009 f928 	bl	800ac5c <strstr>
 8001a0c:	4604      	mov	r4, r0
 8001a0e:	b160      	cbz	r0, 8001a2a <open_socket_service+0x122>
		osDelay(100);
 8001a10:	2064      	movs	r0, #100	@ 0x64
 8001a12:	f005 fe03 	bl	800761c <osDelay>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a16:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	480e      	ldr	r0, [pc, #56]	@ (8001a58 <open_socket_service+0x150>)
 8001a1e:	f009 f8cd 	bl	800abbc <memset>
		SIM_UART_ReInitializeRxDMA();
 8001a22:	f7ff fb07 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
		return 1;
 8001a26:	2001      	movs	r0, #1
 8001a28:	e7b8      	b.n	800199c <open_socket_service+0x94>
			receive_response("Check SOCKET CONNECTION\n");
 8001a2a:	4638      	mov	r0, r7
 8001a2c:	f7ff fb1e 	bl	800106c <receive_response>
			if (strstr((char *) response, "ERROR") != NULL){
 8001a30:	4910      	ldr	r1, [pc, #64]	@ (8001a74 <open_socket_service+0x16c>)
 8001a32:	4628      	mov	r0, r5
 8001a34:	f009 f912 	bl	800ac5c <strstr>
 8001a38:	2800      	cmp	r0, #0
 8001a3a:	d0e3      	beq.n	8001a04 <open_socket_service+0xfc>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a3c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a40:	4621      	mov	r1, r4
 8001a42:	e7a5      	b.n	8001990 <open_socket_service+0x88>
 8001a44:	0800ef7d 	.word	0x0800ef7d
 8001a48:	0800ef8c 	.word	0x0800ef8c
 8001a4c:	0800ef58 	.word	0x0800ef58
 8001a50:	0800ef90 	.word	0x0800ef90
 8001a54:	200013bc 	.word	0x200013bc
 8001a58:	20000bd8 	.word	0x20000bd8
 8001a5c:	0800efbf 	.word	0x0800efbf
 8001a60:	0800efc8 	.word	0x0800efc8
 8001a64:	0800efa1 	.word	0x0800efa1
 8001a68:	0800efda 	.word	0x0800efda
 8001a6c:	0800ec3e 	.word	0x0800ec3e
 8001a70:	0800efec 	.word	0x0800efec
 8001a74:	0800ef15 	.word	0x0800ef15

08001a78 <check_socket_connection>:

//QPING command
int check_socket_connection(int context_ID){
 8001a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a7c:	b0c3      	sub	sp, #268	@ 0x10c
	uint8_t command[256];
	int count_check =0;
	snprintf((char *)command, sizeof(command), "AT+QPING=%d,\"%s\"\r\n",context_ID, IP_ADDRESS);
 8001a7e:	4a34      	ldr	r2, [pc, #208]	@ (8001b50 <check_socket_connection+0xd8>)
 8001a80:	9200      	str	r2, [sp, #0]
int check_socket_connection(int context_ID){
 8001a82:	4603      	mov	r3, r0
	snprintf((char *)command, sizeof(command), "AT+QPING=%d,\"%s\"\r\n",context_ID, IP_ADDRESS);
 8001a84:	4a33      	ldr	r2, [pc, #204]	@ (8001b54 <check_socket_connection+0xdc>)
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			count_check = 0;
			return 0;
		}
		first_pointer = strstr((char*)response, "+QPING:");
 8001a86:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8001b60 <check_socket_connection+0xe8>
 8001a8a:	f8df b0d0 	ldr.w	fp, [pc, #208]	@ 8001b5c <check_socket_connection+0xe4>
	snprintf((char *)command, sizeof(command), "AT+QPING=%d,\"%s\"\r\n",context_ID, IP_ADDRESS);
 8001a8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a92:	a802      	add	r0, sp, #8
 8001a94:	f008 ff96 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 8001a98:	a802      	add	r0, sp, #8
 8001a9a:	f7ff fabb 	bl	8001014 <send_AT_command>
	char *fifth_pointer = NULL;
 8001a9e:	2400      	movs	r4, #0
	char *fourth_pointer = NULL;
 8001aa0:	4627      	mov	r7, r4
	char *third_pointer = NULL;
 8001aa2:	4626      	mov	r6, r4
	char *second_pointer = NULL;
 8001aa4:	4625      	mov	r5, r4
	int count_check =0;
 8001aa6:	46a2      	mov	sl, r4
		receive_response("Check SOCKET CONNECTION\n");
 8001aa8:	482b      	ldr	r0, [pc, #172]	@ (8001b58 <check_socket_connection+0xe0>)
 8001aaa:	f7ff fadf 	bl	800106c <receive_response>
		if(count_check > 7){
 8001aae:	f1ba 0f08 	cmp.w	sl, #8
 8001ab2:	d10b      	bne.n	8001acc <check_socket_connection+0x54>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001ab4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4828      	ldr	r0, [pc, #160]	@ (8001b5c <check_socket_connection+0xe4>)
 8001abc:	f009 f87e 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001ac0:	f7ff fab8 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001ac4:	2000      	movs	r0, #0
	receive_response("Check SOCKET CONNECTION\n");
	osDelay(100);
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	return 1;
}
 8001ac6:	b043      	add	sp, #268	@ 0x10c
 8001ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		first_pointer = strstr((char*)response, "+QPING:");
 8001acc:	4641      	mov	r1, r8
 8001ace:	4658      	mov	r0, fp
 8001ad0:	f009 f8c4 	bl	800ac5c <strstr>
		if(first_pointer != NULL){
 8001ad4:	4681      	mov	r9, r0
 8001ad6:	b130      	cbz	r0, 8001ae6 <check_socket_connection+0x6e>
			 second_pointer = strstr(first_pointer+1, "+QPING:");
 8001ad8:	4641      	mov	r1, r8
 8001ada:	3001      	adds	r0, #1
 8001adc:	f009 f8be 	bl	800ac5c <strstr>
			 count_check = 0;
 8001ae0:	f04f 0a00 	mov.w	sl, #0
			 second_pointer = strstr(first_pointer+1, "+QPING:");
 8001ae4:	4605      	mov	r5, r0
		if(second_pointer != NULL){
 8001ae6:	b135      	cbz	r5, 8001af6 <check_socket_connection+0x7e>
			 third_pointer = strstr(second_pointer+1, "+QPING:");
 8001ae8:	4641      	mov	r1, r8
 8001aea:	1c68      	adds	r0, r5, #1
 8001aec:	f009 f8b6 	bl	800ac5c <strstr>
			 count_check = 0;
 8001af0:	f04f 0a00 	mov.w	sl, #0
			 third_pointer = strstr(second_pointer+1, "+QPING:");
 8001af4:	4606      	mov	r6, r0
		if(third_pointer != NULL){
 8001af6:	b136      	cbz	r6, 8001b06 <check_socket_connection+0x8e>
			 fourth_pointer = strstr(third_pointer+1, "+QPING:");
 8001af8:	4641      	mov	r1, r8
 8001afa:	1c70      	adds	r0, r6, #1
 8001afc:	f009 f8ae 	bl	800ac5c <strstr>
			 count_check = 0;
 8001b00:	f04f 0a00 	mov.w	sl, #0
			 fourth_pointer = strstr(third_pointer+1, "+QPING:");
 8001b04:	4607      	mov	r7, r0
		if(fourth_pointer != NULL){
 8001b06:	b137      	cbz	r7, 8001b16 <check_socket_connection+0x9e>
			 fifth_pointer = strstr(fourth_pointer+1, "+QPING:");
 8001b08:	4641      	mov	r1, r8
 8001b0a:	1c78      	adds	r0, r7, #1
 8001b0c:	f009 f8a6 	bl	800ac5c <strstr>
			 count_check = 0;
 8001b10:	f04f 0a00 	mov.w	sl, #0
			 fifth_pointer = strstr(fourth_pointer+1, "+QPING:");
 8001b14:	4604      	mov	r4, r0
		count_check++;
 8001b16:	f10a 0a01 	add.w	sl, sl, #1
	while(first_pointer == NULL || second_pointer == NULL || third_pointer == NULL || fourth_pointer == NULL || fifth_pointer == NULL){
 8001b1a:	f1b9 0f00 	cmp.w	r9, #0
 8001b1e:	d0c3      	beq.n	8001aa8 <check_socket_connection+0x30>
 8001b20:	2d00      	cmp	r5, #0
 8001b22:	d0c1      	beq.n	8001aa8 <check_socket_connection+0x30>
 8001b24:	2e00      	cmp	r6, #0
 8001b26:	d0bf      	beq.n	8001aa8 <check_socket_connection+0x30>
 8001b28:	2f00      	cmp	r7, #0
 8001b2a:	d0bd      	beq.n	8001aa8 <check_socket_connection+0x30>
 8001b2c:	2c00      	cmp	r4, #0
 8001b2e:	d0bb      	beq.n	8001aa8 <check_socket_connection+0x30>
	receive_response("Check SOCKET CONNECTION\n");
 8001b30:	4809      	ldr	r0, [pc, #36]	@ (8001b58 <check_socket_connection+0xe0>)
 8001b32:	f7ff fa9b 	bl	800106c <receive_response>
	osDelay(100);
 8001b36:	2064      	movs	r0, #100	@ 0x64
 8001b38:	f005 fd70 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001b3c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001b40:	2100      	movs	r1, #0
 8001b42:	4806      	ldr	r0, [pc, #24]	@ (8001b5c <check_socket_connection+0xe4>)
 8001b44:	f009 f83a 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001b48:	f7ff fa74 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	e7ba      	b.n	8001ac6 <check_socket_connection+0x4e>
 8001b50:	0800ef7d 	.word	0x0800ef7d
 8001b54:	0800f005 	.word	0x0800f005
 8001b58:	0800efec 	.word	0x0800efec
 8001b5c:	20000bd8 	.word	0x20000bd8
 8001b60:	0800f018 	.word	0x0800f018

08001b64 <formatToHexString>:

// Function to format data into a hex string
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for (int i = 0; i < length; i++) {
 8001b68:	9c08      	ldr	r4, [sp, #32]
        if (writeIndex + 2 >= max_len) {
            // Prevent buffer overflow
            return -1;
        }
        sprintf(output + writeIndex, "%02X", data[i]);
 8001b6a:	f8df a034 	ldr.w	sl, [pc, #52]	@ 8001ba0 <formatToHexString+0x3c>
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001b6e:	4607      	mov	r7, r0
 8001b70:	460e      	mov	r6, r1
 8001b72:	4698      	mov	r8, r3
    for (int i = 0; i < length; i++) {
 8001b74:	2500      	movs	r5, #0
        sprintf(output + writeIndex, "%02X", data[i]);
 8001b76:	f1a2 0902 	sub.w	r9, r2, #2
    for (int i = 0; i < length; i++) {
 8001b7a:	42b5      	cmp	r5, r6
 8001b7c:	db02      	blt.n	8001b84 <formatToHexString+0x20>
        writeIndex += 2;
    }
    return writeIndex;
}
 8001b7e:	4620      	mov	r0, r4
 8001b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (writeIndex + 2 >= max_len) {
 8001b84:	3402      	adds	r4, #2
 8001b86:	4544      	cmp	r4, r8
 8001b88:	da07      	bge.n	8001b9a <formatToHexString+0x36>
        sprintf(output + writeIndex, "%02X", data[i]);
 8001b8a:	5d7a      	ldrb	r2, [r7, r5]
 8001b8c:	4651      	mov	r1, sl
 8001b8e:	eb09 0004 	add.w	r0, r9, r4
 8001b92:	f008 ff4b 	bl	800aa2c <siprintf>
    for (int i = 0; i < length; i++) {
 8001b96:	3501      	adds	r5, #1
 8001b98:	e7ef      	b.n	8001b7a <formatToHexString+0x16>
            return -1;
 8001b9a:	f04f 34ff 	mov.w	r4, #4294967295
 8001b9e:	e7ee      	b.n	8001b7e <formatToHexString+0x1a>
 8001ba0:	0800f960 	.word	0x0800f960

08001ba4 <generateRegistrationMessage>:

int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001ba4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    int writeIndex = 0;
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001ba6:	2300      	movs	r3, #0
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001ba8:	460c      	mov	r4, r1
 8001baa:	4615      	mov	r5, r2
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	460a      	mov	r2, r1
 8001bb2:	2101      	movs	r1, #1
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001bb4:	4606      	mov	r6, r0
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001bb6:	f7ff ffd5 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->message_type, sizeof(data->message_type), hexString, max_len, writeIndex);
 8001bba:	462b      	mov	r3, r5
 8001bbc:	9000      	str	r0, [sp, #0]
 8001bbe:	4622      	mov	r2, r4
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	1c70      	adds	r0, r6, #1
 8001bc4:	f7ff ffce 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->message_length, sizeof(data->message_length), hexString, max_len, writeIndex);
 8001bc8:	462b      	mov	r3, r5
 8001bca:	9000      	str	r0, [sp, #0]
 8001bcc:	4622      	mov	r2, r4
 8001bce:	2102      	movs	r1, #2
 8001bd0:	1cf0      	adds	r0, r6, #3
 8001bd2:	f7ff ffc7 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_phone_number, sizeof(data->terminal_phone_number), hexString, max_len, writeIndex);
 8001bd6:	462b      	mov	r3, r5
 8001bd8:	9000      	str	r0, [sp, #0]
 8001bda:	4622      	mov	r2, r4
 8001bdc:	2106      	movs	r1, #6
 8001bde:	1d70      	adds	r0, r6, #5
 8001be0:	f7ff ffc0 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->message_serial_number, sizeof(data->message_serial_number), hexString, max_len, writeIndex);
 8001be4:	462b      	mov	r3, r5
 8001be6:	9000      	str	r0, [sp, #0]
 8001be8:	4622      	mov	r2, r4
 8001bea:	2102      	movs	r1, #2
 8001bec:	f106 000b 	add.w	r0, r6, #11
 8001bf0:	f7ff ffb8 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->province_ID, sizeof(data->province_ID), hexString, max_len, writeIndex);
 8001bf4:	462b      	mov	r3, r5
 8001bf6:	9000      	str	r0, [sp, #0]
 8001bf8:	4622      	mov	r2, r4
 8001bfa:	2102      	movs	r1, #2
 8001bfc:	f106 000d 	add.w	r0, r6, #13
 8001c00:	f7ff ffb0 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->city_ID, sizeof(data->city_ID), hexString, max_len, writeIndex);
 8001c04:	462b      	mov	r3, r5
 8001c06:	9000      	str	r0, [sp, #0]
 8001c08:	4622      	mov	r2, r4
 8001c0a:	2102      	movs	r1, #2
 8001c0c:	f106 000f 	add.w	r0, r6, #15
 8001c10:	f7ff ffa8 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->manufacturer_ID, sizeof(data->manufacturer_ID), hexString, max_len, writeIndex);
 8001c14:	462b      	mov	r3, r5
 8001c16:	9000      	str	r0, [sp, #0]
 8001c18:	4622      	mov	r2, r4
 8001c1a:	2105      	movs	r1, #5
 8001c1c:	f106 0011 	add.w	r0, r6, #17
 8001c20:	f7ff ffa0 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_type, sizeof(data->terminal_type), hexString, max_len, writeIndex);
 8001c24:	462b      	mov	r3, r5
 8001c26:	9000      	str	r0, [sp, #0]
 8001c28:	4622      	mov	r2, r4
 8001c2a:	2108      	movs	r1, #8
 8001c2c:	f106 0016 	add.w	r0, r6, #22
 8001c30:	f7ff ff98 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_ID, sizeof(data->terminal_ID), hexString, max_len, writeIndex);
 8001c34:	462b      	mov	r3, r5
 8001c36:	9000      	str	r0, [sp, #0]
 8001c38:	4622      	mov	r2, r4
 8001c3a:	2107      	movs	r1, #7
 8001c3c:	f106 001e 	add.w	r0, r6, #30
 8001c40:	f7ff ff90 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(&(data->plate_color), sizeof(data->plate_color), hexString, max_len, writeIndex);
 8001c44:	462b      	mov	r3, r5
 8001c46:	9000      	str	r0, [sp, #0]
 8001c48:	4622      	mov	r2, r4
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	f106 0025 	add.w	r0, r6, #37	@ 0x25
 8001c50:	f7ff ff88 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(data->plate_no, sizeof(data->plate_no), hexString, max_len, writeIndex);
 8001c54:	462b      	mov	r3, r5
 8001c56:	9000      	str	r0, [sp, #0]
 8001c58:	4622      	mov	r2, r4
 8001c5a:	2114      	movs	r1, #20
 8001c5c:	f106 0026 	add.w	r0, r6, #38	@ 0x26
 8001c60:	f7ff ff80 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(&(data->check_sum), sizeof(data->check_sum), hexString, max_len, writeIndex);
 8001c64:	462b      	mov	r3, r5
 8001c66:	9000      	str	r0, [sp, #0]
 8001c68:	4622      	mov	r2, r4
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	f106 003a 	add.w	r0, r6, #58	@ 0x3a
 8001c70:	f7ff ff78 	bl	8001b64 <formatToHexString>
    writeIndex = formatToHexString(&(data->end_mask), sizeof(data->end_mask), hexString, max_len, writeIndex);
 8001c74:	462b      	mov	r3, r5
 8001c76:	9000      	str	r0, [sp, #0]
 8001c78:	4622      	mov	r2, r4
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	f106 003b 	add.w	r0, r6, #59	@ 0x3b
 8001c80:	f7ff ff70 	bl	8001b64 <formatToHexString>
    if (writeIndex < 0) {
        // Handle error in formatting
        return -1;
    }
    return writeIndex;
}
 8001c84:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8001c88:	b002      	add	sp, #8
 8001c8a:	bd70      	pop	{r4, r5, r6, pc}

08001c8c <generateLocationInfoMessage>:

int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c90:	b0aa      	sub	sp, #168	@ 0xa8
   const uint8_t* fields[] = {
        &(report->start_mask), report->message_type, report->message_length,
 8001c92:	1c43      	adds	r3, r0, #1
   const uint8_t* fields[] = {
 8001c94:	9303      	str	r3, [sp, #12]
        &(report->start_mask), report->message_type, report->message_length,
 8001c96:	1cc3      	adds	r3, r0, #3
   const uint8_t* fields[] = {
 8001c98:	9304      	str	r3, [sp, #16]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001c9a:	1d43      	adds	r3, r0, #5
   const uint8_t* fields[] = {
 8001c9c:	9305      	str	r3, [sp, #20]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001c9e:	f100 030b 	add.w	r3, r0, #11
   const uint8_t* fields[] = {
 8001ca2:	9306      	str	r3, [sp, #24]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001ca4:	f100 030d 	add.w	r3, r0, #13
   const uint8_t* fields[] = {
 8001ca8:	9307      	str	r3, [sp, #28]
        report->status, report->latitude, report->longitude, report->altitude,
 8001caa:	f100 0311 	add.w	r3, r0, #17
   const uint8_t* fields[] = {
 8001cae:	9308      	str	r3, [sp, #32]
        report->status, report->latitude, report->longitude, report->altitude,
 8001cb0:	f100 0315 	add.w	r3, r0, #21
   const uint8_t* fields[] = {
 8001cb4:	9309      	str	r3, [sp, #36]	@ 0x24
        report->status, report->latitude, report->longitude, report->altitude,
 8001cb6:	f100 0319 	add.w	r3, r0, #25
   const uint8_t* fields[] = {
 8001cba:	930a      	str	r3, [sp, #40]	@ 0x28
        report->status, report->latitude, report->longitude, report->altitude,
 8001cbc:	f100 031d 	add.w	r3, r0, #29
   const uint8_t* fields[] = {
 8001cc0:	930b      	str	r3, [sp, #44]	@ 0x2c
        report->speed, report->direction, report->timestamp, report->mileage,
 8001cc2:	f100 031f 	add.w	r3, r0, #31
   const uint8_t* fields[] = {
 8001cc6:	930c      	str	r3, [sp, #48]	@ 0x30
        report->speed, report->direction, report->timestamp, report->mileage,
 8001cc8:	f100 0321 	add.w	r3, r0, #33	@ 0x21
   const uint8_t* fields[] = {
 8001ccc:	930d      	str	r3, [sp, #52]	@ 0x34
        report->speed, report->direction, report->timestamp, report->mileage,
 8001cce:	f100 0323 	add.w	r3, r0, #35	@ 0x23
   const uint8_t* fields[] = {
 8001cd2:	930e      	str	r3, [sp, #56]	@ 0x38
        report->speed, report->direction, report->timestamp, report->mileage,
 8001cd4:	f100 0329 	add.w	r3, r0, #41	@ 0x29
   const uint8_t* fields[] = {
 8001cd8:	930f      	str	r3, [sp, #60]	@ 0x3c
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001cda:	f100 032f 	add.w	r3, r0, #47	@ 0x2f
   const uint8_t* fields[] = {
 8001cde:	9310      	str	r3, [sp, #64]	@ 0x40
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001ce0:	f100 0331 	add.w	r3, r0, #49	@ 0x31
   const uint8_t* fields[] = {
 8001ce4:	9311      	str	r3, [sp, #68]	@ 0x44
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001ce6:	f100 0333 	add.w	r3, r0, #51	@ 0x33
   const uint8_t* fields[] = {
 8001cea:	9312      	str	r3, [sp, #72]	@ 0x48
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001cec:	f100 0336 	add.w	r3, r0, #54	@ 0x36
   const uint8_t* fields[] = {
 8001cf0:	9002      	str	r0, [sp, #8]
 8001cf2:	9313      	str	r3, [sp, #76]	@ 0x4c
        report->additional, &(report->end_mask)
    };
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001cf4:	af16      	add	r7, sp, #88	@ 0x58
        report->additional, &(report->end_mask)
 8001cf6:	f100 0337 	add.w	r3, r0, #55	@ 0x37
 8001cfa:	3040      	adds	r0, #64	@ 0x40
   const uint8_t* fields[] = {
 8001cfc:	9015      	str	r0, [sp, #84]	@ 0x54
int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001cfe:	460d      	mov	r5, r1
 8001d00:	4616      	mov	r6, r2
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001d02:	490f      	ldr	r1, [pc, #60]	@ (8001d40 <generateLocationInfoMessage+0xb4>)
   const uint8_t* fields[] = {
 8001d04:	9314      	str	r3, [sp, #80]	@ 0x50
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001d06:	2250      	movs	r2, #80	@ 0x50
 8001d08:	4638      	mov	r0, r7

    int writeIndex = 0;
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001d0a:	2400      	movs	r4, #0
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001d0c:	f009 fdaa 	bl	800b864 <memcpy>
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001d10:	f10d 0808 	add.w	r8, sp, #8
    int writeIndex = 0;
 8001d14:	4620      	mov	r0, r4
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001d16:	9000      	str	r0, [sp, #0]
 8001d18:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8001d1c:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 8001d20:	4633      	mov	r3, r6
 8001d22:	462a      	mov	r2, r5
 8001d24:	f7ff ff1e 	bl	8001b64 <formatToHexString>
        if (writeIndex < 0) return -1;
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	db05      	blt.n	8001d38 <generateLocationInfoMessage+0xac>
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001d2c:	3401      	adds	r4, #1
 8001d2e:	2c14      	cmp	r4, #20
 8001d30:	d1f1      	bne.n	8001d16 <generateLocationInfoMessage+0x8a>
    }
    return writeIndex;
}
 8001d32:	b02a      	add	sp, #168	@ 0xa8
 8001d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (writeIndex < 0) return -1;
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295
 8001d3c:	e7f9      	b.n	8001d32 <generateLocationInfoMessage+0xa6>
 8001d3e:	bf00      	nop
 8001d40:	0800ea48 	.word	0x0800ea48

08001d44 <login_to_server>:



int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d46:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
	uint8_t command[256];  // Increased buffer size
	char hexString[128] = {0};
 8001d4a:	2400      	movs	r4, #0
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001d4c:	460f      	mov	r7, r1
	char hexString[128] = {0};
 8001d4e:	ae02      	add	r6, sp, #8
 8001d50:	227c      	movs	r2, #124	@ 0x7c
 8001d52:	4621      	mov	r1, r4
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001d54:	4605      	mov	r5, r0
	char hexString[128] = {0};
 8001d56:	a803      	add	r0, sp, #12
 8001d58:	6034      	str	r4, [r6, #0]
 8001d5a:	f008 ff2f 	bl	800abbc <memset>
	int count_check = 0;
	int result = generateRegistrationMessage(reg_msg, hexString, 128);
 8001d5e:	2280      	movs	r2, #128	@ 0x80
 8001d60:	4631      	mov	r1, r6
 8001d62:	4638      	mov	r0, r7
 8001d64:	f7ff ff1e 	bl	8001ba4 <generateRegistrationMessage>
	if (result < 0) {
 8001d68:	42a0      	cmp	r0, r4
 8001d6a:	da05      	bge.n	8001d78 <login_to_server+0x34>
		uart_transmit_string(&huart1,(uint8_t*) "ERROR: FAILED to generate message string\n");
 8001d6c:	4926      	ldr	r1, [pc, #152]	@ (8001e08 <login_to_server+0xc4>)
 8001d6e:	4827      	ldr	r0, [pc, #156]	@ (8001e0c <login_to_server+0xc8>)
 8001d70:	f002 fb9a 	bl	80044a8 <uart_transmit_string>
		return 1;
 8001d74:	2001      	movs	r0, #1
 8001d76:	e02f      	b.n	8001dd8 <login_to_server+0x94>
	}

	// Format the AT command with the hex message
	snprintf((char*)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001d78:	462b      	mov	r3, r5
 8001d7a:	4a25      	ldr	r2, [pc, #148]	@ (8001e10 <login_to_server+0xcc>)
 8001d7c:	9600      	str	r6, [sp, #0]
 8001d7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d82:	a842      	add	r0, sp, #264	@ 0x108
 8001d84:	f008 fe1e 	bl	800a9c4 <sniprintf>
	//snprintf((char *)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, message);
	send_AT_command((char*)command);
 8001d88:	a842      	add	r0, sp, #264	@ 0x108
 8001d8a:	f7ff f943 	bl	8001014 <send_AT_command>

	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001d8e:	4e21      	ldr	r6, [pc, #132]	@ (8001e14 <login_to_server+0xd0>)
 8001d90:	4d21      	ldr	r5, [pc, #132]	@ (8001e18 <login_to_server+0xd4>)
		char output_elapsed[128];
		receive_response("Check sending to server\n");
 8001d92:	4f22      	ldr	r7, [pc, #136]	@ (8001e1c <login_to_server+0xd8>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001d94:	4631      	mov	r1, r6
 8001d96:	4628      	mov	r0, r5
 8001d98:	f008 ff60 	bl	800ac5c <strstr>
 8001d9c:	b170      	cbz	r0, 8001dbc <login_to_server+0x78>
		count_check++;
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		osDelay(200);
	}
	receive_response("Check sending to server\n");
 8001d9e:	481f      	ldr	r0, [pc, #124]	@ (8001e1c <login_to_server+0xd8>)
 8001da0:	f7ff f964 	bl	800106c <receive_response>
	osDelay(100);
 8001da4:	2064      	movs	r0, #100	@ 0x64
 8001da6:	f005 fc39 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001daa:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001dae:	2100      	movs	r1, #0
 8001db0:	4819      	ldr	r0, [pc, #100]	@ (8001e18 <login_to_server+0xd4>)
 8001db2:	f008 ff03 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001db6:	f7ff f93d 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001dba:	e7db      	b.n	8001d74 <login_to_server+0x30>
		receive_response("Check sending to server\n");
 8001dbc:	4638      	mov	r0, r7
 8001dbe:	f7ff f955 	bl	800106c <receive_response>
		if(count_check >= 3){
 8001dc2:	2c03      	cmp	r4, #3
 8001dc4:	d10b      	bne.n	8001dde <login_to_server+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001dc6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4812      	ldr	r0, [pc, #72]	@ (8001e18 <login_to_server+0xd4>)
 8001dce:	f008 fef5 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001dd2:	f7ff f92f 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001dd6:	2000      	movs	r0, #0
}
 8001dd8:	f50d 7d03 	add.w	sp, sp, #524	@ 0x20c
 8001ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001dde:	4910      	ldr	r1, [pc, #64]	@ (8001e20 <login_to_server+0xdc>)
 8001de0:	4628      	mov	r0, r5
 8001de2:	f008 ff3b 	bl	800ac5c <strstr>
 8001de6:	2800      	cmp	r0, #0
 8001de8:	d1ed      	bne.n	8001dc6 <login_to_server+0x82>
		count_check++;
 8001dea:	3401      	adds	r4, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
 8001dec:	4a0d      	ldr	r2, [pc, #52]	@ (8001e24 <login_to_server+0xe0>)
 8001dee:	4623      	mov	r3, r4
 8001df0:	2180      	movs	r1, #128	@ 0x80
 8001df2:	a822      	add	r0, sp, #136	@ 0x88
 8001df4:	f008 fde6 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001df8:	4804      	ldr	r0, [pc, #16]	@ (8001e0c <login_to_server+0xc8>)
 8001dfa:	a922      	add	r1, sp, #136	@ 0x88
 8001dfc:	f002 fb54 	bl	80044a8 <uart_transmit_string>
		osDelay(200);
 8001e00:	20c8      	movs	r0, #200	@ 0xc8
 8001e02:	f005 fc0b 	bl	800761c <osDelay>
 8001e06:	e7c5      	b.n	8001d94 <login_to_server+0x50>
 8001e08:	0800f020 	.word	0x0800f020
 8001e0c:	200013bc 	.word	0x200013bc
 8001e10:	0800f04a 	.word	0x0800f04a
 8001e14:	0800ec3e 	.word	0x0800ec3e
 8001e18:	20000bd8 	.word	0x20000bd8
 8001e1c:	0800f060 	.word	0x0800f060
 8001e20:	0800ef15 	.word	0x0800ef15
 8001e24:	0800efc8 	.word	0x0800efc8

08001e28 <send_location_to_server>:

int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e2c:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
	uint8_t command[256];  // Increased buffer size
	char hexString[131] = {0};
 8001e30:	2400      	movs	r4, #0
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001e32:	460f      	mov	r7, r1
	char hexString[131] = {0};
 8001e34:	ae23      	add	r6, sp, #140	@ 0x8c
 8001e36:	227f      	movs	r2, #127	@ 0x7f
 8001e38:	4621      	mov	r1, r4
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001e3a:	4605      	mov	r5, r0
	char hexString[131] = {0};
 8001e3c:	a824      	add	r0, sp, #144	@ 0x90
 8001e3e:	6034      	str	r4, [r6, #0]
 8001e40:	f008 febc 	bl	800abbc <memset>
	int count_check = 0;
	int result = generateLocationInfoMessage(location_info, hexString, 131);
 8001e44:	2283      	movs	r2, #131	@ 0x83
 8001e46:	4631      	mov	r1, r6
 8001e48:	4638      	mov	r0, r7
 8001e4a:	f7ff ff1f 	bl	8001c8c <generateLocationInfoMessage>
	if (result < 0) {
 8001e4e:	42a0      	cmp	r0, r4
 8001e50:	da05      	bge.n	8001e5e <send_location_to_server+0x36>
		uart_transmit_string(&huart1,(uint8_t*) "ERROR: FAILED to generate message string\n");
 8001e52:	4930      	ldr	r1, [pc, #192]	@ (8001f14 <send_location_to_server+0xec>)
 8001e54:	4830      	ldr	r0, [pc, #192]	@ (8001f18 <send_location_to_server+0xf0>)
 8001e56:	f002 fb27 	bl	80044a8 <uart_transmit_string>
		return 1;
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	e030      	b.n	8001ec0 <send_location_to_server+0x98>
	}

	// Format the AT command with the hex message
	snprintf((char *) command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8001f1c <send_location_to_server+0xf4>)
 8001e60:	9600      	str	r6, [sp, #0]
 8001e62:	462b      	mov	r3, r5
 8001e64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e68:	a844      	add	r0, sp, #272	@ 0x110
 8001e6a:	f008 fdab 	bl	800a9c4 <sniprintf>
	//snprintf((char *)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, message);
	send_AT_command((char*)command);
 8001e6e:	a844      	add	r0, sp, #272	@ 0x110
 8001e70:	f7ff f8d0 	bl	8001014 <send_AT_command>

	while(strstr((char *) response, "+QIURC") == NULL){
 8001e74:	4f2a      	ldr	r7, [pc, #168]	@ (8001f20 <send_location_to_server+0xf8>)
 8001e76:	4e2b      	ldr	r6, [pc, #172]	@ (8001f24 <send_location_to_server+0xfc>)
		char output_elapsed[128];
		receive_response("Check sending to server\n");
 8001e78:	f8df 80ac 	ldr.w	r8, [pc, #172]	@ 8001f28 <send_location_to_server+0x100>
	while(strstr((char *) response, "+QIURC") == NULL){
 8001e7c:	4639      	mov	r1, r7
 8001e7e:	4630      	mov	r0, r6
 8001e80:	f008 feec 	bl	800ac5c <strstr>
 8001e84:	b170      	cbz	r0, 8001ea4 <send_location_to_server+0x7c>
		count_check++;
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		osDelay(200);
	}
	receive_response("Check sending to server\n");
 8001e86:	4828      	ldr	r0, [pc, #160]	@ (8001f28 <send_location_to_server+0x100>)
 8001e88:	f7ff f8f0 	bl	800106c <receive_response>
	osDelay(100);
 8001e8c:	2064      	movs	r0, #100	@ 0x64
 8001e8e:	f005 fbc5 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001e92:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e96:	2100      	movs	r1, #0
 8001e98:	4822      	ldr	r0, [pc, #136]	@ (8001f24 <send_location_to_server+0xfc>)
 8001e9a:	f008 fe8f 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001e9e:	f7ff f8c9 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001ea2:	e7da      	b.n	8001e5a <send_location_to_server+0x32>
		receive_response("Check sending to server\n");
 8001ea4:	4640      	mov	r0, r8
 8001ea6:	f7ff f8e1 	bl	800106c <receive_response>
		if(count_check >= 6){
 8001eaa:	2c06      	cmp	r4, #6
 8001eac:	d10c      	bne.n	8001ec8 <send_location_to_server+0xa0>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001eae:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	481b      	ldr	r0, [pc, #108]	@ (8001f24 <send_location_to_server+0xfc>)
 8001eb6:	f008 fe81 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8001eba:	f7ff f8bb 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001ebe:	2000      	movs	r0, #0
}
 8001ec0:	f50d 7d04 	add.w	sp, sp, #528	@ 0x210
 8001ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001ec8:	4918      	ldr	r1, [pc, #96]	@ (8001f2c <send_location_to_server+0x104>)
 8001eca:	4630      	mov	r0, r6
 8001ecc:	f008 fec6 	bl	800ac5c <strstr>
 8001ed0:	4605      	mov	r5, r0
 8001ed2:	2800      	cmp	r0, #0
 8001ed4:	d1eb      	bne.n	8001eae <send_location_to_server+0x86>
		 if (strstr((char*)response, "closed") != NULL) {
 8001ed6:	4916      	ldr	r1, [pc, #88]	@ (8001f30 <send_location_to_server+0x108>)
 8001ed8:	4630      	mov	r0, r6
 8001eda:	f008 febf 	bl	800ac5c <strstr>
 8001ede:	b148      	cbz	r0, 8001ef4 <send_location_to_server+0xcc>
			 memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001ee0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	480f      	ldr	r0, [pc, #60]	@ (8001f24 <send_location_to_server+0xfc>)
 8001ee8:	f008 fe68 	bl	800abbc <memset>
			 SIM_UART_ReInitializeRxDMA();
 8001eec:	f7ff f8a2 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			 return 2;
 8001ef0:	2002      	movs	r0, #2
 8001ef2:	e7e5      	b.n	8001ec0 <send_location_to_server+0x98>
		count_check++;
 8001ef4:	3401      	adds	r4, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
 8001ef6:	4a0f      	ldr	r2, [pc, #60]	@ (8001f34 <send_location_to_server+0x10c>)
 8001ef8:	4623      	mov	r3, r4
 8001efa:	2180      	movs	r1, #128	@ 0x80
 8001efc:	a803      	add	r0, sp, #12
 8001efe:	f008 fd61 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001f02:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <send_location_to_server+0xf0>)
 8001f04:	a903      	add	r1, sp, #12
 8001f06:	f002 facf 	bl	80044a8 <uart_transmit_string>
		osDelay(200);
 8001f0a:	20c8      	movs	r0, #200	@ 0xc8
 8001f0c:	f005 fb86 	bl	800761c <osDelay>
 8001f10:	e7b4      	b.n	8001e7c <send_location_to_server+0x54>
 8001f12:	bf00      	nop
 8001f14:	0800f020 	.word	0x0800f020
 8001f18:	200013bc 	.word	0x200013bc
 8001f1c:	0800f04a 	.word	0x0800f04a
 8001f20:	0800f080 	.word	0x0800f080
 8001f24:	20000bd8 	.word	0x20000bd8
 8001f28:	0800f060 	.word	0x0800f060
 8001f2c:	0800ef15 	.word	0x0800ef15
 8001f30:	0800f079 	.word	0x0800f079
 8001f34:	0800efc8 	.word	0x0800efc8

08001f38 <check_data_sent_to_server>:


int check_data_sent_to_server(int connect_id){
 8001f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f3c:	b0e6      	sub	sp, #408	@ 0x198
	uint8_t command[256];
	int count_check = 0;
	uint8_t output[128];
	snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f3e:	4603      	mov	r3, r0
 8001f40:	4a57      	ldr	r2, [pc, #348]	@ (80020a0 <check_data_sent_to_server+0x168>)
	send_AT_command((char*)command);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001f42:	4f58      	ldr	r7, [pc, #352]	@ (80020a4 <check_data_sent_to_server+0x16c>)
 8001f44:	4e58      	ldr	r6, [pc, #352]	@ (80020a8 <check_data_sent_to_server+0x170>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		if (strstr((char*) response, "ERROR") != NULL){
 8001f46:	f8df 8178 	ldr.w	r8, [pc, #376]	@ 80020c0 <check_data_sent_to_server+0x188>
	snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
int check_data_sent_to_server(int connect_id){
 8001f4e:	4604      	mov	r4, r0
	snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f50:	a826      	add	r0, sp, #152	@ 0x98
 8001f52:	f008 fd37 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 8001f56:	a826      	add	r0, sp, #152	@ 0x98
 8001f58:	f7ff f85c 	bl	8001014 <send_AT_command>
	int count_check = 0;
 8001f5c:	2500      	movs	r5, #0
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001f5e:	4639      	mov	r1, r7
 8001f60:	4630      	mov	r0, r6
 8001f62:	f008 fe7b 	bl	800ac5c <strstr>
 8001f66:	2800      	cmp	r0, #0
 8001f68:	d063      	beq.n	8002032 <check_data_sent_to_server+0xfa>
		receive_response("Check sending to server\n");
	}

	int sentBytes, ackedBytes, unackedBytes;

	int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001f6a:	ad05      	add	r5, sp, #20
 8001f6c:	494f      	ldr	r1, [pc, #316]	@ (80020ac <check_data_sent_to_server+0x174>)
 8001f6e:	484e      	ldr	r0, [pc, #312]	@ (80020a8 <check_data_sent_to_server+0x170>)
 8001f70:	9500      	str	r5, [sp, #0]
 8001f72:	ab04      	add	r3, sp, #16
 8001f74:	aa03      	add	r2, sp, #12
 8001f76:	f008 fd79 	bl	800aa6c <siscanf>
	snprintf((char *)output, 128, "Lost Transmit BYTES: %d\n", unackedBytes);
 8001f7a:	9b05      	ldr	r3, [sp, #20]
 8001f7c:	4a4c      	ldr	r2, [pc, #304]	@ (80020b0 <check_data_sent_to_server+0x178>)
	int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001f7e:	4606      	mov	r6, r0
	snprintf((char *)output, 128, "Lost Transmit BYTES: %d\n", unackedBytes);
 8001f80:	2180      	movs	r1, #128	@ 0x80
 8001f82:	a806      	add	r0, sp, #24
 8001f84:	f008 fd1e 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1, output);
 8001f88:	484a      	ldr	r0, [pc, #296]	@ (80020b4 <check_data_sent_to_server+0x17c>)
 8001f8a:	a906      	add	r1, sp, #24
 8001f8c:	f002 fa8c 	bl	80044a8 <uart_transmit_string>

	if (result == 3) {
 8001f90:	2e03      	cmp	r6, #3
 8001f92:	d102      	bne.n	8001f9a <check_data_sent_to_server+0x62>
		if (unackedBytes > 0) {
 8001f94:	9b05      	ldr	r3, [sp, #20]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	dc55      	bgt.n	8002046 <check_data_sent_to_server+0x10e>
			return 0;
		}
	}
	receive_response("Check sending to server\n");
 8001f9a:	4847      	ldr	r0, [pc, #284]	@ (80020b8 <check_data_sent_to_server+0x180>)
	osDelay(200);

	count_check = 0;
	snprintf((char *)command, sizeof(command), "AT+QIRD=%d,1500\r\n", connect_id);
	send_AT_command((char*)command);
	while(strstr((char *) response, "+QIRD") == NULL){
 8001f9c:	4e47      	ldr	r6, [pc, #284]	@ (80020bc <check_data_sent_to_server+0x184>)
 8001f9e:	4d42      	ldr	r5, [pc, #264]	@ (80020a8 <check_data_sent_to_server+0x170>)
		osDelay(300);
		if (strstr((char*)response, "ERROR") != NULL){
 8001fa0:	4f47      	ldr	r7, [pc, #284]	@ (80020c0 <check_data_sent_to_server+0x188>)
	receive_response("Check sending to server\n");
 8001fa2:	f7ff f863 	bl	800106c <receive_response>
	osDelay(100);
 8001fa6:	2064      	movs	r0, #100	@ 0x64
 8001fa8:	f005 fb38 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001fac:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	483d      	ldr	r0, [pc, #244]	@ (80020a8 <check_data_sent_to_server+0x170>)
 8001fb4:	f008 fe02 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8001fb8:	f7ff f83c 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	osDelay(200);
 8001fbc:	20c8      	movs	r0, #200	@ 0xc8
 8001fbe:	f005 fb2d 	bl	800761c <osDelay>
	snprintf((char *)command, sizeof(command), "AT+QIRD=%d,1500\r\n", connect_id);
 8001fc2:	4a40      	ldr	r2, [pc, #256]	@ (80020c4 <check_data_sent_to_server+0x18c>)
 8001fc4:	4623      	mov	r3, r4
 8001fc6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fca:	a826      	add	r0, sp, #152	@ 0x98
 8001fcc:	f008 fcfa 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 8001fd0:	a826      	add	r0, sp, #152	@ 0x98
 8001fd2:	f7ff f81f 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, "+QIRD") == NULL){
 8001fd6:	4631      	mov	r1, r6
 8001fd8:	4628      	mov	r0, r5
 8001fda:	f008 fe3f 	bl	800ac5c <strstr>
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	d04d      	beq.n	800207e <check_data_sent_to_server+0x146>
			return 0;
		}
		osDelay(200);
		receive_response("Check received data from server\n");
	}
	receive_response("Check received data from server\n");
 8001fe2:	4839      	ldr	r0, [pc, #228]	@ (80020c8 <check_data_sent_to_server+0x190>)
 8001fe4:	f7ff f842 	bl	800106c <receive_response>
	char *token = strstr((char*)response, "+QIRD: ");
 8001fe8:	4938      	ldr	r1, [pc, #224]	@ (80020cc <check_data_sent_to_server+0x194>)
 8001fea:	482f      	ldr	r0, [pc, #188]	@ (80020a8 <check_data_sent_to_server+0x170>)
 8001fec:	f008 fe36 	bl	800ac5c <strstr>
	int value = 0;

	if (token != NULL) {
 8001ff0:	b110      	cbz	r0, 8001ff8 <check_data_sent_to_server+0xc0>
		value = atoi(token + 7);  // Move past "+QIRD: " and convert to integer
 8001ff2:	3007      	adds	r0, #7
 8001ff4:	f006 fe66 	bl	8008cc4 <atoi>
	int value = 0;
 8001ff8:	4604      	mov	r4, r0
	}
	snprintf((char*)output, 128, "\nNumber of character received: %d\n", value);
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2180      	movs	r1, #128	@ 0x80
 8001ffe:	4a34      	ldr	r2, [pc, #208]	@ (80020d0 <check_data_sent_to_server+0x198>)
 8002000:	a806      	add	r0, sp, #24
 8002002:	f008 fcdf 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1, output);
 8002006:	482b      	ldr	r0, [pc, #172]	@ (80020b4 <check_data_sent_to_server+0x17c>)
 8002008:	a906      	add	r1, sp, #24
 800200a:	f002 fa4d 	bl	80044a8 <uart_transmit_string>
	if(value == 0) return 0;
 800200e:	b1d4      	cbz	r4, 8002046 <check_data_sent_to_server+0x10e>

	osDelay(100);
 8002010:	2064      	movs	r0, #100	@ 0x64
 8002012:	f005 fb03 	bl	800761c <osDelay>
	uart_transmit_string(&huart1, (uint8_t*) "OUT OF receive data from server\n");
 8002016:	492f      	ldr	r1, [pc, #188]	@ (80020d4 <check_data_sent_to_server+0x19c>)
 8002018:	4826      	ldr	r0, [pc, #152]	@ (80020b4 <check_data_sent_to_server+0x17c>)
 800201a:	f002 fa45 	bl	80044a8 <uart_transmit_string>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800201e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002022:	2100      	movs	r1, #0
 8002024:	4820      	ldr	r0, [pc, #128]	@ (80020a8 <check_data_sent_to_server+0x170>)
 8002026:	f008 fdc9 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800202a:	f7ff f803 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 800202e:	2001      	movs	r0, #1
 8002030:	e00a      	b.n	8002048 <check_data_sent_to_server+0x110>
		if(count_check >= 6){
 8002032:	2d06      	cmp	r5, #6
 8002034:	d10b      	bne.n	800204e <check_data_sent_to_server+0x116>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002036:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800203a:	2100      	movs	r1, #0
 800203c:	481a      	ldr	r0, [pc, #104]	@ (80020a8 <check_data_sent_to_server+0x170>)
 800203e:	f008 fdbd 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002042:	f7fe fff7 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	int value = 0;
 8002046:	2000      	movs	r0, #0
}
 8002048:	b066      	add	sp, #408	@ 0x198
 800204a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 800204e:	4641      	mov	r1, r8
 8002050:	4630      	mov	r0, r6
 8002052:	f008 fe03 	bl	800ac5c <strstr>
 8002056:	2800      	cmp	r0, #0
 8002058:	d1ed      	bne.n	8002036 <check_data_sent_to_server+0xfe>
		count_check++;
 800205a:	3501      	adds	r5, #1
		osDelay(200);
 800205c:	20c8      	movs	r0, #200	@ 0xc8
 800205e:	f005 fadd 	bl	800761c <osDelay>
		snprintf(output_elapsed, 128, "Elapsed Time +QISEND: 0,0: %d\n", count_check);
 8002062:	4a1d      	ldr	r2, [pc, #116]	@ (80020d8 <check_data_sent_to_server+0x1a0>)
 8002064:	462b      	mov	r3, r5
 8002066:	2180      	movs	r1, #128	@ 0x80
 8002068:	a806      	add	r0, sp, #24
 800206a:	f008 fcab 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 800206e:	4811      	ldr	r0, [pc, #68]	@ (80020b4 <check_data_sent_to_server+0x17c>)
 8002070:	a906      	add	r1, sp, #24
 8002072:	f002 fa19 	bl	80044a8 <uart_transmit_string>
		receive_response("Check sending to server\n");
 8002076:	4810      	ldr	r0, [pc, #64]	@ (80020b8 <check_data_sent_to_server+0x180>)
 8002078:	f7fe fff8 	bl	800106c <receive_response>
 800207c:	e76f      	b.n	8001f5e <check_data_sent_to_server+0x26>
		osDelay(300);
 800207e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002082:	f005 facb 	bl	800761c <osDelay>
		if (strstr((char*)response, "ERROR") != NULL){
 8002086:	4639      	mov	r1, r7
 8002088:	4628      	mov	r0, r5
 800208a:	f008 fde7 	bl	800ac5c <strstr>
 800208e:	2800      	cmp	r0, #0
 8002090:	d1d1      	bne.n	8002036 <check_data_sent_to_server+0xfe>
		osDelay(200);
 8002092:	20c8      	movs	r0, #200	@ 0xc8
 8002094:	f005 fac2 	bl	800761c <osDelay>
		receive_response("Check received data from server\n");
 8002098:	480b      	ldr	r0, [pc, #44]	@ (80020c8 <check_data_sent_to_server+0x190>)
 800209a:	f7fe ffe7 	bl	800106c <receive_response>
 800209e:	e79a      	b.n	8001fd6 <check_data_sent_to_server+0x9e>
 80020a0:	0800f087 	.word	0x0800f087
 80020a4:	0800ec3e 	.word	0x0800ec3e
 80020a8:	20000bd8 	.word	0x20000bd8
 80020ac:	0800f0b7 	.word	0x0800f0b7
 80020b0:	0800f0d7 	.word	0x0800f0d7
 80020b4:	200013bc 	.word	0x200013bc
 80020b8:	0800f060 	.word	0x0800f060
 80020bc:	0800f123 	.word	0x0800f123
 80020c0:	0800ef15 	.word	0x0800ef15
 80020c4:	0800f0f0 	.word	0x0800f0f0
 80020c8:	0800f102 	.word	0x0800f102
 80020cc:	0800f129 	.word	0x0800f129
 80020d0:	0800f131 	.word	0x0800f131
 80020d4:	0800f154 	.word	0x0800f154
 80020d8:	0800f098 	.word	0x0800f098

080020dc <close_connection>:


int close_connection(int connect_id){
 80020dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020de:	b0c1      	sub	sp, #260	@ 0x104
 80020e0:	4603      	mov	r3, r0
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 80020e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002154 <close_connection+0x78>)
	send_AT_command((char*)command);
	int count_check = 0;
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80020e4:	4e1c      	ldr	r6, [pc, #112]	@ (8002158 <close_connection+0x7c>)
 80020e6:	4d1d      	ldr	r5, [pc, #116]	@ (800215c <close_connection+0x80>)
		receive_response("Check CLOSING to server\n");
 80020e8:	4f1d      	ldr	r7, [pc, #116]	@ (8002160 <close_connection+0x84>)
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 80020ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020ee:	4668      	mov	r0, sp
 80020f0:	f008 fc68 	bl	800a9c4 <sniprintf>
	send_AT_command((char*)command);
 80020f4:	4668      	mov	r0, sp
 80020f6:	f7fe ff8d 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80020fa:	2406      	movs	r4, #6
 80020fc:	4631      	mov	r1, r6
 80020fe:	4628      	mov	r0, r5
 8002100:	f008 fdac 	bl	800ac5c <strstr>
 8002104:	b178      	cbz	r0, 8002126 <close_connection+0x4a>
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		count_check++;
	}
	receive_response("Check CLOSING to server\n");
 8002106:	4816      	ldr	r0, [pc, #88]	@ (8002160 <close_connection+0x84>)
 8002108:	f7fe ffb0 	bl	800106c <receive_response>
	osDelay(100);
 800210c:	2064      	movs	r0, #100	@ 0x64
 800210e:	f005 fa85 	bl	800761c <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002112:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002116:	2100      	movs	r1, #0
 8002118:	4810      	ldr	r0, [pc, #64]	@ (800215c <close_connection+0x80>)
 800211a:	f008 fd4f 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 800211e:	f7fe ff89 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8002122:	2001      	movs	r0, #1
 8002124:	e010      	b.n	8002148 <close_connection+0x6c>
		receive_response("Check CLOSING to server\n");
 8002126:	4638      	mov	r0, r7
 8002128:	f7fe ffa0 	bl	800106c <receive_response>
		if (strstr((char*)response, "ERROR") != NULL){
 800212c:	490d      	ldr	r1, [pc, #52]	@ (8002164 <close_connection+0x88>)
 800212e:	4628      	mov	r0, r5
 8002130:	f008 fd94 	bl	800ac5c <strstr>
 8002134:	b150      	cbz	r0, 800214c <close_connection+0x70>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002136:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800213a:	2100      	movs	r1, #0
 800213c:	4807      	ldr	r0, [pc, #28]	@ (800215c <close_connection+0x80>)
 800213e:	f008 fd3d 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002142:	f7fe ff77 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002146:	2000      	movs	r0, #0
}
 8002148:	b041      	add	sp, #260	@ 0x104
 800214a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >=5){
 800214c:	3c01      	subs	r4, #1
 800214e:	d1d5      	bne.n	80020fc <close_connection+0x20>
 8002150:	e7f1      	b.n	8002136 <close_connection+0x5a>
 8002152:	bf00      	nop
 8002154:	0800f175 	.word	0x0800f175
 8002158:	0800ec3e 	.word	0x0800ec3e
 800215c:	20000bd8 	.word	0x20000bd8
 8002160:	0800f185 	.word	0x0800f185
 8002164:	0800ef15 	.word	0x0800ef15

08002168 <extract_time_CCLK>:


int extract_time_CCLK(uint8_t* message){
 8002168:	b510      	push	{r4, lr}
 800216a:	b0ae      	sub	sp, #184	@ 0xb8
	int year, month, day, hour, minute, second, timezone;
	uint8_t output_buffer[128];

	sscanf((char*) message, "AT+CCLK?\r\n+CCLK: \"%2d/%2d/%2d,%2d:%2d:%2d%2d\"",
 800216c:	ab0d      	add	r3, sp, #52	@ 0x34
 800216e:	9304      	str	r3, [sp, #16]
 8002170:	ab0c      	add	r3, sp, #48	@ 0x30
 8002172:	9303      	str	r3, [sp, #12]
 8002174:	ab0b      	add	r3, sp, #44	@ 0x2c
 8002176:	9302      	str	r3, [sp, #8]
 8002178:	ab0a      	add	r3, sp, #40	@ 0x28
 800217a:	9301      	str	r3, [sp, #4]
 800217c:	ab09      	add	r3, sp, #36	@ 0x24
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	aa07      	add	r2, sp, #28
 8002182:	ab08      	add	r3, sp, #32
 8002184:	4925      	ldr	r1, [pc, #148]	@ (800221c <extract_time_CCLK+0xb4>)
 8002186:	f008 fc71 	bl	800aa6c <siscanf>
						&year, &month, &day, &hour, &minute, &second, &timezone);
	hour += 1;
 800218a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800218c:	1c5a      	adds	r2, r3, #1
	if (hour >= 24) {
 800218e:	2a17      	cmp	r2, #23
		hour -= 24;
 8002190:	bfc3      	ittte	gt
 8002192:	3b17      	subgt	r3, #23
 8002194:	930a      	strgt	r3, [sp, #40]	@ 0x28
		day += 1;
 8002196:	9b09      	ldrgt	r3, [sp, #36]	@ 0x24
	hour += 1;
 8002198:	920a      	strle	r2, [sp, #40]	@ 0x28
		day += 1;
 800219a:	bfc4      	itt	gt
 800219c:	3301      	addgt	r3, #1
 800219e:	9309      	strgt	r3, [sp, #36]	@ 0x24
		// Simplified example: Add code here to handle month/day overflow as needed
	}
	if(year < 24) return 0;
 80021a0:	9b07      	ldr	r3, [sp, #28]
 80021a2:	2b17      	cmp	r3, #23
 80021a4:	dd37      	ble.n	8002216 <extract_time_CCLK+0xae>
	rmc_jt.date.Yr = year;
 80021a6:	4c1e      	ldr	r4, [pc, #120]	@ (8002220 <extract_time_CCLK+0xb8>)
	rmc_jt.date.Mon = month;
	rmc_jt.date.Day = day;
	rmc_jt.tim.hour = hour;
 80021a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
	rmc_jt.tim.min = minute;
 80021aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
	rmc_jt.tim.sec = second;
 80021ac:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	rmc_jt.date.Yr = year;
 80021ae:	61a3      	str	r3, [r4, #24]
	rmc_jt.date.Mon = month;
 80021b0:	9b08      	ldr	r3, [sp, #32]
 80021b2:	6163      	str	r3, [r4, #20]
	rmc_jt.tim.hour = hour;
 80021b4:	6020      	str	r0, [r4, #0]
	rmc_jt.date.Day = day;
 80021b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	rmc_jt.tim.min = minute;
 80021b8:	6061      	str	r1, [r4, #4]
	rmc_jt.tim.sec = second;
 80021ba:	60a2      	str	r2, [r4, #8]
	set_time(hour, minute, second);
 80021bc:	b2c9      	uxtb	r1, r1
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	b2c0      	uxtb	r0, r0
	rmc_jt.date.Day = day;
 80021c2:	6123      	str	r3, [r4, #16]
	set_time(hour, minute, second);
 80021c4:	f000 fc7c 	bl	8002ac0 <set_time>
	set_date(year, month, day);
 80021c8:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 80021cc:	f89d 1020 	ldrb.w	r1, [sp, #32]
 80021d0:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80021d4:	f000 fc92 	bl	8002afc <set_date>
	snprintf((char*)output_buffer, 128, "Adjusted time to GMT+8: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc_jt.date.Yr, rmc_jt.date.Mon, rmc_jt.date.Day, rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 80021d8:	68a3      	ldr	r3, [r4, #8]
 80021da:	9304      	str	r3, [sp, #16]
 80021dc:	6863      	ldr	r3, [r4, #4]
 80021de:	9303      	str	r3, [sp, #12]
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	9302      	str	r3, [sp, #8]
 80021e4:	6923      	ldr	r3, [r4, #16]
 80021e6:	9301      	str	r3, [sp, #4]
 80021e8:	6963      	ldr	r3, [r4, #20]
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	69a3      	ldr	r3, [r4, #24]
 80021ee:	4a0d      	ldr	r2, [pc, #52]	@ (8002224 <extract_time_CCLK+0xbc>)
 80021f0:	2180      	movs	r1, #128	@ 0x80
 80021f2:	a80e      	add	r0, sp, #56	@ 0x38
 80021f4:	f008 fbe6 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1, (uint8_t*) "RTC Time: ");
 80021f8:	490b      	ldr	r1, [pc, #44]	@ (8002228 <extract_time_CCLK+0xc0>)
 80021fa:	480c      	ldr	r0, [pc, #48]	@ (800222c <extract_time_CCLK+0xc4>)
 80021fc:	f002 f954 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t*) "\n");
 8002200:	490b      	ldr	r1, [pc, #44]	@ (8002230 <extract_time_CCLK+0xc8>)
 8002202:	480a      	ldr	r0, [pc, #40]	@ (800222c <extract_time_CCLK+0xc4>)
 8002204:	f002 f950 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, output_buffer);
 8002208:	4808      	ldr	r0, [pc, #32]	@ (800222c <extract_time_CCLK+0xc4>)
 800220a:	a90e      	add	r1, sp, #56	@ 0x38
 800220c:	f002 f94c 	bl	80044a8 <uart_transmit_string>
	return 1;
 8002210:	2001      	movs	r0, #1
}
 8002212:	b02e      	add	sp, #184	@ 0xb8
 8002214:	bd10      	pop	{r4, pc}
	if(year < 24) return 0;
 8002216:	2000      	movs	r0, #0
 8002218:	e7fb      	b.n	8002212 <extract_time_CCLK+0xaa>
 800221a:	bf00      	nop
 800221c:	0800f19e 	.word	0x0800f19e
 8002220:	20000b68 	.word	0x20000b68
 8002224:	0800eb95 	.word	0x0800eb95
 8002228:	0800ebcf 	.word	0x0800ebcf
 800222c:	200013bc 	.word	0x200013bc
 8002230:	0800f820 	.word	0x0800f820

08002234 <getCurrentTime>:


int getCurrentTime(){
 8002234:	b570      	push	{r4, r5, r6, lr}
	int count_check = 0;
	send_AT_command("AT+CCLK?\r\n");
 8002236:	4818      	ldr	r0, [pc, #96]	@ (8002298 <getCurrentTime+0x64>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002238:	4d18      	ldr	r5, [pc, #96]	@ (800229c <getCurrentTime+0x68>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		receive_response("Get time\n");
 800223a:	4e19      	ldr	r6, [pc, #100]	@ (80022a0 <getCurrentTime+0x6c>)
	send_AT_command("AT+CCLK?\r\n");
 800223c:	f7fe feea 	bl	8001014 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002240:	2404      	movs	r4, #4
 8002242:	4818      	ldr	r0, [pc, #96]	@ (80022a4 <getCurrentTime+0x70>)
 8002244:	4629      	mov	r1, r5
 8002246:	f008 fd09 	bl	800ac5c <strstr>
 800224a:	b190      	cbz	r0, 8002272 <getCurrentTime+0x3e>
		osDelay(100);
		count_check++;
	}
	receive_response("Get time\n");
 800224c:	4814      	ldr	r0, [pc, #80]	@ (80022a0 <getCurrentTime+0x6c>)
 800224e:	f7fe ff0d 	bl	800106c <receive_response>
	int result_extract = extract_time_CCLK(response);
 8002252:	4814      	ldr	r0, [pc, #80]	@ (80022a4 <getCurrentTime+0x70>)
 8002254:	f7ff ff88 	bl	8002168 <extract_time_CCLK>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002258:	f44f 72c0 	mov.w	r2, #384	@ 0x180
	int result_extract = extract_time_CCLK(response);
 800225c:	4604      	mov	r4, r0
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800225e:	2100      	movs	r1, #0
 8002260:	4810      	ldr	r0, [pc, #64]	@ (80022a4 <getCurrentTime+0x70>)
 8002262:	f008 fcab 	bl	800abbc <memset>
	SIM_UART_ReInitializeRxDMA();
 8002266:	f7fe fee5 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
	if(result_extract)
 800226a:	1e20      	subs	r0, r4, #0
 800226c:	bf18      	it	ne
 800226e:	2001      	movne	r0, #1
 8002270:	e00a      	b.n	8002288 <getCurrentTime+0x54>
		if(count_check >= 3 ){
 8002272:	3c01      	subs	r4, #1
 8002274:	d109      	bne.n	800228a <getCurrentTime+0x56>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002276:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800227a:	4621      	mov	r1, r4
 800227c:	4809      	ldr	r0, [pc, #36]	@ (80022a4 <getCurrentTime+0x70>)
 800227e:	f008 fc9d 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002282:	f7fe fed7 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002286:	4620      	mov	r0, r4
		return 1;
	else return 0;
}
 8002288:	bd70      	pop	{r4, r5, r6, pc}
		receive_response("Get time\n");
 800228a:	4630      	mov	r0, r6
 800228c:	f7fe feee 	bl	800106c <receive_response>
		osDelay(100);
 8002290:	2064      	movs	r0, #100	@ 0x64
 8002292:	f005 f9c3 	bl	800761c <osDelay>
		count_check++;
 8002296:	e7d4      	b.n	8002242 <getCurrentTime+0xe>
 8002298:	0800f1cc 	.word	0x0800f1cc
 800229c:	0800ec3e 	.word	0x0800ec3e
 80022a0:	0800f1d7 	.word	0x0800f1d7
 80022a4:	20000bd8 	.word	0x20000bd8

080022a8 <receiveRMCDataWithAddrGSM>:


void receiveRMCDataWithAddrGSM(){
 80022a8:	b570      	push	{r4, r5, r6, lr}
	uint8_t output_buffer[70];
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
	osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 80022aa:	4e52      	ldr	r6, [pc, #328]	@ (80023f4 <receiveRMCDataWithAddrGSM+0x14c>)
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
 80022ac:	4952      	ldr	r1, [pc, #328]	@ (80023f8 <receiveRMCDataWithAddrGSM+0x150>)
 80022ae:	4853      	ldr	r0, [pc, #332]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
void receiveRMCDataWithAddrGSM(){
 80022b0:	b09e      	sub	sp, #120	@ 0x78
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
 80022b2:	f002 f8f9 	bl	80044a8 <uart_transmit_string>
	osEvent evt = osMailGet(RMC_MailQGSMId, 3000); // Wait for mail
 80022b6:	6831      	ldr	r1, [r6, #0]
 80022b8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80022bc:	a809      	add	r0, sp, #36	@ 0x24
 80022be:	f005 fa87 	bl	80077d0 <osMailGet>
	if(evt.status == osEventMail){
 80022c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	f040 808f 	bne.w	80023e8 <receiveRMCDataWithAddrGSM+0x140>
		uart_transmit_string(&huart1, (uint8_t*)"\n\nReceived  ADDRESS Data at GSM: \n");
 80022ca:	494d      	ldr	r1, [pc, #308]	@ (8002400 <receiveRMCDataWithAddrGSM+0x158>)
 80022cc:	484b      	ldr	r0, [pc, #300]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
		uart_transmit_string(&huart1, (uint8_t*)"Address received from MAIL QUEUE: \n");
		GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
		current_addr_gsm = receivedData->address;
 80022ce:	4c4d      	ldr	r4, [pc, #308]	@ (8002404 <receiveRMCDataWithAddrGSM+0x15c>)
		uart_transmit_string(&huart1, (uint8_t*)"\n\nReceived  ADDRESS Data at GSM: \n");
 80022d0:	f002 f8ea 	bl	80044a8 <uart_transmit_string>
		uart_transmit_string(&huart1, (uint8_t*)"Address received from MAIL QUEUE: \n");
 80022d4:	494c      	ldr	r1, [pc, #304]	@ (8002408 <receiveRMCDataWithAddrGSM+0x160>)
 80022d6:	4849      	ldr	r0, [pc, #292]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
 80022d8:	f002 f8e6 	bl	80044a8 <uart_transmit_string>
		GSM_MAIL_STRUCT *receivedData = (GSM_MAIL_STRUCT *)evt.value.p;
 80022dc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
		if(checkAddrExistInQueue(current_addr_gsm, &result_addr_queue) == 0){
 80022de:	494b      	ldr	r1, [pc, #300]	@ (800240c <receiveRMCDataWithAddrGSM+0x164>)
		current_addr_gsm = receivedData->address;
 80022e0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80022e2:	6023      	str	r3, [r4, #0]
		if(checkAddrExistInQueue(current_addr_gsm, &result_addr_queue) == 0){
 80022e4:	6820      	ldr	r0, [r4, #0]
 80022e6:	f000 fbb7 	bl	8002a58 <checkAddrExistInQueue>
 80022ea:	2800      	cmp	r0, #0
 80022ec:	d177      	bne.n	80023de <receiveRMCDataWithAddrGSM+0x136>
//			current_addr_gsm = receivedData->address;
			Debug_printf("Saving data to variable to send to the server\n");
 80022ee:	4848      	ldr	r0, [pc, #288]	@ (8002410 <receiveRMCDataWithAddrGSM+0x168>)
 80022f0:	f002 f8ea 	bl	80044c8 <Debug_printf>
			Debug_printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 80022f4:	6821      	ldr	r1, [r4, #0]
 80022f6:	4847      	ldr	r0, [pc, #284]	@ (8002414 <receiveRMCDataWithAddrGSM+0x16c>)
			rmc_jt.lcation.latitude = receivedData->rmc.lcation.latitude;
 80022f8:	4c47      	ldr	r4, [pc, #284]	@ (8002418 <receiveRMCDataWithAddrGSM+0x170>)
			Debug_printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 80022fa:	f002 f8e5 	bl	80044c8 <Debug_printf>
			rmc_jt.lcation.latitude = receivedData->rmc.lcation.latitude;
 80022fe:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 8002302:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
			rmc_jt.lcation.longitude = receivedData->rmc.lcation.longitude;
 8002306:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 800230a:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
			rmc_jt.speed = receivedData->rmc.speed;
 800230e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002310:	62a3      	str	r3, [r4, #40]	@ 0x28
			rmc_jt.course = receivedData->rmc.course;
 8002312:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002314:	62e3      	str	r3, [r4, #44]	@ 0x2c
			rmc_jt.lcation.NS = receivedData->rmc.lcation.NS;
 8002316:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 800231a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			rmc_jt.lcation.EW = receivedData->rmc.lcation.EW;
 800231e:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 8002322:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
			rmc_jt.isValid = receivedData->rmc.isValid;
 8002326:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002328:	6323      	str	r3, [r4, #48]	@ 0x30
			rmc_jt.date.Yr = receivedData->rmc.date.Yr;
 800232a:	69ab      	ldr	r3, [r5, #24]
 800232c:	61a3      	str	r3, [r4, #24]
			rmc_jt.date.Mon = receivedData->rmc.date.Mon;
 800232e:	696b      	ldr	r3, [r5, #20]
			rmc_jt.date.Day = receivedData->rmc.date.Day;
			rmc_jt.tim.hour = receivedData->rmc.tim.hour;
			rmc_jt.tim.min = receivedData->rmc.tim.min;
 8002330:	686a      	ldr	r2, [r5, #4]
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
 8002332:	68a9      	ldr	r1, [r5, #8]
			rmc_jt.date.Mon = receivedData->rmc.date.Mon;
 8002334:	6163      	str	r3, [r4, #20]
			rmc_jt.date.Day = receivedData->rmc.date.Day;
 8002336:	692b      	ldr	r3, [r5, #16]
 8002338:	6123      	str	r3, [r4, #16]
			rmc_jt.tim.hour = receivedData->rmc.tim.hour;
 800233a:	682b      	ldr	r3, [r5, #0]
 800233c:	6023      	str	r3, [r4, #0]
			rmc_jt.tim.min = receivedData->rmc.tim.min;
 800233e:	6062      	str	r2, [r4, #4]
			rmc_jt.tim.sec = receivedData->rmc.tim.sec;
 8002340:	60a1      	str	r1, [r4, #8]

			snprintf((char *)output_buffer, sizeof(output_buffer), "Time SENDING TO SERVER at GSM: %d:%d:%d\n", rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 8002342:	a80c      	add	r0, sp, #48	@ 0x30
 8002344:	e9cd 2100 	strd	r2, r1, [sp]
 8002348:	4a34      	ldr	r2, [pc, #208]	@ (800241c <receiveRMCDataWithAddrGSM+0x174>)
 800234a:	2146      	movs	r1, #70	@ 0x46
 800234c:	f008 fb3a 	bl	800a9c4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 8002350:	482a      	ldr	r0, [pc, #168]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
 8002352:	a90c      	add	r1, sp, #48	@ 0x30
 8002354:	f002 f8a8 	bl	80044a8 <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer), "Date SENDING TO SERVER at GSM: %d/%d/%d\n", rmc_jt.date.Day, rmc_jt.date.Mon, rmc_jt.date.Yr);
 8002358:	69a3      	ldr	r3, [r4, #24]
 800235a:	9301      	str	r3, [sp, #4]
 800235c:	6963      	ldr	r3, [r4, #20]
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	6923      	ldr	r3, [r4, #16]
 8002362:	4a2f      	ldr	r2, [pc, #188]	@ (8002420 <receiveRMCDataWithAddrGSM+0x178>)
 8002364:	2146      	movs	r1, #70	@ 0x46
 8002366:	a80c      	add	r0, sp, #48	@ 0x30
 8002368:	f008 fb2c 	bl	800a9c4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 800236c:	4823      	ldr	r0, [pc, #140]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
 800236e:	a90c      	add	r1, sp, #48	@ 0x30
 8002370:	f002 f89a 	bl	80044a8 <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer), "Location SENDING TO SERVER at GSM: %.6f %c, %.6f %c\n", rmc_jt.lcation.latitude, rmc_jt.lcation.NS, rmc_jt.lcation.longitude, receivedData->rmc.lcation.EW);
 8002374:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 8002378:	9306      	str	r3, [sp, #24]
 800237a:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 800237e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002382:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002386:	9302      	str	r3, [sp, #8]
 8002388:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 800238c:	2146      	movs	r1, #70	@ 0x46
 800238e:	e9cd 2300 	strd	r2, r3, [sp]
 8002392:	a80c      	add	r0, sp, #48	@ 0x30
 8002394:	4a23      	ldr	r2, [pc, #140]	@ (8002424 <receiveRMCDataWithAddrGSM+0x17c>)
 8002396:	f008 fb15 	bl	800a9c4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 800239a:	4818      	ldr	r0, [pc, #96]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
 800239c:	a90c      	add	r1, sp, #48	@ 0x30
 800239e:	f002 f883 	bl	80044a8 <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer),"Speed SENDING TO SERVER at GSM: %.2f, Course: %.2f, Valid: %d\n", rmc_jt.speed, rmc_jt.course, rmc_jt.isValid);
 80023a2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80023a4:	9304      	str	r3, [sp, #16]
 80023a6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80023a8:	f7fe f8de 	bl	8000568 <__aeabi_f2d>
 80023ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80023b0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80023b2:	f7fe f8d9 	bl	8000568 <__aeabi_f2d>
 80023b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002428 <receiveRMCDataWithAddrGSM+0x180>)
 80023b8:	e9cd 0100 	strd	r0, r1, [sp]
 80023bc:	2146      	movs	r1, #70	@ 0x46
 80023be:	a80c      	add	r0, sp, #48	@ 0x30
 80023c0:	f008 fb00 	bl	800a9c4 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 80023c4:	480d      	ldr	r0, [pc, #52]	@ (80023fc <receiveRMCDataWithAddrGSM+0x154>)
 80023c6:	a90c      	add	r1, sp, #48	@ 0x30
 80023c8:	f002 f86e 	bl	80044a8 <uart_transmit_string>

			received_RMC = 1;
 80023cc:	4b17      	ldr	r3, [pc, #92]	@ (800242c <receiveRMCDataWithAddrGSM+0x184>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
		}
		else{
			Debug_printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedData->address);
		}
		osMailFree(RMC_MailQGSMId, receivedData);
 80023d2:	6830      	ldr	r0, [r6, #0]
 80023d4:	4629      	mov	r1, r5
 80023d6:	f005 fa34 	bl	8007842 <osMailFree>
	}
	else{
		Debug_printf("There is no address mail left\n");
	}
}
 80023da:	b01e      	add	sp, #120	@ 0x78
 80023dc:	bd70      	pop	{r4, r5, r6, pc}
			Debug_printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedData->address);
 80023de:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80023e0:	4813      	ldr	r0, [pc, #76]	@ (8002430 <receiveRMCDataWithAddrGSM+0x188>)
 80023e2:	f002 f871 	bl	80044c8 <Debug_printf>
 80023e6:	e7f4      	b.n	80023d2 <receiveRMCDataWithAddrGSM+0x12a>
		Debug_printf("There is no address mail left\n");
 80023e8:	4812      	ldr	r0, [pc, #72]	@ (8002434 <receiveRMCDataWithAddrGSM+0x18c>)
}
 80023ea:	b01e      	add	sp, #120	@ 0x78
 80023ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		Debug_printf("There is no address mail left\n");
 80023f0:	f002 b86a 	b.w	80044c8 <Debug_printf>
 80023f4:	20000f7c 	.word	0x20000f7c
 80023f8:	0800f1e1 	.word	0x0800f1e1
 80023fc:	200013bc 	.word	0x200013bc
 8002400:	0800f201 	.word	0x0800f201
 8002404:	20000d5c 	.word	0x20000d5c
 8002408:	0800f224 	.word	0x0800f224
 800240c:	20000d70 	.word	0x20000d70
 8002410:	0800f248 	.word	0x0800f248
 8002414:	0800f277 	.word	0x0800f277
 8002418:	20000b68 	.word	0x20000b68
 800241c:	0800f2b6 	.word	0x0800f2b6
 8002420:	0800f2df 	.word	0x0800f2df
 8002424:	0800f308 	.word	0x0800f308
 8002428:	0800f33d 	.word	0x0800f33d
 800242c:	20000bc4 	.word	0x20000bc4
 8002430:	0800f37c 	.word	0x0800f37c
 8002434:	0800f3da 	.word	0x0800f3da

08002438 <processUploadDataToServer>:

int processUploadDataToServer(JT808_LocationInfoReport *location_info){
 8002438:	b510      	push	{r4, lr}
 800243a:	4601      	mov	r1, r0
	int result_send_location = send_location_to_server(0, location_info);
 800243c:	2000      	movs	r0, #0
 800243e:	f7ff fcf3 	bl	8001e28 <send_location_to_server>

	if(result_send_location){
 8002442:	b338      	cbz	r0, 8002494 <processUploadDataToServer+0x5c>
		uart_transmit_string(&huart1, (uint8_t *)"Inside process: Check Sending Location Report\r\n");
 8002444:	4916      	ldr	r1, [pc, #88]	@ (80024a0 <processUploadDataToServer+0x68>)
 8002446:	4817      	ldr	r0, [pc, #92]	@ (80024a4 <processUploadDataToServer+0x6c>)
 8002448:	f002 f82e 	bl	80044a8 <uart_transmit_string>
		int result_check = check_data_sent_to_server(0);
 800244c:	2000      	movs	r0, #0
 800244e:	f7ff fd73 	bl	8001f38 <check_data_sent_to_server>
		if(result_check){
 8002452:	4604      	mov	r4, r0
 8002454:	b180      	cbz	r0, 8002478 <processUploadDataToServer+0x40>
			uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 8002456:	4914      	ldr	r1, [pc, #80]	@ (80024a8 <processUploadDataToServer+0x70>)
 8002458:	4812      	ldr	r0, [pc, #72]	@ (80024a4 <processUploadDataToServer+0x6c>)
 800245a:	f002 f825 	bl	80044a8 <uart_transmit_string>
			receive_response("Check location report\n");
 800245e:	4813      	ldr	r0, [pc, #76]	@ (80024ac <processUploadDataToServer+0x74>)
 8002460:	f7fe fe04 	bl	800106c <receive_response>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002464:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002468:	2100      	movs	r1, #0
 800246a:	4811      	ldr	r0, [pc, #68]	@ (80024b0 <processUploadDataToServer+0x78>)
 800246c:	f008 fba6 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 8002470:	f7fe fde0 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 1;
 8002474:	2001      	movs	r0, #1
	}
	else{
		uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR (SENDING ERROR)\n");
		return 0;
	}
}
 8002476:	bd10      	pop	{r4, pc}
			uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR  (CHECKING SENDING RESULT ERROR)\n");
 8002478:	490e      	ldr	r1, [pc, #56]	@ (80024b4 <processUploadDataToServer+0x7c>)
 800247a:	480a      	ldr	r0, [pc, #40]	@ (80024a4 <processUploadDataToServer+0x6c>)
 800247c:	f002 f814 	bl	80044a8 <uart_transmit_string>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002480:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002484:	4621      	mov	r1, r4
 8002486:	480a      	ldr	r0, [pc, #40]	@ (80024b0 <processUploadDataToServer+0x78>)
 8002488:	f008 fb98 	bl	800abbc <memset>
			SIM_UART_ReInitializeRxDMA();
 800248c:	f7fe fdd2 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002490:	2000      	movs	r0, #0
 8002492:	e7f0      	b.n	8002476 <processUploadDataToServer+0x3e>
		uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR (SENDING ERROR)\n");
 8002494:	4908      	ldr	r1, [pc, #32]	@ (80024b8 <processUploadDataToServer+0x80>)
 8002496:	4803      	ldr	r0, [pc, #12]	@ (80024a4 <processUploadDataToServer+0x6c>)
 8002498:	f002 f806 	bl	80044a8 <uart_transmit_string>
		return 0;
 800249c:	e7f8      	b.n	8002490 <processUploadDataToServer+0x58>
 800249e:	bf00      	nop
 80024a0:	0800f3f9 	.word	0x0800f3f9
 80024a4:	200013bc 	.word	0x200013bc
 80024a8:	0800f429 	.word	0x0800f429
 80024ac:	0800f43a 	.word	0x0800f43a
 80024b0:	20000bd8 	.word	0x20000bd8
 80024b4:	0800f451 	.word	0x0800f451
 80024b8:	0800f481 	.word	0x0800f481

080024bc <StartGSM>:

void StartGSM(void const * argument)
{
 80024bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uart_transmit_string(&huart1, (uint8_t*)"Starting GSM: Pushing data to Server");
 80024c0:	498b      	ldr	r1, [pc, #556]	@ (80026f0 <StartGSM+0x234>)
 80024c2:	488c      	ldr	r0, [pc, #560]	@ (80026f4 <StartGSM+0x238>)
					}
				}
				else{
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
					SIM_UART_ReInitializeRxDMA();
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 80024c4:	4d8b      	ldr	r5, [pc, #556]	@ (80026f4 <StartGSM+0x238>)
{
 80024c6:	b0c1      	sub	sp, #260	@ 0x104
	uart_transmit_string(&huart1, (uint8_t*)"Starting GSM: Pushing data to Server");
 80024c8:	f001 ffee 	bl	80044a8 <uart_transmit_string>
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 80024cc:	4a8a      	ldr	r2, [pc, #552]	@ (80026f8 <StartGSM+0x23c>)
 80024ce:	498b      	ldr	r1, [pc, #556]	@ (80026fc <StartGSM+0x240>)
 80024d0:	488b      	ldr	r0, [pc, #556]	@ (8002700 <StartGSM+0x244>)
 80024d2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80024d6:	f000 fae5 	bl	8002aa4 <RingBufferDmaU8_initUSARTRx>
	JT808_TerminalRegistration reg_msg = create_terminal_registration();
 80024da:	4668      	mov	r0, sp
 80024dc:	f7fe fd48 	bl	8000f70 <create_terminal_registration>
	JT808_LocationInfoReport location_info = create_location_info_report();
 80024e0:	a80f      	add	r0, sp, #60	@ 0x3c
 80024e2:	f7fe fd6b 	bl	8000fbc <create_location_info_report>
	initQueue_GSM(&result_addr_queue);
 80024e6:	4887      	ldr	r0, [pc, #540]	@ (8002704 <StartGSM+0x248>)
 80024e8:	f000 fa4a 	bl	8002980 <initQueue_GSM>
	init_SIM_module();
 80024ec:	f7fe fde8 	bl	80010c0 <init_SIM_module>
	int is_set_uniqueID = 0;
 80024f0:	2700      	movs	r7, #0
	int countReconnect = 0;
 80024f2:	463e      	mov	r6, r7
	int process = 0;
 80024f4:	463c      	mov	r4, r7
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80024f6:	4884      	ldr	r0, [pc, #528]	@ (8002708 <StartGSM+0x24c>)
 80024f8:	f8df 8254 	ldr.w	r8, [pc, #596]	@ 8002750 <StartGSM+0x294>
 80024fc:	2201      	movs	r2, #1
 80024fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002502:	f002 fff5 	bl	80054f0 <HAL_GPIO_WritePin>
		osDelay(300);
 8002506:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800250a:	f005 f887 	bl	800761c <osDelay>
		switch(process){
 800250e:	2c08      	cmp	r4, #8
 8002510:	d869      	bhi.n	80025e6 <StartGSM+0x12a>
 8002512:	e8df f014 	tbh	[pc, r4, lsl #1]
 8002516:	0009      	.short	0x0009
 8002518:	00500022 	.word	0x00500022
 800251c:	00b60085 	.word	0x00b60085
 8002520:	00de00d1 	.word	0x00de00d1
 8002524:	01df011f 	.word	0x01df011f
				uart_transmit_string(&huart1, (uint8_t *)"First CHECK\r\n");
 8002528:	4978      	ldr	r1, [pc, #480]	@ (800270c <StartGSM+0x250>)
 800252a:	4628      	mov	r0, r5
 800252c:	f001 ffbc 	bl	80044a8 <uart_transmit_string>
				isReady = first_check_SIM();
 8002530:	f7fe fe98 	bl	8001264 <first_check_SIM>
				if(isReady) process++;
 8002534:	4606      	mov	r6, r0
 8002536:	2800      	cmp	r0, #0
 8002538:	f040 81ea 	bne.w	8002910 <StartGSM+0x454>
						memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800253c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002540:	2100      	movs	r1, #0
 8002542:	486d      	ldr	r0, [pc, #436]	@ (80026f8 <StartGSM+0x23c>)
 8002544:	f008 fb3a 	bl	800abbc <memset>
						SIM_UART_ReInitializeRxDMA();
 8002548:	f7fe fd74 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
						uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 800254c:	4970      	ldr	r1, [pc, #448]	@ (8002710 <StartGSM+0x254>)
 800254e:	4628      	mov	r0, r5
 8002550:	f001 ffaa 	bl	80044a8 <uart_transmit_string>
						reboot_SIM_module();
 8002554:	f7fe fdce 	bl	80010f4 <reboot_SIM_module>
						process = 0;
 8002558:	e02b      	b.n	80025b2 <StartGSM+0xf6>
				uart_transmit_string(&huart1, (uint8_t *)"Check EVERYTHING READY\r\n");
 800255a:	496e      	ldr	r1, [pc, #440]	@ (8002714 <StartGSM+0x258>)
 800255c:	4628      	mov	r0, r5
 800255e:	f001 ffa3 	bl	80044a8 <uart_transmit_string>
				osDelay(100);
 8002562:	2064      	movs	r0, #100	@ 0x64
 8002564:	f005 f85a 	bl	800761c <osDelay>
				int check_SIM = check_SIM_ready();
 8002568:	f7fe ff62 	bl	8001430 <check_SIM_ready>
 800256c:	4681      	mov	r9, r0
				if(is_set_uniqueID == 0){
 800256e:	b957      	cbnz	r7, 8002586 <StartGSM+0xca>
					memcpy(reg_msg.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 8002570:	4b69      	ldr	r3, [pc, #420]	@ (8002718 <StartGSM+0x25c>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	889b      	ldrh	r3, [r3, #4]
 8002576:	f8cd 2005 	str.w	r2, [sp, #5]
 800257a:	f8ad 3009 	strh.w	r3, [sp, #9]
					memcpy(location_info.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 800257e:	f8cd 2041 	str.w	r2, [sp, #65]	@ 0x41
 8002582:	f8ad 3045 	strh.w	r3, [sp, #69]	@ 0x45
				osDelay(150);
 8002586:	2096      	movs	r0, #150	@ 0x96
 8002588:	f005 f848 	bl	800761c <osDelay>
				if (check_SIM == 0){
 800258c:	f1b9 0f00 	cmp.w	r9, #0
 8002590:	f040 81c0 	bne.w	8002914 <StartGSM+0x458>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002594:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002598:	4649      	mov	r1, r9
 800259a:	4857      	ldr	r0, [pc, #348]	@ (80026f8 <StartGSM+0x23c>)
 800259c:	f008 fb0e 	bl	800abbc <memset>
					SIM_UART_ReInitializeRxDMA();
 80025a0:	f7fe fd48 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module");
 80025a4:	495d      	ldr	r1, [pc, #372]	@ (800271c <StartGSM+0x260>)
 80025a6:	4628      	mov	r0, r5
 80025a8:	f001 ff7e 	bl	80044a8 <uart_transmit_string>
					reboot_SIM_module();
 80025ac:	f7fe fda2 	bl	80010f4 <reboot_SIM_module>
					process = 0;
 80025b0:	4627      	mov	r7, r4
						process = 0;
 80025b2:	2400      	movs	r4, #0
 80025b4:	e017      	b.n	80025e6 <StartGSM+0x12a>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Configure PDP context\r\n");
 80025b6:	495a      	ldr	r1, [pc, #360]	@ (8002720 <StartGSM+0x264>)
 80025b8:	4628      	mov	r0, r5
 80025ba:	f001 ff75 	bl	80044a8 <uart_transmit_string>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025be:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80025c2:	2100      	movs	r1, #0
 80025c4:	484c      	ldr	r0, [pc, #304]	@ (80026f8 <StartGSM+0x23c>)
 80025c6:	f008 faf9 	bl	800abbc <memset>
				SIM_UART_ReInitializeRxDMA();
 80025ca:	f7fe fd33 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
				configure_APN(1);
 80025ce:	2001      	movs	r0, #1
 80025d0:	f7ff f890 	bl	80016f4 <configure_APN>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80025d4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80025d8:	2100      	movs	r1, #0
 80025da:	4847      	ldr	r0, [pc, #284]	@ (80026f8 <StartGSM+0x23c>)
 80025dc:	f008 faee 	bl	800abbc <memset>
				SIM_UART_ReInitializeRxDMA();
 80025e0:	f7fe fd28 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
				process++;
 80025e4:	2403      	movs	r4, #3
					reboot_SIM_module();
					process = 0;
				}
				break;
		}
		if(is_in_sending == 0){
 80025e6:	f8d8 3000 	ldr.w	r3, [r8]
 80025ea:	b90b      	cbnz	r3, 80025f0 <StartGSM+0x134>
			receiveRMCDataWithAddrGSM();
 80025ec:	f7ff fe5c 	bl	80022a8 <receiveRMCDataWithAddrGSM>
		}
		if(is_in_sending == 1){
 80025f0:	f8d8 3000 	ldr.w	r3, [r8]
			is_in_sending = 0;
		}
		Debug_printf("\nHello from GSM\n");
 80025f4:	484b      	ldr	r0, [pc, #300]	@ (8002724 <StartGSM+0x268>)
		if(is_in_sending == 1){
 80025f6:	2b01      	cmp	r3, #1
			is_in_sending = 0;
 80025f8:	bf04      	itt	eq
 80025fa:	2300      	moveq	r3, #0
 80025fc:	f8c8 3000 	streq.w	r3, [r8]
		Debug_printf("\nHello from GSM\n");
 8002600:	f001 ff62 	bl	80044c8 <Debug_printf>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8002604:	2200      	movs	r2, #0
 8002606:	4840      	ldr	r0, [pc, #256]	@ (8002708 <StartGSM+0x24c>)
 8002608:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800260c:	f002 ff70 	bl	80054f0 <HAL_GPIO_WritePin>
		uart_transmit_string(&huart1,(uint8_t*) "\n\n");
 8002610:	4628      	mov	r0, r5
 8002612:	4945      	ldr	r1, [pc, #276]	@ (8002728 <StartGSM+0x26c>)
 8002614:	f001 ff48 	bl	80044a8 <uart_transmit_string>
		osDelay(200);
 8002618:	20c8      	movs	r0, #200	@ 0xc8
 800261a:	f004 ffff 	bl	800761c <osDelay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800261e:	e76a      	b.n	80024f6 <StartGSM+0x3a>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Activate PDP context\r\n");
 8002620:	4942      	ldr	r1, [pc, #264]	@ (800272c <StartGSM+0x270>)
 8002622:	4628      	mov	r0, r5
 8002624:	f001 ff40 	bl	80044a8 <uart_transmit_string>
				int receive_activate = activate_context(1);
 8002628:	2001      	movs	r0, #1
 800262a:	f7ff f8b5 	bl	8001798 <activate_context>
				if(receive_activate){
 800262e:	4681      	mov	r9, r0
 8002630:	b190      	cbz	r0, 8002658 <StartGSM+0x19c>
					getCurrentTime();
 8002632:	f7ff fdff 	bl	8002234 <getCurrentTime>
					uart_transmit_string(&huart1, (uint8_t*) "Activate PDP context successfully\n");
 8002636:	493e      	ldr	r1, [pc, #248]	@ (8002730 <StartGSM+0x274>)
 8002638:	4628      	mov	r0, r5
 800263a:	f001 ff35 	bl	80044a8 <uart_transmit_string>
					osDelay(200);
 800263e:	20c8      	movs	r0, #200	@ 0xc8
 8002640:	f004 ffec 	bl	800761c <osDelay>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002644:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002648:	2100      	movs	r1, #0
 800264a:	482b      	ldr	r0, [pc, #172]	@ (80026f8 <StartGSM+0x23c>)
 800264c:	f008 fab6 	bl	800abbc <memset>
					SIM_UART_ReInitializeRxDMA();
 8002650:	f7fe fcf0 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
					process++;
 8002654:	2404      	movs	r4, #4
 8002656:	e7c6      	b.n	80025e6 <StartGSM+0x12a>
					uart_transmit_string(&huart1, (uint8_t*) "Activate PDP Context Failed\n");
 8002658:	4936      	ldr	r1, [pc, #216]	@ (8002734 <StartGSM+0x278>)
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server Failed\n");
 800265a:	4628      	mov	r0, r5
 800265c:	f001 ff24 	bl	80044a8 <uart_transmit_string>
					int receive_deactivate = deactivate_context(1);
 8002660:	2001      	movs	r0, #1
 8002662:	f7ff f905 	bl	8001870 <deactivate_context>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002666:	f44f 72c0 	mov.w	r2, #384	@ 0x180
					int receive_deactivate = deactivate_context(1);
 800266a:	4604      	mov	r4, r0
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800266c:	4649      	mov	r1, r9
 800266e:	4822      	ldr	r0, [pc, #136]	@ (80026f8 <StartGSM+0x23c>)
 8002670:	f008 faa4 	bl	800abbc <memset>
					SIM_UART_ReInitializeRxDMA();
 8002674:	f7fe fcde 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
					if (receive_deactivate) process = 1;
 8002678:	2c00      	cmp	r4, #0
 800267a:	f43f af5f 	beq.w	800253c <StartGSM+0x80>
					if (receive_deactivate) process = 1;
 800267e:	2401      	movs	r4, #1
 8002680:	e7b1      	b.n	80025e6 <StartGSM+0x12a>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: OPEN SOCKET SERVICE\r\n");
 8002682:	492d      	ldr	r1, [pc, #180]	@ (8002738 <StartGSM+0x27c>)
 8002684:	4628      	mov	r0, r5
 8002686:	f001 ff0f 	bl	80044a8 <uart_transmit_string>
				int received_res = open_socket_service(1, 0, 0, 0);
 800268a:	2300      	movs	r3, #0
 800268c:	461a      	mov	r2, r3
 800268e:	4619      	mov	r1, r3
 8002690:	2001      	movs	r0, #1
 8002692:	f7ff f939 	bl	8001908 <open_socket_service>
				if(received_res){
 8002696:	4681      	mov	r9, r0
 8002698:	b160      	cbz	r0, 80026b4 <StartGSM+0x1f8>
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server successfully\n");
 800269a:	4928      	ldr	r1, [pc, #160]	@ (800273c <StartGSM+0x280>)
 800269c:	4628      	mov	r0, r5
 800269e:	f001 ff03 	bl	80044a8 <uart_transmit_string>
					int result_check_connect = check_socket_connection(1);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f7ff f9e8 	bl	8001a78 <check_socket_connection>
					if(result_check_connect == 1){
 80026a8:	2801      	cmp	r0, #1
 80026aa:	f47f af47 	bne.w	800253c <StartGSM+0x80>
						countReconnect++;
 80026ae:	3601      	adds	r6, #1
						process++;
 80026b0:	2405      	movs	r4, #5
 80026b2:	e798      	b.n	80025e6 <StartGSM+0x12a>
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server Failed\n");
 80026b4:	4922      	ldr	r1, [pc, #136]	@ (8002740 <StartGSM+0x284>)
 80026b6:	e7d0      	b.n	800265a <StartGSM+0x19e>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Register/Login to the server.\r\n");
 80026b8:	4922      	ldr	r1, [pc, #136]	@ (8002744 <StartGSM+0x288>)
 80026ba:	4628      	mov	r0, r5
 80026bc:	f001 fef4 	bl	80044a8 <uart_transmit_string>
				int result_send_login = login_to_server(0,&reg_msg);
 80026c0:	4669      	mov	r1, sp
 80026c2:	2000      	movs	r0, #0
 80026c4:	f7ff fb3e 	bl	8001d44 <login_to_server>
				if(result_send_login){
 80026c8:	2800      	cmp	r0, #0
 80026ca:	f040 8126 	bne.w	800291a <StartGSM+0x45e>
							process++;
 80026ce:	2408      	movs	r4, #8
				break;
 80026d0:	e789      	b.n	80025e6 <StartGSM+0x12a>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Check Register/Login\r\n");
 80026d2:	4628      	mov	r0, r5
 80026d4:	491c      	ldr	r1, [pc, #112]	@ (8002748 <StartGSM+0x28c>)
 80026d6:	f001 fee7 	bl	80044a8 <uart_transmit_string>
				int result_check_login = check_data_sent_to_server(0);
 80026da:	2000      	movs	r0, #0
 80026dc:	f7ff fc2c 	bl	8001f38 <check_data_sent_to_server>
				if(result_check_login){
 80026e0:	2800      	cmp	r0, #0
 80026e2:	d0f4      	beq.n	80026ce <StartGSM+0x212>
					receive_response("Check terminal register\n");
 80026e4:	4819      	ldr	r0, [pc, #100]	@ (800274c <StartGSM+0x290>)
 80026e6:	f7fe fcc1 	bl	800106c <receive_response>
					process++;
 80026ea:	2407      	movs	r4, #7
 80026ec:	e77b      	b.n	80025e6 <StartGSM+0x12a>
 80026ee:	bf00      	nop
 80026f0:	0800f4a0 	.word	0x0800f4a0
 80026f4:	200013bc 	.word	0x200013bc
 80026f8:	20000bd8 	.word	0x20000bd8
 80026fc:	200012ac 	.word	0x200012ac
 8002700:	20000bc8 	.word	0x20000bc8
 8002704:	20000d70 	.word	0x20000d70
 8002708:	48000800 	.word	0x48000800
 800270c:	0800f4c5 	.word	0x0800f4c5
 8002710:	0800f4d3 	.word	0x0800f4d3
 8002714:	0800f4e9 	.word	0x0800f4e9
 8002718:	20000b5c 	.word	0x20000b5c
 800271c:	0800f502 	.word	0x0800f502
 8002720:	0800f517 	.word	0x0800f517
 8002724:	0800f87f 	.word	0x0800f87f
 8002728:	0800f81f 	.word	0x0800f81f
 800272c:	0800f53f 	.word	0x0800f53f
 8002730:	0800f566 	.word	0x0800f566
 8002734:	0800f589 	.word	0x0800f589
 8002738:	0800f5a6 	.word	0x0800f5a6
 800273c:	0800f5cc 	.word	0x0800f5cc
 8002740:	0800f5ec 	.word	0x0800f5ec
 8002744:	0800f606 	.word	0x0800f606
 8002748:	0800f636 	.word	0x0800f636
 800274c:	0800f65d 	.word	0x0800f65d
 8002750:	20000bc0 	.word	0x20000bc0
				is_in_sending = 1;
 8002754:	2301      	movs	r3, #1
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Send Location\r\n");
 8002756:	4972      	ldr	r1, [pc, #456]	@ (8002920 <StartGSM+0x464>)
				is_in_sending = 1;
 8002758:	f8c8 3000 	str.w	r3, [r8]
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Send Location\r\n");
 800275c:	4628      	mov	r0, r5
 800275e:	f001 fea3 	bl	80044a8 <uart_transmit_string>
				int result_get_current = getCurrentTime();
 8002762:	f7ff fd67 	bl	8002234 <getCurrentTime>
				if(result_get_current == 0){
 8002766:	2800      	cmp	r0, #0
 8002768:	d0b1      	beq.n	80026ce <StartGSM+0x212>
					if(received_RMC == 1){
 800276a:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8002978 <StartGSM+0x4bc>
						sprintf(addr_out, "Address going to send to server at GSM:(STACK FROM MAIL QUEUE)  %08lx \n", current_addr_gsm);
 800276e:	f8df 920c 	ldr.w	r9, [pc, #524]	@ 800297c <StartGSM+0x4c0>
					receiveRMCDataWithAddrGSM();
 8002772:	f7ff fd99 	bl	80022a8 <receiveRMCDataWithAddrGSM>
					if(received_RMC == 1){
 8002776:	f8da b000 	ldr.w	fp, [sl]
 800277a:	f1bb 0f01 	cmp.w	fp, #1
 800277e:	d164      	bne.n	800284a <StartGSM+0x38e>
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 8002780:	4968      	ldr	r1, [pc, #416]	@ (8002924 <StartGSM+0x468>)
 8002782:	4628      	mov	r0, r5
						received_RMC = 0;
 8002784:	2400      	movs	r4, #0
 8002786:	f8ca 4000 	str.w	r4, [sl]
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 800278a:	f001 fe8d 	bl	80044a8 <uart_transmit_string>
						save_rmc_to_location_info(&location_info);
 800278e:	a80f      	add	r0, sp, #60	@ 0x3c
 8002790:	f7fe fcde 	bl	8001150 <save_rmc_to_location_info>
						Debug_printf("Current stack address to be sent to the server: \n");
 8002794:	4864      	ldr	r0, [pc, #400]	@ (8002928 <StartGSM+0x46c>)
 8002796:	f001 fe97 	bl	80044c8 <Debug_printf>
						sprintf(addr_out, "Address going to send to server at GSM:(STACK FROM MAIL QUEUE)  %08lx \n", current_addr_gsm);
 800279a:	f8d9 2000 	ldr.w	r2, [r9]
 800279e:	4963      	ldr	r1, [pc, #396]	@ (800292c <StartGSM+0x470>)
 80027a0:	a820      	add	r0, sp, #128	@ 0x80
 80027a2:	f008 f943 	bl	800aa2c <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*) addr_out, 128, 1000);
 80027a6:	2280      	movs	r2, #128	@ 0x80
 80027a8:	eb0d 0102 	add.w	r1, sp, r2
 80027ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027b0:	4628      	mov	r0, r5
 80027b2:	f004 fdc3 	bl	800733c <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 80027b6:	495e      	ldr	r1, [pc, #376]	@ (8002930 <StartGSM+0x474>)
 80027b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027bc:	465a      	mov	r2, fp
 80027be:	4628      	mov	r0, r5
 80027c0:	f004 fdbc 	bl	800733c <HAL_UART_Transmit>
						int result_final = processUploadDataToServer(&location_info);
 80027c4:	a80f      	add	r0, sp, #60	@ 0x3c
 80027c6:	f7ff fe37 	bl	8002438 <processUploadDataToServer>
						if(result_final == 1){
 80027ca:	2801      	cmp	r0, #1
 80027cc:	d14d      	bne.n	800286a <StartGSM+0x3ae>
							uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 80027ce:	4959      	ldr	r1, [pc, #356]	@ (8002934 <StartGSM+0x478>)
							if(is_disconnect == 1 || is_using_flash == 1){
 80027d0:	4e59      	ldr	r6, [pc, #356]	@ (8002938 <StartGSM+0x47c>)
							uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 80027d2:	4628      	mov	r0, r5
 80027d4:	f001 fe68 	bl	80044a8 <uart_transmit_string>
							receive_response("Check location report\n");
 80027d8:	4858      	ldr	r0, [pc, #352]	@ (800293c <StartGSM+0x480>)
 80027da:	f7fe fc47 	bl	800106c <receive_response>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80027de:	4621      	mov	r1, r4
 80027e0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80027e4:	4856      	ldr	r0, [pc, #344]	@ (8002940 <StartGSM+0x484>)
 80027e6:	4c57      	ldr	r4, [pc, #348]	@ (8002944 <StartGSM+0x488>)
 80027e8:	f008 f9e8 	bl	800abbc <memset>
							SIM_UART_ReInitializeRxDMA();
 80027ec:	f7fe fc22 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
							if(is_disconnect == 1 || is_using_flash == 1){
 80027f0:	6833      	ldr	r3, [r6, #0]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d02d      	beq.n	8002852 <StartGSM+0x396>
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d125      	bne.n	8002848 <StartGSM+0x38c>
								Debug_printf("\n-----------ADDING current address to the result queue----------\n");
 80027fc:	4852      	ldr	r0, [pc, #328]	@ (8002948 <StartGSM+0x48c>)
 80027fe:	f001 fe63 	bl	80044c8 <Debug_printf>
								enqueue_GSM(&result_addr_queue, current_addr_gsm);
 8002802:	f8d9 1000 	ldr.w	r1, [r9]
 8002806:	4851      	ldr	r0, [pc, #324]	@ (800294c <StartGSM+0x490>)
 8002808:	f000 f8c2 	bl	8002990 <enqueue_GSM>
								Debug_printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 800280c:	4850      	ldr	r0, [pc, #320]	@ (8002950 <StartGSM+0x494>)
 800280e:	f001 fe5b 	bl	80044c8 <Debug_printf>
								printQueue_GSM(&result_addr_queue);
 8002812:	484e      	ldr	r0, [pc, #312]	@ (800294c <StartGSM+0x490>)
 8002814:	f000 f8ec 	bl	80029f0 <printQueue_GSM>
								if(start_addr_disconnect >= end_addr_disconnect){
 8002818:	4a4e      	ldr	r2, [pc, #312]	@ (8002954 <StartGSM+0x498>)
 800281a:	4b4f      	ldr	r3, [pc, #316]	@ (8002958 <StartGSM+0x49c>)
 800281c:	6810      	ldr	r0, [r2, #0]
 800281e:	6819      	ldr	r1, [r3, #0]
 8002820:	4288      	cmp	r0, r1
 8002822:	d31f      	bcc.n	8002864 <StartGSM+0x3a8>
									Debug_printf("\n\n\n\n---------------END GETTING FROM FLASH-------------\n\n\n\n");
 8002824:	484d      	ldr	r0, [pc, #308]	@ (800295c <StartGSM+0x4a0>)
 8002826:	f001 fe4f 	bl	80044c8 <Debug_printf>
									is_using_flash = 0;
 800282a:	f04f 0b00 	mov.w	fp, #0
									clearQueue_GSM(&result_addr_queue);
 800282e:	4847      	ldr	r0, [pc, #284]	@ (800294c <StartGSM+0x490>)
									is_using_flash = 0;
 8002830:	f8c4 b000 	str.w	fp, [r4]
									clearQueue_GSM(&result_addr_queue);
 8002834:	f000 f8cc 	bl	80029d0 <clearQueue_GSM>
									start_addr_disconnect = 0;
 8002838:	4a46      	ldr	r2, [pc, #280]	@ (8002954 <StartGSM+0x498>)
									end_addr_disconnect = 0;
 800283a:	4b47      	ldr	r3, [pc, #284]	@ (8002958 <StartGSM+0x49c>)
									start_addr_disconnect = 0;
 800283c:	f8c2 b000 	str.w	fp, [r2]
									end_addr_disconnect = 0;
 8002840:	f8c3 b000 	str.w	fp, [r3]
								is_disconnect = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	6033      	str	r3, [r6, #0]
							countReconnect = 0;
 8002848:	2600      	movs	r6, #0
					osDelay(200);
 800284a:	20c8      	movs	r0, #200	@ 0xc8
 800284c:	f004 fee6 	bl	800761c <osDelay>
					receiveRMCDataWithAddrGSM();
 8002850:	e78f      	b.n	8002772 <StartGSM+0x2b6>
									end_addr_disconnect = current_addr_gsm;
 8002852:	4b41      	ldr	r3, [pc, #260]	@ (8002958 <StartGSM+0x49c>)
 8002854:	f8d9 2000 	ldr.w	r2, [r9]
 8002858:	601a      	str	r2, [r3, #0]
									Debug_printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08x\n", end_addr_disconnect);
 800285a:	6819      	ldr	r1, [r3, #0]
 800285c:	4840      	ldr	r0, [pc, #256]	@ (8002960 <StartGSM+0x4a4>)
 800285e:	f001 fe33 	bl	80044c8 <Debug_printf>
 8002862:	e7cb      	b.n	80027fc <StartGSM+0x340>
									is_using_flash = 1;
 8002864:	2301      	movs	r3, #1
 8002866:	6023      	str	r3, [r4, #0]
 8002868:	e7ec      	b.n	8002844 <StartGSM+0x388>
						else if(result_final == 2){
 800286a:	2802      	cmp	r0, #2
 800286c:	d10e      	bne.n	800288c <StartGSM+0x3d0>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800286e:	4621      	mov	r1, r4
 8002870:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002874:	4832      	ldr	r0, [pc, #200]	@ (8002940 <StartGSM+0x484>)
 8002876:	f008 f9a1 	bl	800abbc <memset>
							SIM_UART_ReInitializeRxDMA();
 800287a:	f7fe fbdb 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
							uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 800287e:	4939      	ldr	r1, [pc, #228]	@ (8002964 <StartGSM+0x4a8>)
 8002880:	4839      	ldr	r0, [pc, #228]	@ (8002968 <StartGSM+0x4ac>)
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 8002882:	f001 fe11 	bl	80044a8 <uart_transmit_string>
					reboot_SIM_module();
 8002886:	f7fe fc35 	bl	80010f4 <reboot_SIM_module>
					process = 0;
 800288a:	e6ac      	b.n	80025e6 <StartGSM+0x12a>
							uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR\n");
 800288c:	4937      	ldr	r1, [pc, #220]	@ (800296c <StartGSM+0x4b0>)
							if(is_disconnect == 0){
 800288e:	f8df a0a8 	ldr.w	sl, [pc, #168]	@ 8002938 <StartGSM+0x47c>
							uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR\n");
 8002892:	4628      	mov	r0, r5
 8002894:	f001 fe08 	bl	80044a8 <uart_transmit_string>
							memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002898:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800289c:	4621      	mov	r1, r4
 800289e:	4828      	ldr	r0, [pc, #160]	@ (8002940 <StartGSM+0x484>)
 80028a0:	f008 f98c 	bl	800abbc <memset>
							SIM_UART_ReInitializeRxDMA();
 80028a4:	f7fe fbc6 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
							if(is_disconnect == 0){
 80028a8:	f8da 3000 	ldr.w	r3, [sl]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f47f af0e 	bne.w	80026ce <StartGSM+0x212>
								if(is_using_flash == 0){
 80028b2:	4c24      	ldr	r4, [pc, #144]	@ (8002944 <StartGSM+0x488>)
 80028b4:	6823      	ldr	r3, [r4, #0]
 80028b6:	b93b      	cbnz	r3, 80028c8 <StartGSM+0x40c>
									start_addr_disconnect = current_addr_gsm;
 80028b8:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <StartGSM+0x498>)
 80028ba:	f8d9 2000 	ldr.w	r2, [r9]
 80028be:	601a      	str	r2, [r3, #0]
									Debug_printf("Saving start address of connection outage: %08x\n", start_addr_disconnect);
 80028c0:	6819      	ldr	r1, [r3, #0]
 80028c2:	482b      	ldr	r0, [pc, #172]	@ (8002970 <StartGSM+0x4b4>)
 80028c4:	f001 fe00 	bl	80044c8 <Debug_printf>
								is_disconnect = 1;
 80028c8:	2301      	movs	r3, #1
 80028ca:	f8ca 3000 	str.w	r3, [sl]
								is_using_flash = 0;
 80028ce:	2300      	movs	r3, #0
 80028d0:	6023      	str	r3, [r4, #0]
 80028d2:	e6fc      	b.n	80026ce <StartGSM+0x212>
				int result_close = close_connection(0);
 80028d4:	2000      	movs	r0, #0
 80028d6:	f7ff fc01 	bl	80020dc <close_connection>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80028da:	f44f 72c0 	mov.w	r2, #384	@ 0x180
				if(result_close){
 80028de:	4604      	mov	r4, r0
 80028e0:	b168      	cbz	r0, 80028fe <StartGSM+0x442>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80028e2:	2100      	movs	r1, #0
 80028e4:	4816      	ldr	r0, [pc, #88]	@ (8002940 <StartGSM+0x484>)
 80028e6:	f008 f969 	bl	800abbc <memset>
					SIM_UART_ReInitializeRxDMA();
 80028ea:	f7fe fba3 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
					if(countReconnect > 20){
 80028ee:	2e14      	cmp	r6, #20
 80028f0:	f73f ae2c 	bgt.w	800254c <StartGSM+0x90>
						uart_transmit_string(&huart1,(uint8_t*) "REOPEN CONNECTION TO SERVER\n");
 80028f4:	491f      	ldr	r1, [pc, #124]	@ (8002974 <StartGSM+0x4b8>)
 80028f6:	4628      	mov	r0, r5
 80028f8:	f001 fdd6 	bl	80044a8 <uart_transmit_string>
						process = 4;
 80028fc:	e6aa      	b.n	8002654 <StartGSM+0x198>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80028fe:	4601      	mov	r1, r0
 8002900:	480f      	ldr	r0, [pc, #60]	@ (8002940 <StartGSM+0x484>)
 8002902:	f008 f95b 	bl	800abbc <memset>
					SIM_UART_ReInitializeRxDMA();
 8002906:	f7fe fb95 	bl	8001034 <SIM_UART_ReInitializeRxDMA>
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 800290a:	4916      	ldr	r1, [pc, #88]	@ (8002964 <StartGSM+0x4a8>)
 800290c:	4628      	mov	r0, r5
 800290e:	e7b8      	b.n	8002882 <StartGSM+0x3c6>
				countReconnect = 0;
 8002910:	4626      	mov	r6, r4
 8002912:	e6b4      	b.n	800267e <StartGSM+0x1c2>
 8002914:	4627      	mov	r7, r4
				else process++;
 8002916:	2402      	movs	r4, #2
 8002918:	e665      	b.n	80025e6 <StartGSM+0x12a>
					process++;
 800291a:	2406      	movs	r4, #6
 800291c:	e663      	b.n	80025e6 <StartGSM+0x12a>
 800291e:	bf00      	nop
 8002920:	0800f676 	.word	0x0800f676
 8002924:	0800f696 	.word	0x0800f696
 8002928:	0800f6b7 	.word	0x0800f6b7
 800292c:	0800f6e9 	.word	0x0800f6e9
 8002930:	0800efbc 	.word	0x0800efbc
 8002934:	0800f429 	.word	0x0800f429
 8002938:	20000d6c 	.word	0x20000d6c
 800293c:	0800f43a 	.word	0x0800f43a
 8002940:	20000bd8 	.word	0x20000bd8
 8002944:	20000d68 	.word	0x20000d68
 8002948:	0800f770 	.word	0x0800f770
 800294c:	20000d70 	.word	0x20000d70
 8002950:	0800f7b2 	.word	0x0800f7b2
 8002954:	20000d60 	.word	0x20000d60
 8002958:	20000d58 	.word	0x20000d58
 800295c:	0800f7e7 	.word	0x0800f7e7
 8002960:	0800f731 	.word	0x0800f731
 8002964:	0800f4d3 	.word	0x0800f4d3
 8002968:	200013bc 	.word	0x200013bc
 800296c:	0800f822 	.word	0x0800f822
 8002970:	0800f831 	.word	0x0800f831
 8002974:	0800f862 	.word	0x0800f862
 8002978:	20000bc4 	.word	0x20000bc4
 800297c:	20000d5c 	.word	0x20000d5c

08002980 <initQueue_GSM>:


// Function to initialize the Queue_GSM
void initQueue_GSM(Queue_GSM* q) {
    q->front = 0;
    q->rear = -1;
 8002980:	2300      	movs	r3, #0
 8002982:	f04f 32ff 	mov.w	r2, #4294967295
 8002986:	e9c0 3280 	strd	r3, r2, [r0, #512]	@ 0x200
    q->size = 0;
 800298a:	f8c0 3208 	str.w	r3, [r0, #520]	@ 0x208
}
 800298e:	4770      	bx	lr

08002990 <enqueue_GSM>:
    return q->size == 0;
}

// Function to check if the Queue_GSM is full
int isFull_GSM(Queue_GSM* q) {
    return q->size == MAX_SIZE;
 8002990:	f8d0 2208 	ldr.w	r2, [r0, #520]	@ 0x208
}

// Function to enqueue (add) a uint32_t value to the Queue_GSM
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
    if (isFull_GSM(q)) {
 8002994:	2a80      	cmp	r2, #128	@ 0x80
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
 8002996:	b410      	push	{r4}
    if (isFull_GSM(q)) {
 8002998:	d104      	bne.n	80029a4 <enqueue_GSM+0x14>
        Debug_printf("Queue_GSM is full\n");
 800299a:	480c      	ldr	r0, [pc, #48]	@ (80029cc <enqueue_GSM+0x3c>)
        return;
    }
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
    q->data[q->rear] = value;
    q->size++;
}
 800299c:	f85d 4b04 	ldr.w	r4, [sp], #4
        Debug_printf("Queue_GSM is full\n");
 80029a0:	f001 bd92 	b.w	80044c8 <Debug_printf>
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 80029a4:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 80029a8:	3301      	adds	r3, #1
 80029aa:	425c      	negs	r4, r3
 80029ac:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 80029b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029b4:	bf58      	it	pl
 80029b6:	4263      	negpl	r3, r4
    q->size++;
 80029b8:	3201      	adds	r2, #1
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 80029ba:	f8c0 3204 	str.w	r3, [r0, #516]	@ 0x204
}
 80029be:	f85d 4b04 	ldr.w	r4, [sp], #4
    q->data[q->rear] = value;
 80029c2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    q->size++;
 80029c6:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
}
 80029ca:	4770      	bx	lr
 80029cc:	0800f890 	.word	0x0800f890

080029d0 <clearQueue_GSM>:
    }
    return q->data[q->front];
}

// Function to clear the entire Queue_GSM
void clearQueue_GSM(Queue_GSM* q) {
 80029d0:	b510      	push	{r4, lr}
	for (int i = 0; i < MAX_SIZE; i++) {
		q->data[i] = 0; // Clear the data explicitly
 80029d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
void clearQueue_GSM(Queue_GSM* q) {
 80029d6:	4604      	mov	r4, r0
		q->data[i] = 0; // Clear the data explicitly
 80029d8:	2100      	movs	r1, #0
 80029da:	f008 f8ef 	bl	800abbc <memset>
	}
    q->front = 0;
    q->rear = -1;
 80029de:	2300      	movs	r3, #0
 80029e0:	f04f 32ff 	mov.w	r2, #4294967295
 80029e4:	e9c4 3280 	strd	r3, r2, [r4, #512]	@ 0x200
    q->size = 0;
 80029e8:	f8c4 3208 	str.w	r3, [r4, #520]	@ 0x208
}
 80029ec:	bd10      	pop	{r4, pc}
	...

080029f0 <printQueue_GSM>:

// Function to print the Queue_GSM contents (for debugging)
int printQueue_GSM(Queue_GSM* q) {
 80029f0:	b570      	push	{r4, r5, r6, lr}
    return q->size == 0;
 80029f2:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
int printQueue_GSM(Queue_GSM* q) {
 80029f6:	4604      	mov	r4, r0
    if (isEmpty_GSM(q)) {
 80029f8:	b925      	cbnz	r5, 8002a04 <printQueue_GSM+0x14>
        Debug_printf("Queue_GSM is empty\n");
 80029fa:	4813      	ldr	r0, [pc, #76]	@ (8002a48 <printQueue_GSM+0x58>)
 80029fc:	f001 fd64 	bl	80044c8 <Debug_printf>
        int idx = (q->front + i) % MAX_SIZE;
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
    }
    Debug_printf("\n");
    return q->size;
}
 8002a00:	4628      	mov	r0, r5
 8002a02:	bd70      	pop	{r4, r5, r6, pc}
    Debug_printf("Queue_GSM contents: \n");
 8002a04:	4811      	ldr	r0, [pc, #68]	@ (8002a4c <printQueue_GSM+0x5c>)
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
 8002a06:	4e12      	ldr	r6, [pc, #72]	@ (8002a50 <printQueue_GSM+0x60>)
    Debug_printf("Queue_GSM contents: \n");
 8002a08:	f001 fd5e 	bl	80044c8 <Debug_printf>
    for (int i = 0; i < q->size; i++) {
 8002a0c:	2500      	movs	r5, #0
 8002a0e:	f8d4 3208 	ldr.w	r3, [r4, #520]	@ 0x208
 8002a12:	42ab      	cmp	r3, r5
 8002a14:	dc05      	bgt.n	8002a22 <printQueue_GSM+0x32>
    Debug_printf("\n");
 8002a16:	480f      	ldr	r0, [pc, #60]	@ (8002a54 <printQueue_GSM+0x64>)
 8002a18:	f001 fd56 	bl	80044c8 <Debug_printf>
    return q->size;
 8002a1c:	f8d4 5208 	ldr.w	r5, [r4, #520]	@ 0x208
 8002a20:	e7ee      	b.n	8002a00 <printQueue_GSM+0x10>
        int idx = (q->front + i) % MAX_SIZE;
 8002a22:	f8d4 3200 	ldr.w	r3, [r4, #512]	@ 0x200
 8002a26:	442b      	add	r3, r5
 8002a28:	425a      	negs	r2, r3
 8002a2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002a2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a32:	bf58      	it	pl
 8002a34:	4253      	negpl	r3, r2
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
 8002a36:	4629      	mov	r1, r5
 8002a38:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8002a3c:	4630      	mov	r0, r6
 8002a3e:	f001 fd43 	bl	80044c8 <Debug_printf>
    for (int i = 0; i < q->size; i++) {
 8002a42:	3501      	adds	r5, #1
 8002a44:	e7e3      	b.n	8002a0e <printQueue_GSM+0x1e>
 8002a46:	bf00      	nop
 8002a48:	0800f8a3 	.word	0x0800f8a3
 8002a4c:	0800f8b7 	.word	0x0800f8b7
 8002a50:	0800f8cd 	.word	0x0800f8cd
 8002a54:	0800f820 	.word	0x0800f820

08002a58 <checkAddrExistInQueue>:

// Function to check if an address exists in the Queue_GSM
int checkAddrExistInQueue(uint32_t addr, Queue_GSM* q) {
 8002a58:	b538      	push	{r3, r4, r5, lr}
    for (int i = 0; i < q->size; i++) {
 8002a5a:	f8d1 5208 	ldr.w	r5, [r1, #520]	@ 0x208
 8002a5e:	2200      	movs	r2, #0
 8002a60:	4295      	cmp	r5, r2
 8002a62:	dc05      	bgt.n	8002a70 <checkAddrExistInQueue+0x18>
        }
//        if(addr > q->data[idx] && addr < end_addr){
//        	Debug_printf("INVALID ADDRESS: %08lx\n", addr);
//        }
    }
    Debug_printf("NOT FOUND ADDRESS: %08lx\n", addr);
 8002a64:	4601      	mov	r1, r0
 8002a66:	480d      	ldr	r0, [pc, #52]	@ (8002a9c <checkAddrExistInQueue+0x44>)
 8002a68:	f001 fd2e 	bl	80044c8 <Debug_printf>
    return 0;
 8002a6c:	2000      	movs	r0, #0
 8002a6e:	e012      	b.n	8002a96 <checkAddrExistInQueue+0x3e>
        int idx = (q->front + i) % MAX_SIZE;
 8002a70:	f8d1 3200 	ldr.w	r3, [r1, #512]	@ 0x200
 8002a74:	4413      	add	r3, r2
 8002a76:	425c      	negs	r4, r3
 8002a78:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a80:	bf58      	it	pl
 8002a82:	4263      	negpl	r3, r4
        if (q->data[idx] == addr) {
 8002a84:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a88:	4283      	cmp	r3, r0
 8002a8a:	d105      	bne.n	8002a98 <checkAddrExistInQueue+0x40>
            Debug_printf("FOUND ADDRESS: %08lx\n", addr);
 8002a8c:	4601      	mov	r1, r0
 8002a8e:	4804      	ldr	r0, [pc, #16]	@ (8002aa0 <checkAddrExistInQueue+0x48>)
 8002a90:	f001 fd1a 	bl	80044c8 <Debug_printf>
            return 1;
 8002a94:	2001      	movs	r0, #1
}
 8002a96:	bd38      	pop	{r3, r4, r5, pc}
    for (int i = 0; i < q->size; i++) {
 8002a98:	3201      	adds	r2, #1
 8002a9a:	e7e1      	b.n	8002a60 <checkAddrExistInQueue+0x8>
 8002a9c:	0800f8dd 	.word	0x0800f8dd
 8002aa0:	0800f8e1 	.word	0x0800f8e1

08002aa4 <RingBufferDmaU8_initUSARTRx>:
// int daychange = 0;

uint8_t message1[] = "Hello from DSS\n";

void RingBufferDmaU8_initUSARTRx(RingBufferDmaU8_TypeDef* ring, UART_HandleTypeDef* husart, uint8_t* buffer, uint16_t size) // cai dat dma
{
 8002aa4:	b410      	push	{r4}
 8002aa6:	4604      	mov	r4, r0
 8002aa8:	4608      	mov	r0, r1
  ring->buffer = buffer;
  ring->size = size;
 8002aaa:	80a3      	strh	r3, [r4, #4]
{
 8002aac:	4611      	mov	r1, r2
 8002aae:	461a      	mov	r2, r3
  ring->tailPtr = buffer;
  ring->dmaHandle = husart->hdmarx;
 8002ab0:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  ring->buffer = buffer;
 8002ab2:	6021      	str	r1, [r4, #0]
  ring->tailPtr = buffer;
 8002ab4:	60a1      	str	r1, [r4, #8]
  ring->dmaHandle = husart->hdmarx;
 8002ab6:	60e3      	str	r3, [r4, #12]
  HAL_UART_Receive_DMA(husart, buffer, size);
}
 8002ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_UART_Receive_DMA(husart, buffer, size);
 8002abc:	f004 bd64 	b.w	8007588 <HAL_UART_Receive_DMA>

08002ac0 <set_time>:
#include "RTC.h"
#include "system_management.h"
#include "spi_flash.h"

void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 8002ac0:	b570      	push	{r4, r5, r6, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	4606      	mov	r6, r0
 8002ac6:	460d      	mov	r5, r1
 8002ac8:	4614      	mov	r4, r2
	RTC_TimeTypeDef sTime = {0};
 8002aca:	2100      	movs	r1, #0
 8002acc:	2211      	movs	r2, #17
 8002ace:	f10d 0007 	add.w	r0, sp, #7
 8002ad2:	f008 f873 	bl	800abbc <memset>
	sTime.Hours = hr;
	sTime.Minutes = min;
	sTime.Seconds = sec;
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002ad6:	4808      	ldr	r0, [pc, #32]	@ (8002af8 <set_time+0x38>)
	sTime.Hours = hr;
 8002ad8:	f88d 6004 	strb.w	r6, [sp, #4]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002adc:	2200      	movs	r2, #0
 8002ade:	a901      	add	r1, sp, #4
	sTime.Minutes = min;
 8002ae0:	f88d 5005 	strb.w	r5, [sp, #5]
	sTime.Seconds = sec;
 8002ae4:	f88d 4006 	strb.w	r4, [sp, #6]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002ae8:	f003 fa24 	bl	8005f34 <HAL_RTC_SetTime>
 8002aec:	b108      	cbz	r0, 8002af2 <set_time+0x32>
	{
		Error_Handler();
 8002aee:	f000 fb38 	bl	8003162 <Error_Handler>
	}
}
 8002af2:	b006      	add	sp, #24
 8002af4:	bd70      	pop	{r4, r5, r6, pc}
 8002af6:	bf00      	nop
 8002af8:	20001558 	.word	0x20001558

08002afc <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date)  // monday = 1
{
 8002afc:	b507      	push	{r0, r1, r2, lr}
	RTC_DateTypeDef sDate = {0};
 8002afe:	2300      	movs	r3, #0
	sDate.Month = month;
 8002b00:	f88d 1005 	strb.w	r1, [sp, #5]
	sDate.Date = date;
 8002b04:	f88d 2006 	strb.w	r2, [sp, #6]
	sDate.Year = year;
 8002b08:	f88d 0007 	strb.w	r0, [sp, #7]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4806      	ldr	r0, [pc, #24]	@ (8002b28 <set_date+0x2c>)
	RTC_DateTypeDef sDate = {0};
 8002b10:	f88d 3004 	strb.w	r3, [sp, #4]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002b14:	a901      	add	r1, sp, #4
 8002b16:	f003 fa67 	bl	8005fe8 <HAL_RTC_SetDate>
 8002b1a:	b108      	cbz	r0, 8002b20 <set_date+0x24>
	{
		Error_Handler();
 8002b1c:	f000 fb21 	bl	8003162 <Error_Handler>
	}
}
 8002b20:	b003      	add	sp, #12
 8002b22:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b26:	bf00      	nop
 8002b28:	20001558 	.word	0x20001558

08002b2c <get_RTC_time_date>:

void get_RTC_time_date(RMCSTRUCT *rmc)
{
 8002b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
	char date[12]; // "YYYY-MM-DD" format, 10 characters + null terminator
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	  /* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002b2e:	4d29      	ldr	r5, [pc, #164]	@ (8002bd4 <get_RTC_time_date+0xa8>)
{
 8002b30:	b0b3      	sub	sp, #204	@ 0xcc
 8002b32:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002b34:	a90d      	add	r1, sp, #52	@ 0x34
 8002b36:	2200      	movs	r2, #0
 8002b38:	4628      	mov	r0, r5
 8002b3a:	f003 faa5 	bl	8006088 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8002b3e:	a906      	add	r1, sp, #24
 8002b40:	2200      	movs	r2, #0
 8002b42:	4628      	mov	r0, r5
 8002b44:	f003 fac3 	bl	80060ce <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  /* Format time as "HH:MM:SS" */
	snprintf(time, sizeof(time), "%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8002b48:	f89d 3036 	ldrb.w	r3, [sp, #54]	@ 0x36
	uart_transmit_string(&huart1,(uint8_t*) time);
 8002b4c:	4d22      	ldr	r5, [pc, #136]	@ (8002bd8 <get_RTC_time_date+0xac>)
	snprintf(time, sizeof(time), "%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 8002b4e:	9301      	str	r3, [sp, #4]
 8002b50:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
 8002b54:	4a21      	ldr	r2, [pc, #132]	@ (8002bdc <get_RTC_time_date+0xb0>)
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	210a      	movs	r1, #10
 8002b5a:	f89d 3034 	ldrb.w	r3, [sp, #52]	@ 0x34
 8002b5e:	a807      	add	r0, sp, #28
 8002b60:	f007 ff30 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1,(uint8_t*) time);
 8002b64:	a907      	add	r1, sp, #28
 8002b66:	4628      	mov	r0, r5
 8002b68:	f001 fc9e 	bl	80044a8 <uart_transmit_string>

	/* Format date as "YYYY-MM-DD" */
	snprintf(date, sizeof(date), "20%02d-%02d-%02d\n", gDate.Year, gDate.Month, gDate.Date);
 8002b6c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8002b70:	9301      	str	r3, [sp, #4]
 8002b72:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8002b76:	4a1a      	ldr	r2, [pc, #104]	@ (8002be0 <get_RTC_time_date+0xb4>)
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	210c      	movs	r1, #12
 8002b7c:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8002b80:	a80a      	add	r0, sp, #40	@ 0x28
 8002b82:	f007 ff1f 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1,(uint8_t*) date);
 8002b86:	a90a      	add	r1, sp, #40	@ 0x28
 8002b88:	4628      	mov	r0, r5
 8002b8a:	f001 fc8d 	bl	80044a8 <uart_transmit_string>

	rmc->date.Yr = gDate.Year;
	rmc->date.Mon = gDate.Month;
	rmc->date.Day = gDate.Date;
 8002b8e:	f89d 101a 	ldrb.w	r1, [sp, #26]
	rmc->tim.hour = gTime.Hours;
 8002b92:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
	rmc->tim.min = gTime.Minutes;
 8002b96:	f89d 6035 	ldrb.w	r6, [sp, #53]	@ 0x35
	rmc->tim.sec = gTime.Seconds;
 8002b9a:	f89d 7036 	ldrb.w	r7, [sp, #54]	@ 0x36
	rmc->date.Mon = gDate.Month;
 8002b9e:	f89d 2019 	ldrb.w	r2, [sp, #25]
	rmc->date.Yr = gDate.Year;
 8002ba2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8002ba6:	61a3      	str	r3, [r4, #24]
	rmc->date.Mon = gDate.Month;
 8002ba8:	6162      	str	r2, [r4, #20]
	rmc->date.Day = gDate.Date;
 8002baa:	6121      	str	r1, [r4, #16]
	rmc->tim.hour = gTime.Hours;
 8002bac:	6020      	str	r0, [r4, #0]
	rmc->tim.min = gTime.Minutes;
 8002bae:	6066      	str	r6, [r4, #4]
	rmc->tim.sec = gTime.Seconds;
 8002bb0:	60a7      	str	r7, [r4, #8]

	//save_rmc_to_location_info(location_info);
	snprintf((char*)output_buffer, 128, "Time to GMT+8 saved to RMC: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc->date.Yr, rmc->date.Mon, rmc->date.Day, rmc->tim.hour, rmc->tim.min, rmc->tim.sec);
 8002bb2:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8002bb6:	9200      	str	r2, [sp, #0]
 8002bb8:	e9cd 6703 	strd	r6, r7, [sp, #12]
 8002bbc:	4a09      	ldr	r2, [pc, #36]	@ (8002be4 <get_RTC_time_date+0xb8>)
 8002bbe:	2180      	movs	r1, #128	@ 0x80
 8002bc0:	a812      	add	r0, sp, #72	@ 0x48
 8002bc2:	f007 feff 	bl	800a9c4 <sniprintf>
	uart_transmit_string(&huart1, (uint8_t*) output_buffer);
 8002bc6:	a912      	add	r1, sp, #72	@ 0x48
 8002bc8:	4628      	mov	r0, r5
 8002bca:	f001 fc6d 	bl	80044a8 <uart_transmit_string>
}
 8002bce:	b033      	add	sp, #204	@ 0xcc
 8002bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20001558 	.word	0x20001558
 8002bd8:	200013bc 	.word	0x200013bc
 8002bdc:	0800ebbf 	.word	0x0800ebbf
 8002be0:	0800f8f7 	.word	0x0800f8f7
 8002be4:	0800f909 	.word	0x0800f909

08002be8 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002be8:	4b03      	ldr	r3, [pc, #12]	@ (8002bf8 <vApplicationGetIdleTaskMemory+0x10>)
 8002bea:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002bec:	4b03      	ldr	r3, [pc, #12]	@ (8002bfc <vApplicationGetIdleTaskMemory+0x14>)
 8002bee:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002bf0:	2380      	movs	r3, #128	@ 0x80
 8002bf2:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	20001180 	.word	0x20001180
 8002bfc:	20000f80 	.word	0x20000f80

08002c00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c00:	b500      	push	{lr}
 8002c02:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c04:	2228      	movs	r2, #40	@ 0x28
 8002c06:	2100      	movs	r1, #0
 8002c08:	a805      	add	r0, sp, #20
 8002c0a:	f007 ffd7 	bl	800abbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c0e:	2214      	movs	r2, #20
 8002c10:	2100      	movs	r1, #0
 8002c12:	4668      	mov	r0, sp
 8002c14:	f007 ffd2 	bl	800abbc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c18:	223c      	movs	r2, #60	@ 0x3c
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	eb0d 0002 	add.w	r0, sp, r2
 8002c20:	f007 ffcc 	bl	800abbc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002c24:	f002 fc6a 	bl	80054fc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002c28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ca0 <SystemClock_Config+0xa0>)
 8002c2a:	6a13      	ldr	r3, [r2, #32]
 8002c2c:	f023 0318 	bic.w	r3, r3, #24
 8002c30:	6213      	str	r3, [r2, #32]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002c32:	2306      	movs	r3, #6
 8002c34:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002c36:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c38:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c40:	2002      	movs	r0, #2
 8002c42:	2300      	movs	r3, #0
 8002c44:	e9cd 030c 	strd	r0, r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8002c48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c4c:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8002c4e:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c50:	f002 fc5c 	bl	800550c <HAL_RCC_OscConfig>
 8002c54:	4601      	mov	r1, r0
 8002c56:	b108      	cbz	r0, 8002c5c <SystemClock_Config+0x5c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c58:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c5a:	e7fe      	b.n	8002c5a <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c5c:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c5e:	e9cd 3000 	strd	r3, r0, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c62:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c66:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002c68:	4668      	mov	r0, sp
 8002c6a:	f002 fecf 	bl	8005a0c <HAL_RCC_ClockConfig>
 8002c6e:	b108      	cbz	r0, 8002c74 <SystemClock_Config+0x74>
 8002c70:	b672      	cpsid	i
  while (1)
 8002c72:	e7fe      	b.n	8002c72 <SystemClock_Config+0x72>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002c74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <SystemClock_Config+0xa4>)
 8002c76:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c78:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002c7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c80:	9013      	str	r0, [sp, #76]	@ 0x4c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002c82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c86:	a80f      	add	r0, sp, #60	@ 0x3c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002c88:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002c8c:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c8e:	f002 ffb3 	bl	8005bf8 <HAL_RCCEx_PeriphCLKConfig>
 8002c92:	b108      	cbz	r0, 8002c98 <SystemClock_Config+0x98>
 8002c94:	b672      	cpsid	i
  while (1)
 8002c96:	e7fe      	b.n	8002c96 <SystemClock_Config+0x96>
}
 8002c98:	b01f      	add	sp, #124	@ 0x7c
 8002c9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c9e:	bf00      	nop
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	00010187 	.word	0x00010187

08002ca8 <main>:
{
 8002ca8:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002caa:	4db8      	ldr	r5, [pc, #736]	@ (8002f8c <main+0x2e4>)
{
 8002cac:	b09a      	sub	sp, #104	@ 0x68
  HAL_Init();
 8002cae:	f001 fcad 	bl	800460c <HAL_Init>
  SystemClock_Config();
 8002cb2:	f7ff ffa5 	bl	8002c00 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb6:	2214      	movs	r2, #20
 8002cb8:	2100      	movs	r1, #0
 8002cba:	a813      	add	r0, sp, #76	@ 0x4c
 8002cbc:	f007 ff7e 	bl	800abbc <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cc0:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8002cc2:	48b3      	ldr	r0, [pc, #716]	@ (8002f90 <main+0x2e8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002cc8:	616b      	str	r3, [r5, #20]
 8002cca:	696b      	ldr	r3, [r5, #20]
 8002ccc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cd0:	9302      	str	r3, [sp, #8]
 8002cd2:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd4:	696b      	ldr	r3, [r5, #20]
 8002cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cda:	616b      	str	r3, [r5, #20]
 8002cdc:	696b      	ldr	r3, [r5, #20]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce2:	9303      	str	r3, [sp, #12]
 8002ce4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce6:	696b      	ldr	r3, [r5, #20]
 8002ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cec:	616b      	str	r3, [r5, #20]
 8002cee:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8002cf0:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8002cf6:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf8:	9304      	str	r3, [sp, #16]
 8002cfa:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8002cfc:	f002 fbf8 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6
 8002d00:	48a3      	ldr	r0, [pc, #652]	@ (8002f90 <main+0x2e8>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	f240 2156 	movw	r1, #598	@ 0x256
 8002d08:	f002 fbf2 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002d0c:	48a1      	ldr	r0, [pc, #644]	@ (8002f94 <main+0x2ec>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2104      	movs	r1, #4
 8002d12:	f002 fbed 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002d16:	489f      	ldr	r0, [pc, #636]	@ (8002f94 <main+0x2ec>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002d1e:	f002 fbe7 	bl	80054f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8002d22:	2201      	movs	r2, #1
 8002d24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d2c:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8002d2e:	f002 fbdf 	bl	80054f0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d32:	2701      	movs	r7, #1
 8002d34:	f240 2303 	movw	r3, #515	@ 0x203
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d38:	4895      	ldr	r0, [pc, #596]	@ (8002f90 <main+0x2e8>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d3a:	9715      	str	r7, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d3c:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d3e:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d42:	9416      	str	r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d44:	f002 fb10 	bl	8005368 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8002d48:	2354      	movs	r3, #84	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4a:	4891      	ldr	r0, [pc, #580]	@ (8002f90 <main+0x2e8>)
 8002d4c:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d4e:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d52:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d56:	f002 fb07 	bl	8005368 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d5a:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d5c:	488d      	ldr	r0, [pc, #564]	@ (8002f94 <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5e:	9415      	str	r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d60:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d62:	e9cd 3413 	strd	r3, r4, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d66:	f002 faff 	bl	8005368 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d6a:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d6c:	4889      	ldr	r0, [pc, #548]	@ (8002f94 <main+0x2ec>)
 8002d6e:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d70:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d74:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d78:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002d7c:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d80:	f002 faf2 	bl	8005368 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d84:	4883      	ldr	r0, [pc, #524]	@ (8002f94 <main+0x2ec>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d86:	f8cd 8058 	str.w	r8, [sp, #88]	@ 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d8a:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d8c:	e9cd 6713 	strd	r6, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d90:	9715      	str	r7, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d92:	f002 fae9 	bl	8005368 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9a:	a913      	add	r1, sp, #76	@ 0x4c
 8002d9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da0:	e9cd 3713 	strd	r3, r7, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002da4:	e9cd 7815 	strd	r7, r8, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da8:	f002 fade 	bl	8005368 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dac:	696b      	ldr	r3, [r5, #20]
 8002dae:	433b      	orrs	r3, r7
 8002db0:	616b      	str	r3, [r5, #20]
 8002db2:	696b      	ldr	r3, [r5, #20]
 8002db4:	403b      	ands	r3, r7
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002dba:	696b      	ldr	r3, [r5, #20]
 8002dbc:	f043 0302 	orr.w	r3, r3, #2
 8002dc0:	616b      	str	r3, [r5, #20]
 8002dc2:	696b      	ldr	r3, [r5, #20]
  hrtc.Instance = RTC;
 8002dc4:	4d74      	ldr	r5, [pc, #464]	@ (8002f98 <main+0x2f0>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002dc6:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8002dca:	4622      	mov	r2, r4
 8002dcc:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002dce:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8002dd0:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002dd2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8002dd4:	f002 f9a4 	bl	8005120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002dd8:	200d      	movs	r0, #13
 8002dda:	f002 f9d3 	bl	8005184 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8002dde:	4622      	mov	r2, r4
 8002de0:	2105      	movs	r1, #5
 8002de2:	200f      	movs	r0, #15
 8002de4:	f002 f99c 	bl	8005120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002de8:	200f      	movs	r0, #15
 8002dea:	f002 f9cb 	bl	8005184 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8002dee:	4622      	mov	r2, r4
 8002df0:	2105      	movs	r1, #5
 8002df2:	2010      	movs	r0, #16
 8002df4:	f002 f994 	bl	8005120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002df8:	2010      	movs	r0, #16
 8002dfa:	f002 f9c3 	bl	8005184 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8002dfe:	4622      	mov	r2, r4
 8002e00:	2105      	movs	r1, #5
 8002e02:	2038      	movs	r0, #56	@ 0x38
 8002e04:	f002 f98c 	bl	8005120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002e08:	2038      	movs	r0, #56	@ 0x38
 8002e0a:	f002 f9bb 	bl	8005184 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 5, 0);
 8002e0e:	4622      	mov	r2, r4
 8002e10:	2105      	movs	r1, #5
 8002e12:	203c      	movs	r0, #60	@ 0x3c
 8002e14:	f002 f984 	bl	8005120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8002e18:	203c      	movs	r0, #60	@ 0x3c
 8002e1a:	f002 f9b3 	bl	8005184 <HAL_NVIC_EnableIRQ>
  RTC_TimeTypeDef sTime = {0};
 8002e1e:	2214      	movs	r2, #20
 8002e20:	4621      	mov	r1, r4
 8002e22:	a813      	add	r0, sp, #76	@ 0x4c
 8002e24:	f007 feca 	bl	800abbc <memset>
  hrtc.Instance = RTC;
 8002e28:	4b5c      	ldr	r3, [pc, #368]	@ (8002f9c <main+0x2f4>)
  RTC_DateTypeDef sDate = {0};
 8002e2a:	940c      	str	r4, [sp, #48]	@ 0x30
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e2c:	e9c5 3400 	strd	r3, r4, [r5]
  hrtc.Init.SynchPrediv = 255;
 8002e30:	f04f 087f 	mov.w	r8, #127	@ 0x7f
 8002e34:	23ff      	movs	r3, #255	@ 0xff
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e36:	4628      	mov	r0, r5
  hrtc.Init.SynchPrediv = 255;
 8002e38:	e9c5 8302 	strd	r8, r3, [r5, #8]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e3c:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e40:	61ac      	str	r4, [r5, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e42:	f003 f824 	bl	8005e8e <HAL_RTC_Init>
 8002e46:	b108      	cbz	r0, 8002e4c <main+0x1a4>
 8002e48:	b672      	cpsid	i
  while (1)
 8002e4a:	e7fe      	b.n	8002e4a <main+0x1a2>
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002e4c:	e9cd 0016 	strd	r0, r0, [sp, #88]	@ 0x58
  sTime.Hours = 0x0;
 8002e50:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
  sTime.Seconds = 0x0;
 8002e54:	f88d 004e 	strb.w	r0, [sp, #78]	@ 0x4e
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002e58:	463a      	mov	r2, r7
 8002e5a:	a913      	add	r1, sp, #76	@ 0x4c
 8002e5c:	4628      	mov	r0, r5
 8002e5e:	f003 f869 	bl	8005f34 <HAL_RTC_SetTime>
 8002e62:	b108      	cbz	r0, 8002e68 <main+0x1c0>
 8002e64:	b672      	cpsid	i
  while (1)
 8002e66:	e7fe      	b.n	8002e66 <main+0x1be>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002e68:	4b4d      	ldr	r3, [pc, #308]	@ (8002fa0 <main+0x2f8>)
 8002e6a:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002e6c:	463a      	mov	r2, r7
 8002e6e:	a90c      	add	r1, sp, #48	@ 0x30
 8002e70:	4628      	mov	r0, r5
 8002e72:	f003 f8b9 	bl	8005fe8 <HAL_RTC_SetDate>
 8002e76:	4603      	mov	r3, r0
 8002e78:	b108      	cbz	r0, 8002e7e <main+0x1d6>
 8002e7a:	b672      	cpsid	i
  while (1)
 8002e7c:	e7fe      	b.n	8002e7c <main+0x1d4>
  hspi1.Instance = SPI1;
 8002e7e:	4849      	ldr	r0, [pc, #292]	@ (8002fa4 <main+0x2fc>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e80:	f8df e140 	ldr.w	lr, [pc, #320]	@ 8002fc4 <main+0x31c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e84:	6083      	str	r3, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e86:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e8a:	e9c0 e200 	strd	lr, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e92:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002e96:	2510      	movs	r5, #16
 8002e98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e9c:	e9c0 2506 	strd	r2, r5, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8002ea0:	2207      	movs	r2, #7
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ea2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ea6:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002eaa:	6143      	str	r3, [r0, #20]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eac:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002eae:	2308      	movs	r3, #8
 8002eb0:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002eb2:	f003 fa38 	bl	8006326 <HAL_SPI_Init>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	b108      	cbz	r0, 8002ebe <main+0x216>
 8002eba:	b672      	cpsid	i
  while (1)
 8002ebc:	e7fe      	b.n	8002ebc <main+0x214>
  huart1.Instance = USART1;
 8002ebe:	483a      	ldr	r0, [pc, #232]	@ (8002fa8 <main+0x300>)
  huart1.Init.BaudRate = 115200;
 8002ec0:	4a3a      	ldr	r2, [pc, #232]	@ (8002fac <main+0x304>)
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ec2:	6103      	str	r3, [r0, #16]
  huart1.Init.BaudRate = 115200;
 8002ec4:	f44f 34e1 	mov.w	r4, #115200	@ 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ec8:	270c      	movs	r7, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002eca:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ece:	e9c0 7305 	strd	r7, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ed2:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ed6:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 8002ed8:	e9c0 2400 	strd	r2, r4, [r0]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002edc:	f004 fad8 	bl	8007490 <HAL_UART_Init>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	b108      	cbz	r0, 8002ee8 <main+0x240>
 8002ee4:	b672      	cpsid	i
  while (1)
 8002ee6:	e7fe      	b.n	8002ee6 <main+0x23e>
  huart2.Instance = USART2;
 8002ee8:	4831      	ldr	r0, [pc, #196]	@ (8002fb0 <main+0x308>)
  huart2.Init.BaudRate = 9600;
 8002eea:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8002fc8 <main+0x320>
 8002eee:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ef2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ef6:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002efa:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002efe:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 9600;
 8002f02:	e9c0 c200 	strd	ip, r2, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f06:	f004 fac3 	bl	8007490 <HAL_UART_Init>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	b108      	cbz	r0, 8002f12 <main+0x26a>
 8002f0e:	b672      	cpsid	i
  while (1)
 8002f10:	e7fe      	b.n	8002f10 <main+0x268>
  huart3.Instance = USART3;
 8002f12:	4828      	ldr	r0, [pc, #160]	@ (8002fb4 <main+0x30c>)
 8002f14:	4a28      	ldr	r2, [pc, #160]	@ (8002fb8 <main+0x310>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f16:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8002f1a:	e9c0 2400 	strd	r2, r4, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f1e:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f22:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f26:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f2a:	f004 fab1 	bl	8007490 <HAL_UART_Init>
 8002f2e:	4604      	mov	r4, r0
 8002f30:	b108      	cbz	r0, 8002f36 <main+0x28e>
 8002f32:	b672      	cpsid	i
  while (1)
 8002f34:	e7fe      	b.n	8002f34 <main+0x28c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f36:	462a      	mov	r2, r5
 8002f38:	4601      	mov	r1, r0
 8002f3a:	a813      	add	r0, sp, #76	@ 0x4c
 8002f3c:	f007 fe3e 	bl	800abbc <memset>
  htim3.Instance = TIM3;
 8002f40:	4d1e      	ldr	r5, [pc, #120]	@ (8002fbc <main+0x314>)
  htim3.Init.Prescaler = 8000;
 8002f42:	481f      	ldr	r0, [pc, #124]	@ (8002fc0 <main+0x318>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f44:	940e      	str	r4, [sp, #56]	@ 0x38
  htim3.Init.Prescaler = 8000;
 8002f46:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002f4a:	e9c5 0300 	strd	r0, r3, [r5]
  htim3.Init.Period = 65535;
 8002f4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f52:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f54:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f58:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f5c:	60ac      	str	r4, [r5, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f5e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f60:	f003 fe3e 	bl	8006be0 <HAL_TIM_Base_Init>
 8002f64:	b108      	cbz	r0, 8002f6a <main+0x2c2>
 8002f66:	b672      	cpsid	i
  while (1)
 8002f68:	e7fe      	b.n	8002f68 <main+0x2c0>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f6a:	a913      	add	r1, sp, #76	@ 0x4c
 8002f6c:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6e:	9613      	str	r6, [sp, #76]	@ 0x4c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f70:	f003 fe70 	bl	8006c54 <HAL_TIM_ConfigClockSource>
 8002f74:	b108      	cbz	r0, 8002f7a <main+0x2d2>
 8002f76:	b672      	cpsid	i
  while (1)
 8002f78:	e7fe      	b.n	8002f78 <main+0x2d0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f7a:	900c      	str	r0, [sp, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f7c:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f7e:	a90c      	add	r1, sp, #48	@ 0x30
 8002f80:	4628      	mov	r0, r5
 8002f82:	f003 ff01 	bl	8006d88 <HAL_TIMEx_MasterConfigSynchronization>
 8002f86:	b308      	cbz	r0, 8002fcc <main+0x324>
 8002f88:	b672      	cpsid	i
  while (1)
 8002f8a:	e7fe      	b.n	8002f8a <main+0x2e2>
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	48000800 	.word	0x48000800
 8002f94:	48000400 	.word	0x48000400
 8002f98:	20001558 	.word	0x20001558
 8002f9c:	40002800 	.word	0x40002800
 8002fa0:	00010101 	.word	0x00010101
 8002fa4:	200014f4 	.word	0x200014f4
 8002fa8:	200013bc 	.word	0x200013bc
 8002fac:	40013800 	.word	0x40013800
 8002fb0:	20001334 	.word	0x20001334
 8002fb4:	200012ac 	.word	0x200012ac
 8002fb8:	40004800 	.word	0x40004800
 8002fbc:	20001444 	.word	0x20001444
 8002fc0:	40000400 	.word	0x40000400
 8002fc4:	40013000 	.word	0x40013000
 8002fc8:	40004400 	.word	0x40004400
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002fcc:	4c57      	ldr	r4, [pc, #348]	@ (800312c <main+0x484>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8002fce:	2218      	movs	r2, #24
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	a813      	add	r0, sp, #76	@ 0x4c
 8002fd4:	f007 fdf2 	bl	800abbc <memset>
  hadc2.Instance = ADC2;
 8002fd8:	4a55      	ldr	r2, [pc, #340]	@ (8003130 <main+0x488>)
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002fda:	2300      	movs	r3, #0
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fdc:	2601      	movs	r6, #1
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002fde:	2704      	movs	r7, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002fe0:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002fe2:	e9c4 2300 	strd	r2, r3, [r4]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fe6:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002fea:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fee:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ff0:	62a6      	str	r6, [r4, #40]	@ 0x28
  hadc2.Init.NbrOfConversion = 1;
 8002ff2:	61e6      	str	r6, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002ff4:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002ff8:	6123      	str	r3, [r4, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ffa:	6167      	str	r7, [r4, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002ffc:	8323      	strh	r3, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002ffe:	6363      	str	r3, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003000:	f001 fb72 	bl	80046e8 <HAL_ADC_Init>
 8003004:	b108      	cbz	r0, 800300a <main+0x362>
 8003006:	b672      	cpsid	i
  while (1)
 8003008:	e7fe      	b.n	8003008 <main+0x360>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800300a:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  sConfig.Offset = 0;
 800300e:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
  sConfig.Channel = ADC_CHANNEL_2;
 8003012:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003014:	a913      	add	r1, sp, #76	@ 0x4c
 8003016:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003018:	e9cd 3613 	strd	r3, r6, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800301c:	f001 fe66 	bl	8004cec <HAL_ADC_ConfigChannel>
 8003020:	4605      	mov	r5, r0
 8003022:	b108      	cbz	r0, 8003028 <main+0x380>
 8003024:	b672      	cpsid	i
  while (1)
 8003026:	e7fe      	b.n	8003026 <main+0x37e>
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003028:	4c42      	ldr	r4, [pc, #264]	@ (8003134 <main+0x48c>)
  ADC_MultiModeTypeDef multimode = {0};
 800302a:	900e      	str	r0, [sp, #56]	@ 0x38
 800302c:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8003030:	4601      	mov	r1, r0
 8003032:	2218      	movs	r2, #24
 8003034:	a813      	add	r0, sp, #76	@ 0x4c
 8003036:	f007 fdc1 	bl	800abbc <memset>
  hadc3.Instance = ADC3;
 800303a:	4b3f      	ldr	r3, [pc, #252]	@ (8003138 <main+0x490>)
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800303c:	f884 5020 	strb.w	r5, [r4, #32]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003040:	4620      	mov	r0, r4
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003042:	e9c4 650a 	strd	r6, r5, [r4, #40]	@ 0x28
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003046:	e9c4 3500 	strd	r3, r5, [r4]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800304a:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800304e:	e9c4 5704 	strd	r5, r7, [r4, #16]
  hadc3.Init.NbrOfConversion = 1;
 8003052:	61e6      	str	r6, [r4, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003054:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8003058:	8325      	strh	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800305a:	6365      	str	r5, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800305c:	f001 fb44 	bl	80046e8 <HAL_ADC_Init>
 8003060:	b108      	cbz	r0, 8003066 <main+0x3be>
 8003062:	b672      	cpsid	i
  while (1)
 8003064:	e7fe      	b.n	8003064 <main+0x3bc>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003066:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8003068:	a90c      	add	r1, sp, #48	@ 0x30
 800306a:	4620      	mov	r0, r4
 800306c:	f001 ffc2 	bl	8004ff4 <HAL_ADCEx_MultiModeConfigChannel>
 8003070:	b108      	cbz	r0, 8003076 <main+0x3ce>
 8003072:	b672      	cpsid	i
  while (1)
 8003074:	e7fe      	b.n	8003074 <main+0x3cc>
  sConfig.Channel = ADC_CHANNEL_12;
 8003076:	230c      	movs	r3, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003078:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  sConfig.Offset = 0;
 800307c:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003080:	a913      	add	r1, sp, #76	@ 0x4c
 8003082:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003084:	e9cd 3613 	strd	r3, r6, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003088:	f001 fe30 	bl	8004cec <HAL_ADC_ConfigChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	b108      	cbz	r0, 8003094 <main+0x3ec>
 8003090:	b672      	cpsid	i
  while (1)
 8003092:	e7fe      	b.n	8003092 <main+0x3ea>
  hspi2.Instance = SPI2;
 8003094:	4829      	ldr	r0, [pc, #164]	@ (800313c <main+0x494>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003096:	492a      	ldr	r1, [pc, #168]	@ (8003140 <main+0x498>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003098:	6083      	str	r3, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800309a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800309e:	e9c0 1200 	strd	r1, r2, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80030a2:	f44f 7240 	mov.w	r2, #768	@ 0x300
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030a6:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80030aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030ae:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 80030b2:	2207      	movs	r2, #7
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80030b4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80030b8:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030bc:	6143      	str	r3, [r0, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030be:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80030c0:	2308      	movs	r3, #8
 80030c2:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80030c4:	f003 f92f 	bl	8006326 <HAL_SPI_Init>
 80030c8:	4607      	mov	r7, r0
 80030ca:	b108      	cbz	r0, 80030d0 <main+0x428>
 80030cc:	b672      	cpsid	i
  while (1)
 80030ce:	e7fe      	b.n	80030ce <main+0x426>
  osThreadDef(SpiFlash, StartSpiFlash, osPriorityIdle, 0, 1024);
 80030d0:	4c1c      	ldr	r4, [pc, #112]	@ (8003144 <main+0x49c>)
 80030d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030d4:	ad05      	add	r5, sp, #20
 80030d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80030dc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  SpiFlashHandle = osThreadCreate(osThread(SpiFlash), NULL);
 80030e0:	4639      	mov	r1, r7
 80030e2:	a805      	add	r0, sp, #20
 80030e4:	f004 fa72 	bl	80075cc <osThreadCreate>
 80030e8:	4b17      	ldr	r3, [pc, #92]	@ (8003148 <main+0x4a0>)
  osThreadDef(GPS, StartGPS, osPriorityIdle, 0, 480);
 80030ea:	f104 060c 	add.w	r6, r4, #12
  SpiFlashHandle = osThreadCreate(osThread(SpiFlash), NULL);
 80030ee:	6018      	str	r0, [r3, #0]
  osThreadDef(GPS, StartGPS, osPriorityIdle, 0, 480);
 80030f0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80030f2:	ad0c      	add	r5, sp, #48	@ 0x30
 80030f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030f6:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80030fa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 80030fe:	4639      	mov	r1, r7
 8003100:	a80c      	add	r0, sp, #48	@ 0x30
 8003102:	f004 fa63 	bl	80075cc <osThreadCreate>
 8003106:	4b11      	ldr	r3, [pc, #68]	@ (800314c <main+0x4a4>)
  osThreadDef(GSM, StartGSM, osPriorityIdle, 0, 1024);
 8003108:	3428      	adds	r4, #40	@ 0x28
  GPSHandle = osThreadCreate(osThread(GPS), NULL);
 800310a:	6018      	str	r0, [r3, #0]
  osThreadDef(GSM, StartGSM, osPriorityIdle, 0, 1024);
 800310c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800310e:	ad13      	add	r5, sp, #76	@ 0x4c
 8003110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003112:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003116:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  GSMHandle = osThreadCreate(osThread(GSM), NULL);
 800311a:	4639      	mov	r1, r7
 800311c:	a813      	add	r0, sp, #76	@ 0x4c
 800311e:	f004 fa55 	bl	80075cc <osThreadCreate>
 8003122:	4b0b      	ldr	r3, [pc, #44]	@ (8003150 <main+0x4a8>)
 8003124:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003126:	f004 fa4c 	bl	80075c2 <osKernelStart>
  while (1)
 800312a:	e7fe      	b.n	800312a <main+0x482>
 800312c:	20001650 	.word	0x20001650
 8003130:	50000100 	.word	0x50000100
 8003134:	20001600 	.word	0x20001600
 8003138:	50000400 	.word	0x50000400
 800313c:	20001490 	.word	0x20001490
 8003140:	40003800 	.word	0x40003800
 8003144:	0800ea98 	.word	0x0800ea98
 8003148:	200011dc 	.word	0x200011dc
 800314c:	200011d8 	.word	0x200011d8
 8003150:	200011d4 	.word	0x200011d4

08003154 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM2) {
 8003154:	6803      	ldr	r3, [r0, #0]
 8003156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800315a:	d101      	bne.n	8003160 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 800315c:	f001 ba68 	b.w	8004630 <HAL_IncTick>
}
 8003160:	4770      	bx	lr

08003162 <Error_Handler>:
 8003162:	b672      	cpsid	i
  while (1)
 8003164:	e7fe      	b.n	8003164 <Error_Handler+0x2>
	...

08003168 <W25_ReadStatusReg1>:
	W25_CS_DISABLE();
	W25_DelayWhileBusy(CHIP_ERASE_TIMEOUT);
	return retval;
} // W25_ChipErase()

uint8_t W25_ReadStatusReg1(void) {
 8003168:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 800316a:	2305      	movs	r3, #5
	uint8_t status_reg1;
	int retval;
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800316c:	2200      	movs	r2, #0
 800316e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003172:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 8003176:	f88d 3006 	strb.w	r3, [sp, #6]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800317a:	f002 f9b9 	bl	80054f0 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Read Status Reg 1 command
 800317e:	4810      	ldr	r0, [pc, #64]	@ (80031c0 <W25_ReadStatusReg1+0x58>)
 8003180:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003184:	2201      	movs	r2, #1
 8003186:	f10d 0106 	add.w	r1, sp, #6
 800318a:	f003 f93a 	bl	8006402 <HAL_SPI_Transmit>
	if(retval == HAL_OK)
 800318e:	4604      	mov	r4, r0
 8003190:	b940      	cbnz	r0, 80031a4 <W25_ReadStatusReg1+0x3c>
	retval = HAL_SPI_Receive(&hspi1, &status_reg1, sizeof(status_reg1), TIMEOUT);
 8003192:	480b      	ldr	r0, [pc, #44]	@ (80031c0 <W25_ReadStatusReg1+0x58>)
 8003194:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003198:	2201      	movs	r2, #1
 800319a:	f10d 0107 	add.w	r1, sp, #7
 800319e:	f003 fb2a 	bl	80067f6 <HAL_SPI_Receive>
 80031a2:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 80031a4:	2201      	movs	r2, #1
 80031a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80031aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031ae:	f002 f99f 	bl	80054f0 <HAL_GPIO_WritePin>
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 80031b2:	b91c      	cbnz	r4, 80031bc <W25_ReadStatusReg1+0x54>
 80031b4:	f89d 0007 	ldrb.w	r0, [sp, #7]
} // W25_ReadStatusReg1()
 80031b8:	b002      	add	sp, #8
 80031ba:	bd10      	pop	{r4, pc}
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 80031bc:	20ff      	movs	r0, #255	@ 0xff
 80031be:	e7fb      	b.n	80031b8 <W25_ReadStatusReg1+0x50>
 80031c0:	200014f4 	.word	0x200014f4

080031c4 <W25_Busy>:

int W25_Busy(void)
{
 80031c4:	b508      	push	{r3, lr}
	return (W25_ReadStatusReg1() & W25_STATUS1_BUSY);
 80031c6:	f7ff ffcf 	bl	8003168 <W25_ReadStatusReg1>
}
 80031ca:	f000 0001 	and.w	r0, r0, #1
 80031ce:	bd08      	pop	{r3, pc}

080031d0 <W25_DelayWhileBusy>:

int W25_DelayWhileBusy(uint32_t msTimeout)
{
 80031d0:	b570      	push	{r4, r5, r6, lr}
 80031d2:	4605      	mov	r5, r0
	uint32_t initial_count = HAL_GetTick();
 80031d4:	f001 fa38 	bl	8004648 <HAL_GetTick>
 80031d8:	4606      	mov	r6, r0
	int busy;
	uint32_t deltaticks;
	uint32_t count = 0;
	do {
	busy = W25_Busy();
 80031da:	f7ff fff3 	bl	80031c4 <W25_Busy>
 80031de:	4604      	mov	r4, r0
	deltaticks = HAL_GetTick() - initial_count;
 80031e0:	f001 fa32 	bl	8004648 <HAL_GetTick>
 80031e4:	1b83      	subs	r3, r0, r6
	count++;
	} while(busy && deltaticks < msTimeout);
 80031e6:	b114      	cbz	r4, 80031ee <W25_DelayWhileBusy+0x1e>
 80031e8:	42ab      	cmp	r3, r5
 80031ea:	d3f6      	bcc.n	80031da <W25_DelayWhileBusy+0xa>
	int retval = busy ? HAL_TIMEOUT:HAL_OK;
 80031ec:	2403      	movs	r4, #3
	return retval;
}
 80031ee:	4620      	mov	r0, r4
 80031f0:	bd70      	pop	{r4, r5, r6, pc}

080031f2 <W25_Reset>:
void W25_Reset(){
 80031f2:	b508      	push	{r3, lr}
	W25_CS_ENABLE();
 80031f4:	2200      	movs	r2, #0
 80031f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80031fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031fe:	f002 f977 	bl	80054f0 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 8003202:	2201      	movs	r2, #1
 8003204:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800320c:	f002 f970 	bl	80054f0 <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 8003210:	2200      	movs	r2, #0
 8003212:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003216:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800321a:	f002 f969 	bl	80054f0 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 800321e:	2201      	movs	r2, #1
 8003220:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003224:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003228:	f002 f962 	bl	80054f0 <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 800322c:	2200      	movs	r2, #0
 800322e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003232:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003236:	f002 f95b 	bl	80054f0 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
}
 800323a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	W25_CS_DISABLE();
 800323e:	2201      	movs	r2, #1
 8003240:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003248:	f002 b952 	b.w	80054f0 <HAL_GPIO_WritePin>

0800324c <W25_ReadJedecID>:

int W25_ReadJedecID() {
 800324c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800324e:	b08d      	sub	sp, #52	@ 0x34
	int retval;
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 8003250:	239f      	movs	r3, #159	@ 0x9f
	uint8_t jdec_id[4];
	char result[11];
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003252:	2200      	movs	r2, #0
 8003254:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 800325c:	f88d 300b 	strb.w	r3, [sp, #11]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003260:	f002 f946 	bl	80054f0 <HAL_GPIO_WritePin>
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 8003264:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	aa03      	add	r2, sp, #12
 800326c:	2304      	movs	r3, #4
 800326e:	f10d 010b 	add.w	r1, sp, #11
 8003272:	4820      	ldr	r0, [pc, #128]	@ (80032f4 <W25_ReadJedecID+0xa8>)
 8003274:	f003 f98f 	bl	8006596 <HAL_SPI_TransmitReceive>
	W25_CS_DISABLE();
 8003278:	2201      	movs	r2, #1
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 800327a:	4605      	mov	r5, r0
	W25_CS_DISABLE();
 800327c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003280:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003284:	f002 f934 	bl	80054f0 <HAL_GPIO_WritePin>
	char spi_flash_intro[] = "Flash ID received: ";
 8003288:	4b1b      	ldr	r3, [pc, #108]	@ (80032f8 <W25_ReadJedecID+0xac>)
 800328a:	aa07      	add	r2, sp, #28
 800328c:	f103 0710 	add.w	r7, r3, #16
 8003290:	4616      	mov	r6, r2
 8003292:	6818      	ldr	r0, [r3, #0]
 8003294:	6859      	ldr	r1, [r3, #4]
 8003296:	4614      	mov	r4, r2
 8003298:	c403      	stmia	r4!, {r0, r1}
 800329a:	3308      	adds	r3, #8
 800329c:	42bb      	cmp	r3, r7
 800329e:	4622      	mov	r2, r4
 80032a0:	d1f7      	bne.n	8003292 <W25_ReadJedecID+0x46>
 80032a2:	6818      	ldr	r0, [r3, #0]
 80032a4:	6020      	str	r0, [r4, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_intro, strlen(spi_flash_intro), 1000);
 80032a6:	4630      	mov	r0, r6
 80032a8:	f7fc fff2 	bl	8000290 <strlen>
 80032ac:	4631      	mov	r1, r6
 80032ae:	b282      	uxth	r2, r0
 80032b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032b4:	4811      	ldr	r0, [pc, #68]	@ (80032fc <W25_ReadJedecID+0xb0>)
 80032b6:	f004 f841 	bl	800733c <HAL_UART_Transmit>

	sprintf(result, "%02X, %02X, %02X", jdec_id[1], jdec_id[2], jdec_id[3]);
 80032ba:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80032be:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	490e      	ldr	r1, [pc, #56]	@ (8003300 <W25_ReadJedecID+0xb4>)
 80032c6:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80032ca:	a804      	add	r0, sp, #16
 80032cc:	f007 fbae 	bl	800aa2c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) result, 11, 1000);
 80032d0:	a904      	add	r1, sp, #16
 80032d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032d6:	220b      	movs	r2, #11
 80032d8:	4808      	ldr	r0, [pc, #32]	@ (80032fc <W25_ReadJedecID+0xb0>)
 80032da:	f004 f82f 	bl	800733c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r", 1, 1000);
 80032de:	4909      	ldr	r1, [pc, #36]	@ (8003304 <W25_ReadJedecID+0xb8>)
 80032e0:	4806      	ldr	r0, [pc, #24]	@ (80032fc <W25_ReadJedecID+0xb0>)
 80032e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032e6:	2201      	movs	r2, #1
 80032e8:	f004 f828 	bl	800733c <HAL_UART_Transmit>
	return retval;
} // W25_ReadJEDECID()
 80032ec:	4628      	mov	r0, r5
 80032ee:	b00d      	add	sp, #52	@ 0x34
 80032f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032f2:	bf00      	nop
 80032f4:	200014f4 	.word	0x200014f4
 80032f8:	0800f967 	.word	0x0800f967
 80032fc:	200013bc 	.word	0x200013bc
 8003300:	0800f954 	.word	0x0800f954
 8003304:	0800f965 	.word	0x0800f965

08003308 <W25_WriteEnable>:

	return retval;
} // W25_ReadUniqueID()


int W25_WriteEnable(void) {
 8003308:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 800330a:	2306      	movs	r3, #6
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800330c:	2200      	movs	r2, #0
 800330e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003312:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 8003316:	f88d 3007 	strb.w	r3, [sp, #7]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800331a:	f002 f8e9 	bl	80054f0 <HAL_GPIO_WritePin>
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 800331e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003322:	f10d 0107 	add.w	r1, sp, #7
 8003326:	2201      	movs	r2, #1
 8003328:	4806      	ldr	r0, [pc, #24]	@ (8003344 <W25_WriteEnable+0x3c>)
 800332a:	f003 f86a 	bl	8006402 <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 800332e:	2201      	movs	r2, #1
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 8003330:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003332:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800333a:	f002 f8d9 	bl	80054f0 <HAL_GPIO_WritePin>
	return retval;
} // W25_WriteEnable()
 800333e:	4620      	mov	r0, r4
 8003340:	b002      	add	sp, #8
 8003342:	bd10      	pop	{r4, pc}
 8003344:	200014f4 	.word	0x200014f4

08003348 <W25_SectorErase>:

int W25_SectorErase(uint32_t address)
{
 8003348:	b513      	push	{r0, r1, r4, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_SECTOR_ERASE,address>>16,address>>8,address};
 800334a:	2320      	movs	r3, #32
 800334c:	f88d 3004 	strb.w	r3, [sp, #4]
 8003350:	0c03      	lsrs	r3, r0, #16
 8003352:	ba40      	rev16	r0, r0
 8003354:	f88d 3005 	strb.w	r3, [sp, #5]
 8003358:	f8ad 0006 	strh.w	r0, [sp, #6]
	W25_WriteEnable(); // Make sure we can write...
 800335c:	f7ff ffd4 	bl	8003308 <W25_WriteEnable>
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003360:	2200      	movs	r2, #0
 8003362:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003366:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800336a:	f002 f8c1 	bl	80054f0 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 800336e:	2204      	movs	r2, #4
 8003370:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003374:	eb0d 0102 	add.w	r1, sp, r2
 8003378:	4808      	ldr	r0, [pc, #32]	@ (800339c <W25_SectorErase+0x54>)
 800337a:	f003 f842 	bl	8006402 <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 800337e:	2201      	movs	r2, #1
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 8003380:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003382:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003386:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800338a:	f002 f8b1 	bl	80054f0 <HAL_GPIO_WritePin>
	W25_DelayWhileBusy(SECTOR_ERASE_TIMEOUT);
 800338e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003392:	f7ff ff1d 	bl	80031d0 <W25_DelayWhileBusy>
	return retval;
} // W25_SectorErase()
 8003396:	4620      	mov	r0, r4
 8003398:	b002      	add	sp, #8
 800339a:	bd10      	pop	{r4, pc}
 800339c:	200014f4 	.word	0x200014f4

080033a0 <W25_PageProgram>:

int W25_PageProgram(uint32_t address, uint8_t *buf, uint32_t count)
{
 80033a0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80033a4:	4606      	mov	r6, r0
 80033a6:	4688      	mov	r8, r1
 80033a8:	4617      	mov	r7, r2
	int retval = HAL_OK;
	W25_WriteEnable(); // Make sure we can write...
 80033aa:	f7ff ffad 	bl	8003308 <W25_WriteEnable>
	while(count) {
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 80033ae:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8003430 <W25_PageProgram+0x90>
	int retval = HAL_OK;
 80033b2:	2400      	movs	r4, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 80033b4:	f04f 0902 	mov.w	r9, #2
	while(count) {
 80033b8:	b91f      	cbnz	r7, 80033c2 <W25_PageProgram+0x22>
		address += count_this_pass;
		buf += count_this_pass;
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
	}
	return retval;
} 
 80033ba:	4620      	mov	r0, r4
 80033bc:	b002      	add	sp, #8
 80033be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 80033c2:	b2f5      	uxtb	r5, r6
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 80033c4:	0c33      	lsrs	r3, r6, #16
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 80033c6:	f5c5 7580 	rsb	r5, r5, #256	@ 0x100
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 80033ca:	42bd      	cmp	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 80033cc:	f88d 3005 	strb.w	r3, [sp, #5]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80033d0:	f04f 0200 	mov.w	r2, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 80033d4:	ba73      	rev16	r3, r6
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80033d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80033da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 80033de:	f8ad 3006 	strh.w	r3, [sp, #6]
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 80033e2:	bf28      	it	cs
 80033e4:	463d      	movcs	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 80033e6:	f88d 9004 	strb.w	r9, [sp, #4]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80033ea:	f002 f881 	bl	80054f0 <HAL_GPIO_WritePin>
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 80033ee:	2204      	movs	r2, #4
 80033f0:	480f      	ldr	r0, [pc, #60]	@ (8003430 <W25_PageProgram+0x90>)
 80033f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033f6:	eb0d 0102 	add.w	r1, sp, r2
 80033fa:	f003 f802 	bl	8006402 <HAL_SPI_Transmit>
		if(retval == HAL_OK)
 80033fe:	4604      	mov	r4, r0
 8003400:	b938      	cbnz	r0, 8003412 <W25_PageProgram+0x72>
		  retval = HAL_SPI_Transmit(&hspi1, buf, count_this_pass, TIMEOUT); // Write page data
 8003402:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003406:	b2aa      	uxth	r2, r5
 8003408:	4641      	mov	r1, r8
 800340a:	4650      	mov	r0, sl
 800340c:	f002 fff9 	bl	8006402 <HAL_SPI_Transmit>
 8003410:	4604      	mov	r4, r0
		W25_CS_DISABLE();
 8003412:	2201      	movs	r2, #1
 8003414:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003418:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800341c:	f002 f868 	bl	80054f0 <HAL_GPIO_WritePin>
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 8003420:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		count -= count_this_pass;
 8003424:	1b7f      	subs	r7, r7, r5
		address += count_this_pass;
 8003426:	442e      	add	r6, r5
		buf += count_this_pass;
 8003428:	44a8      	add	r8, r5
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 800342a:	f7ff fed1 	bl	80031d0 <W25_DelayWhileBusy>
 800342e:	e7c3      	b.n	80033b8 <W25_PageProgram+0x18>
 8003430:	200014f4 	.word	0x200014f4

08003434 <W25_ReadData>:

// Winbond 8.2.6 Read Data (03h)
// The only limit for quantity of data is memory / device size
int W25_ReadData(uint32_t address, uint8_t *buf, int bufSize)
{
 8003434:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 8003436:	2303      	movs	r3, #3
 8003438:	f88d 3004 	strb.w	r3, [sp, #4]
 800343c:	0c03      	lsrs	r3, r0, #16
 800343e:	ba40      	rev16	r0, r0
 8003440:	f8ad 0006 	strh.w	r0, [sp, #6]
{
 8003444:	460d      	mov	r5, r1
	//printf("+%s(Addr 0x%06X, buf 0x%08X, Len 0x%04X)\r\n",__func__,address,buf,bufSize);
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800344a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
{
 800344e:	4616      	mov	r6, r2
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003450:	2200      	movs	r2, #0
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 8003452:	f88d 3005 	strb.w	r3, [sp, #5]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003456:	f002 f84b 	bl	80054f0 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr), 500); // Send Read Data command with address
 800345a:	2204      	movs	r2, #4
 800345c:	480d      	ldr	r0, [pc, #52]	@ (8003494 <W25_ReadData+0x60>)
 800345e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003462:	eb0d 0102 	add.w	r1, sp, r2
 8003466:	f002 ffcc 	bl	8006402 <HAL_SPI_Transmit>
	if(retval != HAL_OK) {
 800346a:	4604      	mov	r4, r0
 800346c:	b978      	cbnz	r0, 800348e <W25_ReadData+0x5a>
		return retval;
	}
	//memset(buf,0,bufSize); // Buffer is transmitted during receive
	retval = HAL_SPI_Receive(&hspi1, buf, bufSize, 2000); // need longer time-outs when using slow SPI clock
 800346e:	4809      	ldr	r0, [pc, #36]	@ (8003494 <W25_ReadData+0x60>)
 8003470:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003474:	b2b2      	uxth	r2, r6
 8003476:	4629      	mov	r1, r5
 8003478:	f003 f9bd 	bl	80067f6 <HAL_SPI_Receive>
	if(retval != HAL_OK)
 800347c:	4604      	mov	r4, r0
 800347e:	b130      	cbz	r0, 800348e <W25_ReadData+0x5a>

	W25_CS_DISABLE();
 8003480:	2201      	movs	r2, #1
 8003482:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800348a:	f002 f831 	bl	80054f0 <HAL_GPIO_WritePin>

	return retval;
} // W25_ReadData()
 800348e:	4620      	mov	r0, r4
 8003490:	b002      	add	sp, #8
 8003492:	bd70      	pop	{r4, r5, r6, pc}
 8003494:	200014f4 	.word	0x200014f4

08003498 <IsPageValid>:


// Function to check if a page contains valid data
int IsPageValid(uint8_t *page) {
 8003498:	b510      	push	{r4, lr}
    char *last_semicolon = strrchr((char *)page, ';'); // Find the last semicolon
 800349a:	213b      	movs	r1, #59	@ 0x3b
 800349c:	f007 fbc8 	bl	800ac30 <strrchr>
    if (!last_semicolon) {
 80034a0:	4604      	mov	r4, r0
 80034a2:	b190      	cbz	r0, 80034ca <IsPageValid+0x32>
        return 0; // No semicolon found, invalid page
    }

    char *last_param = last_semicolon + 1; // Last parameter starts after the last semicolon
    size_t len = strlen(last_param);
 80034a4:	3001      	adds	r0, #1
 80034a6:	f7fc fef3 	bl	8000290 <strlen>

    // Ensure the last parameter is exactly 6 characters and numeric
    if (len < 6) {
 80034aa:	2805      	cmp	r0, #5
 80034ac:	d90d      	bls.n	80034ca <IsPageValid+0x32>
 80034ae:	1da2      	adds	r2, r4, #6
        return 0; // Too short to be valid
    }

    for (int i = 0; i < 6; ++i) {
        if ((last_param[i] < '0' || last_param[i] > '9' ) &&
 80034b0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80034b4:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80034b8:	2909      	cmp	r1, #9
 80034ba:	d902      	bls.n	80034c2 <IsPageValid+0x2a>
 80034bc:	3b61      	subs	r3, #97	@ 0x61
 80034be:	2b05      	cmp	r3, #5
 80034c0:	d803      	bhi.n	80034ca <IsPageValid+0x32>
    for (int i = 0; i < 6; ++i) {
 80034c2:	4294      	cmp	r4, r2
 80034c4:	d1f4      	bne.n	80034b0 <IsPageValid+0x18>
                (last_param[i] < 'a' || last_param[i] > 'f')) {
            return 0; // Not numeric
        }
    }

    return 1; // Page contains valid data
 80034c6:	2001      	movs	r0, #1
}
 80034c8:	bd10      	pop	{r4, pc}
        return 0; // No semicolon found, invalid page
 80034ca:	2000      	movs	r0, #0
 80034cc:	e7fc      	b.n	80034c8 <IsPageValid+0x30>
	...

080034d0 <UpdatePageAddress>:


// Function to update the last parameter of the page (address)
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 80034d0:	b513      	push	{r0, r1, r4, lr}
 80034d2:	460b      	mov	r3, r1
 80034d4:	4604      	mov	r4, r0
    char new_address_str[7];
    snprintf(new_address_str, sizeof(new_address_str), "%06lx", new_address);
 80034d6:	4a08      	ldr	r2, [pc, #32]	@ (80034f8 <UpdatePageAddress+0x28>)
 80034d8:	2107      	movs	r1, #7
 80034da:	4668      	mov	r0, sp
 80034dc:	f007 fa72 	bl	800a9c4 <sniprintf>
    memcpy(page + strlen((char *)page) - 6, new_address_str, 6); // Overwrite last 6 characters
 80034e0:	4620      	mov	r0, r4
 80034e2:	f7fc fed5 	bl	8000290 <strlen>
 80034e6:	1f83      	subs	r3, r0, #6
 80034e8:	9800      	ldr	r0, [sp, #0]
 80034ea:	50e0      	str	r0, [r4, r3]
 80034ec:	18e2      	adds	r2, r4, r3
 80034ee:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80034f2:	8093      	strh	r3, [r2, #4]
}
 80034f4:	b002      	add	sp, #8
 80034f6:	bd10      	pop	{r4, pc}
 80034f8:	0800f97b 	.word	0x0800f97b

080034fc <W25_ShiftLeftFlashDataByPage>:

int W25_ShiftLeftFlashDataByPage(void) {
 80034fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003500:	b08f      	sub	sp, #60	@ 0x3c
    uint32_t current_sector_start = FLASH_START_ADDRESS;

    while (current_sector_start < FLASH_END_ADDRESS) {
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;

        W25_Reset();
 8003502:	f7ff fe76 	bl	80031f2 <W25_Reset>
        // Step 1: Read the entire current sector into the buffer
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003506:	496a      	ldr	r1, [pc, #424]	@ (80036b0 <W25_ShiftLeftFlashDataByPage+0x1b4>)
 8003508:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800350c:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 8003510:	f7ff ff90 	bl	8003434 <W25_ReadData>
 8003514:	b138      	cbz	r0, 8003526 <W25_ShiftLeftFlashDataByPage+0x2a>
        	Debug_printf("READING ALL THE SECTOR: ERROR\n");
 8003516:	4867      	ldr	r0, [pc, #412]	@ (80036b4 <W25_ShiftLeftFlashDataByPage+0x1b8>)
        }

        // Step 5: Erase the current sector
        W25_Reset();
        if (W25_SectorErase(current_sector_start) != HAL_OK) {
        	Debug_printf("Erase ALL CURRENT SECTOR: ERROR\n");
 8003518:	f000 ffd6 	bl	80044c8 <Debug_printf>
            return HAL_ERROR; // Exit if read fails
 800351c:	2401      	movs	r4, #1
        // Move to the next sector
        current_sector_start = next_sector_start;
    }

    return HAL_OK;
}
 800351e:	4620      	mov	r0, r4
 8003520:	b00f      	add	sp, #60	@ 0x3c
 8003522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        	char spi_flash_data_intro[] = "First page of Flash DATA at Reading All Sector: \n";
 8003526:	4b64      	ldr	r3, [pc, #400]	@ (80036b8 <W25_ShiftLeftFlashDataByPage+0x1bc>)
 8003528:	aa01      	add	r2, sp, #4
 800352a:	f103 0630 	add.w	r6, r3, #48	@ 0x30
 800352e:	4614      	mov	r4, r2
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	6859      	ldr	r1, [r3, #4]
 8003534:	4615      	mov	r5, r2
 8003536:	c503      	stmia	r5!, {r0, r1}
 8003538:	3308      	adds	r3, #8
 800353a:	42b3      	cmp	r3, r6
 800353c:	462a      	mov	r2, r5
 800353e:	d1f7      	bne.n	8003530 <W25_ShiftLeftFlashDataByPage+0x34>
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	802b      	strh	r3, [r5, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003544:	4620      	mov	r0, r4
 8003546:	f7fc fea3 	bl	8000290 <strlen>
			HAL_UART_Transmit(&huart1, current_sector_buffer, 128, 1000);
 800354a:	f8df 8164 	ldr.w	r8, [pc, #356]	@ 80036b0 <W25_ShiftLeftFlashDataByPage+0x1b4>
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 800354e:	4f5b      	ldr	r7, [pc, #364]	@ (80036bc <W25_ShiftLeftFlashDataByPage+0x1c0>)
				Debug_printf("\n");
 8003550:	f8df a18c 	ldr.w	sl, [pc, #396]	@ 80036e0 <W25_ShiftLeftFlashDataByPage+0x1e4>
			HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003554:	b282      	uxth	r2, r0
 8003556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800355a:	4621      	mov	r1, r4
 800355c:	4857      	ldr	r0, [pc, #348]	@ (80036bc <W25_ShiftLeftFlashDataByPage+0x1c0>)
 800355e:	f003 feed 	bl	800733c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, current_sector_buffer, 128, 1000);
 8003562:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003566:	2280      	movs	r2, #128	@ 0x80
 8003568:	4641      	mov	r1, r8
 800356a:	4854      	ldr	r0, [pc, #336]	@ (80036bc <W25_ShiftLeftFlashDataByPage+0x1c0>)
 800356c:	f003 fee6 	bl	800733c <HAL_UART_Transmit>
			Debug_printf("\n\n");
 8003570:	4853      	ldr	r0, [pc, #332]	@ (80036c0 <W25_ShiftLeftFlashDataByPage+0x1c4>)
 8003572:	f000 ffa9 	bl	80044c8 <Debug_printf>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 8003576:	4645      	mov	r5, r8
 8003578:	2600      	movs	r6, #0
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 800357a:	46a9      	mov	r9, r5
 800357c:	3580      	adds	r5, #128	@ 0x80
 800357e:	4628      	mov	r0, r5
 8003580:	f7ff ff8a 	bl	8003498 <IsPageValid>
 8003584:	46b3      	mov	fp, r6
 8003586:	3680      	adds	r6, #128	@ 0x80
            	Debug_printf("------VALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003588:	4631      	mov	r1, r6
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 800358a:	2800      	cmp	r0, #0
 800358c:	d045      	beq.n	800361a <W25_ShiftLeftFlashDataByPage+0x11e>
            	Debug_printf("------VALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 800358e:	484d      	ldr	r0, [pc, #308]	@ (80036c4 <W25_ShiftLeftFlashDataByPage+0x1c8>)
 8003590:	f000 ff9a 	bl	80044c8 <Debug_printf>
            	char spi_flash_data_intro[] = "Valid Page Data: \n";
 8003594:	4b4c      	ldr	r3, [pc, #304]	@ (80036c8 <W25_ShiftLeftFlashDataByPage+0x1cc>)
 8003596:	4622      	mov	r2, r4
 8003598:	f103 0e10 	add.w	lr, r3, #16
 800359c:	6818      	ldr	r0, [r3, #0]
 800359e:	6859      	ldr	r1, [r3, #4]
 80035a0:	4694      	mov	ip, r2
 80035a2:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 80035a6:	3308      	adds	r3, #8
 80035a8:	4573      	cmp	r3, lr
 80035aa:	4662      	mov	r2, ip
 80035ac:	d1f6      	bne.n	800359c <W25_ShiftLeftFlashDataByPage+0xa0>
 80035ae:	8819      	ldrh	r1, [r3, #0]
 80035b0:	789b      	ldrb	r3, [r3, #2]
 80035b2:	f8ac 1000 	strh.w	r1, [ip]
 80035b6:	f88c 3002 	strb.w	r3, [ip, #2]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 80035ba:	4620      	mov	r0, r4
 80035bc:	f7fc fe68 	bl	8000290 <strlen>
 80035c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035c4:	b282      	uxth	r2, r0
 80035c6:	4621      	mov	r1, r4
 80035c8:	4638      	mov	r0, r7
 80035ca:	f003 feb7 	bl	800733c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, current_sector_buffer + offset+ PAGE_SIZE, 128, 1000);
 80035ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035d2:	2280      	movs	r2, #128	@ 0x80
 80035d4:	4629      	mov	r1, r5
 80035d6:	4638      	mov	r0, r7
 80035d8:	f003 feb0 	bl	800733c <HAL_UART_Transmit>
				Debug_printf("\n");
 80035dc:	4650      	mov	r0, sl
 80035de:	f000 ff73 	bl	80044c8 <Debug_printf>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 80035e2:	4629      	mov	r1, r5
 80035e4:	2280      	movs	r2, #128	@ 0x80
 80035e6:	4648      	mov	r0, r9
 80035e8:	f008 f93c 	bl	800b864 <memcpy>
                UpdatePageAddress(current_sector_buffer + offset, current_sector_start + offset);
 80035ec:	f50b 5140 	add.w	r1, fp, #12288	@ 0x3000
 80035f0:	4648      	mov	r0, r9
 80035f2:	f7ff ff6d 	bl	80034d0 <UpdatePageAddress>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 80035f6:	f5b6 6f78 	cmp.w	r6, #3968	@ 0xf80
 80035fa:	d1be      	bne.n	800357a <W25_ShiftLeftFlashDataByPage+0x7e>
        	memset(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), 0xFF, PAGE_SIZE); // Invalidate the last page
 80035fc:	2280      	movs	r2, #128	@ 0x80
 80035fe:	21ff      	movs	r1, #255	@ 0xff
 8003600:	4832      	ldr	r0, [pc, #200]	@ (80036cc <W25_ShiftLeftFlashDataByPage+0x1d0>)
 8003602:	f007 fadb 	bl	800abbc <memset>
        W25_Reset();
 8003606:	f7ff fdf4 	bl	80031f2 <W25_Reset>
        if (W25_SectorErase(current_sector_start) != HAL_OK) {
 800360a:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 800360e:	f7ff fe9b 	bl	8003348 <W25_SectorErase>
 8003612:	4604      	mov	r4, r0
 8003614:	b388      	cbz	r0, 800367a <W25_ShiftLeftFlashDataByPage+0x17e>
        	Debug_printf("Erase ALL CURRENT SECTOR: ERROR\n");
 8003616:	482e      	ldr	r0, [pc, #184]	@ (80036d0 <W25_ShiftLeftFlashDataByPage+0x1d4>)
 8003618:	e77e      	b.n	8003518 <W25_ShiftLeftFlashDataByPage+0x1c>
            	Debug_printf("-------INVALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 800361a:	482e      	ldr	r0, [pc, #184]	@ (80036d4 <W25_ShiftLeftFlashDataByPage+0x1d8>)
 800361c:	f000 ff54 	bl	80044c8 <Debug_printf>
            	char spi_flash_data_intro[] = "Invalid Page Data: \n";
 8003620:	4b2d      	ldr	r3, [pc, #180]	@ (80036d8 <W25_ShiftLeftFlashDataByPage+0x1dc>)
 8003622:	4622      	mov	r2, r4
 8003624:	f103 0e10 	add.w	lr, r3, #16
 8003628:	6818      	ldr	r0, [r3, #0]
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	4694      	mov	ip, r2
 800362e:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8003632:	3308      	adds	r3, #8
 8003634:	4573      	cmp	r3, lr
 8003636:	4662      	mov	r2, ip
 8003638:	d1f6      	bne.n	8003628 <W25_ShiftLeftFlashDataByPage+0x12c>
 800363a:	6818      	ldr	r0, [r3, #0]
 800363c:	791b      	ldrb	r3, [r3, #4]
 800363e:	f8cc 0000 	str.w	r0, [ip]
 8003642:	f88c 3004 	strb.w	r3, [ip, #4]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003646:	4620      	mov	r0, r4
 8003648:	f7fc fe22 	bl	8000290 <strlen>
 800364c:	4621      	mov	r1, r4
 800364e:	b282      	uxth	r2, r0
 8003650:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003654:	4638      	mov	r0, r7
 8003656:	f003 fe71 	bl	800733c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, current_sector_buffer + offset +PAGE_SIZE, 128, 1000);
 800365a:	4629      	mov	r1, r5
 800365c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003660:	2280      	movs	r2, #128	@ 0x80
 8003662:	4638      	mov	r0, r7
 8003664:	f003 fe6a 	bl	800733c <HAL_UART_Transmit>
				Debug_printf("\n");
 8003668:	4650      	mov	r0, sl
 800366a:	f000 ff2d 	bl	80044c8 <Debug_printf>
                memset(current_sector_buffer + offset, 0xFF, PAGE_SIZE); // Invalidate the page
 800366e:	2280      	movs	r2, #128	@ 0x80
 8003670:	21ff      	movs	r1, #255	@ 0xff
 8003672:	4648      	mov	r0, r9
 8003674:	f007 faa2 	bl	800abbc <memset>
 8003678:	e7bd      	b.n	80035f6 <W25_ShiftLeftFlashDataByPage+0xfa>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 800367a:	4605      	mov	r5, r0
        	uint8_t *page_data = current_sector_buffer + offset;
 800367c:	eb08 0605 	add.w	r6, r8, r5
        	W25_Reset();
 8003680:	f7ff fdb7 	bl	80031f2 <W25_Reset>
        	if (IsPageValid(page_data)) {
 8003684:	4630      	mov	r0, r6
 8003686:	f7ff ff07 	bl	8003498 <IsPageValid>
 800368a:	b158      	cbz	r0, 80036a4 <W25_ShiftLeftFlashDataByPage+0x1a8>
        		if (W25_PageProgram(current_sector_start + offset, current_sector_buffer + offset, PAGE_SIZE) != HAL_OK) {
 800368c:	2280      	movs	r2, #128	@ 0x80
 800368e:	4631      	mov	r1, r6
 8003690:	f505 5040 	add.w	r0, r5, #12288	@ 0x3000
 8003694:	f7ff fe84 	bl	80033a0 <W25_PageProgram>
 8003698:	b120      	cbz	r0, 80036a4 <W25_ShiftLeftFlashDataByPage+0x1a8>
					Debug_printf("PAGE PROGRAM: ERROR at page offset %08lx\n", offset);
 800369a:	4810      	ldr	r0, [pc, #64]	@ (80036dc <W25_ShiftLeftFlashDataByPage+0x1e0>)
 800369c:	4629      	mov	r1, r5
 800369e:	f000 ff13 	bl	80044c8 <Debug_printf>
					return HAL_ERROR; // Exit if write fails
 80036a2:	e73b      	b.n	800351c <W25_ShiftLeftFlashDataByPage+0x20>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 80036a4:	3580      	adds	r5, #128	@ 0x80
 80036a6:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80036aa:	d1e7      	bne.n	800367c <W25_ShiftLeftFlashDataByPage+0x180>
 80036ac:	e737      	b.n	800351e <W25_ShiftLeftFlashDataByPage+0x22>
 80036ae:	bf00      	nop
 80036b0:	20001864 	.word	0x20001864
 80036b4:	0800f981 	.word	0x0800f981
 80036b8:	0800fa32 	.word	0x0800fa32
 80036bc:	200013bc 	.word	0x200013bc
 80036c0:	0800f81f 	.word	0x0800f81f
 80036c4:	0800f9a0 	.word	0x0800f9a0
 80036c8:	0800fa64 	.word	0x0800fa64
 80036cc:	200027e4 	.word	0x200027e4
 80036d0:	0800f9e7 	.word	0x0800f9e7
 80036d4:	0800f9c2 	.word	0x0800f9c2
 80036d8:	0800fa77 	.word	0x0800fa77
 80036dc:	0800fa08 	.word	0x0800fa08
 80036e0:	0800f820 	.word	0x0800f820

080036e4 <calculate_epoch_time_utc>:
		HAL_Delay(1000);
		memset(flashBufferTaxReceived, 0x00,128);
	}
}

uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 80036e4:	b500      	push	{lr}
    struct tm timeinfo;
    // Set up time structure
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 80036e6:	6883      	ldr	r3, [r0, #8]
uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 80036e8:	b08b      	sub	sp, #44	@ 0x2c
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 80036ea:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 80036ee:	9306      	str	r3, [sp, #24]
    timeinfo.tm_mon = date->Mon - 1;
 80036f0:	6843      	ldr	r3, [r0, #4]
 80036f2:	3b01      	subs	r3, #1
 80036f4:	9305      	str	r3, [sp, #20]
    timeinfo.tm_mday = date->Day;
 80036f6:	6803      	ldr	r3, [r0, #0]
 80036f8:	9304      	str	r3, [sp, #16]
    timeinfo.tm_hour = time->hour;
 80036fa:	680b      	ldr	r3, [r1, #0]
 80036fc:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = time->min;
 80036fe:	684b      	ldr	r3, [r1, #4]
 8003700:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = time->sec;
 8003702:	688b      	ldr	r3, [r1, #8]
 8003704:	9301      	str	r3, [sp, #4]
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary

    // Get the local epoch time and then adjust for timezone offset
    time_t local_epoch = mktime(&timeinfo);
 8003706:	a801      	add	r0, sp, #4
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary
 8003708:	f04f 33ff 	mov.w	r3, #4294967295
 800370c:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t local_epoch = mktime(&timeinfo);
 800370e:	f007 fb8f 	bl	800ae30 <mktime>
    return (uint32_t)(local_epoch + 25200); // Subtract timezone offset
}
 8003712:	f500 40c4 	add.w	r0, r0, #25088	@ 0x6200
 8003716:	3070      	adds	r0, #112	@ 0x70
 8003718:	b00b      	add	sp, #44	@ 0x2c
 800371a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003720 <format_rmc_data>:

void format_rmc_data(RMCSTRUCT *rmc_data, char *output_buffer, size_t buffer_size) {
 8003720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003724:	ed2d 8b04 	vpush	{d8-d9}
 8003728:	4604      	mov	r4, r0
 800372a:	b09b      	sub	sp, #108	@ 0x6c
 800372c:	e9cd 1218 	strd	r1, r2, [sp, #96]	@ 0x60
	//uart_transmit_string(&huart1, (uint8_t*) "Format RMC data");
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003730:	4601      	mov	r1, r0
 8003732:	3010      	adds	r0, #16
 8003734:	f7ff ffd6 	bl	80036e4 <calculate_epoch_time_utc>

    // Format all fields in a single line with semicolon separation, including date
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003738:	69a3      	ldr	r3, [r4, #24]
 800373a:	9314      	str	r3, [sp, #80]	@ 0x50
 800373c:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003740:	4607      	mov	r7, r0
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003742:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003744:	9315      	str	r3, [sp, #84]	@ 0x54
 8003746:	f7fc ff0f 	bl	8000568 <__aeabi_f2d>
 800374a:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 800374e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003750:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8003754:	f894 6040 	ldrb.w	r6, [r4, #64]	@ 0x40
 8003758:	f894 8050 	ldrb.w	r8, [r4, #80]	@ 0x50
 800375c:	f7fc ff04 	bl	8000568 <__aeabi_f2d>
 8003760:	e9d4 9a00 	ldrd	r9, sl, [r4]
 8003764:	ed94 8b0e 	vldr	d8, [r4, #56]	@ 0x38
 8003768:	ed94 9b12 	vldr	d9, [r4, #72]	@ 0x48
 800376c:	ed9d 7b16 	vldr	d7, [sp, #88]	@ 0x58
 8003770:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8003772:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8003776:	4602      	mov	r2, r0
 8003778:	460b      	mov	r3, r1
 800377a:	4811      	ldr	r0, [pc, #68]	@ (80037c0 <format_rmc_data+0xa0>)
 800377c:	4911      	ldr	r1, [pc, #68]	@ (80037c4 <format_rmc_data+0xa4>)
 800377e:	9608      	str	r6, [sp, #32]
 8003780:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003784:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003786:	4a10      	ldr	r2, [pc, #64]	@ (80037c8 <format_rmc_data+0xa8>)
 8003788:	f8cd 9008 	str.w	r9, [sp, #8]
 800378c:	2c00      	cmp	r4, #0
 800378e:	bf08      	it	eq
 8003790:	4601      	moveq	r1, r0
 8003792:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003796:	e9cd 5300 	strd	r5, r3, [sp]
 800379a:	e9cd 1712 	strd	r1, r7, [sp, #72]	@ 0x48
 800379e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80037a0:	ed8d 9b0a 	vstr	d9, [sp, #40]	@ 0x28
 80037a4:	ed8d 8b06 	vstr	d8, [sp, #24]
 80037a8:	e9cd ab03 	strd	sl, fp, [sp, #12]
 80037ac:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 80037b0:	f007 f908 	bl	800a9c4 <sniprintf>
}
 80037b4:	b01b      	add	sp, #108	@ 0x6c
 80037b6:	ecbd 8b04 	vpop	{d8-d9}
 80037ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037be:	bf00      	nop
 80037c0:	0800fac5 	.word	0x0800fac5
 80037c4:	0800fabf 	.word	0x0800fabf
 80037c8:	0800facd 	.word	0x0800facd

080037cc <saveRMC>:


void saveRMC(){
 80037cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
	int k = 0;
	int j = 0;
	W25_Reset();
	if (is_erased_rmc == 0){
 80037ce:	4c6d      	ldr	r4, [pc, #436]	@ (8003984 <saveRMC+0x1b8>)
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 80037d0:	486d      	ldr	r0, [pc, #436]	@ (8003988 <saveRMC+0x1bc>)
void saveRMC(){
 80037d2:	b085      	sub	sp, #20
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 80037d4:	f000 fe78 	bl	80044c8 <Debug_printf>
	W25_Reset();
 80037d8:	f7ff fd0b 	bl	80031f2 <W25_Reset>
	if (is_erased_rmc == 0){
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	b92b      	cbnz	r3, 80037ec <saveRMC+0x20>
		W25_SectorErase(address_rmc);
 80037e0:	4b6a      	ldr	r3, [pc, #424]	@ (800398c <saveRMC+0x1c0>)
 80037e2:	6818      	ldr	r0, [r3, #0]
 80037e4:	f7ff fdb0 	bl	8003348 <W25_SectorErase>
		is_erased_rmc = 1;
 80037e8:	2301      	movs	r3, #1
 80037ea:	6023      	str	r3, [r4, #0]
	}
	
	for(size_t i = 0; i < 128; i++){
 80037ec:	4a68      	ldr	r2, [pc, #416]	@ (8003990 <saveRMC+0x1c4>)
 80037ee:	2300      	movs	r3, #0
 80037f0:	4616      	mov	r6, r2
		if(rmcBufferDemo[i] != 0x00 && rmcBufferDemo[i+1] == 0x00){
 80037f2:	f812 1b01 	ldrb.w	r1, [r2], #1
 80037f6:	461d      	mov	r5, r3
 80037f8:	3301      	adds	r3, #1
 80037fa:	b109      	cbz	r1, 8003800 <saveRMC+0x34>
 80037fc:	7811      	ldrb	r1, [r2, #0]
 80037fe:	b111      	cbz	r1, 8003806 <saveRMC+0x3a>
	for(size_t i = 0; i < 128; i++){
 8003800:	2b80      	cmp	r3, #128	@ 0x80
 8003802:	d1f6      	bne.n	80037f2 <saveRMC+0x26>
	int k = 0;
 8003804:	2500      	movs	r5, #0
			k = i;
			break;
		}
	}
	char addr_out[10];
	sprintf(addr_out, "%08lx", address_rmc);
 8003806:	4c61      	ldr	r4, [pc, #388]	@ (800398c <saveRMC+0x1c0>)
 8003808:	4962      	ldr	r1, [pc, #392]	@ (8003994 <saveRMC+0x1c8>)
 800380a:	6822      	ldr	r2, [r4, #0]
 800380c:	a801      	add	r0, sp, #4
 800380e:	f007 f90d 	bl	800aa2c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) addr_out, 8, 1000);
 8003812:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003816:	2208      	movs	r2, #8
 8003818:	a901      	add	r1, sp, #4
 800381a:	485f      	ldr	r0, [pc, #380]	@ (8003998 <saveRMC+0x1cc>)
 800381c:	f003 fd8e 	bl	800733c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 8003820:	495e      	ldr	r1, [pc, #376]	@ (800399c <saveRMC+0x1d0>)
 8003822:	485d      	ldr	r0, [pc, #372]	@ (8003998 <saveRMC+0x1cc>)
 8003824:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003828:	2201      	movs	r2, #1
 800382a:	f003 fd87 	bl	800733c <HAL_UART_Transmit>
	
	k++;
	rmcBufferDemo[k] = ';';
 800382e:	1973      	adds	r3, r6, r5
 8003830:	223b      	movs	r2, #59	@ 0x3b
 8003832:	705a      	strb	r2, [r3, #1]
	for(size_t idx = 6; idx > 0 ; idx--){
		k++;
		rmcBufferDemo[k] = addr_out[8 - idx];
 8003834:	1cab      	adds	r3, r5, #2
 8003836:	f8dd 1006 	ldr.w	r1, [sp, #6]
 800383a:	50f1      	str	r1, [r6, r3]
 800383c:	18f2      	adds	r2, r6, r3
 800383e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003842:	8093      	strh	r3, [r2, #4]
	}
	
	for (j=0;j<110-k-1;j++)
	{
		rmcBufferDemo[j+k+1]=0x00;
 8003844:	f105 0008 	add.w	r0, r5, #8
 8003848:	f1c5 0266 	rsb	r2, r5, #102	@ 0x66
 800384c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003850:	2100      	movs	r1, #0
 8003852:	4430      	add	r0, r6
 8003854:	f007 f9b2 	bl	800abbc <memset>
	}

	if(address_rmc % 0x1000 == 0x0000){
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800385e:	b92b      	cbnz	r3, 800386c <saveRMC+0xa0>
		Debug_printf("\n\nErasing SECTOR IN ADVANCE\n");
 8003860:	484f      	ldr	r0, [pc, #316]	@ (80039a0 <saveRMC+0x1d4>)
 8003862:	f000 fe31 	bl	80044c8 <Debug_printf>
		W25_SectorErase(address_rmc);
 8003866:	6820      	ldr	r0, [r4, #0]
 8003868:	f7ff fd6e 	bl	8003348 <W25_SectorErase>
	}

	W25_Reset();
 800386c:	f7ff fcc1 	bl	80031f2 <W25_Reset>
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003870:	2280      	movs	r2, #128	@ 0x80
 8003872:	4947      	ldr	r1, [pc, #284]	@ (8003990 <saveRMC+0x1c4>)
 8003874:	6820      	ldr	r0, [r4, #0]
	uart_transmit_string(&huart1, (uint8_t*) "Buffer before saving to FLASH: ");
	uart_transmit_string(&huart1, rmcBufferDemo);
	current_addr = address_rmc;
 8003876:	4d4b      	ldr	r5, [pc, #300]	@ (80039a4 <saveRMC+0x1d8>)
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003878:	f7ff fd92 	bl	80033a0 <W25_PageProgram>
	uart_transmit_string(&huart1, (uint8_t*) "Buffer before saving to FLASH: ");
 800387c:	494a      	ldr	r1, [pc, #296]	@ (80039a8 <saveRMC+0x1dc>)
 800387e:	4846      	ldr	r0, [pc, #280]	@ (8003998 <saveRMC+0x1cc>)
 8003880:	f000 fe12 	bl	80044a8 <uart_transmit_string>
	uart_transmit_string(&huart1, rmcBufferDemo);
 8003884:	4942      	ldr	r1, [pc, #264]	@ (8003990 <saveRMC+0x1c4>)
 8003886:	4844      	ldr	r0, [pc, #272]	@ (8003998 <saveRMC+0x1cc>)
 8003888:	f000 fe0e 	bl	80044a8 <uart_transmit_string>
	current_addr = address_rmc;
 800388c:	6821      	ldr	r1, [r4, #0]
 800388e:	4b47      	ldr	r3, [pc, #284]	@ (80039ac <saveRMC+0x1e0>)
 8003890:	6029      	str	r1, [r5, #0]
	if(address_rmc == 0x3F80){
 8003892:	f5b1 5f7e 	cmp.w	r1, #16256	@ 0x3f80
 8003896:	d171      	bne.n	800397c <saveRMC+0x1b0>
		is_flash_overflow = 1;
 8003898:	2201      	movs	r2, #1
		Debug_printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 800389a:	4845      	ldr	r0, [pc, #276]	@ (80039b0 <saveRMC+0x1e4>)
		is_flash_overflow = 1;
 800389c:	601a      	str	r2, [r3, #0]
		Debug_printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 800389e:	f000 fe13 	bl	80044c8 <Debug_printf>
		W25_Reset();
 80038a2:	f7ff fca6 	bl	80031f2 <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 80038a6:	4943      	ldr	r1, [pc, #268]	@ (80039b4 <saveRMC+0x1e8>)
 80038a8:	6820      	ldr	r0, [r4, #0]
			start_addr_disconnect -= 128;
		current_addr -= 128;
		if(end_addr_disconnect > 0x3000)
			end_addr_disconnect -= 128;

	    for (int i = 0; i < result_addr_queue.size; i++) {
 80038aa:	4e43      	ldr	r6, [pc, #268]	@ (80039b8 <saveRMC+0x1ec>)
	        int idx = (result_addr_queue.front + i) % MAX_SIZE;

	        result_addr_queue.data[idx] -= 128;
	        Debug_printf("Index %d: %08x\n", i, result_addr_queue.data[idx]);
 80038ac:	4f43      	ldr	r7, [pc, #268]	@ (80039bc <saveRMC+0x1f0>)
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 80038ae:	2280      	movs	r2, #128	@ 0x80
 80038b0:	f7ff fdc0 	bl	8003434 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 80038b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038b8:	2280      	movs	r2, #128	@ 0x80
 80038ba:	493e      	ldr	r1, [pc, #248]	@ (80039b4 <saveRMC+0x1e8>)
 80038bc:	4836      	ldr	r0, [pc, #216]	@ (8003998 <saveRMC+0x1cc>)
 80038be:	f003 fd3d 	bl	800733c <HAL_UART_Transmit>
		W25_ShiftLeftFlashDataByPage();
 80038c2:	f7ff fe1b 	bl	80034fc <W25_ShiftLeftFlashDataByPage>
		address_rmc -= 128;
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	3b80      	subs	r3, #128	@ 0x80
 80038ca:	6023      	str	r3, [r4, #0]
		if(start_addr_disconnect > 0x3000)
 80038cc:	4b3c      	ldr	r3, [pc, #240]	@ (80039c0 <saveRMC+0x1f4>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
			start_addr_disconnect -= 128;
 80038d4:	bf82      	ittt	hi
 80038d6:	681a      	ldrhi	r2, [r3, #0]
 80038d8:	3a80      	subhi	r2, #128	@ 0x80
 80038da:	601a      	strhi	r2, [r3, #0]
		current_addr -= 128;
 80038dc:	682b      	ldr	r3, [r5, #0]
 80038de:	3b80      	subs	r3, #128	@ 0x80
 80038e0:	602b      	str	r3, [r5, #0]
		if(end_addr_disconnect > 0x3000)
 80038e2:	4b38      	ldr	r3, [pc, #224]	@ (80039c4 <saveRMC+0x1f8>)
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
			end_addr_disconnect -= 128;
 80038ea:	bf82      	ittt	hi
 80038ec:	681a      	ldrhi	r2, [r3, #0]
 80038ee:	3a80      	subhi	r2, #128	@ 0x80
 80038f0:	601a      	strhi	r2, [r3, #0]
	int k = 0;
 80038f2:	2500      	movs	r5, #0
	    for (int i = 0; i < result_addr_queue.size; i++) {
 80038f4:	f8d6 3208 	ldr.w	r3, [r6, #520]	@ 0x208
 80038f8:	42ab      	cmp	r3, r5
 80038fa:	dc2a      	bgt.n	8003952 <saveRMC+0x186>

	    }
	    Debug_printf("\n");
 80038fc:	4832      	ldr	r0, [pc, #200]	@ (80039c8 <saveRMC+0x1fc>)
 80038fe:	f000 fde3 	bl	80044c8 <Debug_printf>
		Debug_printf(" ADDRESS RMC after SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003902:	6821      	ldr	r1, [r4, #0]
 8003904:	4831      	ldr	r0, [pc, #196]	@ (80039cc <saveRMC+0x200>)
 8003906:	f000 fddf 	bl	80044c8 <Debug_printf>
		W25_Reset();
 800390a:	f7ff fc72 	bl	80031f2 <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 800390e:	4929      	ldr	r1, [pc, #164]	@ (80039b4 <saveRMC+0x1e8>)
 8003910:	6820      	ldr	r0, [r4, #0]
 8003912:	2280      	movs	r2, #128	@ 0x80
 8003914:	f7ff fd8e 	bl	8003434 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003918:	4926      	ldr	r1, [pc, #152]	@ (80039b4 <saveRMC+0x1e8>)
 800391a:	481f      	ldr	r0, [pc, #124]	@ (8003998 <saveRMC+0x1cc>)
 800391c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003920:	2280      	movs	r2, #128	@ 0x80
 8003922:	f003 fd0b 	bl	800733c <HAL_UART_Transmit>
	}
	else {
		is_flash_overflow = 0;
	}
	if(address_rmc < 0x3F80)
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	f5b3 5f7e 	cmp.w	r3, #16256	@ 0x3f80
		address_rmc += 128;
 800392c:	bf38      	it	cc
 800392e:	3380      	addcc	r3, #128	@ 0x80
	HAL_Delay(1000);
 8003930:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		address_rmc += 128;
 8003934:	bf38      	it	cc
 8003936:	6023      	strcc	r3, [r4, #0]
	HAL_Delay(1000);
 8003938:	f000 fe8c 	bl	8004654 <HAL_Delay>
	Debug_printf("\n");
 800393c:	4822      	ldr	r0, [pc, #136]	@ (80039c8 <saveRMC+0x1fc>)
 800393e:	f000 fdc3 	bl	80044c8 <Debug_printf>
	memset(flashBufferRMCReceived, 0x00,128);
 8003942:	481c      	ldr	r0, [pc, #112]	@ (80039b4 <saveRMC+0x1e8>)
 8003944:	2280      	movs	r2, #128	@ 0x80
 8003946:	2100      	movs	r1, #0
}
 8003948:	b005      	add	sp, #20
 800394a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	memset(flashBufferRMCReceived, 0x00,128);
 800394e:	f007 b935 	b.w	800abbc <memset>
	        int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8003952:	f8d6 3200 	ldr.w	r3, [r6, #512]	@ 0x200
 8003956:	442b      	add	r3, r5
 8003958:	425a      	negs	r2, r3
 800395a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800395e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003962:	bf58      	it	pl
 8003964:	4253      	negpl	r3, r2
	        Debug_printf("Index %d: %08x\n", i, result_addr_queue.data[idx]);
 8003966:	4629      	mov	r1, r5
	        result_addr_queue.data[idx] -= 128;
 8003968:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
	        Debug_printf("Index %d: %08x\n", i, result_addr_queue.data[idx]);
 800396c:	4638      	mov	r0, r7
	        result_addr_queue.data[idx] -= 128;
 800396e:	3a80      	subs	r2, #128	@ 0x80
 8003970:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
	    for (int i = 0; i < result_addr_queue.size; i++) {
 8003974:	3501      	adds	r5, #1
	        Debug_printf("Index %d: %08x\n", i, result_addr_queue.data[idx]);
 8003976:	f000 fda7 	bl	80044c8 <Debug_printf>
	    for (int i = 0; i < result_addr_queue.size; i++) {
 800397a:	e7bb      	b.n	80038f4 <saveRMC+0x128>
		is_flash_overflow = 0;
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	e7d1      	b.n	8003926 <saveRMC+0x15a>
 8003982:	bf00      	nop
 8003984:	20001860 	.word	0x20001860
 8003988:	0800fb00 	.word	0x0800fb00
 800398c:	20000004 	.word	0x20000004
 8003990:	20001760 	.word	0x20001760
 8003994:	0800fb8a 	.word	0x0800fb8a
 8003998:	200013bc 	.word	0x200013bc
 800399c:	0800efbc 	.word	0x0800efbc
 80039a0:	0800fb21 	.word	0x0800fb21
 80039a4:	20000000 	.word	0x20000000
 80039a8:	0800fb3e 	.word	0x0800fb3e
 80039ac:	20000d64 	.word	0x20000d64
 80039b0:	0800fb5e 	.word	0x0800fb5e
 80039b4:	200017e0 	.word	0x200017e0
 80039b8:	20000d70 	.word	0x20000d70
 80039bc:	0800f8cd 	.word	0x0800f8cd
 80039c0:	20000d60 	.word	0x20000d60
 80039c4:	20000d58 	.word	0x20000d58
 80039c8:	0800f820 	.word	0x0800f820
 80039cc:	0800fb90 	.word	0x0800fb90

080039d0 <sendRMCDataWithAddrToGSM>:


void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
	if(mail_data->rmc.date.Yr >= 24){
 80039d0:	6983      	ldr	r3, [r0, #24]
 80039d2:	2b17      	cmp	r3, #23
void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
 80039d4:	b570      	push	{r4, r5, r6, lr}
 80039d6:	4605      	mov	r5, r0
	if(mail_data->rmc.date.Yr >= 24){
 80039d8:	dd18      	ble.n	8003a0c <sendRMCDataWithAddrToGSM+0x3c>
		HAL_UART_Transmit(&huart1, (uint8_t*) "\n\n\nSENDING RMC with Addr TO GSM\n\n",  strlen("\n\n\nSENDING RMC with Addr TO GSM\n\n") , HAL_MAX_DELAY);
		GSM_MAIL_STRUCT *mail = (GSM_MAIL_STRUCT *)osMailAlloc(RMC_MailQGSMId, osWaitForever); // Allocate memory for mail
 80039da:	4e0d      	ldr	r6, [pc, #52]	@ (8003a10 <sendRMCDataWithAddrToGSM+0x40>)
		HAL_UART_Transmit(&huart1, (uint8_t*) "\n\n\nSENDING RMC with Addr TO GSM\n\n",  strlen("\n\n\nSENDING RMC with Addr TO GSM\n\n") , HAL_MAX_DELAY);
 80039dc:	490d      	ldr	r1, [pc, #52]	@ (8003a14 <sendRMCDataWithAddrToGSM+0x44>)
 80039de:	480e      	ldr	r0, [pc, #56]	@ (8003a18 <sendRMCDataWithAddrToGSM+0x48>)
 80039e0:	f04f 33ff 	mov.w	r3, #4294967295
 80039e4:	2221      	movs	r2, #33	@ 0x21
 80039e6:	f003 fca9 	bl	800733c <HAL_UART_Transmit>
		GSM_MAIL_STRUCT *mail = (GSM_MAIL_STRUCT *)osMailAlloc(RMC_MailQGSMId, osWaitForever); // Allocate memory for mail
 80039ea:	6830      	ldr	r0, [r6, #0]
 80039ec:	f04f 31ff 	mov.w	r1, #4294967295
 80039f0:	f003 febe 	bl	8007770 <osMailAlloc>
 80039f4:	4604      	mov	r4, r0
		if (mail != NULL) {
 80039f6:	b148      	cbz	r0, 8003a0c <sendRMCDataWithAddrToGSM+0x3c>
			*mail = *mail_data; // Copy data into allocated memory
 80039f8:	4629      	mov	r1, r5
 80039fa:	2260      	movs	r2, #96	@ 0x60
 80039fc:	f007 ff32 	bl	800b864 <memcpy>
			osMailPut(RMC_MailQGSMId, mail); // Put message in queue
 8003a00:	6830      	ldr	r0, [r6, #0]
 8003a02:	4621      	mov	r1, r4
		}
	}
}
 8003a04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			osMailPut(RMC_MailQGSMId, mail); // Put message in queue
 8003a08:	f003 beb7 	b.w	800777a <osMailPut>
}
 8003a0c:	bd70      	pop	{r4, r5, r6, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000f7c 	.word	0x20000f7c
 8003a14:	0800fbc1 	.word	0x0800fbc1
 8003a18:	200013bc 	.word	0x200013bc

08003a1c <parseRMCString>:

void parseRMCString(uint8_t *str, RMCSTRUCT *rmc) {
 8003a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a20:	b0d4      	sub	sp, #336	@ 0x150
 8003a22:	460c      	mov	r4, r1
    // Cast the uint8_t* to char* for string operations
    char buffer[256];
    strncpy(buffer, (char*)str, sizeof(buffer));
 8003a24:	22ff      	movs	r2, #255	@ 0xff
 8003a26:	4601      	mov	r1, r0
 8003a28:	a814      	add	r0, sp, #80	@ 0x50
 8003a2a:	f007 f8ee 	bl	800ac0a <strncpy>
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 8003a2e:	2500      	movs	r5, #0

    // Remove the last parameter by locating the last ';'
    char *lastSemicolon = strrchr(buffer, ';');
 8003a30:	213b      	movs	r1, #59	@ 0x3b
 8003a32:	a814      	add	r0, sp, #80	@ 0x50
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 8003a34:	f88d 514f 	strb.w	r5, [sp, #335]	@ 0x14f
    char *lastSemicolon = strrchr(buffer, ';');
 8003a38:	f007 f8fa 	bl	800ac30 <strrchr>
    if (lastSemicolon) {
 8003a3c:	b100      	cbz	r0, 8003a40 <parseRMCString+0x24>
        *lastSemicolon = '\0'; // Terminate the string here to exclude the last parameter
 8003a3e:	7005      	strb	r5, [r0, #0]

    // Parse the string (now excluding the last parameter)
    char validStr[10];
   // unsigned long long epoch;
    int epoch0, epoch1, epoch2;
    sscanf(buffer, "%d;%d;%d;%d;%d;%d;%lf;%c;%lf;%c;%f;%f;%9[^;];%04d%04d%02d",
 8003a40:	f104 032c 	add.w	r3, r4, #44	@ 0x2c
 8003a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a46:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8003a4a:	9308      	str	r3, [sp, #32]
 8003a4c:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 8003a50:	9307      	str	r3, [sp, #28]
 8003a52:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8003a56:	9306      	str	r3, [sp, #24]
 8003a58:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8003a5c:	9305      	str	r3, [sp, #20]
 8003a5e:	f104 0338 	add.w	r3, r4, #56	@ 0x38
 8003a62:	9304      	str	r3, [sp, #16]
 8003a64:	f104 0308 	add.w	r3, r4, #8
 8003a68:	9303      	str	r3, [sp, #12]
 8003a6a:	1d23      	adds	r3, r4, #4
 8003a6c:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8003a70:	f10d 0844 	add.w	r8, sp, #68	@ 0x44
 8003a74:	f104 0310 	add.w	r3, r4, #16
 8003a78:	ad10      	add	r5, sp, #64	@ 0x40
 8003a7a:	ae0f      	add	r6, sp, #60	@ 0x3c
 8003a7c:	af0e      	add	r7, sp, #56	@ 0x38
 8003a7e:	f104 0218 	add.w	r2, r4, #24
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	4911      	ldr	r1, [pc, #68]	@ (8003acc <parseRMCString+0xb0>)
 8003a86:	950d      	str	r5, [sp, #52]	@ 0x34
 8003a88:	f104 0314 	add.w	r3, r4, #20
 8003a8c:	960c      	str	r6, [sp, #48]	@ 0x30
 8003a8e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8003a90:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003a94:	a814      	add	r0, sp, #80	@ 0x50
 8003a96:	f006 ffe9 	bl	800aa6c <siscanf>
		   &epoch1,
		   &epoch2// Epoch time
    );

    // Set validity as an integer (1 for "Valid", 0 for others)
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8003a9a:	490d      	ldr	r1, [pc, #52]	@ (8003ad0 <parseRMCString+0xb4>)
 8003a9c:	4640      	mov	r0, r8
 8003a9e:	f7fc fb97 	bl	80001d0 <strcmp>

    // Store the epoch value
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8003aa2:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	@ 0x38
 8003aa6:	17d1      	asrs	r1, r2, #31
 8003aa8:	0409      	lsls	r1, r1, #16
 8003aaa:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8003aae:	430b      	orrs	r3, r1
 8003ab0:	9910      	ldr	r1, [sp, #64]	@ 0x40
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8003ab2:	fab0 f080 	clz	r0, r0
 8003ab6:	0940      	lsrs	r0, r0, #5
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8003ab8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8003abc:	ea43 73e1 	orr.w	r3, r3, r1, asr #31
 8003ac0:	e9c4 2308 	strd	r2, r3, [r4, #32]
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8003ac4:	6320      	str	r0, [r4, #48]	@ 0x30
}
 8003ac6:	b054      	add	sp, #336	@ 0x150
 8003ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003acc:	0800fbe3 	.word	0x0800fbe3
 8003ad0:	0800fabf 	.word	0x0800fabf

08003ad4 <readFlash>:

RMCSTRUCT readFlash(uint32_t addr){
 8003ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ad6:	460d      	mov	r5, r1
 8003ad8:	b0ab      	sub	sp, #172	@ 0xac
	char addr_out[10];
	uart_transmit_string(&huart1, (uint8_t*)"Address received from FLASH: \n");
 8003ada:	4940      	ldr	r1, [pc, #256]	@ (8003bdc <readFlash+0x108>)
RMCSTRUCT readFlash(uint32_t addr){
 8003adc:	4604      	mov	r4, r0
	uart_transmit_string(&huart1, (uint8_t*)"Address received from FLASH: \n");
 8003ade:	4840      	ldr	r0, [pc, #256]	@ (8003be0 <readFlash+0x10c>)
 8003ae0:	f000 fce2 	bl	80044a8 <uart_transmit_string>
	sprintf(addr_out, "%08lx", (addr));
 8003ae4:	493f      	ldr	r1, [pc, #252]	@ (8003be4 <readFlash+0x110>)
 8003ae6:	462a      	mov	r2, r5
 8003ae8:	a806      	add	r0, sp, #24
 8003aea:	f006 ff9f 	bl	800aa2c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) addr_out, 8, 1000);
 8003aee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003af2:	2208      	movs	r2, #8
 8003af4:	a906      	add	r1, sp, #24
 8003af6:	483a      	ldr	r0, [pc, #232]	@ (8003be0 <readFlash+0x10c>)
 8003af8:	f003 fc20 	bl	800733c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 8003afc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b00:	4939      	ldr	r1, [pc, #228]	@ (8003be8 <readFlash+0x114>)
 8003b02:	4837      	ldr	r0, [pc, #220]	@ (8003be0 <readFlash+0x10c>)
 8003b04:	2201      	movs	r2, #1
 8003b06:	f003 fc19 	bl	800733c <HAL_UART_Transmit>
	W25_Reset();
 8003b0a:	f7ff fb72 	bl	80031f2 <W25_Reset>
	W25_ReadData(addr, flashBufferRMCReceived, 128);
 8003b0e:	2280      	movs	r2, #128	@ 0x80
 8003b10:	4936      	ldr	r1, [pc, #216]	@ (8003bec <readFlash+0x118>)
 8003b12:	4628      	mov	r0, r5
 8003b14:	f7ff fc8e 	bl	8003434 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA at CONTROLLING LED received: ";
 8003b18:	4b35      	ldr	r3, [pc, #212]	@ (8003bf0 <readFlash+0x11c>)
 8003b1a:	aa09      	add	r2, sp, #36	@ 0x24
 8003b1c:	f103 0728 	add.w	r7, r3, #40	@ 0x28
 8003b20:	4616      	mov	r6, r2
 8003b22:	6818      	ldr	r0, [r3, #0]
 8003b24:	6859      	ldr	r1, [r3, #4]
 8003b26:	4615      	mov	r5, r2
 8003b28:	c503      	stmia	r5!, {r0, r1}
 8003b2a:	3308      	adds	r3, #8
 8003b2c:	42bb      	cmp	r3, r7
 8003b2e:	462a      	mov	r2, r5
 8003b30:	d1f7      	bne.n	8003b22 <readFlash+0x4e>
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	702b      	strb	r3, [r5, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003b36:	4630      	mov	r0, r6
 8003b38:	f7fc fbaa 	bl	8000290 <strlen>
 8003b3c:	4631      	mov	r1, r6
 8003b3e:	b282      	uxth	r2, r0
 8003b40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b44:	4826      	ldr	r0, [pc, #152]	@ (8003be0 <readFlash+0x10c>)
 8003b46:	f003 fbf9 	bl	800733c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b4e:	2280      	movs	r2, #128	@ 0x80
 8003b50:	4926      	ldr	r1, [pc, #152]	@ (8003bec <readFlash+0x118>)
 8003b52:	4823      	ldr	r0, [pc, #140]	@ (8003be0 <readFlash+0x10c>)
 8003b54:	f003 fbf2 	bl	800733c <HAL_UART_Transmit>

	RMCSTRUCT rmc;
	parseRMCString(flashBufferRMCReceived, &rmc);
 8003b58:	a914      	add	r1, sp, #80	@ 0x50
 8003b5a:	4824      	ldr	r0, [pc, #144]	@ (8003bec <readFlash+0x118>)
 8003b5c:	f7ff ff5e 	bl	8003a1c <parseRMCString>

	Debug_printf("Date: %02d-%02d-%02d\n", rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
 8003b60:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	@ 0x60
 8003b64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003b66:	4823      	ldr	r0, [pc, #140]	@ (8003bf4 <readFlash+0x120>)
 8003b68:	f000 fcae 	bl	80044c8 <Debug_printf>

	Debug_printf("Time: %02d:%02d:%02d\n", rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8003b6c:	e9dd 2315 	ldrd	r2, r3, [sp, #84]	@ 0x54
 8003b70:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8003b72:	4821      	ldr	r0, [pc, #132]	@ (8003bf8 <readFlash+0x124>)
 8003b74:	f000 fca8 	bl	80044c8 <Debug_printf>

	Debug_printf("Location: %.6f %c, %.6f %c\n", rmc.lcation.latitude, rmc.lcation.NS,
 8003b78:	f89d 30a0 	ldrb.w	r3, [sp, #160]	@ 0xa0
 8003b7c:	9304      	str	r3, [sp, #16]
 8003b7e:	e9dd 2326 	ldrd	r2, r3, [sp, #152]	@ 0x98
 8003b82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b86:	f89d 3090 	ldrb.w	r3, [sp, #144]	@ 0x90
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	481b      	ldr	r0, [pc, #108]	@ (8003bfc <readFlash+0x128>)
 8003b8e:	e9dd 2322 	ldrd	r2, r3, [sp, #136]	@ 0x88
 8003b92:	f000 fc99 	bl	80044c8 <Debug_printf>
		   rmc.lcation.longitude, rmc.lcation.EW);

	Debug_printf("Speed: %.2f\n", rmc.speed);
 8003b96:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8003b98:	f7fc fce6 	bl	8000568 <__aeabi_f2d>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4817      	ldr	r0, [pc, #92]	@ (8003c00 <readFlash+0x12c>)
 8003ba2:	f000 fc91 	bl	80044c8 <Debug_printf>

	Debug_printf("Course: %.2f\n", rmc.course);
 8003ba6:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8003ba8:	f7fc fcde 	bl	8000568 <__aeabi_f2d>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4814      	ldr	r0, [pc, #80]	@ (8003c04 <readFlash+0x130>)
 8003bb2:	f000 fc89 	bl	80044c8 <Debug_printf>

	Debug_printf("Validity: %s\n", rmc.isValid ? "Valid" : "Invalid");
 8003bb6:	4b14      	ldr	r3, [pc, #80]	@ (8003c08 <readFlash+0x134>)
 8003bb8:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8003bba:	4a14      	ldr	r2, [pc, #80]	@ (8003c0c <readFlash+0x138>)
 8003bbc:	4814      	ldr	r0, [pc, #80]	@ (8003c10 <readFlash+0x13c>)
 8003bbe:	2900      	cmp	r1, #0
 8003bc0:	bf0c      	ite	eq
 8003bc2:	4611      	moveq	r1, r2
 8003bc4:	4619      	movne	r1, r3
 8003bc6:	f000 fc7f 	bl	80044c8 <Debug_printf>

	return rmc;
 8003bca:	2258      	movs	r2, #88	@ 0x58
 8003bcc:	a914      	add	r1, sp, #80	@ 0x50
 8003bce:	4620      	mov	r0, r4
 8003bd0:	f007 fe48 	bl	800b864 <memcpy>
}
 8003bd4:	4620      	mov	r0, r4
 8003bd6:	b02b      	add	sp, #172	@ 0xac
 8003bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	0800fc1d 	.word	0x0800fc1d
 8003be0:	200013bc 	.word	0x200013bc
 8003be4:	0800fb8a 	.word	0x0800fb8a
 8003be8:	0800efbc 	.word	0x0800efbc
 8003bec:	200017e0 	.word	0x200017e0
 8003bf0:	0800fcad 	.word	0x0800fcad
 8003bf4:	0800fc3c 	.word	0x0800fc3c
 8003bf8:	0800fc52 	.word	0x0800fc52
 8003bfc:	0800fc68 	.word	0x0800fc68
 8003c00:	0800fc84 	.word	0x0800fc84
 8003c04:	0800fc91 	.word	0x0800fc91
 8003c08:	0800fabf 	.word	0x0800fabf
 8003c0c:	0800fac5 	.word	0x0800fac5
 8003c10:	0800fc9f 	.word	0x0800fc9f

08003c14 <receiveRMCDataFromGPS>:


void receiveRMCDataFromGPS(void) {
 8003c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static int countRMCReceived = 0;
	uint8_t output_buffer[70];

	// Wait until there are at least 10 messages in the queue
	uart_transmit_string(&huart1, (uint8_t*)"Inside Receiving RMC Data SPI FLASH\n");
	osEvent evt = osMailGet(RMC_MailQFLASHId, osWaitForever); // Wait for mail
 8003c18:	f8df 8238 	ldr.w	r8, [pc, #568]	@ 8003e54 <receiveRMCDataFromGPS+0x240>
	uart_transmit_string(&huart1, (uint8_t*)"Inside Receiving RMC Data SPI FLASH\n");
 8003c1c:	497a      	ldr	r1, [pc, #488]	@ (8003e08 <receiveRMCDataFromGPS+0x1f4>)
 8003c1e:	487b      	ldr	r0, [pc, #492]	@ (8003e0c <receiveRMCDataFromGPS+0x1f8>)
void receiveRMCDataFromGPS(void) {
 8003c20:	b0b4      	sub	sp, #208	@ 0xd0
	uart_transmit_string(&huart1, (uint8_t*)"Inside Receiving RMC Data SPI FLASH\n");
 8003c22:	f000 fc41 	bl	80044a8 <uart_transmit_string>
	osEvent evt = osMailGet(RMC_MailQFLASHId, osWaitForever); // Wait for mail
 8003c26:	f8d8 1000 	ldr.w	r1, [r8]
 8003c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c2e:	a81f      	add	r0, sp, #124	@ 0x7c
 8003c30:	f003 fdce 	bl	80077d0 <osMailGet>
	if(evt.status == osEventMail){
 8003c34:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8003c36:	2b20      	cmp	r3, #32
 8003c38:	f040 80ba 	bne.w	8003db0 <receiveRMCDataFromGPS+0x19c>
		uart_transmit_string(&huart1, (uint8_t*)"\nReceived  RMC Data SPI FLASH: \n");
 8003c3c:	4974      	ldr	r1, [pc, #464]	@ (8003e10 <receiveRMCDataFromGPS+0x1fc>)
 8003c3e:	4873      	ldr	r0, [pc, #460]	@ (8003e0c <receiveRMCDataFromGPS+0x1f8>)
		RMCSTRUCT *receivedData = (RMCSTRUCT *)evt.value.p;
		//Sending DATA to GSM
		rmc_flash.lcation.latitude = receivedData->lcation.latitude;
 8003c40:	4c74      	ldr	r4, [pc, #464]	@ (8003e14 <receiveRMCDataFromGPS+0x200>)
		uart_transmit_string(&huart1, (uint8_t*)"\nReceived  RMC Data SPI FLASH: \n");
 8003c42:	f000 fc31 	bl	80044a8 <uart_transmit_string>
		RMCSTRUCT *receivedData = (RMCSTRUCT *)evt.value.p;
 8003c46:	9d20      	ldr	r5, [sp, #128]	@ 0x80
		rmc_flash.lcation.latitude = receivedData->lcation.latitude;
 8003c48:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 8003c4c:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
		rmc_flash.lcation.longitude = receivedData->lcation.longitude;
 8003c50:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 8003c54:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		rmc_flash.speed = receivedData->speed;
 8003c58:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003c5a:	62a3      	str	r3, [r4, #40]	@ 0x28
		rmc_flash.course = receivedData->course;
 8003c5c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8003c5e:	62e3      	str	r3, [r4, #44]	@ 0x2c
		rmc_flash.lcation.NS = receivedData->lcation.NS;
 8003c60:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 8003c64:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
		rmc_flash.lcation.EW = receivedData->lcation.EW;
 8003c68:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 8003c6c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
		rmc_flash.isValid = receivedData->isValid;
 8003c70:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003c72:	6323      	str	r3, [r4, #48]	@ 0x30
		rmc_flash.tim.hour = receivedData->tim.hour;
 8003c74:	682b      	ldr	r3, [r5, #0]
 8003c76:	6023      	str	r3, [r4, #0]
		rmc_flash.tim.min = receivedData->tim.min;
 8003c78:	686b      	ldr	r3, [r5, #4]
 8003c7a:	6063      	str	r3, [r4, #4]
		rmc_flash.tim.sec = receivedData->tim.sec;
 8003c7c:	68ab      	ldr	r3, [r5, #8]
 8003c7e:	60a3      	str	r3, [r4, #8]
		rmc_flash.date.Yr = receivedData->date.Yr;
 8003c80:	69ab      	ldr	r3, [r5, #24]
 8003c82:	61a3      	str	r3, [r4, #24]
		rmc_flash.date.Mon = receivedData->date.Mon;
 8003c84:	696b      	ldr	r3, [r5, #20]
 8003c86:	6163      	str	r3, [r4, #20]
		rmc_flash.date.Day = receivedData->date.Day;


		get_RTC_time_date(&rmc_flash);
 8003c88:	4620      	mov	r0, r4
		rmc_flash.date.Day = receivedData->date.Day;
 8003c8a:	692b      	ldr	r3, [r5, #16]
 8003c8c:	6123      	str	r3, [r4, #16]
		get_RTC_time_date(&rmc_flash);
 8003c8e:	f7fe ff4d 	bl	8002b2c <get_RTC_time_date>

		snprintf((char *)output_buffer, sizeof(output_buffer), "\n\nTime Received from GPS AT SPI FLASH: %d:%d:%d\n", rmc_flash.tim.hour, rmc_flash.tim.min, rmc_flash.tim.sec);
 8003c92:	68a3      	ldr	r3, [r4, #8]
 8003c94:	9301      	str	r3, [sp, #4]
 8003c96:	6863      	ldr	r3, [r4, #4]
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	4a5e      	ldr	r2, [pc, #376]	@ (8003e18 <receiveRMCDataFromGPS+0x204>)
 8003c9e:	2146      	movs	r1, #70	@ 0x46
 8003ca0:	a822      	add	r0, sp, #136	@ 0x88
 8003ca2:	f006 fe8f 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, output_buffer);
 8003ca6:	4859      	ldr	r0, [pc, #356]	@ (8003e0c <receiveRMCDataFromGPS+0x1f8>)
 8003ca8:	a922      	add	r1, sp, #136	@ 0x88
 8003caa:	f000 fbfd 	bl	80044a8 <uart_transmit_string>

		snprintf((char *)output_buffer, sizeof(output_buffer), "Date Received FROM GPS AT SPI FLASH : %d/%d/%d\n", rmc_flash.date.Day, rmc_flash.date.Mon, rmc_flash.date.Yr);
 8003cae:	69a3      	ldr	r3, [r4, #24]
 8003cb0:	9301      	str	r3, [sp, #4]
 8003cb2:	6963      	ldr	r3, [r4, #20]
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	6923      	ldr	r3, [r4, #16]
 8003cb8:	4a58      	ldr	r2, [pc, #352]	@ (8003e1c <receiveRMCDataFromGPS+0x208>)
 8003cba:	2146      	movs	r1, #70	@ 0x46
 8003cbc:	a822      	add	r0, sp, #136	@ 0x88
 8003cbe:	f006 fe81 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, output_buffer);
 8003cc2:	4852      	ldr	r0, [pc, #328]	@ (8003e0c <receiveRMCDataFromGPS+0x1f8>)
 8003cc4:	a922      	add	r1, sp, #136	@ 0x88
 8003cc6:	f000 fbef 	bl	80044a8 <uart_transmit_string>

		snprintf((char *)output_buffer, sizeof(output_buffer), "Location Received FROM GPS AT SPI FLASH: %.6f %c, %.6f %c\n", rmc_flash.lcation.latitude, rmc_flash.lcation.NS, rmc_flash.lcation.longitude, rmc_flash.lcation.EW);
 8003cca:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003cce:	9306      	str	r3, [sp, #24]
 8003cd0:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 8003cd4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003cd8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003cdc:	9302      	str	r3, [sp, #8]
 8003cde:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8003ce2:	2146      	movs	r1, #70	@ 0x46
 8003ce4:	e9cd 2300 	strd	r2, r3, [sp]
 8003ce8:	a822      	add	r0, sp, #136	@ 0x88
 8003cea:	4a4d      	ldr	r2, [pc, #308]	@ (8003e20 <receiveRMCDataFromGPS+0x20c>)
 8003cec:	f006 fe6a 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, output_buffer);
 8003cf0:	4846      	ldr	r0, [pc, #280]	@ (8003e0c <receiveRMCDataFromGPS+0x1f8>)
 8003cf2:	a922      	add	r1, sp, #136	@ 0x88
 8003cf4:	f000 fbd8 	bl	80044a8 <uart_transmit_string>

		snprintf((char *)output_buffer, sizeof(output_buffer),"Speed FROM GPS AT SPI FLASH: %.2f, Course: %.2f, Valid: %d\n\n\n", rmc_flash.speed, rmc_flash.course, rmc_flash.isValid);
 8003cf8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003cfa:	9304      	str	r3, [sp, #16]
 8003cfc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003cfe:	f7fc fc33 	bl	8000568 <__aeabi_f2d>
 8003d02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d06:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003d08:	f7fc fc2e 	bl	8000568 <__aeabi_f2d>
 8003d0c:	4a45      	ldr	r2, [pc, #276]	@ (8003e24 <receiveRMCDataFromGPS+0x210>)
 8003d0e:	e9cd 0100 	strd	r0, r1, [sp]
 8003d12:	2146      	movs	r1, #70	@ 0x46
 8003d14:	a822      	add	r0, sp, #136	@ 0x88
 8003d16:	f006 fe55 	bl	800a9c4 <sniprintf>
		uart_transmit_string(&huart1, output_buffer);
 8003d1a:	483c      	ldr	r0, [pc, #240]	@ (8003e0c <receiveRMCDataFromGPS+0x1f8>)
 8003d1c:	a922      	add	r1, sp, #136	@ 0x88
 8003d1e:	f000 fbc3 	bl	80044a8 <uart_transmit_string>

		format_rmc_data(&rmc_flash,(char*) rmcBufferDemo, 128);
 8003d22:	4941      	ldr	r1, [pc, #260]	@ (8003e28 <receiveRMCDataFromGPS+0x214>)
 8003d24:	2280      	movs	r2, #128	@ 0x80
 8003d26:	4620      	mov	r0, r4
 8003d28:	f7ff fcfa 	bl	8003720 <format_rmc_data>

		if(rmc_flash.date.Yr >= 24){
 8003d2c:	69a3      	ldr	r3, [r4, #24]
 8003d2e:	2b17      	cmp	r3, #23
 8003d30:	dd32      	ble.n	8003d98 <receiveRMCDataFromGPS+0x184>
			if(countRMCReceived == 6){
 8003d32:	4e3e      	ldr	r6, [pc, #248]	@ (8003e2c <receiveRMCDataFromGPS+0x218>)
 8003d34:	6833      	ldr	r3, [r6, #0]
 8003d36:	2b06      	cmp	r3, #6
 8003d38:	d13d      	bne.n	8003db6 <receiveRMCDataFromGPS+0x1a2>

				saveRMC();
 8003d3a:	f7ff fd47 	bl	80037cc <saveRMC>
				Debug_printf("---------------------Sending the current data----------------");
 8003d3e:	483c      	ldr	r0, [pc, #240]	@ (8003e30 <receiveRMCDataFromGPS+0x21c>)
 8003d40:	f000 fbc2 	bl	80044c8 <Debug_printf>
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 8003d44:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8003d48:	483a      	ldr	r0, [pc, #232]	@ (8003e34 <receiveRMCDataFromGPS+0x220>)
 8003d4a:	e9c0 230e 	strd	r2, r3, [r0, #56]	@ 0x38
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
 8003d4e:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 8003d52:	e9c0 2312 	strd	r2, r3, [r0, #72]	@ 0x48
				mail_gsm.rmc.speed = rmc_flash.speed;
 8003d56:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d58:	6283      	str	r3, [r0, #40]	@ 0x28
				mail_gsm.rmc.course = rmc_flash.course;
 8003d5a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003d5c:	62c3      	str	r3, [r0, #44]	@ 0x2c
				mail_gsm.rmc.lcation.NS = rmc_flash.lcation.NS;
 8003d5e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003d62:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
				mail_gsm.rmc.lcation.EW = rmc_flash.lcation.EW;
 8003d66:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003d6a:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
				mail_gsm.rmc.isValid = rmc_flash.isValid;
 8003d6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003d70:	6303      	str	r3, [r0, #48]	@ 0x30
				mail_gsm.rmc.tim.hour = rmc_flash.tim.hour;
 8003d72:	6823      	ldr	r3, [r4, #0]
 8003d74:	6003      	str	r3, [r0, #0]
				mail_gsm.rmc.tim.min = rmc_flash.tim.min;
 8003d76:	6863      	ldr	r3, [r4, #4]
 8003d78:	6043      	str	r3, [r0, #4]
				mail_gsm.rmc.tim.sec = rmc_flash.tim.sec;
 8003d7a:	68a3      	ldr	r3, [r4, #8]
 8003d7c:	6083      	str	r3, [r0, #8]
				mail_gsm.rmc.date.Yr = rmc_flash.date.Yr;
 8003d7e:	69a3      	ldr	r3, [r4, #24]
 8003d80:	6183      	str	r3, [r0, #24]
				mail_gsm.rmc.date.Mon = rmc_flash.date.Mon;
 8003d82:	6963      	ldr	r3, [r4, #20]
 8003d84:	6143      	str	r3, [r0, #20]
				mail_gsm.rmc.date.Day = rmc_flash.date.Day;
 8003d86:	6923      	ldr	r3, [r4, #16]
 8003d88:	6103      	str	r3, [r0, #16]
				mail_gsm.address = current_addr;
 8003d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8003e38 <receiveRMCDataFromGPS+0x224>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6583      	str	r3, [r0, #88]	@ 0x58
				sendRMCDataWithAddrToGSM(&mail_gsm);
 8003d90:	f7ff fe1e 	bl	80039d0 <sendRMCDataWithAddrToGSM>
				countRMCReceived = 0;
 8003d94:	2300      	movs	r3, #0
				 * CASE 2: When disconnect and reconnect have sent the data from queue then disconnect again so update the end address
				 */
				if(is_using_flash == 1 && is_disconnect == 0){
					if(checkAddrExistInQueue(start_addr_disconnect, &result_addr_queue)){
						Debug_printf("\n-------SKIPPING address cause it was sent already: %08lx--------\n", start_addr_disconnect);
						start_addr_disconnect +=128;
 8003d96:	6033      	str	r3, [r6, #0]
					}
				}
				//is_over_flow = 0;
			}
		}
		osMailFree(RMC_MailQFLASHId, receivedData);
 8003d98:	f8d8 0000 	ldr.w	r0, [r8]
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	f003 fd50 	bl	8007842 <osMailFree>
		// Free memory after use
		if(rmc_flash.date.Yr >= 24)
 8003da2:	69a3      	ldr	r3, [r4, #24]
 8003da4:	2b17      	cmp	r3, #23
			countRMCReceived++;
 8003da6:	bfc1      	itttt	gt
 8003da8:	4a20      	ldrgt	r2, [pc, #128]	@ (8003e2c <receiveRMCDataFromGPS+0x218>)
 8003daa:	6813      	ldrgt	r3, [r2, #0]
 8003dac:	3301      	addgt	r3, #1
 8003dae:	6013      	strgt	r3, [r2, #0]
	}
}
 8003db0:	b034      	add	sp, #208	@ 0xd0
 8003db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if(is_using_flash == 1 && is_disconnect == 0){
 8003db6:	4b21      	ldr	r3, [pc, #132]	@ (8003e3c <receiveRMCDataFromGPS+0x228>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d1ec      	bne.n	8003d98 <receiveRMCDataFromGPS+0x184>
 8003dbe:	4b20      	ldr	r3, [pc, #128]	@ (8003e40 <receiveRMCDataFromGPS+0x22c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e8      	bne.n	8003d98 <receiveRMCDataFromGPS+0x184>
					if(checkAddrExistInQueue(start_addr_disconnect, &result_addr_queue)){
 8003dc6:	4e1f      	ldr	r6, [pc, #124]	@ (8003e44 <receiveRMCDataFromGPS+0x230>)
 8003dc8:	491f      	ldr	r1, [pc, #124]	@ (8003e48 <receiveRMCDataFromGPS+0x234>)
 8003dca:	6830      	ldr	r0, [r6, #0]
 8003dcc:	f7fe fe44 	bl	8002a58 <checkAddrExistInQueue>
						Debug_printf("\n-------SKIPPING address cause it was sent already: %08lx--------\n", start_addr_disconnect);
 8003dd0:	6831      	ldr	r1, [r6, #0]
					if(checkAddrExistInQueue(start_addr_disconnect, &result_addr_queue)){
 8003dd2:	b128      	cbz	r0, 8003de0 <receiveRMCDataFromGPS+0x1cc>
						Debug_printf("\n-------SKIPPING address cause it was sent already: %08lx--------\n", start_addr_disconnect);
 8003dd4:	481d      	ldr	r0, [pc, #116]	@ (8003e4c <receiveRMCDataFromGPS+0x238>)
 8003dd6:	f000 fb77 	bl	80044c8 <Debug_printf>
						start_addr_disconnect +=128;
 8003dda:	6833      	ldr	r3, [r6, #0]
 8003ddc:	3380      	adds	r3, #128	@ 0x80
 8003dde:	e7da      	b.n	8003d96 <receiveRMCDataFromGPS+0x182>
						mail_gsm.rmc = readFlash(start_addr_disconnect);
 8003de0:	4f14      	ldr	r7, [pc, #80]	@ (8003e34 <receiveRMCDataFromGPS+0x220>)
						Debug_printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 8003de2:	481b      	ldr	r0, [pc, #108]	@ (8003e50 <receiveRMCDataFromGPS+0x23c>)
 8003de4:	f000 fb70 	bl	80044c8 <Debug_printf>
						mail_gsm.rmc = readFlash(start_addr_disconnect);
 8003de8:	6831      	ldr	r1, [r6, #0]
 8003dea:	a808      	add	r0, sp, #32
 8003dec:	f7ff fe72 	bl	8003ad4 <readFlash>
 8003df0:	2258      	movs	r2, #88	@ 0x58
 8003df2:	a908      	add	r1, sp, #32
 8003df4:	4638      	mov	r0, r7
 8003df6:	f007 fd35 	bl	800b864 <memcpy>
						mail_gsm.address = start_addr_disconnect;
 8003dfa:	6833      	ldr	r3, [r6, #0]
 8003dfc:	65bb      	str	r3, [r7, #88]	@ 0x58
						sendRMCDataWithAddrToGSM(&mail_gsm);
 8003dfe:	4638      	mov	r0, r7
 8003e00:	f7ff fde6 	bl	80039d0 <sendRMCDataWithAddrToGSM>
 8003e04:	e7c8      	b.n	8003d98 <receiveRMCDataFromGPS+0x184>
 8003e06:	bf00      	nop
 8003e08:	0800fcd6 	.word	0x0800fcd6
 8003e0c:	200013bc 	.word	0x200013bc
 8003e10:	0800fcfb 	.word	0x0800fcfb
 8003e14:	20001708 	.word	0x20001708
 8003e18:	0800fd1c 	.word	0x0800fd1c
 8003e1c:	0800fd4d 	.word	0x0800fd4d
 8003e20:	0800fd7d 	.word	0x0800fd7d
 8003e24:	0800fdb8 	.word	0x0800fdb8
 8003e28:	20001760 	.word	0x20001760
 8003e2c:	200016a0 	.word	0x200016a0
 8003e30:	0800fdf6 	.word	0x0800fdf6
 8003e34:	200016a8 	.word	0x200016a8
 8003e38:	20000000 	.word	0x20000000
 8003e3c:	20000d68 	.word	0x20000d68
 8003e40:	20000d6c 	.word	0x20000d6c
 8003e44:	20000d60 	.word	0x20000d60
 8003e48:	20000d70 	.word	0x20000d70
 8003e4c:	0800fe34 	.word	0x0800fe34
 8003e50:	0800fe77 	.word	0x0800fe77
 8003e54:	200002c8 	.word	0x200002c8

08003e58 <StartSpiFlash>:


void StartSpiFlash(void const * argument)
{
 8003e58:	b580      	push	{r7, lr}
  /* USER CODE BEGIN StartSpiFlash */
  /* Infinite loop */
	current_addr = address_rmc;
 8003e5a:	4b29      	ldr	r3, [pc, #164]	@ (8003f00 <StartSpiFlash+0xa8>)
 8003e5c:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8003f18 <StartSpiFlash+0xc0>
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f8c8 3000 	str.w	r3, [r8]
{
 8003e66:	b08a      	sub	sp, #40	@ 0x28

	osMailQDef(GSM_MailQ, 128, GSM_MAIL_STRUCT);
 8003e68:	2360      	movs	r3, #96	@ 0x60
 8003e6a:	2280      	movs	r2, #128	@ 0x80
	RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	a801      	add	r0, sp, #4
	osMailQDef(GSM_MailQ, 128, GSM_MAIL_STRUCT);
 8003e70:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003e74:	f8cd d00c 	str.w	sp, [sp, #12]
	RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8003e78:	f003 fc4f 	bl	800771a <osMailCreate>
 8003e7c:	4b21      	ldr	r3, [pc, #132]	@ (8003f04 <StartSpiFlash+0xac>)
		osDelay(1500);
		//uart_transmit_string(&huart1, (uint8_t*) "INSIDE SPI FLASH\n");
		W25_Reset();
		W25_ReadJedecID();
		W25_Reset();
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 8003e7e:	4e22      	ldr	r6, [pc, #136]	@ (8003f08 <StartSpiFlash+0xb0>)
		char spi_flash_data_intro[] = "Flash DATA received: ";
		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003e80:	4d22      	ldr	r5, [pc, #136]	@ (8003f0c <StartSpiFlash+0xb4>)
	RMC_MailQGSMId = osMailCreate(osMailQ(GSM_MailQ), NULL);
 8003e82:	6018      	str	r0, [r3, #0]
		osDelay(1500);
 8003e84:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8003e88:	f003 fbc8 	bl	800761c <osDelay>
		W25_Reset();
 8003e8c:	f7ff f9b1 	bl	80031f2 <W25_Reset>
		W25_ReadJedecID();
 8003e90:	f7ff f9dc 	bl	800324c <W25_ReadJedecID>
		W25_Reset();
 8003e94:	f7ff f9ad 	bl	80031f2 <W25_Reset>
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 8003e98:	2280      	movs	r2, #128	@ 0x80
 8003e9a:	f8d8 0000 	ldr.w	r0, [r8]
 8003e9e:	4631      	mov	r1, r6
 8003ea0:	f7ff fac8 	bl	8003434 <W25_ReadData>
		char spi_flash_data_intro[] = "Flash DATA received: ";
 8003ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f10 <StartSpiFlash+0xb8>)
 8003ea6:	aa04      	add	r2, sp, #16
 8003ea8:	f103 0c10 	add.w	ip, r3, #16
 8003eac:	4617      	mov	r7, r2
 8003eae:	6818      	ldr	r0, [r3, #0]
 8003eb0:	6859      	ldr	r1, [r3, #4]
 8003eb2:	4614      	mov	r4, r2
 8003eb4:	c403      	stmia	r4!, {r0, r1}
 8003eb6:	3308      	adds	r3, #8
 8003eb8:	4563      	cmp	r3, ip
 8003eba:	4622      	mov	r2, r4
 8003ebc:	d1f7      	bne.n	8003eae <StartSpiFlash+0x56>
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	889b      	ldrh	r3, [r3, #4]
 8003ec2:	6020      	str	r0, [r4, #0]
 8003ec4:	80a3      	strh	r3, [r4, #4]
		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003ec6:	4638      	mov	r0, r7
 8003ec8:	f7fc f9e2 	bl	8000290 <strlen>
 8003ecc:	4639      	mov	r1, r7
 8003ece:	b282      	uxth	r2, r0
 8003ed0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	f003 fa31 	bl	800733c <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003eda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ede:	2280      	movs	r2, #128	@ 0x80
 8003ee0:	4631      	mov	r1, r6
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	f003 fa2a 	bl	800733c <HAL_UART_Transmit>
		//receiveTaxData();
		receiveRMCDataFromGPS();
 8003ee8:	f7ff fe94 	bl	8003c14 <receiveRMCDataFromGPS>
		uart_transmit_string(&huart1,(uint8_t*) "\n\n");
 8003eec:	4628      	mov	r0, r5
 8003eee:	4909      	ldr	r1, [pc, #36]	@ (8003f14 <StartSpiFlash+0xbc>)
 8003ef0:	f000 fada 	bl	80044a8 <uart_transmit_string>
		osDelay(1500);
 8003ef4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8003ef8:	f003 fb90 	bl	800761c <osDelay>
	for(;;){
 8003efc:	e7c2      	b.n	8003e84 <StartSpiFlash+0x2c>
 8003efe:	bf00      	nop
 8003f00:	20000004 	.word	0x20000004
 8003f04:	20000f7c 	.word	0x20000f7c
 8003f08:	200017e0 	.word	0x200017e0
 8003f0c:	200013bc 	.word	0x200013bc
 8003f10:	0800fecf 	.word	0x0800fecf
 8003f14:	0800f81f 	.word	0x0800f81f
 8003f18:	20000000 	.word	0x20000000

08003f1c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f54 <HAL_MspInit+0x38>)
 8003f1e:	699a      	ldr	r2, [r3, #24]
 8003f20:	f042 0201 	orr.w	r2, r2, #1
 8003f24:	619a      	str	r2, [r3, #24]
 8003f26:	699a      	ldr	r2, [r3, #24]
{
 8003f28:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2a:	f002 0201 	and.w	r2, r2, #1
 8003f2e:	9200      	str	r2, [sp, #0]
 8003f30:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f32:	69da      	ldr	r2, [r3, #28]
 8003f34:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003f38:	61da      	str	r2, [r3, #28]
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f40:	9301      	str	r3, [sp, #4]
 8003f42:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f44:	2200      	movs	r2, #0
 8003f46:	210f      	movs	r1, #15
 8003f48:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f4c:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f4e:	f001 b8e7 	b.w	8005120 <HAL_NVIC_SetPriority>
 8003f52:	bf00      	nop
 8003f54:	40021000 	.word	0x40021000

08003f58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f58:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f5a:	2214      	movs	r2, #20
{
 8003f5c:	b08a      	sub	sp, #40	@ 0x28
 8003f5e:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f60:	2100      	movs	r1, #0
 8003f62:	eb0d 0002 	add.w	r0, sp, r2
 8003f66:	f006 fe29 	bl	800abbc <memset>
  if(hadc->Instance==ADC2)
 8003f6a:	682b      	ldr	r3, [r5, #0]
 8003f6c:	4a3d      	ldr	r2, [pc, #244]	@ (8004064 <HAL_ADC_MspInit+0x10c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d137      	bne.n	8003fe2 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003f72:	4b3d      	ldr	r3, [pc, #244]	@ (8004068 <HAL_ADC_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 8003f74:	4c3d      	ldr	r4, [pc, #244]	@ (800406c <HAL_ADC_MspInit+0x114>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003f76:	695a      	ldr	r2, [r3, #20]
 8003f78:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003f7c:	615a      	str	r2, [r3, #20]
 8003f7e:	695a      	ldr	r2, [r3, #20]
 8003f80:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8003f84:	9201      	str	r2, [sp, #4]
 8003f86:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f88:	695a      	ldr	r2, [r3, #20]
 8003f8a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003f8e:	615a      	str	r2, [r3, #20]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f96:	9302      	str	r3, [sp, #8]
 8003f98:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f9a:	2620      	movs	r6, #32
 8003f9c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fa2:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fa4:	e9cd 6305 	strd	r6, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa8:	f001 f9de 	bl	8005368 <HAL_GPIO_Init>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fb0:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 8004080 <HAL_ADC_MspInit+0x128>
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003fb4:	f04f 0e80 	mov.w	lr, #128	@ 0x80
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fb8:	2300      	movs	r3, #0
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003fba:	e9c4 e203 	strd	lr, r2, [r4, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003fbe:	4620      	mov	r0, r4
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003fc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fc4:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003fc8:	e9c4 2605 	strd	r2, r6, [r4, #20]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fcc:	60a3      	str	r3, [r4, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8003fce:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003fd0:	f001 f906 	bl	80051e0 <HAL_DMA_Init>
 8003fd4:	b108      	cbz	r0, 8003fda <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 8003fd6:	f7ff f8c4 	bl	8003162 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003fda:	63ac      	str	r4, [r5, #56]	@ 0x38
 8003fdc:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003fde:	b00a      	add	sp, #40	@ 0x28
 8003fe0:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC3)
 8003fe2:	4a23      	ldr	r2, [pc, #140]	@ (8004070 <HAL_ADC_MspInit+0x118>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d1fa      	bne.n	8003fde <HAL_ADC_MspInit+0x86>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8003fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8004068 <HAL_ADC_MspInit+0x110>)
    hdma_adc3.Instance = DMA2_Channel5;
 8003fea:	4c22      	ldr	r4, [pc, #136]	@ (8004074 <HAL_ADC_MspInit+0x11c>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 8003fec:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fee:	4822      	ldr	r0, [pc, #136]	@ (8004078 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 8003ff0:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003ff4:	615a      	str	r2, [r3, #20]
 8003ff6:	695a      	ldr	r2, [r3, #20]
 8003ff8:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8003ffc:	9203      	str	r2, [sp, #12]
 8003ffe:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004000:	695a      	ldr	r2, [r3, #20]
 8004002:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004006:	615a      	str	r2, [r3, #20]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800400e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004010:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004012:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004014:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004016:	2303      	movs	r3, #3
 8004018:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800401c:	f001 f9a4 	bl	8005368 <HAL_GPIO_Init>
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004020:	2080      	movs	r0, #128	@ 0x80
 8004022:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004026:	4915      	ldr	r1, [pc, #84]	@ (800407c <HAL_ADC_MspInit+0x124>)
 8004028:	2300      	movs	r3, #0
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800402a:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800402e:	f44f 6680 	mov.w	r6, #1024	@ 0x400
 8004032:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004034:	4620      	mov	r0, r4
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004036:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800403a:	e9c4 6205 	strd	r6, r2, [r4, #20]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800403e:	60a3      	str	r3, [r4, #8]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004040:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004042:	f001 f8cd 	bl	80051e0 <HAL_DMA_Init>
 8004046:	b108      	cbz	r0, 800404c <HAL_ADC_MspInit+0xf4>
      Error_Handler();
 8004048:	f7ff f88b 	bl	8003162 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800404c:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800404e:	2200      	movs	r2, #0
 8004050:	2105      	movs	r1, #5
 8004052:	202f      	movs	r0, #47	@ 0x2f
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004054:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 8004056:	f001 f863 	bl	8005120 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800405a:	202f      	movs	r0, #47	@ 0x2f
 800405c:	f001 f892 	bl	8005184 <HAL_NVIC_EnableIRQ>
}
 8004060:	e7bd      	b.n	8003fde <HAL_ADC_MspInit+0x86>
 8004062:	bf00      	nop
 8004064:	50000100 	.word	0x50000100
 8004068:	40021000 	.word	0x40021000
 800406c:	200015bc 	.word	0x200015bc
 8004070:	50000400 	.word	0x50000400
 8004074:	20001578 	.word	0x20001578
 8004078:	48000400 	.word	0x48000400
 800407c:	40020458 	.word	0x40020458
 8004080:	40020408 	.word	0x40020408

08004084 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8004084:	6802      	ldr	r2, [r0, #0]
 8004086:	4b07      	ldr	r3, [pc, #28]	@ (80040a4 <HAL_RTC_MspInit+0x20>)
 8004088:	429a      	cmp	r2, r3
 800408a:	d10a      	bne.n	80040a2 <HAL_RTC_MspInit+0x1e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004090:	fa92 f2a2 	rbit	r2, r2
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004094:	4b04      	ldr	r3, [pc, #16]	@ (80040a8 <HAL_RTC_MspInit+0x24>)
 8004096:	fab2 f282 	clz	r2, r2
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	2201      	movs	r2, #1
 80040a0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80040a2:	4770      	bx	lr
 80040a4:	40002800 	.word	0x40002800
 80040a8:	10908100 	.word	0x10908100

080040ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80040ac:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ae:	2214      	movs	r2, #20
{
 80040b0:	b08a      	sub	sp, #40	@ 0x28
 80040b2:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b4:	2100      	movs	r1, #0
 80040b6:	eb0d 0002 	add.w	r0, sp, r2
 80040ba:	f006 fd7f 	bl	800abbc <memset>
  if(hspi->Instance==SPI1)
 80040be:	6823      	ldr	r3, [r4, #0]
 80040c0:	4a1e      	ldr	r2, [pc, #120]	@ (800413c <HAL_SPI_MspInit+0x90>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d120      	bne.n	8004108 <HAL_SPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80040c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004140 <HAL_SPI_MspInit+0x94>)
 80040c8:	699a      	ldr	r2, [r3, #24]
 80040ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80040ce:	619a      	str	r2, [r3, #24]
 80040d0:	699a      	ldr	r2, [r3, #24]
 80040d2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80040d6:	9201      	str	r2, [sp, #4]
 80040d8:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80040e0:	615a      	str	r2, [r3, #20]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040e8:	9302      	str	r3, [sp, #8]
 80040ea:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80040ec:	2338      	movs	r3, #56	@ 0x38
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80040ee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040f0:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040f2:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040f4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040f6:	2305      	movs	r3, #5
 80040f8:	e9cd 1308 	strd	r1, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040fc:	4811      	ldr	r0, [pc, #68]	@ (8004144 <HAL_SPI_MspInit+0x98>)
 80040fe:	a905      	add	r1, sp, #20
 8004100:	f001 f932 	bl	8005368 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004104:	b00a      	add	sp, #40	@ 0x28
 8004106:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 8004108:	4a0f      	ldr	r2, [pc, #60]	@ (8004148 <HAL_SPI_MspInit+0x9c>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d1fa      	bne.n	8004104 <HAL_SPI_MspInit+0x58>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800410e:	4b0c      	ldr	r3, [pc, #48]	@ (8004140 <HAL_SPI_MspInit+0x94>)
 8004110:	69da      	ldr	r2, [r3, #28]
 8004112:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004116:	61da      	str	r2, [r3, #28]
 8004118:	69da      	ldr	r2, [r3, #28]
 800411a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800411e:	9203      	str	r2, [sp, #12]
 8004120:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004122:	695a      	ldr	r2, [r3, #20]
 8004124:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004128:	615a      	str	r2, [r3, #20]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004130:	9304      	str	r3, [sp, #16]
 8004132:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004134:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004138:	e7d9      	b.n	80040ee <HAL_SPI_MspInit+0x42>
 800413a:	bf00      	nop
 800413c:	40013000 	.word	0x40013000
 8004140:	40021000 	.word	0x40021000
 8004144:	48000400 	.word	0x48000400
 8004148:	40003800 	.word	0x40003800

0800414c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800414c:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM3)
 800414e:	4b0e      	ldr	r3, [pc, #56]	@ (8004188 <HAL_TIM_Base_MspInit+0x3c>)
 8004150:	6802      	ldr	r2, [r0, #0]
 8004152:	429a      	cmp	r2, r3
 8004154:	d115      	bne.n	8004182 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004156:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800415a:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 800415c:	69da      	ldr	r2, [r3, #28]
 800415e:	f042 0202 	orr.w	r2, r2, #2
 8004162:	61da      	str	r2, [r3, #28]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800416c:	2200      	movs	r2, #0
 800416e:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004170:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004172:	f000 ffd5 	bl	8005120 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004176:	201d      	movs	r0, #29

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004178:	b003      	add	sp, #12
 800417a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800417e:	f001 b801 	b.w	8005184 <HAL_NVIC_EnableIRQ>
}
 8004182:	b003      	add	sp, #12
 8004184:	f85d fb04 	ldr.w	pc, [sp], #4
 8004188:	40000400 	.word	0x40000400

0800418c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800418c:	b530      	push	{r4, r5, lr}
 800418e:	4605      	mov	r5, r0
 8004190:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004192:	2214      	movs	r2, #20
 8004194:	2100      	movs	r1, #0
 8004196:	a807      	add	r0, sp, #28
 8004198:	f006 fd10 	bl	800abbc <memset>
  if(huart->Instance==USART1)
 800419c:	682b      	ldr	r3, [r5, #0]
 800419e:	4a4a      	ldr	r2, [pc, #296]	@ (80042c8 <HAL_UART_MspInit+0x13c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d137      	bne.n	8004214 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80041a4:	4b49      	ldr	r3, [pc, #292]	@ (80042cc <HAL_UART_MspInit+0x140>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80041a6:	4c4a      	ldr	r4, [pc, #296]	@ (80042d0 <HAL_UART_MspInit+0x144>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80041a8:	699a      	ldr	r2, [r3, #24]
 80041aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041ae:	619a      	str	r2, [r3, #24]
 80041b0:	699a      	ldr	r2, [r3, #24]
 80041b2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80041b6:	9201      	str	r2, [sp, #4]
 80041b8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ba:	695a      	ldr	r2, [r3, #20]
 80041bc:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80041c0:	615a      	str	r2, [r3, #20]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c8:	9302      	str	r3, [sp, #8]
 80041ca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041cc:	f44f 6ec0 	mov.w	lr, #1536	@ 0x600
 80041d0:	2302      	movs	r3, #2
 80041d2:	e9cd e307 	strd	lr, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80041d6:	2203      	movs	r2, #3
 80041d8:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041da:	a907      	add	r1, sp, #28
 80041dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80041e0:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e4:	f001 f8c0 	bl	8005368 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80041e8:	4b3a      	ldr	r3, [pc, #232]	@ (80042d4 <HAL_UART_MspInit+0x148>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80041ea:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041ec:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041ee:	2280      	movs	r2, #128	@ 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041f0:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041f4:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80041f8:	2220      	movs	r2, #32
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041fa:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80041fc:	61a2      	str	r2, [r4, #24]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80041fe:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004200:	4620      	mov	r0, r4
 8004202:	f000 ffed 	bl	80051e0 <HAL_DMA_Init>
 8004206:	b108      	cbz	r0, 800420c <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8004208:	f7fe ffab 	bl	8003162 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800420c:	676c      	str	r4, [r5, #116]	@ 0x74
 800420e:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004210:	b00d      	add	sp, #52	@ 0x34
 8004212:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 8004214:	4a30      	ldr	r2, [pc, #192]	@ (80042d8 <HAL_UART_MspInit+0x14c>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d123      	bne.n	8004262 <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 800421a:	4b2c      	ldr	r3, [pc, #176]	@ (80042cc <HAL_UART_MspInit+0x140>)
 800421c:	69da      	ldr	r2, [r3, #28]
 800421e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004222:	61da      	str	r2, [r3, #28]
 8004224:	69da      	ldr	r2, [r3, #28]
 8004226:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800422a:	9203      	str	r2, [sp, #12]
 800422c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800422e:	695a      	ldr	r2, [r3, #20]
 8004230:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004234:	615a      	str	r2, [r3, #20]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423c:	9304      	str	r3, [sp, #16]
 800423e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004240:	240c      	movs	r4, #12
 8004242:	2302      	movs	r3, #2
 8004244:	e9cd 4307 	strd	r4, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004248:	f04f 0c03 	mov.w	ip, #3
 800424c:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800424e:	a907      	add	r1, sp, #28
 8004250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004254:	e9cd c30a 	strd	ip, r3, [sp, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004258:	4c20      	ldr	r4, [pc, #128]	@ (80042dc <HAL_UART_MspInit+0x150>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800425a:	f001 f885 	bl	8005368 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800425e:	4b20      	ldr	r3, [pc, #128]	@ (80042e0 <HAL_UART_MspInit+0x154>)
 8004260:	e7c3      	b.n	80041ea <HAL_UART_MspInit+0x5e>
  else if(huart->Instance==USART3)
 8004262:	4a20      	ldr	r2, [pc, #128]	@ (80042e4 <HAL_UART_MspInit+0x158>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d1d3      	bne.n	8004210 <HAL_UART_MspInit+0x84>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004268:	4b18      	ldr	r3, [pc, #96]	@ (80042cc <HAL_UART_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800426a:	481f      	ldr	r0, [pc, #124]	@ (80042e8 <HAL_UART_MspInit+0x15c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800426c:	69da      	ldr	r2, [r3, #28]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800426e:	4c1f      	ldr	r4, [pc, #124]	@ (80042ec <HAL_UART_MspInit+0x160>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004270:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004274:	61da      	str	r2, [r3, #28]
 8004276:	69da      	ldr	r2, [r3, #28]
 8004278:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 800427c:	9205      	str	r2, [sp, #20]
 800427e:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004280:	695a      	ldr	r2, [r3, #20]
 8004282:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004286:	615a      	str	r2, [r3, #20]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800428e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004290:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004294:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004296:	2302      	movs	r3, #2
 8004298:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800429c:	2103      	movs	r1, #3
 800429e:	2307      	movs	r3, #7
 80042a0:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042a4:	a907      	add	r1, sp, #28
 80042a6:	f001 f85f 	bl	8005368 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042aa:	4811      	ldr	r0, [pc, #68]	@ (80042f0 <HAL_UART_MspInit+0x164>)
 80042ac:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80042ae:	2280      	movs	r2, #128	@ 0x80
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042b0:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80042b4:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042b8:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80042ba:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80042bc:	2320      	movs	r3, #32
 80042be:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80042c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042c4:	e79b      	b.n	80041fe <HAL_UART_MspInit+0x72>
 80042c6:	bf00      	nop
 80042c8:	40013800 	.word	0x40013800
 80042cc:	40021000 	.word	0x40021000
 80042d0:	20001268 	.word	0x20001268
 80042d4:	40020058 	.word	0x40020058
 80042d8:	40004400 	.word	0x40004400
 80042dc:	20001224 	.word	0x20001224
 80042e0:	4002006c 	.word	0x4002006c
 80042e4:	40004800 	.word	0x40004800
 80042e8:	48000400 	.word	0x48000400
 80042ec:	200011e0 	.word	0x200011e0
 80042f0:	40020030 	.word	0x40020030

080042f4 <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80042f4:	4b21      	ldr	r3, [pc, #132]	@ (800437c <HAL_InitTick+0x88>)
{
 80042f6:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM2_CLK_ENABLE();
 80042f8:	69da      	ldr	r2, [r3, #28]
 80042fa:	f042 0201 	orr.w	r2, r2, #1
 80042fe:	61da      	str	r2, [r3, #28]
 8004300:	69db      	ldr	r3, [r3, #28]
{
 8004302:	b088      	sub	sp, #32
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	9302      	str	r3, [sp, #8]
{
 800430a:	4605      	mov	r5, r0
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800430c:	a901      	add	r1, sp, #4
 800430e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004310:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004312:	f001 fc53 	bl	8005bbc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004316:	9b06      	ldr	r3, [sp, #24]
 8004318:	bb53      	cbnz	r3, 8004370 <HAL_InitTick+0x7c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800431a:	f001 fc1f 	bl	8005b5c <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800431e:	4e18      	ldr	r6, [pc, #96]	@ (8004380 <HAL_InitTick+0x8c>)
 8004320:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004324:	6033      	str	r3, [r6, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8004326:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800432a:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800432c:	4b15      	ldr	r3, [pc, #84]	@ (8004384 <HAL_InitTick+0x90>)
 800432e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004332:	3b01      	subs	r3, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8004334:	6073      	str	r3, [r6, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim2);
 8004336:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = 0;
 8004338:	2300      	movs	r3, #0
 800433a:	6133      	str	r3, [r6, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800433c:	60b3      	str	r3, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800433e:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim2);
 8004340:	f002 fc4e 	bl	8006be0 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8004344:	4604      	mov	r4, r0
 8004346:	b980      	cbnz	r0, 800436a <HAL_InitTick+0x76>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8004348:	4630      	mov	r0, r6
 800434a:	f002 fb0b 	bl	8006964 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800434e:	4604      	mov	r4, r0
 8004350:	b958      	cbnz	r0, 800436a <HAL_InitTick+0x76>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004352:	201c      	movs	r0, #28
 8004354:	f000 ff16 	bl	8005184 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004358:	2d0f      	cmp	r5, #15
 800435a:	d80d      	bhi.n	8004378 <HAL_InitTick+0x84>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800435c:	4622      	mov	r2, r4
 800435e:	4629      	mov	r1, r5
 8004360:	201c      	movs	r0, #28
 8004362:	f000 fedd 	bl	8005120 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004366:	4b08      	ldr	r3, [pc, #32]	@ (8004388 <HAL_InitTick+0x94>)
 8004368:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 800436a:	4620      	mov	r0, r4
 800436c:	b008      	add	sp, #32
 800436e:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004370:	f001 fbf4 	bl	8005b5c <HAL_RCC_GetPCLK1Freq>
 8004374:	0040      	lsls	r0, r0, #1
 8004376:	e7d2      	b.n	800431e <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 8004378:	2401      	movs	r4, #1
 800437a:	e7f6      	b.n	800436a <HAL_InitTick+0x76>
 800437c:	40021000 	.word	0x40021000
 8004380:	20002864 	.word	0x20002864
 8004384:	000f4240 	.word	0x000f4240
 8004388:	20000014 	.word	0x20000014

0800438c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800438c:	e7fe      	b.n	800438c <NMI_Handler>

0800438e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800438e:	e7fe      	b.n	800438e <HardFault_Handler>

08004390 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004390:	e7fe      	b.n	8004390 <MemManage_Handler>

08004392 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004392:	e7fe      	b.n	8004392 <BusFault_Handler>

08004394 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004394:	e7fe      	b.n	8004394 <UsageFault_Handler>

08004396 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004396:	4770      	bx	lr

08004398 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004398:	4801      	ldr	r0, [pc, #4]	@ (80043a0 <DMA1_Channel3_IRQHandler+0x8>)
 800439a:	f000 bf9d 	b.w	80052d8 <HAL_DMA_IRQHandler>
 800439e:	bf00      	nop
 80043a0:	200011e0 	.word	0x200011e0

080043a4 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80043a4:	4801      	ldr	r0, [pc, #4]	@ (80043ac <DMA1_Channel5_IRQHandler+0x8>)
 80043a6:	f000 bf97 	b.w	80052d8 <HAL_DMA_IRQHandler>
 80043aa:	bf00      	nop
 80043ac:	20001268 	.word	0x20001268

080043b0 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80043b0:	4801      	ldr	r0, [pc, #4]	@ (80043b8 <DMA1_Channel6_IRQHandler+0x8>)
 80043b2:	f000 bf91 	b.w	80052d8 <HAL_DMA_IRQHandler>
 80043b6:	bf00      	nop
 80043b8:	20001224 	.word	0x20001224

080043bc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80043bc:	4801      	ldr	r0, [pc, #4]	@ (80043c4 <TIM2_IRQHandler+0x8>)
 80043be:	f002 bb0b 	b.w	80069d8 <HAL_TIM_IRQHandler>
 80043c2:	bf00      	nop
 80043c4:	20002864 	.word	0x20002864

080043c8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80043c8:	4801      	ldr	r0, [pc, #4]	@ (80043d0 <TIM3_IRQHandler+0x8>)
 80043ca:	f002 bb05 	b.w	80069d8 <HAL_TIM_IRQHandler>
 80043ce:	bf00      	nop
 80043d0:	20001444 	.word	0x20001444

080043d4 <ADC3_IRQHandler>:
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80043d4:	4801      	ldr	r0, [pc, #4]	@ (80043dc <ADC3_IRQHandler+0x8>)
 80043d6:	f000 baa7 	b.w	8004928 <HAL_ADC_IRQHandler>
 80043da:	bf00      	nop
 80043dc:	20001600 	.word	0x20001600

080043e0 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80043e0:	4801      	ldr	r0, [pc, #4]	@ (80043e8 <DMA2_Channel1_IRQHandler+0x8>)
 80043e2:	f000 bf79 	b.w	80052d8 <HAL_DMA_IRQHandler>
 80043e6:	bf00      	nop
 80043e8:	200015bc 	.word	0x200015bc

080043ec <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80043ec:	4801      	ldr	r0, [pc, #4]	@ (80043f4 <DMA2_Channel5_IRQHandler+0x8>)
 80043ee:	f000 bf73 	b.w	80052d8 <HAL_DMA_IRQHandler>
 80043f2:	bf00      	nop
 80043f4:	20001578 	.word	0x20001578

080043f8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80043f8:	2001      	movs	r0, #1
 80043fa:	4770      	bx	lr

080043fc <_kill>:

int _kill(int pid, int sig)
{
 80043fc:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80043fe:	f007 f9ff 	bl	800b800 <__errno>
 8004402:	2316      	movs	r3, #22
 8004404:	6003      	str	r3, [r0, #0]
  return -1;
}
 8004406:	f04f 30ff 	mov.w	r0, #4294967295
 800440a:	bd08      	pop	{r3, pc}

0800440c <_exit>:

void _exit (int status)
{
 800440c:	b508      	push	{r3, lr}
  errno = EINVAL;
 800440e:	f007 f9f7 	bl	800b800 <__errno>
 8004412:	2316      	movs	r3, #22
 8004414:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8004416:	e7fe      	b.n	8004416 <_exit+0xa>

08004418 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004418:	b570      	push	{r4, r5, r6, lr}
 800441a:	460d      	mov	r5, r1
 800441c:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800441e:	460e      	mov	r6, r1
 8004420:	1b73      	subs	r3, r6, r5
 8004422:	429c      	cmp	r4, r3
 8004424:	dc01      	bgt.n	800442a <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004426:	4620      	mov	r0, r4
 8004428:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 800442a:	f3af 8000 	nop.w
 800442e:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004432:	e7f5      	b.n	8004420 <_read+0x8>

08004434 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004434:	b570      	push	{r4, r5, r6, lr}
 8004436:	460d      	mov	r5, r1
 8004438:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800443a:	460e      	mov	r6, r1
 800443c:	1b73      	subs	r3, r6, r5
 800443e:	429c      	cmp	r4, r3
 8004440:	dc01      	bgt.n	8004446 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004442:	4620      	mov	r0, r4
 8004444:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004446:	f816 0b01 	ldrb.w	r0, [r6], #1
 800444a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800444e:	e7f5      	b.n	800443c <_write+0x8>

08004450 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8004450:	f04f 30ff 	mov.w	r0, #4294967295
 8004454:	4770      	bx	lr

08004456 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004456:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800445a:	604b      	str	r3, [r1, #4]
  return 0;
}
 800445c:	2000      	movs	r0, #0
 800445e:	4770      	bx	lr

08004460 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004460:	2001      	movs	r0, #1
 8004462:	4770      	bx	lr

08004464 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004464:	2000      	movs	r0, #0
 8004466:	4770      	bx	lr

08004468 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004468:	4a0b      	ldr	r2, [pc, #44]	@ (8004498 <_sbrk+0x30>)
 800446a:	6811      	ldr	r1, [r2, #0]
{
 800446c:	b510      	push	{r4, lr}
 800446e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8004470:	b909      	cbnz	r1, 8004476 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8004472:	490a      	ldr	r1, [pc, #40]	@ (800449c <_sbrk+0x34>)
 8004474:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004476:	6810      	ldr	r0, [r2, #0]
 8004478:	4909      	ldr	r1, [pc, #36]	@ (80044a0 <_sbrk+0x38>)
 800447a:	4c0a      	ldr	r4, [pc, #40]	@ (80044a4 <_sbrk+0x3c>)
 800447c:	4403      	add	r3, r0
 800447e:	1b09      	subs	r1, r1, r4
 8004480:	428b      	cmp	r3, r1
 8004482:	d906      	bls.n	8004492 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8004484:	f007 f9bc 	bl	800b800 <__errno>
 8004488:	230c      	movs	r3, #12
 800448a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800448c:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004490:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004492:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8004494:	e7fc      	b.n	8004490 <_sbrk+0x28>
 8004496:	bf00      	nop
 8004498:	200028b4 	.word	0x200028b4
 800449c:	20009328 	.word	0x20009328
 80044a0:	2000a000 	.word	0x2000a000
 80044a4:	00000400 	.word	0x00000400

080044a8 <uart_transmit_string>:
#include "system_management.h"
#include <stdio.h>
#include <stdarg.h>
#include <string.h>

void uart_transmit_string(UART_HandleTypeDef *huart, uint8_t *string) {
 80044a8:	b570      	push	{r4, r5, r6, lr}
 80044aa:	4605      	mov	r5, r0
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 80044ac:	4608      	mov	r0, r1
void uart_transmit_string(UART_HandleTypeDef *huart, uint8_t *string) {
 80044ae:	460c      	mov	r4, r1
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 80044b0:	f7fb feee 	bl	8000290 <strlen>
 80044b4:	4621      	mov	r1, r4
 80044b6:	b282      	uxth	r2, r0
 80044b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80044bc:	4628      	mov	r0, r5
}
 80044be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 80044c2:	f002 bf3b 	b.w	800733c <HAL_UART_Transmit>
	...

080044c8 <Debug_printf>:


void Debug_printf(const char *format, ...) {
 80044c8:	b40f      	push	{r0, r1, r2, r3}
 80044ca:	b500      	push	{lr}
 80044cc:	b0c3      	sub	sp, #268	@ 0x10c
 80044ce:	ab44      	add	r3, sp, #272	@ 0x110

    // Start processing the variadic arguments
    va_start(args, format);

    // Format the string
    vsnprintf(output_buffer, sizeof(output_buffer), format, args);
 80044d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
void Debug_printf(const char *format, ...) {
 80044d4:	f853 2b04 	ldr.w	r2, [r3], #4
    va_start(args, format);
 80044d8:	9301      	str	r3, [sp, #4]
    vsnprintf(output_buffer, sizeof(output_buffer), format, args);
 80044da:	a802      	add	r0, sp, #8
 80044dc:	f006 fb60 	bl	800aba0 <vsniprintf>

    // End processing the arguments
    va_end(args);

    // Transmit the formatted string over UART
    uart_transmit_string(&huart1,(uint8_t*) output_buffer);
 80044e0:	4804      	ldr	r0, [pc, #16]	@ (80044f4 <Debug_printf+0x2c>)
 80044e2:	a902      	add	r1, sp, #8
 80044e4:	f7ff ffe0 	bl	80044a8 <uart_transmit_string>
}
 80044e8:	b043      	add	sp, #268	@ 0x10c
 80044ea:	f85d eb04 	ldr.w	lr, [sp], #4
 80044ee:	b004      	add	sp, #16
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	200013bc 	.word	0x200013bc

080044f8 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044f8:	4a03      	ldr	r2, [pc, #12]	@ (8004508 <SystemInit+0x10>)
 80044fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80044fe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004502:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004506:	4770      	bx	lr
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800450c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004544 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004510:	f7ff fff2 	bl	80044f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004514:	480c      	ldr	r0, [pc, #48]	@ (8004548 <LoopForever+0x6>)
  ldr r1, =_edata
 8004516:	490d      	ldr	r1, [pc, #52]	@ (800454c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004518:	4a0d      	ldr	r2, [pc, #52]	@ (8004550 <LoopForever+0xe>)
  movs r3, #0
 800451a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800451c:	e002      	b.n	8004524 <LoopCopyDataInit>

0800451e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800451e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004522:	3304      	adds	r3, #4

08004524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004528:	d3f9      	bcc.n	800451e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800452a:	4a0a      	ldr	r2, [pc, #40]	@ (8004554 <LoopForever+0x12>)
  ldr r4, =_ebss
 800452c:	4c0a      	ldr	r4, [pc, #40]	@ (8004558 <LoopForever+0x16>)
  movs r3, #0
 800452e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004530:	e001      	b.n	8004536 <LoopFillZerobss>

08004532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004534:	3204      	adds	r2, #4

08004536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004538:	d3fb      	bcc.n	8004532 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800453a:	f007 f967 	bl	800b80c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800453e:	f7fe fbb3 	bl	8002ca8 <main>

08004542 <LoopForever>:

LoopForever:
    b LoopForever
 8004542:	e7fe      	b.n	8004542 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004544:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800454c:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8004550:	08010480 	.word	0x08010480
  ldr r2, =_sbss
 8004554:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8004558:	20009324 	.word	0x20009324

0800455c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800455c:	e7fe      	b.n	800455c <ADC1_2_IRQHandler>

0800455e <__cxa_guard_abort.part.0>:

/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
 800455e:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8004560:	b672      	cpsid	i
{
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004562:	f7fe fdfe 	bl	8003162 <Error_Handler>
 8004566:	e7fe      	b.n	8004566 <__cxa_guard_abort.part.0+0x8>

08004568 <stm32_lock_acquire>:
{
 8004568:	b508      	push	{r3, lr}
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800456a:	7a03      	ldrb	r3, [r0, #8]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d903      	bls.n	8004578 <stm32_lock_acquire+0x10>
 8004570:	b672      	cpsid	i
 8004572:	f7fe fdf6 	bl	8003162 <Error_Handler>
 8004576:	e7fe      	b.n	8004576 <stm32_lock_acquire+0xe>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8004578:	1c5a      	adds	r2, r3, #1
 800457a:	7202      	strb	r2, [r0, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800457c:	f3ef 8211 	mrs	r2, BASEPRI
 8004580:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8004584:	f381 8811 	msr	BASEPRI, r1
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004594:	bd08      	pop	{r3, pc}

08004596 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8004596:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
  lock->nesting_level--;
 8004598:	7a03      	ldrb	r3, [r0, #8]
 800459a:	3b01      	subs	r3, #1
 800459c:	b2db      	uxtb	r3, r3
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800459e:	2b01      	cmp	r3, #1
  lock->nesting_level--;
 80045a0:	7203      	strb	r3, [r0, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80045a2:	d903      	bls.n	80045ac <stm32_lock_release+0x16>
 80045a4:	b672      	cpsid	i
 80045a6:	f7fe fddc 	bl	8003162 <Error_Handler>
 80045aa:	e7fe      	b.n	80045aa <stm32_lock_release+0x14>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80045ac:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80045b0:	f383 8811 	msr	BASEPRI, r3
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
}
 80045b4:	bd08      	pop	{r3, pc}

080045b6 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80045b6:	b510      	push	{r4, lr}
  if (lock == NULL)
 80045b8:	4604      	mov	r4, r0
 80045ba:	b920      	cbnz	r0, 80045c6 <__retarget_lock_init_recursive+0x10>
  {
    errno = EINVAL;
 80045bc:	f007 f920 	bl	800b800 <__errno>
 80045c0:	2316      	movs	r3, #22
 80045c2:	6003      	str	r3, [r0, #0]
    return;
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
}
 80045c4:	bd10      	pop	{r4, pc}
  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80045c6:	200c      	movs	r0, #12
 80045c8:	f004 fb80 	bl	8008ccc <malloc>
 80045cc:	6020      	str	r0, [r4, #0]
  if (*lock != NULL)
 80045ce:	b120      	cbz	r0, 80045da <__retarget_lock_init_recursive+0x24>
    lock->basepri[i] = 0;
 80045d0:	2300      	movs	r3, #0
 80045d2:	e9c0 3300 	strd	r3, r3, [r0]
  lock->nesting_level = 0;
 80045d6:	7203      	strb	r3, [r0, #8]
}
 80045d8:	e7f4      	b.n	80045c4 <__retarget_lock_init_recursive+0xe>
 80045da:	f7ff ffc0 	bl	800455e <__cxa_guard_abort.part.0>

080045de <__retarget_lock_acquire>:
/**
  * @brief Acquire lock
  * @param lock The lock
  */
void __retarget_lock_acquire(_LOCK_T lock)
{
 80045de:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80045e0:	b908      	cbnz	r0, 80045e6 <__retarget_lock_acquire+0x8>
 80045e2:	f7ff ffbc 	bl	800455e <__cxa_guard_abort.part.0>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
}
 80045e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80045ea:	f7ff bfbd 	b.w	8004568 <stm32_lock_acquire>

080045ee <__retarget_lock_acquire_recursive>:
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
 80045ee:	f7ff bff6 	b.w	80045de <__retarget_lock_acquire>

080045f2 <__retarget_lock_release>:
/**
  * @brief Release lock
  * @param lock The lock
  */
void __retarget_lock_release(_LOCK_T lock)
{
 80045f2:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80045f4:	b918      	cbnz	r0, 80045fe <__retarget_lock_release+0xc>
 80045f6:	b672      	cpsid	i
 80045f8:	f7fe fdb3 	bl	8003162 <Error_Handler>
 80045fc:	e7fe      	b.n	80045fc <__retarget_lock_release+0xa>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
}
 80045fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8004602:	f7ff bfc8 	b.w	8004596 <stm32_lock_release>

08004606 <__retarget_lock_release_recursive>:
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) \
  __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
 8004606:	f7ff bff4 	b.w	80045f2 <__retarget_lock_release>
	...

0800460c <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800460c:	4a07      	ldr	r2, [pc, #28]	@ (800462c <HAL_Init+0x20>)
{
 800460e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004610:	6813      	ldr	r3, [r2, #0]
 8004612:	f043 0310 	orr.w	r3, r3, #16
 8004616:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004618:	2003      	movs	r0, #3
 800461a:	f000 fd6f 	bl	80050fc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800461e:	200f      	movs	r0, #15
 8004620:	f7ff fe68 	bl	80042f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004624:	f7ff fc7a 	bl	8003f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8004628:	2000      	movs	r0, #0
 800462a:	bd08      	pop	{r3, pc}
 800462c:	40022000 	.word	0x40022000

08004630 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004630:	4a03      	ldr	r2, [pc, #12]	@ (8004640 <HAL_IncTick+0x10>)
 8004632:	4b04      	ldr	r3, [pc, #16]	@ (8004644 <HAL_IncTick+0x14>)
 8004634:	6811      	ldr	r1, [r2, #0]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	440b      	add	r3, r1
 800463a:	6013      	str	r3, [r2, #0]
}
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	200028e8 	.word	0x200028e8
 8004644:	20000010 	.word	0x20000010

08004648 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8004648:	4b01      	ldr	r3, [pc, #4]	@ (8004650 <HAL_GetTick+0x8>)
 800464a:	6818      	ldr	r0, [r3, #0]
}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	200028e8 	.word	0x200028e8

08004654 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004654:	b538      	push	{r3, r4, r5, lr}
 8004656:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004658:	f7ff fff6 	bl	8004648 <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800465c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800465e:	bf1c      	itt	ne
 8004660:	4b05      	ldrne	r3, [pc, #20]	@ (8004678 <HAL_Delay+0x24>)
 8004662:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8004664:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8004666:	bf18      	it	ne
 8004668:	18e4      	addne	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800466a:	f7ff ffed 	bl	8004648 <HAL_GetTick>
 800466e:	1b43      	subs	r3, r0, r5
 8004670:	42a3      	cmp	r3, r4
 8004672:	d3fa      	bcc.n	800466a <HAL_Delay+0x16>
  {
  }
}
 8004674:	bd38      	pop	{r3, r4, r5, pc}
 8004676:	bf00      	nop
 8004678:	20000010 	.word	0x20000010

0800467c <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 800467c:	4770      	bx	lr

0800467e <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 800467e:	4770      	bx	lr

08004680 <HAL_ADC_ErrorCallback>:
  * @brief  ADC error callback in non blocking mode
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8004680:	4770      	bx	lr

08004682 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004682:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004684:	6803      	ldr	r3, [r0, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	f002 0203 	and.w	r2, r2, #3
 800468c:	2a01      	cmp	r2, #1
{
 800468e:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004690:	d001      	beq.n	8004696 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004692:	2000      	movs	r0, #0
}
 8004694:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	07d1      	lsls	r1, r2, #31
 800469a:	d5fa      	bpl.n	8004692 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	f002 020d 	and.w	r2, r2, #13
 80046a2:	2a01      	cmp	r2, #1
 80046a4:	d115      	bne.n	80046d2 <ADC_Disable+0x50>
      __HAL_ADC_DISABLE(hadc);
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	f042 0202 	orr.w	r2, r2, #2
 80046ac:	609a      	str	r2, [r3, #8]
 80046ae:	2203      	movs	r2, #3
 80046b0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80046b2:	f7ff ffc9 	bl	8004648 <HAL_GetTick>
 80046b6:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	07db      	lsls	r3, r3, #31
 80046be:	d5e8      	bpl.n	8004692 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046c0:	f7ff ffc2 	bl	8004648 <HAL_GetTick>
 80046c4:	1b40      	subs	r0, r0, r5
 80046c6:	2802      	cmp	r0, #2
 80046c8:	d9f6      	bls.n	80046b8 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80046ca:	6823      	ldr	r3, [r4, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	07da      	lsls	r2, r3, #31
 80046d0:	d5f2      	bpl.n	80046b8 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80046d4:	f043 0310 	orr.w	r3, r3, #16
 80046d8:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046da:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 80046e2:	2001      	movs	r0, #1
 80046e4:	e7d6      	b.n	8004694 <ADC_Disable+0x12>
	...

080046e8 <HAL_ADC_Init>:
{
 80046e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 80046ee:	4604      	mov	r4, r0
 80046f0:	2800      	cmp	r0, #0
 80046f2:	f000 8103 	beq.w	80048fc <HAL_ADC_Init+0x214>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80046f6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80046f8:	06d5      	lsls	r5, r2, #27
 80046fa:	d46a      	bmi.n	80047d2 <HAL_ADC_Init+0xea>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80046fc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d035      	beq.n	800476e <HAL_ADC_Init+0x86>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004702:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	00d2      	lsls	r2, r2, #3
 800470a:	d502      	bpl.n	8004712 <HAL_ADC_Init+0x2a>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800470c:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800470e:	009d      	lsls	r5, r3, #2
 8004710:	d50a      	bpl.n	8004728 <HAL_ADC_Init+0x40>
      ADC_STATE_CLR_SET(hadc->State,
 8004712:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004714:	f023 0312 	bic.w	r3, r3, #18
 8004718:	f043 0310 	orr.w	r3, r3, #16
 800471c:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800471e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	6463      	str	r3, [r4, #68]	@ 0x44
      tmp_hal_status = HAL_ERROR;
 8004726:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004728:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800472a:	06d9      	lsls	r1, r3, #27
 800472c:	f100 80e0 	bmi.w	80048f0 <HAL_ADC_Init+0x208>
 8004730:	2800      	cmp	r0, #0
 8004732:	f040 80dd 	bne.w	80048f0 <HAL_ADC_Init+0x208>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	689a      	ldr	r2, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800473a:	0752      	lsls	r2, r2, #29
 800473c:	f100 80d8 	bmi.w	80048f0 <HAL_ADC_Init+0x208>
    ADC_STATE_CLR_SET(hadc->State,
 8004740:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004742:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8004746:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800474a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 800474e:	6422      	str	r2, [r4, #64]	@ 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004750:	4a6b      	ldr	r2, [pc, #428]	@ (8004900 <HAL_ADC_Init+0x218>)
 8004752:	d042      	beq.n	80047da <HAL_ADC_Init+0xf2>
 8004754:	4293      	cmp	r3, r2
 8004756:	d03e      	beq.n	80047d6 <HAL_ADC_Init+0xee>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004758:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 800475c:	4293      	cmp	r3, r2
 800475e:	4969      	ldr	r1, [pc, #420]	@ (8004904 <HAL_ADC_Init+0x21c>)
 8004760:	f000 80b3 	beq.w	80048ca <HAL_ADC_Init+0x1e2>
 8004764:	428b      	cmp	r3, r1
 8004766:	bf18      	it	ne
 8004768:	2200      	movne	r2, #0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800476a:	4967      	ldr	r1, [pc, #412]	@ (8004908 <HAL_ADC_Init+0x220>)
 800476c:	e036      	b.n	80047dc <HAL_ADC_Init+0xf4>
      hadc->InjectionConfig.ContextQueue = 0U;
 800476e:	e9c0 3312 	strd	r3, r3, [r0, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8004772:	6443      	str	r3, [r0, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 8004774:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 8004778:	f7ff fbee 	bl	8003f58 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	00d8      	lsls	r0, r3, #3
 8004782:	d4be      	bmi.n	8004702 <HAL_ADC_Init+0x1a>
        tmp_hal_status = ADC_Disable(hadc);
 8004784:	4620      	mov	r0, r4
 8004786:	f7ff ff7c 	bl	8004682 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800478a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800478c:	06d1      	lsls	r1, r2, #27
 800478e:	d4b9      	bmi.n	8004704 <HAL_ADC_Init+0x1c>
 8004790:	2800      	cmp	r0, #0
 8004792:	d1b7      	bne.n	8004704 <HAL_ADC_Init+0x1c>
          ADC_STATE_CLR_SET(hadc->State,
 8004794:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004796:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8004798:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800479c:	f023 0302 	bic.w	r3, r3, #2
 80047a0:	f043 0302 	orr.w	r3, r3, #2
 80047a4:	6423      	str	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80047a6:	6893      	ldr	r3, [r2, #8]
 80047a8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80047ac:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80047ae:	6893      	ldr	r3, [r2, #8]
 80047b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047b4:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80047b6:	4b55      	ldr	r3, [pc, #340]	@ (800490c <HAL_ADC_Init+0x224>)
 80047b8:	4a55      	ldr	r2, [pc, #340]	@ (8004910 <HAL_ADC_Init+0x228>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80047c0:	220a      	movs	r2, #10
 80047c2:	4353      	muls	r3, r2
            wait_loop_index--;
 80047c4:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80047c6:	9b01      	ldr	r3, [sp, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d09a      	beq.n	8004702 <HAL_ADC_Init+0x1a>
            wait_loop_index--;
 80047cc:	9b01      	ldr	r3, [sp, #4]
 80047ce:	3b01      	subs	r3, #1
 80047d0:	e7f8      	b.n	80047c4 <HAL_ADC_Init+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047d2:	4618      	mov	r0, r3
 80047d4:	e7a8      	b.n	8004728 <HAL_ADC_Init+0x40>
 80047d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047da:	494e      	ldr	r1, [pc, #312]	@ (8004914 <HAL_ADC_Init+0x22c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80047dc:	689d      	ldr	r5, [r3, #8]
 80047de:	f005 0503 	and.w	r5, r5, #3
 80047e2:	2d01      	cmp	r5, #1
 80047e4:	d102      	bne.n	80047ec <HAL_ADC_Init+0x104>
 80047e6:	681d      	ldr	r5, [r3, #0]
 80047e8:	07ed      	lsls	r5, r5, #31
 80047ea:	d40e      	bmi.n	800480a <HAL_ADC_Init+0x122>
 80047ec:	b13a      	cbz	r2, 80047fe <HAL_ADC_Init+0x116>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80047ee:	6895      	ldr	r5, [r2, #8]
 80047f0:	f005 0503 	and.w	r5, r5, #3
 80047f4:	2d01      	cmp	r5, #1
 80047f6:	d102      	bne.n	80047fe <HAL_ADC_Init+0x116>
 80047f8:	6812      	ldr	r2, [r2, #0]
 80047fa:	07d2      	lsls	r2, r2, #31
 80047fc:	d405      	bmi.n	800480a <HAL_ADC_Init+0x122>
      MODIFY_REG(tmpADC_Common->CCR       ,
 80047fe:	688a      	ldr	r2, [r1, #8]
 8004800:	6865      	ldr	r5, [r4, #4]
 8004802:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004806:	432a      	orrs	r2, r5
 8004808:	608a      	str	r2, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800480a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800480e:	430a      	orrs	r2, r1
 8004810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004812:	7e65      	ldrb	r5, [r4, #25]
 8004814:	3901      	subs	r1, #1
 8004816:	bf18      	it	ne
 8004818:	2101      	movne	r1, #1
 800481a:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 800481e:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004822:	f894 1020 	ldrb.w	r1, [r4, #32]
 8004826:	2901      	cmp	r1, #1
 8004828:	d107      	bne.n	800483a <HAL_ADC_Init+0x152>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800482a:	2d00      	cmp	r5, #0
 800482c:	d14f      	bne.n	80048ce <HAL_ADC_Init+0x1e6>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800482e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004830:	3901      	subs	r1, #1
 8004832:	ea42 4141 	orr.w	r1, r2, r1, lsl #17
 8004836:	f441 3280 	orr.w	r2, r1, #65536	@ 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800483a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800483c:	2901      	cmp	r1, #1
 800483e:	d015      	beq.n	800486c <HAL_ADC_Init+0x184>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004840:	4d35      	ldr	r5, [pc, #212]	@ (8004918 <HAL_ADC_Init+0x230>)
 8004842:	42ab      	cmp	r3, r5
 8004844:	d003      	beq.n	800484e <HAL_ADC_Init+0x166>
 8004846:	f505 7580 	add.w	r5, r5, #256	@ 0x100
 800484a:	42ab      	cmp	r3, r5
 800484c:	d10a      	bne.n	8004864 <HAL_ADC_Init+0x17c>
 800484e:	f5b1 7f30 	cmp.w	r1, #704	@ 0x2c0
 8004852:	d047      	beq.n	80048e4 <HAL_ADC_Init+0x1fc>
 8004854:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004858:	d047      	beq.n	80048ea <HAL_ADC_Init+0x202>
 800485a:	f5b1 7fe0 	cmp.w	r1, #448	@ 0x1c0
 800485e:	bf08      	it	eq
 8004860:	f44f 7180 	moveq.w	r1, #256	@ 0x100
 8004864:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004866:	4315      	orrs	r5, r2
 8004868:	ea45 0201 	orr.w	r2, r5, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800486c:	6899      	ldr	r1, [r3, #8]
 800486e:	f011 0f0c 	tst.w	r1, #12
 8004872:	d10c      	bne.n	800488e <HAL_ADC_Init+0x1a6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8004874:	68d9      	ldr	r1, [r3, #12]
 8004876:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 800487a:	f021 0102 	bic.w	r1, r1, #2
 800487e:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8004880:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8004884:	7e25      	ldrb	r5, [r4, #24]
 8004886:	0049      	lsls	r1, r1, #1
 8004888:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 800488c:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 800488e:	68dd      	ldr	r5, [r3, #12]
 8004890:	4922      	ldr	r1, [pc, #136]	@ (800491c <HAL_ADC_Init+0x234>)
 8004892:	4029      	ands	r1, r5
 8004894:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004896:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8004898:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800489a:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800489c:	bf05      	ittet	eq
 800489e:	6b19      	ldreq	r1, [r3, #48]	@ 0x30
 80048a0:	69e2      	ldreq	r2, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80048a2:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80048a4:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80048a8:	bf06      	itte	eq
 80048aa:	f021 010f 	biceq.w	r1, r1, #15
 80048ae:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80048b0:	f022 020f 	bicne.w	r2, r2, #15
 80048b4:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80048b6:	2300      	movs	r3, #0
 80048b8:	6463      	str	r3, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80048ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048bc:	f023 0303 	bic.w	r3, r3, #3
 80048c0:	f043 0301 	orr.w	r3, r3, #1
 80048c4:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80048c6:	b003      	add	sp, #12
 80048c8:	bd30      	pop	{r4, r5, pc}
 80048ca:	460a      	mov	r2, r1
 80048cc:	e74d      	b.n	800476a <HAL_ADC_Init+0x82>
        ADC_STATE_CLR_SET(hadc->State,
 80048ce:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80048d0:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 80048d4:	f041 0120 	orr.w	r1, r1, #32
 80048d8:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048da:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80048dc:	f041 0101 	orr.w	r1, r1, #1
 80048e0:	6461      	str	r1, [r4, #68]	@ 0x44
 80048e2:	e7aa      	b.n	800483a <HAL_ADC_Init+0x152>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80048e4:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 80048e8:	e7bc      	b.n	8004864 <HAL_ADC_Init+0x17c>
 80048ea:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 80048ee:	e7b9      	b.n	8004864 <HAL_ADC_Init+0x17c>
    ADC_STATE_CLR_SET(hadc->State,
 80048f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048f2:	f023 0312 	bic.w	r3, r3, #18
 80048f6:	f043 0310 	orr.w	r3, r3, #16
 80048fa:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 80048fc:	2001      	movs	r0, #1
 80048fe:	e7e2      	b.n	80048c6 <HAL_ADC_Init+0x1de>
 8004900:	50000100 	.word	0x50000100
 8004904:	50000500 	.word	0x50000500
 8004908:	50000700 	.word	0x50000700
 800490c:	2000000c 	.word	0x2000000c
 8004910:	000f4240 	.word	0x000f4240
 8004914:	50000300 	.word	0x50000300
 8004918:	50000400 	.word	0x50000400
 800491c:	fff0c007 	.word	0xfff0c007

08004920 <HAL_ADCEx_InjectedConvCpltCallback>:
}
 8004920:	4770      	bx	lr

08004922 <HAL_ADCEx_InjectedQueueOverflowCallback>:
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
 8004922:	4770      	bx	lr

08004924 <HAL_ADCEx_LevelOutOfWindow2Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
 8004924:	4770      	bx	lr

08004926 <HAL_ADCEx_LevelOutOfWindow3Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
 8004926:	4770      	bx	lr

08004928 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004928:	6803      	ldr	r3, [r0, #0]
{
 800492a:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 800492c:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800492e:	685e      	ldr	r6, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004930:	076a      	lsls	r2, r5, #29
{
 8004932:	4604      	mov	r4, r0
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004934:	d501      	bpl.n	800493a <HAL_ADC_IRQHandler+0x12>
 8004936:	0770      	lsls	r0, r6, #29
 8004938:	d403      	bmi.n	8004942 <HAL_ADC_IRQHandler+0x1a>
 800493a:	0729      	lsls	r1, r5, #28
 800493c:	d543      	bpl.n	80049c6 <HAL_ADC_IRQHandler+0x9e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 800493e:	0732      	lsls	r2, r6, #28
 8004940:	d541      	bpl.n	80049c6 <HAL_ADC_IRQHandler+0x9e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004942:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004944:	06d0      	lsls	r0, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004946:	bf5e      	ittt	pl
 8004948:	6c22      	ldrpl	r2, [r4, #64]	@ 0x40
 800494a:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 800494e:	6422      	strpl	r2, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004950:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004954:	d003      	beq.n	800495e <HAL_ADC_IRQHandler+0x36>
 8004956:	4a90      	ldr	r2, [pc, #576]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 8004958:	4293      	cmp	r3, r2
 800495a:	f040 8105 	bne.w	8004b68 <HAL_ADC_IRQHandler+0x240>
 800495e:	4a8f      	ldr	r2, [pc, #572]	@ (8004b9c <HAL_ADC_IRQHandler+0x274>)
 8004960:	6891      	ldr	r1, [r2, #8]
 8004962:	06c9      	lsls	r1, r1, #27
 8004964:	d00c      	beq.n	8004980 <HAL_ADC_IRQHandler+0x58>
 8004966:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800496a:	d003      	beq.n	8004974 <HAL_ADC_IRQHandler+0x4c>
 800496c:	498a      	ldr	r1, [pc, #552]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 800496e:	428b      	cmp	r3, r1
 8004970:	f040 80ff 	bne.w	8004b72 <HAL_ADC_IRQHandler+0x24a>
 8004974:	6892      	ldr	r2, [r2, #8]
 8004976:	f002 021f 	and.w	r2, r2, #31
 800497a:	2a05      	cmp	r2, #5
 800497c:	f040 8114 	bne.w	8004ba8 <HAL_ADC_IRQHandler+0x280>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004980:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004982:	68d9      	ldr	r1, [r3, #12]
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8004984:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8004988:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 800498c:	4311      	orrs	r1, r2
 800498e:	d114      	bne.n	80049ba <HAL_ADC_IRQHandler+0x92>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8004990:	0729      	lsls	r1, r5, #28
 8004992:	d512      	bpl.n	80049ba <HAL_ADC_IRQHandler+0x92>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	0752      	lsls	r2, r2, #29
 8004998:	f100 8122 	bmi.w	8004be0 <HAL_ADC_IRQHandler+0x2b8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	f022 020c 	bic.w	r2, r2, #12
 80049a2:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80049a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049aa:	6423      	str	r3, [r4, #64]	@ 0x40
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049ae:	04d8      	lsls	r0, r3, #19
 80049b0:	d403      	bmi.n	80049ba <HAL_ADC_IRQHandler+0x92>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 80049ba:	4620      	mov	r0, r4
 80049bc:	f7ff fe5e 	bl	800467c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	220c      	movs	r2, #12
 80049c4:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80049c6:	06a9      	lsls	r1, r5, #26
 80049c8:	d501      	bpl.n	80049ce <HAL_ADC_IRQHandler+0xa6>
 80049ca:	06b2      	lsls	r2, r6, #26
 80049cc:	d403      	bmi.n	80049d6 <HAL_ADC_IRQHandler+0xae>
 80049ce:	066b      	lsls	r3, r5, #25
 80049d0:	d562      	bpl.n	8004a98 <HAL_ADC_IRQHandler+0x170>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80049d2:	0670      	lsls	r0, r6, #25
 80049d4:	d560      	bpl.n	8004a98 <HAL_ADC_IRQHandler+0x170>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80049d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049d8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049dc:	6423      	str	r3, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80049de:	6823      	ldr	r3, [r4, #0]
 80049e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049e4:	d003      	beq.n	80049ee <HAL_ADC_IRQHandler+0xc6>
 80049e6:	4a6c      	ldr	r2, [pc, #432]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	f040 8102 	bne.w	8004bf2 <HAL_ADC_IRQHandler+0x2ca>
 80049ee:	4a6b      	ldr	r2, [pc, #428]	@ (8004b9c <HAL_ADC_IRQHandler+0x274>)
 80049f0:	6891      	ldr	r1, [r2, #8]
 80049f2:	06c9      	lsls	r1, r1, #27
 80049f4:	d00c      	beq.n	8004a10 <HAL_ADC_IRQHandler+0xe8>
 80049f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049fa:	d003      	beq.n	8004a04 <HAL_ADC_IRQHandler+0xdc>
 80049fc:	4966      	ldr	r1, [pc, #408]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 80049fe:	428b      	cmp	r3, r1
 8004a00:	f040 80fc 	bne.w	8004bfc <HAL_ADC_IRQHandler+0x2d4>
 8004a04:	6892      	ldr	r2, [r2, #8]
 8004a06:	f002 021f 	and.w	r2, r2, #31
 8004a0a:	2a05      	cmp	r2, #5
 8004a0c:	f040 8108 	bne.w	8004c20 <HAL_ADC_IRQHandler+0x2f8>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8004a10:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8004a12:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004a14:	f011 0fc0 	tst.w	r1, #192	@ 0xc0
 8004a18:	d138      	bne.n	8004a8c <HAL_ADC_IRQHandler+0x164>
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8004a1a:	0191      	lsls	r1, r2, #6
 8004a1c:	d506      	bpl.n	8004a2c <HAL_ADC_IRQHandler+0x104>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004a1e:	68d9      	ldr	r1, [r3, #12]
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8004a20:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8004a24:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8004a28:	4311      	orrs	r1, r2
 8004a2a:	d12f      	bne.n	8004a8c <HAL_ADC_IRQHandler+0x164>
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8004a2c:	0668      	lsls	r0, r5, #25
 8004a2e:	d52d      	bpl.n	8004a8c <HAL_ADC_IRQHandler+0x164>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8004a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a34:	d003      	beq.n	8004a3e <HAL_ADC_IRQHandler+0x116>
 8004a36:	4a58      	ldr	r2, [pc, #352]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	f040 810d 	bne.w	8004c58 <HAL_ADC_IRQHandler+0x330>
 8004a3e:	4a57      	ldr	r2, [pc, #348]	@ (8004b9c <HAL_ADC_IRQHandler+0x274>)
 8004a40:	6891      	ldr	r1, [r2, #8]
 8004a42:	06c9      	lsls	r1, r1, #27
 8004a44:	d00c      	beq.n	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004a46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a4a:	d003      	beq.n	8004a54 <HAL_ADC_IRQHandler+0x12c>
 8004a4c:	4952      	ldr	r1, [pc, #328]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 8004a4e:	428b      	cmp	r3, r1
 8004a50:	f040 8107 	bne.w	8004c62 <HAL_ADC_IRQHandler+0x33a>
 8004a54:	6892      	ldr	r2, [r2, #8]
 8004a56:	f002 021f 	and.w	r2, r2, #31
 8004a5a:	2a06      	cmp	r2, #6
 8004a5c:	f040 8113 	bne.w	8004c86 <HAL_ADC_IRQHandler+0x35e>
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8004a60:	68da      	ldr	r2, [r3, #12]
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8004a62:	0291      	lsls	r1, r2, #10
 8004a64:	d412      	bmi.n	8004a8c <HAL_ADC_IRQHandler+0x164>
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	0712      	lsls	r2, r2, #28
 8004a6a:	f100 8128 	bmi.w	8004cbe <HAL_ADC_IRQHandler+0x396>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a74:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004a76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a7c:	6423      	str	r3, [r4, #64]	@ 0x40
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004a7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a80:	05d8      	lsls	r0, r3, #23
 8004a82:	d403      	bmi.n	8004a8c <HAL_ADC_IRQHandler+0x164>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004a8c:	4620      	mov	r0, r4
 8004a8e:	f7ff ff47 	bl	8004920 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	2260      	movs	r2, #96	@ 0x60
 8004a96:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004a98:	0629      	lsls	r1, r5, #24
 8004a9a:	d50b      	bpl.n	8004ab4 <HAL_ADC_IRQHandler+0x18c>
 8004a9c:	0632      	lsls	r2, r6, #24
 8004a9e:	d509      	bpl.n	8004ab4 <HAL_ADC_IRQHandler+0x18c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004aa0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004aa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aa6:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	f7ff fde8 	bl	800467e <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	2280      	movs	r2, #128	@ 0x80
 8004ab2:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004ab4:	05eb      	lsls	r3, r5, #23
 8004ab6:	d50c      	bpl.n	8004ad2 <HAL_ADC_IRQHandler+0x1aa>
 8004ab8:	05f0      	lsls	r0, r6, #23
 8004aba:	d50a      	bpl.n	8004ad2 <HAL_ADC_IRQHandler+0x1aa>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004abc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004abe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ac2:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004ac4:	4620      	mov	r0, r4
 8004ac6:	f7ff ff2d 	bl	8004924 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ad0:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004ad2:	05a9      	lsls	r1, r5, #22
 8004ad4:	d50c      	bpl.n	8004af0 <HAL_ADC_IRQHandler+0x1c8>
 8004ad6:	05b2      	lsls	r2, r6, #22
 8004ad8:	d50a      	bpl.n	8004af0 <HAL_ADC_IRQHandler+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004ada:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004adc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ae0:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004ae2:	4620      	mov	r0, r4
 8004ae4:	f7ff ff1f 	bl	8004926 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004ae8:	6823      	ldr	r3, [r4, #0]
 8004aea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004aee:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004af0:	06eb      	lsls	r3, r5, #27
 8004af2:	d525      	bpl.n	8004b40 <HAL_ADC_IRQHandler+0x218>
 8004af4:	06f0      	lsls	r0, r6, #27
 8004af6:	d523      	bpl.n	8004b40 <HAL_ADC_IRQHandler+0x218>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004af8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d012      	beq.n	8004b24 <HAL_ADC_IRQHandler+0x1fc>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004afe:	6822      	ldr	r2, [r4, #0]
 8004b00:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004b04:	f000 80e4 	beq.w	8004cd0 <HAL_ADC_IRQHandler+0x3a8>
 8004b08:	4823      	ldr	r0, [pc, #140]	@ (8004b98 <HAL_ADC_IRQHandler+0x270>)
 8004b0a:	4b25      	ldr	r3, [pc, #148]	@ (8004ba0 <HAL_ADC_IRQHandler+0x278>)
 8004b0c:	4923      	ldr	r1, [pc, #140]	@ (8004b9c <HAL_ADC_IRQHandler+0x274>)
 8004b0e:	4282      	cmp	r2, r0
 8004b10:	bf08      	it	eq
 8004b12:	460b      	moveq	r3, r1
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8004b14:	6899      	ldr	r1, [r3, #8]
 8004b16:	06c9      	lsls	r1, r1, #27
 8004b18:	f040 80dc 	bne.w	8004cd4 <HAL_ADC_IRQHandler+0x3ac>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8004b1c:	68d3      	ldr	r3, [r2, #12]
 8004b1e:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8004b22:	d00a      	beq.n	8004b3a <HAL_ADC_IRQHandler+0x212>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004b24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b2a:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004b2c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004b2e:	f043 0302 	orr.w	r3, r3, #2
 8004b32:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_ADC_ErrorCallback(hadc);
 8004b34:	4620      	mov	r0, r4
 8004b36:	f7ff fda3 	bl	8004680 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	2210      	movs	r2, #16
 8004b3e:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004b40:	056a      	lsls	r2, r5, #21
 8004b42:	d510      	bpl.n	8004b66 <HAL_ADC_IRQHandler+0x23e>
 8004b44:	0573      	lsls	r3, r6, #21
 8004b46:	d50e      	bpl.n	8004b66 <HAL_ADC_IRQHandler+0x23e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004b48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b4e:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004b50:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004b52:	f043 0308 	orr.w	r3, r3, #8
 8004b56:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b5e:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004b60:	4620      	mov	r0, r4
 8004b62:	f7ff fede 	bl	8004922 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004b68:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba0 <HAL_ADC_IRQHandler+0x278>)
 8004b6a:	6892      	ldr	r2, [r2, #8]
 8004b6c:	06d0      	lsls	r0, r2, #27
 8004b6e:	f43f af07 	beq.w	8004980 <HAL_ADC_IRQHandler+0x58>
 8004b72:	4a0b      	ldr	r2, [pc, #44]	@ (8004ba0 <HAL_ADC_IRQHandler+0x278>)
 8004b74:	6892      	ldr	r2, [r2, #8]
 8004b76:	f002 021f 	and.w	r2, r2, #31
 8004b7a:	2a05      	cmp	r2, #5
 8004b7c:	f43f af00 	beq.w	8004980 <HAL_ADC_IRQHandler+0x58>
 8004b80:	4a07      	ldr	r2, [pc, #28]	@ (8004ba0 <HAL_ADC_IRQHandler+0x278>)
 8004b82:	6892      	ldr	r2, [r2, #8]
 8004b84:	f002 021f 	and.w	r2, r2, #31
 8004b88:	2a09      	cmp	r2, #9
 8004b8a:	f43f aef9 	beq.w	8004980 <HAL_ADC_IRQHandler+0x58>
 8004b8e:	4a05      	ldr	r2, [pc, #20]	@ (8004ba4 <HAL_ADC_IRQHandler+0x27c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d123      	bne.n	8004bdc <HAL_ADC_IRQHandler+0x2b4>
 8004b94:	e6f4      	b.n	8004980 <HAL_ADC_IRQHandler+0x58>
 8004b96:	bf00      	nop
 8004b98:	50000100 	.word	0x50000100
 8004b9c:	50000300 	.word	0x50000300
 8004ba0:	50000700 	.word	0x50000700
 8004ba4:	50000400 	.word	0x50000400
 8004ba8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bac:	d002      	beq.n	8004bb4 <HAL_ADC_IRQHandler+0x28c>
 8004bae:	4a4b      	ldr	r2, [pc, #300]	@ (8004cdc <HAL_ADC_IRQHandler+0x3b4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d1e5      	bne.n	8004b80 <HAL_ADC_IRQHandler+0x258>
 8004bb4:	4a4a      	ldr	r2, [pc, #296]	@ (8004ce0 <HAL_ADC_IRQHandler+0x3b8>)
 8004bb6:	6892      	ldr	r2, [r2, #8]
 8004bb8:	f002 021f 	and.w	r2, r2, #31
 8004bbc:	2a09      	cmp	r2, #9
 8004bbe:	f43f aedf 	beq.w	8004980 <HAL_ADC_IRQHandler+0x58>
 8004bc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bc6:	f43f aedb 	beq.w	8004980 <HAL_ADC_IRQHandler+0x58>
 8004bca:	4a46      	ldr	r2, [pc, #280]	@ (8004ce4 <HAL_ADC_IRQHandler+0x3bc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	f43f aed7 	beq.w	8004980 <HAL_ADC_IRQHandler+0x58>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004bd2:	4942      	ldr	r1, [pc, #264]	@ (8004cdc <HAL_ADC_IRQHandler+0x3b4>)
 8004bd4:	428b      	cmp	r3, r1
 8004bd6:	bf08      	it	eq
 8004bd8:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8004bdc:	68d2      	ldr	r2, [r2, #12]
 8004bde:	e6d0      	b.n	8004982 <HAL_ADC_IRQHandler+0x5a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004be0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004be2:	f043 0310 	orr.w	r3, r3, #16
 8004be6:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004be8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004bea:	f043 0301 	orr.w	r3, r3, #1
 8004bee:	6463      	str	r3, [r4, #68]	@ 0x44
 8004bf0:	e6e3      	b.n	80049ba <HAL_ADC_IRQHandler+0x92>
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8004ce8 <HAL_ADC_IRQHandler+0x3c0>)
 8004bf4:	6892      	ldr	r2, [r2, #8]
 8004bf6:	06d0      	lsls	r0, r2, #27
 8004bf8:	f43f af0a 	beq.w	8004a10 <HAL_ADC_IRQHandler+0xe8>
 8004bfc:	4a3a      	ldr	r2, [pc, #232]	@ (8004ce8 <HAL_ADC_IRQHandler+0x3c0>)
 8004bfe:	6892      	ldr	r2, [r2, #8]
 8004c00:	f002 021f 	and.w	r2, r2, #31
 8004c04:	2a05      	cmp	r2, #5
 8004c06:	f43f af03 	beq.w	8004a10 <HAL_ADC_IRQHandler+0xe8>
 8004c0a:	4a37      	ldr	r2, [pc, #220]	@ (8004ce8 <HAL_ADC_IRQHandler+0x3c0>)
 8004c0c:	6892      	ldr	r2, [r2, #8]
 8004c0e:	f002 021f 	and.w	r2, r2, #31
 8004c12:	2a09      	cmp	r2, #9
 8004c14:	f43f aefc 	beq.w	8004a10 <HAL_ADC_IRQHandler+0xe8>
 8004c18:	4a32      	ldr	r2, [pc, #200]	@ (8004ce4 <HAL_ADC_IRQHandler+0x3bc>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d11a      	bne.n	8004c54 <HAL_ADC_IRQHandler+0x32c>
 8004c1e:	e6f7      	b.n	8004a10 <HAL_ADC_IRQHandler+0xe8>
 8004c20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c24:	d002      	beq.n	8004c2c <HAL_ADC_IRQHandler+0x304>
 8004c26:	4a2d      	ldr	r2, [pc, #180]	@ (8004cdc <HAL_ADC_IRQHandler+0x3b4>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d1ee      	bne.n	8004c0a <HAL_ADC_IRQHandler+0x2e2>
 8004c2c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ce0 <HAL_ADC_IRQHandler+0x3b8>)
 8004c2e:	6892      	ldr	r2, [r2, #8]
 8004c30:	f002 021f 	and.w	r2, r2, #31
 8004c34:	2a09      	cmp	r2, #9
 8004c36:	f43f aeeb 	beq.w	8004a10 <HAL_ADC_IRQHandler+0xe8>
 8004c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c3e:	f43f aee7 	beq.w	8004a10 <HAL_ADC_IRQHandler+0xe8>
 8004c42:	4a28      	ldr	r2, [pc, #160]	@ (8004ce4 <HAL_ADC_IRQHandler+0x3bc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	f43f aee3 	beq.w	8004a10 <HAL_ADC_IRQHandler+0xe8>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004c4a:	4924      	ldr	r1, [pc, #144]	@ (8004cdc <HAL_ADC_IRQHandler+0x3b4>)
 8004c4c:	428b      	cmp	r3, r1
 8004c4e:	bf08      	it	eq
 8004c50:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8004c54:	68d2      	ldr	r2, [r2, #12]
 8004c56:	e6dc      	b.n	8004a12 <HAL_ADC_IRQHandler+0xea>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8004c58:	4a23      	ldr	r2, [pc, #140]	@ (8004ce8 <HAL_ADC_IRQHandler+0x3c0>)
 8004c5a:	6892      	ldr	r2, [r2, #8]
 8004c5c:	06d0      	lsls	r0, r2, #27
 8004c5e:	f43f aeff 	beq.w	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004c62:	4a21      	ldr	r2, [pc, #132]	@ (8004ce8 <HAL_ADC_IRQHandler+0x3c0>)
 8004c64:	6892      	ldr	r2, [r2, #8]
 8004c66:	f002 021f 	and.w	r2, r2, #31
 8004c6a:	2a06      	cmp	r2, #6
 8004c6c:	f43f aef8 	beq.w	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004c70:	4a1d      	ldr	r2, [pc, #116]	@ (8004ce8 <HAL_ADC_IRQHandler+0x3c0>)
 8004c72:	6892      	ldr	r2, [r2, #8]
 8004c74:	f002 021f 	and.w	r2, r2, #31
 8004c78:	2a07      	cmp	r2, #7
 8004c7a:	f43f aef1 	beq.w	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004c7e:	4a19      	ldr	r2, [pc, #100]	@ (8004ce4 <HAL_ADC_IRQHandler+0x3bc>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d11a      	bne.n	8004cba <HAL_ADC_IRQHandler+0x392>
 8004c84:	e6ec      	b.n	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004c86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c8a:	d002      	beq.n	8004c92 <HAL_ADC_IRQHandler+0x36a>
 8004c8c:	4a13      	ldr	r2, [pc, #76]	@ (8004cdc <HAL_ADC_IRQHandler+0x3b4>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d1ee      	bne.n	8004c70 <HAL_ADC_IRQHandler+0x348>
 8004c92:	4a13      	ldr	r2, [pc, #76]	@ (8004ce0 <HAL_ADC_IRQHandler+0x3b8>)
 8004c94:	6892      	ldr	r2, [r2, #8]
 8004c96:	f002 021f 	and.w	r2, r2, #31
 8004c9a:	2a07      	cmp	r2, #7
 8004c9c:	f43f aee0 	beq.w	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004ca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ca4:	f43f aedc 	beq.w	8004a60 <HAL_ADC_IRQHandler+0x138>
 8004ca8:	4a0e      	ldr	r2, [pc, #56]	@ (8004ce4 <HAL_ADC_IRQHandler+0x3bc>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	f43f aed8 	beq.w	8004a60 <HAL_ADC_IRQHandler+0x138>
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8004cb0:	490a      	ldr	r1, [pc, #40]	@ (8004cdc <HAL_ADC_IRQHandler+0x3b4>)
 8004cb2:	428b      	cmp	r3, r1
 8004cb4:	bf08      	it	eq
 8004cb6:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8004cba:	68d2      	ldr	r2, [r2, #12]
 8004cbc:	e6d1      	b.n	8004a62 <HAL_ADC_IRQHandler+0x13a>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cbe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004cc0:	f043 0310 	orr.w	r3, r3, #16
 8004cc4:	6423      	str	r3, [r4, #64]	@ 0x40
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cc6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	6463      	str	r3, [r4, #68]	@ 0x44
 8004cce:	e6dd      	b.n	8004a8c <HAL_ADC_IRQHandler+0x164>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004cd0:	4b03      	ldr	r3, [pc, #12]	@ (8004ce0 <HAL_ADC_IRQHandler+0x3b8>)
 8004cd2:	e71f      	b.n	8004b14 <HAL_ADC_IRQHandler+0x1ec>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8004cda:	e722      	b.n	8004b22 <HAL_ADC_IRQHandler+0x1fa>
 8004cdc:	50000100 	.word	0x50000100
 8004ce0:	50000300 	.word	0x50000300
 8004ce4:	50000400 	.word	0x50000400
 8004ce8:	50000700 	.word	0x50000700

08004cec <HAL_ADC_ConfigChannel>:
{
 8004cec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cee:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004cf4:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004cf8:	68c8      	ldr	r0, [r1, #12]
  __HAL_LOCK(hadc);
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	f000 816a 	beq.w	8004fd4 <HAL_ADC_ConfigChannel+0x2e8>
 8004d00:	2301      	movs	r3, #1
 8004d02:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004d06:	682b      	ldr	r3, [r5, #0]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	0757      	lsls	r7, r2, #29
 8004d0c:	f100 815c 	bmi.w	8004fc8 <HAL_ADC_ConfigChannel+0x2dc>
    if (sConfig->Rank < 5U)
 8004d10:	684e      	ldr	r6, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 8004d12:	680c      	ldr	r4, [r1, #0]
 8004d14:	2206      	movs	r2, #6
    if (sConfig->Rank < 5U)
 8004d16:	2e04      	cmp	r6, #4
      MODIFY_REG(hadc->Instance->SQR1,
 8004d18:	fb06 f202 	mul.w	r2, r6, r2
    if (sConfig->Rank < 5U)
 8004d1c:	d82c      	bhi.n	8004d78 <HAL_ADC_ConfigChannel+0x8c>
      MODIFY_REG(hadc->Instance->SQR1,
 8004d1e:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 8004d20:	271f      	movs	r7, #31
 8004d22:	4097      	lsls	r7, r2
 8004d24:	ea26 0607 	bic.w	r6, r6, r7
 8004d28:	fa04 f202 	lsl.w	r2, r4, r2
 8004d2c:	4332      	orrs	r2, r6
 8004d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	f012 0f0c 	tst.w	r2, #12
 8004d36:	d158      	bne.n	8004dea <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8004d38:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004d3a:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8004d3e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8004d42:	f04f 0607 	mov.w	r6, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8004d46:	d93c      	bls.n	8004dc2 <HAL_ADC_ConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004d48:	699f      	ldr	r7, [r3, #24]
 8004d4a:	3a1e      	subs	r2, #30
 8004d4c:	4096      	lsls	r6, r2
 8004d4e:	ea27 0606 	bic.w	r6, r7, r6
 8004d52:	fa0c f202 	lsl.w	r2, ip, r2
 8004d56:	4332      	orrs	r2, r6
 8004d58:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004d5a:	68da      	ldr	r2, [r3, #12]
 8004d5c:	694e      	ldr	r6, [r1, #20]
 8004d5e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004d62:	0052      	lsls	r2, r2, #1
 8004d64:	4096      	lsls	r6, r2
    switch (sConfig->OffsetNumber)
 8004d66:	690a      	ldr	r2, [r1, #16]
 8004d68:	3a01      	subs	r2, #1
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004d6a:	06a7      	lsls	r7, r4, #26
    switch (sConfig->OffsetNumber)
 8004d6c:	2a03      	cmp	r2, #3
 8004d6e:	d86b      	bhi.n	8004e48 <HAL_ADC_ConfigChannel+0x15c>
 8004d70:	e8df f002 	tbb	[pc, r2]
 8004d74:	5f544931 	.word	0x5f544931
    else if (sConfig->Rank < 10U)
 8004d78:	2e09      	cmp	r6, #9
 8004d7a:	d80a      	bhi.n	8004d92 <HAL_ADC_ConfigChannel+0xa6>
      MODIFY_REG(hadc->Instance->SQR2,
 8004d7c:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 8004d7e:	3a1e      	subs	r2, #30
 8004d80:	271f      	movs	r7, #31
 8004d82:	4097      	lsls	r7, r2
 8004d84:	ea26 0607 	bic.w	r6, r6, r7
 8004d88:	fa04 f202 	lsl.w	r2, r4, r2
 8004d8c:	4332      	orrs	r2, r6
 8004d8e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d90:	e7ce      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 8004d92:	2e0e      	cmp	r6, #14
 8004d94:	f04f 061f 	mov.w	r6, #31
 8004d98:	d809      	bhi.n	8004dae <HAL_ADC_ConfigChannel+0xc2>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8004d9a:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 8004d9c:	3a3c      	subs	r2, #60	@ 0x3c
 8004d9e:	4096      	lsls	r6, r2
 8004da0:	ea27 0606 	bic.w	r6, r7, r6
 8004da4:	fa04 f202 	lsl.w	r2, r4, r2
 8004da8:	4332      	orrs	r2, r6
 8004daa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004dac:	e7c0      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8004dae:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
 8004db0:	3a5a      	subs	r2, #90	@ 0x5a
 8004db2:	4096      	lsls	r6, r2
 8004db4:	ea27 0606 	bic.w	r6, r7, r6
 8004db8:	fa04 f202 	lsl.w	r2, r4, r2
 8004dbc:	4332      	orrs	r2, r6
 8004dbe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004dc0:	e7b6      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004dc2:	695f      	ldr	r7, [r3, #20]
 8004dc4:	4096      	lsls	r6, r2
 8004dc6:	ea27 0606 	bic.w	r6, r7, r6
 8004dca:	fa0c fc02 	lsl.w	ip, ip, r2
 8004dce:	ea46 060c 	orr.w	r6, r6, ip
 8004dd2:	615e      	str	r6, [r3, #20]
 8004dd4:	e7c1      	b.n	8004d5a <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004dd6:	f8d3 c060 	ldr.w	ip, [r3, #96]	@ 0x60
 8004dda:	4a7f      	ldr	r2, [pc, #508]	@ (8004fd8 <HAL_ADC_ConfigChannel+0x2ec>)
 8004ddc:	ea0c 0202 	and.w	r2, ip, r2
 8004de0:	433a      	orrs	r2, r7
 8004de2:	4332      	orrs	r2, r6
 8004de4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004de8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	f002 0203 	and.w	r2, r2, #3
 8004df0:	2a01      	cmp	r2, #1
 8004df2:	d14d      	bne.n	8004e90 <HAL_ADC_ConfigChannel+0x1a4>
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	07d6      	lsls	r6, r2, #31
 8004df8:	d54a      	bpl.n	8004e90 <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dfa:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
}
 8004e02:	b003      	add	sp, #12
 8004e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004e06:	f8d3 c064 	ldr.w	ip, [r3, #100]	@ 0x64
 8004e0a:	4a73      	ldr	r2, [pc, #460]	@ (8004fd8 <HAL_ADC_ConfigChannel+0x2ec>)
 8004e0c:	ea0c 0202 	and.w	r2, ip, r2
 8004e10:	433a      	orrs	r2, r7
 8004e12:	4332      	orrs	r2, r6
 8004e14:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004e18:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8004e1a:	e7e6      	b.n	8004dea <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004e1c:	f8d3 c068 	ldr.w	ip, [r3, #104]	@ 0x68
 8004e20:	4a6d      	ldr	r2, [pc, #436]	@ (8004fd8 <HAL_ADC_ConfigChannel+0x2ec>)
 8004e22:	ea0c 0202 	and.w	r2, ip, r2
 8004e26:	433a      	orrs	r2, r7
 8004e28:	4332      	orrs	r2, r6
 8004e2a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004e2e:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8004e30:	e7db      	b.n	8004dea <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004e32:	f8d3 c06c 	ldr.w	ip, [r3, #108]	@ 0x6c
 8004e36:	4a68      	ldr	r2, [pc, #416]	@ (8004fd8 <HAL_ADC_ConfigChannel+0x2ec>)
 8004e38:	ea0c 0202 	and.w	r2, ip, r2
 8004e3c:	433a      	orrs	r2, r7
 8004e3e:	4332      	orrs	r2, r6
 8004e40:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004e44:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004e46:	e7d0      	b.n	8004dea <HAL_ADC_ConfigChannel+0xfe>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e4a:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8004e4e:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004e50:	bf02      	ittt	eq
 8004e52:	6e1a      	ldreq	r2, [r3, #96]	@ 0x60
 8004e54:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8004e58:	661a      	streq	r2, [r3, #96]	@ 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e5a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004e5c:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8004e60:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004e62:	bf02      	ittt	eq
 8004e64:	6e5a      	ldreq	r2, [r3, #100]	@ 0x64
 8004e66:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8004e6a:	665a      	streq	r2, [r3, #100]	@ 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e6c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004e6e:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8004e72:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004e74:	bf02      	ittt	eq
 8004e76:	6e9a      	ldreq	r2, [r3, #104]	@ 0x68
 8004e78:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8004e7c:	669a      	streq	r2, [r3, #104]	@ 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e7e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004e80:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8004e84:	42ba      	cmp	r2, r7
 8004e86:	d1b0      	bne.n	8004dea <HAL_ADC_ConfigChannel+0xfe>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004e88:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004e8a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004e8e:	e7d9      	b.n	8004e44 <HAL_ADC_ConfigChannel+0x158>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004e90:	2201      	movs	r2, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004e92:	2801      	cmp	r0, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004e94:	fa02 f204 	lsl.w	r2, r2, r4
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004e98:	d047      	beq.n	8004f2a <HAL_ADC_ConfigChannel+0x23e>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004e9a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8004e9e:	ea21 0202 	bic.w	r2, r1, r2
 8004ea2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ea6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004eaa:	d164      	bne.n	8004f76 <HAL_ADC_ConfigChannel+0x28a>
 8004eac:	494b      	ldr	r1, [pc, #300]	@ (8004fdc <HAL_ADC_ConfigChannel+0x2f0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004eae:	2c10      	cmp	r4, #16
 8004eb0:	d166      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x294>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004eb2:	688a      	ldr	r2, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004eb4:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004eb8:	d19f      	bne.n	8004dfa <HAL_ADC_ConfigChannel+0x10e>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004eba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ebe:	4a48      	ldr	r2, [pc, #288]	@ (8004fe0 <HAL_ADC_ConfigChannel+0x2f4>)
 8004ec0:	d009      	beq.n	8004ed6 <HAL_ADC_ConfigChannel+0x1ea>
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d069      	beq.n	8004f9a <HAL_ADC_ConfigChannel+0x2ae>
 8004ec6:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	4845      	ldr	r0, [pc, #276]	@ (8004fe4 <HAL_ADC_ConfigChannel+0x2f8>)
 8004ece:	d067      	beq.n	8004fa0 <HAL_ADC_ConfigChannel+0x2b4>
 8004ed0:	4283      	cmp	r3, r0
 8004ed2:	bf18      	it	ne
 8004ed4:	2200      	movne	r2, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004ed6:	6898      	ldr	r0, [r3, #8]
 8004ed8:	f000 0003 	and.w	r0, r0, #3
 8004edc:	2801      	cmp	r0, #1
 8004ede:	d102      	bne.n	8004ee6 <HAL_ADC_ConfigChannel+0x1fa>
 8004ee0:	6818      	ldr	r0, [r3, #0]
 8004ee2:	07c0      	lsls	r0, r0, #31
 8004ee4:	d470      	bmi.n	8004fc8 <HAL_ADC_ConfigChannel+0x2dc>
 8004ee6:	b13a      	cbz	r2, 8004ef8 <HAL_ADC_ConfigChannel+0x20c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004ee8:	6890      	ldr	r0, [r2, #8]
 8004eea:	f000 0003 	and.w	r0, r0, #3
 8004eee:	2801      	cmp	r0, #1
 8004ef0:	d102      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x20c>
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	07d2      	lsls	r2, r2, #31
 8004ef6:	d467      	bmi.n	8004fc8 <HAL_ADC_ConfigChannel+0x2dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004ef8:	2c10      	cmp	r4, #16
 8004efa:	d153      	bne.n	8004fa4 <HAL_ADC_ConfigChannel+0x2b8>
 8004efc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f00:	f47f af7b 	bne.w	8004dfa <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004f04:	688b      	ldr	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f06:	4a38      	ldr	r2, [pc, #224]	@ (8004fe8 <HAL_ADC_ConfigChannel+0x2fc>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004f08:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f0c:	608b      	str	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f0e:	4b37      	ldr	r3, [pc, #220]	@ (8004fec <HAL_ADC_ConfigChannel+0x300>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f16:	220a      	movs	r2, #10
 8004f18:	4353      	muls	r3, r2
            wait_loop_index--;
 8004f1a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004f1c:	9b01      	ldr	r3, [sp, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f43f af6b 	beq.w	8004dfa <HAL_ADC_ConfigChannel+0x10e>
            wait_loop_index--;
 8004f24:	9b01      	ldr	r3, [sp, #4]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	e7f7      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x22e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004f2a:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004f2e:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004f30:	ea42 0200 	orr.w	r2, r2, r0
 8004f34:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004f38:	6888      	ldr	r0, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004f3a:	d90c      	bls.n	8004f56 <HAL_ADC_ConfigChannel+0x26a>
        MODIFY_REG(hadc->Instance->SMPR2,
 8004f3c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8004f40:	6999      	ldr	r1, [r3, #24]
 8004f42:	3a1b      	subs	r2, #27
 8004f44:	2607      	movs	r6, #7
 8004f46:	4096      	lsls	r6, r2
 8004f48:	ea21 0106 	bic.w	r1, r1, r6
 8004f4c:	fa00 f202 	lsl.w	r2, r0, r2
 8004f50:	430a      	orrs	r2, r1
 8004f52:	619a      	str	r2, [r3, #24]
 8004f54:	e7a7      	b.n	8004ea6 <HAL_ADC_ConfigChannel+0x1ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 8004f56:	1c61      	adds	r1, r4, #1
 8004f58:	695a      	ldr	r2, [r3, #20]
 8004f5a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004f5e:	2607      	movs	r6, #7
 8004f60:	408e      	lsls	r6, r1
 8004f62:	ea22 0206 	bic.w	r2, r2, r6
 8004f66:	fa00 f101 	lsl.w	r1, r0, r1
 8004f6a:	430a      	orrs	r2, r1
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8004f70:	615a      	str	r2, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f72:	f43f af42 	beq.w	8004dfa <HAL_ADC_ConfigChannel+0x10e>
 8004f76:	4a1a      	ldr	r2, [pc, #104]	@ (8004fe0 <HAL_ADC_ConfigChannel+0x2f4>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d097      	beq.n	8004eac <HAL_ADC_ConfigChannel+0x1c0>
 8004f7c:	491c      	ldr	r1, [pc, #112]	@ (8004ff0 <HAL_ADC_ConfigChannel+0x304>)
 8004f7e:	e796      	b.n	8004eae <HAL_ADC_ConfigChannel+0x1c2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004f80:	2c11      	cmp	r4, #17
 8004f82:	d103      	bne.n	8004f8c <HAL_ADC_ConfigChannel+0x2a0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004f84:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004f86:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8004f8a:	e795      	b.n	8004eb8 <HAL_ADC_ConfigChannel+0x1cc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004f8c:	2c12      	cmp	r4, #18
 8004f8e:	f47f af34 	bne.w	8004dfa <HAL_ADC_ConfigChannel+0x10e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004f92:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004f94:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8004f98:	e78e      	b.n	8004eb8 <HAL_ADC_ConfigChannel+0x1cc>
 8004f9a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004f9e:	e79a      	b.n	8004ed6 <HAL_ADC_ConfigChannel+0x1ea>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	e798      	b.n	8004ed6 <HAL_ADC_ConfigChannel+0x1ea>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004fa4:	2c11      	cmp	r4, #17
 8004fa6:	d108      	bne.n	8004fba <HAL_ADC_ConfigChannel+0x2ce>
 8004fa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fac:	f47f af25 	bne.w	8004dfa <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004fb0:	688b      	ldr	r3, [r1, #8]
 8004fb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004fb6:	608b      	str	r3, [r1, #8]
 8004fb8:	e71f      	b.n	8004dfa <HAL_ADC_ConfigChannel+0x10e>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004fba:	2c12      	cmp	r4, #18
 8004fbc:	f47f af1d 	bne.w	8004dfa <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004fc0:	688b      	ldr	r3, [r1, #8]
 8004fc2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004fc6:	e7f6      	b.n	8004fb6 <HAL_ADC_ConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fc8:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8004fca:	f043 0320 	orr.w	r3, r3, #32
 8004fce:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 8004fd0:	2001      	movs	r0, #1
 8004fd2:	e713      	b.n	8004dfc <HAL_ADC_ConfigChannel+0x110>
  __HAL_LOCK(hadc);
 8004fd4:	2002      	movs	r0, #2
 8004fd6:	e714      	b.n	8004e02 <HAL_ADC_ConfigChannel+0x116>
 8004fd8:	83fff000 	.word	0x83fff000
 8004fdc:	50000300 	.word	0x50000300
 8004fe0:	50000100 	.word	0x50000100
 8004fe4:	50000500 	.word	0x50000500
 8004fe8:	000f4240 	.word	0x000f4240
 8004fec:	2000000c 	.word	0x2000000c
 8004ff0:	50000700 	.word	0x50000700

08004ff4 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8004ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004ff6:	6804      	ldr	r4, [r0, #0]
 8004ff8:	4b3c      	ldr	r3, [pc, #240]	@ (80050ec <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8004ffa:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
{
 8004ffe:	4605      	mov	r5, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005000:	d009      	beq.n	8005016 <HAL_ADCEx_MultiModeConfigChannel+0x22>
 8005002:	429c      	cmp	r4, r3
 8005004:	d047      	beq.n	8005096 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 8005006:	4a3a      	ldr	r2, [pc, #232]	@ (80050f0 <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 8005008:	4294      	cmp	r4, r2
 800500a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800500e:	d002      	beq.n	8005016 <HAL_ADCEx_MultiModeConfigChannel+0x22>
 8005010:	429c      	cmp	r4, r3
 8005012:	d166      	bne.n	80050e2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005014:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 8005016:	f895 203c 	ldrb.w	r2, [r5, #60]	@ 0x3c
 800501a:	2a01      	cmp	r2, #1
 800501c:	d063      	beq.n	80050e6 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 800501e:	2201      	movs	r2, #1
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005020:	6808      	ldr	r0, [r1, #0]
  __HAL_LOCK(hadc);
 8005022:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005026:	68a2      	ldr	r2, [r4, #8]
 8005028:	0752      	lsls	r2, r2, #29
 800502a:	d454      	bmi.n	80050d6 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800502c:	689a      	ldr	r2, [r3, #8]
 800502e:	0757      	lsls	r7, r2, #29
 8005030:	d451      	bmi.n	80050d6 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005032:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
 8005036:	d031      	beq.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005038:	4f2c      	ldr	r7, [pc, #176]	@ (80050ec <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 800503a:	4a2e      	ldr	r2, [pc, #184]	@ (80050f4 <HAL_ADCEx_MultiModeConfigChannel+0x100>)
 800503c:	4e2e      	ldr	r6, [pc, #184]	@ (80050f8 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 800503e:	42bc      	cmp	r4, r7
 8005040:	bf08      	it	eq
 8005042:	4632      	moveq	r2, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005044:	b360      	cbz	r0, 80050a0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005046:	6897      	ldr	r7, [r2, #8]
 8005048:	f895 c030 	ldrb.w	ip, [r5, #48]	@ 0x30
 800504c:	684e      	ldr	r6, [r1, #4]
 800504e:	f427 4760 	bic.w	r7, r7, #57344	@ 0xe000
 8005052:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 8005056:	433e      	orrs	r6, r7
 8005058:	6096      	str	r6, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800505a:	68a6      	ldr	r6, [r4, #8]
 800505c:	f006 0603 	and.w	r6, r6, #3
 8005060:	2e01      	cmp	r6, #1
 8005062:	d102      	bne.n	800506a <HAL_ADCEx_MultiModeConfigChannel+0x76>
 8005064:	6824      	ldr	r4, [r4, #0]
 8005066:	07e6      	lsls	r6, r4, #31
 8005068:	d410      	bmi.n	800508c <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800506a:	689c      	ldr	r4, [r3, #8]
 800506c:	f004 0403 	and.w	r4, r4, #3
 8005070:	2c01      	cmp	r4, #1
 8005072:	d102      	bne.n	800507a <HAL_ADCEx_MultiModeConfigChannel+0x86>
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	07dc      	lsls	r4, r3, #31
 8005078:	d408      	bmi.n	800508c <HAL_ADCEx_MultiModeConfigChannel+0x98>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800507a:	6893      	ldr	r3, [r2, #8]
 800507c:	6889      	ldr	r1, [r1, #8]
 800507e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005082:	4308      	orrs	r0, r1
 8005084:	f023 030f 	bic.w	r3, r3, #15
 8005088:	4318      	orrs	r0, r3
 800508a:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800508c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800508e:	2300      	movs	r3, #0
 8005090:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
} 
 8005094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005096:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800509a:	e7bc      	b.n	8005016 <HAL_ADCEx_MultiModeConfigChannel+0x22>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800509c:	4a16      	ldr	r2, [pc, #88]	@ (80050f8 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 800509e:	e7d1      	b.n	8005044 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80050a0:	6891      	ldr	r1, [r2, #8]
 80050a2:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 80050a6:	6091      	str	r1, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80050a8:	68a1      	ldr	r1, [r4, #8]
 80050aa:	f001 0103 	and.w	r1, r1, #3
 80050ae:	2901      	cmp	r1, #1
 80050b0:	d102      	bne.n	80050b8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 80050b2:	6821      	ldr	r1, [r4, #0]
 80050b4:	07c9      	lsls	r1, r1, #31
 80050b6:	d4e9      	bmi.n	800508c <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80050b8:	6899      	ldr	r1, [r3, #8]
 80050ba:	f001 0103 	and.w	r1, r1, #3
 80050be:	2901      	cmp	r1, #1
 80050c0:	d102      	bne.n	80050c8 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	07db      	lsls	r3, r3, #31
 80050c6:	d4e1      	bmi.n	800508c <HAL_ADCEx_MultiModeConfigChannel+0x98>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80050c8:	6893      	ldr	r3, [r2, #8]
 80050ca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80050ce:	f023 030f 	bic.w	r3, r3, #15
 80050d2:	6093      	str	r3, [r2, #8]
 80050d4:	e7da      	b.n	800508c <HAL_ADCEx_MultiModeConfigChannel+0x98>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050d6:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80050d8:	f043 0320 	orr.w	r3, r3, #32
 80050dc:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 80050de:	2001      	movs	r0, #1
 80050e0:	e7d5      	b.n	800508e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
    return HAL_ERROR;
 80050e2:	2001      	movs	r0, #1
 80050e4:	e7d6      	b.n	8005094 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
  __HAL_LOCK(hadc);
 80050e6:	2002      	movs	r0, #2
 80050e8:	e7d4      	b.n	8005094 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80050ea:	bf00      	nop
 80050ec:	50000100 	.word	0x50000100
 80050f0:	50000400 	.word	0x50000400
 80050f4:	50000700 	.word	0x50000700
 80050f8:	50000300 	.word	0x50000300

080050fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050fc:	4907      	ldr	r1, [pc, #28]	@ (800511c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80050fe:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005100:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005104:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005106:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005108:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800510c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800510e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005110:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005114:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8005118:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800511a:	4770      	bx	lr
 800511c:	e000ed00 	.word	0xe000ed00

08005120 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005120:	4b16      	ldr	r3, [pc, #88]	@ (800517c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005122:	b530      	push	{r4, r5, lr}
 8005124:	68dc      	ldr	r4, [r3, #12]
 8005126:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800512a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800512e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005130:	2b04      	cmp	r3, #4
 8005132:	bf28      	it	cs
 8005134:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005136:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005138:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800513c:	bf8c      	ite	hi
 800513e:	3c03      	subhi	r4, #3
 8005140:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005142:	fa05 f303 	lsl.w	r3, r5, r3
 8005146:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800514a:	40a5      	lsls	r5, r4
 800514c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005150:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8005152:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005154:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005158:	bfac      	ite	ge
 800515a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800515e:	4a08      	ldrlt	r2, [pc, #32]	@ (8005180 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005160:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005164:	bfb8      	it	lt
 8005166:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800516a:	b2db      	uxtb	r3, r3
 800516c:	bfaa      	itet	ge
 800516e:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005172:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005174:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005178:	bd30      	pop	{r4, r5, pc}
 800517a:	bf00      	nop
 800517c:	e000ed00 	.word	0xe000ed00
 8005180:	e000ed14 	.word	0xe000ed14

08005184 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005184:	2800      	cmp	r0, #0
 8005186:	db07      	blt.n	8005198 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005188:	0941      	lsrs	r1, r0, #5
 800518a:	4a04      	ldr	r2, [pc, #16]	@ (800519c <HAL_NVIC_EnableIRQ+0x18>)
 800518c:	f000 001f 	and.w	r0, r0, #31
 8005190:	2301      	movs	r3, #1
 8005192:	4083      	lsls	r3, r0
 8005194:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	e000e100 	.word	0xe000e100

080051a0 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80051a0:	6802      	ldr	r2, [r0, #0]
 80051a2:	4b0a      	ldr	r3, [pc, #40]	@ (80051cc <DMA_CalcBaseAndBitshift+0x2c>)
 80051a4:	429a      	cmp	r2, r3
 80051a6:	f04f 0114 	mov.w	r1, #20
 80051aa:	d808      	bhi.n	80051be <DMA_CalcBaseAndBitshift+0x1e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80051ac:	4b08      	ldr	r3, [pc, #32]	@ (80051d0 <DMA_CalcBaseAndBitshift+0x30>)
 80051ae:	4413      	add	r3, r2
 80051b0:	4a08      	ldr	r2, [pc, #32]	@ (80051d4 <DMA_CalcBaseAndBitshift+0x34>)
 80051b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80051b6:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 80051b8:	e9c0 230f 	strd	r2, r3, [r0, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80051bc:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80051be:	4b06      	ldr	r3, [pc, #24]	@ (80051d8 <DMA_CalcBaseAndBitshift+0x38>)
 80051c0:	4413      	add	r3, r2
 80051c2:	4a06      	ldr	r2, [pc, #24]	@ (80051dc <DMA_CalcBaseAndBitshift+0x3c>)
 80051c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80051c8:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 80051ca:	e7f5      	b.n	80051b8 <DMA_CalcBaseAndBitshift+0x18>
 80051cc:	40020407 	.word	0x40020407
 80051d0:	bffdfff8 	.word	0xbffdfff8
 80051d4:	40020000 	.word	0x40020000
 80051d8:	bffdfbf8 	.word	0xbffdfbf8
 80051dc:	40020400 	.word	0x40020400

080051e0 <HAL_DMA_Init>:
{
 80051e0:	b538      	push	{r3, r4, r5, lr}
  if(NULL == hdma)
 80051e2:	4604      	mov	r4, r0
 80051e4:	b1e0      	cbz	r0, 8005220 <HAL_DMA_Init+0x40>
  tmp |=  hdma->Init.Direction        |
 80051e6:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 80051ea:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051ec:	68c5      	ldr	r5, [r0, #12]
  tmp = hdma->Instance->CCR;
 80051ee:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051f0:	432b      	orrs	r3, r5
 80051f2:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80051f4:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051f6:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051f8:	6945      	ldr	r5, [r0, #20]
 80051fa:	432b      	orrs	r3, r5
 80051fc:	6985      	ldr	r5, [r0, #24]
 80051fe:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8005200:	69c5      	ldr	r5, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005202:	f422 527f 	bic.w	r2, r2, #16320	@ 0x3fc0
 8005206:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 800520a:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 800520c:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 800520e:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8005210:	f7ff ffc6 	bl	80051a0 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005214:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 8005216:	f44f 7380 	mov.w	r3, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800521a:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 800521c:	8423      	strh	r3, [r4, #32]
}
 800521e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8005220:	2001      	movs	r0, #1
 8005222:	e7fc      	b.n	800521e <HAL_DMA_Init+0x3e>

08005224 <HAL_DMA_Start_IT>:
{
 8005224:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8005226:	f890 4020 	ldrb.w	r4, [r0, #32]
 800522a:	2c01      	cmp	r4, #1
 800522c:	d033      	beq.n	8005296 <HAL_DMA_Start_IT+0x72>
  if(HAL_DMA_STATE_READY == hdma->State)
 800522e:	f890 5021 	ldrb.w	r5, [r0, #33]	@ 0x21
  __HAL_LOCK(hdma);
 8005232:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005234:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8005236:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800523a:	f04f 0400 	mov.w	r4, #0
 800523e:	d128      	bne.n	8005292 <HAL_DMA_Start_IT+0x6e>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005240:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 8005242:	2602      	movs	r6, #2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005244:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005246:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800524a:	6826      	ldr	r6, [r4, #0]
 800524c:	f026 0601 	bic.w	r6, r6, #1
 8005250:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005252:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8005256:	40bd      	lsls	r5, r7
 8005258:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 800525a:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800525c:	6843      	ldr	r3, [r0, #4]
 800525e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8005260:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 8005262:	bf0b      	itete	eq
 8005264:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8005266:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005268:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 800526a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800526c:	b14b      	cbz	r3, 8005282 <HAL_DMA_Start_IT+0x5e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005274:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	f043 0301 	orr.w	r3, r3, #1
 800527c:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800527e:	2000      	movs	r0, #0
}
 8005280:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005282:	6823      	ldr	r3, [r4, #0]
 8005284:	f043 030a 	orr.w	r3, r3, #10
 8005288:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800528a:	6823      	ldr	r3, [r4, #0]
 800528c:	f023 0304 	bic.w	r3, r3, #4
 8005290:	e7f0      	b.n	8005274 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8005292:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8005296:	2002      	movs	r0, #2
 8005298:	e7f2      	b.n	8005280 <HAL_DMA_Start_IT+0x5c>

0800529a <HAL_DMA_Abort>:
  if(NULL == hdma)
 800529a:	b140      	cbz	r0, 80052ae <HAL_DMA_Abort+0x14>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800529c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d006      	beq.n	80052b2 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052a4:	2304      	movs	r3, #4
 80052a6:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 80052a8:	2300      	movs	r3, #0
 80052aa:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 80052ae:	2001      	movs	r0, #1
 80052b0:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80052b2:	6803      	ldr	r3, [r0, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	f022 020e 	bic.w	r2, r2, #14
 80052ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	f022 0201 	bic.w	r2, r2, #1
 80052c2:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80052c4:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
 80052c8:	2301      	movs	r3, #1
 80052ca:	408b      	lsls	r3, r1
 80052cc:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);
 80052ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80052d2:	8403      	strh	r3, [r0, #32]
  return HAL_OK;
 80052d4:	2000      	movs	r0, #0
}
 80052d6:	4770      	bx	lr

080052d8 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80052d8:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80052da:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80052dc:	6803      	ldr	r3, [r0, #0]
{
 80052de:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80052e0:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80052e2:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80052e4:	2404      	movs	r4, #4
 80052e6:	4094      	lsls	r4, r2
 80052e8:	4234      	tst	r4, r6
 80052ea:	d00e      	beq.n	800530a <HAL_DMA_IRQHandler+0x32>
 80052ec:	f015 0f04 	tst.w	r5, #4
 80052f0:	d00b      	beq.n	800530a <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80052f6:	bf5e      	ittt	pl
 80052f8:	681a      	ldrpl	r2, [r3, #0]
 80052fa:	f022 0204 	bicpl.w	r2, r2, #4
 80052fe:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8005300:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005302:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8005304:	b363      	cbz	r3, 8005360 <HAL_DMA_IRQHandler+0x88>
}
 8005306:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8005308:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800530a:	2402      	movs	r4, #2
 800530c:	4094      	lsls	r4, r2
 800530e:	4234      	tst	r4, r6
 8005310:	d012      	beq.n	8005338 <HAL_DMA_IRQHandler+0x60>
 8005312:	f015 0f02 	tst.w	r5, #2
 8005316:	d00f      	beq.n	8005338 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	0695      	lsls	r5, r2, #26
 800531c:	d406      	bmi.n	800532c <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	f022 020a 	bic.w	r2, r2, #10
 8005324:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005326:	2301      	movs	r3, #1
 8005328:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 800532c:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800532e:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005330:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8005334:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005336:	e7e5      	b.n	8005304 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005338:	2408      	movs	r4, #8
 800533a:	4094      	lsls	r4, r2
 800533c:	4234      	tst	r4, r6
 800533e:	d00f      	beq.n	8005360 <HAL_DMA_IRQHandler+0x88>
 8005340:	072c      	lsls	r4, r5, #28
 8005342:	d50d      	bpl.n	8005360 <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005344:	681c      	ldr	r4, [r3, #0]
 8005346:	f024 040e 	bic.w	r4, r4, #14
 800534a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800534c:	2301      	movs	r3, #1
 800534e:	fa03 f202 	lsl.w	r2, r3, r2
 8005352:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005354:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8005356:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800535a:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 800535c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800535e:	e7d1      	b.n	8005304 <HAL_DMA_IRQHandler+0x2c>
}
 8005360:	bc70      	pop	{r4, r5, r6}
 8005362:	4770      	bx	lr

08005364 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005364:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 8005366:	4770      	bx	lr

08005368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005368:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800536c:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 80054ec <HAL_GPIO_Init+0x184>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005370:	4c5c      	ldr	r4, [pc, #368]	@ (80054e4 <HAL_GPIO_Init+0x17c>)
  uint32_t position = 0x00u;
 8005372:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005374:	680a      	ldr	r2, [r1, #0]
 8005376:	fa32 f503 	lsrs.w	r5, r2, r3
 800537a:	d102      	bne.n	8005382 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 800537c:	b003      	add	sp, #12
 800537e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005382:	2501      	movs	r5, #1
 8005384:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8005388:	ea18 0202 	ands.w	r2, r8, r2
 800538c:	f000 80a0 	beq.w	80054d0 <HAL_GPIO_Init+0x168>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005390:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005392:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005394:	f006 0503 	and.w	r5, r6, #3
 8005398:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800539c:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053a0:	1e6f      	subs	r7, r5, #1
 80053a2:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80053a4:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053a8:	d834      	bhi.n	8005414 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 80053aa:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80053ac:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 80053b0:	68cf      	ldr	r7, [r1, #12]
 80053b2:	fa07 f70e 	lsl.w	r7, r7, lr
 80053b6:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80053ba:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80053bc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053be:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053c2:	f3c6 1700 	ubfx	r7, r6, #4, #1
 80053c6:	409f      	lsls	r7, r3
 80053c8:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 80053cc:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80053ce:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80053d0:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80053d4:	688f      	ldr	r7, [r1, #8]
 80053d6:	fa07 f70e 	lsl.w	r7, r7, lr
 80053da:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053de:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 80053e0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053e2:	d119      	bne.n	8005418 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 80053e4:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80053e8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053ec:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80053f0:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053f4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80053f8:	f04f 0b0f 	mov.w	fp, #15
 80053fc:	fa0b fb0a 	lsl.w	fp, fp, sl
 8005400:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005404:	690f      	ldr	r7, [r1, #16]
 8005406:	fa07 f70a 	lsl.w	r7, r7, sl
 800540a:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 800540e:	f8c8 7020 	str.w	r7, [r8, #32]
 8005412:	e001      	b.n	8005418 <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005414:	2d03      	cmp	r5, #3
 8005416:	d1da      	bne.n	80053ce <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8005418:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800541a:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800541e:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005422:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005424:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005428:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800542a:	d051      	beq.n	80054d0 <HAL_GPIO_Init+0x168>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800542c:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8005430:	f045 0501 	orr.w	r5, r5, #1
 8005434:	f8c9 5018 	str.w	r5, [r9, #24]
 8005438:	f8d9 5018 	ldr.w	r5, [r9, #24]
 800543c:	f023 0703 	bic.w	r7, r3, #3
 8005440:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8005444:	f005 0501 	and.w	r5, r5, #1
 8005448:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 800544c:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800544e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005452:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005454:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005456:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800545a:	f04f 0e0f 	mov.w	lr, #15
 800545e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005462:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005466:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800546a:	d033      	beq.n	80054d4 <HAL_GPIO_Init+0x16c>
 800546c:	4d1e      	ldr	r5, [pc, #120]	@ (80054e8 <HAL_GPIO_Init+0x180>)
 800546e:	42a8      	cmp	r0, r5
 8005470:	d032      	beq.n	80054d8 <HAL_GPIO_Init+0x170>
 8005472:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005476:	42a8      	cmp	r0, r5
 8005478:	d030      	beq.n	80054dc <HAL_GPIO_Init+0x174>
 800547a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800547e:	42a8      	cmp	r0, r5
 8005480:	d02e      	beq.n	80054e0 <HAL_GPIO_Init+0x178>
 8005482:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005486:	42a8      	cmp	r0, r5
 8005488:	bf14      	ite	ne
 800548a:	2505      	movne	r5, #5
 800548c:	2504      	moveq	r5, #4
 800548e:	fa05 f50c 	lsl.w	r5, r5, ip
 8005492:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005496:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8005498:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800549a:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800549c:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 80054a0:	bf0c      	ite	eq
 80054a2:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80054a4:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 80054a6:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 80054a8:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80054aa:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 80054ae:	bf0c      	ite	eq
 80054b0:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80054b2:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 80054b4:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 80054b6:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054b8:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 80054bc:	bf0c      	ite	eq
 80054be:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80054c0:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 80054c2:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 80054c4:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054c6:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 80054c8:	bf54      	ite	pl
 80054ca:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80054cc:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 80054ce:	6025      	str	r5, [r4, #0]
    position++;
 80054d0:	3301      	adds	r3, #1
 80054d2:	e74f      	b.n	8005374 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80054d4:	2500      	movs	r5, #0
 80054d6:	e7da      	b.n	800548e <HAL_GPIO_Init+0x126>
 80054d8:	2501      	movs	r5, #1
 80054da:	e7d8      	b.n	800548e <HAL_GPIO_Init+0x126>
 80054dc:	2502      	movs	r5, #2
 80054de:	e7d6      	b.n	800548e <HAL_GPIO_Init+0x126>
 80054e0:	2503      	movs	r5, #3
 80054e2:	e7d4      	b.n	800548e <HAL_GPIO_Init+0x126>
 80054e4:	40010400 	.word	0x40010400
 80054e8:	48000400 	.word	0x48000400
 80054ec:	40021000 	.word	0x40021000

080054f0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80054f0:	b10a      	cbz	r2, 80054f6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80054f2:	6181      	str	r1, [r0, #24]
 80054f4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80054f6:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80054f8:	4770      	bx	lr
	...

080054fc <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 80054fc:	4a02      	ldr	r2, [pc, #8]	@ (8005508 <HAL_PWR_EnableBkUpAccess+0xc>)
 80054fe:	6813      	ldr	r3, [r2, #0]
 8005500:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005504:	6013      	str	r3, [r2, #0]
}
 8005506:	4770      	bx	lr
 8005508:	40007000 	.word	0x40007000

0800550c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800550c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005510:	4605      	mov	r5, r0
 8005512:	2800      	cmp	r0, #0
 8005514:	d033      	beq.n	800557e <HAL_RCC_OscConfig+0x72>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005516:	6803      	ldr	r3, [r0, #0]
 8005518:	07da      	lsls	r2, r3, #31
 800551a:	d411      	bmi.n	8005540 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	079b      	lsls	r3, r3, #30
 8005520:	f100 8081 	bmi.w	8005626 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	071c      	lsls	r4, r3, #28
 8005528:	f100 80eb 	bmi.w	8005702 <HAL_RCC_OscConfig+0x1f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800552c:	682b      	ldr	r3, [r5, #0]
 800552e:	0758      	lsls	r0, r3, #29
 8005530:	f100 8130 	bmi.w	8005794 <HAL_RCC_OscConfig+0x288>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005534:	69eb      	ldr	r3, [r5, #28]
 8005536:	2b00      	cmp	r3, #0
 8005538:	f040 81b5 	bne.w	80058a6 <HAL_RCC_OscConfig+0x39a>
        }
      }
    }
  }

  return HAL_OK;
 800553c:	2000      	movs	r0, #0
 800553e:	e047      	b.n	80055d0 <HAL_RCC_OscConfig+0xc4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005540:	4cb0      	ldr	r4, [pc, #704]	@ (8005804 <HAL_RCC_OscConfig+0x2f8>)
 8005542:	6863      	ldr	r3, [r4, #4]
 8005544:	f003 030c 	and.w	r3, r3, #12
 8005548:	2b04      	cmp	r3, #4
 800554a:	d007      	beq.n	800555c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800554c:	6863      	ldr	r3, [r4, #4]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	2b08      	cmp	r3, #8
 8005554:	d115      	bne.n	8005582 <HAL_RCC_OscConfig+0x76>
 8005556:	6863      	ldr	r3, [r4, #4]
 8005558:	03df      	lsls	r7, r3, #15
 800555a:	d512      	bpl.n	8005582 <HAL_RCC_OscConfig+0x76>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005560:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005564:	6821      	ldr	r1, [r4, #0]
 8005566:	fa93 f3a3 	rbit	r3, r3
 800556a:	2201      	movs	r2, #1
 800556c:	fab3 f383 	clz	r3, r3
 8005570:	fa02 f303 	lsl.w	r3, r2, r3
 8005574:	420b      	tst	r3, r1
 8005576:	d0d1      	beq.n	800551c <HAL_RCC_OscConfig+0x10>
 8005578:	686b      	ldr	r3, [r5, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1ce      	bne.n	800551c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800557e:	2001      	movs	r0, #1
 8005580:	e026      	b.n	80055d0 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005582:	686a      	ldr	r2, [r5, #4]
 8005584:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005588:	d125      	bne.n	80055d6 <HAL_RCC_OscConfig+0xca>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005590:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005592:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005594:	68a9      	ldr	r1, [r5, #8]
 8005596:	f023 030f 	bic.w	r3, r3, #15
 800559a:	430b      	orrs	r3, r1
 800559c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800559e:	b352      	cbz	r2, 80055f6 <HAL_RCC_OscConfig+0xea>
        tickstart = HAL_GetTick();
 80055a0:	f7ff f852 	bl	8004648 <HAL_GetTick>
 80055a4:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 80055a8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055aa:	f04f 0801 	mov.w	r8, #1
 80055ae:	fa97 f3a7 	rbit	r3, r7
 80055b2:	6822      	ldr	r2, [r4, #0]
 80055b4:	fa97 f3a7 	rbit	r3, r7
 80055b8:	fab3 f383 	clz	r3, r3
 80055bc:	fa08 f303 	lsl.w	r3, r8, r3
 80055c0:	4213      	tst	r3, r2
 80055c2:	d1ab      	bne.n	800551c <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055c4:	f7ff f840 	bl	8004648 <HAL_GetTick>
 80055c8:	1b80      	subs	r0, r0, r6
 80055ca:	2864      	cmp	r0, #100	@ 0x64
 80055cc:	d9ef      	bls.n	80055ae <HAL_RCC_OscConfig+0xa2>
            return HAL_TIMEOUT;
 80055ce:	2003      	movs	r0, #3
}
 80055d0:	b002      	add	sp, #8
 80055d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055d6:	6823      	ldr	r3, [r4, #0]
 80055d8:	b932      	cbnz	r2, 80055e8 <HAL_RCC_OscConfig+0xdc>
 80055da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055de:	6023      	str	r3, [r4, #0]
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055e6:	e7d3      	b.n	8005590 <HAL_RCC_OscConfig+0x84>
 80055e8:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 80055ec:	d1f5      	bne.n	80055da <HAL_RCC_OscConfig+0xce>
 80055ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055f2:	6023      	str	r3, [r4, #0]
 80055f4:	e7c9      	b.n	800558a <HAL_RCC_OscConfig+0x7e>
        tickstart = HAL_GetTick();
 80055f6:	f7ff f827 	bl	8004648 <HAL_GetTick>
 80055fa:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 80055fe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005600:	f04f 0801 	mov.w	r8, #1
 8005604:	fa97 f3a7 	rbit	r3, r7
 8005608:	6822      	ldr	r2, [r4, #0]
 800560a:	fa97 f3a7 	rbit	r3, r7
 800560e:	fab3 f383 	clz	r3, r3
 8005612:	fa08 f303 	lsl.w	r3, r8, r3
 8005616:	4213      	tst	r3, r2
 8005618:	d080      	beq.n	800551c <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800561a:	f7ff f815 	bl	8004648 <HAL_GetTick>
 800561e:	1b80      	subs	r0, r0, r6
 8005620:	2864      	cmp	r0, #100	@ 0x64
 8005622:	d9ef      	bls.n	8005604 <HAL_RCC_OscConfig+0xf8>
 8005624:	e7d3      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005626:	4c77      	ldr	r4, [pc, #476]	@ (8005804 <HAL_RCC_OscConfig+0x2f8>)
 8005628:	6863      	ldr	r3, [r4, #4]
 800562a:	f013 0f0c 	tst.w	r3, #12
 800562e:	d007      	beq.n	8005640 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005630:	6863      	ldr	r3, [r4, #4]
 8005632:	f003 030c 	and.w	r3, r3, #12
 8005636:	2b08      	cmp	r3, #8
 8005638:	d11f      	bne.n	800567a <HAL_RCC_OscConfig+0x16e>
 800563a:	6863      	ldr	r3, [r4, #4]
 800563c:	03de      	lsls	r6, r3, #15
 800563e:	d41c      	bmi.n	800567a <HAL_RCC_OscConfig+0x16e>
 8005640:	2302      	movs	r3, #2
 8005642:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005646:	6821      	ldr	r1, [r4, #0]
 8005648:	fa93 f3a3 	rbit	r3, r3
 800564c:	2201      	movs	r2, #1
 800564e:	fab3 f383 	clz	r3, r3
 8005652:	fa02 f303 	lsl.w	r3, r2, r3
 8005656:	420b      	tst	r3, r1
 8005658:	d002      	beq.n	8005660 <HAL_RCC_OscConfig+0x154>
 800565a:	692b      	ldr	r3, [r5, #16]
 800565c:	4293      	cmp	r3, r2
 800565e:	d18e      	bne.n	800557e <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005660:	6821      	ldr	r1, [r4, #0]
 8005662:	22f8      	movs	r2, #248	@ 0xf8
 8005664:	fa92 f2a2 	rbit	r2, r2
 8005668:	696b      	ldr	r3, [r5, #20]
 800566a:	fab2 f282 	clz	r2, r2
 800566e:	4093      	lsls	r3, r2
 8005670:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8005674:	4313      	orrs	r3, r2
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	e754      	b.n	8005524 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800567a:	692a      	ldr	r2, [r5, #16]
 800567c:	2601      	movs	r6, #1
 800567e:	b1fa      	cbz	r2, 80056c0 <HAL_RCC_OscConfig+0x1b4>
 8005680:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8005684:	fab3 f383 	clz	r3, r3
 8005688:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800568c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	f04f 0802 	mov.w	r8, #2
 8005696:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8005698:	f7fe ffd6 	bl	8004648 <HAL_GetTick>
 800569c:	4607      	mov	r7, r0
 800569e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056a2:	6822      	ldr	r2, [r4, #0]
 80056a4:	fa98 f3a8 	rbit	r3, r8
 80056a8:	fab3 f383 	clz	r3, r3
 80056ac:	fa06 f303 	lsl.w	r3, r6, r3
 80056b0:	4213      	tst	r3, r2
 80056b2:	d1d5      	bne.n	8005660 <HAL_RCC_OscConfig+0x154>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056b4:	f7fe ffc8 	bl	8004648 <HAL_GetTick>
 80056b8:	1bc0      	subs	r0, r0, r7
 80056ba:	2802      	cmp	r0, #2
 80056bc:	d9ef      	bls.n	800569e <HAL_RCC_OscConfig+0x192>
 80056be:	e786      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
 80056c0:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80056c4:	fab3 f383 	clz	r3, r3
 80056c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80056cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	f04f 0802 	mov.w	r8, #2
 80056d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80056d8:	f7fe ffb6 	bl	8004648 <HAL_GetTick>
 80056dc:	4607      	mov	r7, r0
 80056de:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056e2:	6822      	ldr	r2, [r4, #0]
 80056e4:	fa98 f3a8 	rbit	r3, r8
 80056e8:	fab3 f383 	clz	r3, r3
 80056ec:	fa06 f303 	lsl.w	r3, r6, r3
 80056f0:	4213      	tst	r3, r2
 80056f2:	f43f af17 	beq.w	8005524 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056f6:	f7fe ffa7 	bl	8004648 <HAL_GetTick>
 80056fa:	1bc0      	subs	r0, r0, r7
 80056fc:	2802      	cmp	r0, #2
 80056fe:	d9ee      	bls.n	80056de <HAL_RCC_OscConfig+0x1d2>
 8005700:	e765      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005702:	69aa      	ldr	r2, [r5, #24]
 8005704:	4e3f      	ldr	r6, [pc, #252]	@ (8005804 <HAL_RCC_OscConfig+0x2f8>)
 8005706:	4940      	ldr	r1, [pc, #256]	@ (8005808 <HAL_RCC_OscConfig+0x2fc>)
 8005708:	2401      	movs	r4, #1
 800570a:	b30a      	cbz	r2, 8005750 <HAL_RCC_OscConfig+0x244>
 800570c:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8005710:	fab3 f383 	clz	r3, r3
 8005714:	440b      	add	r3, r1
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	2702      	movs	r7, #2
 800571a:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 800571c:	f7fe ff94 	bl	8004648 <HAL_GetTick>
 8005720:	4680      	mov	r8, r0
 8005722:	fa97 f3a7 	rbit	r3, r7
 8005726:	fa97 f3a7 	rbit	r3, r7
 800572a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800572e:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005730:	fa97 f3a7 	rbit	r3, r7
 8005734:	fab3 f383 	clz	r3, r3
 8005738:	fa04 f303 	lsl.w	r3, r4, r3
 800573c:	4213      	tst	r3, r2
 800573e:	f47f aef5 	bne.w	800552c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005742:	f7fe ff81 	bl	8004648 <HAL_GetTick>
 8005746:	eba0 0008 	sub.w	r0, r0, r8
 800574a:	2802      	cmp	r0, #2
 800574c:	d9e9      	bls.n	8005722 <HAL_RCC_OscConfig+0x216>
 800574e:	e73e      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
 8005750:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8005754:	fab3 f383 	clz	r3, r3
 8005758:	440b      	add	r3, r1
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	2702      	movs	r7, #2
 800575e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005760:	f7fe ff72 	bl	8004648 <HAL_GetTick>
 8005764:	4680      	mov	r8, r0
 8005766:	fa97 f3a7 	rbit	r3, r7
 800576a:	fa97 f3a7 	rbit	r3, r7
 800576e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005772:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005774:	fa97 f3a7 	rbit	r3, r7
 8005778:	fab3 f383 	clz	r3, r3
 800577c:	fa04 f303 	lsl.w	r3, r4, r3
 8005780:	4213      	tst	r3, r2
 8005782:	f43f aed3 	beq.w	800552c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005786:	f7fe ff5f 	bl	8004648 <HAL_GetTick>
 800578a:	eba0 0008 	sub.w	r0, r0, r8
 800578e:	2802      	cmp	r0, #2
 8005790:	d9e9      	bls.n	8005766 <HAL_RCC_OscConfig+0x25a>
 8005792:	e71c      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005794:	4c1b      	ldr	r4, [pc, #108]	@ (8005804 <HAL_RCC_OscConfig+0x2f8>)
 8005796:	69e3      	ldr	r3, [r4, #28]
 8005798:	00d9      	lsls	r1, r3, #3
 800579a:	d431      	bmi.n	8005800 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_PWR_CLK_ENABLE();
 800579c:	69e3      	ldr	r3, [r4, #28]
 800579e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057a2:	61e3      	str	r3, [r4, #28]
 80057a4:	69e3      	ldr	r3, [r4, #28]
 80057a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057aa:	9301      	str	r3, [sp, #4]
 80057ac:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80057ae:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b0:	4f16      	ldr	r7, [pc, #88]	@ (800580c <HAL_RCC_OscConfig+0x300>)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	05da      	lsls	r2, r3, #23
 80057b6:	d52b      	bpl.n	8005810 <HAL_RCC_OscConfig+0x304>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057b8:	68eb      	ldr	r3, [r5, #12]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d139      	bne.n	8005832 <HAL_RCC_OscConfig+0x326>
 80057be:	6a23      	ldr	r3, [r4, #32]
 80057c0:	f043 0301 	orr.w	r3, r3, #1
 80057c4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80057c6:	f7fe ff3f 	bl	8004648 <HAL_GetTick>
 80057ca:	2702      	movs	r7, #2
 80057cc:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ce:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057d2:	f241 3a88 	movw	sl, #5000	@ 0x1388
 80057d6:	fa97 f3a7 	rbit	r3, r7
 80057da:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057de:	6a22      	ldr	r2, [r4, #32]
 80057e0:	fa97 f3a7 	rbit	r3, r7
 80057e4:	fab3 f383 	clz	r3, r3
 80057e8:	fa09 f303 	lsl.w	r3, r9, r3
 80057ec:	4213      	tst	r3, r2
 80057ee:	d053      	beq.n	8005898 <HAL_RCC_OscConfig+0x38c>
    if(pwrclkchanged == SET)
 80057f0:	2e00      	cmp	r6, #0
 80057f2:	f43f ae9f 	beq.w	8005534 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80057f6:	69e3      	ldr	r3, [r4, #28]
 80057f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057fc:	61e3      	str	r3, [r4, #28]
 80057fe:	e699      	b.n	8005534 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8005800:	2600      	movs	r6, #0
 8005802:	e7d5      	b.n	80057b0 <HAL_RCC_OscConfig+0x2a4>
 8005804:	40021000 	.word	0x40021000
 8005808:	10908120 	.word	0x10908120
 800580c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005816:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005818:	f7fe ff16 	bl	8004648 <HAL_GetTick>
 800581c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	05db      	lsls	r3, r3, #23
 8005822:	d4c9      	bmi.n	80057b8 <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005824:	f7fe ff10 	bl	8004648 <HAL_GetTick>
 8005828:	eba0 0008 	sub.w	r0, r0, r8
 800582c:	2864      	cmp	r0, #100	@ 0x64
 800582e:	d9f6      	bls.n	800581e <HAL_RCC_OscConfig+0x312>
 8005830:	e6cd      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005832:	bb1b      	cbnz	r3, 800587c <HAL_RCC_OscConfig+0x370>
 8005834:	6a23      	ldr	r3, [r4, #32]
 8005836:	f023 0301 	bic.w	r3, r3, #1
 800583a:	6223      	str	r3, [r4, #32]
 800583c:	6a23      	ldr	r3, [r4, #32]
 800583e:	f023 0304 	bic.w	r3, r3, #4
 8005842:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005844:	f7fe ff00 	bl	8004648 <HAL_GetTick>
 8005848:	2702      	movs	r7, #2
 800584a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800584c:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005850:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005854:	fa97 f3a7 	rbit	r3, r7
 8005858:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800585c:	6a22      	ldr	r2, [r4, #32]
 800585e:	fa97 f3a7 	rbit	r3, r7
 8005862:	fab3 f383 	clz	r3, r3
 8005866:	fa09 f303 	lsl.w	r3, r9, r3
 800586a:	4213      	tst	r3, r2
 800586c:	d0c0      	beq.n	80057f0 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800586e:	f7fe feeb 	bl	8004648 <HAL_GetTick>
 8005872:	eba0 0008 	sub.w	r0, r0, r8
 8005876:	4550      	cmp	r0, sl
 8005878:	d9ec      	bls.n	8005854 <HAL_RCC_OscConfig+0x348>
 800587a:	e6a8      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800587c:	2b05      	cmp	r3, #5
 800587e:	6a23      	ldr	r3, [r4, #32]
 8005880:	d103      	bne.n	800588a <HAL_RCC_OscConfig+0x37e>
 8005882:	f043 0304 	orr.w	r3, r3, #4
 8005886:	6223      	str	r3, [r4, #32]
 8005888:	e799      	b.n	80057be <HAL_RCC_OscConfig+0x2b2>
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	6223      	str	r3, [r4, #32]
 8005890:	6a23      	ldr	r3, [r4, #32]
 8005892:	f023 0304 	bic.w	r3, r3, #4
 8005896:	e795      	b.n	80057c4 <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005898:	f7fe fed6 	bl	8004648 <HAL_GetTick>
 800589c:	eba0 0008 	sub.w	r0, r0, r8
 80058a0:	4550      	cmp	r0, sl
 80058a2:	d998      	bls.n	80057d6 <HAL_RCC_OscConfig+0x2ca>
 80058a4:	e693      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058a6:	4c46      	ldr	r4, [pc, #280]	@ (80059c0 <HAL_RCC_OscConfig+0x4b4>)
 80058a8:	6862      	ldr	r2, [r4, #4]
 80058aa:	f002 020c 	and.w	r2, r2, #12
 80058ae:	2a08      	cmp	r2, #8
 80058b0:	d074      	beq.n	800599c <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80058b8:	d14d      	bne.n	8005956 <HAL_RCC_OscConfig+0x44a>
 80058ba:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80058be:	fab3 f383 	clz	r3, r3
 80058c2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80058c6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	2200      	movs	r2, #0
 80058ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80058d0:	f7fe feba 	bl	8004648 <HAL_GetTick>
 80058d4:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 80058d8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058da:	2601      	movs	r6, #1
 80058dc:	fa98 f3a8 	rbit	r3, r8
 80058e0:	6822      	ldr	r2, [r4, #0]
 80058e2:	fa98 f3a8 	rbit	r3, r8
 80058e6:	fab3 f383 	clz	r3, r3
 80058ea:	fa06 f303 	lsl.w	r3, r6, r3
 80058ee:	4213      	tst	r3, r2
 80058f0:	d12b      	bne.n	800594a <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058f2:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 80058f6:	6862      	ldr	r2, [r4, #4]
 80058f8:	430b      	orrs	r3, r1
 80058fa:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 80058fe:	4313      	orrs	r3, r2
 8005900:	6063      	str	r3, [r4, #4]
 8005902:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005906:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800590a:	fab3 f383 	clz	r3, r3
 800590e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005912:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005916:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005918:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 800591a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800591c:	f7fe fe94 	bl	8004648 <HAL_GetTick>
 8005920:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8005924:	4605      	mov	r5, r0
 8005926:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800592a:	6822      	ldr	r2, [r4, #0]
 800592c:	fa96 f3a6 	rbit	r3, r6
 8005930:	fab3 f383 	clz	r3, r3
 8005934:	fa07 f303 	lsl.w	r3, r7, r3
 8005938:	4213      	tst	r3, r2
 800593a:	f47f adff 	bne.w	800553c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800593e:	f7fe fe83 	bl	8004648 <HAL_GetTick>
 8005942:	1b40      	subs	r0, r0, r5
 8005944:	2802      	cmp	r0, #2
 8005946:	d9ee      	bls.n	8005926 <HAL_RCC_OscConfig+0x41a>
 8005948:	e641      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800594a:	f7fe fe7d 	bl	8004648 <HAL_GetTick>
 800594e:	1bc0      	subs	r0, r0, r7
 8005950:	2802      	cmp	r0, #2
 8005952:	d9c3      	bls.n	80058dc <HAL_RCC_OscConfig+0x3d0>
 8005954:	e63b      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
 8005956:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800595a:	fab3 f383 	clz	r3, r3
 800595e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005962:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	2200      	movs	r2, #0
 800596a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800596c:	f7fe fe6c 	bl	8004648 <HAL_GetTick>
 8005970:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8005974:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005976:	2701      	movs	r7, #1
 8005978:	fa96 f3a6 	rbit	r3, r6
 800597c:	6822      	ldr	r2, [r4, #0]
 800597e:	fa96 f3a6 	rbit	r3, r6
 8005982:	fab3 f383 	clz	r3, r3
 8005986:	fa07 f303 	lsl.w	r3, r7, r3
 800598a:	4213      	tst	r3, r2
 800598c:	f43f add6 	beq.w	800553c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005990:	f7fe fe5a 	bl	8004648 <HAL_GetTick>
 8005994:	1b40      	subs	r0, r0, r5
 8005996:	2802      	cmp	r0, #2
 8005998:	d9ee      	bls.n	8005978 <HAL_RCC_OscConfig+0x46c>
 800599a:	e618      	b.n	80055ce <HAL_RCC_OscConfig+0xc2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800599c:	2b01      	cmp	r3, #1
 800599e:	f43f adee 	beq.w	800557e <HAL_RCC_OscConfig+0x72>
        pll_config = RCC->CFGR;
 80059a2:	6860      	ldr	r0, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059a4:	6a2b      	ldr	r3, [r5, #32]
 80059a6:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 80059aa:	429a      	cmp	r2, r3
 80059ac:	f47f ade7 	bne.w	800557e <HAL_RCC_OscConfig+0x72>
 80059b0:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80059b2:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059b6:	1ac0      	subs	r0, r0, r3
 80059b8:	bf18      	it	ne
 80059ba:	2001      	movne	r0, #1
 80059bc:	e608      	b.n	80055d0 <HAL_RCC_OscConfig+0xc4>
 80059be:	bf00      	nop
 80059c0:	40021000 	.word	0x40021000

080059c4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80059c4:	4b0c      	ldr	r3, [pc, #48]	@ (80059f8 <HAL_RCC_GetSysClockFreq+0x34>)
 80059c6:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80059c8:	f002 010c 	and.w	r1, r2, #12
 80059cc:	2908      	cmp	r1, #8
 80059ce:	d111      	bne.n	80059f4 <HAL_RCC_GetSysClockFreq+0x30>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80059d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80059d2:	480a      	ldr	r0, [pc, #40]	@ (80059fc <HAL_RCC_GetSysClockFreq+0x38>)
 80059d4:	f3c2 4183 	ubfx	r1, r2, #18, #4
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80059d8:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80059da:	bf44      	itt	mi
 80059dc:	f003 030f 	andmi.w	r3, r3, #15
 80059e0:	4a07      	ldrmi	r2, [pc, #28]	@ (8005a00 <HAL_RCC_GetSysClockFreq+0x3c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80059e2:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80059e4:	bf49      	itett	mi
 80059e6:	5cd2      	ldrbmi	r2, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80059e8:	4b06      	ldrpl	r3, [pc, #24]	@ (8005a04 <HAL_RCC_GetSysClockFreq+0x40>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059ea:	4b07      	ldrmi	r3, [pc, #28]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x44>)
 80059ec:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80059f0:	4358      	muls	r0, r3
 80059f2:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80059f4:	4804      	ldr	r0, [pc, #16]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x44>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80059f6:	4770      	bx	lr
 80059f8:	40021000 	.word	0x40021000
 80059fc:	0800ff0d 	.word	0x0800ff0d
 8005a00:	0800fefd 	.word	0x0800fefd
 8005a04:	003d0900 	.word	0x003d0900
 8005a08:	007a1200 	.word	0x007a1200

08005a0c <HAL_RCC_ClockConfig>:
{
 8005a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a10:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8005a12:	4604      	mov	r4, r0
 8005a14:	b910      	cbnz	r0, 8005a1c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8005a16:	2001      	movs	r0, #1
}
 8005a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a1c:	4a4a      	ldr	r2, [pc, #296]	@ (8005b48 <HAL_RCC_ClockConfig+0x13c>)
 8005a1e:	6813      	ldr	r3, [r2, #0]
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	428b      	cmp	r3, r1
 8005a26:	d32e      	bcc.n	8005a86 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a28:	6822      	ldr	r2, [r4, #0]
 8005a2a:	0791      	lsls	r1, r2, #30
 8005a2c:	d436      	bmi.n	8005a9c <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a2e:	07d2      	lsls	r2, r2, #31
 8005a30:	d43c      	bmi.n	8005aac <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a32:	4a45      	ldr	r2, [pc, #276]	@ (8005b48 <HAL_RCC_ClockConfig+0x13c>)
 8005a34:	6813      	ldr	r3, [r2, #0]
 8005a36:	f003 0307 	and.w	r3, r3, #7
 8005a3a:	42ab      	cmp	r3, r5
 8005a3c:	d870      	bhi.n	8005b20 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a3e:	6822      	ldr	r2, [r4, #0]
 8005a40:	4d42      	ldr	r5, [pc, #264]	@ (8005b4c <HAL_RCC_ClockConfig+0x140>)
 8005a42:	f012 0f04 	tst.w	r2, #4
 8005a46:	d177      	bne.n	8005b38 <HAL_RCC_ClockConfig+0x12c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a48:	0713      	lsls	r3, r2, #28
 8005a4a:	d506      	bpl.n	8005a5a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a4c:	686b      	ldr	r3, [r5, #4]
 8005a4e:	6922      	ldr	r2, [r4, #16]
 8005a50:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005a54:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005a58:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005a5a:	f7ff ffb3 	bl	80059c4 <HAL_RCC_GetSysClockFreq>
 8005a5e:	686b      	ldr	r3, [r5, #4]
 8005a60:	22f0      	movs	r2, #240	@ 0xf0
 8005a62:	fa92 f2a2 	rbit	r2, r2
 8005a66:	fab2 f282 	clz	r2, r2
 8005a6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a6e:	40d3      	lsrs	r3, r2
 8005a70:	4a37      	ldr	r2, [pc, #220]	@ (8005b50 <HAL_RCC_ClockConfig+0x144>)
 8005a72:	5cd3      	ldrb	r3, [r2, r3]
 8005a74:	40d8      	lsrs	r0, r3
 8005a76:	4b37      	ldr	r3, [pc, #220]	@ (8005b54 <HAL_RCC_ClockConfig+0x148>)
 8005a78:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8005a7a:	4b37      	ldr	r3, [pc, #220]	@ (8005b58 <HAL_RCC_ClockConfig+0x14c>)
 8005a7c:	6818      	ldr	r0, [r3, #0]
 8005a7e:	f7fe fc39 	bl	80042f4 <HAL_InitTick>
  return HAL_OK;
 8005a82:	2000      	movs	r0, #0
 8005a84:	e7c8      	b.n	8005a18 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a86:	6813      	ldr	r3, [r2, #0]
 8005a88:	f023 0307 	bic.w	r3, r3, #7
 8005a8c:	430b      	orrs	r3, r1
 8005a8e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a90:	6813      	ldr	r3, [r2, #0]
 8005a92:	f003 0307 	and.w	r3, r3, #7
 8005a96:	428b      	cmp	r3, r1
 8005a98:	d1bd      	bne.n	8005a16 <HAL_RCC_ClockConfig+0xa>
 8005a9a:	e7c5      	b.n	8005a28 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a9c:	492b      	ldr	r1, [pc, #172]	@ (8005b4c <HAL_RCC_ClockConfig+0x140>)
 8005a9e:	68a0      	ldr	r0, [r4, #8]
 8005aa0:	684b      	ldr	r3, [r1, #4]
 8005aa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005aa6:	4303      	orrs	r3, r0
 8005aa8:	604b      	str	r3, [r1, #4]
 8005aaa:	e7c0      	b.n	8005a2e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aac:	6862      	ldr	r2, [r4, #4]
 8005aae:	4e27      	ldr	r6, [pc, #156]	@ (8005b4c <HAL_RCC_ClockConfig+0x140>)
 8005ab0:	2a01      	cmp	r2, #1
 8005ab2:	d124      	bne.n	8005afe <HAL_RCC_ClockConfig+0xf2>
 8005ab4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005ab8:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005abc:	6831      	ldr	r1, [r6, #0]
 8005abe:	fa93 f3a3 	rbit	r3, r3
 8005ac2:	fab3 f383 	clz	r3, r3
 8005ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aca:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005acc:	d0a3      	beq.n	8005a16 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ace:	6873      	ldr	r3, [r6, #4]
 8005ad0:	f023 0303 	bic.w	r3, r3, #3
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005ad8:	f7fe fdb6 	bl	8004648 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005adc:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005ae0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ae2:	6873      	ldr	r3, [r6, #4]
 8005ae4:	6862      	ldr	r2, [r4, #4]
 8005ae6:	f003 030c 	and.w	r3, r3, #12
 8005aea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005aee:	d0a0      	beq.n	8005a32 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af0:	f7fe fdaa 	bl	8004648 <HAL_GetTick>
 8005af4:	1bc0      	subs	r0, r0, r7
 8005af6:	4540      	cmp	r0, r8
 8005af8:	d9f3      	bls.n	8005ae2 <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 8005afa:	2003      	movs	r0, #3
 8005afc:	e78c      	b.n	8005a18 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005afe:	2a02      	cmp	r2, #2
 8005b00:	bf0c      	ite	eq
 8005b02:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 8005b06:	2302      	movne	r3, #2
 8005b08:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b0c:	6830      	ldr	r0, [r6, #0]
 8005b0e:	fa93 f3a3 	rbit	r3, r3
 8005b12:	2101      	movs	r1, #1
 8005b14:	fab3 f383 	clz	r3, r3
 8005b18:	fa01 f303 	lsl.w	r3, r1, r3
 8005b1c:	4203      	tst	r3, r0
 8005b1e:	e7d5      	b.n	8005acc <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b20:	6813      	ldr	r3, [r2, #0]
 8005b22:	f023 0307 	bic.w	r3, r3, #7
 8005b26:	432b      	orrs	r3, r5
 8005b28:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b2a:	6813      	ldr	r3, [r2, #0]
 8005b2c:	f003 0307 	and.w	r3, r3, #7
 8005b30:	42ab      	cmp	r3, r5
 8005b32:	f47f af70 	bne.w	8005a16 <HAL_RCC_ClockConfig+0xa>
 8005b36:	e782      	b.n	8005a3e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b38:	686b      	ldr	r3, [r5, #4]
 8005b3a:	68e1      	ldr	r1, [r4, #12]
 8005b3c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005b40:	430b      	orrs	r3, r1
 8005b42:	606b      	str	r3, [r5, #4]
 8005b44:	e780      	b.n	8005a48 <HAL_RCC_ClockConfig+0x3c>
 8005b46:	bf00      	nop
 8005b48:	40022000 	.word	0x40022000
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	0800feed 	.word	0x0800feed
 8005b54:	2000000c 	.word	0x2000000c
 8005b58:	20000014 	.word	0x20000014

08005b5c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005b5c:	4b08      	ldr	r3, [pc, #32]	@ (8005b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b5e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	fa92 f2a2 	rbit	r2, r2
 8005b68:	fab2 f282 	clz	r2, r2
 8005b6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b70:	40d3      	lsrs	r3, r2
 8005b72:	4a04      	ldr	r2, [pc, #16]	@ (8005b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b74:	5cd3      	ldrb	r3, [r2, r3]
 8005b76:	4a04      	ldr	r2, [pc, #16]	@ (8005b88 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8005b78:	6810      	ldr	r0, [r2, #0]
}    
 8005b7a:	40d8      	lsrs	r0, r3
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40021000 	.word	0x40021000
 8005b84:	0800fee5 	.word	0x0800fee5
 8005b88:	2000000c 	.word	0x2000000c

08005b8c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005b8c:	4b08      	ldr	r3, [pc, #32]	@ (8005bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b8e:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	fa92 f2a2 	rbit	r2, r2
 8005b98:	fab2 f282 	clz	r2, r2
 8005b9c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005ba0:	40d3      	lsrs	r3, r2
 8005ba2:	4a04      	ldr	r2, [pc, #16]	@ (8005bb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ba4:	5cd3      	ldrb	r3, [r2, r3]
 8005ba6:	4a04      	ldr	r2, [pc, #16]	@ (8005bb8 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8005ba8:	6810      	ldr	r0, [r2, #0]
} 
 8005baa:	40d8      	lsrs	r0, r3
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	0800fee5 	.word	0x0800fee5
 8005bb8:	2000000c 	.word	0x2000000c

08005bbc <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005bbc:	230f      	movs	r3, #15
 8005bbe:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf0 <HAL_RCC_GetClockConfig+0x34>)
 8005bc2:	685a      	ldr	r2, [r3, #4]
 8005bc4:	f002 0203 	and.w	r2, r2, #3
 8005bc8:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8005bd0:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8005bd8:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	08db      	lsrs	r3, r3, #3
 8005bde:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005be2:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8005be4:	4b03      	ldr	r3, [pc, #12]	@ (8005bf4 <HAL_RCC_GetClockConfig+0x38>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	600b      	str	r3, [r1, #0]
}
 8005bee:	4770      	bx	lr
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	40022000 	.word	0x40022000

08005bf8 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005bf8:	6803      	ldr	r3, [r0, #0]
{
 8005bfa:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005bfe:	03dd      	lsls	r5, r3, #15
{
 8005c00:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c02:	d524      	bpl.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x56>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c04:	4d78      	ldr	r5, [pc, #480]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005c06:	69eb      	ldr	r3, [r5, #28]
 8005c08:	00d8      	lsls	r0, r3, #3
 8005c0a:	f100 8091 	bmi.w	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x138>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c0e:	69eb      	ldr	r3, [r5, #28]
 8005c10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c14:	61eb      	str	r3, [r5, #28]
 8005c16:	69eb      	ldr	r3, [r5, #28]
 8005c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c1c:	9301      	str	r3, [sp, #4]
 8005c1e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005c20:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c22:	4f72      	ldr	r7, [pc, #456]	@ (8005dec <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	05d9      	lsls	r1, r3, #23
 8005c28:	f140 8084 	bpl.w	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x13c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c2c:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c2e:	6862      	ldr	r2, [r4, #4]
 8005c30:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005c34:	f040 8093 	bne.w	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005c38:	6a2b      	ldr	r3, [r5, #32]
 8005c3a:	6862      	ldr	r2, [r4, #4]
 8005c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c40:	4313      	orrs	r3, r2
 8005c42:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005c44:	b11e      	cbz	r6, 8005c4e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c46:	69eb      	ldr	r3, [r5, #28]
 8005c48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c4c:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	07df      	lsls	r7, r3, #31
 8005c52:	d506      	bpl.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c54:	4964      	ldr	r1, [pc, #400]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005c56:	68a0      	ldr	r0, [r4, #8]
 8005c58:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005c5a:	f022 0203 	bic.w	r2, r2, #3
 8005c5e:	4302      	orrs	r2, r0
 8005c60:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c62:	079e      	lsls	r6, r3, #30
 8005c64:	d506      	bpl.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c66:	4960      	ldr	r1, [pc, #384]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005c68:	68e0      	ldr	r0, [r4, #12]
 8005c6a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005c6c:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8005c70:	4302      	orrs	r2, r0
 8005c72:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c74:	075d      	lsls	r5, r3, #29
 8005c76:	d506      	bpl.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c78:	495b      	ldr	r1, [pc, #364]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005c7a:	6920      	ldr	r0, [r4, #16]
 8005c7c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005c7e:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8005c82:	4302      	orrs	r2, r0
 8005c84:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c86:	0698      	lsls	r0, r3, #26
 8005c88:	d506      	bpl.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c8a:	4957      	ldr	r1, [pc, #348]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005c8c:	69e0      	ldr	r0, [r4, #28]
 8005c8e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005c90:	f022 0210 	bic.w	r2, r2, #16
 8005c94:	4302      	orrs	r2, r0
 8005c96:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c98:	0399      	lsls	r1, r3, #14
 8005c9a:	d506      	bpl.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005c9c:	4952      	ldr	r1, [pc, #328]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005c9e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005ca0:	684a      	ldr	r2, [r1, #4]
 8005ca2:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8005ca6:	4302      	orrs	r2, r0
 8005ca8:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005caa:	065a      	lsls	r2, r3, #25
 8005cac:	d506      	bpl.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005cae:	494e      	ldr	r1, [pc, #312]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005cb0:	6a20      	ldr	r0, [r4, #32]
 8005cb2:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005cb4:	f022 0220 	bic.w	r2, r2, #32
 8005cb8:	4302      	orrs	r2, r0
 8005cba:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005cbc:	071f      	lsls	r7, r3, #28
 8005cbe:	d506      	bpl.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005cc0:	4949      	ldr	r1, [pc, #292]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005cc2:	6960      	ldr	r0, [r4, #20]
 8005cc4:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005cc6:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005cca:	4302      	orrs	r2, r0
 8005ccc:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005cce:	06de      	lsls	r6, r3, #27
 8005cd0:	d506      	bpl.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005cd2:	4945      	ldr	r1, [pc, #276]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005cd4:	69a0      	ldr	r0, [r4, #24]
 8005cd6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005cd8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8005cdc:	4302      	orrs	r2, r0
 8005cde:	630a      	str	r2, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ce0:	059d      	lsls	r5, r3, #22
 8005ce2:	d506      	bpl.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005ce4:	4940      	ldr	r1, [pc, #256]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005ce6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005ce8:	684a      	ldr	r2, [r1, #4]
 8005cea:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8005cee:	4302      	orrs	r2, r0
 8005cf0:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005cf2:	0618      	lsls	r0, r3, #24
 8005cf4:	d506      	bpl.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005cf6:	493c      	ldr	r1, [pc, #240]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005cf8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005cfa:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8005cfc:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 8005d00:	4302      	orrs	r2, r0
 8005d02:	62ca      	str	r2, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005d04:	05d9      	lsls	r1, r3, #23
 8005d06:	d506      	bpl.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005d08:	4937      	ldr	r1, [pc, #220]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005d0a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005d0c:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8005d0e:	f422 5278 	bic.w	r2, r2, #15872	@ 0x3e00
 8005d12:	4302      	orrs	r2, r0
 8005d14:	62ca      	str	r2, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005d16:	04da      	lsls	r2, r3, #19
 8005d18:	d506      	bpl.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005d1a:	4933      	ldr	r1, [pc, #204]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005d1c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005d1e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005d20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d24:	4302      	orrs	r2, r0
 8005d26:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005d28:	049b      	lsls	r3, r3, #18
 8005d2a:	d454      	bmi.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	e013      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x160>
  FlagStatus       pwrclkchanged = RESET;
 8005d30:	2600      	movs	r6, #0
 8005d32:	e776      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d3a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005d3c:	f7fe fc84 	bl	8004648 <HAL_GetTick>
 8005d40:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	05da      	lsls	r2, r3, #23
 8005d46:	f53f af71 	bmi.w	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d4a:	f7fe fc7d 	bl	8004648 <HAL_GetTick>
 8005d4e:	eba0 0008 	sub.w	r0, r0, r8
 8005d52:	2864      	cmp	r0, #100	@ 0x64
 8005d54:	d9f5      	bls.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x14a>
          return HAL_TIMEOUT;
 8005d56:	2003      	movs	r0, #3
}
 8005d58:	b002      	add	sp, #8
 8005d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d5e:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8005d62:	429a      	cmp	r2, r3
 8005d64:	f43f af68 	beq.w	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x40>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d68:	6a29      	ldr	r1, [r5, #32]
 8005d6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005d6e:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 8005d72:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d76:	f8df c078 	ldr.w	ip, [pc, #120]	@ 8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005d7a:	fab2 f282 	clz	r2, r2
 8005d7e:	4462      	add	r2, ip
 8005d80:	0092      	lsls	r2, r2, #2
 8005d82:	2701      	movs	r7, #1
 8005d84:	6017      	str	r7, [r2, #0]
 8005d86:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d8a:	fab3 f383 	clz	r3, r3
 8005d8e:	4463      	add	r3, ip
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d96:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8005d98:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d9a:	f57f af4d 	bpl.w	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x40>
        tickstart = HAL_GetTick();
 8005d9e:	f7fe fc53 	bl	8004648 <HAL_GetTick>
 8005da2:	f04f 0802 	mov.w	r8, #2
 8005da6:	4681      	mov	r9, r0
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da8:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005dac:	fa98 f3a8 	rbit	r3, r8
 8005db0:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db4:	6a2a      	ldr	r2, [r5, #32]
 8005db6:	fa98 f3a8 	rbit	r3, r8
 8005dba:	fab3 f383 	clz	r3, r3
 8005dbe:	fa07 f303 	lsl.w	r3, r7, r3
 8005dc2:	4213      	tst	r3, r2
 8005dc4:	f47f af38 	bne.w	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x40>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc8:	f7fe fc3e 	bl	8004648 <HAL_GetTick>
 8005dcc:	eba0 0009 	sub.w	r0, r0, r9
 8005dd0:	4550      	cmp	r0, sl
 8005dd2:	d9eb      	bls.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8005dd4:	e7bf      	b.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005dd6:	4a04      	ldr	r2, [pc, #16]	@ (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005dd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005dda:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005ddc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005de0:	430b      	orrs	r3, r1
 8005de2:	6313      	str	r3, [r2, #48]	@ 0x30
 8005de4:	e7a2      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x134>
 8005de6:	bf00      	nop
 8005de8:	40021000 	.word	0x40021000
 8005dec:	40007000 	.word	0x40007000
 8005df0:	10908100 	.word	0x10908100

08005df4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005df4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005df6:	6803      	ldr	r3, [r0, #0]
 8005df8:	4a09      	ldr	r2, [pc, #36]	@ (8005e20 <HAL_RTC_WaitForSynchro+0x2c>)
 8005dfa:	60da      	str	r2, [r3, #12]
{
 8005dfc:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 8005dfe:	f7fe fc23 	bl	8004648 <HAL_GetTick>
 8005e02:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	069b      	lsls	r3, r3, #26
 8005e0a:	d501      	bpl.n	8005e10 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8005e0c:	2000      	movs	r0, #0
}
 8005e0e:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e10:	f7fe fc1a 	bl	8004648 <HAL_GetTick>
 8005e14:	1b40      	subs	r0, r0, r5
 8005e16:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8005e1a:	d9f3      	bls.n	8005e04 <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 8005e1c:	2003      	movs	r0, #3
 8005e1e:	e7f6      	b.n	8005e0e <HAL_RTC_WaitForSynchro+0x1a>
 8005e20:	0001ff5f 	.word	0x0001ff5f

08005e24 <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005e24:	6803      	ldr	r3, [r0, #0]
{
 8005e26:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005e28:	68dc      	ldr	r4, [r3, #12]
 8005e2a:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 8005e2e:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005e30:	d117      	bne.n	8005e62 <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005e32:	68da      	ldr	r2, [r3, #12]
 8005e34:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e38:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005e3a:	f7fe fc05 	bl	8004648 <HAL_GetTick>
 8005e3e:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005e40:	682b      	ldr	r3, [r5, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	065b      	lsls	r3, r3, #25
 8005e46:	d400      	bmi.n	8005e4a <RTC_EnterInitMode+0x26>
 8005e48:	b10c      	cbz	r4, 8005e4e <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e4e:	f7fe fbfb 	bl	8004648 <HAL_GetTick>
 8005e52:	1b80      	subs	r0, r0, r6
 8005e54:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005e58:	bf82      	ittt	hi
 8005e5a:	2304      	movhi	r3, #4
 8005e5c:	776b      	strbhi	r3, [r5, #29]
        status = HAL_ERROR;
 8005e5e:	2401      	movhi	r4, #1
 8005e60:	e7ee      	b.n	8005e40 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8005e62:	2400      	movs	r4, #0
 8005e64:	e7f1      	b.n	8005e4a <RTC_EnterInitMode+0x26>

08005e66 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005e66:	6803      	ldr	r3, [r0, #0]
 8005e68:	68da      	ldr	r2, [r3, #12]
 8005e6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 8005e6e:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005e70:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	069b      	lsls	r3, r3, #26
{
 8005e76:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005e78:	d501      	bpl.n	8005e7e <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8005e7a:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8005e7c:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e7e:	f7ff ffb9 	bl	8005df4 <HAL_RTC_WaitForSynchro>
 8005e82:	2800      	cmp	r0, #0
 8005e84:	d0f9      	beq.n	8005e7a <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005e86:	2304      	movs	r3, #4
 8005e88:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8005e8a:	2001      	movs	r0, #1
 8005e8c:	e7f6      	b.n	8005e7c <RTC_ExitInitMode+0x16>

08005e8e <HAL_RTC_Init>:
{
 8005e8e:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8005e90:	4604      	mov	r4, r0
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d041      	beq.n	8005f1a <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005e96:	7f43      	ldrb	r3, [r0, #29]
 8005e98:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005e9c:	b913      	cbnz	r3, 8005ea4 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 8005e9e:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8005ea0:	f7fe f8f0 	bl	8004084 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	68da      	ldr	r2, [r3, #12]
 8005eac:	06d2      	lsls	r2, r2, #27
 8005eae:	d503      	bpl.n	8005eb8 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	7763      	strb	r3, [r4, #29]
 8005eb4:	2000      	movs	r0, #0
}
 8005eb6:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005eb8:	22ca      	movs	r2, #202	@ 0xca
 8005eba:	625a      	str	r2, [r3, #36]	@ 0x24
 8005ebc:	2253      	movs	r2, #83	@ 0x53
 8005ebe:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	f7ff ffaf 	bl	8005e24 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8005ec6:	bb10      	cbnz	r0, 8005f0e <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005ec8:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005eca:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 8005ed2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ed6:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005ed8:	6862      	ldr	r2, [r4, #4]
 8005eda:	6899      	ldr	r1, [r3, #8]
 8005edc:	4302      	orrs	r2, r0
 8005ede:	6960      	ldr	r0, [r4, #20]
 8005ee0:	4302      	orrs	r2, r0
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005ee6:	68e2      	ldr	r2, [r4, #12]
 8005ee8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	68a1      	ldr	r1, [r4, #8]
 8005eee:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005ef2:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	f7ff ffb6 	bl	8005e66 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8005efa:	b940      	cbnz	r0, 8005f0e <HAL_RTC_Init+0x80>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005efc:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005efe:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005f00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f02:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f06:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005f08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	22ff      	movs	r2, #255	@ 0xff
 8005f12:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8005f14:	2800      	cmp	r0, #0
 8005f16:	d0cb      	beq.n	8005eb0 <HAL_RTC_Init+0x22>
 8005f18:	e7cd      	b.n	8005eb6 <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 8005f1a:	2001      	movs	r0, #1
 8005f1c:	e7cb      	b.n	8005eb6 <HAL_RTC_Init+0x28>

08005f1e <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 8005f1e:	2300      	movs	r3, #0

  while (number >= 10U)
 8005f20:	2809      	cmp	r0, #9
 8005f22:	d803      	bhi.n	8005f2c <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005f24:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8005f28:	b2c0      	uxtb	r0, r0
 8005f2a:	4770      	bx	lr
    number -= 10U;
 8005f2c:	380a      	subs	r0, #10
    bcdhigh++;
 8005f2e:	3301      	adds	r3, #1
    number -= 10U;
 8005f30:	b2c0      	uxtb	r0, r0
 8005f32:	e7f5      	b.n	8005f20 <RTC_ByteToBcd2+0x2>

08005f34 <HAL_RTC_SetTime>:
{
 8005f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 8005f38:	7f03      	ldrb	r3, [r0, #28]
 8005f3a:	2b01      	cmp	r3, #1
{
 8005f3c:	4606      	mov	r6, r0
 8005f3e:	460f      	mov	r7, r1
 8005f40:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8005f44:	d041      	beq.n	8005fca <HAL_RTC_SetTime+0x96>
 8005f46:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f48:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 8005f4a:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f4c:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 8005f4e:	7838      	ldrb	r0, [r7, #0]
 8005f50:	787d      	ldrb	r5, [r7, #1]
 8005f52:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f54:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 8005f56:	2a00      	cmp	r2, #0
 8005f58:	d139      	bne.n	8005fce <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f5a:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 8005f5e:	bf08      	it	eq
 8005f60:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f62:	f7ff ffdc 	bl	8005f1e <RTC_ByteToBcd2>
 8005f66:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f68:	4628      	mov	r0, r5
 8005f6a:	f7ff ffd8 	bl	8005f1e <RTC_ByteToBcd2>
 8005f6e:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005f70:	4620      	mov	r0, r4
 8005f72:	f7ff ffd4 	bl	8005f1e <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005f76:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f78:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8005f7c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005f80:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f84:	23ca      	movs	r3, #202	@ 0xca
 8005f86:	624b      	str	r3, [r1, #36]	@ 0x24
 8005f88:	2353      	movs	r3, #83	@ 0x53
 8005f8a:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	f7ff ff49 	bl	8005e24 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8005f92:	b9a8      	cbnz	r0, 8005fc0 <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005f94:	6832      	ldr	r2, [r6, #0]
 8005f96:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 8005f9a:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 8005f9e:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005fa0:	6893      	ldr	r3, [r2, #8]
 8005fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fa6:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005fa8:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8005fac:	6891      	ldr	r1, [r2, #8]
 8005fae:	4303      	orrs	r3, r0
 8005fb0:	430b      	orrs	r3, r1
 8005fb2:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f7ff ff56 	bl	8005e66 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8005fba:	b908      	cbnz	r0, 8005fc0 <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fc0:	6833      	ldr	r3, [r6, #0]
 8005fc2:	22ff      	movs	r2, #255	@ 0xff
 8005fc4:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	7733      	strb	r3, [r6, #28]
}
 8005fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fce:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 8005fd2:	bf08      	it	eq
 8005fd4:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005fd6:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005fd8:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005fda:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005fde:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005fe2:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 8005fe6:	e7cd      	b.n	8005f84 <HAL_RTC_SetTime+0x50>

08005fe8 <HAL_RTC_SetDate>:
{
 8005fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8005fea:	7f03      	ldrb	r3, [r0, #28]
 8005fec:	2b01      	cmp	r3, #1
{
 8005fee:	4605      	mov	r5, r0
 8005ff0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8005ff4:	d027      	beq.n	8006046 <HAL_RTC_SetDate+0x5e>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	772b      	strb	r3, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ffa:	7768      	strb	r0, [r5, #29]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005ffc:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005ffe:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006000:	784c      	ldrb	r4, [r1, #1]
                  ((uint32_t) sDate->Date)                      | \
 8006002:	788f      	ldrb	r7, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006004:	0376      	lsls	r6, r6, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006006:	b1fa      	cbz	r2, 8006048 <HAL_RTC_SetDate+0x60>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006008:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 800600c:	433b      	orrs	r3, r7
 800600e:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006012:	682b      	ldr	r3, [r5, #0]
 8006014:	22ca      	movs	r2, #202	@ 0xca
 8006016:	625a      	str	r2, [r3, #36]	@ 0x24
 8006018:	2253      	movs	r2, #83	@ 0x53
 800601a:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 800601c:	4628      	mov	r0, r5
 800601e:	f7ff ff01 	bl	8005e24 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8006022:	b958      	cbnz	r0, 800603c <HAL_RTC_SetDate+0x54>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006024:	682a      	ldr	r2, [r5, #0]
 8006026:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 800602a:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 800602e:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8006030:	4628      	mov	r0, r5
 8006032:	f7ff ff18 	bl	8005e66 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8006036:	b908      	cbnz	r0, 800603c <HAL_RTC_SetDate+0x54>
    hrtc->State = HAL_RTC_STATE_READY;
 8006038:	2301      	movs	r3, #1
 800603a:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	22ff      	movs	r2, #255	@ 0xff
 8006040:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8006042:	2300      	movs	r3, #0
 8006044:	772b      	strb	r3, [r5, #28]
}
 8006046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006048:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800604a:	bf42      	ittt	mi
 800604c:	f024 0410 	bicmi.w	r4, r4, #16
 8006050:	340a      	addmi	r4, #10
 8006052:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006054:	f7ff ff63 	bl	8005f1e <RTC_ByteToBcd2>
 8006058:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800605a:	7848      	ldrb	r0, [r1, #1]
 800605c:	f7ff ff5f 	bl	8005f1e <RTC_ByteToBcd2>
 8006060:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006062:	4638      	mov	r0, r7
 8006064:	f7ff ff5b 	bl	8005f1e <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006068:	ea40 0306 	orr.w	r3, r0, r6
 800606c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006070:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 8006074:	e7cd      	b.n	8006012 <HAL_RTC_SetDate+0x2a>

08006076 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
  uint32_t tens = 0U;
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006076:	0903      	lsrs	r3, r0, #4
 8006078:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800607c:	f000 000f 	and.w	r0, r0, #15
 8006080:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8006084:	b2c0      	uxtb	r0, r0
 8006086:	4770      	bx	lr

08006088 <HAL_RTC_GetTime>:
{
 8006088:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800608a:	6803      	ldr	r3, [r0, #0]
 800608c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800608e:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006090:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006092:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006094:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006098:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800609c:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80060a0:	6088      	str	r0, [r1, #8]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80060a2:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80060a6:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80060aa:	7008      	strb	r0, [r1, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80060ac:	704d      	strb	r5, [r1, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80060ae:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80060b0:	70cb      	strb	r3, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 80060b2:	b952      	cbnz	r2, 80060ca <HAL_RTC_GetTime+0x42>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80060b4:	f7ff ffdf 	bl	8006076 <RTC_Bcd2ToByte>
 80060b8:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80060ba:	4628      	mov	r0, r5
 80060bc:	f7ff ffdb 	bl	8006076 <RTC_Bcd2ToByte>
 80060c0:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80060c2:	4620      	mov	r0, r4
 80060c4:	f7ff ffd7 	bl	8006076 <RTC_Bcd2ToByte>
 80060c8:	7088      	strb	r0, [r1, #2]
}
 80060ca:	2000      	movs	r0, #0
 80060cc:	bd38      	pop	{r3, r4, r5, pc}

080060ce <HAL_RTC_GetDate>:
{
 80060ce:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80060d0:	6803      	ldr	r3, [r0, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80060d4:	f3c3 4007 	ubfx	r0, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80060d8:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80060dc:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80060e0:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80060e4:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80060e6:	704d      	strb	r5, [r1, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80060e8:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80060ea:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 80060ec:	b952      	cbnz	r2, 8006104 <HAL_RTC_GetDate+0x36>
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80060ee:	f7ff ffc2 	bl	8006076 <RTC_Bcd2ToByte>
 80060f2:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80060f4:	4628      	mov	r0, r5
 80060f6:	f7ff ffbe 	bl	8006076 <RTC_Bcd2ToByte>
 80060fa:	7048      	strb	r0, [r1, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80060fc:	4620      	mov	r0, r4
 80060fe:	f7ff ffba 	bl	8006076 <RTC_Bcd2ToByte>
 8006102:	7088      	strb	r0, [r1, #2]
}
 8006104:	2000      	movs	r0, #0
 8006106:	bd38      	pop	{r3, r4, r5, pc}

08006108 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8006108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800610a:	460e      	mov	r6, r1
 800610c:	4614      	mov	r4, r2
 800610e:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006110:	f7fe fa9a 	bl	8004648 <HAL_GetTick>
 8006114:	4434      	add	r4, r6
 8006116:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8006118:	f7fe fa96 	bl	8004648 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800611c:	4b22      	ldr	r3, [pc, #136]	@ (80061a8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8006124:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8006126:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006128:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800612a:	682a      	ldr	r2, [r5, #0]
 800612c:	6890      	ldr	r0, [r2, #8]
 800612e:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 8006132:	d02d      	beq.n	8006190 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006134:	1c73      	adds	r3, r6, #1
 8006136:	d0f9      	beq.n	800612c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006138:	f7fe fa86 	bl	8004648 <HAL_GetTick>
 800613c:	1bc0      	subs	r0, r0, r7
 800613e:	42a0      	cmp	r0, r4
 8006140:	d328      	bcc.n	8006194 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006142:	682b      	ldr	r3, [r5, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800614a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800614c:	686a      	ldr	r2, [r5, #4]
 800614e:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006152:	d10a      	bne.n	800616a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 8006154:	68aa      	ldr	r2, [r5, #8]
 8006156:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800615a:	d002      	beq.n	8006162 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800615c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8006160:	d103      	bne.n	800616a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006168:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800616a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800616c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8006170:	d107      	bne.n	8006182 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006180:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006182:	2301      	movs	r3, #1
 8006184:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006188:	2300      	movs	r3, #0
 800618a:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800618e:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8006190:	b003      	add	sp, #12
 8006192:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8006194:	9a01      	ldr	r2, [sp, #4]
      count--;
 8006196:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8006198:	2a00      	cmp	r2, #0
      count--;
 800619a:	f103 33ff 	add.w	r3, r3, #4294967295
 800619e:	9301      	str	r3, [sp, #4]
 80061a0:	bf08      	it	eq
 80061a2:	4614      	moveq	r4, r2
 80061a4:	e7c1      	b.n	800612a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 80061a6:	bf00      	nop
 80061a8:	2000000c 	.word	0x2000000c

080061ac <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80061ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80061b0:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80061b2:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80061b4:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 80061b6:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80061ba:	4605      	mov	r5, r0
 80061bc:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80061be:	f7fe fa43 	bl	8004648 <HAL_GetTick>
 80061c2:	443c      	add	r4, r7
 80061c4:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80061c6:	f7fe fa3f 	bl	8004648 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80061ca:	4b29      	ldr	r3, [pc, #164]	@ (8006270 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80061cc:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2223      	movs	r2, #35	@ 0x23
 80061d4:	4353      	muls	r3, r2
 80061d6:	0d1b      	lsrs	r3, r3, #20
 80061d8:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 80061da:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80061dc:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80061de:	682a      	ldr	r2, [r5, #0]
 80061e0:	6890      	ldr	r0, [r2, #8]
 80061e2:	4030      	ands	r0, r6
 80061e4:	d038      	beq.n	8006258 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80061e6:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80061ea:	bf01      	itttt	eq
 80061ec:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 80061f0:	b2db      	uxtbeq	r3, r3
 80061f2:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80061f6:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 80061fa:	1c7b      	adds	r3, r7, #1
 80061fc:	d0f0      	beq.n	80061e0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061fe:	f7fe fa23 	bl	8004648 <HAL_GetTick>
 8006202:	eba0 0008 	sub.w	r0, r0, r8
 8006206:	42a0      	cmp	r0, r4
 8006208:	d329      	bcc.n	800625e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800620a:	682b      	ldr	r3, [r5, #0]
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006212:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006214:	686a      	ldr	r2, [r5, #4]
 8006216:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 800621a:	d10a      	bne.n	8006232 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 800621c:	68aa      	ldr	r2, [r5, #8]
 800621e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8006222:	d002      	beq.n	800622a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006224:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8006228:	d103      	bne.n	8006232 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006230:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006232:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8006234:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8006238:	d107      	bne.n	800624a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006248:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800624a:	2301      	movs	r3, #1
 800624c:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006250:	2300      	movs	r3, #0
 8006252:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006256:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8006258:	b003      	add	sp, #12
 800625a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 800625e:	9a01      	ldr	r2, [sp, #4]
      count--;
 8006260:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8006262:	2a00      	cmp	r2, #0
      count--;
 8006264:	f103 33ff 	add.w	r3, r3, #4294967295
 8006268:	9301      	str	r3, [sp, #4]
 800626a:	bf08      	it	eq
 800626c:	4614      	moveq	r4, r2
 800626e:	e7b6      	b.n	80061de <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8006270:	2000000c 	.word	0x2000000c

08006274 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006276:	6843      	ldr	r3, [r0, #4]
 8006278:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
{
 800627c:	4604      	mov	r4, r0
 800627e:	460e      	mov	r6, r1
 8006280:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006282:	d10b      	bne.n	800629c <SPI_EndRxTransaction+0x28>
 8006284:	6883      	ldr	r3, [r0, #8]
 8006286:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800628a:	d002      	beq.n	8006292 <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800628c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006290:	d104      	bne.n	800629c <SPI_EndRxTransaction+0x28>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006292:	6822      	ldr	r2, [r4, #0]
 8006294:	6813      	ldr	r3, [r2, #0]
 8006296:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800629a:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800629c:	463a      	mov	r2, r7
 800629e:	4631      	mov	r1, r6
 80062a0:	4620      	mov	r0, r4
 80062a2:	f7ff ff31 	bl	8006108 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80062a6:	4605      	mov	r5, r0
 80062a8:	b128      	cbz	r0, 80062b6 <SPI_EndRxTransaction+0x42>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062aa:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80062ac:	f043 0320 	orr.w	r3, r3, #32
 80062b0:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80062b2:	2503      	movs	r5, #3
 80062b4:	e013      	b.n	80062de <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062b6:	6863      	ldr	r3, [r4, #4]
 80062b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062bc:	d10f      	bne.n	80062de <SPI_EndRxTransaction+0x6a>
 80062be:	68a3      	ldr	r3, [r4, #8]
 80062c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062c4:	d002      	beq.n	80062cc <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ca:	d108      	bne.n	80062de <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062cc:	463b      	mov	r3, r7
 80062ce:	4632      	mov	r2, r6
 80062d0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80062d4:	4620      	mov	r0, r4
 80062d6:	f7ff ff69 	bl	80061ac <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80062da:	2800      	cmp	r0, #0
 80062dc:	d1e5      	bne.n	80062aa <SPI_EndRxTransaction+0x36>
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 80062de:	4628      	mov	r0, r5
 80062e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080062e2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062e2:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062e4:	4613      	mov	r3, r2
{
 80062e6:	460d      	mov	r5, r1
 80062e8:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062ea:	460a      	mov	r2, r1
 80062ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 80062f0:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062f2:	f7ff ff5b 	bl	80061ac <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80062f6:	b128      	cbz	r0, 8006304 <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062f8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80062fa:	f043 0320 	orr.w	r3, r3, #32
 80062fe:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006300:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8006302:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006304:	4632      	mov	r2, r6
 8006306:	4629      	mov	r1, r5
 8006308:	4620      	mov	r0, r4
 800630a:	f7ff fefd 	bl	8006108 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800630e:	2800      	cmp	r0, #0
 8006310:	d1f2      	bne.n	80062f8 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006312:	4633      	mov	r3, r6
 8006314:	462a      	mov	r2, r5
 8006316:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800631a:	4620      	mov	r0, r4
 800631c:	f7ff ff46 	bl	80061ac <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006320:	2800      	cmp	r0, #0
 8006322:	d0ee      	beq.n	8006302 <SPI_EndRxTxTransaction+0x20>
 8006324:	e7e8      	b.n	80062f8 <SPI_EndRxTxTransaction+0x16>

08006326 <HAL_SPI_Init>:
{
 8006326:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8006328:	4604      	mov	r4, r0
 800632a:	2800      	cmp	r0, #0
 800632c:	d067      	beq.n	80063fe <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800632e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8006330:	2b00      	cmp	r3, #0
 8006332:	d15d      	bne.n	80063f0 <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006334:	6842      	ldr	r2, [r0, #4]
 8006336:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 800633a:	d000      	beq.n	800633e <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800633c:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800633e:	2300      	movs	r3, #0
 8006340:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006342:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006346:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800634a:	b923      	cbnz	r3, 8006356 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 800634c:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8006350:	4620      	mov	r0, r4
 8006352:	f7fd feab 	bl	80040ac <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8006356:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006358:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800635a:	2302      	movs	r3, #2
 800635c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8006360:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006362:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8006366:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800636a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800636c:	f04f 0300 	mov.w	r3, #0
 8006370:	d942      	bls.n	80063f8 <HAL_SPI_Init+0xd2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006372:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006374:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006378:	bf18      	it	ne
 800637a:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800637c:	68a6      	ldr	r6, [r4, #8]
 800637e:	6863      	ldr	r3, [r4, #4]
 8006380:	69a1      	ldr	r1, [r4, #24]
 8006382:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8006386:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 800638a:	4333      	orrs	r3, r6
 800638c:	6926      	ldr	r6, [r4, #16]
 800638e:	f006 0602 	and.w	r6, r6, #2
 8006392:	4333      	orrs	r3, r6
 8006394:	6966      	ldr	r6, [r4, #20]
 8006396:	f006 0601 	and.w	r6, r6, #1
 800639a:	4333      	orrs	r3, r6
 800639c:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 80063a0:	4333      	orrs	r3, r6
 80063a2:	69e6      	ldr	r6, [r4, #28]
 80063a4:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 80063a8:	4333      	orrs	r3, r6
 80063aa:	6a26      	ldr	r6, [r4, #32]
 80063ac:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 80063b0:	4333      	orrs	r3, r6
 80063b2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80063b4:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 80063b8:	4333      	orrs	r3, r6
 80063ba:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80063bc:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 80063be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80063c0:	f006 0608 	and.w	r6, r6, #8
 80063c4:	f003 0310 	and.w	r3, r3, #16
 80063c8:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 80063cc:	4333      	orrs	r3, r6
 80063ce:	0c09      	lsrs	r1, r1, #16
 80063d0:	4303      	orrs	r3, r0
 80063d2:	f001 0104 	and.w	r1, r1, #4
 80063d6:	430b      	orrs	r3, r1
 80063d8:	432b      	orrs	r3, r5
 80063da:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063dc:	69d3      	ldr	r3, [r2, #28]
 80063de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063e2:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063e4:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80063e6:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063e8:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80063ea:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 80063ee:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063f0:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063f6:	e7a2      	b.n	800633e <HAL_SPI_Init+0x18>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80063f8:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 80063fc:	e7bc      	b.n	8006378 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 80063fe:	2001      	movs	r0, #1
 8006400:	e7f5      	b.n	80063ee <HAL_SPI_Init+0xc8>

08006402 <HAL_SPI_Transmit>:
{
 8006402:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006406:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8006408:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 800640c:	2b01      	cmp	r3, #1
{
 800640e:	4604      	mov	r4, r0
 8006410:	460d      	mov	r5, r1
 8006412:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8006414:	f000 80bc 	beq.w	8006590 <HAL_SPI_Transmit+0x18e>
 8006418:	2301      	movs	r3, #1
 800641a:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 800641e:	f7fe f913 	bl	8004648 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006422:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006426:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8006428:	4682      	mov	sl, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800642a:	fa5f f983 	uxtb.w	r9, r3
 800642e:	f040 80ac 	bne.w	800658a <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 8006432:	2d00      	cmp	r5, #0
 8006434:	d069      	beq.n	800650a <HAL_SPI_Transmit+0x108>
 8006436:	f1b8 0f00 	cmp.w	r8, #0
 800643a:	d066      	beq.n	800650a <HAL_SPI_Transmit+0x108>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800643c:	2303      	movs	r3, #3
 800643e:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006442:	2300      	movs	r3, #0
 8006444:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8006446:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 800644a:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800644e:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006450:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006454:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006458:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800645a:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800645c:	63a5      	str	r5, [r4, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800645e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->TxXferSize  = Size;
 8006462:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006466:	d107      	bne.n	8006478 <HAL_SPI_Transmit+0x76>
    __HAL_SPI_DISABLE(hspi);
 8006468:	6833      	ldr	r3, [r6, #0]
 800646a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800646e:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8006470:	6833      	ldr	r3, [r6, #0]
 8006472:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006476:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006478:	6833      	ldr	r3, [r6, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800647a:	6862      	ldr	r2, [r4, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800647c:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800647e:	bf5e      	ittt	pl
 8006480:	6833      	ldrpl	r3, [r6, #0]
 8006482:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8006486:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006488:	68e3      	ldr	r3, [r4, #12]
 800648a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800648e:	d943      	bls.n	8006518 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006490:	b112      	cbz	r2, 8006498 <HAL_SPI_Transmit+0x96>
 8006492:	f1b8 0f01 	cmp.w	r8, #1
 8006496:	d107      	bne.n	80064a8 <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006498:	f835 3b02 	ldrh.w	r3, [r5], #2
 800649c:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800649e:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80064a0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80064a2:	3b01      	subs	r3, #1
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80064a8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	b9b3      	cbnz	r3, 80064dc <HAL_SPI_Transmit+0xda>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064ae:	4652      	mov	r2, sl
 80064b0:	4639      	mov	r1, r7
 80064b2:	4620      	mov	r0, r4
 80064b4:	f7ff ff15 	bl	80062e2 <SPI_EndRxTxTransaction>
 80064b8:	2800      	cmp	r0, #0
 80064ba:	d163      	bne.n	8006584 <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064bc:	68a3      	ldr	r3, [r4, #8]
 80064be:	b933      	cbnz	r3, 80064ce <HAL_SPI_Transmit+0xcc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064c0:	9301      	str	r3, [sp, #4]
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	68da      	ldr	r2, [r3, #12]
 80064c6:	9201      	str	r2, [sp, #4]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	9301      	str	r3, [sp, #4]
 80064cc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064ce:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80064d0:	b9db      	cbnz	r3, 800650a <HAL_SPI_Transmit+0x108>
    hspi->State = HAL_SPI_STATE_READY;
 80064d2:	2201      	movs	r2, #1
 80064d4:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 80064d8:	4699      	mov	r9, r3
 80064da:	e016      	b.n	800650a <HAL_SPI_Transmit+0x108>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064dc:	6822      	ldr	r2, [r4, #0]
 80064de:	6893      	ldr	r3, [r2, #8]
 80064e0:	079d      	lsls	r5, r3, #30
 80064e2:	d505      	bpl.n	80064f0 <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064e4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80064e6:	f833 1b02 	ldrh.w	r1, [r3], #2
 80064ea:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064ec:	63a3      	str	r3, [r4, #56]	@ 0x38
 80064ee:	e7d7      	b.n	80064a0 <HAL_SPI_Transmit+0x9e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064f0:	f7fe f8aa 	bl	8004648 <HAL_GetTick>
 80064f4:	eba0 000a 	sub.w	r0, r0, sl
 80064f8:	42b8      	cmp	r0, r7
 80064fa:	d3d5      	bcc.n	80064a8 <HAL_SPI_Transmit+0xa6>
 80064fc:	1c78      	adds	r0, r7, #1
 80064fe:	d0d3      	beq.n	80064a8 <HAL_SPI_Transmit+0xa6>
          hspi->State = HAL_SPI_STATE_READY;
 8006500:	2301      	movs	r3, #1
 8006502:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006506:	f04f 0903 	mov.w	r9, #3
  __HAL_UNLOCK(hspi);
 800650a:	2300      	movs	r3, #0
 800650c:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006510:	4648      	mov	r0, r9
 8006512:	b002      	add	sp, #8
 8006514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006518:	b112      	cbz	r2, 8006520 <HAL_SPI_Transmit+0x11e>
 800651a:	f1b8 0f01 	cmp.w	r8, #1
 800651e:	d113      	bne.n	8006548 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 8006520:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006522:	b29b      	uxth	r3, r3
 8006524:	2b01      	cmp	r3, #1
 8006526:	d906      	bls.n	8006536 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006528:	f835 3b02 	ldrh.w	r3, [r5], #2
 800652c:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800652e:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006530:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006532:	3b02      	subs	r3, #2
 8006534:	e006      	b.n	8006544 <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006536:	782b      	ldrb	r3, [r5, #0]
 8006538:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 800653a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800653c:	3301      	adds	r3, #1
 800653e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006540:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006542:	3b01      	subs	r3, #1
 8006544:	b29b      	uxth	r3, r3
 8006546:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006548:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800654a:	b29b      	uxth	r3, r3
 800654c:	2b00      	cmp	r3, #0
 800654e:	d0ae      	beq.n	80064ae <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006550:	6822      	ldr	r2, [r4, #0]
 8006552:	6893      	ldr	r3, [r2, #8]
 8006554:	0799      	lsls	r1, r3, #30
 8006556:	d50c      	bpl.n	8006572 <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8006558:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800655a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 800655c:	b289      	uxth	r1, r1
 800655e:	2901      	cmp	r1, #1
 8006560:	d904      	bls.n	800656c <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006562:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006566:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006568:	63a3      	str	r3, [r4, #56]	@ 0x38
 800656a:	e7e1      	b.n	8006530 <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800656c:	781b      	ldrb	r3, [r3, #0]
 800656e:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006570:	e7e3      	b.n	800653a <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006572:	f7fe f869 	bl	8004648 <HAL_GetTick>
 8006576:	eba0 000a 	sub.w	r0, r0, sl
 800657a:	42b8      	cmp	r0, r7
 800657c:	d3e4      	bcc.n	8006548 <HAL_SPI_Transmit+0x146>
 800657e:	1c7b      	adds	r3, r7, #1
 8006580:	d0e2      	beq.n	8006548 <HAL_SPI_Transmit+0x146>
 8006582:	e7bd      	b.n	8006500 <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006584:	2320      	movs	r3, #32
 8006586:	6623      	str	r3, [r4, #96]	@ 0x60
 8006588:	e798      	b.n	80064bc <HAL_SPI_Transmit+0xba>
    errorcode = HAL_BUSY;
 800658a:	f04f 0902 	mov.w	r9, #2
 800658e:	e7bc      	b.n	800650a <HAL_SPI_Transmit+0x108>
  __HAL_LOCK(hspi);
 8006590:	f04f 0902 	mov.w	r9, #2
 8006594:	e7bc      	b.n	8006510 <HAL_SPI_Transmit+0x10e>

08006596 <HAL_SPI_TransmitReceive>:
{
 8006596:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800659a:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800659c:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
{
 80065a0:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 80065a2:	2b01      	cmp	r3, #1
{
 80065a4:	4604      	mov	r4, r0
 80065a6:	460d      	mov	r5, r1
 80065a8:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 80065aa:	f000 8122 	beq.w	80067f2 <HAL_SPI_TransmitReceive+0x25c>
 80065ae:	2301      	movs	r3, #1
 80065b0:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 80065b4:	f7fe f848 	bl	8004648 <HAL_GetTick>
  tmp_state           = hspi->State;
 80065b8:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 80065bc:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065be:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 80065c0:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80065c2:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065c4:	d00a      	beq.n	80065dc <HAL_SPI_TransmitReceive+0x46>
 80065c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065ca:	f040 8110 	bne.w	80067ee <HAL_SPI_TransmitReceive+0x258>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80065ce:	68a2      	ldr	r2, [r4, #8]
 80065d0:	2a00      	cmp	r2, #0
 80065d2:	f040 810c 	bne.w	80067ee <HAL_SPI_TransmitReceive+0x258>
 80065d6:	2904      	cmp	r1, #4
 80065d8:	f040 8109 	bne.w	80067ee <HAL_SPI_TransmitReceive+0x258>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065dc:	b92d      	cbnz	r5, 80065ea <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 80065de:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 80065e0:	2300      	movs	r3, #0
 80065e2:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 80065e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065ea:	f1b9 0f00 	cmp.w	r9, #0
 80065ee:	d0f6      	beq.n	80065de <HAL_SPI_TransmitReceive+0x48>
 80065f0:	2e00      	cmp	r6, #0
 80065f2:	d0f4      	beq.n	80065de <HAL_SPI_TransmitReceive+0x48>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065f4:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80065f8:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065fa:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065fc:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006600:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006602:	bf1c      	itt	ne
 8006604:	2205      	movne	r2, #5
 8006606:	f884 205d 	strbne.w	r2, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800660a:	2200      	movs	r2, #0
 800660c:	6622      	str	r2, [r4, #96]	@ 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800660e:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  hspi->RxXferCount = Size;
 8006612:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->TxXferCount = Size;
 8006616:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006618:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->RxXferSize  = Size;
 800661c:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006620:	684a      	ldr	r2, [r1, #4]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006622:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006624:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006626:	d801      	bhi.n	800662c <HAL_SPI_TransmitReceive+0x96>
 8006628:	2e01      	cmp	r6, #1
 800662a:	d02e      	beq.n	800668a <HAL_SPI_TransmitReceive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800662c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006630:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006632:	680a      	ldr	r2, [r1, #0]
 8006634:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8006636:	bf5e      	ittt	pl
 8006638:	680a      	ldrpl	r2, [r1, #0]
 800663a:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 800663e:	600a      	strpl	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006640:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 8006644:	d957      	bls.n	80066f6 <HAL_SPI_TransmitReceive+0x160>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006646:	b10b      	cbz	r3, 800664c <HAL_SPI_TransmitReceive+0xb6>
 8006648:	2e01      	cmp	r6, #1
 800664a:	d107      	bne.n	800665c <HAL_SPI_TransmitReceive+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800664c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006650:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 8006652:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006654:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8006656:	3b01      	subs	r3, #1
 8006658:	b29b      	uxth	r3, r3
 800665a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 800665c:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800665e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006660:	b29b      	uxth	r3, r3
 8006662:	b9ab      	cbnz	r3, 8006690 <HAL_SPI_TransmitReceive+0xfa>
 8006664:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006668:	b29b      	uxth	r3, r3
 800666a:	b98b      	cbnz	r3, 8006690 <HAL_SPI_TransmitReceive+0xfa>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800666c:	4642      	mov	r2, r8
 800666e:	4639      	mov	r1, r7
 8006670:	4620      	mov	r0, r4
 8006672:	f7ff fe36 	bl	80062e2 <SPI_EndRxTxTransaction>
 8006676:	2800      	cmp	r0, #0
 8006678:	f040 80b5 	bne.w	80067e6 <HAL_SPI_TransmitReceive+0x250>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800667c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1ad      	bne.n	80065de <HAL_SPI_TransmitReceive+0x48>
    hspi->State = HAL_SPI_STATE_READY;
 8006682:	2301      	movs	r3, #1
 8006684:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
 8006688:	e7aa      	b.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800668a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800668e:	e7cf      	b.n	8006630 <HAL_SPI_TransmitReceive+0x9a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006690:	6821      	ldr	r1, [r4, #0]
 8006692:	688b      	ldr	r3, [r1, #8]
 8006694:	079e      	lsls	r6, r3, #30
 8006696:	d50d      	bpl.n	80066b4 <HAL_SPI_TransmitReceive+0x11e>
 8006698:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800669a:	b29b      	uxth	r3, r3
 800669c:	b153      	cbz	r3, 80066b4 <HAL_SPI_TransmitReceive+0x11e>
 800669e:	b145      	cbz	r5, 80066b2 <HAL_SPI_TransmitReceive+0x11c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066a0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80066a2:	f833 2b02 	ldrh.w	r2, [r3], #2
 80066a6:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066a8:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80066aa:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80066ac:	3b01      	subs	r3, #1
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 80066b2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066b4:	688a      	ldr	r2, [r1, #8]
 80066b6:	f012 0201 	ands.w	r2, r2, #1
 80066ba:	d00f      	beq.n	80066dc <HAL_SPI_TransmitReceive+0x146>
 80066bc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	b15b      	cbz	r3, 80066dc <HAL_SPI_TransmitReceive+0x146>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80066c6:	68c9      	ldr	r1, [r1, #12]
 80066c8:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066cc:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80066ce:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80066d2:	3b01      	subs	r3, #1
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 80066da:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066dc:	f7fd ffb4 	bl	8004648 <HAL_GetTick>
 80066e0:	eba0 0008 	sub.w	r0, r0, r8
 80066e4:	42b8      	cmp	r0, r7
 80066e6:	d3ba      	bcc.n	800665e <HAL_SPI_TransmitReceive+0xc8>
 80066e8:	1c78      	adds	r0, r7, #1
 80066ea:	d0b8      	beq.n	800665e <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 80066ec:	2301      	movs	r3, #1
 80066ee:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        errorcode = HAL_TIMEOUT;
 80066f2:	2003      	movs	r0, #3
 80066f4:	e774      	b.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066f6:	b10b      	cbz	r3, 80066fc <HAL_SPI_TransmitReceive+0x166>
 80066f8:	2e01      	cmp	r6, #1
 80066fa:	d10b      	bne.n	8006714 <HAL_SPI_TransmitReceive+0x17e>
      if (hspi->TxXferCount > 1U)
 80066fc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80066fe:	b29b      	uxth	r3, r3
 8006700:	2b01      	cmp	r3, #1
 8006702:	d909      	bls.n	8006718 <HAL_SPI_TransmitReceive+0x182>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006704:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006708:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount -= 2U;
 800670a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800670c:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800670e:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8006710:	b29b      	uxth	r3, r3
 8006712:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006714:	2501      	movs	r5, #1
 8006716:	e048      	b.n	80067aa <HAL_SPI_TransmitReceive+0x214>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006718:	782b      	ldrb	r3, [r5, #0]
 800671a:	730b      	strb	r3, [r1, #12]
        hspi->pTxBuffPtr++;
 800671c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800671e:	3301      	adds	r3, #1
 8006720:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006722:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006724:	3b01      	subs	r3, #1
 8006726:	e7f3      	b.n	8006710 <HAL_SPI_TransmitReceive+0x17a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006728:	6822      	ldr	r2, [r4, #0]
 800672a:	6893      	ldr	r3, [r2, #8]
 800672c:	0799      	lsls	r1, r3, #30
 800672e:	d511      	bpl.n	8006754 <HAL_SPI_TransmitReceive+0x1be>
 8006730:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006732:	b29b      	uxth	r3, r3
 8006734:	b173      	cbz	r3, 8006754 <HAL_SPI_TransmitReceive+0x1be>
 8006736:	b165      	cbz	r5, 8006752 <HAL_SPI_TransmitReceive+0x1bc>
        if (hspi->TxXferCount > 1U)
 8006738:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800673a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 800673c:	b289      	uxth	r1, r1
 800673e:	2901      	cmp	r1, #1
 8006740:	d93d      	bls.n	80067be <HAL_SPI_TransmitReceive+0x228>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006742:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006746:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006748:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800674a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800674c:	3b02      	subs	r3, #2
 800674e:	b29b      	uxth	r3, r3
 8006750:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006752:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006754:	6822      	ldr	r2, [r4, #0]
 8006756:	6891      	ldr	r1, [r2, #8]
 8006758:	f011 0101 	ands.w	r1, r1, #1
 800675c:	d01d      	beq.n	800679a <HAL_SPI_TransmitReceive+0x204>
 800675e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006762:	b29b      	uxth	r3, r3
 8006764:	b1cb      	cbz	r3, 800679a <HAL_SPI_TransmitReceive+0x204>
        if (hspi->RxXferCount > 1U)
 8006766:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800676a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 800676c:	b280      	uxth	r0, r0
 800676e:	2801      	cmp	r0, #1
 8006770:	d92d      	bls.n	80067ce <HAL_SPI_TransmitReceive+0x238>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006772:	68d0      	ldr	r0, [r2, #12]
 8006774:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006778:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800677a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800677e:	3b02      	subs	r3, #2
 8006780:	b29b      	uxth	r3, r3
 8006782:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006786:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800678a:	b29b      	uxth	r3, r3
 800678c:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800678e:	bf9e      	ittt	ls
 8006790:	6853      	ldrls	r3, [r2, #4]
 8006792:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 8006796:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 8006798:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800679a:	f7fd ff55 	bl	8004648 <HAL_GetTick>
 800679e:	eba0 0008 	sub.w	r0, r0, r8
 80067a2:	42b8      	cmp	r0, r7
 80067a4:	d301      	bcc.n	80067aa <HAL_SPI_TransmitReceive+0x214>
 80067a6:	1c7b      	adds	r3, r7, #1
 80067a8:	d1a0      	bne.n	80066ec <HAL_SPI_TransmitReceive+0x156>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067aa:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1ba      	bne.n	8006728 <HAL_SPI_TransmitReceive+0x192>
 80067b2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d1b5      	bne.n	8006728 <HAL_SPI_TransmitReceive+0x192>
 80067bc:	e756      	b.n	800666c <HAL_SPI_TransmitReceive+0xd6>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80067c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80067c4:	3301      	adds	r3, #1
 80067c6:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80067c8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80067ca:	3b01      	subs	r3, #1
 80067cc:	e7bf      	b.n	800674e <HAL_SPI_TransmitReceive+0x1b8>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067ce:	7b12      	ldrb	r2, [r2, #12]
 80067d0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80067d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80067d4:	3301      	adds	r3, #1
 80067d6:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 80067d8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80067dc:	3b01      	subs	r3, #1
 80067de:	b29b      	uxth	r3, r3
 80067e0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 80067e4:	e7d8      	b.n	8006798 <HAL_SPI_TransmitReceive+0x202>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067e6:	2320      	movs	r3, #32
 80067e8:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80067ea:	2001      	movs	r0, #1
 80067ec:	e746      	b.n	800667c <HAL_SPI_TransmitReceive+0xe6>
    errorcode = HAL_BUSY;
 80067ee:	2002      	movs	r0, #2
 80067f0:	e6f6      	b.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
  __HAL_LOCK(hspi);
 80067f2:	2002      	movs	r0, #2
 80067f4:	e6f7      	b.n	80065e6 <HAL_SPI_TransmitReceive+0x50>

080067f6 <HAL_SPI_Receive>:
{
 80067f6:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80067fa:	461f      	mov	r7, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 80067fc:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 8006800:	2b01      	cmp	r3, #1
{
 8006802:	4604      	mov	r4, r0
 8006804:	468a      	mov	sl, r1
 8006806:	4690      	mov	r8, r2
  if (hspi->State != HAL_SPI_STATE_READY)
 8006808:	b2de      	uxtb	r6, r3
 800680a:	f040 80a7 	bne.w	800695c <HAL_SPI_Receive+0x166>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800680e:	6843      	ldr	r3, [r0, #4]
 8006810:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006814:	d10e      	bne.n	8006834 <HAL_SPI_Receive+0x3e>
 8006816:	6883      	ldr	r3, [r0, #8]
 8006818:	b963      	cbnz	r3, 8006834 <HAL_SPI_Receive+0x3e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800681a:	2304      	movs	r3, #4
 800681c:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006820:	4613      	mov	r3, r2
 8006822:	9700      	str	r7, [sp, #0]
 8006824:	460a      	mov	r2, r1
 8006826:	f7ff feb6 	bl	8006596 <HAL_SPI_TransmitReceive>
 800682a:	4606      	mov	r6, r0
}
 800682c:	4630      	mov	r0, r6
 800682e:	b002      	add	sp, #8
 8006830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 8006834:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8006838:	2b01      	cmp	r3, #1
 800683a:	f000 8091 	beq.w	8006960 <HAL_SPI_Receive+0x16a>
 800683e:	2301      	movs	r3, #1
 8006840:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006844:	f7fd ff00 	bl	8004648 <HAL_GetTick>
 8006848:	4681      	mov	r9, r0
  if ((pData == NULL) || (Size == 0U))
 800684a:	f1ba 0f00 	cmp.w	sl, #0
 800684e:	d075      	beq.n	800693c <HAL_SPI_Receive+0x146>
 8006850:	f1b8 0f00 	cmp.w	r8, #0
 8006854:	d072      	beq.n	800693c <HAL_SPI_Receive+0x146>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006856:	2500      	movs	r5, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006858:	2304      	movs	r3, #4
 800685a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->TxISR       = NULL;
 800685e:	e9c4 5513 	strd	r5, r5, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006862:	6625      	str	r5, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006864:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006866:	f8a4 8046 	strh.w	r8, [r4, #70]	@ 0x46
  hspi->TxXferSize  = 0U;
 800686a:	87a5      	strh	r5, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800686c:	87e5      	strh	r5, [r4, #62]	@ 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800686e:	6825      	ldr	r5, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006870:	68e2      	ldr	r2, [r4, #12]
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006872:	686b      	ldr	r3, [r5, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006874:	f8c4 a040 	str.w	sl, [r4, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006878:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800687c:	bf8c      	ite	hi
 800687e:	f423 5380 	bichi.w	r3, r3, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006882:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
  hspi->RxXferSize  = Size;
 8006886:	f8a4 8044 	strh.w	r8, [r4, #68]	@ 0x44
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800688a:	606b      	str	r3, [r5, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800688c:	68a3      	ldr	r3, [r4, #8]
 800688e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006892:	d107      	bne.n	80068a4 <HAL_SPI_Receive+0xae>
    __HAL_SPI_DISABLE(hspi);
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800689a:	602b      	str	r3, [r5, #0]
    SPI_1LINE_RX(hspi);
 800689c:	682b      	ldr	r3, [r5, #0]
 800689e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068a2:	602b      	str	r3, [r5, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80068a8:	bf5e      	ittt	pl
 80068aa:	682b      	ldrpl	r3, [r5, #0]
 80068ac:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 80068b0:	602b      	strpl	r3, [r5, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80068b2:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 80068b6:	d923      	bls.n	8006900 <HAL_SPI_Receive+0x10a>
    while (hspi->RxXferCount > 0U)
 80068b8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80068bc:	b29b      	uxth	r3, r3
 80068be:	b323      	cbz	r3, 800690a <HAL_SPI_Receive+0x114>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	07d2      	lsls	r2, r2, #31
 80068c6:	d53d      	bpl.n	8006944 <HAL_SPI_Receive+0x14e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80068cc:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068d0:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80068d2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80068d6:	3b01      	subs	r3, #1
 80068d8:	b29b      	uxth	r3, r3
 80068da:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 80068de:	e7eb      	b.n	80068b8 <HAL_SPI_Receive+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	07d0      	lsls	r0, r2, #31
 80068e6:	d51d      	bpl.n	8006924 <HAL_SPI_Receive+0x12e>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068e8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80068ea:	7b1b      	ldrb	r3, [r3, #12]
 80068ec:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80068ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80068f0:	3301      	adds	r3, #1
 80068f2:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80068f4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80068f8:	3b01      	subs	r3, #1
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    while (hspi->RxXferCount > 0U)
 8006900:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006904:	b29b      	uxth	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1ea      	bne.n	80068e0 <HAL_SPI_Receive+0xea>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800690a:	464a      	mov	r2, r9
 800690c:	4639      	mov	r1, r7
 800690e:	4620      	mov	r0, r4
 8006910:	f7ff fcb0 	bl	8006274 <SPI_EndRxTransaction>
 8006914:	b9f8      	cbnz	r0, 8006956 <HAL_SPI_Receive+0x160>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006916:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006918:	b983      	cbnz	r3, 800693c <HAL_SPI_Receive+0x146>
    hspi->State = HAL_SPI_STATE_READY;
 800691a:	2201      	movs	r2, #1
 800691c:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006920:	461e      	mov	r6, r3
 8006922:	e00b      	b.n	800693c <HAL_SPI_Receive+0x146>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006924:	f7fd fe90 	bl	8004648 <HAL_GetTick>
 8006928:	eba0 0009 	sub.w	r0, r0, r9
 800692c:	42b8      	cmp	r0, r7
 800692e:	d3e7      	bcc.n	8006900 <HAL_SPI_Receive+0x10a>
 8006930:	1c79      	adds	r1, r7, #1
 8006932:	d0e5      	beq.n	8006900 <HAL_SPI_Receive+0x10a>
          hspi->State = HAL_SPI_STATE_READY;
 8006934:	2301      	movs	r3, #1
 8006936:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 800693a:	2603      	movs	r6, #3
  __HAL_UNLOCK(hspi);
 800693c:	2300      	movs	r3, #0
 800693e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return errorcode;
 8006942:	e773      	b.n	800682c <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006944:	f7fd fe80 	bl	8004648 <HAL_GetTick>
 8006948:	eba0 0009 	sub.w	r0, r0, r9
 800694c:	42b8      	cmp	r0, r7
 800694e:	d3b3      	bcc.n	80068b8 <HAL_SPI_Receive+0xc2>
 8006950:	1c7b      	adds	r3, r7, #1
 8006952:	d0b1      	beq.n	80068b8 <HAL_SPI_Receive+0xc2>
 8006954:	e7ee      	b.n	8006934 <HAL_SPI_Receive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006956:	2320      	movs	r3, #32
 8006958:	6623      	str	r3, [r4, #96]	@ 0x60
 800695a:	e7dc      	b.n	8006916 <HAL_SPI_Receive+0x120>
    errorcode = HAL_BUSY;
 800695c:	2602      	movs	r6, #2
 800695e:	e7ed      	b.n	800693c <HAL_SPI_Receive+0x146>
  __HAL_LOCK(hspi);
 8006960:	2602      	movs	r6, #2
 8006962:	e763      	b.n	800682c <HAL_SPI_Receive+0x36>

08006964 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006964:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006968:	2b01      	cmp	r3, #1
 800696a:	d12b      	bne.n	80069c4 <HAL_TIM_Base_Start_IT+0x60>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800696c:	2302      	movs	r3, #2
 800696e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006972:	6803      	ldr	r3, [r0, #0]
 8006974:	68da      	ldr	r2, [r3, #12]
 8006976:	f042 0201 	orr.w	r2, r2, #1
 800697a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800697c:	4a12      	ldr	r2, [pc, #72]	@ (80069c8 <HAL_TIM_Base_Start_IT+0x64>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d012      	beq.n	80069a8 <HAL_TIM_Base_Start_IT+0x44>
 8006982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006986:	d00f      	beq.n	80069a8 <HAL_TIM_Base_Start_IT+0x44>
 8006988:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800698c:	4293      	cmp	r3, r2
 800698e:	d00b      	beq.n	80069a8 <HAL_TIM_Base_Start_IT+0x44>
 8006990:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006994:	4293      	cmp	r3, r2
 8006996:	d007      	beq.n	80069a8 <HAL_TIM_Base_Start_IT+0x44>
 8006998:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 800699c:	4293      	cmp	r3, r2
 800699e:	d003      	beq.n	80069a8 <HAL_TIM_Base_Start_IT+0x44>
 80069a0:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d107      	bne.n	80069b8 <HAL_TIM_Base_Start_IT+0x54>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069a8:	6899      	ldr	r1, [r3, #8]
 80069aa:	4a08      	ldr	r2, [pc, #32]	@ (80069cc <HAL_TIM_Base_Start_IT+0x68>)
 80069ac:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069ae:	2a06      	cmp	r2, #6
 80069b0:	d006      	beq.n	80069c0 <HAL_TIM_Base_Start_IT+0x5c>
 80069b2:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80069b6:	d003      	beq.n	80069c0 <HAL_TIM_Base_Start_IT+0x5c>
    {
      __HAL_TIM_ENABLE(htim);
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	f042 0201 	orr.w	r2, r2, #1
 80069be:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80069c0:	2000      	movs	r0, #0
 80069c2:	4770      	bx	lr
    return HAL_ERROR;
 80069c4:	2001      	movs	r0, #1
}
 80069c6:	4770      	bx	lr
 80069c8:	40012c00 	.word	0x40012c00
 80069cc:	00010007 	.word	0x00010007

080069d0 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80069d0:	4770      	bx	lr

080069d2 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80069d2:	4770      	bx	lr

080069d4 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80069d4:	4770      	bx	lr

080069d6 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80069d6:	4770      	bx	lr

080069d8 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 80069d8:	6803      	ldr	r3, [r0, #0]
{
 80069da:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80069dc:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069de:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069e0:	07b2      	lsls	r2, r6, #30
{
 80069e2:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069e4:	d50d      	bpl.n	8006a02 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80069e6:	07a9      	lsls	r1, r5, #30
 80069e8:	d50b      	bpl.n	8006a02 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80069ea:	f06f 0202 	mvn.w	r2, #2
 80069ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069f0:	2201      	movs	r2, #1
 80069f2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	079a      	lsls	r2, r3, #30
 80069f8:	d074      	beq.n	8006ae4 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80069fa:	f7ff ffea 	bl	80069d2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069fe:	2300      	movs	r3, #0
 8006a00:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a02:	0773      	lsls	r3, r6, #29
 8006a04:	d510      	bpl.n	8006a28 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a06:	0768      	lsls	r0, r5, #29
 8006a08:	d50e      	bpl.n	8006a28 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	f06f 0204 	mvn.w	r2, #4
 8006a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a12:	2202      	movs	r2, #2
 8006a14:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a16:	699b      	ldr	r3, [r3, #24]
 8006a18:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006a1c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a1e:	d067      	beq.n	8006af0 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8006a20:	f7ff ffd7 	bl	80069d2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a24:	2300      	movs	r3, #0
 8006a26:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a28:	0731      	lsls	r1, r6, #28
 8006a2a:	d50f      	bpl.n	8006a4c <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a2c:	072a      	lsls	r2, r5, #28
 8006a2e:	d50d      	bpl.n	8006a4c <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	f06f 0208 	mvn.w	r2, #8
 8006a36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a38:	2204      	movs	r2, #4
 8006a3a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8006a40:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a42:	d05b      	beq.n	8006afc <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8006a44:	f7ff ffc5 	bl	80069d2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a4c:	06f0      	lsls	r0, r6, #27
 8006a4e:	d510      	bpl.n	8006a72 <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a50:	06e9      	lsls	r1, r5, #27
 8006a52:	d50e      	bpl.n	8006a72 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	f06f 0210 	mvn.w	r2, #16
 8006a5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a60:	69db      	ldr	r3, [r3, #28]
 8006a62:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006a66:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a68:	d04e      	beq.n	8006b08 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8006a6a:	f7ff ffb2 	bl	80069d2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a72:	07f2      	lsls	r2, r6, #31
 8006a74:	d508      	bpl.n	8006a88 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a76:	07eb      	lsls	r3, r5, #31
 8006a78:	d506      	bpl.n	8006a88 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	f06f 0201 	mvn.w	r2, #1
 8006a80:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a82:	4620      	mov	r0, r4
 8006a84:	f7fc fb66 	bl	8003154 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006a88:	0630      	lsls	r0, r6, #24
 8006a8a:	d508      	bpl.n	8006a9e <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a8c:	0629      	lsls	r1, r5, #24
 8006a8e:	d506      	bpl.n	8006a9e <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006a96:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 f9b8 	bl	8006e0e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006a9e:	05f2      	lsls	r2, r6, #23
 8006aa0:	d508      	bpl.n	8006ab4 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006aa2:	062b      	lsls	r3, r5, #24
 8006aa4:	d506      	bpl.n	8006ab4 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006aa6:	6823      	ldr	r3, [r4, #0]
 8006aa8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006aac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006aae:	4620      	mov	r0, r4
 8006ab0:	f000 f9ae 	bl	8006e10 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ab4:	0670      	lsls	r0, r6, #25
 8006ab6:	d508      	bpl.n	8006aca <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006ab8:	0669      	lsls	r1, r5, #25
 8006aba:	d506      	bpl.n	8006aca <HAL_TIM_IRQHandler+0xf2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006abc:	6823      	ldr	r3, [r4, #0]
 8006abe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ac2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f7ff ff86 	bl	80069d6 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006aca:	06b2      	lsls	r2, r6, #26
 8006acc:	d522      	bpl.n	8006b14 <HAL_TIM_IRQHandler+0x13c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ace:	06ab      	lsls	r3, r5, #26
 8006ad0:	d520      	bpl.n	8006b14 <HAL_TIM_IRQHandler+0x13c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ad2:	6823      	ldr	r3, [r4, #0]
 8006ad4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8006ad8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ada:	611a      	str	r2, [r3, #16]
}
 8006adc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8006ae0:	f000 b994 	b.w	8006e0c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae4:	f7ff ff74 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ae8:	4620      	mov	r0, r4
 8006aea:	f7ff ff73 	bl	80069d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006aee:	e786      	b.n	80069fe <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af0:	f7ff ff6e 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006af4:	4620      	mov	r0, r4
 8006af6:	f7ff ff6d 	bl	80069d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006afa:	e793      	b.n	8006a24 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006afc:	f7ff ff68 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b00:	4620      	mov	r0, r4
 8006b02:	f7ff ff67 	bl	80069d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006b06:	e79f      	b.n	8006a48 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b08:	f7ff ff62 	bl	80069d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b0c:	4620      	mov	r0, r4
 8006b0e:	f7ff ff61 	bl	80069d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8006b12:	e7ac      	b.n	8006a6e <HAL_TIM_IRQHandler+0x96>
}
 8006b14:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b18 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b18:	4a2f      	ldr	r2, [pc, #188]	@ (8006bd8 <TIM_Base_SetConfig+0xc0>)
  tmpcr1 = TIMx->CR1;
 8006b1a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b1c:	4290      	cmp	r0, r2
 8006b1e:	d00e      	beq.n	8006b3e <TIM_Base_SetConfig+0x26>
 8006b20:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006b24:	d00b      	beq.n	8006b3e <TIM_Base_SetConfig+0x26>
 8006b26:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006b2a:	4290      	cmp	r0, r2
 8006b2c:	d007      	beq.n	8006b3e <TIM_Base_SetConfig+0x26>
 8006b2e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b32:	4290      	cmp	r0, r2
 8006b34:	d003      	beq.n	8006b3e <TIM_Base_SetConfig+0x26>
 8006b36:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006b3a:	4290      	cmp	r0, r2
 8006b3c:	d115      	bne.n	8006b6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8006b3e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b44:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b46:	4a24      	ldr	r2, [pc, #144]	@ (8006bd8 <TIM_Base_SetConfig+0xc0>)
 8006b48:	4290      	cmp	r0, r2
 8006b4a:	d019      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b4c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006b50:	d016      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b52:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006b56:	4290      	cmp	r0, r2
 8006b58:	d012      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b5e:	4290      	cmp	r0, r2
 8006b60:	d00e      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b62:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006b66:	4290      	cmp	r0, r2
 8006b68:	d00a      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bdc <TIM_Base_SetConfig+0xc4>)
 8006b6c:	4290      	cmp	r0, r2
 8006b6e:	d007      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b70:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b74:	4290      	cmp	r0, r2
 8006b76:	d003      	beq.n	8006b80 <TIM_Base_SetConfig+0x68>
 8006b78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006b7c:	4290      	cmp	r0, r2
 8006b7e:	d103      	bne.n	8006b88 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b80:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b86:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b88:	694a      	ldr	r2, [r1, #20]
 8006b8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b8e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8006b90:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b92:	688b      	ldr	r3, [r1, #8]
 8006b94:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b96:	680b      	ldr	r3, [r1, #0]
 8006b98:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd8 <TIM_Base_SetConfig+0xc0>)
 8006b9c:	4298      	cmp	r0, r3
 8006b9e:	d00f      	beq.n	8006bc0 <TIM_Base_SetConfig+0xa8>
 8006ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ba4:	4298      	cmp	r0, r3
 8006ba6:	d00b      	beq.n	8006bc0 <TIM_Base_SetConfig+0xa8>
 8006ba8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8006bac:	4298      	cmp	r0, r3
 8006bae:	d007      	beq.n	8006bc0 <TIM_Base_SetConfig+0xa8>
 8006bb0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006bb4:	4298      	cmp	r0, r3
 8006bb6:	d003      	beq.n	8006bc0 <TIM_Base_SetConfig+0xa8>
 8006bb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006bbc:	4298      	cmp	r0, r3
 8006bbe:	d101      	bne.n	8006bc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bc0:	690b      	ldr	r3, [r1, #16]
 8006bc2:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006bc8:	6903      	ldr	r3, [r0, #16]
 8006bca:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006bcc:	bf42      	ittt	mi
 8006bce:	6903      	ldrmi	r3, [r0, #16]
 8006bd0:	f023 0301 	bicmi.w	r3, r3, #1
 8006bd4:	6103      	strmi	r3, [r0, #16]
  }
}
 8006bd6:	4770      	bx	lr
 8006bd8:	40012c00 	.word	0x40012c00
 8006bdc:	40014000 	.word	0x40014000

08006be0 <HAL_TIM_Base_Init>:
{
 8006be0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8006be2:	4604      	mov	r4, r0
 8006be4:	b350      	cbz	r0, 8006c3c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006be6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006bea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006bee:	b91b      	cbnz	r3, 8006bf8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8006bf0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006bf4:	f7fd faaa 	bl	800414c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006bf8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bfa:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006bfc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c00:	1d21      	adds	r1, r4, #4
 8006c02:	f7ff ff89 	bl	8006b18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c06:	2301      	movs	r3, #1
 8006c08:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8006c0c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c0e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006c12:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006c16:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006c1a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006c1e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c26:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006c2a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006c2e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006c32:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006c36:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8006c3a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006c3c:	2001      	movs	r0, #1
 8006c3e:	e7fc      	b.n	8006c3a <HAL_TIM_Base_Init+0x5a>

08006c40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c40:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c42:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c44:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c46:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c4a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8006c4e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c50:	6082      	str	r2, [r0, #8]
}
 8006c52:	bd10      	pop	{r4, pc}

08006c54 <HAL_TIM_ConfigClockSource>:
{
 8006c54:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8006c56:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006c5a:	2b01      	cmp	r3, #1
{
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8006c62:	f000 808c 	beq.w	8006d7e <HAL_TIM_ConfigClockSource+0x12a>
  htim->State = HAL_TIM_STATE_BUSY;
 8006c66:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8006c6a:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8006c6c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8006c6e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8006c72:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c74:	4b43      	ldr	r3, [pc, #268]	@ (8006d84 <HAL_TIM_ConfigClockSource+0x130>)
 8006c76:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8006c78:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8006c7a:	680b      	ldr	r3, [r1, #0]
 8006c7c:	2b60      	cmp	r3, #96	@ 0x60
 8006c7e:	d04f      	beq.n	8006d20 <HAL_TIM_ConfigClockSource+0xcc>
 8006c80:	d832      	bhi.n	8006ce8 <HAL_TIM_ConfigClockSource+0x94>
 8006c82:	2b40      	cmp	r3, #64	@ 0x40
 8006c84:	d064      	beq.n	8006d50 <HAL_TIM_ConfigClockSource+0xfc>
 8006c86:	d816      	bhi.n	8006cb6 <HAL_TIM_ConfigClockSource+0x62>
 8006c88:	2b20      	cmp	r3, #32
 8006c8a:	d00d      	beq.n	8006ca8 <HAL_TIM_ConfigClockSource+0x54>
 8006c8c:	d80a      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x50>
 8006c8e:	f033 0110 	bics.w	r1, r3, #16
 8006c92:	d009      	beq.n	8006ca8 <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 8006c94:	2301      	movs	r3, #1
 8006c96:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8006ca4:	2b30      	cmp	r3, #48	@ 0x30
 8006ca6:	d1f5      	bne.n	8006c94 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 8006ca8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006caa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8006cb4:	e028      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 8006cb6:	2b50      	cmp	r3, #80	@ 0x50
 8006cb8:	d1ec      	bne.n	8006c94 <HAL_TIM_ConfigClockSource+0x40>
                               sClockSourceConfig->ClockPolarity,
 8006cba:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006cbc:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8006cbe:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cc0:	6a03      	ldr	r3, [r0, #32]
 8006cc2:	f023 0301 	bic.w	r3, r3, #1
 8006cc6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cc8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cca:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cd2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8006cd6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8006cd8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006cda:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8006cdc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ce2:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8006ce6:	e00f      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 8006ce8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cec:	d00d      	beq.n	8006d0a <HAL_TIM_ConfigClockSource+0xb6>
 8006cee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cf2:	d00c      	beq.n	8006d0e <HAL_TIM_ConfigClockSource+0xba>
 8006cf4:	2b70      	cmp	r3, #112	@ 0x70
 8006cf6:	d1cd      	bne.n	8006c94 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8006cf8:	68cb      	ldr	r3, [r1, #12]
 8006cfa:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8006cfe:	f7ff ff9f 	bl	8006c40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006d02:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006d08:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	e7c2      	b.n	8006c94 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8006d0e:	68cb      	ldr	r3, [r1, #12]
 8006d10:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8006d14:	f7ff ff94 	bl	8006c40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d18:	6883      	ldr	r3, [r0, #8]
 8006d1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d1e:	e7f3      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0xb4>
  tmpccer = TIMx->CCER;
 8006d20:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d22:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8006d24:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006d26:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d28:	f022 0210 	bic.w	r2, r2, #16
 8006d2c:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d2e:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d30:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d34:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d3c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006d40:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d42:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8006d44:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d4a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8006d4e:	e7db      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0xb4>
                               sClockSourceConfig->ClockPolarity,
 8006d50:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006d52:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8006d54:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d56:	6a03      	ldr	r3, [r0, #32]
 8006d58:	f023 0301 	bic.w	r3, r3, #1
 8006d5c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d5e:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d60:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d68:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8006d6c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8006d6e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d70:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8006d72:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d78:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8006d7c:	e7c4      	b.n	8006d08 <HAL_TIM_ConfigClockSource+0xb4>
  __HAL_LOCK(htim);
 8006d7e:	4602      	mov	r2, r0
 8006d80:	e78e      	b.n	8006ca0 <HAL_TIM_ConfigClockSource+0x4c>
 8006d82:	bf00      	nop
 8006d84:	fffe0088 	.word	0xfffe0088

08006d88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d88:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d8a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006d8e:	2b01      	cmp	r3, #1
{
 8006d90:	4604      	mov	r4, r0
 8006d92:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8006d96:	d032      	beq.n	8006dfe <HAL_TIMEx_MasterConfigSynchronization+0x76>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d98:	6823      	ldr	r3, [r4, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d9a:	4d19      	ldr	r5, [pc, #100]	@ (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006d9c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006da0:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8006da2:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006da4:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006da6:	d002      	beq.n	8006dae <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8006da8:	4e16      	ldr	r6, [pc, #88]	@ (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8006daa:	42b3      	cmp	r3, r6
 8006dac:	d103      	bne.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006dae:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006db0:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006db4:	4332      	orrs	r2, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006db6:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006db8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dbc:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dbe:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006dc0:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dc2:	d011      	beq.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dc8:	d00e      	beq.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006dca:	4a0f      	ldr	r2, [pc, #60]	@ (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d00b      	beq.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006dd0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d007      	beq.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006dd8:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d003      	beq.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006de0:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d104      	bne.n	8006df2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006de8:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dea:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dee:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006df0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006df2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8006df4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006df6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006dfa:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 8006dfe:	bd70      	pop	{r4, r5, r6, pc}
 8006e00:	40012c00 	.word	0x40012c00
 8006e04:	40013400 	.word	0x40013400
 8006e08:	40000400 	.word	0x40000400

08006e0c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8006e0c:	4770      	bx	lr

08006e0e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8006e0e:	4770      	bx	lr

08006e10 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8006e10:	4770      	bx	lr

08006e12 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e12:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	e852 3f00 	ldrex	r3, [r2]
 8006e18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006e20:	6802      	ldr	r2, [r0, #0]
 8006e22:	2900      	cmp	r1, #0
 8006e24:	d1f5      	bne.n	8006e12 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e26:	f102 0308 	add.w	r3, r2, #8
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	f102 0c08 	add.w	ip, r2, #8
 8006e36:	e84c 3100 	strex	r1, r3, [ip]
 8006e3a:	2900      	cmp	r1, #0
 8006e3c:	d1f3      	bne.n	8006e26 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e3e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d107      	bne.n	8006e54 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e48:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4c:	e842 3100 	strex	r1, r3, [r2]
 8006e50:	2900      	cmp	r1, #0
 8006e52:	d1f7      	bne.n	8006e44 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e54:	2320      	movs	r3, #32
 8006e56:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e5e:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8006e60:	4770      	bx	lr

08006e62 <HAL_UART_Abort>:
{
 8006e62:	b510      	push	{r4, lr}
 8006e64:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e66:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e68:	e852 3f00 	ldrex	r3, [r2]
 8006e6c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e70:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	2900      	cmp	r1, #0
 8006e78:	d1f5      	bne.n	8006e66 <HAL_UART_Abort+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7a:	f103 0208 	add.w	r2, r3, #8
 8006e7e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e82:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e86:	f103 0008 	add.w	r0, r3, #8
 8006e8a:	e840 2100 	strex	r1, r2, [r0]
 8006e8e:	2900      	cmp	r1, #0
 8006e90:	d1f3      	bne.n	8006e7a <HAL_UART_Abort+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e92:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8006e94:	2a01      	cmp	r2, #1
 8006e96:	d107      	bne.n	8006ea8 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e98:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006e9c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea0:	e843 2100 	strex	r1, r2, [r3]
 8006ea4:	2900      	cmp	r1, #0
 8006ea6:	d1f7      	bne.n	8006e98 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006ea8:	689a      	ldr	r2, [r3, #8]
 8006eaa:	0612      	lsls	r2, r2, #24
 8006eac:	d51b      	bpl.n	8006ee6 <HAL_UART_Abort+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eae:	f103 0208 	add.w	r2, r3, #8
 8006eb2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006eb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eba:	f103 0008 	add.w	r0, r3, #8
 8006ebe:	e840 2100 	strex	r1, r2, [r0]
 8006ec2:	2900      	cmp	r1, #0
 8006ec4:	d1f3      	bne.n	8006eae <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 8006ec6:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8006ec8:	b168      	cbz	r0, 8006ee6 <HAL_UART_Abort+0x84>
      huart->hdmatx->XferAbortCallback = NULL;
 8006eca:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006ecc:	f7fe f9e5 	bl	800529a <HAL_DMA_Abort>
 8006ed0:	b148      	cbz	r0, 8006ee6 <HAL_UART_Abort+0x84>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006ed2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8006ed4:	f7fe fa46 	bl	8005364 <HAL_DMA_GetError>
 8006ed8:	2820      	cmp	r0, #32
 8006eda:	d104      	bne.n	8006ee6 <HAL_UART_Abort+0x84>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006edc:	2310      	movs	r3, #16
 8006ede:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8006ee2:	2003      	movs	r0, #3
}
 8006ee4:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee6:	6822      	ldr	r2, [r4, #0]
 8006ee8:	6893      	ldr	r3, [r2, #8]
 8006eea:	065b      	lsls	r3, r3, #25
 8006eec:	d516      	bpl.n	8006f1c <HAL_UART_Abort+0xba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eee:	f102 0308 	add.w	r3, r2, #8
 8006ef2:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ef6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efa:	f102 0008 	add.w	r0, r2, #8
 8006efe:	e840 3100 	strex	r1, r3, [r0]
 8006f02:	2900      	cmp	r1, #0
 8006f04:	d1f3      	bne.n	8006eee <HAL_UART_Abort+0x8c>
    if (huart->hdmarx != NULL)
 8006f06:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8006f08:	b140      	cbz	r0, 8006f1c <HAL_UART_Abort+0xba>
      huart->hdmarx->XferAbortCallback = NULL;
 8006f0a:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006f0c:	f7fe f9c5 	bl	800529a <HAL_DMA_Abort>
 8006f10:	b120      	cbz	r0, 8006f1c <HAL_UART_Abort+0xba>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006f12:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8006f14:	f7fe fa26 	bl	8005364 <HAL_DMA_GetError>
 8006f18:	2820      	cmp	r0, #32
 8006f1a:	d0df      	beq.n	8006edc <HAL_UART_Abort+0x7a>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006f1c:	6823      	ldr	r3, [r4, #0]
  huart->TxXferCount = 0U;
 8006f1e:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006f20:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 8006f22:	f8a4 0052 	strh.w	r0, [r4, #82]	@ 0x52
  huart->RxXferCount = 0U;
 8006f26:	f8a4 005a 	strh.w	r0, [r4, #90]	@ 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006f2a:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f2c:	699a      	ldr	r2, [r3, #24]
 8006f2e:	f042 0208 	orr.w	r2, r2, #8
 8006f32:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8006f34:	2320      	movs	r3, #32
 8006f36:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006f38:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f3e:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  return HAL_OK;
 8006f42:	e7cf      	b.n	8006ee4 <HAL_UART_Abort+0x82>

08006f44 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8006f44:	4770      	bx	lr

08006f46 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8006f46:	4770      	bx	lr

08006f48 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8006f48:	4770      	bx	lr

08006f4a <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f4a:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f4c:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006f4e:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006f50:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
{
 8006f54:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f56:	689c      	ldr	r4, [r3, #8]
 8006f58:	0624      	lsls	r4, r4, #24
 8006f5a:	d50e      	bpl.n	8006f7a <UART_DMAError+0x30>
 8006f5c:	2a21      	cmp	r2, #33	@ 0x21
 8006f5e:	d10c      	bne.n	8006f7a <UART_DMAError+0x30>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006f60:	2200      	movs	r2, #0
 8006f62:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f66:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f6a:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6e:	e843 2400 	strex	r4, r2, [r3]
 8006f72:	2c00      	cmp	r4, #0
 8006f74:	d1f7      	bne.n	8006f66 <UART_DMAError+0x1c>
  huart->gState = HAL_UART_STATE_READY;
 8006f76:	2220      	movs	r2, #32
 8006f78:	67c2      	str	r2, [r0, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	065b      	lsls	r3, r3, #25
 8006f7e:	d506      	bpl.n	8006f8e <UART_DMAError+0x44>
 8006f80:	2922      	cmp	r1, #34	@ 0x22
 8006f82:	d104      	bne.n	8006f8e <UART_DMAError+0x44>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8006f8a:	f7ff ff42 	bl	8006e12 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f8e:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8006f92:	f043 0310 	orr.w	r3, r3, #16
 8006f96:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f9a:	f7ff ffd5 	bl	8006f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f9e:	bd10      	pop	{r4, pc}

08006fa0 <HAL_UARTEx_RxEventCallback>:
}
 8006fa0:	4770      	bx	lr

08006fa2 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fa2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8006fa4:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006faa:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d105      	bne.n	8006fbc <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006fb0:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8006fb4:	0849      	lsrs	r1, r1, #1
 8006fb6:	f7ff fff3 	bl	8006fa0 <HAL_UARTEx_RxEventCallback>
}
 8006fba:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 8006fbc:	f7ff ffc3 	bl	8006f46 <HAL_UART_RxHalfCpltCallback>
}
 8006fc0:	e7fb      	b.n	8006fba <UART_DMARxHalfCplt+0x18>

08006fc2 <UART_DMAReceiveCplt>:
{
 8006fc2:	b508      	push	{r3, lr}
 8006fc4:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fc6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	2b20      	cmp	r3, #32
 8006fcc:	d032      	beq.n	8007034 <UART_DMAReceiveCplt+0x72>
    huart->RxXferCount = 0U;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fd4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd6:	e852 3f00 	ldrex	r3, [r2]
 8006fda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fde:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8006fe2:	6803      	ldr	r3, [r0, #0]
 8006fe4:	2900      	cmp	r1, #0
 8006fe6:	d1f5      	bne.n	8006fd4 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	f103 0208 	add.w	r2, r3, #8
 8006fec:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff4:	f103 0c08 	add.w	ip, r3, #8
 8006ff8:	e84c 2100 	strex	r1, r2, [ip]
 8006ffc:	2900      	cmp	r1, #0
 8006ffe:	d1f3      	bne.n	8006fe8 <UART_DMAReceiveCplt+0x26>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	f103 0208 	add.w	r2, r3, #8
 8007004:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007008:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700c:	f103 0c08 	add.w	ip, r3, #8
 8007010:	e84c 2100 	strex	r1, r2, [ip]
 8007014:	2900      	cmp	r1, #0
 8007016:	d1f3      	bne.n	8007000 <UART_DMAReceiveCplt+0x3e>
    huart->RxState = HAL_UART_STATE_READY;
 8007018:	2220      	movs	r2, #32
 800701a:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800701e:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8007020:	2a01      	cmp	r2, #1
 8007022:	d107      	bne.n	8007034 <UART_DMAReceiveCplt+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007024:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007028:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702c:	e843 2100 	strex	r1, r2, [r3]
 8007030:	2900      	cmp	r1, #0
 8007032:	d1f7      	bne.n	8007024 <UART_DMAReceiveCplt+0x62>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007034:	2300      	movs	r3, #0
 8007036:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007038:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800703a:	2b01      	cmp	r3, #1
 800703c:	d104      	bne.n	8007048 <UART_DMAReceiveCplt+0x86>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800703e:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8007042:	f7ff ffad 	bl	8006fa0 <HAL_UARTEx_RxEventCallback>
}
 8007046:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 8007048:	f7ff ff7c 	bl	8006f44 <HAL_UART_RxCpltCallback>
}
 800704c:	e7fb      	b.n	8007046 <UART_DMAReceiveCplt+0x84>
	...

08007050 <UART_SetConfig>:
{
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007054:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007056:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007058:	6925      	ldr	r5, [r4, #16]
 800705a:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800705c:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800705e:	432a      	orrs	r2, r5
 8007060:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007062:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007066:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007068:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800706c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800706e:	430a      	orrs	r2, r1
 8007070:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8007076:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007078:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800707c:	430a      	orrs	r2, r1
 800707e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007080:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007082:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007084:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8007088:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800708a:	430a      	orrs	r2, r1
 800708c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800708e:	4a56      	ldr	r2, [pc, #344]	@ (80071e8 <UART_SetConfig+0x198>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d112      	bne.n	80070ba <UART_SetConfig+0x6a>
 8007094:	4b55      	ldr	r3, [pc, #340]	@ (80071ec <UART_SetConfig+0x19c>)
 8007096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007098:	f003 0303 	and.w	r3, r3, #3
 800709c:	2b02      	cmp	r3, #2
 800709e:	f000 8091 	beq.w	80071c4 <UART_SetConfig+0x174>
 80070a2:	2b03      	cmp	r3, #3
 80070a4:	d022      	beq.n	80070ec <UART_SetConfig+0x9c>
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	f040 8092 	bne.w	80071d0 <UART_SetConfig+0x180>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070ac:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80070b0:	f040 8085 	bne.w	80071be <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetSysClockFreq();
 80070b4:	f7fe fc86 	bl	80059c4 <HAL_RCC_GetSysClockFreq>
        break;
 80070b8:	e06b      	b.n	8007192 <UART_SetConfig+0x142>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070ba:	4a4d      	ldr	r2, [pc, #308]	@ (80071f0 <UART_SetConfig+0x1a0>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d12e      	bne.n	800711e <UART_SetConfig+0xce>
 80070c0:	4b4a      	ldr	r3, [pc, #296]	@ (80071ec <UART_SetConfig+0x19c>)
 80070c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80070c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070cc:	d07a      	beq.n	80071c4 <UART_SetConfig+0x174>
 80070ce:	d80a      	bhi.n	80070e6 <UART_SetConfig+0x96>
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 8083 	beq.w	80071dc <UART_SetConfig+0x18c>
 80070d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070da:	d0e7      	beq.n	80070ac <UART_SetConfig+0x5c>
        ret = HAL_ERROR;
 80070dc:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80070de:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80070e0:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 80070e4:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070ea:	d1f7      	bne.n	80070dc <UART_SetConfig+0x8c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070ec:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80070f0:	4840      	ldr	r0, [pc, #256]	@ (80071f4 <UART_SetConfig+0x1a4>)
 80070f2:	d156      	bne.n	80071a2 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80070f4:	6862      	ldr	r2, [r4, #4]
 80070f6:	0853      	lsrs	r3, r2, #1
 80070f8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80070fc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007100:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007104:	f1a3 0110 	sub.w	r1, r3, #16
 8007108:	4291      	cmp	r1, r2
 800710a:	d8e7      	bhi.n	80070dc <UART_SetConfig+0x8c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800710c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8007110:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007112:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007114:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8007118:	4313      	orrs	r3, r2
 800711a:	60cb      	str	r3, [r1, #12]
 800711c:	e03b      	b.n	8007196 <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800711e:	4a36      	ldr	r2, [pc, #216]	@ (80071f8 <UART_SetConfig+0x1a8>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d10f      	bne.n	8007144 <UART_SetConfig+0xf4>
 8007124:	4b31      	ldr	r3, [pc, #196]	@ (80071ec <UART_SetConfig+0x19c>)
 8007126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007128:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800712c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007130:	d048      	beq.n	80071c4 <UART_SetConfig+0x174>
 8007132:	d804      	bhi.n	800713e <UART_SetConfig+0xee>
 8007134:	2b00      	cmp	r3, #0
 8007136:	d051      	beq.n	80071dc <UART_SetConfig+0x18c>
 8007138:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800713c:	e7cd      	b.n	80070da <UART_SetConfig+0x8a>
 800713e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007142:	e7d2      	b.n	80070ea <UART_SetConfig+0x9a>
 8007144:	4a2d      	ldr	r2, [pc, #180]	@ (80071fc <UART_SetConfig+0x1ac>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d10f      	bne.n	800716a <UART_SetConfig+0x11a>
 800714a:	4b28      	ldr	r3, [pc, #160]	@ (80071ec <UART_SetConfig+0x19c>)
 800714c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800714e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007152:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007156:	d035      	beq.n	80071c4 <UART_SetConfig+0x174>
 8007158:	d804      	bhi.n	8007164 <UART_SetConfig+0x114>
 800715a:	2b00      	cmp	r3, #0
 800715c:	d03e      	beq.n	80071dc <UART_SetConfig+0x18c>
 800715e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007162:	e7ba      	b.n	80070da <UART_SetConfig+0x8a>
 8007164:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007168:	e7bf      	b.n	80070ea <UART_SetConfig+0x9a>
 800716a:	4a25      	ldr	r2, [pc, #148]	@ (8007200 <UART_SetConfig+0x1b0>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d1b5      	bne.n	80070dc <UART_SetConfig+0x8c>
 8007170:	4b1e      	ldr	r3, [pc, #120]	@ (80071ec <UART_SetConfig+0x19c>)
 8007172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007174:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007178:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800717c:	d022      	beq.n	80071c4 <UART_SetConfig+0x174>
 800717e:	d803      	bhi.n	8007188 <UART_SetConfig+0x138>
 8007180:	b363      	cbz	r3, 80071dc <UART_SetConfig+0x18c>
 8007182:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007186:	e7a8      	b.n	80070da <UART_SetConfig+0x8a>
 8007188:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800718c:	e7ad      	b.n	80070ea <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800718e:	f7fe fcfd 	bl	8005b8c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8007192:	2800      	cmp	r0, #0
 8007194:	d1ae      	bne.n	80070f4 <UART_SetConfig+0xa4>
        pclk = (uint32_t) HSI_VALUE;
 8007196:	2000      	movs	r0, #0
 8007198:	e7a1      	b.n	80070de <UART_SetConfig+0x8e>
        pclk = HAL_RCC_GetPCLK1Freq();
 800719a:	f7fe fcdf 	bl	8005b5c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800719e:	2800      	cmp	r0, #0
 80071a0:	d0f9      	beq.n	8007196 <UART_SetConfig+0x146>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80071a2:	6862      	ldr	r2, [r4, #4]
 80071a4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80071a8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071ac:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80071b0:	f1a3 0110 	sub.w	r1, r3, #16
 80071b4:	4291      	cmp	r1, r2
 80071b6:	d891      	bhi.n	80070dc <UART_SetConfig+0x8c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071b8:	6822      	ldr	r2, [r4, #0]
 80071ba:	60d3      	str	r3, [r2, #12]
 80071bc:	e7eb      	b.n	8007196 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetSysClockFreq();
 80071be:	f7fe fc01 	bl	80059c4 <HAL_RCC_GetSysClockFreq>
        break;
 80071c2:	e7ec      	b.n	800719e <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071c4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80071c8:	d094      	beq.n	80070f4 <UART_SetConfig+0xa4>
 80071ca:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80071ce:	e7e8      	b.n	80071a2 <UART_SetConfig+0x152>
 80071d0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80071d4:	d0db      	beq.n	800718e <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80071d6:	f7fe fcd9 	bl	8005b8c <HAL_RCC_GetPCLK2Freq>
        break;
 80071da:	e7e0      	b.n	800719e <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071dc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80071e0:	d1db      	bne.n	800719a <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80071e2:	f7fe fcbb 	bl	8005b5c <HAL_RCC_GetPCLK1Freq>
        break;
 80071e6:	e7d4      	b.n	8007192 <UART_SetConfig+0x142>
 80071e8:	40013800 	.word	0x40013800
 80071ec:	40021000 	.word	0x40021000
 80071f0:	40004400 	.word	0x40004400
 80071f4:	007a1200 	.word	0x007a1200
 80071f8:	40004800 	.word	0x40004800
 80071fc:	40004c00 	.word	0x40004c00
 8007200:	40005000 	.word	0x40005000

08007204 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007204:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8007206:	071a      	lsls	r2, r3, #28
{
 8007208:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800720a:	d506      	bpl.n	800721a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800720c:	6801      	ldr	r1, [r0, #0]
 800720e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8007210:	684a      	ldr	r2, [r1, #4]
 8007212:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007216:	4322      	orrs	r2, r4
 8007218:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800721a:	07dc      	lsls	r4, r3, #31
 800721c:	d506      	bpl.n	800722c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800721e:	6801      	ldr	r1, [r0, #0]
 8007220:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8007222:	684a      	ldr	r2, [r1, #4]
 8007224:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007228:	4322      	orrs	r2, r4
 800722a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800722c:	0799      	lsls	r1, r3, #30
 800722e:	d506      	bpl.n	800723e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007230:	6801      	ldr	r1, [r0, #0]
 8007232:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8007234:	684a      	ldr	r2, [r1, #4]
 8007236:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800723a:	4322      	orrs	r2, r4
 800723c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800723e:	075a      	lsls	r2, r3, #29
 8007240:	d506      	bpl.n	8007250 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007242:	6801      	ldr	r1, [r0, #0]
 8007244:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8007246:	684a      	ldr	r2, [r1, #4]
 8007248:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800724c:	4322      	orrs	r2, r4
 800724e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007250:	06dc      	lsls	r4, r3, #27
 8007252:	d506      	bpl.n	8007262 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007254:	6801      	ldr	r1, [r0, #0]
 8007256:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007258:	688a      	ldr	r2, [r1, #8]
 800725a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800725e:	4322      	orrs	r2, r4
 8007260:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007262:	0699      	lsls	r1, r3, #26
 8007264:	d506      	bpl.n	8007274 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007266:	6801      	ldr	r1, [r0, #0]
 8007268:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800726a:	688a      	ldr	r2, [r1, #8]
 800726c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007270:	4322      	orrs	r2, r4
 8007272:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007274:	065a      	lsls	r2, r3, #25
 8007276:	d50f      	bpl.n	8007298 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007278:	6801      	ldr	r1, [r0, #0]
 800727a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800727c:	684a      	ldr	r2, [r1, #4]
 800727e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8007282:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007284:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007288:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800728a:	d105      	bne.n	8007298 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800728c:	684a      	ldr	r2, [r1, #4]
 800728e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8007290:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8007294:	4322      	orrs	r2, r4
 8007296:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007298:	061b      	lsls	r3, r3, #24
 800729a:	d506      	bpl.n	80072aa <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800729c:	6802      	ldr	r2, [r0, #0]
 800729e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80072a0:	6853      	ldr	r3, [r2, #4]
 80072a2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80072a6:	430b      	orrs	r3, r1
 80072a8:	6053      	str	r3, [r2, #4]
}
 80072aa:	bd10      	pop	{r4, pc}

080072ac <UART_WaitOnFlagUntilTimeout>:
{
 80072ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072b4:	4604      	mov	r4, r0
 80072b6:	460d      	mov	r5, r1
 80072b8:	4617      	mov	r7, r2
 80072ba:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072bc:	6822      	ldr	r2, [r4, #0]
 80072be:	69d3      	ldr	r3, [r2, #28]
 80072c0:	ea35 0303 	bics.w	r3, r5, r3
 80072c4:	bf0c      	ite	eq
 80072c6:	2301      	moveq	r3, #1
 80072c8:	2300      	movne	r3, #0
 80072ca:	42bb      	cmp	r3, r7
 80072cc:	d001      	beq.n	80072d2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80072ce:	2000      	movs	r0, #0
 80072d0:	e022      	b.n	8007318 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80072d2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80072d6:	d0f2      	beq.n	80072be <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072d8:	f7fd f9b6 	bl	8004648 <HAL_GetTick>
 80072dc:	eba0 0008 	sub.w	r0, r0, r8
 80072e0:	4548      	cmp	r0, r9
 80072e2:	d829      	bhi.n	8007338 <UART_WaitOnFlagUntilTimeout+0x8c>
 80072e4:	f1b9 0f00 	cmp.w	r9, #0
 80072e8:	d026      	beq.n	8007338 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80072ea:	6821      	ldr	r1, [r4, #0]
 80072ec:	680b      	ldr	r3, [r1, #0]
 80072ee:	075a      	lsls	r2, r3, #29
 80072f0:	d5e4      	bpl.n	80072bc <UART_WaitOnFlagUntilTimeout+0x10>
 80072f2:	2d80      	cmp	r5, #128	@ 0x80
 80072f4:	d0e2      	beq.n	80072bc <UART_WaitOnFlagUntilTimeout+0x10>
 80072f6:	2d40      	cmp	r5, #64	@ 0x40
 80072f8:	d0e0      	beq.n	80072bc <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072fa:	69ce      	ldr	r6, [r1, #28]
 80072fc:	f016 0608 	ands.w	r6, r6, #8
 8007300:	d00c      	beq.n	800731c <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007302:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8007304:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007306:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8007308:	f7ff fd83 	bl	8006e12 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800730c:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800730e:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007312:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          return HAL_ERROR;
 8007316:	2001      	movs	r0, #1
}
 8007318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800731c:	69cb      	ldr	r3, [r1, #28]
 800731e:	051b      	lsls	r3, r3, #20
 8007320:	d5cc      	bpl.n	80072bc <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007322:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007326:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8007328:	4620      	mov	r0, r4
 800732a:	f7ff fd72 	bl	8006e12 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800732e:	2320      	movs	r3, #32
 8007330:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007334:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
        return HAL_TIMEOUT;
 8007338:	2003      	movs	r0, #3
 800733a:	e7ed      	b.n	8007318 <UART_WaitOnFlagUntilTimeout+0x6c>

0800733c <HAL_UART_Transmit>:
{
 800733c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007340:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8007342:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007344:	2b20      	cmp	r3, #32
{
 8007346:	4604      	mov	r4, r0
 8007348:	460e      	mov	r6, r1
 800734a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800734c:	d143      	bne.n	80073d6 <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 800734e:	2900      	cmp	r1, #0
 8007350:	d043      	beq.n	80073da <HAL_UART_Transmit+0x9e>
 8007352:	2a00      	cmp	r2, #0
 8007354:	d041      	beq.n	80073da <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007356:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007358:	2500      	movs	r5, #0
 800735a:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800735e:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8007360:	f7fd f972 	bl	8004648 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007364:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8007366:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800736a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 800736e:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8007370:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007374:	d103      	bne.n	800737e <HAL_UART_Transmit+0x42>
 8007376:	6923      	ldr	r3, [r4, #16]
 8007378:	b90b      	cbnz	r3, 800737e <HAL_UART_Transmit+0x42>
 800737a:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800737c:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800737e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007382:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8007386:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007388:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 800738a:	b93a      	cbnz	r2, 800739c <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800738c:	2140      	movs	r1, #64	@ 0x40
 800738e:	4620      	mov	r0, r4
 8007390:	f7ff ff8c 	bl	80072ac <UART_WaitOnFlagUntilTimeout>
 8007394:	2320      	movs	r3, #32
 8007396:	b940      	cbnz	r0, 80073aa <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 8007398:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 800739a:	e008      	b.n	80073ae <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800739c:	2200      	movs	r2, #0
 800739e:	2180      	movs	r1, #128	@ 0x80
 80073a0:	4620      	mov	r0, r4
 80073a2:	f7ff ff83 	bl	80072ac <UART_WaitOnFlagUntilTimeout>
 80073a6:	b128      	cbz	r0, 80073b4 <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 80073a8:	2320      	movs	r3, #32
 80073aa:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 80073ac:	2003      	movs	r0, #3
}
 80073ae:	b003      	add	sp, #12
 80073b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073b4:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80073b6:	b95e      	cbnz	r6, 80073d0 <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073b8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80073bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073c0:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80073c2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80073c6:	3a01      	subs	r2, #1
 80073c8:	b292      	uxth	r2, r2
 80073ca:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 80073ce:	e7d6      	b.n	800737e <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073d0:	f816 3b01 	ldrb.w	r3, [r6], #1
 80073d4:	e7f4      	b.n	80073c0 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80073d6:	2002      	movs	r0, #2
 80073d8:	e7e9      	b.n	80073ae <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80073da:	2001      	movs	r0, #1
 80073dc:	e7e7      	b.n	80073ae <HAL_UART_Transmit+0x72>

080073de <UART_CheckIdleState>:
{
 80073de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80073e0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e2:	2600      	movs	r6, #0
 80073e4:	f8c0 6084 	str.w	r6, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80073e8:	f7fd f92e 	bl	8004648 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80073f2:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073f4:	d51b      	bpl.n	800742e <UART_CheckIdleState+0x50>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	4632      	mov	r2, r6
 80073fe:	4603      	mov	r3, r0
 8007400:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007404:	4620      	mov	r0, r4
 8007406:	f7ff ff51 	bl	80072ac <UART_WaitOnFlagUntilTimeout>
 800740a:	b180      	cbz	r0, 800742e <UART_CheckIdleState+0x50>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800740c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	e852 3f00 	ldrex	r3, [r2]
 8007412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	e842 3100 	strex	r1, r3, [r2]
 800741a:	2900      	cmp	r1, #0
 800741c:	d1f6      	bne.n	800740c <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 800741e:	2320      	movs	r3, #32
 8007420:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8007422:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8007424:	2300      	movs	r3, #0
 8007426:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 800742a:	b002      	add	sp, #8
 800742c:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800742e:	6823      	ldr	r3, [r4, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	075b      	lsls	r3, r3, #29
 8007434:	d524      	bpl.n	8007480 <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007436:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	2200      	movs	r2, #0
 800743e:	462b      	mov	r3, r5
 8007440:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007444:	4620      	mov	r0, r4
 8007446:	f7ff ff31 	bl	80072ac <UART_WaitOnFlagUntilTimeout>
 800744a:	b1c8      	cbz	r0, 8007480 <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800744c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744e:	e852 3f00 	ldrex	r3, [r2]
 8007452:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007456:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800745a:	6822      	ldr	r2, [r4, #0]
 800745c:	2900      	cmp	r1, #0
 800745e:	d1f5      	bne.n	800744c <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007460:	f102 0308 	add.w	r3, r2, #8
 8007464:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007468:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746c:	f102 0008 	add.w	r0, r2, #8
 8007470:	e840 3100 	strex	r1, r3, [r0]
 8007474:	2900      	cmp	r1, #0
 8007476:	d1f3      	bne.n	8007460 <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 8007478:	2320      	movs	r3, #32
 800747a:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 800747e:	e7d0      	b.n	8007422 <UART_CheckIdleState+0x44>
  huart->gState = HAL_UART_STATE_READY;
 8007480:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007482:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8007484:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007486:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800748a:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800748c:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 800748e:	e7c9      	b.n	8007424 <UART_CheckIdleState+0x46>

08007490 <HAL_UART_Init>:
{
 8007490:	b510      	push	{r4, lr}
  if (huart == NULL)
 8007492:	4604      	mov	r4, r0
 8007494:	b340      	cbz	r0, 80074e8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007496:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007498:	b91b      	cbnz	r3, 80074a2 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800749a:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 800749e:	f7fc fe75 	bl	800418c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80074a2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80074a4:	2324      	movs	r3, #36	@ 0x24
 80074a6:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80074a8:	6813      	ldr	r3, [r2, #0]
 80074aa:	f023 0301 	bic.w	r3, r3, #1
 80074ae:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074b0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80074b2:	b113      	cbz	r3, 80074ba <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 80074b4:	4620      	mov	r0, r4
 80074b6:	f7ff fea5 	bl	8007204 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074ba:	4620      	mov	r0, r4
 80074bc:	f7ff fdc8 	bl	8007050 <UART_SetConfig>
 80074c0:	2801      	cmp	r0, #1
 80074c2:	d011      	beq.n	80074e8 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074d4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80074dc:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80074de:	601a      	str	r2, [r3, #0]
}
 80074e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80074e4:	f7ff bf7b 	b.w	80073de <UART_CheckIdleState>
}
 80074e8:	2001      	movs	r0, #1
 80074ea:	bd10      	pop	{r4, pc}

080074ec <UART_Start_Receive_DMA>:
{
 80074ec:	b570      	push	{r4, r5, r6, lr}
 80074ee:	4613      	mov	r3, r2
 80074f0:	4604      	mov	r4, r0
  huart->RxXferSize = Size;
 80074f2:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074f6:	2200      	movs	r2, #0
  huart->pRxBuffPtr = pData;
 80074f8:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074fa:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074fe:	2022      	movs	r0, #34	@ 0x22
 8007500:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if (huart->hdmarx != NULL)
 8007504:	6f60      	ldr	r0, [r4, #116]	@ 0x74
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007506:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 8007508:	b1a0      	cbz	r0, 8007534 <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800750a:	4e1c      	ldr	r6, [pc, #112]	@ (800757c <UART_Start_Receive_DMA+0x90>)
 800750c:	6286      	str	r6, [r0, #40]	@ 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800750e:	4e1c      	ldr	r6, [pc, #112]	@ (8007580 <UART_Start_Receive_DMA+0x94>)
 8007510:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007512:	4e1c      	ldr	r6, [pc, #112]	@ (8007584 <UART_Start_Receive_DMA+0x98>)
    huart->hdmarx->XferAbortCallback = NULL;
 8007514:	e9c0 620c 	strd	r6, r2, [r0, #48]	@ 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007518:	460a      	mov	r2, r1
 800751a:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 800751e:	f7fd fe81 	bl	8005224 <HAL_DMA_Start_IT>
 8007522:	b138      	cbz	r0, 8007534 <UART_Start_Receive_DMA+0x48>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007524:	2310      	movs	r3, #16
 8007526:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800752a:	2320      	movs	r3, #32
 800752c:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_ERROR;
 8007530:	2001      	movs	r0, #1
}
 8007532:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007534:	6922      	ldr	r2, [r4, #16]
 8007536:	6823      	ldr	r3, [r4, #0]
 8007538:	b13a      	cbz	r2, 800754a <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800753e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	e843 2100 	strex	r1, r2, [r3]
 8007546:	2900      	cmp	r1, #0
 8007548:	d1f7      	bne.n	800753a <UART_Start_Receive_DMA+0x4e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754a:	f103 0208 	add.w	r2, r3, #8
 800754e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007552:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007556:	f103 0008 	add.w	r0, r3, #8
 800755a:	e840 2100 	strex	r1, r2, [r0]
 800755e:	2900      	cmp	r1, #0
 8007560:	d1f3      	bne.n	800754a <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007562:	f103 0208 	add.w	r2, r3, #8
 8007566:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800756a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	f103 0108 	add.w	r1, r3, #8
 8007572:	e841 2000 	strex	r0, r2, [r1]
 8007576:	2800      	cmp	r0, #0
 8007578:	d1f3      	bne.n	8007562 <UART_Start_Receive_DMA+0x76>
 800757a:	e7da      	b.n	8007532 <UART_Start_Receive_DMA+0x46>
 800757c:	08006fc3 	.word	0x08006fc3
 8007580:	08006fa3 	.word	0x08006fa3
 8007584:	08006f4b 	.word	0x08006f4b

08007588 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8007588:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800758c:	2b20      	cmp	r3, #32
{
 800758e:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007590:	d112      	bne.n	80075b8 <HAL_UART_Receive_DMA+0x30>
    if ((pData == NULL) || (Size == 0U))
 8007592:	b1a1      	cbz	r1, 80075be <HAL_UART_Receive_DMA+0x36>
 8007594:	b19a      	cbz	r2, 80075be <HAL_UART_Receive_DMA+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007598:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800759a:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800759c:	6863      	ldr	r3, [r4, #4]
 800759e:	021b      	lsls	r3, r3, #8
 80075a0:	d507      	bpl.n	80075b2 <HAL_UART_Receive_DMA+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a2:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075aa:	e844 3500 	strex	r5, r3, [r4]
 80075ae:	2d00      	cmp	r5, #0
 80075b0:	d1f7      	bne.n	80075a2 <HAL_UART_Receive_DMA+0x1a>
}
 80075b2:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80075b4:	f7ff bf9a 	b.w	80074ec <UART_Start_Receive_DMA>
    return HAL_BUSY;
 80075b8:	2002      	movs	r0, #2
}
 80075ba:	bc30      	pop	{r4, r5}
 80075bc:	4770      	bx	lr
      return HAL_ERROR;
 80075be:	2001      	movs	r0, #1
 80075c0:	e7fb      	b.n	80075ba <HAL_UART_Receive_DMA+0x32>

080075c2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80075c2:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80075c4:	f000 fe32 	bl	800822c <vTaskStartScheduler>
  
  return osOK;
}
 80075c8:	2000      	movs	r0, #0
 80075ca:	bd08      	pop	{r3, pc}

080075cc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80075cc:	b570      	push	{r4, r5, r6, lr}
 80075ce:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80075d0:	6946      	ldr	r6, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075d2:	692a      	ldr	r2, [r5, #16]
 80075d4:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 80075d8:	460b      	mov	r3, r1
 80075da:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075dc:	e9d0 1000 	ldrd	r1, r0, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80075e0:	b176      	cbz	r6, 8007600 <osThreadCreate+0x34>
 80075e2:	69ad      	ldr	r5, [r5, #24]
 80075e4:	b165      	cbz	r5, 8007600 <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 80075e6:	2c84      	cmp	r4, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 80075e8:	bf14      	ite	ne
 80075ea:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80075ec:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075ee:	e9cd 6501 	strd	r6, r5, [sp, #4]
 80075f2:	9400      	str	r4, [sp, #0]
 80075f4:	f000 fdb5 	bl	8008162 <xTaskCreateStatic>
 80075f8:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80075fa:	9805      	ldr	r0, [sp, #20]
}
 80075fc:	b006      	add	sp, #24
 80075fe:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8007600:	2c84      	cmp	r4, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8007602:	bf14      	ite	ne
 8007604:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007606:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007608:	ad05      	add	r5, sp, #20
 800760a:	e9cd 4500 	strd	r4, r5, [sp]
 800760e:	b292      	uxth	r2, r2
 8007610:	f000 fdde 	bl	80081d0 <xTaskCreate>
 8007614:	2801      	cmp	r0, #1
 8007616:	d0f0      	beq.n	80075fa <osThreadCreate+0x2e>
      return NULL;
 8007618:	2000      	movs	r0, #0
 800761a:	e7ef      	b.n	80075fc <osThreadCreate+0x30>

0800761c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800761c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800761e:	2801      	cmp	r0, #1
 8007620:	bf38      	it	cc
 8007622:	2001      	movcc	r0, #1
 8007624:	f000 ff50 	bl	80084c8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007628:	2000      	movs	r0, #0
 800762a:	bd08      	pop	{r3, pc}

0800762c <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800762c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800762e:	6847      	ldr	r7, [r0, #4]
{
 8007630:	4606      	mov	r6, r0
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8007632:	2014      	movs	r0, #20
 8007634:	f001 fa7c 	bl	8008b30 <pvPortMalloc>

  
  if (thePool) {
 8007638:	4604      	mov	r4, r0
 800763a:	b1b8      	cbz	r0, 800766c <osPoolCreate+0x40>
    thePool->pool_sz = pool_def->pool_sz;
 800763c:	6830      	ldr	r0, [r6, #0]
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800763e:	3703      	adds	r7, #3
 8007640:	f027 0703 	bic.w	r7, r7, #3
    thePool->item_sz = itemSize;
    thePool->currentIndex = 0;
 8007644:	2500      	movs	r5, #0
    thePool->item_sz = itemSize;
 8007646:	e9c4 0702 	strd	r0, r7, [r4, #8]
    thePool->currentIndex = 0;
 800764a:	6125      	str	r5, [r4, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800764c:	f001 fa70 	bl	8008b30 <pvPortMalloc>
 8007650:	6060      	str	r0, [r4, #4]
   
    if (thePool->markers) {
 8007652:	b140      	cbz	r0, 8007666 <osPoolCreate+0x3a>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8007654:	6830      	ldr	r0, [r6, #0]
 8007656:	4378      	muls	r0, r7
 8007658:	f001 fa6a 	bl	8008b30 <pvPortMalloc>
 800765c:	6020      	str	r0, [r4, #0]
      
      if (thePool->pool) {
 800765e:	b978      	cbnz	r0, 8007680 <osPoolCreate+0x54>
        for (i = 0; i < pool_def->pool_sz; i++) {
          thePool->markers[i] = 0;
        }
      }
      else {
        vPortFree(thePool->markers);
 8007660:	6860      	ldr	r0, [r4, #4]
 8007662:	f001 faf7 	bl	8008c54 <vPortFree>
        vPortFree(thePool);
 8007666:	4620      	mov	r0, r4
 8007668:	f001 faf4 	bl	8008c54 <vPortFree>
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800766c:	2400      	movs	r4, #0
 800766e:	e005      	b.n	800767c <osPoolCreate+0x50>
          thePool->markers[i] = 0;
 8007670:	6862      	ldr	r2, [r4, #4]
 8007672:	54d1      	strb	r1, [r2, r3]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007674:	3301      	adds	r3, #1
 8007676:	6832      	ldr	r2, [r6, #0]
 8007678:	429a      	cmp	r2, r3
 800767a:	d8f9      	bhi.n	8007670 <osPoolCreate+0x44>
  return thePool;
 
#else
  return NULL;
#endif
}
 800767c:	4620      	mov	r0, r4
 800767e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007680:	462b      	mov	r3, r5
          thePool->markers[i] = 0;
 8007682:	4629      	mov	r1, r5
 8007684:	e7f7      	b.n	8007676 <osPoolCreate+0x4a>

08007686 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8007686:	b570      	push	{r4, r5, r6, lr}
 8007688:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800768a:	f3ef 8605 	mrs	r6, IPSR
  int dummy = 0;
  void *p = NULL;
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800768e:	b186      	cbz	r6, 80076b2 <osPoolAlloc+0x2c>
	__asm volatile
 8007690:	f3ef 8511 	mrs	r5, BASEPRI
 8007694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007698:	f383 8811 	msr	BASEPRI, r3
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f3bf 8f4f 	dsb	sy
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80076a4:	462e      	mov	r6, r5
  }
  else {
    vPortEnterCritical();
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 80076a6:	68a1      	ldr	r1, [r4, #8]
 80076a8:	2200      	movs	r2, #0
 80076aa:	4291      	cmp	r1, r2
 80076ac:	d104      	bne.n	80076b8 <osPoolAlloc+0x32>
  void *p = NULL;
 80076ae:	2500      	movs	r5, #0
 80076b0:	e012      	b.n	80076d8 <osPoolAlloc+0x52>
    vPortEnterCritical();
 80076b2:	f001 f8d7 	bl	8008864 <vPortEnterCritical>
 80076b6:	e7f6      	b.n	80076a6 <osPoolAlloc+0x20>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	4413      	add	r3, r2
 80076bc:	fbb3 f0f1 	udiv	r0, r3, r1
 80076c0:	fb01 3310 	mls	r3, r1, r0, r3
    
    if (pool_id->markers[index] == 0) {
 80076c4:	6860      	ldr	r0, [r4, #4]
 80076c6:	5cc5      	ldrb	r5, [r0, r3]
 80076c8:	b96d      	cbnz	r5, 80076e6 <osPoolAlloc+0x60>
      pool_id->markers[index] = 1;
 80076ca:	2201      	movs	r2, #1
 80076cc:	54c2      	strb	r2, [r0, r3]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 80076ce:	68e2      	ldr	r2, [r4, #12]
 80076d0:	6825      	ldr	r5, [r4, #0]
      pool_id->currentIndex = index;
 80076d2:	6123      	str	r3, [r4, #16]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 80076d4:	fb02 5503 	mla	r5, r2, r3, r5
 80076d8:	f3ef 8305 	mrs	r3, IPSR
      break;
    }
  }
  
  if (inHandlerMode()) {
 80076dc:	b12b      	cbz	r3, 80076ea <osPoolAlloc+0x64>
	__asm volatile
 80076de:	f386 8811 	msr	BASEPRI, r6
  else {
    vPortExitCritical();
  }
  
  return p;
}
 80076e2:	4628      	mov	r0, r5
 80076e4:	bd70      	pop	{r4, r5, r6, pc}
  for (i = 0; i < pool_id->pool_sz; i++) {
 80076e6:	3201      	adds	r2, #1
 80076e8:	e7df      	b.n	80076aa <osPoolAlloc+0x24>
    vPortExitCritical();
 80076ea:	f001 f8db 	bl	80088a4 <vPortExitCritical>
  return p;
 80076ee:	e7f8      	b.n	80076e2 <osPoolAlloc+0x5c>

080076f0 <osPoolFree>:
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
  uint32_t index;
  
  if (pool_id == NULL) {
 80076f0:	4603      	mov	r3, r0
 80076f2:	b180      	cbz	r0, 8007716 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  if (block == NULL) {
 80076f4:	b179      	cbz	r1, 8007716 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  if (block < pool_id->pool) {
 80076f6:	6802      	ldr	r2, [r0, #0]
 80076f8:	428a      	cmp	r2, r1
 80076fa:	d80c      	bhi.n	8007716 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
  if (index % pool_id->item_sz) {
 80076fc:	68c0      	ldr	r0, [r0, #12]
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80076fe:	1a89      	subs	r1, r1, r2
  if (index % pool_id->item_sz) {
 8007700:	fbb1 f2f0 	udiv	r2, r1, r0
 8007704:	fb00 1012 	mls	r0, r0, r2, r1
 8007708:	b928      	cbnz	r0, 8007716 <osPoolFree+0x26>
    return osErrorParameter;
  }
  index = index / pool_id->item_sz;
  if (index >= pool_id->pool_sz) {
 800770a:	6899      	ldr	r1, [r3, #8]
 800770c:	4291      	cmp	r1, r2
 800770e:	d902      	bls.n	8007716 <osPoolFree+0x26>
    return osErrorParameter;
  }
  
  pool_id->markers[index] = 0;
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	5498      	strb	r0, [r3, r2]
  
  return osOK;
 8007714:	4770      	bx	lr
    return osErrorParameter;
 8007716:	2080      	movs	r0, #128	@ 0x80
}
 8007718:	4770      	bx	lr

0800771a <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800771a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800771c:	6803      	ldr	r3, [r0, #0]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800771e:	6885      	ldr	r5, [r0, #8]
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007720:	9301      	str	r3, [sp, #4]
{
 8007722:	4604      	mov	r4, r0
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007724:	6843      	ldr	r3, [r0, #4]
 8007726:	9302      	str	r3, [sp, #8]
 8007728:	2600      	movs	r6, #0
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800772a:	200c      	movs	r0, #12
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800772c:	9603      	str	r6, [sp, #12]
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800772e:	f001 f9ff 	bl	8008b30 <pvPortMalloc>

  if (*(queue_def->cb) == NULL) {
 8007732:	68a3      	ldr	r3, [r4, #8]
  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007734:	6028      	str	r0, [r5, #0]
  if (*(queue_def->cb) == NULL) {
 8007736:	681d      	ldr	r5, [r3, #0]
 8007738:	b16d      	cbz	r5, 8007756 <osMailCreate+0x3c>
    return NULL;
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800773a:	602c      	str	r4, [r5, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800773c:	6820      	ldr	r0, [r4, #0]
 800773e:	4632      	mov	r2, r6
 8007740:	2104      	movs	r1, #4
 8007742:	f000 f98f 	bl	8007a64 <xQueueGenericCreate>


  if ((*(queue_def->cb))->handle == NULL) {
 8007746:	68a3      	ldr	r3, [r4, #8]
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8007748:	6068      	str	r0, [r5, #4]
  if ((*(queue_def->cb))->handle == NULL) {
 800774a:	681d      	ldr	r5, [r3, #0]
 800774c:	686b      	ldr	r3, [r5, #4]
 800774e:	b92b      	cbnz	r3, 800775c <osMailCreate+0x42>
    vPortFree(*(queue_def->cb));
 8007750:	4628      	mov	r0, r5
 8007752:	f001 fa7f 	bl	8008c54 <vPortFree>
    return NULL;
 8007756:	2000      	movs	r0, #0
  
  return *(queue_def->cb);
#else
  return NULL;
#endif
}
 8007758:	b004      	add	sp, #16
 800775a:	bd70      	pop	{r4, r5, r6, pc}
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800775c:	a801      	add	r0, sp, #4
 800775e:	f7ff ff65 	bl	800762c <osPoolCreate>
  if ((*(queue_def->cb))->pool == NULL) {
 8007762:	68a3      	ldr	r3, [r4, #8]
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8007764:	60a8      	str	r0, [r5, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	6883      	ldr	r3, [r0, #8]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1f4      	bne.n	8007758 <osMailCreate+0x3e>
 800776e:	e7f0      	b.n	8007752 <osMailCreate+0x38>

08007770 <osMailAlloc>:
{
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8007770:	b110      	cbz	r0, 8007778 <osMailAlloc+0x8>
    return NULL;
  }
  
  p = osPoolAlloc(queue_id->pool);
 8007772:	6880      	ldr	r0, [r0, #8]
 8007774:	f7ff bf87 	b.w	8007686 <osPoolAlloc>
  
  return p;
}
 8007778:	4770      	bx	lr

0800777a <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 800777a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800777c:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800777e:	b328      	cbz	r0, 80077cc <osMailPut+0x52>
    return osErrorParameter;
  }
  
  taskWoken = pdFALSE;
 8007780:	2200      	movs	r2, #0
 8007782:	9203      	str	r2, [sp, #12]
 8007784:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8007788:	6840      	ldr	r0, [r0, #4]
  if (inHandlerMode()) {
 800778a:	b1c3      	cbz	r3, 80077be <osMailPut+0x44>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800778c:	4613      	mov	r3, r2
 800778e:	a901      	add	r1, sp, #4
 8007790:	aa03      	add	r2, sp, #12
 8007792:	f000 fa3d 	bl	8007c10 <xQueueGenericSendFromISR>
 8007796:	2801      	cmp	r0, #1
 8007798:	d003      	beq.n	80077a2 <osMailPut+0x28>
      return osErrorOS;
 800779a:	20ff      	movs	r0, #255	@ 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 800779c:	b005      	add	sp, #20
 800779e:	f85d fb04 	ldr.w	pc, [sp], #4
    portEND_SWITCHING_ISR(taskWoken);
 80077a2:	9b03      	ldr	r3, [sp, #12]
 80077a4:	b14b      	cbz	r3, 80077ba <osMailPut+0x40>
 80077a6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80077aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ae:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	f3bf 8f6f 	isb	sy
  return osOK;
 80077ba:	2000      	movs	r0, #0
 80077bc:	e7ee      	b.n	800779c <osMailPut+0x22>
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 80077be:	461a      	mov	r2, r3
 80077c0:	a901      	add	r1, sp, #4
 80077c2:	f000 f973 	bl	8007aac <xQueueGenericSend>
 80077c6:	2801      	cmp	r0, #1
 80077c8:	d0f7      	beq.n	80077ba <osMailPut+0x40>
 80077ca:	e7e6      	b.n	800779a <osMailPut+0x20>
    return osErrorParameter;
 80077cc:	2080      	movs	r0, #128	@ 0x80
 80077ce:	e7e5      	b.n	800779c <osMailPut+0x22>

080077d0 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 80077d0:	b530      	push	{r4, r5, lr}
 80077d2:	b085      	sub	sp, #20
 80077d4:	4605      	mov	r5, r0
 80077d6:	4614      	mov	r4, r2
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80077d8:	9103      	str	r1, [sp, #12]
  
  if (queue_id == NULL) {
 80077da:	b911      	cbnz	r1, 80077e2 <osMailGet+0x12>
    event.status = osErrorParameter;
 80077dc:	2380      	movs	r3, #128	@ 0x80
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMail;
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	e01a      	b.n	8007818 <osMailGet+0x48>
  taskWoken = pdFALSE;
 80077e2:	2300      	movs	r3, #0
 80077e4:	9300      	str	r3, [sp, #0]
 80077e6:	f3ef 8305 	mrs	r3, IPSR
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 80077ea:	6848      	ldr	r0, [r1, #4]
  if (inHandlerMode()) {
 80077ec:	b1e3      	cbz	r3, 8007828 <osMailGet+0x58>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 80077ee:	466a      	mov	r2, sp
 80077f0:	a902      	add	r1, sp, #8
 80077f2:	f000 fb07 	bl	8007e04 <xQueueReceiveFromISR>
 80077f6:	1e43      	subs	r3, r0, #1
 80077f8:	4258      	negs	r0, r3
 80077fa:	4158      	adcs	r0, r3
    portEND_SWITCHING_ISR(taskWoken);
 80077fc:	9b00      	ldr	r3, [sp, #0]
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 80077fe:	0140      	lsls	r0, r0, #5
 8007800:	9001      	str	r0, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8007802:	b14b      	cbz	r3, 8007818 <osMailGet+0x48>
 8007804:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007808:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800780c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007810:	f3bf 8f4f 	dsb	sy
 8007814:	f3bf 8f6f 	isb	sy
    return event;
 8007818:	ab04      	add	r3, sp, #16
 800781a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800781e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
      event.status = (ticks == 0) ? osOK : osEventTimeout;
    }
  }
  
  return event;
}
 8007822:	4628      	mov	r0, r5
 8007824:	b005      	add	sp, #20
 8007826:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8007828:	a902      	add	r1, sp, #8
 800782a:	f000 fa4d 	bl	8007cc8 <xQueueReceive>
 800782e:	2801      	cmp	r0, #1
 8007830:	d101      	bne.n	8007836 <osMailGet+0x66>
      event.status = osEventMail;
 8007832:	2320      	movs	r3, #32
 8007834:	e7d3      	b.n	80077de <osMailGet+0xe>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007836:	3c00      	subs	r4, #0
 8007838:	bf18      	it	ne
 800783a:	2401      	movne	r4, #1
 800783c:	01a4      	lsls	r4, r4, #6
 800783e:	9401      	str	r4, [sp, #4]
  return event;
 8007840:	e7ea      	b.n	8007818 <osMailGet+0x48>

08007842 <osMailFree>:
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
  if (queue_id == NULL) {
 8007842:	b110      	cbz	r0, 800784a <osMailFree+0x8>
    return osErrorParameter;
  }
  
  return osPoolFree(queue_id->pool, mail);
 8007844:	6880      	ldr	r0, [r0, #8]
 8007846:	f7ff bf53 	b.w	80076f0 <osPoolFree>
}
 800784a:	2080      	movs	r0, #128	@ 0x80
 800784c:	4770      	bx	lr

0800784e <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800784e:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007852:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007856:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800785a:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800785c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800785e:	2300      	movs	r3, #0
 8007860:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007862:	4770      	bx	lr

08007864 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007864:	2300      	movs	r3, #0
 8007866:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007868:	4770      	bx	lr

0800786a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800786a:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800786c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800786e:	689a      	ldr	r2, [r3, #8]
 8007870:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007872:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007874:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8007876:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007878:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800787a:	3301      	adds	r3, #1
 800787c:	6003      	str	r3, [r0, #0]
}
 800787e:	4770      	bx	lr

08007880 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007880:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007882:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007884:	1c63      	adds	r3, r4, #1
 8007886:	d10a      	bne.n	800789e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007888:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800788a:	685a      	ldr	r2, [r3, #4]
 800788c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800788e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007890:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8007892:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8007894:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007896:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8007898:	3301      	adds	r3, #1
 800789a:	6003      	str	r3, [r0, #0]
}
 800789c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800789e:	f100 0208 	add.w	r2, r0, #8
 80078a2:	4613      	mov	r3, r2
 80078a4:	6852      	ldr	r2, [r2, #4]
 80078a6:	6815      	ldr	r5, [r2, #0]
 80078a8:	42a5      	cmp	r5, r4
 80078aa:	d9fa      	bls.n	80078a2 <vListInsert+0x22>
 80078ac:	e7ed      	b.n	800788a <vListInsert+0xa>

080078ae <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80078ae:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80078b2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80078b4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80078b6:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80078b8:	6859      	ldr	r1, [r3, #4]
 80078ba:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80078bc:	bf08      	it	eq
 80078be:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80078c0:	2200      	movs	r2, #0
 80078c2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	3a01      	subs	r2, #1
 80078c8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80078ca:	6818      	ldr	r0, [r3, #0]
}
 80078cc:	4770      	bx	lr

080078ce <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80078ce:	b510      	push	{r4, lr}
 80078d0:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078d2:	f000 ffc7 	bl	8008864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80078d6:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80078d8:	f000 ffe4 	bl	80088a4 <vPortExitCritical>

	return xReturn;
}
 80078dc:	fab4 f084 	clz	r0, r4
 80078e0:	0940      	lsrs	r0, r0, #5
 80078e2:	bd10      	pop	{r4, pc}

080078e4 <prvCopyDataToQueue>:
{
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078e8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078ea:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 80078ec:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078ee:	b942      	cbnz	r2, 8007902 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078f0:	6806      	ldr	r6, [r0, #0]
 80078f2:	b99e      	cbnz	r6, 800791c <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80078f4:	6840      	ldr	r0, [r0, #4]
 80078f6:	f000 feff 	bl	80086f8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80078fa:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80078fc:	3501      	adds	r5, #1
 80078fe:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8007900:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8007902:	b96e      	cbnz	r6, 8007920 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007904:	6880      	ldr	r0, [r0, #8]
 8007906:	f003 ffad 	bl	800b864 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800790a:	68a3      	ldr	r3, [r4, #8]
 800790c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800790e:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007910:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007912:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007914:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007916:	bf24      	itt	cs
 8007918:	6823      	ldrcs	r3, [r4, #0]
 800791a:	60a3      	strcs	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800791c:	2000      	movs	r0, #0
 800791e:	e7ed      	b.n	80078fc <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007920:	68c0      	ldr	r0, [r0, #12]
 8007922:	f003 ff9f 	bl	800b864 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007926:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007928:	68e3      	ldr	r3, [r4, #12]
 800792a:	4251      	negs	r1, r2
 800792c:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800792e:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007930:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007932:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007934:	bf3e      	ittt	cc
 8007936:	6863      	ldrcc	r3, [r4, #4]
 8007938:	185b      	addcc	r3, r3, r1
 800793a:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800793c:	2e02      	cmp	r6, #2
 800793e:	d1ed      	bne.n	800791c <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007940:	b10d      	cbz	r5, 8007946 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8007942:	3d01      	subs	r5, #1
 8007944:	e7ea      	b.n	800791c <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8007946:	4628      	mov	r0, r5
 8007948:	e7d8      	b.n	80078fc <prvCopyDataToQueue+0x18>

0800794a <prvCopyDataFromQueue>:
{
 800794a:	4603      	mov	r3, r0
 800794c:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800794e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8007950:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007952:	b16a      	cbz	r2, 8007970 <prvCopyDataFromQueue+0x26>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007954:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007956:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007958:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800795a:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800795c:	bf28      	it	cs
 800795e:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007960:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007962:	bf28      	it	cs
 8007964:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007966:	68d9      	ldr	r1, [r3, #12]
}
 8007968:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800796c:	f003 bf7a 	b.w	800b864 <memcpy>
}
 8007970:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007974:	4770      	bx	lr

08007976 <prvUnlockQueue>:
{
 8007976:	b570      	push	{r4, r5, r6, lr}
 8007978:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800797a:	f000 ff73 	bl	8008864 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800797e:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007982:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8007986:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007988:	2d00      	cmp	r5, #0
 800798a:	dc14      	bgt.n	80079b6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 800798c:	23ff      	movs	r3, #255	@ 0xff
 800798e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007992:	f000 ff87 	bl	80088a4 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007996:	f000 ff65 	bl	8008864 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800799a:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800799e:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80079a2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079a4:	2d00      	cmp	r5, #0
 80079a6:	dc12      	bgt.n	80079ce <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80079a8:	23ff      	movs	r3, #255	@ 0xff
 80079aa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 80079ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80079b2:	f000 bf77 	b.w	80088a4 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079b6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d0e7      	beq.n	800798c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079bc:	4630      	mov	r0, r6
 80079be:	f000 fdfb 	bl	80085b8 <xTaskRemoveFromEventList>
 80079c2:	b108      	cbz	r0, 80079c8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80079c4:	f000 fe82 	bl	80086cc <vTaskMissedYield>
			--cTxLock;
 80079c8:	3d01      	subs	r5, #1
 80079ca:	b26d      	sxtb	r5, r5
 80079cc:	e7dc      	b.n	8007988 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079ce:	6923      	ldr	r3, [r4, #16]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0e9      	beq.n	80079a8 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079d4:	4630      	mov	r0, r6
 80079d6:	f000 fdef 	bl	80085b8 <xTaskRemoveFromEventList>
 80079da:	b108      	cbz	r0, 80079e0 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 80079dc:	f000 fe76 	bl	80086cc <vTaskMissedYield>
				--cRxLock;
 80079e0:	3d01      	subs	r5, #1
 80079e2:	b26d      	sxtb	r5, r5
 80079e4:	e7de      	b.n	80079a4 <prvUnlockQueue+0x2e>

080079e6 <xQueueGenericReset>:
{
 80079e6:	b538      	push	{r3, r4, r5, lr}
 80079e8:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 80079ea:	4604      	mov	r4, r0
 80079ec:	b940      	cbnz	r0, 8007a00 <xQueueGenericReset+0x1a>
	__asm volatile
 80079ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	e7fe      	b.n	80079fe <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8007a00:	f000 ff30 	bl	8008864 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007a04:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 8007a08:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a0a:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007a0c:	434b      	muls	r3, r1
 8007a0e:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007a10:	1a5b      	subs	r3, r3, r1
 8007a12:	441a      	add	r2, r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007a14:	6060      	str	r0, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8007a16:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a18:	2000      	movs	r0, #0
 8007a1a:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007a1c:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007a1e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a22:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8007a26:	b9a5      	cbnz	r5, 8007a52 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a28:	6923      	ldr	r3, [r4, #16]
 8007a2a:	b173      	cbz	r3, 8007a4a <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a2c:	f104 0010 	add.w	r0, r4, #16
 8007a30:	f000 fdc2 	bl	80085b8 <xTaskRemoveFromEventList>
 8007a34:	b148      	cbz	r0, 8007a4a <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8007a36:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007a3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a3e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007a42:	f3bf 8f4f 	dsb	sy
 8007a46:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8007a4a:	f000 ff2b 	bl	80088a4 <vPortExitCritical>
}
 8007a4e:	2001      	movs	r0, #1
 8007a50:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007a52:	f104 0010 	add.w	r0, r4, #16
 8007a56:	f7ff fefa 	bl	800784e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a5a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007a5e:	f7ff fef6 	bl	800784e <vListInitialise>
 8007a62:	e7f2      	b.n	8007a4a <xQueueGenericReset+0x64>

08007a64 <xQueueGenericCreate>:
	{
 8007a64:	b570      	push	{r4, r5, r6, lr}
 8007a66:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a68:	4606      	mov	r6, r0
 8007a6a:	b940      	cbnz	r0, 8007a7e <xQueueGenericCreate+0x1a>
 8007a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a70:	f383 8811 	msr	BASEPRI, r3
 8007a74:	f3bf 8f6f 	isb	sy
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	e7fe      	b.n	8007a7c <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a7e:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007a80:	3048      	adds	r0, #72	@ 0x48
 8007a82:	f001 f855 	bl	8008b30 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8007a86:	4604      	mov	r4, r0
 8007a88:	b160      	cbz	r0, 8007aa4 <xQueueGenericCreate+0x40>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a90:	b155      	cbz	r5, 8007aa8 <xQueueGenericCreate+0x44>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007a92:	f100 0348 	add.w	r3, r0, #72	@ 0x48
	pxNewQueue->uxItemSize = uxItemSize;
 8007a96:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
 8007a9a:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f7ff ffa1 	bl	80079e6 <xQueueGenericReset>
	}
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	e7f4      	b.n	8007a96 <xQueueGenericCreate+0x32>

08007aac <xQueueGenericSend>:
{
 8007aac:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8007ab0:	460f      	mov	r7, r1
 8007ab2:	9201      	str	r2, [sp, #4]
 8007ab4:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8007ab6:	4604      	mov	r4, r0
 8007ab8:	b940      	cbnz	r0, 8007acc <xQueueGenericSend+0x20>
 8007aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007abe:	f383 8811 	msr	BASEPRI, r3
 8007ac2:	f3bf 8f6f 	isb	sy
 8007ac6:	f3bf 8f4f 	dsb	sy
 8007aca:	e7fe      	b.n	8007aca <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007acc:	b951      	cbnz	r1, 8007ae4 <xQueueGenericSend+0x38>
 8007ace:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007ad0:	b143      	cbz	r3, 8007ae4 <xQueueGenericSend+0x38>
 8007ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad6:	f383 8811 	msr	BASEPRI, r3
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	e7fe      	b.n	8007ae2 <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ae4:	2e02      	cmp	r6, #2
 8007ae6:	d10b      	bne.n	8007b00 <xQueueGenericSend+0x54>
 8007ae8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d008      	beq.n	8007b00 <xQueueGenericSend+0x54>
 8007aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	e7fe      	b.n	8007afe <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b00:	f000 fdea 	bl	80086d8 <xTaskGetSchedulerState>
 8007b04:	4605      	mov	r5, r0
 8007b06:	b330      	cbz	r0, 8007b56 <xQueueGenericSend+0xaa>
 8007b08:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8007b0a:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8007b0e:	f000 fea9 	bl	8008864 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b12:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007b14:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d301      	bcc.n	8007b1e <xQueueGenericSend+0x72>
 8007b1a:	2e02      	cmp	r6, #2
 8007b1c:	d127      	bne.n	8007b6e <xQueueGenericSend+0xc2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b1e:	4632      	mov	r2, r6
 8007b20:	4639      	mov	r1, r7
 8007b22:	4620      	mov	r0, r4
 8007b24:	f7ff fede 	bl	80078e4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b28:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007b2a:	b11b      	cbz	r3, 8007b34 <xQueueGenericSend+0x88>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b2c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007b30:	f000 fd42 	bl	80085b8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8007b34:	b148      	cbz	r0, 8007b4a <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8007b36:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007b3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b3e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007b4a:	f000 feab 	bl	80088a4 <vPortExitCritical>
				return pdPASS;
 8007b4e:	2001      	movs	r0, #1
}
 8007b50:	b004      	add	sp, #16
 8007b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b56:	9b01      	ldr	r3, [sp, #4]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d0d6      	beq.n	8007b0a <xQueueGenericSend+0x5e>
 8007b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b60:	f383 8811 	msr	BASEPRI, r3
 8007b64:	f3bf 8f6f 	isb	sy
 8007b68:	f3bf 8f4f 	dsb	sy
 8007b6c:	e7fe      	b.n	8007b6c <xQueueGenericSend+0xc0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b6e:	9b01      	ldr	r3, [sp, #4]
 8007b70:	b91b      	cbnz	r3, 8007b7a <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 8007b72:	f000 fe97 	bl	80088a4 <vPortExitCritical>
					return errQUEUE_FULL;
 8007b76:	2000      	movs	r0, #0
 8007b78:	e7ea      	b.n	8007b50 <xQueueGenericSend+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 8007b7a:	b915      	cbnz	r5, 8007b82 <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b7c:	a802      	add	r0, sp, #8
 8007b7e:	f000 fd5d 	bl	800863c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8007b82:	f000 fe8f 	bl	80088a4 <vPortExitCritical>
		vTaskSuspendAll();
 8007b86:	f000 fb89 	bl	800829c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b8a:	f000 fe6b 	bl	8008864 <vPortEnterCritical>
 8007b8e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007b92:	2bff      	cmp	r3, #255	@ 0xff
 8007b94:	bf08      	it	eq
 8007b96:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8007b9a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007b9e:	2bff      	cmp	r3, #255	@ 0xff
 8007ba0:	bf08      	it	eq
 8007ba2:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8007ba6:	f000 fe7d 	bl	80088a4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007baa:	a901      	add	r1, sp, #4
 8007bac:	a802      	add	r0, sp, #8
 8007bae:	f000 fd51 	bl	8008654 <xTaskCheckForTimeOut>
 8007bb2:	bb38      	cbnz	r0, 8007c04 <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007bb4:	f000 fe56 	bl	8008864 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007bb8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007bba:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d10e      	bne.n	8007bde <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8007bc0:	f000 fe70 	bl	80088a4 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bc4:	9901      	ldr	r1, [sp, #4]
 8007bc6:	f104 0010 	add.w	r0, r4, #16
 8007bca:	f000 fcdb 	bl	8008584 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f7ff fed1 	bl	8007976 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007bd4:	f000 fc02 	bl	80083dc <xTaskResumeAll>
 8007bd8:	b148      	cbz	r0, 8007bee <xQueueGenericSend+0x142>
 8007bda:	2501      	movs	r5, #1
 8007bdc:	e797      	b.n	8007b0e <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 8007bde:	f000 fe61 	bl	80088a4 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8007be2:	4620      	mov	r0, r4
 8007be4:	f7ff fec7 	bl	8007976 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007be8:	f000 fbf8 	bl	80083dc <xTaskResumeAll>
 8007bec:	e7f5      	b.n	8007bda <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 8007bee:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bf6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007bfa:	f3bf 8f4f 	dsb	sy
 8007bfe:	f3bf 8f6f 	isb	sy
 8007c02:	e7ea      	b.n	8007bda <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 8007c04:	4620      	mov	r0, r4
 8007c06:	f7ff feb6 	bl	8007976 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c0a:	f000 fbe7 	bl	80083dc <xTaskResumeAll>
			return errQUEUE_FULL;
 8007c0e:	e7b2      	b.n	8007b76 <xQueueGenericSend+0xca>

08007c10 <xQueueGenericSendFromISR>:
{
 8007c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c14:	4689      	mov	r9, r1
 8007c16:	4617      	mov	r7, r2
 8007c18:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	b940      	cbnz	r0, 8007c30 <xQueueGenericSendFromISR+0x20>
 8007c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c22:	f383 8811 	msr	BASEPRI, r3
 8007c26:	f3bf 8f6f 	isb	sy
 8007c2a:	f3bf 8f4f 	dsb	sy
 8007c2e:	e7fe      	b.n	8007c2e <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c30:	b951      	cbnz	r1, 8007c48 <xQueueGenericSendFromISR+0x38>
 8007c32:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007c34:	b143      	cbz	r3, 8007c48 <xQueueGenericSendFromISR+0x38>
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	e7fe      	b.n	8007c46 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c48:	2e02      	cmp	r6, #2
 8007c4a:	d10b      	bne.n	8007c64 <xQueueGenericSendFromISR+0x54>
 8007c4c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d008      	beq.n	8007c64 <xQueueGenericSendFromISR+0x54>
 8007c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c56:	f383 8811 	msr	BASEPRI, r3
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	e7fe      	b.n	8007c62 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c64:	f000 ff10 	bl	8008a88 <vPortValidateInterruptPriority>
	__asm volatile
 8007c68:	f3ef 8811 	mrs	r8, BASEPRI
 8007c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c7c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007c7e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d301      	bcc.n	8007c88 <xQueueGenericSendFromISR+0x78>
 8007c84:	2e02      	cmp	r6, #2
 8007c86:	d11d      	bne.n	8007cc4 <xQueueGenericSendFromISR+0xb4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c88:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c8c:	4632      	mov	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c8e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c90:	4649      	mov	r1, r9
 8007c92:	4620      	mov	r0, r4
 8007c94:	f7ff fe26 	bl	80078e4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8007c98:	1c6b      	adds	r3, r5, #1
 8007c9a:	d10e      	bne.n	8007cba <xQueueGenericSendFromISR+0xaa>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c9c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007c9e:	b13b      	cbz	r3, 8007cb0 <xQueueGenericSendFromISR+0xa0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ca0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007ca4:	f000 fc88 	bl	80085b8 <xTaskRemoveFromEventList>
 8007ca8:	b110      	cbz	r0, 8007cb0 <xQueueGenericSendFromISR+0xa0>
							if( pxHigherPriorityTaskWoken != NULL )
 8007caa:	b10f      	cbz	r7, 8007cb0 <xQueueGenericSendFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cac:	2301      	movs	r3, #1
 8007cae:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8007cb0:	2001      	movs	r0, #1
	__asm volatile
 8007cb2:	f388 8811 	msr	BASEPRI, r8
}
 8007cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007cba:	3501      	adds	r5, #1
 8007cbc:	b26d      	sxtb	r5, r5
 8007cbe:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8007cc2:	e7f5      	b.n	8007cb0 <xQueueGenericSendFromISR+0xa0>
			xReturn = errQUEUE_FULL;
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	e7f4      	b.n	8007cb2 <xQueueGenericSendFromISR+0xa2>

08007cc8 <xQueueReceive>:
{
 8007cc8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8007ccc:	460e      	mov	r6, r1
 8007cce:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007cd0:	4604      	mov	r4, r0
 8007cd2:	b940      	cbnz	r0, 8007ce6 <xQueueReceive+0x1e>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	e7fe      	b.n	8007ce4 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ce6:	b951      	cbnz	r1, 8007cfe <xQueueReceive+0x36>
 8007ce8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007cea:	b143      	cbz	r3, 8007cfe <xQueueReceive+0x36>
 8007cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	e7fe      	b.n	8007cfc <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cfe:	f000 fceb 	bl	80086d8 <xTaskGetSchedulerState>
 8007d02:	4605      	mov	r5, r0
 8007d04:	b318      	cbz	r0, 8007d4e <xQueueReceive+0x86>
 8007d06:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 8007d08:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8007d0c:	f000 fdaa 	bl	8008864 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d10:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d12:	b347      	cbz	r7, 8007d66 <xQueueReceive+0x9e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d14:	4631      	mov	r1, r6
 8007d16:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d18:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d1a:	f7ff fe16 	bl	800794a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d1e:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d20:	6923      	ldr	r3, [r4, #16]
 8007d22:	b173      	cbz	r3, 8007d42 <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d24:	f104 0010 	add.w	r0, r4, #16
 8007d28:	f000 fc46 	bl	80085b8 <xTaskRemoveFromEventList>
 8007d2c:	b148      	cbz	r0, 8007d42 <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 8007d2e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007d32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d36:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007d3a:	f3bf 8f4f 	dsb	sy
 8007d3e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8007d42:	f000 fdaf 	bl	80088a4 <vPortExitCritical>
				return pdPASS;
 8007d46:	2001      	movs	r0, #1
}
 8007d48:	b004      	add	sp, #16
 8007d4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d4e:	9b01      	ldr	r3, [sp, #4]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d0d9      	beq.n	8007d08 <xQueueReceive+0x40>
 8007d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	e7fe      	b.n	8007d64 <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d66:	9b01      	ldr	r3, [sp, #4]
 8007d68:	b91b      	cbnz	r3, 8007d72 <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 8007d6a:	f000 fd9b 	bl	80088a4 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007d6e:	2000      	movs	r0, #0
 8007d70:	e7ea      	b.n	8007d48 <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 8007d72:	b915      	cbnz	r5, 8007d7a <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d74:	a802      	add	r0, sp, #8
 8007d76:	f000 fc61 	bl	800863c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8007d7a:	f000 fd93 	bl	80088a4 <vPortExitCritical>
		vTaskSuspendAll();
 8007d7e:	f000 fa8d 	bl	800829c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d82:	f000 fd6f 	bl	8008864 <vPortEnterCritical>
 8007d86:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007d8a:	2bff      	cmp	r3, #255	@ 0xff
 8007d8c:	bf08      	it	eq
 8007d8e:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8007d92:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007d96:	2bff      	cmp	r3, #255	@ 0xff
 8007d98:	bf08      	it	eq
 8007d9a:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8007d9e:	f000 fd81 	bl	80088a4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007da2:	a901      	add	r1, sp, #4
 8007da4:	a802      	add	r0, sp, #8
 8007da6:	f000 fc55 	bl	8008654 <xTaskCheckForTimeOut>
 8007daa:	bb00      	cbnz	r0, 8007dee <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dac:	4620      	mov	r0, r4
 8007dae:	f7ff fd8e 	bl	80078ce <prvIsQueueEmpty>
 8007db2:	b1b0      	cbz	r0, 8007de2 <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007db4:	9901      	ldr	r1, [sp, #4]
 8007db6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007dba:	f000 fbe3 	bl	8008584 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f7ff fdd9 	bl	8007976 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007dc4:	f000 fb0a 	bl	80083dc <xTaskResumeAll>
 8007dc8:	b948      	cbnz	r0, 8007dde <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 8007dca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dd2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007dd6:	f3bf 8f4f 	dsb	sy
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	2501      	movs	r5, #1
 8007de0:	e794      	b.n	8007d0c <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 8007de2:	4620      	mov	r0, r4
 8007de4:	f7ff fdc7 	bl	8007976 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007de8:	f000 faf8 	bl	80083dc <xTaskResumeAll>
 8007dec:	e7f7      	b.n	8007dde <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 8007dee:	4620      	mov	r0, r4
 8007df0:	f7ff fdc1 	bl	8007976 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007df4:	f000 faf2 	bl	80083dc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f7ff fd68 	bl	80078ce <prvIsQueueEmpty>
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d0ed      	beq.n	8007dde <xQueueReceive+0x116>
 8007e02:	e7b4      	b.n	8007d6e <xQueueReceive+0xa6>

08007e04 <xQueueReceiveFromISR>:
{
 8007e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e08:	4689      	mov	r9, r1
 8007e0a:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8007e0c:	4604      	mov	r4, r0
 8007e0e:	b940      	cbnz	r0, 8007e22 <xQueueReceiveFromISR+0x1e>
 8007e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e14:	f383 8811 	msr	BASEPRI, r3
 8007e18:	f3bf 8f6f 	isb	sy
 8007e1c:	f3bf 8f4f 	dsb	sy
 8007e20:	e7fe      	b.n	8007e20 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e22:	b951      	cbnz	r1, 8007e3a <xQueueReceiveFromISR+0x36>
 8007e24:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007e26:	b143      	cbz	r3, 8007e3a <xQueueReceiveFromISR+0x36>
 8007e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2c:	f383 8811 	msr	BASEPRI, r3
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	e7fe      	b.n	8007e38 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e3a:	f000 fe25 	bl	8008a88 <vPortValidateInterruptPriority>
	__asm volatile
 8007e3e:	f3ef 8711 	mrs	r7, BASEPRI
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e52:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e54:	b30d      	cbz	r5, 8007e9a <xQueueReceiveFromISR+0x96>
			const int8_t cRxLock = pxQueue->cRxLock;
 8007e56:	f894 6044 	ldrb.w	r6, [r4, #68]	@ 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e5a:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 8007e5c:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e5e:	4620      	mov	r0, r4
 8007e60:	f7ff fd73 	bl	800794a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e64:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8007e66:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e68:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8007e6a:	d111      	bne.n	8007e90 <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e6c:	6923      	ldr	r3, [r4, #16]
 8007e6e:	b153      	cbz	r3, 8007e86 <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e70:	f104 0010 	add.w	r0, r4, #16
 8007e74:	f000 fba0 	bl	80085b8 <xTaskRemoveFromEventList>
 8007e78:	b128      	cbz	r0, 8007e86 <xQueueReceiveFromISR+0x82>
						if( pxHigherPriorityTaskWoken != NULL )
 8007e7a:	f1b8 0f00 	cmp.w	r8, #0
 8007e7e:	d002      	beq.n	8007e86 <xQueueReceiveFromISR+0x82>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007e80:	2301      	movs	r3, #1
 8007e82:	f8c8 3000 	str.w	r3, [r8]
			xReturn = pdPASS;
 8007e86:	2001      	movs	r0, #1
	__asm volatile
 8007e88:	f387 8811 	msr	BASEPRI, r7
}
 8007e8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007e90:	3601      	adds	r6, #1
 8007e92:	b276      	sxtb	r6, r6
 8007e94:	f884 6044 	strb.w	r6, [r4, #68]	@ 0x44
 8007e98:	e7f5      	b.n	8007e86 <xQueueReceiveFromISR+0x82>
			xReturn = pdFAIL;
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	e7f4      	b.n	8007e88 <xQueueReceiveFromISR+0x84>
	...

08007ea0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea4:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007ea6:	f000 fcdd 	bl	8008864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8007f68 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 8007eac:	4e2f      	ldr	r6, [pc, #188]	@ (8007f6c <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	4f2f      	ldr	r7, [pc, #188]	@ (8007f70 <prvAddNewTaskToReadyList+0xd0>)
 8007eb2:	3201      	adds	r2, #1
 8007eb4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007eb6:	6835      	ldr	r5, [r6, #0]
 8007eb8:	2d00      	cmp	r5, #0
 8007eba:	d14a      	bne.n	8007f52 <prvAddNewTaskToReadyList+0xb2>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007ebc:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d11f      	bne.n	8007f04 <prvAddNewTaskToReadyList+0x64>
 8007ec4:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ec6:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ec8:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007eca:	f7ff fcc0 	bl	800784e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ece:	2d07      	cmp	r5, #7
 8007ed0:	f108 0814 	add.w	r8, r8, #20
 8007ed4:	d1f7      	bne.n	8007ec6 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ed6:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 8007f98 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 8007eda:	4d26      	ldr	r5, [pc, #152]	@ (8007f74 <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 8007edc:	4640      	mov	r0, r8
 8007ede:	f7ff fcb6 	bl	800784e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f7ff fcb3 	bl	800784e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ee8:	4823      	ldr	r0, [pc, #140]	@ (8007f78 <prvAddNewTaskToReadyList+0xd8>)
 8007eea:	f7ff fcb0 	bl	800784e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007eee:	4823      	ldr	r0, [pc, #140]	@ (8007f7c <prvAddNewTaskToReadyList+0xdc>)
 8007ef0:	f7ff fcad 	bl	800784e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ef4:	4822      	ldr	r0, [pc, #136]	@ (8007f80 <prvAddNewTaskToReadyList+0xe0>)
 8007ef6:	f7ff fcaa 	bl	800784e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007efa:	4b22      	ldr	r3, [pc, #136]	@ (8007f84 <prvAddNewTaskToReadyList+0xe4>)
 8007efc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f00:	4b21      	ldr	r3, [pc, #132]	@ (8007f88 <prvAddNewTaskToReadyList+0xe8>)
 8007f02:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8007f04:	4a21      	ldr	r2, [pc, #132]	@ (8007f8c <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 8007f06:	4922      	ldr	r1, [pc, #136]	@ (8007f90 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8007f08:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007f0a:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007f10:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007f12:	2301      	movs	r3, #1
 8007f14:	4093      	lsls	r3, r2
 8007f16:	4303      	orrs	r3, r0
 8007f18:	2014      	movs	r0, #20
 8007f1a:	600b      	str	r3, [r1, #0]
 8007f1c:	fb00 7002 	mla	r0, r0, r2, r7
 8007f20:	1d21      	adds	r1, r4, #4
 8007f22:	f7ff fca2 	bl	800786a <vListInsertEnd>
	taskEXIT_CRITICAL();
 8007f26:	f000 fcbd 	bl	80088a4 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8007f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8007f94 <prvAddNewTaskToReadyList+0xf4>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	b173      	cbz	r3, 8007f4e <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f30:	6833      	ldr	r3, [r6, #0]
 8007f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f34:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d209      	bcs.n	8007f4e <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 8007f3a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f42:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007f46:	f3bf 8f4f 	dsb	sy
 8007f4a:	f3bf 8f6f 	isb	sy
}
 8007f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8007f52:	4b10      	ldr	r3, [pc, #64]	@ (8007f94 <prvAddNewTaskToReadyList+0xf4>)
 8007f54:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f56:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8007f58:	2a00      	cmp	r2, #0
 8007f5a:	d1d3      	bne.n	8007f04 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f5c:	6832      	ldr	r2, [r6, #0]
 8007f5e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007f60:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8007f62:	bf98      	it	ls
 8007f64:	6034      	strls	r4, [r6, #0]
 8007f66:	e7cd      	b.n	8007f04 <prvAddNewTaskToReadyList+0x64>
 8007f68:	20002910 	.word	0x20002910
 8007f6c:	20002a10 	.word	0x20002a10
 8007f70:	20002984 	.word	0x20002984
 8007f74:	2000295c 	.word	0x2000295c
 8007f78:	20002940 	.word	0x20002940
 8007f7c:	2000292c 	.word	0x2000292c
 8007f80:	20002914 	.word	0x20002914
 8007f84:	20002958 	.word	0x20002958
 8007f88:	20002954 	.word	0x20002954
 8007f8c:	200028f4 	.word	0x200028f4
 8007f90:	20002908 	.word	0x20002908
 8007f94:	20002904 	.word	0x20002904
 8007f98:	20002970 	.word	0x20002970

08007f9c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8008008 <prvAddCurrentTaskToDelayedList+0x6c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fa0:	4d1a      	ldr	r5, [pc, #104]	@ (800800c <prvAddCurrentTaskToDelayedList+0x70>)
const TickType_t xConstTickCount = xTickCount;
 8007fa2:	681c      	ldr	r4, [r3, #0]
{
 8007fa4:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fa6:	6828      	ldr	r0, [r5, #0]
 8007fa8:	3004      	adds	r0, #4
{
 8007faa:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fac:	f7ff fc7f 	bl	80078ae <uxListRemove>
 8007fb0:	b940      	cbnz	r0, 8007fc4 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007fb2:	682a      	ldr	r2, [r5, #0]
 8007fb4:	4916      	ldr	r1, [pc, #88]	@ (8008010 <prvAddCurrentTaskToDelayedList+0x74>)
 8007fb6:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8007fb8:	680b      	ldr	r3, [r1, #0]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	4082      	lsls	r2, r0
 8007fbe:	ea23 0302 	bic.w	r3, r3, r2
 8007fc2:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007fc4:	1c73      	adds	r3, r6, #1
 8007fc6:	d107      	bne.n	8007fd8 <prvAddCurrentTaskToDelayedList+0x3c>
 8007fc8:	b137      	cbz	r7, 8007fd8 <prvAddCurrentTaskToDelayedList+0x3c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fca:	6829      	ldr	r1, [r5, #0]
 8007fcc:	4811      	ldr	r0, [pc, #68]	@ (8008014 <prvAddCurrentTaskToDelayedList+0x78>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007fce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fd2:	3104      	adds	r1, #4
 8007fd4:	f7ff bc49 	b.w	800786a <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007fd8:	682b      	ldr	r3, [r5, #0]
 8007fda:	19a4      	adds	r4, r4, r6
 8007fdc:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007fde:	d307      	bcc.n	8007ff0 <prvAddCurrentTaskToDelayedList+0x54>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8008018 <prvAddCurrentTaskToDelayedList+0x7c>)
 8007fe2:	6818      	ldr	r0, [r3, #0]
 8007fe4:	6829      	ldr	r1, [r5, #0]
}
 8007fe6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fea:	3104      	adds	r1, #4
 8007fec:	f7ff bc48 	b.w	8007880 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800801c <prvAddCurrentTaskToDelayedList+0x80>)
 8007ff2:	6818      	ldr	r0, [r3, #0]
 8007ff4:	6829      	ldr	r1, [r5, #0]
 8007ff6:	3104      	adds	r1, #4
 8007ff8:	f7ff fc42 	bl	8007880 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007ffc:	4b08      	ldr	r3, [pc, #32]	@ (8008020 <prvAddCurrentTaskToDelayedList+0x84>)
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8008002:	bf88      	it	hi
 8008004:	601c      	strhi	r4, [r3, #0]
}
 8008006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008008:	2000290c 	.word	0x2000290c
 800800c:	20002a10 	.word	0x20002a10
 8008010:	20002908 	.word	0x20002908
 8008014:	20002914 	.word	0x20002914
 8008018:	20002954 	.word	0x20002954
 800801c:	20002958 	.word	0x20002958
 8008020:	200028f0 	.word	0x200028f0

08008024 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008024:	4a06      	ldr	r2, [pc, #24]	@ (8008040 <prvResetNextTaskUnblockTime+0x1c>)
 8008026:	6813      	ldr	r3, [r2, #0]
 8008028:	6819      	ldr	r1, [r3, #0]
 800802a:	4b06      	ldr	r3, [pc, #24]	@ (8008044 <prvResetNextTaskUnblockTime+0x20>)
 800802c:	b919      	cbnz	r1, 8008036 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 800802e:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008032:	601a      	str	r2, [r3, #0]
}
 8008034:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008036:	6812      	ldr	r2, [r2, #0]
 8008038:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800803a:	68d2      	ldr	r2, [r2, #12]
 800803c:	6852      	ldr	r2, [r2, #4]
 800803e:	e7f8      	b.n	8008032 <prvResetNextTaskUnblockTime+0xe>
 8008040:	20002958 	.word	0x20002958
 8008044:	200028f0 	.word	0x200028f0

08008048 <prvDeleteTCB>:
	{
 8008048:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800804a:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
	{
 800804e:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008050:	b93b      	cbnz	r3, 8008062 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8008052:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008054:	f000 fdfe 	bl	8008c54 <vPortFree>
				vPortFree( pxTCB );
 8008058:	4620      	mov	r0, r4
	}
 800805a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800805e:	f000 bdf9 	b.w	8008c54 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008062:	2b01      	cmp	r3, #1
 8008064:	d0f9      	beq.n	800805a <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008066:	2b02      	cmp	r3, #2
 8008068:	d008      	beq.n	800807c <prvDeleteTCB+0x34>
	__asm volatile
 800806a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806e:	f383 8811 	msr	BASEPRI, r3
 8008072:	f3bf 8f6f 	isb	sy
 8008076:	f3bf 8f4f 	dsb	sy
 800807a:	e7fe      	b.n	800807a <prvDeleteTCB+0x32>
	}
 800807c:	bd10      	pop	{r4, pc}
	...

08008080 <prvIdleTask>:
{
 8008080:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008082:	4c13      	ldr	r4, [pc, #76]	@ (80080d0 <prvIdleTask+0x50>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008084:	4f13      	ldr	r7, [pc, #76]	@ (80080d4 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8008086:	4d14      	ldr	r5, [pc, #80]	@ (80080d8 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008088:	6823      	ldr	r3, [r4, #0]
 800808a:	b973      	cbnz	r3, 80080aa <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800808c:	4b13      	ldr	r3, [pc, #76]	@ (80080dc <prvIdleTask+0x5c>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d9f8      	bls.n	8008086 <prvIdleTask+0x6>
				taskYIELD();
 8008094:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008098:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800809c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80080a0:	f3bf 8f4f 	dsb	sy
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	e7ed      	b.n	8008086 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 80080aa:	f000 fbdb 	bl	8008864 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080b2:	1d30      	adds	r0, r6, #4
 80080b4:	f7ff fbfb 	bl	80078ae <uxListRemove>
				--uxCurrentNumberOfTasks;
 80080b8:	682b      	ldr	r3, [r5, #0]
 80080ba:	3b01      	subs	r3, #1
 80080bc:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	3b01      	subs	r3, #1
 80080c2:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80080c4:	f000 fbee 	bl	80088a4 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80080c8:	4630      	mov	r0, r6
 80080ca:	f7ff ffbd 	bl	8008048 <prvDeleteTCB>
 80080ce:	e7db      	b.n	8008088 <prvIdleTask+0x8>
 80080d0:	20002928 	.word	0x20002928
 80080d4:	2000292c 	.word	0x2000292c
 80080d8:	20002910 	.word	0x20002910
 80080dc:	20002984 	.word	0x20002984

080080e0 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80080e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080e4:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	@ 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80080e8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80080ec:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 80080ee:	3a01      	subs	r2, #1
 80080f0:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80080f4:	4699      	mov	r9, r3
 80080f6:	4607      	mov	r7, r0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80080f8:	1e4b      	subs	r3, r1, #1
 80080fa:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080fe:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8008102:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008104:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8008108:	f802 0f01 	strb.w	r0, [r2, #1]!
		if( pcName[ x ] == 0x00 )
 800810c:	b108      	cbz	r0, 8008112 <prvInitialiseNewTask.constprop.0+0x32>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800810e:	428b      	cmp	r3, r1
 8008110:	d1f8      	bne.n	8008104 <prvInitialiseNewTask.constprop.0+0x24>
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008112:	9d08      	ldr	r5, [sp, #32]
 8008114:	2d06      	cmp	r5, #6
 8008116:	bf28      	it	cs
 8008118:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800811a:	f04f 0a00 	mov.w	sl, #0
		pxNewTCB->uxMutexesHeld = 0;
 800811e:	e9c4 5a11 	strd	r5, sl, [r4, #68]	@ 0x44
	pxNewTCB->uxPriority = uxPriority;
 8008122:	62e5      	str	r5, [r4, #44]	@ 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008124:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008126:	f884 a043 	strb.w	sl, [r4, #67]	@ 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800812a:	f7ff fb9b 	bl	8007864 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800812e:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008132:	f104 0018 	add.w	r0, r4, #24
 8008136:	f7ff fb95 	bl	8007864 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800813a:	f8c4 a04c 	str.w	sl, [r4, #76]	@ 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800813e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008140:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008142:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008144:	f884 a050 	strb.w	sl, [r4, #80]	@ 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008148:	464a      	mov	r2, r9
 800814a:	4639      	mov	r1, r7
 800814c:	4630      	mov	r0, r6
 800814e:	f000 fb61 	bl	8008814 <pxPortInitialiseStack>
 8008152:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8008154:	f1b8 0f00 	cmp.w	r8, #0
 8008158:	d001      	beq.n	800815e <prvInitialiseNewTask.constprop.0+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800815a:	f8c8 4000 	str.w	r4, [r8]
}
 800815e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008162 <xTaskCreateStatic>:
	{
 8008162:	b570      	push	{r4, r5, r6, lr}
 8008164:	b086      	sub	sp, #24
 8008166:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800816a:	b945      	cbnz	r5, 800817e <xTaskCreateStatic+0x1c>
 800816c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	e7fe      	b.n	800817c <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800817e:	b944      	cbnz	r4, 8008192 <xTaskCreateStatic+0x30>
 8008180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	e7fe      	b.n	8008190 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008192:	2654      	movs	r6, #84	@ 0x54
 8008194:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008196:	9e05      	ldr	r6, [sp, #20]
 8008198:	2e54      	cmp	r6, #84	@ 0x54
 800819a:	d008      	beq.n	80081ae <xTaskCreateStatic+0x4c>
 800819c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a0:	f383 8811 	msr	BASEPRI, r3
 80081a4:	f3bf 8f6f 	isb	sy
 80081a8:	f3bf 8f4f 	dsb	sy
 80081ac:	e7fe      	b.n	80081ac <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80081ae:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80081b0:	2502      	movs	r5, #2
 80081b2:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80081b6:	ad04      	add	r5, sp, #16
 80081b8:	9501      	str	r5, [sp, #4]
 80081ba:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80081bc:	9402      	str	r4, [sp, #8]
 80081be:	9500      	str	r5, [sp, #0]
 80081c0:	f7ff ff8e 	bl	80080e0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80081c4:	4620      	mov	r0, r4
 80081c6:	f7ff fe6b 	bl	8007ea0 <prvAddNewTaskToReadyList>
	}
 80081ca:	9804      	ldr	r0, [sp, #16]
 80081cc:	b006      	add	sp, #24
 80081ce:	bd70      	pop	{r4, r5, r6, pc}

080081d0 <xTaskCreate>:
	{
 80081d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081d4:	4607      	mov	r7, r0
 80081d6:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081d8:	0090      	lsls	r0, r2, #2
	{
 80081da:	4688      	mov	r8, r1
 80081dc:	4616      	mov	r6, r2
 80081de:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081e0:	f000 fca6 	bl	8008b30 <pvPortMalloc>
			if( pxStack != NULL )
 80081e4:	4605      	mov	r5, r0
 80081e6:	b920      	cbnz	r0, 80081f2 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081e8:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80081ec:	b005      	add	sp, #20
 80081ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80081f2:	2054      	movs	r0, #84	@ 0x54
 80081f4:	f000 fc9c 	bl	8008b30 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80081f8:	4604      	mov	r4, r0
 80081fa:	b198      	cbz	r0, 8008224 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80081fc:	2300      	movs	r3, #0
 80081fe:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008202:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 8008204:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008206:	9301      	str	r3, [sp, #4]
 8008208:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800820a:	9002      	str	r0, [sp, #8]
 800820c:	9300      	str	r3, [sp, #0]
 800820e:	4632      	mov	r2, r6
 8008210:	464b      	mov	r3, r9
 8008212:	4641      	mov	r1, r8
 8008214:	4638      	mov	r0, r7
 8008216:	f7ff ff63 	bl	80080e0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800821a:	4620      	mov	r0, r4
 800821c:	f7ff fe40 	bl	8007ea0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008220:	2001      	movs	r0, #1
 8008222:	e7e3      	b.n	80081ec <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8008224:	4628      	mov	r0, r5
 8008226:	f000 fd15 	bl	8008c54 <vPortFree>
		if( pxNewTCB != NULL )
 800822a:	e7dd      	b.n	80081e8 <xTaskCreate+0x18>

0800822c <vTaskStartScheduler>:
{
 800822c:	b510      	push	{r4, lr}
 800822e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008230:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008232:	aa07      	add	r2, sp, #28
 8008234:	a906      	add	r1, sp, #24
 8008236:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008238:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800823c:	f7fa fcd4 	bl	8002be8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008240:	9b05      	ldr	r3, [sp, #20]
 8008242:	9302      	str	r3, [sp, #8]
 8008244:	9b06      	ldr	r3, [sp, #24]
 8008246:	9a07      	ldr	r2, [sp, #28]
 8008248:	490f      	ldr	r1, [pc, #60]	@ (8008288 <vTaskStartScheduler+0x5c>)
 800824a:	4810      	ldr	r0, [pc, #64]	@ (800828c <vTaskStartScheduler+0x60>)
 800824c:	e9cd 4300 	strd	r4, r3, [sp]
 8008250:	4623      	mov	r3, r4
 8008252:	f7ff ff86 	bl	8008162 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8008256:	b1a8      	cbz	r0, 8008284 <vTaskStartScheduler+0x58>
 8008258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800825c:	f383 8811 	msr	BASEPRI, r3
 8008260:	f3bf 8f6f 	isb	sy
 8008264:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8008268:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <vTaskStartScheduler+0x64>)
 800826a:	f04f 32ff 	mov.w	r2, #4294967295
 800826e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008270:	4b08      	ldr	r3, [pc, #32]	@ (8008294 <vTaskStartScheduler+0x68>)
 8008272:	2201      	movs	r2, #1
 8008274:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008276:	4b08      	ldr	r3, [pc, #32]	@ (8008298 <vTaskStartScheduler+0x6c>)
 8008278:	601c      	str	r4, [r3, #0]
}
 800827a:	b008      	add	sp, #32
 800827c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008280:	f000 bb80 	b.w	8008984 <xPortStartScheduler>
}
 8008284:	b008      	add	sp, #32
 8008286:	bd10      	pop	{r4, pc}
 8008288:	0800ff1d 	.word	0x0800ff1d
 800828c:	08008081 	.word	0x08008081
 8008290:	200028f0 	.word	0x200028f0
 8008294:	20002904 	.word	0x20002904
 8008298:	2000290c 	.word	0x2000290c

0800829c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800829c:	4a02      	ldr	r2, [pc, #8]	@ (80082a8 <vTaskSuspendAll+0xc>)
 800829e:	6813      	ldr	r3, [r2, #0]
 80082a0:	3301      	adds	r3, #1
 80082a2:	6013      	str	r3, [r2, #0]
}
 80082a4:	4770      	bx	lr
 80082a6:	bf00      	nop
 80082a8:	200028ec 	.word	0x200028ec

080082ac <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ac:	4b40      	ldr	r3, [pc, #256]	@ (80083b0 <xTaskIncrementTick+0x104>)
 80082ae:	681b      	ldr	r3, [r3, #0]
{
 80082b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d174      	bne.n	80083a2 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80082b8:	4b3e      	ldr	r3, [pc, #248]	@ (80083b4 <xTaskIncrementTick+0x108>)
 80082ba:	681c      	ldr	r4, [r3, #0]
 80082bc:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80082be:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80082c0:	b9bc      	cbnz	r4, 80082f2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80082c2:	4b3d      	ldr	r3, [pc, #244]	@ (80083b8 <xTaskIncrementTick+0x10c>)
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	6812      	ldr	r2, [r2, #0]
 80082c8:	b142      	cbz	r2, 80082dc <xTaskIncrementTick+0x30>
 80082ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	e7fe      	b.n	80082da <xTaskIncrementTick+0x2e>
 80082dc:	4a37      	ldr	r2, [pc, #220]	@ (80083bc <xTaskIncrementTick+0x110>)
 80082de:	6819      	ldr	r1, [r3, #0]
 80082e0:	6810      	ldr	r0, [r2, #0]
 80082e2:	6018      	str	r0, [r3, #0]
 80082e4:	6011      	str	r1, [r2, #0]
 80082e6:	4a36      	ldr	r2, [pc, #216]	@ (80083c0 <xTaskIncrementTick+0x114>)
 80082e8:	6813      	ldr	r3, [r2, #0]
 80082ea:	3301      	adds	r3, #1
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	f7ff fe99 	bl	8008024 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082f2:	4d34      	ldr	r5, [pc, #208]	@ (80083c4 <xTaskIncrementTick+0x118>)
 80082f4:	4e34      	ldr	r6, [pc, #208]	@ (80083c8 <xTaskIncrementTick+0x11c>)
 80082f6:	682b      	ldr	r3, [r5, #0]
 80082f8:	4f34      	ldr	r7, [pc, #208]	@ (80083cc <xTaskIncrementTick+0x120>)
 80082fa:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 80082fc:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008300:	d911      	bls.n	8008326 <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008306:	2114      	movs	r1, #20
 8008308:	434a      	muls	r2, r1
 800830a:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 800830c:	2a02      	cmp	r2, #2
 800830e:	bf28      	it	cs
 8008310:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8008314:	4a2e      	ldr	r2, [pc, #184]	@ (80083d0 <xTaskIncrementTick+0x124>)
 8008316:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8008318:	2a00      	cmp	r2, #0
}
 800831a:	bf0c      	ite	eq
 800831c:	4658      	moveq	r0, fp
 800831e:	2001      	movne	r0, #1
 8008320:	b003      	add	sp, #12
 8008322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008326:	f8df a090 	ldr.w	sl, [pc, #144]	@ 80083b8 <xTaskIncrementTick+0x10c>
					prvAddTaskToReadyList( pxTCB );
 800832a:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 80083d8 <xTaskIncrementTick+0x12c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800832e:	f8da 2000 	ldr.w	r2, [sl]
 8008332:	6812      	ldr	r2, [r2, #0]
 8008334:	b91a      	cbnz	r2, 800833e <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008336:	f04f 32ff 	mov.w	r2, #4294967295
 800833a:	602a      	str	r2, [r5, #0]
					break;
 800833c:	e7e1      	b.n	8008302 <xTaskIncrementTick+0x56>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800833e:	f8da 2000 	ldr.w	r2, [sl]
 8008342:	68d2      	ldr	r2, [r2, #12]
 8008344:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008348:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 800834c:	428c      	cmp	r4, r1
 800834e:	d201      	bcs.n	8008354 <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 8008350:	6029      	str	r1, [r5, #0]
						break;
 8008352:	e7d6      	b.n	8008302 <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008354:	f108 0304 	add.w	r3, r8, #4
 8008358:	4618      	mov	r0, r3
 800835a:	9301      	str	r3, [sp, #4]
 800835c:	f7ff faa7 	bl	80078ae <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008360:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8008364:	b119      	cbz	r1, 800836e <xTaskIncrementTick+0xc2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008366:	f108 0018 	add.w	r0, r8, #24
 800836a:	f7ff faa0 	bl	80078ae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800836e:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8008372:	f8d9 3000 	ldr.w	r3, [r9]
 8008376:	2201      	movs	r2, #1
 8008378:	fa02 f100 	lsl.w	r1, r2, r0
 800837c:	4319      	orrs	r1, r3
 800837e:	f04f 0c14 	mov.w	ip, #20
 8008382:	f8c9 1000 	str.w	r1, [r9]
 8008386:	fb0c 6000 	mla	r0, ip, r0, r6
 800838a:	9901      	ldr	r1, [sp, #4]
 800838c:	f7ff fa6d 	bl	800786a <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008390:	6838      	ldr	r0, [r7, #0]
 8008392:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 8008396:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8008398:	4291      	cmp	r1, r2
 800839a:	bf28      	it	cs
 800839c:	f04f 0b01 	movcs.w	fp, #1
 80083a0:	e7c5      	b.n	800832e <xTaskIncrementTick+0x82>
		++uxPendedTicks;
 80083a2:	4a0c      	ldr	r2, [pc, #48]	@ (80083d4 <xTaskIncrementTick+0x128>)
 80083a4:	6813      	ldr	r3, [r2, #0]
 80083a6:	3301      	adds	r3, #1
 80083a8:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80083aa:	f04f 0b00 	mov.w	fp, #0
 80083ae:	e7b1      	b.n	8008314 <xTaskIncrementTick+0x68>
 80083b0:	200028ec 	.word	0x200028ec
 80083b4:	2000290c 	.word	0x2000290c
 80083b8:	20002958 	.word	0x20002958
 80083bc:	20002954 	.word	0x20002954
 80083c0:	200028f8 	.word	0x200028f8
 80083c4:	200028f0 	.word	0x200028f0
 80083c8:	20002984 	.word	0x20002984
 80083cc:	20002a10 	.word	0x20002a10
 80083d0:	200028fc 	.word	0x200028fc
 80083d4:	20002900 	.word	0x20002900
 80083d8:	20002908 	.word	0x20002908

080083dc <xTaskResumeAll>:
{
 80083dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80083e0:	4c31      	ldr	r4, [pc, #196]	@ (80084a8 <xTaskResumeAll+0xcc>)
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	b943      	cbnz	r3, 80083f8 <xTaskResumeAll+0x1c>
 80083e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ea:	f383 8811 	msr	BASEPRI, r3
 80083ee:	f3bf 8f6f 	isb	sy
 80083f2:	f3bf 8f4f 	dsb	sy
 80083f6:	e7fe      	b.n	80083f6 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80083f8:	f000 fa34 	bl	8008864 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	3b01      	subs	r3, #1
 8008400:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008402:	6824      	ldr	r4, [r4, #0]
 8008404:	b12c      	cbz	r4, 8008412 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8008406:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008408:	f000 fa4c 	bl	80088a4 <vPortExitCritical>
}
 800840c:	4620      	mov	r0, r4
 800840e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008412:	4b26      	ldr	r3, [pc, #152]	@ (80084ac <xTaskResumeAll+0xd0>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d0f5      	beq.n	8008406 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800841a:	4d25      	ldr	r5, [pc, #148]	@ (80084b0 <xTaskResumeAll+0xd4>)
					prvAddTaskToReadyList( pxTCB );
 800841c:	4e25      	ldr	r6, [pc, #148]	@ (80084b4 <xTaskResumeAll+0xd8>)
 800841e:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 80084c4 <xTaskResumeAll+0xe8>
 8008422:	e01f      	b.n	8008464 <xTaskResumeAll+0x88>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008424:	68eb      	ldr	r3, [r5, #12]
 8008426:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008428:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800842c:	f104 0018 	add.w	r0, r4, #24
 8008430:	f7ff fa3d 	bl	80078ae <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008434:	4648      	mov	r0, r9
 8008436:	f7ff fa3a 	bl	80078ae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800843a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800843c:	6831      	ldr	r1, [r6, #0]
 800843e:	2701      	movs	r7, #1
 8008440:	fa07 f302 	lsl.w	r3, r7, r2
 8008444:	2014      	movs	r0, #20
 8008446:	430b      	orrs	r3, r1
 8008448:	fb00 8002 	mla	r0, r0, r2, r8
 800844c:	4649      	mov	r1, r9
 800844e:	6033      	str	r3, [r6, #0]
 8008450:	f7ff fa0b 	bl	800786a <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008454:	4b18      	ldr	r3, [pc, #96]	@ (80084b8 <xTaskResumeAll+0xdc>)
 8008456:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800845c:	429a      	cmp	r2, r3
 800845e:	d301      	bcc.n	8008464 <xTaskResumeAll+0x88>
						xYieldPending = pdTRUE;
 8008460:	4b16      	ldr	r3, [pc, #88]	@ (80084bc <xTaskResumeAll+0xe0>)
 8008462:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008464:	682b      	ldr	r3, [r5, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1dc      	bne.n	8008424 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 800846a:	b10c      	cbz	r4, 8008470 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
 800846c:	f7ff fdda 	bl	8008024 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008470:	4d13      	ldr	r5, [pc, #76]	@ (80084c0 <xTaskResumeAll+0xe4>)
 8008472:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008474:	b144      	cbz	r4, 8008488 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 8008476:	4e11      	ldr	r6, [pc, #68]	@ (80084bc <xTaskResumeAll+0xe0>)
 8008478:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800847a:	f7ff ff17 	bl	80082ac <xTaskIncrementTick>
 800847e:	b100      	cbz	r0, 8008482 <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8008480:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008482:	3c01      	subs	r4, #1
 8008484:	d1f9      	bne.n	800847a <xTaskResumeAll+0x9e>
						uxPendedTicks = 0;
 8008486:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8008488:	4b0c      	ldr	r3, [pc, #48]	@ (80084bc <xTaskResumeAll+0xe0>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d0ba      	beq.n	8008406 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8008490:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008498:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80084a4:	2401      	movs	r4, #1
 80084a6:	e7af      	b.n	8008408 <xTaskResumeAll+0x2c>
 80084a8:	200028ec 	.word	0x200028ec
 80084ac:	20002910 	.word	0x20002910
 80084b0:	20002940 	.word	0x20002940
 80084b4:	20002908 	.word	0x20002908
 80084b8:	20002a10 	.word	0x20002a10
 80084bc:	200028fc 	.word	0x200028fc
 80084c0:	20002900 	.word	0x20002900
 80084c4:	20002984 	.word	0x20002984

080084c8 <vTaskDelay>:
	{
 80084c8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80084ca:	b950      	cbnz	r0, 80084e2 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80084cc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	f3bf 8f6f 	isb	sy
	}
 80084e0:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80084e2:	4b0a      	ldr	r3, [pc, #40]	@ (800850c <vTaskDelay+0x44>)
 80084e4:	6819      	ldr	r1, [r3, #0]
 80084e6:	b141      	cbz	r1, 80084fa <vTaskDelay+0x32>
 80084e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ec:	f383 8811 	msr	BASEPRI, r3
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	f3bf 8f4f 	dsb	sy
 80084f8:	e7fe      	b.n	80084f8 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80084fa:	f7ff fecf 	bl	800829c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80084fe:	f7ff fd4d 	bl	8007f9c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8008502:	f7ff ff6b 	bl	80083dc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8008506:	2800      	cmp	r0, #0
 8008508:	d0e0      	beq.n	80084cc <vTaskDelay+0x4>
 800850a:	e7e9      	b.n	80084e0 <vTaskDelay+0x18>
 800850c:	200028ec 	.word	0x200028ec

08008510 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008510:	4b17      	ldr	r3, [pc, #92]	@ (8008570 <vTaskSwitchContext+0x60>)
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	4b17      	ldr	r3, [pc, #92]	@ (8008574 <vTaskSwitchContext+0x64>)
{
 8008516:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008518:	b112      	cbz	r2, 8008520 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800851a:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800851c:	601a      	str	r2, [r3, #0]
}
 800851e:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8008520:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008522:	4b15      	ldr	r3, [pc, #84]	@ (8008578 <vTaskSwitchContext+0x68>)
 8008524:	681a      	ldr	r2, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008526:	fab2 f282 	clz	r2, r2
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	f1c2 021f 	rsb	r2, r2, #31
 8008530:	2314      	movs	r3, #20
 8008532:	4912      	ldr	r1, [pc, #72]	@ (800857c <vTaskSwitchContext+0x6c>)
 8008534:	4353      	muls	r3, r2
 8008536:	18c8      	adds	r0, r1, r3
 8008538:	58cc      	ldr	r4, [r1, r3]
 800853a:	b944      	cbnz	r4, 800854e <vTaskSwitchContext+0x3e>
	__asm volatile
 800853c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008540:	f383 8811 	msr	BASEPRI, r3
 8008544:	f3bf 8f6f 	isb	sy
 8008548:	f3bf 8f4f 	dsb	sy
 800854c:	e7fe      	b.n	800854c <vTaskSwitchContext+0x3c>
 800854e:	6844      	ldr	r4, [r0, #4]
 8008550:	3308      	adds	r3, #8
 8008552:	6864      	ldr	r4, [r4, #4]
 8008554:	6044      	str	r4, [r0, #4]
 8008556:	440b      	add	r3, r1
 8008558:	429c      	cmp	r4, r3
 800855a:	bf04      	itt	eq
 800855c:	6863      	ldreq	r3, [r4, #4]
 800855e:	6043      	streq	r3, [r0, #4]
 8008560:	2314      	movs	r3, #20
 8008562:	fb03 1102 	mla	r1, r3, r2, r1
 8008566:	684b      	ldr	r3, [r1, #4]
 8008568:	68da      	ldr	r2, [r3, #12]
 800856a:	4b05      	ldr	r3, [pc, #20]	@ (8008580 <vTaskSwitchContext+0x70>)
 800856c:	e7d6      	b.n	800851c <vTaskSwitchContext+0xc>
 800856e:	bf00      	nop
 8008570:	200028ec 	.word	0x200028ec
 8008574:	200028fc 	.word	0x200028fc
 8008578:	20002908 	.word	0x20002908
 800857c:	20002984 	.word	0x20002984
 8008580:	20002a10 	.word	0x20002a10

08008584 <vTaskPlaceOnEventList>:
{
 8008584:	b510      	push	{r4, lr}
 8008586:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8008588:	b940      	cbnz	r0, 800859c <vTaskPlaceOnEventList+0x18>
 800858a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858e:	f383 8811 	msr	BASEPRI, r3
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	f3bf 8f4f 	dsb	sy
 800859a:	e7fe      	b.n	800859a <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800859c:	4b05      	ldr	r3, [pc, #20]	@ (80085b4 <vTaskPlaceOnEventList+0x30>)
 800859e:	6819      	ldr	r1, [r3, #0]
 80085a0:	3118      	adds	r1, #24
 80085a2:	f7ff f96d 	bl	8007880 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80085a6:	4620      	mov	r0, r4
 80085a8:	2101      	movs	r1, #1
}
 80085aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80085ae:	f7ff bcf5 	b.w	8007f9c <prvAddCurrentTaskToDelayedList>
 80085b2:	bf00      	nop
 80085b4:	20002a10 	.word	0x20002a10

080085b8 <xTaskRemoveFromEventList>:
{
 80085b8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80085ba:	68c3      	ldr	r3, [r0, #12]
 80085bc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80085be:	b944      	cbnz	r4, 80085d2 <xTaskRemoveFromEventList+0x1a>
 80085c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c4:	f383 8811 	msr	BASEPRI, r3
 80085c8:	f3bf 8f6f 	isb	sy
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	e7fe      	b.n	80085d0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80085d2:	f104 0518 	add.w	r5, r4, #24
 80085d6:	4628      	mov	r0, r5
 80085d8:	f7ff f969 	bl	80078ae <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085dc:	4b11      	ldr	r3, [pc, #68]	@ (8008624 <xTaskRemoveFromEventList+0x6c>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	b9e3      	cbnz	r3, 800861c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085e2:	1d25      	adds	r5, r4, #4
 80085e4:	4628      	mov	r0, r5
 80085e6:	f7ff f962 	bl	80078ae <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085ea:	490f      	ldr	r1, [pc, #60]	@ (8008628 <xTaskRemoveFromEventList+0x70>)
 80085ec:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80085ee:	6808      	ldr	r0, [r1, #0]
 80085f0:	2301      	movs	r3, #1
 80085f2:	4093      	lsls	r3, r2
 80085f4:	4303      	orrs	r3, r0
 80085f6:	600b      	str	r3, [r1, #0]
 80085f8:	4b0c      	ldr	r3, [pc, #48]	@ (800862c <xTaskRemoveFromEventList+0x74>)
 80085fa:	2014      	movs	r0, #20
 80085fc:	4629      	mov	r1, r5
 80085fe:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008602:	f7ff f932 	bl	800786a <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008606:	4b0a      	ldr	r3, [pc, #40]	@ (8008630 <xTaskRemoveFromEventList+0x78>)
 8008608:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800860e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8008610:	bf83      	ittte	hi
 8008612:	4b08      	ldrhi	r3, [pc, #32]	@ (8008634 <xTaskRemoveFromEventList+0x7c>)
 8008614:	2001      	movhi	r0, #1
 8008616:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8008618:	2000      	movls	r0, #0
}
 800861a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800861c:	4806      	ldr	r0, [pc, #24]	@ (8008638 <xTaskRemoveFromEventList+0x80>)
 800861e:	4629      	mov	r1, r5
 8008620:	e7ef      	b.n	8008602 <xTaskRemoveFromEventList+0x4a>
 8008622:	bf00      	nop
 8008624:	200028ec 	.word	0x200028ec
 8008628:	20002908 	.word	0x20002908
 800862c:	20002984 	.word	0x20002984
 8008630:	20002a10 	.word	0x20002a10
 8008634:	200028fc 	.word	0x200028fc
 8008638:	20002940 	.word	0x20002940

0800863c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800863c:	4b03      	ldr	r3, [pc, #12]	@ (800864c <vTaskInternalSetTimeOutState+0x10>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008642:	4b03      	ldr	r3, [pc, #12]	@ (8008650 <vTaskInternalSetTimeOutState+0x14>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	6043      	str	r3, [r0, #4]
}
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	200028f8 	.word	0x200028f8
 8008650:	2000290c 	.word	0x2000290c

08008654 <xTaskCheckForTimeOut>:
{
 8008654:	b570      	push	{r4, r5, r6, lr}
 8008656:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8008658:	4605      	mov	r5, r0
 800865a:	b940      	cbnz	r0, 800866e <xTaskCheckForTimeOut+0x1a>
 800865c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	e7fe      	b.n	800866c <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800866e:	b941      	cbnz	r1, 8008682 <xTaskCheckForTimeOut+0x2e>
 8008670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008674:	f383 8811 	msr	BASEPRI, r3
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	e7fe      	b.n	8008680 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8008682:	f000 f8ef 	bl	8008864 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8008686:	4b0f      	ldr	r3, [pc, #60]	@ (80086c4 <xTaskCheckForTimeOut+0x70>)
 8008688:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	1c5a      	adds	r2, r3, #1
 800868e:	d010      	beq.n	80086b2 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008690:	480d      	ldr	r0, [pc, #52]	@ (80086c8 <xTaskCheckForTimeOut+0x74>)
 8008692:	682e      	ldr	r6, [r5, #0]
 8008694:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008696:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008698:	4286      	cmp	r6, r0
 800869a:	d001      	beq.n	80086a0 <xTaskCheckForTimeOut+0x4c>
 800869c:	428a      	cmp	r2, r1
 800869e:	d90f      	bls.n	80086c0 <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086a0:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80086a2:	4283      	cmp	r3, r0
 80086a4:	d90a      	bls.n	80086bc <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 80086a6:	1a5b      	subs	r3, r3, r1
 80086a8:	4413      	add	r3, r2
 80086aa:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80086ac:	4628      	mov	r0, r5
 80086ae:	f7ff ffc5 	bl	800863c <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 80086b2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80086b4:	f000 f8f6 	bl	80088a4 <vPortExitCritical>
}
 80086b8:	4620      	mov	r0, r4
 80086ba:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 80086bc:	2300      	movs	r3, #0
 80086be:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80086c0:	2401      	movs	r4, #1
 80086c2:	e7f7      	b.n	80086b4 <xTaskCheckForTimeOut+0x60>
 80086c4:	2000290c 	.word	0x2000290c
 80086c8:	200028f8 	.word	0x200028f8

080086cc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80086cc:	4b01      	ldr	r3, [pc, #4]	@ (80086d4 <vTaskMissedYield+0x8>)
 80086ce:	2201      	movs	r2, #1
 80086d0:	601a      	str	r2, [r3, #0]
}
 80086d2:	4770      	bx	lr
 80086d4:	200028fc 	.word	0x200028fc

080086d8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80086d8:	4b05      	ldr	r3, [pc, #20]	@ (80086f0 <xTaskGetSchedulerState+0x18>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	b133      	cbz	r3, 80086ec <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086de:	4b05      	ldr	r3, [pc, #20]	@ (80086f4 <xTaskGetSchedulerState+0x1c>)
 80086e0:	6818      	ldr	r0, [r3, #0]
 80086e2:	fab0 f080 	clz	r0, r0
 80086e6:	0940      	lsrs	r0, r0, #5
 80086e8:	0040      	lsls	r0, r0, #1
 80086ea:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80086ec:	2001      	movs	r0, #1
	}
 80086ee:	4770      	bx	lr
 80086f0:	20002904 	.word	0x20002904
 80086f4:	200028ec 	.word	0x200028ec

080086f8 <xTaskPriorityDisinherit>:
	{
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80086fa:	4604      	mov	r4, r0
 80086fc:	b908      	cbnz	r0, 8008702 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80086fe:	2000      	movs	r0, #0
	}
 8008700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8008702:	4b22      	ldr	r3, [pc, #136]	@ (800878c <xTaskPriorityDisinherit+0x94>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4283      	cmp	r3, r0
 8008708:	d008      	beq.n	800871c <xTaskPriorityDisinherit+0x24>
 800870a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800870e:	f383 8811 	msr	BASEPRI, r3
 8008712:	f3bf 8f6f 	isb	sy
 8008716:	f3bf 8f4f 	dsb	sy
 800871a:	e7fe      	b.n	800871a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800871c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800871e:	b943      	cbnz	r3, 8008732 <xTaskPriorityDisinherit+0x3a>
 8008720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008724:	f383 8811 	msr	BASEPRI, r3
 8008728:	f3bf 8f6f 	isb	sy
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	e7fe      	b.n	8008730 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008732:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008734:	6c42      	ldr	r2, [r0, #68]	@ 0x44
			( pxTCB->uxMutexesHeld )--;
 8008736:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008738:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800873a:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800873c:	d0df      	beq.n	80086fe <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1dd      	bne.n	80086fe <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008742:	1d06      	adds	r6, r0, #4
 8008744:	4630      	mov	r0, r6
 8008746:	f7ff f8b2 	bl	80078ae <uxListRemove>
 800874a:	4f11      	ldr	r7, [pc, #68]	@ (8008790 <xTaskPriorityDisinherit+0x98>)
 800874c:	4a11      	ldr	r2, [pc, #68]	@ (8008794 <xTaskPriorityDisinherit+0x9c>)
 800874e:	b950      	cbnz	r0, 8008766 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008750:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008752:	2314      	movs	r3, #20
 8008754:	434b      	muls	r3, r1
 8008756:	58fb      	ldr	r3, [r7, r3]
 8008758:	b92b      	cbnz	r3, 8008766 <xTaskPriorityDisinherit+0x6e>
 800875a:	6813      	ldr	r3, [r2, #0]
 800875c:	2501      	movs	r5, #1
 800875e:	408d      	lsls	r5, r1
 8008760:	ea23 0305 	bic.w	r3, r3, r5
 8008764:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008766:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8008768:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800876a:	f1c3 0107 	rsb	r1, r3, #7
 800876e:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8008770:	6811      	ldr	r1, [r2, #0]
 8008772:	2401      	movs	r4, #1
 8008774:	fa04 f503 	lsl.w	r5, r4, r3
 8008778:	2014      	movs	r0, #20
 800877a:	430d      	orrs	r5, r1
 800877c:	fb00 7003 	mla	r0, r0, r3, r7
 8008780:	4631      	mov	r1, r6
 8008782:	6015      	str	r5, [r2, #0]
 8008784:	f7ff f871 	bl	800786a <vListInsertEnd>
					xReturn = pdTRUE;
 8008788:	4620      	mov	r0, r4
		return xReturn;
 800878a:	e7b9      	b.n	8008700 <xTaskPriorityDisinherit+0x8>
 800878c:	20002a10 	.word	0x20002a10
 8008790:	20002984 	.word	0x20002984
 8008794:	20002908 	.word	0x20002908

08008798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008798:	4808      	ldr	r0, [pc, #32]	@ (80087bc <prvPortStartFirstTask+0x24>)
 800879a:	6800      	ldr	r0, [r0, #0]
 800879c:	6800      	ldr	r0, [r0, #0]
 800879e:	f380 8808 	msr	MSP, r0
 80087a2:	f04f 0000 	mov.w	r0, #0
 80087a6:	f380 8814 	msr	CONTROL, r0
 80087aa:	b662      	cpsie	i
 80087ac:	b661      	cpsie	f
 80087ae:	f3bf 8f4f 	dsb	sy
 80087b2:	f3bf 8f6f 	isb	sy
 80087b6:	df00      	svc	0
 80087b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80087ba:	0000      	.short	0x0000
 80087bc:	e000ed08 	.word	0xe000ed08

080087c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80087c0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80087d0 <vPortEnableVFP+0x10>
 80087c4:	6801      	ldr	r1, [r0, #0]
 80087c6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80087ca:	6001      	str	r1, [r0, #0]
 80087cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087ce:	0000      	.short	0x0000
 80087d0:	e000ed88 	.word	0xe000ed88

080087d4 <prvTaskExitError>:
{
 80087d4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80087d6:	2300      	movs	r3, #0
 80087d8:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 80087da:	4b0d      	ldr	r3, [pc, #52]	@ (8008810 <prvTaskExitError+0x3c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	3301      	adds	r3, #1
 80087e0:	d008      	beq.n	80087f4 <prvTaskExitError+0x20>
 80087e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e6:	f383 8811 	msr	BASEPRI, r3
 80087ea:	f3bf 8f6f 	isb	sy
 80087ee:	f3bf 8f4f 	dsb	sy
 80087f2:	e7fe      	b.n	80087f2 <prvTaskExitError+0x1e>
 80087f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f8:	f383 8811 	msr	BASEPRI, r3
 80087fc:	f3bf 8f6f 	isb	sy
 8008800:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8008804:	9b01      	ldr	r3, [sp, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0fc      	beq.n	8008804 <prvTaskExitError+0x30>
}
 800880a:	b002      	add	sp, #8
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	20000018 	.word	0x20000018

08008814 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008814:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008818:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800881c:	4b07      	ldr	r3, [pc, #28]	@ (800883c <pxPortInitialiseStack+0x28>)
 800881e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008822:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008826:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800882a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800882e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008832:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8008836:	3844      	subs	r0, #68	@ 0x44
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop
 800883c:	080087d5 	.word	0x080087d5

08008840 <SVC_Handler>:
	__asm volatile (
 8008840:	4b07      	ldr	r3, [pc, #28]	@ (8008860 <pxCurrentTCBConst2>)
 8008842:	6819      	ldr	r1, [r3, #0]
 8008844:	6808      	ldr	r0, [r1, #0]
 8008846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884a:	f380 8809 	msr	PSP, r0
 800884e:	f3bf 8f6f 	isb	sy
 8008852:	f04f 0000 	mov.w	r0, #0
 8008856:	f380 8811 	msr	BASEPRI, r0
 800885a:	4770      	bx	lr
 800885c:	f3af 8000 	nop.w

08008860 <pxCurrentTCBConst2>:
 8008860:	20002a10 	.word	0x20002a10

08008864 <vPortEnterCritical>:
 8008864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008868:	f383 8811 	msr	BASEPRI, r3
 800886c:	f3bf 8f6f 	isb	sy
 8008870:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8008874:	4a0a      	ldr	r2, [pc, #40]	@ (80088a0 <vPortEnterCritical+0x3c>)
 8008876:	6813      	ldr	r3, [r2, #0]
 8008878:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800887a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800887c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800887e:	d10e      	bne.n	800889e <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008880:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008884:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8008888:	b2db      	uxtb	r3, r3
 800888a:	b143      	cbz	r3, 800889e <vPortEnterCritical+0x3a>
 800888c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	e7fe      	b.n	800889c <vPortEnterCritical+0x38>
}
 800889e:	4770      	bx	lr
 80088a0:	20000018 	.word	0x20000018

080088a4 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80088a4:	4a08      	ldr	r2, [pc, #32]	@ (80088c8 <vPortExitCritical+0x24>)
 80088a6:	6813      	ldr	r3, [r2, #0]
 80088a8:	b943      	cbnz	r3, 80088bc <vPortExitCritical+0x18>
 80088aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ae:	f383 8811 	msr	BASEPRI, r3
 80088b2:	f3bf 8f6f 	isb	sy
 80088b6:	f3bf 8f4f 	dsb	sy
 80088ba:	e7fe      	b.n	80088ba <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80088bc:	3b01      	subs	r3, #1
 80088be:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80088c0:	b90b      	cbnz	r3, 80088c6 <vPortExitCritical+0x22>
	__asm volatile
 80088c2:	f383 8811 	msr	BASEPRI, r3
}
 80088c6:	4770      	bx	lr
 80088c8:	20000018 	.word	0x20000018
 80088cc:	00000000 	.word	0x00000000

080088d0 <PendSV_Handler>:
	__asm volatile
 80088d0:	f3ef 8009 	mrs	r0, PSP
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	4b15      	ldr	r3, [pc, #84]	@ (8008930 <pxCurrentTCBConst>)
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	f01e 0f10 	tst.w	lr, #16
 80088e0:	bf08      	it	eq
 80088e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80088e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ea:	6010      	str	r0, [r2, #0]
 80088ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80088f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80088f4:	f380 8811 	msr	BASEPRI, r0
 80088f8:	f3bf 8f4f 	dsb	sy
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f7ff fe06 	bl	8008510 <vTaskSwitchContext>
 8008904:	f04f 0000 	mov.w	r0, #0
 8008908:	f380 8811 	msr	BASEPRI, r0
 800890c:	bc09      	pop	{r0, r3}
 800890e:	6819      	ldr	r1, [r3, #0]
 8008910:	6808      	ldr	r0, [r1, #0]
 8008912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008916:	f01e 0f10 	tst.w	lr, #16
 800891a:	bf08      	it	eq
 800891c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008920:	f380 8809 	msr	PSP, r0
 8008924:	f3bf 8f6f 	isb	sy
 8008928:	4770      	bx	lr
 800892a:	bf00      	nop
 800892c:	f3af 8000 	nop.w

08008930 <pxCurrentTCBConst>:
 8008930:	20002a10 	.word	0x20002a10

08008934 <SysTick_Handler>:
{
 8008934:	b508      	push	{r3, lr}
	__asm volatile
 8008936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8008946:	f7ff fcb1 	bl	80082ac <xTaskIncrementTick>
 800894a:	b128      	cbz	r0, 8008958 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800894c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008950:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008954:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8008958:	2300      	movs	r3, #0
 800895a:	f383 8811 	msr	BASEPRI, r3
}
 800895e:	bd08      	pop	{r3, pc}

08008960 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008960:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008964:	2300      	movs	r3, #0
 8008966:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008968:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800896a:	4b05      	ldr	r3, [pc, #20]	@ (8008980 <vPortSetupTimerInterrupt+0x20>)
 800896c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	fbb3 f3f1 	udiv	r3, r3, r1
 8008976:	3b01      	subs	r3, #1
 8008978:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800897a:	2307      	movs	r3, #7
 800897c:	6113      	str	r3, [r2, #16]
}
 800897e:	4770      	bx	lr
 8008980:	2000000c 	.word	0x2000000c

08008984 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008984:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8008988:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800898a:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 800898e:	4a38      	ldr	r2, [pc, #224]	@ (8008a70 <xPortStartScheduler+0xec>)
 8008990:	4291      	cmp	r1, r2
 8008992:	d108      	bne.n	80089a6 <xPortStartScheduler+0x22>
	__asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	e7fe      	b.n	80089a4 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80089a6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80089aa:	4b32      	ldr	r3, [pc, #200]	@ (8008a74 <xPortStartScheduler+0xf0>)
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d108      	bne.n	80089c2 <xPortStartScheduler+0x3e>
 80089b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	e7fe      	b.n	80089c0 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80089c2:	4b2d      	ldr	r3, [pc, #180]	@ (8008a78 <xPortStartScheduler+0xf4>)
 80089c4:	781a      	ldrb	r2, [r3, #0]
 80089c6:	b2d2      	uxtb	r2, r2
 80089c8:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80089ca:	22ff      	movs	r2, #255	@ 0xff
 80089cc:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80089ce:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80089d0:	4a2a      	ldr	r2, [pc, #168]	@ (8008a7c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80089d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80089dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80089e0:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80089e2:	4a27      	ldr	r2, [pc, #156]	@ (8008a80 <xPortStartScheduler+0xfc>)
 80089e4:	2307      	movs	r3, #7
 80089e6:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089e8:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 80089ec:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089ee:	0609      	lsls	r1, r1, #24
 80089f0:	d40a      	bmi.n	8008a08 <xPortStartScheduler+0x84>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80089f2:	2b03      	cmp	r3, #3
 80089f4:	d011      	beq.n	8008a1a <xPortStartScheduler+0x96>
 80089f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089fa:	f383 8811 	msr	BASEPRI, r3
 80089fe:	f3bf 8f6f 	isb	sy
 8008a02:	f3bf 8f4f 	dsb	sy
 8008a06:	e7fe      	b.n	8008a06 <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a0c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008a10:	005b      	lsls	r3, r3, #1
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	f88d 3003 	strb.w	r3, [sp, #3]
 8008a18:	e7e6      	b.n	80089e8 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008a1e:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a20:	9b01      	ldr	r3, [sp, #4]
 8008a22:	4a15      	ldr	r2, [pc, #84]	@ (8008a78 <xPortStartScheduler+0xf4>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a24:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a2c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008a30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008a34:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a38:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008a3c:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008a40:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8008a44:	f7ff ff8c 	bl	8008960 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8008a48:	4b0e      	ldr	r3, [pc, #56]	@ (8008a84 <xPortStartScheduler+0x100>)
 8008a4a:	2500      	movs	r5, #0
 8008a4c:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8008a4e:	f7ff feb7 	bl	80087c0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008a52:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8008a56:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008a5a:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8008a5e:	f7ff fe9b 	bl	8008798 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008a62:	f7ff fd55 	bl	8008510 <vTaskSwitchContext>
	prvTaskExitError();
 8008a66:	f7ff feb5 	bl	80087d4 <prvTaskExitError>
}
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	b003      	add	sp, #12
 8008a6e:	bd30      	pop	{r4, r5, pc}
 8008a70:	410fc271 	.word	0x410fc271
 8008a74:	410fc270 	.word	0x410fc270
 8008a78:	e000e400 	.word	0xe000e400
 8008a7c:	20002a18 	.word	0x20002a18
 8008a80:	20002a14 	.word	0x20002a14
 8008a84:	20000018 	.word	0x20000018

08008a88 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008a88:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a8c:	2b0f      	cmp	r3, #15
 8008a8e:	d90e      	bls.n	8008aae <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a90:	4a11      	ldr	r2, [pc, #68]	@ (8008ad8 <vPortValidateInterruptPriority+0x50>)
 8008a92:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008a94:	4a11      	ldr	r2, [pc, #68]	@ (8008adc <vPortValidateInterruptPriority+0x54>)
 8008a96:	7812      	ldrb	r2, [r2, #0]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d908      	bls.n	8008aae <vPortValidateInterruptPriority+0x26>
 8008a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa0:	f383 8811 	msr	BASEPRI, r3
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	e7fe      	b.n	8008aac <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008aae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8008ae0 <vPortValidateInterruptPriority+0x58>)
 8008ab4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8008ab8:	6812      	ldr	r2, [r2, #0]
 8008aba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d908      	bls.n	8008ad4 <vPortValidateInterruptPriority+0x4c>
 8008ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac6:	f383 8811 	msr	BASEPRI, r3
 8008aca:	f3bf 8f6f 	isb	sy
 8008ace:	f3bf 8f4f 	dsb	sy
 8008ad2:	e7fe      	b.n	8008ad2 <vPortValidateInterruptPriority+0x4a>
	}
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop
 8008ad8:	e000e3f0 	.word	0xe000e3f0
 8008adc:	20002a18 	.word	0x20002a18
 8008ae0:	20002a14 	.word	0x20002a14

08008ae4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ae4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ae6:	4b10      	ldr	r3, [pc, #64]	@ (8008b28 <prvInsertBlockIntoFreeList+0x44>)
 8008ae8:	461a      	mov	r2, r3
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4283      	cmp	r3, r0
 8008aee:	d3fb      	bcc.n	8008ae8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008af0:	6854      	ldr	r4, [r2, #4]
 8008af2:	1911      	adds	r1, r2, r4
 8008af4:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008af6:	bf01      	itttt	eq
 8008af8:	6841      	ldreq	r1, [r0, #4]
 8008afa:	4610      	moveq	r0, r2
 8008afc:	1909      	addeq	r1, r1, r4
 8008afe:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b00:	6844      	ldr	r4, [r0, #4]
 8008b02:	1901      	adds	r1, r0, r4
 8008b04:	428b      	cmp	r3, r1
 8008b06:	d10c      	bne.n	8008b22 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b08:	4908      	ldr	r1, [pc, #32]	@ (8008b2c <prvInsertBlockIntoFreeList+0x48>)
 8008b0a:	6809      	ldr	r1, [r1, #0]
 8008b0c:	428b      	cmp	r3, r1
 8008b0e:	d003      	beq.n	8008b18 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b10:	6859      	ldr	r1, [r3, #4]
 8008b12:	4421      	add	r1, r4
 8008b14:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b16:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b18:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b1a:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b1c:	bf18      	it	ne
 8008b1e:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b20:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b22:	4619      	mov	r1, r3
 8008b24:	e7f8      	b.n	8008b18 <prvInsertBlockIntoFreeList+0x34>
 8008b26:	bf00      	nop
 8008b28:	20002a2c 	.word	0x20002a2c
 8008b2c:	20002a28 	.word	0x20002a28

08008b30 <pvPortMalloc>:
{
 8008b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b34:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8008b36:	f7ff fbb1 	bl	800829c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008b3a:	493f      	ldr	r1, [pc, #252]	@ (8008c38 <pvPortMalloc+0x108>)
 8008b3c:	4d3f      	ldr	r5, [pc, #252]	@ (8008c3c <pvPortMalloc+0x10c>)
 8008b3e:	680b      	ldr	r3, [r1, #0]
 8008b40:	b9fb      	cbnz	r3, 8008b82 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8008b42:	4a3f      	ldr	r2, [pc, #252]	@ (8008c40 <pvPortMalloc+0x110>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b44:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b46:	bf1c      	itt	ne
 8008b48:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b4a:	4b3e      	ldrne	r3, [pc, #248]	@ (8008c44 <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b4c:	4e3e      	ldr	r6, [pc, #248]	@ (8008c48 <pvPortMalloc+0x118>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b4e:	bf1a      	itte	ne
 8008b50:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b54:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b56:	f246 7384 	movweq	r3, #26500	@ 0x6784
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b5a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8008b5c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b5e:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8008b62:	2000      	movs	r0, #0
 8008b64:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b66:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8008b68:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008b6c:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008b6e:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8008b72:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b74:	4b35      	ldr	r3, [pc, #212]	@ (8008c4c <pvPortMalloc+0x11c>)
 8008b76:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b78:	4b35      	ldr	r3, [pc, #212]	@ (8008c50 <pvPortMalloc+0x120>)
 8008b7a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b7c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008b80:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b82:	682e      	ldr	r6, [r5, #0]
 8008b84:	4226      	tst	r6, r4
 8008b86:	d152      	bne.n	8008c2e <pvPortMalloc+0xfe>
			if( xWantedSize > 0 )
 8008b88:	2c00      	cmp	r4, #0
 8008b8a:	d043      	beq.n	8008c14 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8008b8c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b90:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b92:	bf1c      	itt	ne
 8008b94:	f023 0307 	bicne.w	r3, r3, #7
 8008b98:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d047      	beq.n	8008c2e <pvPortMalloc+0xfe>
 8008b9e:	4f2c      	ldr	r7, [pc, #176]	@ (8008c50 <pvPortMalloc+0x120>)
 8008ba0:	683c      	ldr	r4, [r7, #0]
 8008ba2:	429c      	cmp	r4, r3
 8008ba4:	d343      	bcc.n	8008c2e <pvPortMalloc+0xfe>
				pxBlock = xStart.pxNextFreeBlock;
 8008ba6:	4a28      	ldr	r2, [pc, #160]	@ (8008c48 <pvPortMalloc+0x118>)
 8008ba8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008baa:	6868      	ldr	r0, [r5, #4]
 8008bac:	4298      	cmp	r0, r3
 8008bae:	d204      	bcs.n	8008bba <pvPortMalloc+0x8a>
 8008bb0:	f8d5 c000 	ldr.w	ip, [r5]
 8008bb4:	f1bc 0f00 	cmp.w	ip, #0
 8008bb8:	d115      	bne.n	8008be6 <pvPortMalloc+0xb6>
				if( pxBlock != pxEnd )
 8008bba:	6809      	ldr	r1, [r1, #0]
 8008bbc:	42a9      	cmp	r1, r5
 8008bbe:	d036      	beq.n	8008c2e <pvPortMalloc+0xfe>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008bc0:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008bc2:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008bc6:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008bc8:	1ac2      	subs	r2, r0, r3
 8008bca:	2a10      	cmp	r2, #16
 8008bcc:	d912      	bls.n	8008bf4 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008bce:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bd0:	0741      	lsls	r1, r0, #29
 8008bd2:	d00b      	beq.n	8008bec <pvPortMalloc+0xbc>
 8008bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	e7fe      	b.n	8008be4 <pvPortMalloc+0xb4>
 8008be6:	462a      	mov	r2, r5
 8008be8:	4665      	mov	r5, ip
 8008bea:	e7de      	b.n	8008baa <pvPortMalloc+0x7a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008bec:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bee:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bf0:	f7ff ff78 	bl	8008ae4 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bf4:	4915      	ldr	r1, [pc, #84]	@ (8008c4c <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008bf6:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bf8:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008bfa:	1aa4      	subs	r4, r4, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bfc:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008bfe:	ea46 0602 	orr.w	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 8008c02:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c06:	603c      	str	r4, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c08:	bf38      	it	cc
 8008c0a:	600c      	strcc	r4, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c0c:	606e      	str	r6, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c0e:	f108 0408 	add.w	r4, r8, #8
					pxBlock->pxNextFreeBlock = NULL;
 8008c12:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8008c14:	f7ff fbe2 	bl	80083dc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c18:	0763      	lsls	r3, r4, #29
 8008c1a:	d00a      	beq.n	8008c32 <pvPortMalloc+0x102>
 8008c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c20:	f383 8811 	msr	BASEPRI, r3
 8008c24:	f3bf 8f6f 	isb	sy
 8008c28:	f3bf 8f4f 	dsb	sy
 8008c2c:	e7fe      	b.n	8008c2c <pvPortMalloc+0xfc>
void *pvReturn = NULL;
 8008c2e:	2400      	movs	r4, #0
 8008c30:	e7f0      	b.n	8008c14 <pvPortMalloc+0xe4>
}
 8008c32:	4620      	mov	r0, r4
 8008c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c38:	20002a28 	.word	0x20002a28
 8008c3c:	20002a1c 	.word	0x20002a1c
 8008c40:	20002a34 	.word	0x20002a34
 8008c44:	200091b8 	.word	0x200091b8
 8008c48:	20002a2c 	.word	0x20002a2c
 8008c4c:	20002a20 	.word	0x20002a20
 8008c50:	20002a24 	.word	0x20002a24

08008c54 <vPortFree>:
{
 8008c54:	b510      	push	{r4, lr}
	if( pv != NULL )
 8008c56:	4604      	mov	r4, r0
 8008c58:	b370      	cbz	r0, 8008cb8 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c5a:	4a18      	ldr	r2, [pc, #96]	@ (8008cbc <vPortFree+0x68>)
 8008c5c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008c60:	6812      	ldr	r2, [r2, #0]
 8008c62:	4213      	tst	r3, r2
 8008c64:	d108      	bne.n	8008c78 <vPortFree+0x24>
 8008c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	e7fe      	b.n	8008c76 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c78:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008c7c:	b141      	cbz	r1, 8008c90 <vPortFree+0x3c>
 8008c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c82:	f383 8811 	msr	BASEPRI, r3
 8008c86:	f3bf 8f6f 	isb	sy
 8008c8a:	f3bf 8f4f 	dsb	sy
 8008c8e:	e7fe      	b.n	8008c8e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008c90:	ea23 0302 	bic.w	r3, r3, r2
 8008c94:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8008c98:	f7ff fb00 	bl	800829c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008c9c:	4a08      	ldr	r2, [pc, #32]	@ (8008cc0 <vPortFree+0x6c>)
 8008c9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008ca2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ca4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ca8:	440b      	add	r3, r1
 8008caa:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008cac:	f7ff ff1a 	bl	8008ae4 <prvInsertBlockIntoFreeList>
}
 8008cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8008cb4:	f7ff bb92 	b.w	80083dc <xTaskResumeAll>
}
 8008cb8:	bd10      	pop	{r4, pc}
 8008cba:	bf00      	nop
 8008cbc:	20002a1c 	.word	0x20002a1c
 8008cc0:	20002a24 	.word	0x20002a24

08008cc4 <atoi>:
 8008cc4:	220a      	movs	r2, #10
 8008cc6:	2100      	movs	r1, #0
 8008cc8:	f000 bf44 	b.w	8009b54 <strtol>

08008ccc <malloc>:
 8008ccc:	4b02      	ldr	r3, [pc, #8]	@ (8008cd8 <malloc+0xc>)
 8008cce:	4601      	mov	r1, r0
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	f000 b82d 	b.w	8008d30 <_malloc_r>
 8008cd6:	bf00      	nop
 8008cd8:	2000019c 	.word	0x2000019c

08008cdc <free>:
 8008cdc:	4b02      	ldr	r3, [pc, #8]	@ (8008ce8 <free+0xc>)
 8008cde:	4601      	mov	r1, r0
 8008ce0:	6818      	ldr	r0, [r3, #0]
 8008ce2:	f003 bc31 	b.w	800c548 <_free_r>
 8008ce6:	bf00      	nop
 8008ce8:	2000019c 	.word	0x2000019c

08008cec <sbrk_aligned>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	4e0f      	ldr	r6, [pc, #60]	@ (8008d2c <sbrk_aligned+0x40>)
 8008cf0:	460c      	mov	r4, r1
 8008cf2:	6831      	ldr	r1, [r6, #0]
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	b911      	cbnz	r1, 8008cfe <sbrk_aligned+0x12>
 8008cf8:	f002 fd60 	bl	800b7bc <_sbrk_r>
 8008cfc:	6030      	str	r0, [r6, #0]
 8008cfe:	4621      	mov	r1, r4
 8008d00:	4628      	mov	r0, r5
 8008d02:	f002 fd5b 	bl	800b7bc <_sbrk_r>
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	d103      	bne.n	8008d12 <sbrk_aligned+0x26>
 8008d0a:	f04f 34ff 	mov.w	r4, #4294967295
 8008d0e:	4620      	mov	r0, r4
 8008d10:	bd70      	pop	{r4, r5, r6, pc}
 8008d12:	1cc4      	adds	r4, r0, #3
 8008d14:	f024 0403 	bic.w	r4, r4, #3
 8008d18:	42a0      	cmp	r0, r4
 8008d1a:	d0f8      	beq.n	8008d0e <sbrk_aligned+0x22>
 8008d1c:	1a21      	subs	r1, r4, r0
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f002 fd4c 	bl	800b7bc <_sbrk_r>
 8008d24:	3001      	adds	r0, #1
 8008d26:	d1f2      	bne.n	8008d0e <sbrk_aligned+0x22>
 8008d28:	e7ef      	b.n	8008d0a <sbrk_aligned+0x1e>
 8008d2a:	bf00      	nop
 8008d2c:	200091b8 	.word	0x200091b8

08008d30 <_malloc_r>:
 8008d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d34:	1ccd      	adds	r5, r1, #3
 8008d36:	f025 0503 	bic.w	r5, r5, #3
 8008d3a:	3508      	adds	r5, #8
 8008d3c:	2d0c      	cmp	r5, #12
 8008d3e:	bf38      	it	cc
 8008d40:	250c      	movcc	r5, #12
 8008d42:	2d00      	cmp	r5, #0
 8008d44:	4606      	mov	r6, r0
 8008d46:	db01      	blt.n	8008d4c <_malloc_r+0x1c>
 8008d48:	42a9      	cmp	r1, r5
 8008d4a:	d904      	bls.n	8008d56 <_malloc_r+0x26>
 8008d4c:	230c      	movs	r3, #12
 8008d4e:	6033      	str	r3, [r6, #0]
 8008d50:	2000      	movs	r0, #0
 8008d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e2c <_malloc_r+0xfc>
 8008d5a:	f000 f869 	bl	8008e30 <__malloc_lock>
 8008d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d62:	461c      	mov	r4, r3
 8008d64:	bb44      	cbnz	r4, 8008db8 <_malloc_r+0x88>
 8008d66:	4629      	mov	r1, r5
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f7ff ffbf 	bl	8008cec <sbrk_aligned>
 8008d6e:	1c43      	adds	r3, r0, #1
 8008d70:	4604      	mov	r4, r0
 8008d72:	d158      	bne.n	8008e26 <_malloc_r+0xf6>
 8008d74:	f8d8 4000 	ldr.w	r4, [r8]
 8008d78:	4627      	mov	r7, r4
 8008d7a:	2f00      	cmp	r7, #0
 8008d7c:	d143      	bne.n	8008e06 <_malloc_r+0xd6>
 8008d7e:	2c00      	cmp	r4, #0
 8008d80:	d04b      	beq.n	8008e1a <_malloc_r+0xea>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	4639      	mov	r1, r7
 8008d86:	4630      	mov	r0, r6
 8008d88:	eb04 0903 	add.w	r9, r4, r3
 8008d8c:	f002 fd16 	bl	800b7bc <_sbrk_r>
 8008d90:	4581      	cmp	r9, r0
 8008d92:	d142      	bne.n	8008e1a <_malloc_r+0xea>
 8008d94:	6821      	ldr	r1, [r4, #0]
 8008d96:	1a6d      	subs	r5, r5, r1
 8008d98:	4629      	mov	r1, r5
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	f7ff ffa6 	bl	8008cec <sbrk_aligned>
 8008da0:	3001      	adds	r0, #1
 8008da2:	d03a      	beq.n	8008e1a <_malloc_r+0xea>
 8008da4:	6823      	ldr	r3, [r4, #0]
 8008da6:	442b      	add	r3, r5
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	f8d8 3000 	ldr.w	r3, [r8]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	bb62      	cbnz	r2, 8008e0c <_malloc_r+0xdc>
 8008db2:	f8c8 7000 	str.w	r7, [r8]
 8008db6:	e00f      	b.n	8008dd8 <_malloc_r+0xa8>
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	1b52      	subs	r2, r2, r5
 8008dbc:	d420      	bmi.n	8008e00 <_malloc_r+0xd0>
 8008dbe:	2a0b      	cmp	r2, #11
 8008dc0:	d917      	bls.n	8008df2 <_malloc_r+0xc2>
 8008dc2:	1961      	adds	r1, r4, r5
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	6025      	str	r5, [r4, #0]
 8008dc8:	bf18      	it	ne
 8008dca:	6059      	strne	r1, [r3, #4]
 8008dcc:	6863      	ldr	r3, [r4, #4]
 8008dce:	bf08      	it	eq
 8008dd0:	f8c8 1000 	streq.w	r1, [r8]
 8008dd4:	5162      	str	r2, [r4, r5]
 8008dd6:	604b      	str	r3, [r1, #4]
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f000 f82f 	bl	8008e3c <__malloc_unlock>
 8008dde:	f104 000b 	add.w	r0, r4, #11
 8008de2:	1d23      	adds	r3, r4, #4
 8008de4:	f020 0007 	bic.w	r0, r0, #7
 8008de8:	1ac2      	subs	r2, r0, r3
 8008dea:	bf1c      	itt	ne
 8008dec:	1a1b      	subne	r3, r3, r0
 8008dee:	50a3      	strne	r3, [r4, r2]
 8008df0:	e7af      	b.n	8008d52 <_malloc_r+0x22>
 8008df2:	6862      	ldr	r2, [r4, #4]
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	bf0c      	ite	eq
 8008df8:	f8c8 2000 	streq.w	r2, [r8]
 8008dfc:	605a      	strne	r2, [r3, #4]
 8008dfe:	e7eb      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e00:	4623      	mov	r3, r4
 8008e02:	6864      	ldr	r4, [r4, #4]
 8008e04:	e7ae      	b.n	8008d64 <_malloc_r+0x34>
 8008e06:	463c      	mov	r4, r7
 8008e08:	687f      	ldr	r7, [r7, #4]
 8008e0a:	e7b6      	b.n	8008d7a <_malloc_r+0x4a>
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	42a3      	cmp	r3, r4
 8008e12:	d1fb      	bne.n	8008e0c <_malloc_r+0xdc>
 8008e14:	2300      	movs	r3, #0
 8008e16:	6053      	str	r3, [r2, #4]
 8008e18:	e7de      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e1a:	230c      	movs	r3, #12
 8008e1c:	6033      	str	r3, [r6, #0]
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f000 f80c 	bl	8008e3c <__malloc_unlock>
 8008e24:	e794      	b.n	8008d50 <_malloc_r+0x20>
 8008e26:	6005      	str	r5, [r0, #0]
 8008e28:	e7d6      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e2a:	bf00      	nop
 8008e2c:	200091bc 	.word	0x200091bc

08008e30 <__malloc_lock>:
 8008e30:	4801      	ldr	r0, [pc, #4]	@ (8008e38 <__malloc_lock+0x8>)
 8008e32:	f7fb bbdc 	b.w	80045ee <__retarget_lock_acquire_recursive>
 8008e36:	bf00      	nop
 8008e38:	200028d0 	.word	0x200028d0

08008e3c <__malloc_unlock>:
 8008e3c:	4801      	ldr	r0, [pc, #4]	@ (8008e44 <__malloc_unlock+0x8>)
 8008e3e:	f7fb bbe2 	b.w	8004606 <__retarget_lock_release_recursive>
 8008e42:	bf00      	nop
 8008e44:	200028d0 	.word	0x200028d0

08008e48 <sulp>:
 8008e48:	b570      	push	{r4, r5, r6, lr}
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	460d      	mov	r5, r1
 8008e4e:	ec45 4b10 	vmov	d0, r4, r5
 8008e52:	4616      	mov	r6, r2
 8008e54:	f004 fac6 	bl	800d3e4 <__ulp>
 8008e58:	ec51 0b10 	vmov	r0, r1, d0
 8008e5c:	b17e      	cbz	r6, 8008e7e <sulp+0x36>
 8008e5e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e62:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	dd09      	ble.n	8008e7e <sulp+0x36>
 8008e6a:	051b      	lsls	r3, r3, #20
 8008e6c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008e70:	2400      	movs	r4, #0
 8008e72:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008e76:	4622      	mov	r2, r4
 8008e78:	462b      	mov	r3, r5
 8008e7a:	f7f7 fbcd 	bl	8000618 <__aeabi_dmul>
 8008e7e:	ec41 0b10 	vmov	d0, r0, r1
 8008e82:	bd70      	pop	{r4, r5, r6, pc}
 8008e84:	0000      	movs	r0, r0
	...

08008e88 <_strtod_l>:
 8008e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e8c:	b09f      	sub	sp, #124	@ 0x7c
 8008e8e:	460c      	mov	r4, r1
 8008e90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008e92:	2200      	movs	r2, #0
 8008e94:	921a      	str	r2, [sp, #104]	@ 0x68
 8008e96:	9005      	str	r0, [sp, #20]
 8008e98:	f04f 0a00 	mov.w	sl, #0
 8008e9c:	f04f 0b00 	mov.w	fp, #0
 8008ea0:	460a      	mov	r2, r1
 8008ea2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ea4:	7811      	ldrb	r1, [r2, #0]
 8008ea6:	292b      	cmp	r1, #43	@ 0x2b
 8008ea8:	d04a      	beq.n	8008f40 <_strtod_l+0xb8>
 8008eaa:	d838      	bhi.n	8008f1e <_strtod_l+0x96>
 8008eac:	290d      	cmp	r1, #13
 8008eae:	d832      	bhi.n	8008f16 <_strtod_l+0x8e>
 8008eb0:	2908      	cmp	r1, #8
 8008eb2:	d832      	bhi.n	8008f1a <_strtod_l+0x92>
 8008eb4:	2900      	cmp	r1, #0
 8008eb6:	d03b      	beq.n	8008f30 <_strtod_l+0xa8>
 8008eb8:	2200      	movs	r2, #0
 8008eba:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008ebc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008ebe:	782a      	ldrb	r2, [r5, #0]
 8008ec0:	2a30      	cmp	r2, #48	@ 0x30
 8008ec2:	f040 80b3 	bne.w	800902c <_strtod_l+0x1a4>
 8008ec6:	786a      	ldrb	r2, [r5, #1]
 8008ec8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ecc:	2a58      	cmp	r2, #88	@ 0x58
 8008ece:	d16e      	bne.n	8008fae <_strtod_l+0x126>
 8008ed0:	9302      	str	r3, [sp, #8]
 8008ed2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ed4:	9301      	str	r3, [sp, #4]
 8008ed6:	ab1a      	add	r3, sp, #104	@ 0x68
 8008ed8:	9300      	str	r3, [sp, #0]
 8008eda:	4a8e      	ldr	r2, [pc, #568]	@ (8009114 <_strtod_l+0x28c>)
 8008edc:	9805      	ldr	r0, [sp, #20]
 8008ede:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ee0:	a919      	add	r1, sp, #100	@ 0x64
 8008ee2:	f003 fbe3 	bl	800c6ac <__gethex>
 8008ee6:	f010 060f 	ands.w	r6, r0, #15
 8008eea:	4604      	mov	r4, r0
 8008eec:	d005      	beq.n	8008efa <_strtod_l+0x72>
 8008eee:	2e06      	cmp	r6, #6
 8008ef0:	d128      	bne.n	8008f44 <_strtod_l+0xbc>
 8008ef2:	3501      	adds	r5, #1
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ef8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008efa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f040 858e 	bne.w	8009a1e <_strtod_l+0xb96>
 8008f02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f04:	b1cb      	cbz	r3, 8008f3a <_strtod_l+0xb2>
 8008f06:	4652      	mov	r2, sl
 8008f08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008f0c:	ec43 2b10 	vmov	d0, r2, r3
 8008f10:	b01f      	add	sp, #124	@ 0x7c
 8008f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f16:	2920      	cmp	r1, #32
 8008f18:	d1ce      	bne.n	8008eb8 <_strtod_l+0x30>
 8008f1a:	3201      	adds	r2, #1
 8008f1c:	e7c1      	b.n	8008ea2 <_strtod_l+0x1a>
 8008f1e:	292d      	cmp	r1, #45	@ 0x2d
 8008f20:	d1ca      	bne.n	8008eb8 <_strtod_l+0x30>
 8008f22:	2101      	movs	r1, #1
 8008f24:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008f26:	1c51      	adds	r1, r2, #1
 8008f28:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f2a:	7852      	ldrb	r2, [r2, #1]
 8008f2c:	2a00      	cmp	r2, #0
 8008f2e:	d1c5      	bne.n	8008ebc <_strtod_l+0x34>
 8008f30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f32:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f040 8570 	bne.w	8009a1a <_strtod_l+0xb92>
 8008f3a:	4652      	mov	r2, sl
 8008f3c:	465b      	mov	r3, fp
 8008f3e:	e7e5      	b.n	8008f0c <_strtod_l+0x84>
 8008f40:	2100      	movs	r1, #0
 8008f42:	e7ef      	b.n	8008f24 <_strtod_l+0x9c>
 8008f44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f46:	b13a      	cbz	r2, 8008f58 <_strtod_l+0xd0>
 8008f48:	2135      	movs	r1, #53	@ 0x35
 8008f4a:	a81c      	add	r0, sp, #112	@ 0x70
 8008f4c:	f004 fb44 	bl	800d5d8 <__copybits>
 8008f50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f52:	9805      	ldr	r0, [sp, #20]
 8008f54:	f003 ff12 	bl	800cd7c <_Bfree>
 8008f58:	3e01      	subs	r6, #1
 8008f5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008f5c:	2e04      	cmp	r6, #4
 8008f5e:	d806      	bhi.n	8008f6e <_strtod_l+0xe6>
 8008f60:	e8df f006 	tbb	[pc, r6]
 8008f64:	201d0314 	.word	0x201d0314
 8008f68:	14          	.byte	0x14
 8008f69:	00          	.byte	0x00
 8008f6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008f6e:	05e1      	lsls	r1, r4, #23
 8008f70:	bf48      	it	mi
 8008f72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008f76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f7a:	0d1b      	lsrs	r3, r3, #20
 8008f7c:	051b      	lsls	r3, r3, #20
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1bb      	bne.n	8008efa <_strtod_l+0x72>
 8008f82:	f002 fc3d 	bl	800b800 <__errno>
 8008f86:	2322      	movs	r3, #34	@ 0x22
 8008f88:	6003      	str	r3, [r0, #0]
 8008f8a:	e7b6      	b.n	8008efa <_strtod_l+0x72>
 8008f8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008f90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008f94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f9c:	e7e7      	b.n	8008f6e <_strtod_l+0xe6>
 8008f9e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800911c <_strtod_l+0x294>
 8008fa2:	e7e4      	b.n	8008f6e <_strtod_l+0xe6>
 8008fa4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008fa8:	f04f 3aff 	mov.w	sl, #4294967295
 8008fac:	e7df      	b.n	8008f6e <_strtod_l+0xe6>
 8008fae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fb0:	1c5a      	adds	r2, r3, #1
 8008fb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fb4:	785b      	ldrb	r3, [r3, #1]
 8008fb6:	2b30      	cmp	r3, #48	@ 0x30
 8008fb8:	d0f9      	beq.n	8008fae <_strtod_l+0x126>
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d09d      	beq.n	8008efa <_strtod_l+0x72>
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fc2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fc4:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	9308      	str	r3, [sp, #32]
 8008fca:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fcc:	461f      	mov	r7, r3
 8008fce:	220a      	movs	r2, #10
 8008fd0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008fd2:	7805      	ldrb	r5, [r0, #0]
 8008fd4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008fd8:	b2d9      	uxtb	r1, r3
 8008fda:	2909      	cmp	r1, #9
 8008fdc:	d928      	bls.n	8009030 <_strtod_l+0x1a8>
 8008fde:	494e      	ldr	r1, [pc, #312]	@ (8009118 <_strtod_l+0x290>)
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f001 fe00 	bl	800abe6 <strncmp>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	d032      	beq.n	8009050 <_strtod_l+0x1c8>
 8008fea:	2000      	movs	r0, #0
 8008fec:	462a      	mov	r2, r5
 8008fee:	4681      	mov	r9, r0
 8008ff0:	463d      	mov	r5, r7
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2a65      	cmp	r2, #101	@ 0x65
 8008ff6:	d001      	beq.n	8008ffc <_strtod_l+0x174>
 8008ff8:	2a45      	cmp	r2, #69	@ 0x45
 8008ffa:	d114      	bne.n	8009026 <_strtod_l+0x19e>
 8008ffc:	b91d      	cbnz	r5, 8009006 <_strtod_l+0x17e>
 8008ffe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009000:	4302      	orrs	r2, r0
 8009002:	d095      	beq.n	8008f30 <_strtod_l+0xa8>
 8009004:	2500      	movs	r5, #0
 8009006:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009008:	1c62      	adds	r2, r4, #1
 800900a:	9219      	str	r2, [sp, #100]	@ 0x64
 800900c:	7862      	ldrb	r2, [r4, #1]
 800900e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009010:	d077      	beq.n	8009102 <_strtod_l+0x27a>
 8009012:	2a2d      	cmp	r2, #45	@ 0x2d
 8009014:	d07b      	beq.n	800910e <_strtod_l+0x286>
 8009016:	f04f 0c00 	mov.w	ip, #0
 800901a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800901e:	2909      	cmp	r1, #9
 8009020:	f240 8082 	bls.w	8009128 <_strtod_l+0x2a0>
 8009024:	9419      	str	r4, [sp, #100]	@ 0x64
 8009026:	f04f 0800 	mov.w	r8, #0
 800902a:	e0a2      	b.n	8009172 <_strtod_l+0x2ea>
 800902c:	2300      	movs	r3, #0
 800902e:	e7c7      	b.n	8008fc0 <_strtod_l+0x138>
 8009030:	2f08      	cmp	r7, #8
 8009032:	bfd5      	itete	le
 8009034:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009036:	9908      	ldrgt	r1, [sp, #32]
 8009038:	fb02 3301 	mlale	r3, r2, r1, r3
 800903c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009040:	f100 0001 	add.w	r0, r0, #1
 8009044:	bfd4      	ite	le
 8009046:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009048:	9308      	strgt	r3, [sp, #32]
 800904a:	3701      	adds	r7, #1
 800904c:	9019      	str	r0, [sp, #100]	@ 0x64
 800904e:	e7bf      	b.n	8008fd0 <_strtod_l+0x148>
 8009050:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009052:	1c5a      	adds	r2, r3, #1
 8009054:	9219      	str	r2, [sp, #100]	@ 0x64
 8009056:	785a      	ldrb	r2, [r3, #1]
 8009058:	b37f      	cbz	r7, 80090ba <_strtod_l+0x232>
 800905a:	4681      	mov	r9, r0
 800905c:	463d      	mov	r5, r7
 800905e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009062:	2b09      	cmp	r3, #9
 8009064:	d912      	bls.n	800908c <_strtod_l+0x204>
 8009066:	2301      	movs	r3, #1
 8009068:	e7c4      	b.n	8008ff4 <_strtod_l+0x16c>
 800906a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800906c:	1c5a      	adds	r2, r3, #1
 800906e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009070:	785a      	ldrb	r2, [r3, #1]
 8009072:	3001      	adds	r0, #1
 8009074:	2a30      	cmp	r2, #48	@ 0x30
 8009076:	d0f8      	beq.n	800906a <_strtod_l+0x1e2>
 8009078:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800907c:	2b08      	cmp	r3, #8
 800907e:	f200 84d3 	bhi.w	8009a28 <_strtod_l+0xba0>
 8009082:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009084:	930c      	str	r3, [sp, #48]	@ 0x30
 8009086:	4681      	mov	r9, r0
 8009088:	2000      	movs	r0, #0
 800908a:	4605      	mov	r5, r0
 800908c:	3a30      	subs	r2, #48	@ 0x30
 800908e:	f100 0301 	add.w	r3, r0, #1
 8009092:	d02a      	beq.n	80090ea <_strtod_l+0x262>
 8009094:	4499      	add	r9, r3
 8009096:	eb00 0c05 	add.w	ip, r0, r5
 800909a:	462b      	mov	r3, r5
 800909c:	210a      	movs	r1, #10
 800909e:	4563      	cmp	r3, ip
 80090a0:	d10d      	bne.n	80090be <_strtod_l+0x236>
 80090a2:	1c69      	adds	r1, r5, #1
 80090a4:	4401      	add	r1, r0
 80090a6:	4428      	add	r0, r5
 80090a8:	2808      	cmp	r0, #8
 80090aa:	dc16      	bgt.n	80090da <_strtod_l+0x252>
 80090ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80090ae:	230a      	movs	r3, #10
 80090b0:	fb03 2300 	mla	r3, r3, r0, r2
 80090b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80090b6:	2300      	movs	r3, #0
 80090b8:	e018      	b.n	80090ec <_strtod_l+0x264>
 80090ba:	4638      	mov	r0, r7
 80090bc:	e7da      	b.n	8009074 <_strtod_l+0x1ec>
 80090be:	2b08      	cmp	r3, #8
 80090c0:	f103 0301 	add.w	r3, r3, #1
 80090c4:	dc03      	bgt.n	80090ce <_strtod_l+0x246>
 80090c6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80090c8:	434e      	muls	r6, r1
 80090ca:	960a      	str	r6, [sp, #40]	@ 0x28
 80090cc:	e7e7      	b.n	800909e <_strtod_l+0x216>
 80090ce:	2b10      	cmp	r3, #16
 80090d0:	bfde      	ittt	le
 80090d2:	9e08      	ldrle	r6, [sp, #32]
 80090d4:	434e      	mulle	r6, r1
 80090d6:	9608      	strle	r6, [sp, #32]
 80090d8:	e7e1      	b.n	800909e <_strtod_l+0x216>
 80090da:	280f      	cmp	r0, #15
 80090dc:	dceb      	bgt.n	80090b6 <_strtod_l+0x22e>
 80090de:	9808      	ldr	r0, [sp, #32]
 80090e0:	230a      	movs	r3, #10
 80090e2:	fb03 2300 	mla	r3, r3, r0, r2
 80090e6:	9308      	str	r3, [sp, #32]
 80090e8:	e7e5      	b.n	80090b6 <_strtod_l+0x22e>
 80090ea:	4629      	mov	r1, r5
 80090ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090ee:	1c50      	adds	r0, r2, #1
 80090f0:	9019      	str	r0, [sp, #100]	@ 0x64
 80090f2:	7852      	ldrb	r2, [r2, #1]
 80090f4:	4618      	mov	r0, r3
 80090f6:	460d      	mov	r5, r1
 80090f8:	e7b1      	b.n	800905e <_strtod_l+0x1d6>
 80090fa:	f04f 0900 	mov.w	r9, #0
 80090fe:	2301      	movs	r3, #1
 8009100:	e77d      	b.n	8008ffe <_strtod_l+0x176>
 8009102:	f04f 0c00 	mov.w	ip, #0
 8009106:	1ca2      	adds	r2, r4, #2
 8009108:	9219      	str	r2, [sp, #100]	@ 0x64
 800910a:	78a2      	ldrb	r2, [r4, #2]
 800910c:	e785      	b.n	800901a <_strtod_l+0x192>
 800910e:	f04f 0c01 	mov.w	ip, #1
 8009112:	e7f8      	b.n	8009106 <_strtod_l+0x27e>
 8009114:	0800ff38 	.word	0x0800ff38
 8009118:	0800ff22 	.word	0x0800ff22
 800911c:	7ff00000 	.word	0x7ff00000
 8009120:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009122:	1c51      	adds	r1, r2, #1
 8009124:	9119      	str	r1, [sp, #100]	@ 0x64
 8009126:	7852      	ldrb	r2, [r2, #1]
 8009128:	2a30      	cmp	r2, #48	@ 0x30
 800912a:	d0f9      	beq.n	8009120 <_strtod_l+0x298>
 800912c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009130:	2908      	cmp	r1, #8
 8009132:	f63f af78 	bhi.w	8009026 <_strtod_l+0x19e>
 8009136:	3a30      	subs	r2, #48	@ 0x30
 8009138:	920e      	str	r2, [sp, #56]	@ 0x38
 800913a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800913c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800913e:	f04f 080a 	mov.w	r8, #10
 8009142:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009144:	1c56      	adds	r6, r2, #1
 8009146:	9619      	str	r6, [sp, #100]	@ 0x64
 8009148:	7852      	ldrb	r2, [r2, #1]
 800914a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800914e:	f1be 0f09 	cmp.w	lr, #9
 8009152:	d939      	bls.n	80091c8 <_strtod_l+0x340>
 8009154:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009156:	1a76      	subs	r6, r6, r1
 8009158:	2e08      	cmp	r6, #8
 800915a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800915e:	dc03      	bgt.n	8009168 <_strtod_l+0x2e0>
 8009160:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009162:	4588      	cmp	r8, r1
 8009164:	bfa8      	it	ge
 8009166:	4688      	movge	r8, r1
 8009168:	f1bc 0f00 	cmp.w	ip, #0
 800916c:	d001      	beq.n	8009172 <_strtod_l+0x2ea>
 800916e:	f1c8 0800 	rsb	r8, r8, #0
 8009172:	2d00      	cmp	r5, #0
 8009174:	d14e      	bne.n	8009214 <_strtod_l+0x38c>
 8009176:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009178:	4308      	orrs	r0, r1
 800917a:	f47f aebe 	bne.w	8008efa <_strtod_l+0x72>
 800917e:	2b00      	cmp	r3, #0
 8009180:	f47f aed6 	bne.w	8008f30 <_strtod_l+0xa8>
 8009184:	2a69      	cmp	r2, #105	@ 0x69
 8009186:	d028      	beq.n	80091da <_strtod_l+0x352>
 8009188:	dc25      	bgt.n	80091d6 <_strtod_l+0x34e>
 800918a:	2a49      	cmp	r2, #73	@ 0x49
 800918c:	d025      	beq.n	80091da <_strtod_l+0x352>
 800918e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009190:	f47f aece 	bne.w	8008f30 <_strtod_l+0xa8>
 8009194:	499b      	ldr	r1, [pc, #620]	@ (8009404 <_strtod_l+0x57c>)
 8009196:	a819      	add	r0, sp, #100	@ 0x64
 8009198:	f003 fcaa 	bl	800caf0 <__match>
 800919c:	2800      	cmp	r0, #0
 800919e:	f43f aec7 	beq.w	8008f30 <_strtod_l+0xa8>
 80091a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	2b28      	cmp	r3, #40	@ 0x28
 80091a8:	d12e      	bne.n	8009208 <_strtod_l+0x380>
 80091aa:	4997      	ldr	r1, [pc, #604]	@ (8009408 <_strtod_l+0x580>)
 80091ac:	aa1c      	add	r2, sp, #112	@ 0x70
 80091ae:	a819      	add	r0, sp, #100	@ 0x64
 80091b0:	f003 fcb2 	bl	800cb18 <__hexnan>
 80091b4:	2805      	cmp	r0, #5
 80091b6:	d127      	bne.n	8009208 <_strtod_l+0x380>
 80091b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091ba:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80091be:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80091c2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80091c6:	e698      	b.n	8008efa <_strtod_l+0x72>
 80091c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80091ca:	fb08 2101 	mla	r1, r8, r1, r2
 80091ce:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80091d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80091d4:	e7b5      	b.n	8009142 <_strtod_l+0x2ba>
 80091d6:	2a6e      	cmp	r2, #110	@ 0x6e
 80091d8:	e7da      	b.n	8009190 <_strtod_l+0x308>
 80091da:	498c      	ldr	r1, [pc, #560]	@ (800940c <_strtod_l+0x584>)
 80091dc:	a819      	add	r0, sp, #100	@ 0x64
 80091de:	f003 fc87 	bl	800caf0 <__match>
 80091e2:	2800      	cmp	r0, #0
 80091e4:	f43f aea4 	beq.w	8008f30 <_strtod_l+0xa8>
 80091e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091ea:	4989      	ldr	r1, [pc, #548]	@ (8009410 <_strtod_l+0x588>)
 80091ec:	3b01      	subs	r3, #1
 80091ee:	a819      	add	r0, sp, #100	@ 0x64
 80091f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80091f2:	f003 fc7d 	bl	800caf0 <__match>
 80091f6:	b910      	cbnz	r0, 80091fe <_strtod_l+0x376>
 80091f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091fa:	3301      	adds	r3, #1
 80091fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80091fe:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009420 <_strtod_l+0x598>
 8009202:	f04f 0a00 	mov.w	sl, #0
 8009206:	e678      	b.n	8008efa <_strtod_l+0x72>
 8009208:	4882      	ldr	r0, [pc, #520]	@ (8009414 <_strtod_l+0x58c>)
 800920a:	f002 fb39 	bl	800b880 <nan>
 800920e:	ec5b ab10 	vmov	sl, fp, d0
 8009212:	e672      	b.n	8008efa <_strtod_l+0x72>
 8009214:	eba8 0309 	sub.w	r3, r8, r9
 8009218:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800921a:	9309      	str	r3, [sp, #36]	@ 0x24
 800921c:	2f00      	cmp	r7, #0
 800921e:	bf08      	it	eq
 8009220:	462f      	moveq	r7, r5
 8009222:	2d10      	cmp	r5, #16
 8009224:	462c      	mov	r4, r5
 8009226:	bfa8      	it	ge
 8009228:	2410      	movge	r4, #16
 800922a:	f7f7 f97b 	bl	8000524 <__aeabi_ui2d>
 800922e:	2d09      	cmp	r5, #9
 8009230:	4682      	mov	sl, r0
 8009232:	468b      	mov	fp, r1
 8009234:	dc13      	bgt.n	800925e <_strtod_l+0x3d6>
 8009236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009238:	2b00      	cmp	r3, #0
 800923a:	f43f ae5e 	beq.w	8008efa <_strtod_l+0x72>
 800923e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009240:	dd78      	ble.n	8009334 <_strtod_l+0x4ac>
 8009242:	2b16      	cmp	r3, #22
 8009244:	dc5f      	bgt.n	8009306 <_strtod_l+0x47e>
 8009246:	4974      	ldr	r1, [pc, #464]	@ (8009418 <_strtod_l+0x590>)
 8009248:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800924c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009250:	4652      	mov	r2, sl
 8009252:	465b      	mov	r3, fp
 8009254:	f7f7 f9e0 	bl	8000618 <__aeabi_dmul>
 8009258:	4682      	mov	sl, r0
 800925a:	468b      	mov	fp, r1
 800925c:	e64d      	b.n	8008efa <_strtod_l+0x72>
 800925e:	4b6e      	ldr	r3, [pc, #440]	@ (8009418 <_strtod_l+0x590>)
 8009260:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009264:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009268:	f7f7 f9d6 	bl	8000618 <__aeabi_dmul>
 800926c:	4682      	mov	sl, r0
 800926e:	9808      	ldr	r0, [sp, #32]
 8009270:	468b      	mov	fp, r1
 8009272:	f7f7 f957 	bl	8000524 <__aeabi_ui2d>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	4650      	mov	r0, sl
 800927c:	4659      	mov	r1, fp
 800927e:	f7f7 f815 	bl	80002ac <__adddf3>
 8009282:	2d0f      	cmp	r5, #15
 8009284:	4682      	mov	sl, r0
 8009286:	468b      	mov	fp, r1
 8009288:	ddd5      	ble.n	8009236 <_strtod_l+0x3ae>
 800928a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800928c:	1b2c      	subs	r4, r5, r4
 800928e:	441c      	add	r4, r3
 8009290:	2c00      	cmp	r4, #0
 8009292:	f340 8096 	ble.w	80093c2 <_strtod_l+0x53a>
 8009296:	f014 030f 	ands.w	r3, r4, #15
 800929a:	d00a      	beq.n	80092b2 <_strtod_l+0x42a>
 800929c:	495e      	ldr	r1, [pc, #376]	@ (8009418 <_strtod_l+0x590>)
 800929e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80092a2:	4652      	mov	r2, sl
 80092a4:	465b      	mov	r3, fp
 80092a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092aa:	f7f7 f9b5 	bl	8000618 <__aeabi_dmul>
 80092ae:	4682      	mov	sl, r0
 80092b0:	468b      	mov	fp, r1
 80092b2:	f034 040f 	bics.w	r4, r4, #15
 80092b6:	d073      	beq.n	80093a0 <_strtod_l+0x518>
 80092b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80092bc:	dd48      	ble.n	8009350 <_strtod_l+0x4c8>
 80092be:	2400      	movs	r4, #0
 80092c0:	46a0      	mov	r8, r4
 80092c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80092c4:	46a1      	mov	r9, r4
 80092c6:	9a05      	ldr	r2, [sp, #20]
 80092c8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009420 <_strtod_l+0x598>
 80092cc:	2322      	movs	r3, #34	@ 0x22
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	f04f 0a00 	mov.w	sl, #0
 80092d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	f43f ae0f 	beq.w	8008efa <_strtod_l+0x72>
 80092dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092de:	9805      	ldr	r0, [sp, #20]
 80092e0:	f003 fd4c 	bl	800cd7c <_Bfree>
 80092e4:	9805      	ldr	r0, [sp, #20]
 80092e6:	4649      	mov	r1, r9
 80092e8:	f003 fd48 	bl	800cd7c <_Bfree>
 80092ec:	9805      	ldr	r0, [sp, #20]
 80092ee:	4641      	mov	r1, r8
 80092f0:	f003 fd44 	bl	800cd7c <_Bfree>
 80092f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092f6:	9805      	ldr	r0, [sp, #20]
 80092f8:	f003 fd40 	bl	800cd7c <_Bfree>
 80092fc:	9805      	ldr	r0, [sp, #20]
 80092fe:	4621      	mov	r1, r4
 8009300:	f003 fd3c 	bl	800cd7c <_Bfree>
 8009304:	e5f9      	b.n	8008efa <_strtod_l+0x72>
 8009306:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009308:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800930c:	4293      	cmp	r3, r2
 800930e:	dbbc      	blt.n	800928a <_strtod_l+0x402>
 8009310:	4c41      	ldr	r4, [pc, #260]	@ (8009418 <_strtod_l+0x590>)
 8009312:	f1c5 050f 	rsb	r5, r5, #15
 8009316:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800931a:	4652      	mov	r2, sl
 800931c:	465b      	mov	r3, fp
 800931e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009322:	f7f7 f979 	bl	8000618 <__aeabi_dmul>
 8009326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009328:	1b5d      	subs	r5, r3, r5
 800932a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800932e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009332:	e78f      	b.n	8009254 <_strtod_l+0x3cc>
 8009334:	3316      	adds	r3, #22
 8009336:	dba8      	blt.n	800928a <_strtod_l+0x402>
 8009338:	4b37      	ldr	r3, [pc, #220]	@ (8009418 <_strtod_l+0x590>)
 800933a:	eba9 0808 	sub.w	r8, r9, r8
 800933e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009342:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009346:	4650      	mov	r0, sl
 8009348:	4659      	mov	r1, fp
 800934a:	f7f7 fa8f 	bl	800086c <__aeabi_ddiv>
 800934e:	e783      	b.n	8009258 <_strtod_l+0x3d0>
 8009350:	4b32      	ldr	r3, [pc, #200]	@ (800941c <_strtod_l+0x594>)
 8009352:	9308      	str	r3, [sp, #32]
 8009354:	2300      	movs	r3, #0
 8009356:	1124      	asrs	r4, r4, #4
 8009358:	4650      	mov	r0, sl
 800935a:	4659      	mov	r1, fp
 800935c:	461e      	mov	r6, r3
 800935e:	2c01      	cmp	r4, #1
 8009360:	dc21      	bgt.n	80093a6 <_strtod_l+0x51e>
 8009362:	b10b      	cbz	r3, 8009368 <_strtod_l+0x4e0>
 8009364:	4682      	mov	sl, r0
 8009366:	468b      	mov	fp, r1
 8009368:	492c      	ldr	r1, [pc, #176]	@ (800941c <_strtod_l+0x594>)
 800936a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800936e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009372:	4652      	mov	r2, sl
 8009374:	465b      	mov	r3, fp
 8009376:	e9d1 0100 	ldrd	r0, r1, [r1]
 800937a:	f7f7 f94d 	bl	8000618 <__aeabi_dmul>
 800937e:	4b28      	ldr	r3, [pc, #160]	@ (8009420 <_strtod_l+0x598>)
 8009380:	460a      	mov	r2, r1
 8009382:	400b      	ands	r3, r1
 8009384:	4927      	ldr	r1, [pc, #156]	@ (8009424 <_strtod_l+0x59c>)
 8009386:	428b      	cmp	r3, r1
 8009388:	4682      	mov	sl, r0
 800938a:	d898      	bhi.n	80092be <_strtod_l+0x436>
 800938c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009390:	428b      	cmp	r3, r1
 8009392:	bf86      	itte	hi
 8009394:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009428 <_strtod_l+0x5a0>
 8009398:	f04f 3aff 	movhi.w	sl, #4294967295
 800939c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80093a0:	2300      	movs	r3, #0
 80093a2:	9308      	str	r3, [sp, #32]
 80093a4:	e07a      	b.n	800949c <_strtod_l+0x614>
 80093a6:	07e2      	lsls	r2, r4, #31
 80093a8:	d505      	bpl.n	80093b6 <_strtod_l+0x52e>
 80093aa:	9b08      	ldr	r3, [sp, #32]
 80093ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b0:	f7f7 f932 	bl	8000618 <__aeabi_dmul>
 80093b4:	2301      	movs	r3, #1
 80093b6:	9a08      	ldr	r2, [sp, #32]
 80093b8:	3208      	adds	r2, #8
 80093ba:	3601      	adds	r6, #1
 80093bc:	1064      	asrs	r4, r4, #1
 80093be:	9208      	str	r2, [sp, #32]
 80093c0:	e7cd      	b.n	800935e <_strtod_l+0x4d6>
 80093c2:	d0ed      	beq.n	80093a0 <_strtod_l+0x518>
 80093c4:	4264      	negs	r4, r4
 80093c6:	f014 020f 	ands.w	r2, r4, #15
 80093ca:	d00a      	beq.n	80093e2 <_strtod_l+0x55a>
 80093cc:	4b12      	ldr	r3, [pc, #72]	@ (8009418 <_strtod_l+0x590>)
 80093ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093d2:	4650      	mov	r0, sl
 80093d4:	4659      	mov	r1, fp
 80093d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093da:	f7f7 fa47 	bl	800086c <__aeabi_ddiv>
 80093de:	4682      	mov	sl, r0
 80093e0:	468b      	mov	fp, r1
 80093e2:	1124      	asrs	r4, r4, #4
 80093e4:	d0dc      	beq.n	80093a0 <_strtod_l+0x518>
 80093e6:	2c1f      	cmp	r4, #31
 80093e8:	dd20      	ble.n	800942c <_strtod_l+0x5a4>
 80093ea:	2400      	movs	r4, #0
 80093ec:	46a0      	mov	r8, r4
 80093ee:	940a      	str	r4, [sp, #40]	@ 0x28
 80093f0:	46a1      	mov	r9, r4
 80093f2:	9a05      	ldr	r2, [sp, #20]
 80093f4:	2322      	movs	r3, #34	@ 0x22
 80093f6:	f04f 0a00 	mov.w	sl, #0
 80093fa:	f04f 0b00 	mov.w	fp, #0
 80093fe:	6013      	str	r3, [r2, #0]
 8009400:	e768      	b.n	80092d4 <_strtod_l+0x44c>
 8009402:	bf00      	nop
 8009404:	08010086 	.word	0x08010086
 8009408:	0800ff24 	.word	0x0800ff24
 800940c:	0801007e 	.word	0x0801007e
 8009410:	08010167 	.word	0x08010167
 8009414:	0800f821 	.word	0x0800f821
 8009418:	080102e0 	.word	0x080102e0
 800941c:	080102b8 	.word	0x080102b8
 8009420:	7ff00000 	.word	0x7ff00000
 8009424:	7ca00000 	.word	0x7ca00000
 8009428:	7fefffff 	.word	0x7fefffff
 800942c:	f014 0310 	ands.w	r3, r4, #16
 8009430:	bf18      	it	ne
 8009432:	236a      	movne	r3, #106	@ 0x6a
 8009434:	4ea9      	ldr	r6, [pc, #676]	@ (80096dc <_strtod_l+0x854>)
 8009436:	9308      	str	r3, [sp, #32]
 8009438:	4650      	mov	r0, sl
 800943a:	4659      	mov	r1, fp
 800943c:	2300      	movs	r3, #0
 800943e:	07e2      	lsls	r2, r4, #31
 8009440:	d504      	bpl.n	800944c <_strtod_l+0x5c4>
 8009442:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009446:	f7f7 f8e7 	bl	8000618 <__aeabi_dmul>
 800944a:	2301      	movs	r3, #1
 800944c:	1064      	asrs	r4, r4, #1
 800944e:	f106 0608 	add.w	r6, r6, #8
 8009452:	d1f4      	bne.n	800943e <_strtod_l+0x5b6>
 8009454:	b10b      	cbz	r3, 800945a <_strtod_l+0x5d2>
 8009456:	4682      	mov	sl, r0
 8009458:	468b      	mov	fp, r1
 800945a:	9b08      	ldr	r3, [sp, #32]
 800945c:	b1b3      	cbz	r3, 800948c <_strtod_l+0x604>
 800945e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009462:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009466:	2b00      	cmp	r3, #0
 8009468:	4659      	mov	r1, fp
 800946a:	dd0f      	ble.n	800948c <_strtod_l+0x604>
 800946c:	2b1f      	cmp	r3, #31
 800946e:	dd55      	ble.n	800951c <_strtod_l+0x694>
 8009470:	2b34      	cmp	r3, #52	@ 0x34
 8009472:	bfde      	ittt	le
 8009474:	f04f 33ff 	movle.w	r3, #4294967295
 8009478:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800947c:	4093      	lslle	r3, r2
 800947e:	f04f 0a00 	mov.w	sl, #0
 8009482:	bfcc      	ite	gt
 8009484:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009488:	ea03 0b01 	andle.w	fp, r3, r1
 800948c:	2200      	movs	r2, #0
 800948e:	2300      	movs	r3, #0
 8009490:	4650      	mov	r0, sl
 8009492:	4659      	mov	r1, fp
 8009494:	f7f7 fb28 	bl	8000ae8 <__aeabi_dcmpeq>
 8009498:	2800      	cmp	r0, #0
 800949a:	d1a6      	bne.n	80093ea <_strtod_l+0x562>
 800949c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800949e:	9300      	str	r3, [sp, #0]
 80094a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80094a2:	9805      	ldr	r0, [sp, #20]
 80094a4:	462b      	mov	r3, r5
 80094a6:	463a      	mov	r2, r7
 80094a8:	f003 fcd0 	bl	800ce4c <__s2b>
 80094ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80094ae:	2800      	cmp	r0, #0
 80094b0:	f43f af05 	beq.w	80092be <_strtod_l+0x436>
 80094b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094b6:	2a00      	cmp	r2, #0
 80094b8:	eba9 0308 	sub.w	r3, r9, r8
 80094bc:	bfa8      	it	ge
 80094be:	2300      	movge	r3, #0
 80094c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80094c2:	2400      	movs	r4, #0
 80094c4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80094c8:	9316      	str	r3, [sp, #88]	@ 0x58
 80094ca:	46a0      	mov	r8, r4
 80094cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ce:	9805      	ldr	r0, [sp, #20]
 80094d0:	6859      	ldr	r1, [r3, #4]
 80094d2:	f003 fc13 	bl	800ccfc <_Balloc>
 80094d6:	4681      	mov	r9, r0
 80094d8:	2800      	cmp	r0, #0
 80094da:	f43f aef4 	beq.w	80092c6 <_strtod_l+0x43e>
 80094de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094e0:	691a      	ldr	r2, [r3, #16]
 80094e2:	3202      	adds	r2, #2
 80094e4:	f103 010c 	add.w	r1, r3, #12
 80094e8:	0092      	lsls	r2, r2, #2
 80094ea:	300c      	adds	r0, #12
 80094ec:	f002 f9ba 	bl	800b864 <memcpy>
 80094f0:	ec4b ab10 	vmov	d0, sl, fp
 80094f4:	9805      	ldr	r0, [sp, #20]
 80094f6:	aa1c      	add	r2, sp, #112	@ 0x70
 80094f8:	a91b      	add	r1, sp, #108	@ 0x6c
 80094fa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80094fe:	f003 ffe1 	bl	800d4c4 <__d2b>
 8009502:	901a      	str	r0, [sp, #104]	@ 0x68
 8009504:	2800      	cmp	r0, #0
 8009506:	f43f aede 	beq.w	80092c6 <_strtod_l+0x43e>
 800950a:	9805      	ldr	r0, [sp, #20]
 800950c:	2101      	movs	r1, #1
 800950e:	f003 fd33 	bl	800cf78 <__i2b>
 8009512:	4680      	mov	r8, r0
 8009514:	b948      	cbnz	r0, 800952a <_strtod_l+0x6a2>
 8009516:	f04f 0800 	mov.w	r8, #0
 800951a:	e6d4      	b.n	80092c6 <_strtod_l+0x43e>
 800951c:	f04f 32ff 	mov.w	r2, #4294967295
 8009520:	fa02 f303 	lsl.w	r3, r2, r3
 8009524:	ea03 0a0a 	and.w	sl, r3, sl
 8009528:	e7b0      	b.n	800948c <_strtod_l+0x604>
 800952a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800952c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800952e:	2d00      	cmp	r5, #0
 8009530:	bfab      	itete	ge
 8009532:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009534:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009536:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009538:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800953a:	bfac      	ite	ge
 800953c:	18ef      	addge	r7, r5, r3
 800953e:	1b5e      	sublt	r6, r3, r5
 8009540:	9b08      	ldr	r3, [sp, #32]
 8009542:	1aed      	subs	r5, r5, r3
 8009544:	4415      	add	r5, r2
 8009546:	4b66      	ldr	r3, [pc, #408]	@ (80096e0 <_strtod_l+0x858>)
 8009548:	3d01      	subs	r5, #1
 800954a:	429d      	cmp	r5, r3
 800954c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009550:	da50      	bge.n	80095f4 <_strtod_l+0x76c>
 8009552:	1b5b      	subs	r3, r3, r5
 8009554:	2b1f      	cmp	r3, #31
 8009556:	eba2 0203 	sub.w	r2, r2, r3
 800955a:	f04f 0101 	mov.w	r1, #1
 800955e:	dc3d      	bgt.n	80095dc <_strtod_l+0x754>
 8009560:	fa01 f303 	lsl.w	r3, r1, r3
 8009564:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009566:	2300      	movs	r3, #0
 8009568:	9310      	str	r3, [sp, #64]	@ 0x40
 800956a:	18bd      	adds	r5, r7, r2
 800956c:	9b08      	ldr	r3, [sp, #32]
 800956e:	42af      	cmp	r7, r5
 8009570:	4416      	add	r6, r2
 8009572:	441e      	add	r6, r3
 8009574:	463b      	mov	r3, r7
 8009576:	bfa8      	it	ge
 8009578:	462b      	movge	r3, r5
 800957a:	42b3      	cmp	r3, r6
 800957c:	bfa8      	it	ge
 800957e:	4633      	movge	r3, r6
 8009580:	2b00      	cmp	r3, #0
 8009582:	bfc2      	ittt	gt
 8009584:	1aed      	subgt	r5, r5, r3
 8009586:	1af6      	subgt	r6, r6, r3
 8009588:	1aff      	subgt	r7, r7, r3
 800958a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800958c:	2b00      	cmp	r3, #0
 800958e:	dd16      	ble.n	80095be <_strtod_l+0x736>
 8009590:	4641      	mov	r1, r8
 8009592:	9805      	ldr	r0, [sp, #20]
 8009594:	461a      	mov	r2, r3
 8009596:	f003 fdaf 	bl	800d0f8 <__pow5mult>
 800959a:	4680      	mov	r8, r0
 800959c:	2800      	cmp	r0, #0
 800959e:	d0ba      	beq.n	8009516 <_strtod_l+0x68e>
 80095a0:	4601      	mov	r1, r0
 80095a2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095a4:	9805      	ldr	r0, [sp, #20]
 80095a6:	f003 fcfd 	bl	800cfa4 <__multiply>
 80095aa:	900e      	str	r0, [sp, #56]	@ 0x38
 80095ac:	2800      	cmp	r0, #0
 80095ae:	f43f ae8a 	beq.w	80092c6 <_strtod_l+0x43e>
 80095b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095b4:	9805      	ldr	r0, [sp, #20]
 80095b6:	f003 fbe1 	bl	800cd7c <_Bfree>
 80095ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80095be:	2d00      	cmp	r5, #0
 80095c0:	dc1d      	bgt.n	80095fe <_strtod_l+0x776>
 80095c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	dd23      	ble.n	8009610 <_strtod_l+0x788>
 80095c8:	4649      	mov	r1, r9
 80095ca:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80095cc:	9805      	ldr	r0, [sp, #20]
 80095ce:	f003 fd93 	bl	800d0f8 <__pow5mult>
 80095d2:	4681      	mov	r9, r0
 80095d4:	b9e0      	cbnz	r0, 8009610 <_strtod_l+0x788>
 80095d6:	f04f 0900 	mov.w	r9, #0
 80095da:	e674      	b.n	80092c6 <_strtod_l+0x43e>
 80095dc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80095e0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80095e4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80095e8:	35e2      	adds	r5, #226	@ 0xe2
 80095ea:	fa01 f305 	lsl.w	r3, r1, r5
 80095ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80095f0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80095f2:	e7ba      	b.n	800956a <_strtod_l+0x6e2>
 80095f4:	2300      	movs	r3, #0
 80095f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80095f8:	2301      	movs	r3, #1
 80095fa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095fc:	e7b5      	b.n	800956a <_strtod_l+0x6e2>
 80095fe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009600:	9805      	ldr	r0, [sp, #20]
 8009602:	462a      	mov	r2, r5
 8009604:	f003 fdd2 	bl	800d1ac <__lshift>
 8009608:	901a      	str	r0, [sp, #104]	@ 0x68
 800960a:	2800      	cmp	r0, #0
 800960c:	d1d9      	bne.n	80095c2 <_strtod_l+0x73a>
 800960e:	e65a      	b.n	80092c6 <_strtod_l+0x43e>
 8009610:	2e00      	cmp	r6, #0
 8009612:	dd07      	ble.n	8009624 <_strtod_l+0x79c>
 8009614:	4649      	mov	r1, r9
 8009616:	9805      	ldr	r0, [sp, #20]
 8009618:	4632      	mov	r2, r6
 800961a:	f003 fdc7 	bl	800d1ac <__lshift>
 800961e:	4681      	mov	r9, r0
 8009620:	2800      	cmp	r0, #0
 8009622:	d0d8      	beq.n	80095d6 <_strtod_l+0x74e>
 8009624:	2f00      	cmp	r7, #0
 8009626:	dd08      	ble.n	800963a <_strtod_l+0x7b2>
 8009628:	4641      	mov	r1, r8
 800962a:	9805      	ldr	r0, [sp, #20]
 800962c:	463a      	mov	r2, r7
 800962e:	f003 fdbd 	bl	800d1ac <__lshift>
 8009632:	4680      	mov	r8, r0
 8009634:	2800      	cmp	r0, #0
 8009636:	f43f ae46 	beq.w	80092c6 <_strtod_l+0x43e>
 800963a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800963c:	9805      	ldr	r0, [sp, #20]
 800963e:	464a      	mov	r2, r9
 8009640:	f003 fe3c 	bl	800d2bc <__mdiff>
 8009644:	4604      	mov	r4, r0
 8009646:	2800      	cmp	r0, #0
 8009648:	f43f ae3d 	beq.w	80092c6 <_strtod_l+0x43e>
 800964c:	68c3      	ldr	r3, [r0, #12]
 800964e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009650:	2300      	movs	r3, #0
 8009652:	60c3      	str	r3, [r0, #12]
 8009654:	4641      	mov	r1, r8
 8009656:	f003 fe15 	bl	800d284 <__mcmp>
 800965a:	2800      	cmp	r0, #0
 800965c:	da46      	bge.n	80096ec <_strtod_l+0x864>
 800965e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009660:	ea53 030a 	orrs.w	r3, r3, sl
 8009664:	d16c      	bne.n	8009740 <_strtod_l+0x8b8>
 8009666:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800966a:	2b00      	cmp	r3, #0
 800966c:	d168      	bne.n	8009740 <_strtod_l+0x8b8>
 800966e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009672:	0d1b      	lsrs	r3, r3, #20
 8009674:	051b      	lsls	r3, r3, #20
 8009676:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800967a:	d961      	bls.n	8009740 <_strtod_l+0x8b8>
 800967c:	6963      	ldr	r3, [r4, #20]
 800967e:	b913      	cbnz	r3, 8009686 <_strtod_l+0x7fe>
 8009680:	6923      	ldr	r3, [r4, #16]
 8009682:	2b01      	cmp	r3, #1
 8009684:	dd5c      	ble.n	8009740 <_strtod_l+0x8b8>
 8009686:	4621      	mov	r1, r4
 8009688:	2201      	movs	r2, #1
 800968a:	9805      	ldr	r0, [sp, #20]
 800968c:	f003 fd8e 	bl	800d1ac <__lshift>
 8009690:	4641      	mov	r1, r8
 8009692:	4604      	mov	r4, r0
 8009694:	f003 fdf6 	bl	800d284 <__mcmp>
 8009698:	2800      	cmp	r0, #0
 800969a:	dd51      	ble.n	8009740 <_strtod_l+0x8b8>
 800969c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80096a0:	9a08      	ldr	r2, [sp, #32]
 80096a2:	0d1b      	lsrs	r3, r3, #20
 80096a4:	051b      	lsls	r3, r3, #20
 80096a6:	2a00      	cmp	r2, #0
 80096a8:	d06b      	beq.n	8009782 <_strtod_l+0x8fa>
 80096aa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80096ae:	d868      	bhi.n	8009782 <_strtod_l+0x8fa>
 80096b0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80096b4:	f67f ae9d 	bls.w	80093f2 <_strtod_l+0x56a>
 80096b8:	4b0a      	ldr	r3, [pc, #40]	@ (80096e4 <_strtod_l+0x85c>)
 80096ba:	4650      	mov	r0, sl
 80096bc:	4659      	mov	r1, fp
 80096be:	2200      	movs	r2, #0
 80096c0:	f7f6 ffaa 	bl	8000618 <__aeabi_dmul>
 80096c4:	4b08      	ldr	r3, [pc, #32]	@ (80096e8 <_strtod_l+0x860>)
 80096c6:	400b      	ands	r3, r1
 80096c8:	4682      	mov	sl, r0
 80096ca:	468b      	mov	fp, r1
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	f47f ae05 	bne.w	80092dc <_strtod_l+0x454>
 80096d2:	9a05      	ldr	r2, [sp, #20]
 80096d4:	2322      	movs	r3, #34	@ 0x22
 80096d6:	6013      	str	r3, [r2, #0]
 80096d8:	e600      	b.n	80092dc <_strtod_l+0x454>
 80096da:	bf00      	nop
 80096dc:	0800ff50 	.word	0x0800ff50
 80096e0:	fffffc02 	.word	0xfffffc02
 80096e4:	39500000 	.word	0x39500000
 80096e8:	7ff00000 	.word	0x7ff00000
 80096ec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80096f0:	d165      	bne.n	80097be <_strtod_l+0x936>
 80096f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80096f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096f8:	b35a      	cbz	r2, 8009752 <_strtod_l+0x8ca>
 80096fa:	4a9f      	ldr	r2, [pc, #636]	@ (8009978 <_strtod_l+0xaf0>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d12b      	bne.n	8009758 <_strtod_l+0x8d0>
 8009700:	9b08      	ldr	r3, [sp, #32]
 8009702:	4651      	mov	r1, sl
 8009704:	b303      	cbz	r3, 8009748 <_strtod_l+0x8c0>
 8009706:	4b9d      	ldr	r3, [pc, #628]	@ (800997c <_strtod_l+0xaf4>)
 8009708:	465a      	mov	r2, fp
 800970a:	4013      	ands	r3, r2
 800970c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009710:	f04f 32ff 	mov.w	r2, #4294967295
 8009714:	d81b      	bhi.n	800974e <_strtod_l+0x8c6>
 8009716:	0d1b      	lsrs	r3, r3, #20
 8009718:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800971c:	fa02 f303 	lsl.w	r3, r2, r3
 8009720:	4299      	cmp	r1, r3
 8009722:	d119      	bne.n	8009758 <_strtod_l+0x8d0>
 8009724:	4b96      	ldr	r3, [pc, #600]	@ (8009980 <_strtod_l+0xaf8>)
 8009726:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009728:	429a      	cmp	r2, r3
 800972a:	d102      	bne.n	8009732 <_strtod_l+0x8aa>
 800972c:	3101      	adds	r1, #1
 800972e:	f43f adca 	beq.w	80092c6 <_strtod_l+0x43e>
 8009732:	4b92      	ldr	r3, [pc, #584]	@ (800997c <_strtod_l+0xaf4>)
 8009734:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009736:	401a      	ands	r2, r3
 8009738:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800973c:	f04f 0a00 	mov.w	sl, #0
 8009740:	9b08      	ldr	r3, [sp, #32]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d1b8      	bne.n	80096b8 <_strtod_l+0x830>
 8009746:	e5c9      	b.n	80092dc <_strtod_l+0x454>
 8009748:	f04f 33ff 	mov.w	r3, #4294967295
 800974c:	e7e8      	b.n	8009720 <_strtod_l+0x898>
 800974e:	4613      	mov	r3, r2
 8009750:	e7e6      	b.n	8009720 <_strtod_l+0x898>
 8009752:	ea53 030a 	orrs.w	r3, r3, sl
 8009756:	d0a1      	beq.n	800969c <_strtod_l+0x814>
 8009758:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800975a:	b1db      	cbz	r3, 8009794 <_strtod_l+0x90c>
 800975c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800975e:	4213      	tst	r3, r2
 8009760:	d0ee      	beq.n	8009740 <_strtod_l+0x8b8>
 8009762:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009764:	9a08      	ldr	r2, [sp, #32]
 8009766:	4650      	mov	r0, sl
 8009768:	4659      	mov	r1, fp
 800976a:	b1bb      	cbz	r3, 800979c <_strtod_l+0x914>
 800976c:	f7ff fb6c 	bl	8008e48 <sulp>
 8009770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009774:	ec53 2b10 	vmov	r2, r3, d0
 8009778:	f7f6 fd98 	bl	80002ac <__adddf3>
 800977c:	4682      	mov	sl, r0
 800977e:	468b      	mov	fp, r1
 8009780:	e7de      	b.n	8009740 <_strtod_l+0x8b8>
 8009782:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009786:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800978a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800978e:	f04f 3aff 	mov.w	sl, #4294967295
 8009792:	e7d5      	b.n	8009740 <_strtod_l+0x8b8>
 8009794:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009796:	ea13 0f0a 	tst.w	r3, sl
 800979a:	e7e1      	b.n	8009760 <_strtod_l+0x8d8>
 800979c:	f7ff fb54 	bl	8008e48 <sulp>
 80097a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097a4:	ec53 2b10 	vmov	r2, r3, d0
 80097a8:	f7f6 fd7e 	bl	80002a8 <__aeabi_dsub>
 80097ac:	2200      	movs	r2, #0
 80097ae:	2300      	movs	r3, #0
 80097b0:	4682      	mov	sl, r0
 80097b2:	468b      	mov	fp, r1
 80097b4:	f7f7 f998 	bl	8000ae8 <__aeabi_dcmpeq>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d0c1      	beq.n	8009740 <_strtod_l+0x8b8>
 80097bc:	e619      	b.n	80093f2 <_strtod_l+0x56a>
 80097be:	4641      	mov	r1, r8
 80097c0:	4620      	mov	r0, r4
 80097c2:	f003 fed7 	bl	800d574 <__ratio>
 80097c6:	ec57 6b10 	vmov	r6, r7, d0
 80097ca:	2200      	movs	r2, #0
 80097cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80097d0:	4630      	mov	r0, r6
 80097d2:	4639      	mov	r1, r7
 80097d4:	f7f7 f99c 	bl	8000b10 <__aeabi_dcmple>
 80097d8:	2800      	cmp	r0, #0
 80097da:	d06f      	beq.n	80098bc <_strtod_l+0xa34>
 80097dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d17a      	bne.n	80098d8 <_strtod_l+0xa50>
 80097e2:	f1ba 0f00 	cmp.w	sl, #0
 80097e6:	d158      	bne.n	800989a <_strtod_l+0xa12>
 80097e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d15a      	bne.n	80098a8 <_strtod_l+0xa20>
 80097f2:	4b64      	ldr	r3, [pc, #400]	@ (8009984 <_strtod_l+0xafc>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	4630      	mov	r0, r6
 80097f8:	4639      	mov	r1, r7
 80097fa:	f7f7 f97f 	bl	8000afc <__aeabi_dcmplt>
 80097fe:	2800      	cmp	r0, #0
 8009800:	d159      	bne.n	80098b6 <_strtod_l+0xa2e>
 8009802:	4630      	mov	r0, r6
 8009804:	4639      	mov	r1, r7
 8009806:	4b60      	ldr	r3, [pc, #384]	@ (8009988 <_strtod_l+0xb00>)
 8009808:	2200      	movs	r2, #0
 800980a:	f7f6 ff05 	bl	8000618 <__aeabi_dmul>
 800980e:	4606      	mov	r6, r0
 8009810:	460f      	mov	r7, r1
 8009812:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009816:	9606      	str	r6, [sp, #24]
 8009818:	9307      	str	r3, [sp, #28]
 800981a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800981e:	4d57      	ldr	r5, [pc, #348]	@ (800997c <_strtod_l+0xaf4>)
 8009820:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009824:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009826:	401d      	ands	r5, r3
 8009828:	4b58      	ldr	r3, [pc, #352]	@ (800998c <_strtod_l+0xb04>)
 800982a:	429d      	cmp	r5, r3
 800982c:	f040 80b2 	bne.w	8009994 <_strtod_l+0xb0c>
 8009830:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009832:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009836:	ec4b ab10 	vmov	d0, sl, fp
 800983a:	f003 fdd3 	bl	800d3e4 <__ulp>
 800983e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009842:	ec51 0b10 	vmov	r0, r1, d0
 8009846:	f7f6 fee7 	bl	8000618 <__aeabi_dmul>
 800984a:	4652      	mov	r2, sl
 800984c:	465b      	mov	r3, fp
 800984e:	f7f6 fd2d 	bl	80002ac <__adddf3>
 8009852:	460b      	mov	r3, r1
 8009854:	4949      	ldr	r1, [pc, #292]	@ (800997c <_strtod_l+0xaf4>)
 8009856:	4a4e      	ldr	r2, [pc, #312]	@ (8009990 <_strtod_l+0xb08>)
 8009858:	4019      	ands	r1, r3
 800985a:	4291      	cmp	r1, r2
 800985c:	4682      	mov	sl, r0
 800985e:	d942      	bls.n	80098e6 <_strtod_l+0xa5e>
 8009860:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009862:	4b47      	ldr	r3, [pc, #284]	@ (8009980 <_strtod_l+0xaf8>)
 8009864:	429a      	cmp	r2, r3
 8009866:	d103      	bne.n	8009870 <_strtod_l+0x9e8>
 8009868:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800986a:	3301      	adds	r3, #1
 800986c:	f43f ad2b 	beq.w	80092c6 <_strtod_l+0x43e>
 8009870:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009980 <_strtod_l+0xaf8>
 8009874:	f04f 3aff 	mov.w	sl, #4294967295
 8009878:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800987a:	9805      	ldr	r0, [sp, #20]
 800987c:	f003 fa7e 	bl	800cd7c <_Bfree>
 8009880:	9805      	ldr	r0, [sp, #20]
 8009882:	4649      	mov	r1, r9
 8009884:	f003 fa7a 	bl	800cd7c <_Bfree>
 8009888:	9805      	ldr	r0, [sp, #20]
 800988a:	4641      	mov	r1, r8
 800988c:	f003 fa76 	bl	800cd7c <_Bfree>
 8009890:	9805      	ldr	r0, [sp, #20]
 8009892:	4621      	mov	r1, r4
 8009894:	f003 fa72 	bl	800cd7c <_Bfree>
 8009898:	e618      	b.n	80094cc <_strtod_l+0x644>
 800989a:	f1ba 0f01 	cmp.w	sl, #1
 800989e:	d103      	bne.n	80098a8 <_strtod_l+0xa20>
 80098a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	f43f ada5 	beq.w	80093f2 <_strtod_l+0x56a>
 80098a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009958 <_strtod_l+0xad0>
 80098ac:	4f35      	ldr	r7, [pc, #212]	@ (8009984 <_strtod_l+0xafc>)
 80098ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098b2:	2600      	movs	r6, #0
 80098b4:	e7b1      	b.n	800981a <_strtod_l+0x992>
 80098b6:	4f34      	ldr	r7, [pc, #208]	@ (8009988 <_strtod_l+0xb00>)
 80098b8:	2600      	movs	r6, #0
 80098ba:	e7aa      	b.n	8009812 <_strtod_l+0x98a>
 80098bc:	4b32      	ldr	r3, [pc, #200]	@ (8009988 <_strtod_l+0xb00>)
 80098be:	4630      	mov	r0, r6
 80098c0:	4639      	mov	r1, r7
 80098c2:	2200      	movs	r2, #0
 80098c4:	f7f6 fea8 	bl	8000618 <__aeabi_dmul>
 80098c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098ca:	4606      	mov	r6, r0
 80098cc:	460f      	mov	r7, r1
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d09f      	beq.n	8009812 <_strtod_l+0x98a>
 80098d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80098d6:	e7a0      	b.n	800981a <_strtod_l+0x992>
 80098d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009960 <_strtod_l+0xad8>
 80098dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098e0:	ec57 6b17 	vmov	r6, r7, d7
 80098e4:	e799      	b.n	800981a <_strtod_l+0x992>
 80098e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80098ea:	9b08      	ldr	r3, [sp, #32]
 80098ec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1c1      	bne.n	8009878 <_strtod_l+0x9f0>
 80098f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098f8:	0d1b      	lsrs	r3, r3, #20
 80098fa:	051b      	lsls	r3, r3, #20
 80098fc:	429d      	cmp	r5, r3
 80098fe:	d1bb      	bne.n	8009878 <_strtod_l+0x9f0>
 8009900:	4630      	mov	r0, r6
 8009902:	4639      	mov	r1, r7
 8009904:	f7f7 f9d0 	bl	8000ca8 <__aeabi_d2lz>
 8009908:	f7f6 fe58 	bl	80005bc <__aeabi_l2d>
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	4630      	mov	r0, r6
 8009912:	4639      	mov	r1, r7
 8009914:	f7f6 fcc8 	bl	80002a8 <__aeabi_dsub>
 8009918:	460b      	mov	r3, r1
 800991a:	4602      	mov	r2, r0
 800991c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009920:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009924:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009926:	ea46 060a 	orr.w	r6, r6, sl
 800992a:	431e      	orrs	r6, r3
 800992c:	d06f      	beq.n	8009a0e <_strtod_l+0xb86>
 800992e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009968 <_strtod_l+0xae0>)
 8009930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009934:	f7f7 f8e2 	bl	8000afc <__aeabi_dcmplt>
 8009938:	2800      	cmp	r0, #0
 800993a:	f47f accf 	bne.w	80092dc <_strtod_l+0x454>
 800993e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009970 <_strtod_l+0xae8>)
 8009940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009944:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009948:	f7f7 f8f6 	bl	8000b38 <__aeabi_dcmpgt>
 800994c:	2800      	cmp	r0, #0
 800994e:	d093      	beq.n	8009878 <_strtod_l+0x9f0>
 8009950:	e4c4      	b.n	80092dc <_strtod_l+0x454>
 8009952:	bf00      	nop
 8009954:	f3af 8000 	nop.w
 8009958:	00000000 	.word	0x00000000
 800995c:	bff00000 	.word	0xbff00000
 8009960:	00000000 	.word	0x00000000
 8009964:	3ff00000 	.word	0x3ff00000
 8009968:	94a03595 	.word	0x94a03595
 800996c:	3fdfffff 	.word	0x3fdfffff
 8009970:	35afe535 	.word	0x35afe535
 8009974:	3fe00000 	.word	0x3fe00000
 8009978:	000fffff 	.word	0x000fffff
 800997c:	7ff00000 	.word	0x7ff00000
 8009980:	7fefffff 	.word	0x7fefffff
 8009984:	3ff00000 	.word	0x3ff00000
 8009988:	3fe00000 	.word	0x3fe00000
 800998c:	7fe00000 	.word	0x7fe00000
 8009990:	7c9fffff 	.word	0x7c9fffff
 8009994:	9b08      	ldr	r3, [sp, #32]
 8009996:	b323      	cbz	r3, 80099e2 <_strtod_l+0xb5a>
 8009998:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800999c:	d821      	bhi.n	80099e2 <_strtod_l+0xb5a>
 800999e:	a328      	add	r3, pc, #160	@ (adr r3, 8009a40 <_strtod_l+0xbb8>)
 80099a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a4:	4630      	mov	r0, r6
 80099a6:	4639      	mov	r1, r7
 80099a8:	f7f7 f8b2 	bl	8000b10 <__aeabi_dcmple>
 80099ac:	b1a0      	cbz	r0, 80099d8 <_strtod_l+0xb50>
 80099ae:	4639      	mov	r1, r7
 80099b0:	4630      	mov	r0, r6
 80099b2:	f7f7 f909 	bl	8000bc8 <__aeabi_d2uiz>
 80099b6:	2801      	cmp	r0, #1
 80099b8:	bf38      	it	cc
 80099ba:	2001      	movcc	r0, #1
 80099bc:	f7f6 fdb2 	bl	8000524 <__aeabi_ui2d>
 80099c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099c2:	4606      	mov	r6, r0
 80099c4:	460f      	mov	r7, r1
 80099c6:	b9fb      	cbnz	r3, 8009a08 <_strtod_l+0xb80>
 80099c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80099cc:	9014      	str	r0, [sp, #80]	@ 0x50
 80099ce:	9315      	str	r3, [sp, #84]	@ 0x54
 80099d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80099d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80099d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80099de:	1b5b      	subs	r3, r3, r5
 80099e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80099e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80099e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80099ea:	f003 fcfb 	bl	800d3e4 <__ulp>
 80099ee:	4650      	mov	r0, sl
 80099f0:	ec53 2b10 	vmov	r2, r3, d0
 80099f4:	4659      	mov	r1, fp
 80099f6:	f7f6 fe0f 	bl	8000618 <__aeabi_dmul>
 80099fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80099fe:	f7f6 fc55 	bl	80002ac <__adddf3>
 8009a02:	4682      	mov	sl, r0
 8009a04:	468b      	mov	fp, r1
 8009a06:	e770      	b.n	80098ea <_strtod_l+0xa62>
 8009a08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009a0c:	e7e0      	b.n	80099d0 <_strtod_l+0xb48>
 8009a0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a48 <_strtod_l+0xbc0>)
 8009a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a14:	f7f7 f872 	bl	8000afc <__aeabi_dcmplt>
 8009a18:	e798      	b.n	800994c <_strtod_l+0xac4>
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009a20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a22:	6013      	str	r3, [r2, #0]
 8009a24:	f7ff ba6d 	b.w	8008f02 <_strtod_l+0x7a>
 8009a28:	2a65      	cmp	r2, #101	@ 0x65
 8009a2a:	f43f ab66 	beq.w	80090fa <_strtod_l+0x272>
 8009a2e:	2a45      	cmp	r2, #69	@ 0x45
 8009a30:	f43f ab63 	beq.w	80090fa <_strtod_l+0x272>
 8009a34:	2301      	movs	r3, #1
 8009a36:	f7ff bb9e 	b.w	8009176 <_strtod_l+0x2ee>
 8009a3a:	bf00      	nop
 8009a3c:	f3af 8000 	nop.w
 8009a40:	ffc00000 	.word	0xffc00000
 8009a44:	41dfffff 	.word	0x41dfffff
 8009a48:	94a03595 	.word	0x94a03595
 8009a4c:	3fcfffff 	.word	0x3fcfffff

08009a50 <_strtod_r>:
 8009a50:	4b01      	ldr	r3, [pc, #4]	@ (8009a58 <_strtod_r+0x8>)
 8009a52:	f7ff ba19 	b.w	8008e88 <_strtod_l>
 8009a56:	bf00      	nop
 8009a58:	20000030 	.word	0x20000030

08009a5c <_strtol_l.constprop.0>:
 8009a5c:	2b24      	cmp	r3, #36	@ 0x24
 8009a5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a62:	4686      	mov	lr, r0
 8009a64:	4690      	mov	r8, r2
 8009a66:	d801      	bhi.n	8009a6c <_strtol_l.constprop.0+0x10>
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d106      	bne.n	8009a7a <_strtol_l.constprop.0+0x1e>
 8009a6c:	f001 fec8 	bl	800b800 <__errno>
 8009a70:	2316      	movs	r3, #22
 8009a72:	6003      	str	r3, [r0, #0]
 8009a74:	2000      	movs	r0, #0
 8009a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a7a:	4834      	ldr	r0, [pc, #208]	@ (8009b4c <_strtol_l.constprop.0+0xf0>)
 8009a7c:	460d      	mov	r5, r1
 8009a7e:	462a      	mov	r2, r5
 8009a80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a84:	5d06      	ldrb	r6, [r0, r4]
 8009a86:	f016 0608 	ands.w	r6, r6, #8
 8009a8a:	d1f8      	bne.n	8009a7e <_strtol_l.constprop.0+0x22>
 8009a8c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009a8e:	d12d      	bne.n	8009aec <_strtol_l.constprop.0+0x90>
 8009a90:	782c      	ldrb	r4, [r5, #0]
 8009a92:	2601      	movs	r6, #1
 8009a94:	1c95      	adds	r5, r2, #2
 8009a96:	f033 0210 	bics.w	r2, r3, #16
 8009a9a:	d109      	bne.n	8009ab0 <_strtol_l.constprop.0+0x54>
 8009a9c:	2c30      	cmp	r4, #48	@ 0x30
 8009a9e:	d12a      	bne.n	8009af6 <_strtol_l.constprop.0+0x9a>
 8009aa0:	782a      	ldrb	r2, [r5, #0]
 8009aa2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009aa6:	2a58      	cmp	r2, #88	@ 0x58
 8009aa8:	d125      	bne.n	8009af6 <_strtol_l.constprop.0+0x9a>
 8009aaa:	786c      	ldrb	r4, [r5, #1]
 8009aac:	2310      	movs	r3, #16
 8009aae:	3502      	adds	r5, #2
 8009ab0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009ab4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009ab8:	2200      	movs	r2, #0
 8009aba:	fbbc f9f3 	udiv	r9, ip, r3
 8009abe:	4610      	mov	r0, r2
 8009ac0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009ac4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009ac8:	2f09      	cmp	r7, #9
 8009aca:	d81b      	bhi.n	8009b04 <_strtol_l.constprop.0+0xa8>
 8009acc:	463c      	mov	r4, r7
 8009ace:	42a3      	cmp	r3, r4
 8009ad0:	dd27      	ble.n	8009b22 <_strtol_l.constprop.0+0xc6>
 8009ad2:	1c57      	adds	r7, r2, #1
 8009ad4:	d007      	beq.n	8009ae6 <_strtol_l.constprop.0+0x8a>
 8009ad6:	4581      	cmp	r9, r0
 8009ad8:	d320      	bcc.n	8009b1c <_strtol_l.constprop.0+0xc0>
 8009ada:	d101      	bne.n	8009ae0 <_strtol_l.constprop.0+0x84>
 8009adc:	45a2      	cmp	sl, r4
 8009ade:	db1d      	blt.n	8009b1c <_strtol_l.constprop.0+0xc0>
 8009ae0:	fb00 4003 	mla	r0, r0, r3, r4
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009aea:	e7eb      	b.n	8009ac4 <_strtol_l.constprop.0+0x68>
 8009aec:	2c2b      	cmp	r4, #43	@ 0x2b
 8009aee:	bf04      	itt	eq
 8009af0:	782c      	ldrbeq	r4, [r5, #0]
 8009af2:	1c95      	addeq	r5, r2, #2
 8009af4:	e7cf      	b.n	8009a96 <_strtol_l.constprop.0+0x3a>
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d1da      	bne.n	8009ab0 <_strtol_l.constprop.0+0x54>
 8009afa:	2c30      	cmp	r4, #48	@ 0x30
 8009afc:	bf0c      	ite	eq
 8009afe:	2308      	moveq	r3, #8
 8009b00:	230a      	movne	r3, #10
 8009b02:	e7d5      	b.n	8009ab0 <_strtol_l.constprop.0+0x54>
 8009b04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009b08:	2f19      	cmp	r7, #25
 8009b0a:	d801      	bhi.n	8009b10 <_strtol_l.constprop.0+0xb4>
 8009b0c:	3c37      	subs	r4, #55	@ 0x37
 8009b0e:	e7de      	b.n	8009ace <_strtol_l.constprop.0+0x72>
 8009b10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009b14:	2f19      	cmp	r7, #25
 8009b16:	d804      	bhi.n	8009b22 <_strtol_l.constprop.0+0xc6>
 8009b18:	3c57      	subs	r4, #87	@ 0x57
 8009b1a:	e7d8      	b.n	8009ace <_strtol_l.constprop.0+0x72>
 8009b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b20:	e7e1      	b.n	8009ae6 <_strtol_l.constprop.0+0x8a>
 8009b22:	1c53      	adds	r3, r2, #1
 8009b24:	d108      	bne.n	8009b38 <_strtol_l.constprop.0+0xdc>
 8009b26:	2322      	movs	r3, #34	@ 0x22
 8009b28:	f8ce 3000 	str.w	r3, [lr]
 8009b2c:	4660      	mov	r0, ip
 8009b2e:	f1b8 0f00 	cmp.w	r8, #0
 8009b32:	d0a0      	beq.n	8009a76 <_strtol_l.constprop.0+0x1a>
 8009b34:	1e69      	subs	r1, r5, #1
 8009b36:	e006      	b.n	8009b46 <_strtol_l.constprop.0+0xea>
 8009b38:	b106      	cbz	r6, 8009b3c <_strtol_l.constprop.0+0xe0>
 8009b3a:	4240      	negs	r0, r0
 8009b3c:	f1b8 0f00 	cmp.w	r8, #0
 8009b40:	d099      	beq.n	8009a76 <_strtol_l.constprop.0+0x1a>
 8009b42:	2a00      	cmp	r2, #0
 8009b44:	d1f6      	bne.n	8009b34 <_strtol_l.constprop.0+0xd8>
 8009b46:	f8c8 1000 	str.w	r1, [r8]
 8009b4a:	e794      	b.n	8009a76 <_strtol_l.constprop.0+0x1a>
 8009b4c:	0800ff79 	.word	0x0800ff79

08009b50 <_strtol_r>:
 8009b50:	f7ff bf84 	b.w	8009a5c <_strtol_l.constprop.0>

08009b54 <strtol>:
 8009b54:	4613      	mov	r3, r2
 8009b56:	460a      	mov	r2, r1
 8009b58:	4601      	mov	r1, r0
 8009b5a:	4802      	ldr	r0, [pc, #8]	@ (8009b64 <strtol+0x10>)
 8009b5c:	6800      	ldr	r0, [r0, #0]
 8009b5e:	f7ff bf7d 	b.w	8009a5c <_strtol_l.constprop.0>
 8009b62:	bf00      	nop
 8009b64:	2000019c 	.word	0x2000019c

08009b68 <__cvt>:
 8009b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b6c:	ec57 6b10 	vmov	r6, r7, d0
 8009b70:	2f00      	cmp	r7, #0
 8009b72:	460c      	mov	r4, r1
 8009b74:	4619      	mov	r1, r3
 8009b76:	463b      	mov	r3, r7
 8009b78:	bfbb      	ittet	lt
 8009b7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009b7e:	461f      	movlt	r7, r3
 8009b80:	2300      	movge	r3, #0
 8009b82:	232d      	movlt	r3, #45	@ 0x2d
 8009b84:	700b      	strb	r3, [r1, #0]
 8009b86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009b8c:	4691      	mov	r9, r2
 8009b8e:	f023 0820 	bic.w	r8, r3, #32
 8009b92:	bfbc      	itt	lt
 8009b94:	4632      	movlt	r2, r6
 8009b96:	4616      	movlt	r6, r2
 8009b98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b9c:	d005      	beq.n	8009baa <__cvt+0x42>
 8009b9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009ba2:	d100      	bne.n	8009ba6 <__cvt+0x3e>
 8009ba4:	3401      	adds	r4, #1
 8009ba6:	2102      	movs	r1, #2
 8009ba8:	e000      	b.n	8009bac <__cvt+0x44>
 8009baa:	2103      	movs	r1, #3
 8009bac:	ab03      	add	r3, sp, #12
 8009bae:	9301      	str	r3, [sp, #4]
 8009bb0:	ab02      	add	r3, sp, #8
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	ec47 6b10 	vmov	d0, r6, r7
 8009bb8:	4653      	mov	r3, sl
 8009bba:	4622      	mov	r2, r4
 8009bbc:	f001 ff00 	bl	800b9c0 <_dtoa_r>
 8009bc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	d119      	bne.n	8009bfc <__cvt+0x94>
 8009bc8:	f019 0f01 	tst.w	r9, #1
 8009bcc:	d00e      	beq.n	8009bec <__cvt+0x84>
 8009bce:	eb00 0904 	add.w	r9, r0, r4
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	4630      	mov	r0, r6
 8009bd8:	4639      	mov	r1, r7
 8009bda:	f7f6 ff85 	bl	8000ae8 <__aeabi_dcmpeq>
 8009bde:	b108      	cbz	r0, 8009be4 <__cvt+0x7c>
 8009be0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009be4:	2230      	movs	r2, #48	@ 0x30
 8009be6:	9b03      	ldr	r3, [sp, #12]
 8009be8:	454b      	cmp	r3, r9
 8009bea:	d31e      	bcc.n	8009c2a <__cvt+0xc2>
 8009bec:	9b03      	ldr	r3, [sp, #12]
 8009bee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bf0:	1b5b      	subs	r3, r3, r5
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	6013      	str	r3, [r2, #0]
 8009bf6:	b004      	add	sp, #16
 8009bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c00:	eb00 0904 	add.w	r9, r0, r4
 8009c04:	d1e5      	bne.n	8009bd2 <__cvt+0x6a>
 8009c06:	7803      	ldrb	r3, [r0, #0]
 8009c08:	2b30      	cmp	r3, #48	@ 0x30
 8009c0a:	d10a      	bne.n	8009c22 <__cvt+0xba>
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	2300      	movs	r3, #0
 8009c10:	4630      	mov	r0, r6
 8009c12:	4639      	mov	r1, r7
 8009c14:	f7f6 ff68 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c18:	b918      	cbnz	r0, 8009c22 <__cvt+0xba>
 8009c1a:	f1c4 0401 	rsb	r4, r4, #1
 8009c1e:	f8ca 4000 	str.w	r4, [sl]
 8009c22:	f8da 3000 	ldr.w	r3, [sl]
 8009c26:	4499      	add	r9, r3
 8009c28:	e7d3      	b.n	8009bd2 <__cvt+0x6a>
 8009c2a:	1c59      	adds	r1, r3, #1
 8009c2c:	9103      	str	r1, [sp, #12]
 8009c2e:	701a      	strb	r2, [r3, #0]
 8009c30:	e7d9      	b.n	8009be6 <__cvt+0x7e>

08009c32 <__exponent>:
 8009c32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c34:	2900      	cmp	r1, #0
 8009c36:	bfba      	itte	lt
 8009c38:	4249      	neglt	r1, r1
 8009c3a:	232d      	movlt	r3, #45	@ 0x2d
 8009c3c:	232b      	movge	r3, #43	@ 0x2b
 8009c3e:	2909      	cmp	r1, #9
 8009c40:	7002      	strb	r2, [r0, #0]
 8009c42:	7043      	strb	r3, [r0, #1]
 8009c44:	dd29      	ble.n	8009c9a <__exponent+0x68>
 8009c46:	f10d 0307 	add.w	r3, sp, #7
 8009c4a:	461d      	mov	r5, r3
 8009c4c:	270a      	movs	r7, #10
 8009c4e:	461a      	mov	r2, r3
 8009c50:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c54:	fb07 1416 	mls	r4, r7, r6, r1
 8009c58:	3430      	adds	r4, #48	@ 0x30
 8009c5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c5e:	460c      	mov	r4, r1
 8009c60:	2c63      	cmp	r4, #99	@ 0x63
 8009c62:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c66:	4631      	mov	r1, r6
 8009c68:	dcf1      	bgt.n	8009c4e <__exponent+0x1c>
 8009c6a:	3130      	adds	r1, #48	@ 0x30
 8009c6c:	1e94      	subs	r4, r2, #2
 8009c6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c72:	1c41      	adds	r1, r0, #1
 8009c74:	4623      	mov	r3, r4
 8009c76:	42ab      	cmp	r3, r5
 8009c78:	d30a      	bcc.n	8009c90 <__exponent+0x5e>
 8009c7a:	f10d 0309 	add.w	r3, sp, #9
 8009c7e:	1a9b      	subs	r3, r3, r2
 8009c80:	42ac      	cmp	r4, r5
 8009c82:	bf88      	it	hi
 8009c84:	2300      	movhi	r3, #0
 8009c86:	3302      	adds	r3, #2
 8009c88:	4403      	add	r3, r0
 8009c8a:	1a18      	subs	r0, r3, r0
 8009c8c:	b003      	add	sp, #12
 8009c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009c94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c98:	e7ed      	b.n	8009c76 <__exponent+0x44>
 8009c9a:	2330      	movs	r3, #48	@ 0x30
 8009c9c:	3130      	adds	r1, #48	@ 0x30
 8009c9e:	7083      	strb	r3, [r0, #2]
 8009ca0:	70c1      	strb	r1, [r0, #3]
 8009ca2:	1d03      	adds	r3, r0, #4
 8009ca4:	e7f1      	b.n	8009c8a <__exponent+0x58>
	...

08009ca8 <_printf_float>:
 8009ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cac:	b08d      	sub	sp, #52	@ 0x34
 8009cae:	460c      	mov	r4, r1
 8009cb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009cb4:	4616      	mov	r6, r2
 8009cb6:	461f      	mov	r7, r3
 8009cb8:	4605      	mov	r5, r0
 8009cba:	f001 fd47 	bl	800b74c <_localeconv_r>
 8009cbe:	6803      	ldr	r3, [r0, #0]
 8009cc0:	9304      	str	r3, [sp, #16]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7f6 fae4 	bl	8000290 <strlen>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd0:	9005      	str	r0, [sp, #20]
 8009cd2:	3307      	adds	r3, #7
 8009cd4:	f023 0307 	bic.w	r3, r3, #7
 8009cd8:	f103 0208 	add.w	r2, r3, #8
 8009cdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ce0:	f8d4 b000 	ldr.w	fp, [r4]
 8009ce4:	f8c8 2000 	str.w	r2, [r8]
 8009ce8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009cf0:	9307      	str	r3, [sp, #28]
 8009cf2:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cf6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009cfe:	4b9c      	ldr	r3, [pc, #624]	@ (8009f70 <_printf_float+0x2c8>)
 8009d00:	f04f 32ff 	mov.w	r2, #4294967295
 8009d04:	f7f6 ff22 	bl	8000b4c <__aeabi_dcmpun>
 8009d08:	bb70      	cbnz	r0, 8009d68 <_printf_float+0xc0>
 8009d0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d0e:	4b98      	ldr	r3, [pc, #608]	@ (8009f70 <_printf_float+0x2c8>)
 8009d10:	f04f 32ff 	mov.w	r2, #4294967295
 8009d14:	f7f6 fefc 	bl	8000b10 <__aeabi_dcmple>
 8009d18:	bb30      	cbnz	r0, 8009d68 <_printf_float+0xc0>
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	4640      	mov	r0, r8
 8009d20:	4649      	mov	r1, r9
 8009d22:	f7f6 feeb 	bl	8000afc <__aeabi_dcmplt>
 8009d26:	b110      	cbz	r0, 8009d2e <_printf_float+0x86>
 8009d28:	232d      	movs	r3, #45	@ 0x2d
 8009d2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d2e:	4a91      	ldr	r2, [pc, #580]	@ (8009f74 <_printf_float+0x2cc>)
 8009d30:	4b91      	ldr	r3, [pc, #580]	@ (8009f78 <_printf_float+0x2d0>)
 8009d32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d36:	bf94      	ite	ls
 8009d38:	4690      	movls	r8, r2
 8009d3a:	4698      	movhi	r8, r3
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	6123      	str	r3, [r4, #16]
 8009d40:	f02b 0304 	bic.w	r3, fp, #4
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	f04f 0900 	mov.w	r9, #0
 8009d4a:	9700      	str	r7, [sp, #0]
 8009d4c:	4633      	mov	r3, r6
 8009d4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d50:	4621      	mov	r1, r4
 8009d52:	4628      	mov	r0, r5
 8009d54:	f000 f9d2 	bl	800a0fc <_printf_common>
 8009d58:	3001      	adds	r0, #1
 8009d5a:	f040 808d 	bne.w	8009e78 <_printf_float+0x1d0>
 8009d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d62:	b00d      	add	sp, #52	@ 0x34
 8009d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d68:	4642      	mov	r2, r8
 8009d6a:	464b      	mov	r3, r9
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	4649      	mov	r1, r9
 8009d70:	f7f6 feec 	bl	8000b4c <__aeabi_dcmpun>
 8009d74:	b140      	cbz	r0, 8009d88 <_printf_float+0xe0>
 8009d76:	464b      	mov	r3, r9
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	bfbc      	itt	lt
 8009d7c:	232d      	movlt	r3, #45	@ 0x2d
 8009d7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d82:	4a7e      	ldr	r2, [pc, #504]	@ (8009f7c <_printf_float+0x2d4>)
 8009d84:	4b7e      	ldr	r3, [pc, #504]	@ (8009f80 <_printf_float+0x2d8>)
 8009d86:	e7d4      	b.n	8009d32 <_printf_float+0x8a>
 8009d88:	6863      	ldr	r3, [r4, #4]
 8009d8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009d8e:	9206      	str	r2, [sp, #24]
 8009d90:	1c5a      	adds	r2, r3, #1
 8009d92:	d13b      	bne.n	8009e0c <_printf_float+0x164>
 8009d94:	2306      	movs	r3, #6
 8009d96:	6063      	str	r3, [r4, #4]
 8009d98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	6022      	str	r2, [r4, #0]
 8009da0:	9303      	str	r3, [sp, #12]
 8009da2:	ab0a      	add	r3, sp, #40	@ 0x28
 8009da4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009da8:	ab09      	add	r3, sp, #36	@ 0x24
 8009daa:	9300      	str	r3, [sp, #0]
 8009dac:	6861      	ldr	r1, [r4, #4]
 8009dae:	ec49 8b10 	vmov	d0, r8, r9
 8009db2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009db6:	4628      	mov	r0, r5
 8009db8:	f7ff fed6 	bl	8009b68 <__cvt>
 8009dbc:	9b06      	ldr	r3, [sp, #24]
 8009dbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dc0:	2b47      	cmp	r3, #71	@ 0x47
 8009dc2:	4680      	mov	r8, r0
 8009dc4:	d129      	bne.n	8009e1a <_printf_float+0x172>
 8009dc6:	1cc8      	adds	r0, r1, #3
 8009dc8:	db02      	blt.n	8009dd0 <_printf_float+0x128>
 8009dca:	6863      	ldr	r3, [r4, #4]
 8009dcc:	4299      	cmp	r1, r3
 8009dce:	dd41      	ble.n	8009e54 <_printf_float+0x1ac>
 8009dd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009dd4:	fa5f fa8a 	uxtb.w	sl, sl
 8009dd8:	3901      	subs	r1, #1
 8009dda:	4652      	mov	r2, sl
 8009ddc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009de0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009de2:	f7ff ff26 	bl	8009c32 <__exponent>
 8009de6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009de8:	1813      	adds	r3, r2, r0
 8009dea:	2a01      	cmp	r2, #1
 8009dec:	4681      	mov	r9, r0
 8009dee:	6123      	str	r3, [r4, #16]
 8009df0:	dc02      	bgt.n	8009df8 <_printf_float+0x150>
 8009df2:	6822      	ldr	r2, [r4, #0]
 8009df4:	07d2      	lsls	r2, r2, #31
 8009df6:	d501      	bpl.n	8009dfc <_printf_float+0x154>
 8009df8:	3301      	adds	r3, #1
 8009dfa:	6123      	str	r3, [r4, #16]
 8009dfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d0a2      	beq.n	8009d4a <_printf_float+0xa2>
 8009e04:	232d      	movs	r3, #45	@ 0x2d
 8009e06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e0a:	e79e      	b.n	8009d4a <_printf_float+0xa2>
 8009e0c:	9a06      	ldr	r2, [sp, #24]
 8009e0e:	2a47      	cmp	r2, #71	@ 0x47
 8009e10:	d1c2      	bne.n	8009d98 <_printf_float+0xf0>
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1c0      	bne.n	8009d98 <_printf_float+0xf0>
 8009e16:	2301      	movs	r3, #1
 8009e18:	e7bd      	b.n	8009d96 <_printf_float+0xee>
 8009e1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e1e:	d9db      	bls.n	8009dd8 <_printf_float+0x130>
 8009e20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009e24:	d118      	bne.n	8009e58 <_printf_float+0x1b0>
 8009e26:	2900      	cmp	r1, #0
 8009e28:	6863      	ldr	r3, [r4, #4]
 8009e2a:	dd0b      	ble.n	8009e44 <_printf_float+0x19c>
 8009e2c:	6121      	str	r1, [r4, #16]
 8009e2e:	b913      	cbnz	r3, 8009e36 <_printf_float+0x18e>
 8009e30:	6822      	ldr	r2, [r4, #0]
 8009e32:	07d0      	lsls	r0, r2, #31
 8009e34:	d502      	bpl.n	8009e3c <_printf_float+0x194>
 8009e36:	3301      	adds	r3, #1
 8009e38:	440b      	add	r3, r1
 8009e3a:	6123      	str	r3, [r4, #16]
 8009e3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e3e:	f04f 0900 	mov.w	r9, #0
 8009e42:	e7db      	b.n	8009dfc <_printf_float+0x154>
 8009e44:	b913      	cbnz	r3, 8009e4c <_printf_float+0x1a4>
 8009e46:	6822      	ldr	r2, [r4, #0]
 8009e48:	07d2      	lsls	r2, r2, #31
 8009e4a:	d501      	bpl.n	8009e50 <_printf_float+0x1a8>
 8009e4c:	3302      	adds	r3, #2
 8009e4e:	e7f4      	b.n	8009e3a <_printf_float+0x192>
 8009e50:	2301      	movs	r3, #1
 8009e52:	e7f2      	b.n	8009e3a <_printf_float+0x192>
 8009e54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e5a:	4299      	cmp	r1, r3
 8009e5c:	db05      	blt.n	8009e6a <_printf_float+0x1c2>
 8009e5e:	6823      	ldr	r3, [r4, #0]
 8009e60:	6121      	str	r1, [r4, #16]
 8009e62:	07d8      	lsls	r0, r3, #31
 8009e64:	d5ea      	bpl.n	8009e3c <_printf_float+0x194>
 8009e66:	1c4b      	adds	r3, r1, #1
 8009e68:	e7e7      	b.n	8009e3a <_printf_float+0x192>
 8009e6a:	2900      	cmp	r1, #0
 8009e6c:	bfd4      	ite	le
 8009e6e:	f1c1 0202 	rsble	r2, r1, #2
 8009e72:	2201      	movgt	r2, #1
 8009e74:	4413      	add	r3, r2
 8009e76:	e7e0      	b.n	8009e3a <_printf_float+0x192>
 8009e78:	6823      	ldr	r3, [r4, #0]
 8009e7a:	055a      	lsls	r2, r3, #21
 8009e7c:	d407      	bmi.n	8009e8e <_printf_float+0x1e6>
 8009e7e:	6923      	ldr	r3, [r4, #16]
 8009e80:	4642      	mov	r2, r8
 8009e82:	4631      	mov	r1, r6
 8009e84:	4628      	mov	r0, r5
 8009e86:	47b8      	blx	r7
 8009e88:	3001      	adds	r0, #1
 8009e8a:	d12b      	bne.n	8009ee4 <_printf_float+0x23c>
 8009e8c:	e767      	b.n	8009d5e <_printf_float+0xb6>
 8009e8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e92:	f240 80dd 	bls.w	800a050 <_printf_float+0x3a8>
 8009e96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	f7f6 fe23 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	d033      	beq.n	8009f0e <_printf_float+0x266>
 8009ea6:	4a37      	ldr	r2, [pc, #220]	@ (8009f84 <_printf_float+0x2dc>)
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	4631      	mov	r1, r6
 8009eac:	4628      	mov	r0, r5
 8009eae:	47b8      	blx	r7
 8009eb0:	3001      	adds	r0, #1
 8009eb2:	f43f af54 	beq.w	8009d5e <_printf_float+0xb6>
 8009eb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009eba:	4543      	cmp	r3, r8
 8009ebc:	db02      	blt.n	8009ec4 <_printf_float+0x21c>
 8009ebe:	6823      	ldr	r3, [r4, #0]
 8009ec0:	07d8      	lsls	r0, r3, #31
 8009ec2:	d50f      	bpl.n	8009ee4 <_printf_float+0x23c>
 8009ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ec8:	4631      	mov	r1, r6
 8009eca:	4628      	mov	r0, r5
 8009ecc:	47b8      	blx	r7
 8009ece:	3001      	adds	r0, #1
 8009ed0:	f43f af45 	beq.w	8009d5e <_printf_float+0xb6>
 8009ed4:	f04f 0900 	mov.w	r9, #0
 8009ed8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009edc:	f104 0a1a 	add.w	sl, r4, #26
 8009ee0:	45c8      	cmp	r8, r9
 8009ee2:	dc09      	bgt.n	8009ef8 <_printf_float+0x250>
 8009ee4:	6823      	ldr	r3, [r4, #0]
 8009ee6:	079b      	lsls	r3, r3, #30
 8009ee8:	f100 8103 	bmi.w	800a0f2 <_printf_float+0x44a>
 8009eec:	68e0      	ldr	r0, [r4, #12]
 8009eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ef0:	4298      	cmp	r0, r3
 8009ef2:	bfb8      	it	lt
 8009ef4:	4618      	movlt	r0, r3
 8009ef6:	e734      	b.n	8009d62 <_printf_float+0xba>
 8009ef8:	2301      	movs	r3, #1
 8009efa:	4652      	mov	r2, sl
 8009efc:	4631      	mov	r1, r6
 8009efe:	4628      	mov	r0, r5
 8009f00:	47b8      	blx	r7
 8009f02:	3001      	adds	r0, #1
 8009f04:	f43f af2b 	beq.w	8009d5e <_printf_float+0xb6>
 8009f08:	f109 0901 	add.w	r9, r9, #1
 8009f0c:	e7e8      	b.n	8009ee0 <_printf_float+0x238>
 8009f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	dc39      	bgt.n	8009f88 <_printf_float+0x2e0>
 8009f14:	4a1b      	ldr	r2, [pc, #108]	@ (8009f84 <_printf_float+0x2dc>)
 8009f16:	2301      	movs	r3, #1
 8009f18:	4631      	mov	r1, r6
 8009f1a:	4628      	mov	r0, r5
 8009f1c:	47b8      	blx	r7
 8009f1e:	3001      	adds	r0, #1
 8009f20:	f43f af1d 	beq.w	8009d5e <_printf_float+0xb6>
 8009f24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009f28:	ea59 0303 	orrs.w	r3, r9, r3
 8009f2c:	d102      	bne.n	8009f34 <_printf_float+0x28c>
 8009f2e:	6823      	ldr	r3, [r4, #0]
 8009f30:	07d9      	lsls	r1, r3, #31
 8009f32:	d5d7      	bpl.n	8009ee4 <_printf_float+0x23c>
 8009f34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f38:	4631      	mov	r1, r6
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	47b8      	blx	r7
 8009f3e:	3001      	adds	r0, #1
 8009f40:	f43f af0d 	beq.w	8009d5e <_printf_float+0xb6>
 8009f44:	f04f 0a00 	mov.w	sl, #0
 8009f48:	f104 0b1a 	add.w	fp, r4, #26
 8009f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f4e:	425b      	negs	r3, r3
 8009f50:	4553      	cmp	r3, sl
 8009f52:	dc01      	bgt.n	8009f58 <_printf_float+0x2b0>
 8009f54:	464b      	mov	r3, r9
 8009f56:	e793      	b.n	8009e80 <_printf_float+0x1d8>
 8009f58:	2301      	movs	r3, #1
 8009f5a:	465a      	mov	r2, fp
 8009f5c:	4631      	mov	r1, r6
 8009f5e:	4628      	mov	r0, r5
 8009f60:	47b8      	blx	r7
 8009f62:	3001      	adds	r0, #1
 8009f64:	f43f aefb 	beq.w	8009d5e <_printf_float+0xb6>
 8009f68:	f10a 0a01 	add.w	sl, sl, #1
 8009f6c:	e7ee      	b.n	8009f4c <_printf_float+0x2a4>
 8009f6e:	bf00      	nop
 8009f70:	7fefffff 	.word	0x7fefffff
 8009f74:	08010079 	.word	0x08010079
 8009f78:	0801007d 	.word	0x0801007d
 8009f7c:	08010081 	.word	0x08010081
 8009f80:	08010085 	.word	0x08010085
 8009f84:	080103cf 	.word	0x080103cf
 8009f88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f8e:	4553      	cmp	r3, sl
 8009f90:	bfa8      	it	ge
 8009f92:	4653      	movge	r3, sl
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	4699      	mov	r9, r3
 8009f98:	dc36      	bgt.n	800a008 <_printf_float+0x360>
 8009f9a:	f04f 0b00 	mov.w	fp, #0
 8009f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fa2:	f104 021a 	add.w	r2, r4, #26
 8009fa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009fa8:	9306      	str	r3, [sp, #24]
 8009faa:	eba3 0309 	sub.w	r3, r3, r9
 8009fae:	455b      	cmp	r3, fp
 8009fb0:	dc31      	bgt.n	800a016 <_printf_float+0x36e>
 8009fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fb4:	459a      	cmp	sl, r3
 8009fb6:	dc3a      	bgt.n	800a02e <_printf_float+0x386>
 8009fb8:	6823      	ldr	r3, [r4, #0]
 8009fba:	07da      	lsls	r2, r3, #31
 8009fbc:	d437      	bmi.n	800a02e <_printf_float+0x386>
 8009fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc0:	ebaa 0903 	sub.w	r9, sl, r3
 8009fc4:	9b06      	ldr	r3, [sp, #24]
 8009fc6:	ebaa 0303 	sub.w	r3, sl, r3
 8009fca:	4599      	cmp	r9, r3
 8009fcc:	bfa8      	it	ge
 8009fce:	4699      	movge	r9, r3
 8009fd0:	f1b9 0f00 	cmp.w	r9, #0
 8009fd4:	dc33      	bgt.n	800a03e <_printf_float+0x396>
 8009fd6:	f04f 0800 	mov.w	r8, #0
 8009fda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fde:	f104 0b1a 	add.w	fp, r4, #26
 8009fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fe4:	ebaa 0303 	sub.w	r3, sl, r3
 8009fe8:	eba3 0309 	sub.w	r3, r3, r9
 8009fec:	4543      	cmp	r3, r8
 8009fee:	f77f af79 	ble.w	8009ee4 <_printf_float+0x23c>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	465a      	mov	r2, fp
 8009ff6:	4631      	mov	r1, r6
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	47b8      	blx	r7
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	f43f aeae 	beq.w	8009d5e <_printf_float+0xb6>
 800a002:	f108 0801 	add.w	r8, r8, #1
 800a006:	e7ec      	b.n	8009fe2 <_printf_float+0x33a>
 800a008:	4642      	mov	r2, r8
 800a00a:	4631      	mov	r1, r6
 800a00c:	4628      	mov	r0, r5
 800a00e:	47b8      	blx	r7
 800a010:	3001      	adds	r0, #1
 800a012:	d1c2      	bne.n	8009f9a <_printf_float+0x2f2>
 800a014:	e6a3      	b.n	8009d5e <_printf_float+0xb6>
 800a016:	2301      	movs	r3, #1
 800a018:	4631      	mov	r1, r6
 800a01a:	4628      	mov	r0, r5
 800a01c:	9206      	str	r2, [sp, #24]
 800a01e:	47b8      	blx	r7
 800a020:	3001      	adds	r0, #1
 800a022:	f43f ae9c 	beq.w	8009d5e <_printf_float+0xb6>
 800a026:	9a06      	ldr	r2, [sp, #24]
 800a028:	f10b 0b01 	add.w	fp, fp, #1
 800a02c:	e7bb      	b.n	8009fa6 <_printf_float+0x2fe>
 800a02e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a032:	4631      	mov	r1, r6
 800a034:	4628      	mov	r0, r5
 800a036:	47b8      	blx	r7
 800a038:	3001      	adds	r0, #1
 800a03a:	d1c0      	bne.n	8009fbe <_printf_float+0x316>
 800a03c:	e68f      	b.n	8009d5e <_printf_float+0xb6>
 800a03e:	9a06      	ldr	r2, [sp, #24]
 800a040:	464b      	mov	r3, r9
 800a042:	4442      	add	r2, r8
 800a044:	4631      	mov	r1, r6
 800a046:	4628      	mov	r0, r5
 800a048:	47b8      	blx	r7
 800a04a:	3001      	adds	r0, #1
 800a04c:	d1c3      	bne.n	8009fd6 <_printf_float+0x32e>
 800a04e:	e686      	b.n	8009d5e <_printf_float+0xb6>
 800a050:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a054:	f1ba 0f01 	cmp.w	sl, #1
 800a058:	dc01      	bgt.n	800a05e <_printf_float+0x3b6>
 800a05a:	07db      	lsls	r3, r3, #31
 800a05c:	d536      	bpl.n	800a0cc <_printf_float+0x424>
 800a05e:	2301      	movs	r3, #1
 800a060:	4642      	mov	r2, r8
 800a062:	4631      	mov	r1, r6
 800a064:	4628      	mov	r0, r5
 800a066:	47b8      	blx	r7
 800a068:	3001      	adds	r0, #1
 800a06a:	f43f ae78 	beq.w	8009d5e <_printf_float+0xb6>
 800a06e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a072:	4631      	mov	r1, r6
 800a074:	4628      	mov	r0, r5
 800a076:	47b8      	blx	r7
 800a078:	3001      	adds	r0, #1
 800a07a:	f43f ae70 	beq.w	8009d5e <_printf_float+0xb6>
 800a07e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a082:	2200      	movs	r2, #0
 800a084:	2300      	movs	r3, #0
 800a086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a08a:	f7f6 fd2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a08e:	b9c0      	cbnz	r0, 800a0c2 <_printf_float+0x41a>
 800a090:	4653      	mov	r3, sl
 800a092:	f108 0201 	add.w	r2, r8, #1
 800a096:	4631      	mov	r1, r6
 800a098:	4628      	mov	r0, r5
 800a09a:	47b8      	blx	r7
 800a09c:	3001      	adds	r0, #1
 800a09e:	d10c      	bne.n	800a0ba <_printf_float+0x412>
 800a0a0:	e65d      	b.n	8009d5e <_printf_float+0xb6>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	465a      	mov	r2, fp
 800a0a6:	4631      	mov	r1, r6
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	47b8      	blx	r7
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	f43f ae56 	beq.w	8009d5e <_printf_float+0xb6>
 800a0b2:	f108 0801 	add.w	r8, r8, #1
 800a0b6:	45d0      	cmp	r8, sl
 800a0b8:	dbf3      	blt.n	800a0a2 <_printf_float+0x3fa>
 800a0ba:	464b      	mov	r3, r9
 800a0bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a0c0:	e6df      	b.n	8009e82 <_printf_float+0x1da>
 800a0c2:	f04f 0800 	mov.w	r8, #0
 800a0c6:	f104 0b1a 	add.w	fp, r4, #26
 800a0ca:	e7f4      	b.n	800a0b6 <_printf_float+0x40e>
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	4642      	mov	r2, r8
 800a0d0:	e7e1      	b.n	800a096 <_printf_float+0x3ee>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	464a      	mov	r2, r9
 800a0d6:	4631      	mov	r1, r6
 800a0d8:	4628      	mov	r0, r5
 800a0da:	47b8      	blx	r7
 800a0dc:	3001      	adds	r0, #1
 800a0de:	f43f ae3e 	beq.w	8009d5e <_printf_float+0xb6>
 800a0e2:	f108 0801 	add.w	r8, r8, #1
 800a0e6:	68e3      	ldr	r3, [r4, #12]
 800a0e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0ea:	1a5b      	subs	r3, r3, r1
 800a0ec:	4543      	cmp	r3, r8
 800a0ee:	dcf0      	bgt.n	800a0d2 <_printf_float+0x42a>
 800a0f0:	e6fc      	b.n	8009eec <_printf_float+0x244>
 800a0f2:	f04f 0800 	mov.w	r8, #0
 800a0f6:	f104 0919 	add.w	r9, r4, #25
 800a0fa:	e7f4      	b.n	800a0e6 <_printf_float+0x43e>

0800a0fc <_printf_common>:
 800a0fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a100:	4616      	mov	r6, r2
 800a102:	4698      	mov	r8, r3
 800a104:	688a      	ldr	r2, [r1, #8]
 800a106:	690b      	ldr	r3, [r1, #16]
 800a108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a10c:	4293      	cmp	r3, r2
 800a10e:	bfb8      	it	lt
 800a110:	4613      	movlt	r3, r2
 800a112:	6033      	str	r3, [r6, #0]
 800a114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a118:	4607      	mov	r7, r0
 800a11a:	460c      	mov	r4, r1
 800a11c:	b10a      	cbz	r2, 800a122 <_printf_common+0x26>
 800a11e:	3301      	adds	r3, #1
 800a120:	6033      	str	r3, [r6, #0]
 800a122:	6823      	ldr	r3, [r4, #0]
 800a124:	0699      	lsls	r1, r3, #26
 800a126:	bf42      	ittt	mi
 800a128:	6833      	ldrmi	r3, [r6, #0]
 800a12a:	3302      	addmi	r3, #2
 800a12c:	6033      	strmi	r3, [r6, #0]
 800a12e:	6825      	ldr	r5, [r4, #0]
 800a130:	f015 0506 	ands.w	r5, r5, #6
 800a134:	d106      	bne.n	800a144 <_printf_common+0x48>
 800a136:	f104 0a19 	add.w	sl, r4, #25
 800a13a:	68e3      	ldr	r3, [r4, #12]
 800a13c:	6832      	ldr	r2, [r6, #0]
 800a13e:	1a9b      	subs	r3, r3, r2
 800a140:	42ab      	cmp	r3, r5
 800a142:	dc26      	bgt.n	800a192 <_printf_common+0x96>
 800a144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a148:	6822      	ldr	r2, [r4, #0]
 800a14a:	3b00      	subs	r3, #0
 800a14c:	bf18      	it	ne
 800a14e:	2301      	movne	r3, #1
 800a150:	0692      	lsls	r2, r2, #26
 800a152:	d42b      	bmi.n	800a1ac <_printf_common+0xb0>
 800a154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a158:	4641      	mov	r1, r8
 800a15a:	4638      	mov	r0, r7
 800a15c:	47c8      	blx	r9
 800a15e:	3001      	adds	r0, #1
 800a160:	d01e      	beq.n	800a1a0 <_printf_common+0xa4>
 800a162:	6823      	ldr	r3, [r4, #0]
 800a164:	6922      	ldr	r2, [r4, #16]
 800a166:	f003 0306 	and.w	r3, r3, #6
 800a16a:	2b04      	cmp	r3, #4
 800a16c:	bf02      	ittt	eq
 800a16e:	68e5      	ldreq	r5, [r4, #12]
 800a170:	6833      	ldreq	r3, [r6, #0]
 800a172:	1aed      	subeq	r5, r5, r3
 800a174:	68a3      	ldr	r3, [r4, #8]
 800a176:	bf0c      	ite	eq
 800a178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a17c:	2500      	movne	r5, #0
 800a17e:	4293      	cmp	r3, r2
 800a180:	bfc4      	itt	gt
 800a182:	1a9b      	subgt	r3, r3, r2
 800a184:	18ed      	addgt	r5, r5, r3
 800a186:	2600      	movs	r6, #0
 800a188:	341a      	adds	r4, #26
 800a18a:	42b5      	cmp	r5, r6
 800a18c:	d11a      	bne.n	800a1c4 <_printf_common+0xc8>
 800a18e:	2000      	movs	r0, #0
 800a190:	e008      	b.n	800a1a4 <_printf_common+0xa8>
 800a192:	2301      	movs	r3, #1
 800a194:	4652      	mov	r2, sl
 800a196:	4641      	mov	r1, r8
 800a198:	4638      	mov	r0, r7
 800a19a:	47c8      	blx	r9
 800a19c:	3001      	adds	r0, #1
 800a19e:	d103      	bne.n	800a1a8 <_printf_common+0xac>
 800a1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a8:	3501      	adds	r5, #1
 800a1aa:	e7c6      	b.n	800a13a <_printf_common+0x3e>
 800a1ac:	18e1      	adds	r1, r4, r3
 800a1ae:	1c5a      	adds	r2, r3, #1
 800a1b0:	2030      	movs	r0, #48	@ 0x30
 800a1b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1b6:	4422      	add	r2, r4
 800a1b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1c0:	3302      	adds	r3, #2
 800a1c2:	e7c7      	b.n	800a154 <_printf_common+0x58>
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	4622      	mov	r2, r4
 800a1c8:	4641      	mov	r1, r8
 800a1ca:	4638      	mov	r0, r7
 800a1cc:	47c8      	blx	r9
 800a1ce:	3001      	adds	r0, #1
 800a1d0:	d0e6      	beq.n	800a1a0 <_printf_common+0xa4>
 800a1d2:	3601      	adds	r6, #1
 800a1d4:	e7d9      	b.n	800a18a <_printf_common+0x8e>
	...

0800a1d8 <_printf_i>:
 800a1d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1dc:	7e0f      	ldrb	r7, [r1, #24]
 800a1de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1e0:	2f78      	cmp	r7, #120	@ 0x78
 800a1e2:	4691      	mov	r9, r2
 800a1e4:	4680      	mov	r8, r0
 800a1e6:	460c      	mov	r4, r1
 800a1e8:	469a      	mov	sl, r3
 800a1ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1ee:	d807      	bhi.n	800a200 <_printf_i+0x28>
 800a1f0:	2f62      	cmp	r7, #98	@ 0x62
 800a1f2:	d80a      	bhi.n	800a20a <_printf_i+0x32>
 800a1f4:	2f00      	cmp	r7, #0
 800a1f6:	f000 80d2 	beq.w	800a39e <_printf_i+0x1c6>
 800a1fa:	2f58      	cmp	r7, #88	@ 0x58
 800a1fc:	f000 80b9 	beq.w	800a372 <_printf_i+0x19a>
 800a200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a208:	e03a      	b.n	800a280 <_printf_i+0xa8>
 800a20a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a20e:	2b15      	cmp	r3, #21
 800a210:	d8f6      	bhi.n	800a200 <_printf_i+0x28>
 800a212:	a101      	add	r1, pc, #4	@ (adr r1, 800a218 <_printf_i+0x40>)
 800a214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a218:	0800a271 	.word	0x0800a271
 800a21c:	0800a285 	.word	0x0800a285
 800a220:	0800a201 	.word	0x0800a201
 800a224:	0800a201 	.word	0x0800a201
 800a228:	0800a201 	.word	0x0800a201
 800a22c:	0800a201 	.word	0x0800a201
 800a230:	0800a285 	.word	0x0800a285
 800a234:	0800a201 	.word	0x0800a201
 800a238:	0800a201 	.word	0x0800a201
 800a23c:	0800a201 	.word	0x0800a201
 800a240:	0800a201 	.word	0x0800a201
 800a244:	0800a385 	.word	0x0800a385
 800a248:	0800a2af 	.word	0x0800a2af
 800a24c:	0800a33f 	.word	0x0800a33f
 800a250:	0800a201 	.word	0x0800a201
 800a254:	0800a201 	.word	0x0800a201
 800a258:	0800a3a7 	.word	0x0800a3a7
 800a25c:	0800a201 	.word	0x0800a201
 800a260:	0800a2af 	.word	0x0800a2af
 800a264:	0800a201 	.word	0x0800a201
 800a268:	0800a201 	.word	0x0800a201
 800a26c:	0800a347 	.word	0x0800a347
 800a270:	6833      	ldr	r3, [r6, #0]
 800a272:	1d1a      	adds	r2, r3, #4
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	6032      	str	r2, [r6, #0]
 800a278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a27c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a280:	2301      	movs	r3, #1
 800a282:	e09d      	b.n	800a3c0 <_printf_i+0x1e8>
 800a284:	6833      	ldr	r3, [r6, #0]
 800a286:	6820      	ldr	r0, [r4, #0]
 800a288:	1d19      	adds	r1, r3, #4
 800a28a:	6031      	str	r1, [r6, #0]
 800a28c:	0606      	lsls	r6, r0, #24
 800a28e:	d501      	bpl.n	800a294 <_printf_i+0xbc>
 800a290:	681d      	ldr	r5, [r3, #0]
 800a292:	e003      	b.n	800a29c <_printf_i+0xc4>
 800a294:	0645      	lsls	r5, r0, #25
 800a296:	d5fb      	bpl.n	800a290 <_printf_i+0xb8>
 800a298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a29c:	2d00      	cmp	r5, #0
 800a29e:	da03      	bge.n	800a2a8 <_printf_i+0xd0>
 800a2a0:	232d      	movs	r3, #45	@ 0x2d
 800a2a2:	426d      	negs	r5, r5
 800a2a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2a8:	4859      	ldr	r0, [pc, #356]	@ (800a410 <_printf_i+0x238>)
 800a2aa:	230a      	movs	r3, #10
 800a2ac:	e011      	b.n	800a2d2 <_printf_i+0xfa>
 800a2ae:	6821      	ldr	r1, [r4, #0]
 800a2b0:	6833      	ldr	r3, [r6, #0]
 800a2b2:	0608      	lsls	r0, r1, #24
 800a2b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2b8:	d402      	bmi.n	800a2c0 <_printf_i+0xe8>
 800a2ba:	0649      	lsls	r1, r1, #25
 800a2bc:	bf48      	it	mi
 800a2be:	b2ad      	uxthmi	r5, r5
 800a2c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2c2:	4853      	ldr	r0, [pc, #332]	@ (800a410 <_printf_i+0x238>)
 800a2c4:	6033      	str	r3, [r6, #0]
 800a2c6:	bf14      	ite	ne
 800a2c8:	230a      	movne	r3, #10
 800a2ca:	2308      	moveq	r3, #8
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2d2:	6866      	ldr	r6, [r4, #4]
 800a2d4:	60a6      	str	r6, [r4, #8]
 800a2d6:	2e00      	cmp	r6, #0
 800a2d8:	bfa2      	ittt	ge
 800a2da:	6821      	ldrge	r1, [r4, #0]
 800a2dc:	f021 0104 	bicge.w	r1, r1, #4
 800a2e0:	6021      	strge	r1, [r4, #0]
 800a2e2:	b90d      	cbnz	r5, 800a2e8 <_printf_i+0x110>
 800a2e4:	2e00      	cmp	r6, #0
 800a2e6:	d04b      	beq.n	800a380 <_printf_i+0x1a8>
 800a2e8:	4616      	mov	r6, r2
 800a2ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2ee:	fb03 5711 	mls	r7, r3, r1, r5
 800a2f2:	5dc7      	ldrb	r7, [r0, r7]
 800a2f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2f8:	462f      	mov	r7, r5
 800a2fa:	42bb      	cmp	r3, r7
 800a2fc:	460d      	mov	r5, r1
 800a2fe:	d9f4      	bls.n	800a2ea <_printf_i+0x112>
 800a300:	2b08      	cmp	r3, #8
 800a302:	d10b      	bne.n	800a31c <_printf_i+0x144>
 800a304:	6823      	ldr	r3, [r4, #0]
 800a306:	07df      	lsls	r7, r3, #31
 800a308:	d508      	bpl.n	800a31c <_printf_i+0x144>
 800a30a:	6923      	ldr	r3, [r4, #16]
 800a30c:	6861      	ldr	r1, [r4, #4]
 800a30e:	4299      	cmp	r1, r3
 800a310:	bfde      	ittt	le
 800a312:	2330      	movle	r3, #48	@ 0x30
 800a314:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a318:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a31c:	1b92      	subs	r2, r2, r6
 800a31e:	6122      	str	r2, [r4, #16]
 800a320:	f8cd a000 	str.w	sl, [sp]
 800a324:	464b      	mov	r3, r9
 800a326:	aa03      	add	r2, sp, #12
 800a328:	4621      	mov	r1, r4
 800a32a:	4640      	mov	r0, r8
 800a32c:	f7ff fee6 	bl	800a0fc <_printf_common>
 800a330:	3001      	adds	r0, #1
 800a332:	d14a      	bne.n	800a3ca <_printf_i+0x1f2>
 800a334:	f04f 30ff 	mov.w	r0, #4294967295
 800a338:	b004      	add	sp, #16
 800a33a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a33e:	6823      	ldr	r3, [r4, #0]
 800a340:	f043 0320 	orr.w	r3, r3, #32
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	4833      	ldr	r0, [pc, #204]	@ (800a414 <_printf_i+0x23c>)
 800a348:	2778      	movs	r7, #120	@ 0x78
 800a34a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a34e:	6823      	ldr	r3, [r4, #0]
 800a350:	6831      	ldr	r1, [r6, #0]
 800a352:	061f      	lsls	r7, r3, #24
 800a354:	f851 5b04 	ldr.w	r5, [r1], #4
 800a358:	d402      	bmi.n	800a360 <_printf_i+0x188>
 800a35a:	065f      	lsls	r7, r3, #25
 800a35c:	bf48      	it	mi
 800a35e:	b2ad      	uxthmi	r5, r5
 800a360:	6031      	str	r1, [r6, #0]
 800a362:	07d9      	lsls	r1, r3, #31
 800a364:	bf44      	itt	mi
 800a366:	f043 0320 	orrmi.w	r3, r3, #32
 800a36a:	6023      	strmi	r3, [r4, #0]
 800a36c:	b11d      	cbz	r5, 800a376 <_printf_i+0x19e>
 800a36e:	2310      	movs	r3, #16
 800a370:	e7ac      	b.n	800a2cc <_printf_i+0xf4>
 800a372:	4827      	ldr	r0, [pc, #156]	@ (800a410 <_printf_i+0x238>)
 800a374:	e7e9      	b.n	800a34a <_printf_i+0x172>
 800a376:	6823      	ldr	r3, [r4, #0]
 800a378:	f023 0320 	bic.w	r3, r3, #32
 800a37c:	6023      	str	r3, [r4, #0]
 800a37e:	e7f6      	b.n	800a36e <_printf_i+0x196>
 800a380:	4616      	mov	r6, r2
 800a382:	e7bd      	b.n	800a300 <_printf_i+0x128>
 800a384:	6833      	ldr	r3, [r6, #0]
 800a386:	6825      	ldr	r5, [r4, #0]
 800a388:	6961      	ldr	r1, [r4, #20]
 800a38a:	1d18      	adds	r0, r3, #4
 800a38c:	6030      	str	r0, [r6, #0]
 800a38e:	062e      	lsls	r6, r5, #24
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	d501      	bpl.n	800a398 <_printf_i+0x1c0>
 800a394:	6019      	str	r1, [r3, #0]
 800a396:	e002      	b.n	800a39e <_printf_i+0x1c6>
 800a398:	0668      	lsls	r0, r5, #25
 800a39a:	d5fb      	bpl.n	800a394 <_printf_i+0x1bc>
 800a39c:	8019      	strh	r1, [r3, #0]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	6123      	str	r3, [r4, #16]
 800a3a2:	4616      	mov	r6, r2
 800a3a4:	e7bc      	b.n	800a320 <_printf_i+0x148>
 800a3a6:	6833      	ldr	r3, [r6, #0]
 800a3a8:	1d1a      	adds	r2, r3, #4
 800a3aa:	6032      	str	r2, [r6, #0]
 800a3ac:	681e      	ldr	r6, [r3, #0]
 800a3ae:	6862      	ldr	r2, [r4, #4]
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f7f5 ff1c 	bl	80001f0 <memchr>
 800a3b8:	b108      	cbz	r0, 800a3be <_printf_i+0x1e6>
 800a3ba:	1b80      	subs	r0, r0, r6
 800a3bc:	6060      	str	r0, [r4, #4]
 800a3be:	6863      	ldr	r3, [r4, #4]
 800a3c0:	6123      	str	r3, [r4, #16]
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3c8:	e7aa      	b.n	800a320 <_printf_i+0x148>
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	4649      	mov	r1, r9
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	47d0      	blx	sl
 800a3d4:	3001      	adds	r0, #1
 800a3d6:	d0ad      	beq.n	800a334 <_printf_i+0x15c>
 800a3d8:	6823      	ldr	r3, [r4, #0]
 800a3da:	079b      	lsls	r3, r3, #30
 800a3dc:	d413      	bmi.n	800a406 <_printf_i+0x22e>
 800a3de:	68e0      	ldr	r0, [r4, #12]
 800a3e0:	9b03      	ldr	r3, [sp, #12]
 800a3e2:	4298      	cmp	r0, r3
 800a3e4:	bfb8      	it	lt
 800a3e6:	4618      	movlt	r0, r3
 800a3e8:	e7a6      	b.n	800a338 <_printf_i+0x160>
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	4632      	mov	r2, r6
 800a3ee:	4649      	mov	r1, r9
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	47d0      	blx	sl
 800a3f4:	3001      	adds	r0, #1
 800a3f6:	d09d      	beq.n	800a334 <_printf_i+0x15c>
 800a3f8:	3501      	adds	r5, #1
 800a3fa:	68e3      	ldr	r3, [r4, #12]
 800a3fc:	9903      	ldr	r1, [sp, #12]
 800a3fe:	1a5b      	subs	r3, r3, r1
 800a400:	42ab      	cmp	r3, r5
 800a402:	dcf2      	bgt.n	800a3ea <_printf_i+0x212>
 800a404:	e7eb      	b.n	800a3de <_printf_i+0x206>
 800a406:	2500      	movs	r5, #0
 800a408:	f104 0619 	add.w	r6, r4, #25
 800a40c:	e7f5      	b.n	800a3fa <_printf_i+0x222>
 800a40e:	bf00      	nop
 800a410:	08010089 	.word	0x08010089
 800a414:	0801009a 	.word	0x0801009a

0800a418 <_scanf_float>:
 800a418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a41c:	b087      	sub	sp, #28
 800a41e:	4617      	mov	r7, r2
 800a420:	9303      	str	r3, [sp, #12]
 800a422:	688b      	ldr	r3, [r1, #8]
 800a424:	1e5a      	subs	r2, r3, #1
 800a426:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a42a:	bf81      	itttt	hi
 800a42c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a430:	eb03 0b05 	addhi.w	fp, r3, r5
 800a434:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a438:	608b      	strhi	r3, [r1, #8]
 800a43a:	680b      	ldr	r3, [r1, #0]
 800a43c:	460a      	mov	r2, r1
 800a43e:	f04f 0500 	mov.w	r5, #0
 800a442:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a446:	f842 3b1c 	str.w	r3, [r2], #28
 800a44a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a44e:	4680      	mov	r8, r0
 800a450:	460c      	mov	r4, r1
 800a452:	bf98      	it	ls
 800a454:	f04f 0b00 	movls.w	fp, #0
 800a458:	9201      	str	r2, [sp, #4]
 800a45a:	4616      	mov	r6, r2
 800a45c:	46aa      	mov	sl, r5
 800a45e:	46a9      	mov	r9, r5
 800a460:	9502      	str	r5, [sp, #8]
 800a462:	68a2      	ldr	r2, [r4, #8]
 800a464:	b152      	cbz	r2, 800a47c <_scanf_float+0x64>
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	2b4e      	cmp	r3, #78	@ 0x4e
 800a46c:	d864      	bhi.n	800a538 <_scanf_float+0x120>
 800a46e:	2b40      	cmp	r3, #64	@ 0x40
 800a470:	d83c      	bhi.n	800a4ec <_scanf_float+0xd4>
 800a472:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a476:	b2c8      	uxtb	r0, r1
 800a478:	280e      	cmp	r0, #14
 800a47a:	d93a      	bls.n	800a4f2 <_scanf_float+0xda>
 800a47c:	f1b9 0f00 	cmp.w	r9, #0
 800a480:	d003      	beq.n	800a48a <_scanf_float+0x72>
 800a482:	6823      	ldr	r3, [r4, #0]
 800a484:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a48e:	f1ba 0f01 	cmp.w	sl, #1
 800a492:	f200 8117 	bhi.w	800a6c4 <_scanf_float+0x2ac>
 800a496:	9b01      	ldr	r3, [sp, #4]
 800a498:	429e      	cmp	r6, r3
 800a49a:	f200 8108 	bhi.w	800a6ae <_scanf_float+0x296>
 800a49e:	2001      	movs	r0, #1
 800a4a0:	b007      	add	sp, #28
 800a4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a4aa:	2a0d      	cmp	r2, #13
 800a4ac:	d8e6      	bhi.n	800a47c <_scanf_float+0x64>
 800a4ae:	a101      	add	r1, pc, #4	@ (adr r1, 800a4b4 <_scanf_float+0x9c>)
 800a4b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a4b4:	0800a5fb 	.word	0x0800a5fb
 800a4b8:	0800a47d 	.word	0x0800a47d
 800a4bc:	0800a47d 	.word	0x0800a47d
 800a4c0:	0800a47d 	.word	0x0800a47d
 800a4c4:	0800a65b 	.word	0x0800a65b
 800a4c8:	0800a633 	.word	0x0800a633
 800a4cc:	0800a47d 	.word	0x0800a47d
 800a4d0:	0800a47d 	.word	0x0800a47d
 800a4d4:	0800a609 	.word	0x0800a609
 800a4d8:	0800a47d 	.word	0x0800a47d
 800a4dc:	0800a47d 	.word	0x0800a47d
 800a4e0:	0800a47d 	.word	0x0800a47d
 800a4e4:	0800a47d 	.word	0x0800a47d
 800a4e8:	0800a5c1 	.word	0x0800a5c1
 800a4ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a4f0:	e7db      	b.n	800a4aa <_scanf_float+0x92>
 800a4f2:	290e      	cmp	r1, #14
 800a4f4:	d8c2      	bhi.n	800a47c <_scanf_float+0x64>
 800a4f6:	a001      	add	r0, pc, #4	@ (adr r0, 800a4fc <_scanf_float+0xe4>)
 800a4f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a4fc:	0800a5b1 	.word	0x0800a5b1
 800a500:	0800a47d 	.word	0x0800a47d
 800a504:	0800a5b1 	.word	0x0800a5b1
 800a508:	0800a647 	.word	0x0800a647
 800a50c:	0800a47d 	.word	0x0800a47d
 800a510:	0800a559 	.word	0x0800a559
 800a514:	0800a597 	.word	0x0800a597
 800a518:	0800a597 	.word	0x0800a597
 800a51c:	0800a597 	.word	0x0800a597
 800a520:	0800a597 	.word	0x0800a597
 800a524:	0800a597 	.word	0x0800a597
 800a528:	0800a597 	.word	0x0800a597
 800a52c:	0800a597 	.word	0x0800a597
 800a530:	0800a597 	.word	0x0800a597
 800a534:	0800a597 	.word	0x0800a597
 800a538:	2b6e      	cmp	r3, #110	@ 0x6e
 800a53a:	d809      	bhi.n	800a550 <_scanf_float+0x138>
 800a53c:	2b60      	cmp	r3, #96	@ 0x60
 800a53e:	d8b2      	bhi.n	800a4a6 <_scanf_float+0x8e>
 800a540:	2b54      	cmp	r3, #84	@ 0x54
 800a542:	d07b      	beq.n	800a63c <_scanf_float+0x224>
 800a544:	2b59      	cmp	r3, #89	@ 0x59
 800a546:	d199      	bne.n	800a47c <_scanf_float+0x64>
 800a548:	2d07      	cmp	r5, #7
 800a54a:	d197      	bne.n	800a47c <_scanf_float+0x64>
 800a54c:	2508      	movs	r5, #8
 800a54e:	e02c      	b.n	800a5aa <_scanf_float+0x192>
 800a550:	2b74      	cmp	r3, #116	@ 0x74
 800a552:	d073      	beq.n	800a63c <_scanf_float+0x224>
 800a554:	2b79      	cmp	r3, #121	@ 0x79
 800a556:	e7f6      	b.n	800a546 <_scanf_float+0x12e>
 800a558:	6821      	ldr	r1, [r4, #0]
 800a55a:	05c8      	lsls	r0, r1, #23
 800a55c:	d51b      	bpl.n	800a596 <_scanf_float+0x17e>
 800a55e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a562:	6021      	str	r1, [r4, #0]
 800a564:	f109 0901 	add.w	r9, r9, #1
 800a568:	f1bb 0f00 	cmp.w	fp, #0
 800a56c:	d003      	beq.n	800a576 <_scanf_float+0x15e>
 800a56e:	3201      	adds	r2, #1
 800a570:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a574:	60a2      	str	r2, [r4, #8]
 800a576:	68a3      	ldr	r3, [r4, #8]
 800a578:	3b01      	subs	r3, #1
 800a57a:	60a3      	str	r3, [r4, #8]
 800a57c:	6923      	ldr	r3, [r4, #16]
 800a57e:	3301      	adds	r3, #1
 800a580:	6123      	str	r3, [r4, #16]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	3b01      	subs	r3, #1
 800a586:	2b00      	cmp	r3, #0
 800a588:	607b      	str	r3, [r7, #4]
 800a58a:	f340 8087 	ble.w	800a69c <_scanf_float+0x284>
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	3301      	adds	r3, #1
 800a592:	603b      	str	r3, [r7, #0]
 800a594:	e765      	b.n	800a462 <_scanf_float+0x4a>
 800a596:	eb1a 0105 	adds.w	r1, sl, r5
 800a59a:	f47f af6f 	bne.w	800a47c <_scanf_float+0x64>
 800a59e:	6822      	ldr	r2, [r4, #0]
 800a5a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a5a4:	6022      	str	r2, [r4, #0]
 800a5a6:	460d      	mov	r5, r1
 800a5a8:	468a      	mov	sl, r1
 800a5aa:	f806 3b01 	strb.w	r3, [r6], #1
 800a5ae:	e7e2      	b.n	800a576 <_scanf_float+0x15e>
 800a5b0:	6822      	ldr	r2, [r4, #0]
 800a5b2:	0610      	lsls	r0, r2, #24
 800a5b4:	f57f af62 	bpl.w	800a47c <_scanf_float+0x64>
 800a5b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5bc:	6022      	str	r2, [r4, #0]
 800a5be:	e7f4      	b.n	800a5aa <_scanf_float+0x192>
 800a5c0:	f1ba 0f00 	cmp.w	sl, #0
 800a5c4:	d10e      	bne.n	800a5e4 <_scanf_float+0x1cc>
 800a5c6:	f1b9 0f00 	cmp.w	r9, #0
 800a5ca:	d10e      	bne.n	800a5ea <_scanf_float+0x1d2>
 800a5cc:	6822      	ldr	r2, [r4, #0]
 800a5ce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a5d2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a5d6:	d108      	bne.n	800a5ea <_scanf_float+0x1d2>
 800a5d8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a5dc:	6022      	str	r2, [r4, #0]
 800a5de:	f04f 0a01 	mov.w	sl, #1
 800a5e2:	e7e2      	b.n	800a5aa <_scanf_float+0x192>
 800a5e4:	f1ba 0f02 	cmp.w	sl, #2
 800a5e8:	d055      	beq.n	800a696 <_scanf_float+0x27e>
 800a5ea:	2d01      	cmp	r5, #1
 800a5ec:	d002      	beq.n	800a5f4 <_scanf_float+0x1dc>
 800a5ee:	2d04      	cmp	r5, #4
 800a5f0:	f47f af44 	bne.w	800a47c <_scanf_float+0x64>
 800a5f4:	3501      	adds	r5, #1
 800a5f6:	b2ed      	uxtb	r5, r5
 800a5f8:	e7d7      	b.n	800a5aa <_scanf_float+0x192>
 800a5fa:	f1ba 0f01 	cmp.w	sl, #1
 800a5fe:	f47f af3d 	bne.w	800a47c <_scanf_float+0x64>
 800a602:	f04f 0a02 	mov.w	sl, #2
 800a606:	e7d0      	b.n	800a5aa <_scanf_float+0x192>
 800a608:	b97d      	cbnz	r5, 800a62a <_scanf_float+0x212>
 800a60a:	f1b9 0f00 	cmp.w	r9, #0
 800a60e:	f47f af38 	bne.w	800a482 <_scanf_float+0x6a>
 800a612:	6822      	ldr	r2, [r4, #0]
 800a614:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a618:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a61c:	f040 8108 	bne.w	800a830 <_scanf_float+0x418>
 800a620:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a624:	6022      	str	r2, [r4, #0]
 800a626:	2501      	movs	r5, #1
 800a628:	e7bf      	b.n	800a5aa <_scanf_float+0x192>
 800a62a:	2d03      	cmp	r5, #3
 800a62c:	d0e2      	beq.n	800a5f4 <_scanf_float+0x1dc>
 800a62e:	2d05      	cmp	r5, #5
 800a630:	e7de      	b.n	800a5f0 <_scanf_float+0x1d8>
 800a632:	2d02      	cmp	r5, #2
 800a634:	f47f af22 	bne.w	800a47c <_scanf_float+0x64>
 800a638:	2503      	movs	r5, #3
 800a63a:	e7b6      	b.n	800a5aa <_scanf_float+0x192>
 800a63c:	2d06      	cmp	r5, #6
 800a63e:	f47f af1d 	bne.w	800a47c <_scanf_float+0x64>
 800a642:	2507      	movs	r5, #7
 800a644:	e7b1      	b.n	800a5aa <_scanf_float+0x192>
 800a646:	6822      	ldr	r2, [r4, #0]
 800a648:	0591      	lsls	r1, r2, #22
 800a64a:	f57f af17 	bpl.w	800a47c <_scanf_float+0x64>
 800a64e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a652:	6022      	str	r2, [r4, #0]
 800a654:	f8cd 9008 	str.w	r9, [sp, #8]
 800a658:	e7a7      	b.n	800a5aa <_scanf_float+0x192>
 800a65a:	6822      	ldr	r2, [r4, #0]
 800a65c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a660:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a664:	d006      	beq.n	800a674 <_scanf_float+0x25c>
 800a666:	0550      	lsls	r0, r2, #21
 800a668:	f57f af08 	bpl.w	800a47c <_scanf_float+0x64>
 800a66c:	f1b9 0f00 	cmp.w	r9, #0
 800a670:	f000 80de 	beq.w	800a830 <_scanf_float+0x418>
 800a674:	0591      	lsls	r1, r2, #22
 800a676:	bf58      	it	pl
 800a678:	9902      	ldrpl	r1, [sp, #8]
 800a67a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a67e:	bf58      	it	pl
 800a680:	eba9 0101 	subpl.w	r1, r9, r1
 800a684:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a688:	bf58      	it	pl
 800a68a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a68e:	6022      	str	r2, [r4, #0]
 800a690:	f04f 0900 	mov.w	r9, #0
 800a694:	e789      	b.n	800a5aa <_scanf_float+0x192>
 800a696:	f04f 0a03 	mov.w	sl, #3
 800a69a:	e786      	b.n	800a5aa <_scanf_float+0x192>
 800a69c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	4640      	mov	r0, r8
 800a6a4:	4798      	blx	r3
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	f43f aedb 	beq.w	800a462 <_scanf_float+0x4a>
 800a6ac:	e6e6      	b.n	800a47c <_scanf_float+0x64>
 800a6ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a6b6:	463a      	mov	r2, r7
 800a6b8:	4640      	mov	r0, r8
 800a6ba:	4798      	blx	r3
 800a6bc:	6923      	ldr	r3, [r4, #16]
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	6123      	str	r3, [r4, #16]
 800a6c2:	e6e8      	b.n	800a496 <_scanf_float+0x7e>
 800a6c4:	1e6b      	subs	r3, r5, #1
 800a6c6:	2b06      	cmp	r3, #6
 800a6c8:	d824      	bhi.n	800a714 <_scanf_float+0x2fc>
 800a6ca:	2d02      	cmp	r5, #2
 800a6cc:	d836      	bhi.n	800a73c <_scanf_float+0x324>
 800a6ce:	9b01      	ldr	r3, [sp, #4]
 800a6d0:	429e      	cmp	r6, r3
 800a6d2:	f67f aee4 	bls.w	800a49e <_scanf_float+0x86>
 800a6d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a6de:	463a      	mov	r2, r7
 800a6e0:	4640      	mov	r0, r8
 800a6e2:	4798      	blx	r3
 800a6e4:	6923      	ldr	r3, [r4, #16]
 800a6e6:	3b01      	subs	r3, #1
 800a6e8:	6123      	str	r3, [r4, #16]
 800a6ea:	e7f0      	b.n	800a6ce <_scanf_float+0x2b6>
 800a6ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a6f4:	463a      	mov	r2, r7
 800a6f6:	4640      	mov	r0, r8
 800a6f8:	4798      	blx	r3
 800a6fa:	6923      	ldr	r3, [r4, #16]
 800a6fc:	3b01      	subs	r3, #1
 800a6fe:	6123      	str	r3, [r4, #16]
 800a700:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a704:	fa5f fa8a 	uxtb.w	sl, sl
 800a708:	f1ba 0f02 	cmp.w	sl, #2
 800a70c:	d1ee      	bne.n	800a6ec <_scanf_float+0x2d4>
 800a70e:	3d03      	subs	r5, #3
 800a710:	b2ed      	uxtb	r5, r5
 800a712:	1b76      	subs	r6, r6, r5
 800a714:	6823      	ldr	r3, [r4, #0]
 800a716:	05da      	lsls	r2, r3, #23
 800a718:	d530      	bpl.n	800a77c <_scanf_float+0x364>
 800a71a:	055b      	lsls	r3, r3, #21
 800a71c:	d511      	bpl.n	800a742 <_scanf_float+0x32a>
 800a71e:	9b01      	ldr	r3, [sp, #4]
 800a720:	429e      	cmp	r6, r3
 800a722:	f67f aebc 	bls.w	800a49e <_scanf_float+0x86>
 800a726:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a72a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a72e:	463a      	mov	r2, r7
 800a730:	4640      	mov	r0, r8
 800a732:	4798      	blx	r3
 800a734:	6923      	ldr	r3, [r4, #16]
 800a736:	3b01      	subs	r3, #1
 800a738:	6123      	str	r3, [r4, #16]
 800a73a:	e7f0      	b.n	800a71e <_scanf_float+0x306>
 800a73c:	46aa      	mov	sl, r5
 800a73e:	46b3      	mov	fp, r6
 800a740:	e7de      	b.n	800a700 <_scanf_float+0x2e8>
 800a742:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a746:	6923      	ldr	r3, [r4, #16]
 800a748:	2965      	cmp	r1, #101	@ 0x65
 800a74a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a74e:	f106 35ff 	add.w	r5, r6, #4294967295
 800a752:	6123      	str	r3, [r4, #16]
 800a754:	d00c      	beq.n	800a770 <_scanf_float+0x358>
 800a756:	2945      	cmp	r1, #69	@ 0x45
 800a758:	d00a      	beq.n	800a770 <_scanf_float+0x358>
 800a75a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a75e:	463a      	mov	r2, r7
 800a760:	4640      	mov	r0, r8
 800a762:	4798      	blx	r3
 800a764:	6923      	ldr	r3, [r4, #16]
 800a766:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a76a:	3b01      	subs	r3, #1
 800a76c:	1eb5      	subs	r5, r6, #2
 800a76e:	6123      	str	r3, [r4, #16]
 800a770:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a774:	463a      	mov	r2, r7
 800a776:	4640      	mov	r0, r8
 800a778:	4798      	blx	r3
 800a77a:	462e      	mov	r6, r5
 800a77c:	6822      	ldr	r2, [r4, #0]
 800a77e:	f012 0210 	ands.w	r2, r2, #16
 800a782:	d001      	beq.n	800a788 <_scanf_float+0x370>
 800a784:	2000      	movs	r0, #0
 800a786:	e68b      	b.n	800a4a0 <_scanf_float+0x88>
 800a788:	7032      	strb	r2, [r6, #0]
 800a78a:	6823      	ldr	r3, [r4, #0]
 800a78c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a790:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a794:	d11c      	bne.n	800a7d0 <_scanf_float+0x3b8>
 800a796:	9b02      	ldr	r3, [sp, #8]
 800a798:	454b      	cmp	r3, r9
 800a79a:	eba3 0209 	sub.w	r2, r3, r9
 800a79e:	d123      	bne.n	800a7e8 <_scanf_float+0x3d0>
 800a7a0:	9901      	ldr	r1, [sp, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	4640      	mov	r0, r8
 800a7a6:	f7ff f953 	bl	8009a50 <_strtod_r>
 800a7aa:	9b03      	ldr	r3, [sp, #12]
 800a7ac:	6821      	ldr	r1, [r4, #0]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f011 0f02 	tst.w	r1, #2
 800a7b4:	ec57 6b10 	vmov	r6, r7, d0
 800a7b8:	f103 0204 	add.w	r2, r3, #4
 800a7bc:	d01f      	beq.n	800a7fe <_scanf_float+0x3e6>
 800a7be:	9903      	ldr	r1, [sp, #12]
 800a7c0:	600a      	str	r2, [r1, #0]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	e9c3 6700 	strd	r6, r7, [r3]
 800a7c8:	68e3      	ldr	r3, [r4, #12]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	60e3      	str	r3, [r4, #12]
 800a7ce:	e7d9      	b.n	800a784 <_scanf_float+0x36c>
 800a7d0:	9b04      	ldr	r3, [sp, #16]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d0e4      	beq.n	800a7a0 <_scanf_float+0x388>
 800a7d6:	9905      	ldr	r1, [sp, #20]
 800a7d8:	230a      	movs	r3, #10
 800a7da:	3101      	adds	r1, #1
 800a7dc:	4640      	mov	r0, r8
 800a7de:	f7ff f9b7 	bl	8009b50 <_strtol_r>
 800a7e2:	9b04      	ldr	r3, [sp, #16]
 800a7e4:	9e05      	ldr	r6, [sp, #20]
 800a7e6:	1ac2      	subs	r2, r0, r3
 800a7e8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a7ec:	429e      	cmp	r6, r3
 800a7ee:	bf28      	it	cs
 800a7f0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a7f4:	4910      	ldr	r1, [pc, #64]	@ (800a838 <_scanf_float+0x420>)
 800a7f6:	4630      	mov	r0, r6
 800a7f8:	f000 f918 	bl	800aa2c <siprintf>
 800a7fc:	e7d0      	b.n	800a7a0 <_scanf_float+0x388>
 800a7fe:	f011 0f04 	tst.w	r1, #4
 800a802:	9903      	ldr	r1, [sp, #12]
 800a804:	600a      	str	r2, [r1, #0]
 800a806:	d1dc      	bne.n	800a7c2 <_scanf_float+0x3aa>
 800a808:	681d      	ldr	r5, [r3, #0]
 800a80a:	4632      	mov	r2, r6
 800a80c:	463b      	mov	r3, r7
 800a80e:	4630      	mov	r0, r6
 800a810:	4639      	mov	r1, r7
 800a812:	f7f6 f99b 	bl	8000b4c <__aeabi_dcmpun>
 800a816:	b128      	cbz	r0, 800a824 <_scanf_float+0x40c>
 800a818:	4808      	ldr	r0, [pc, #32]	@ (800a83c <_scanf_float+0x424>)
 800a81a:	f001 f839 	bl	800b890 <nanf>
 800a81e:	ed85 0a00 	vstr	s0, [r5]
 800a822:	e7d1      	b.n	800a7c8 <_scanf_float+0x3b0>
 800a824:	4630      	mov	r0, r6
 800a826:	4639      	mov	r1, r7
 800a828:	f7f6 f9ee 	bl	8000c08 <__aeabi_d2f>
 800a82c:	6028      	str	r0, [r5, #0]
 800a82e:	e7cb      	b.n	800a7c8 <_scanf_float+0x3b0>
 800a830:	f04f 0900 	mov.w	r9, #0
 800a834:	e629      	b.n	800a48a <_scanf_float+0x72>
 800a836:	bf00      	nop
 800a838:	080100ab 	.word	0x080100ab
 800a83c:	0800f821 	.word	0x0800f821

0800a840 <std>:
 800a840:	2300      	movs	r3, #0
 800a842:	b510      	push	{r4, lr}
 800a844:	4604      	mov	r4, r0
 800a846:	e9c0 3300 	strd	r3, r3, [r0]
 800a84a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a84e:	6083      	str	r3, [r0, #8]
 800a850:	8181      	strh	r1, [r0, #12]
 800a852:	6643      	str	r3, [r0, #100]	@ 0x64
 800a854:	81c2      	strh	r2, [r0, #14]
 800a856:	6183      	str	r3, [r0, #24]
 800a858:	4619      	mov	r1, r3
 800a85a:	2208      	movs	r2, #8
 800a85c:	305c      	adds	r0, #92	@ 0x5c
 800a85e:	f000 f9ad 	bl	800abbc <memset>
 800a862:	4b0d      	ldr	r3, [pc, #52]	@ (800a898 <std+0x58>)
 800a864:	6263      	str	r3, [r4, #36]	@ 0x24
 800a866:	4b0d      	ldr	r3, [pc, #52]	@ (800a89c <std+0x5c>)
 800a868:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a86a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a0 <std+0x60>)
 800a86c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a86e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a4 <std+0x64>)
 800a870:	6323      	str	r3, [r4, #48]	@ 0x30
 800a872:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a8 <std+0x68>)
 800a874:	6224      	str	r4, [r4, #32]
 800a876:	429c      	cmp	r4, r3
 800a878:	d006      	beq.n	800a888 <std+0x48>
 800a87a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a87e:	4294      	cmp	r4, r2
 800a880:	d002      	beq.n	800a888 <std+0x48>
 800a882:	33d0      	adds	r3, #208	@ 0xd0
 800a884:	429c      	cmp	r4, r3
 800a886:	d105      	bne.n	800a894 <std+0x54>
 800a888:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a88c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a890:	f7f9 be91 	b.w	80045b6 <__retarget_lock_init_recursive>
 800a894:	bd10      	pop	{r4, pc}
 800a896:	bf00      	nop
 800a898:	0800aac1 	.word	0x0800aac1
 800a89c:	0800aae7 	.word	0x0800aae7
 800a8a0:	0800ab1f 	.word	0x0800ab1f
 800a8a4:	0800ab43 	.word	0x0800ab43
 800a8a8:	200091c0 	.word	0x200091c0

0800a8ac <stdio_exit_handler>:
 800a8ac:	4a02      	ldr	r2, [pc, #8]	@ (800a8b8 <stdio_exit_handler+0xc>)
 800a8ae:	4903      	ldr	r1, [pc, #12]	@ (800a8bc <stdio_exit_handler+0x10>)
 800a8b0:	4803      	ldr	r0, [pc, #12]	@ (800a8c0 <stdio_exit_handler+0x14>)
 800a8b2:	f000 b869 	b.w	800a988 <_fwalk_sglue>
 800a8b6:	bf00      	nop
 800a8b8:	2000001c 	.word	0x2000001c
 800a8bc:	0800e159 	.word	0x0800e159
 800a8c0:	200001a0 	.word	0x200001a0

0800a8c4 <cleanup_stdio>:
 800a8c4:	6841      	ldr	r1, [r0, #4]
 800a8c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a8f8 <cleanup_stdio+0x34>)
 800a8c8:	4299      	cmp	r1, r3
 800a8ca:	b510      	push	{r4, lr}
 800a8cc:	4604      	mov	r4, r0
 800a8ce:	d001      	beq.n	800a8d4 <cleanup_stdio+0x10>
 800a8d0:	f003 fc42 	bl	800e158 <_fflush_r>
 800a8d4:	68a1      	ldr	r1, [r4, #8]
 800a8d6:	4b09      	ldr	r3, [pc, #36]	@ (800a8fc <cleanup_stdio+0x38>)
 800a8d8:	4299      	cmp	r1, r3
 800a8da:	d002      	beq.n	800a8e2 <cleanup_stdio+0x1e>
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f003 fc3b 	bl	800e158 <_fflush_r>
 800a8e2:	68e1      	ldr	r1, [r4, #12]
 800a8e4:	4b06      	ldr	r3, [pc, #24]	@ (800a900 <cleanup_stdio+0x3c>)
 800a8e6:	4299      	cmp	r1, r3
 800a8e8:	d004      	beq.n	800a8f4 <cleanup_stdio+0x30>
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8f0:	f003 bc32 	b.w	800e158 <_fflush_r>
 800a8f4:	bd10      	pop	{r4, pc}
 800a8f6:	bf00      	nop
 800a8f8:	200091c0 	.word	0x200091c0
 800a8fc:	20009228 	.word	0x20009228
 800a900:	20009290 	.word	0x20009290

0800a904 <global_stdio_init.part.0>:
 800a904:	b510      	push	{r4, lr}
 800a906:	4b0b      	ldr	r3, [pc, #44]	@ (800a934 <global_stdio_init.part.0+0x30>)
 800a908:	4c0b      	ldr	r4, [pc, #44]	@ (800a938 <global_stdio_init.part.0+0x34>)
 800a90a:	4a0c      	ldr	r2, [pc, #48]	@ (800a93c <global_stdio_init.part.0+0x38>)
 800a90c:	601a      	str	r2, [r3, #0]
 800a90e:	4620      	mov	r0, r4
 800a910:	2200      	movs	r2, #0
 800a912:	2104      	movs	r1, #4
 800a914:	f7ff ff94 	bl	800a840 <std>
 800a918:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a91c:	2201      	movs	r2, #1
 800a91e:	2109      	movs	r1, #9
 800a920:	f7ff ff8e 	bl	800a840 <std>
 800a924:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a928:	2202      	movs	r2, #2
 800a92a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a92e:	2112      	movs	r1, #18
 800a930:	f7ff bf86 	b.w	800a840 <std>
 800a934:	200092f8 	.word	0x200092f8
 800a938:	200091c0 	.word	0x200091c0
 800a93c:	0800a8ad 	.word	0x0800a8ad

0800a940 <__sfp_lock_acquire>:
 800a940:	4801      	ldr	r0, [pc, #4]	@ (800a948 <__sfp_lock_acquire+0x8>)
 800a942:	f7f9 be54 	b.w	80045ee <__retarget_lock_acquire_recursive>
 800a946:	bf00      	nop
 800a948:	200028dc 	.word	0x200028dc

0800a94c <__sfp_lock_release>:
 800a94c:	4801      	ldr	r0, [pc, #4]	@ (800a954 <__sfp_lock_release+0x8>)
 800a94e:	f7f9 be5a 	b.w	8004606 <__retarget_lock_release_recursive>
 800a952:	bf00      	nop
 800a954:	200028dc 	.word	0x200028dc

0800a958 <__sinit>:
 800a958:	b510      	push	{r4, lr}
 800a95a:	4604      	mov	r4, r0
 800a95c:	f7ff fff0 	bl	800a940 <__sfp_lock_acquire>
 800a960:	6a23      	ldr	r3, [r4, #32]
 800a962:	b11b      	cbz	r3, 800a96c <__sinit+0x14>
 800a964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a968:	f7ff bff0 	b.w	800a94c <__sfp_lock_release>
 800a96c:	4b04      	ldr	r3, [pc, #16]	@ (800a980 <__sinit+0x28>)
 800a96e:	6223      	str	r3, [r4, #32]
 800a970:	4b04      	ldr	r3, [pc, #16]	@ (800a984 <__sinit+0x2c>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d1f5      	bne.n	800a964 <__sinit+0xc>
 800a978:	f7ff ffc4 	bl	800a904 <global_stdio_init.part.0>
 800a97c:	e7f2      	b.n	800a964 <__sinit+0xc>
 800a97e:	bf00      	nop
 800a980:	0800a8c5 	.word	0x0800a8c5
 800a984:	200092f8 	.word	0x200092f8

0800a988 <_fwalk_sglue>:
 800a988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a98c:	4607      	mov	r7, r0
 800a98e:	4688      	mov	r8, r1
 800a990:	4614      	mov	r4, r2
 800a992:	2600      	movs	r6, #0
 800a994:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a998:	f1b9 0901 	subs.w	r9, r9, #1
 800a99c:	d505      	bpl.n	800a9aa <_fwalk_sglue+0x22>
 800a99e:	6824      	ldr	r4, [r4, #0]
 800a9a0:	2c00      	cmp	r4, #0
 800a9a2:	d1f7      	bne.n	800a994 <_fwalk_sglue+0xc>
 800a9a4:	4630      	mov	r0, r6
 800a9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9aa:	89ab      	ldrh	r3, [r5, #12]
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d907      	bls.n	800a9c0 <_fwalk_sglue+0x38>
 800a9b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	d003      	beq.n	800a9c0 <_fwalk_sglue+0x38>
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	47c0      	blx	r8
 800a9be:	4306      	orrs	r6, r0
 800a9c0:	3568      	adds	r5, #104	@ 0x68
 800a9c2:	e7e9      	b.n	800a998 <_fwalk_sglue+0x10>

0800a9c4 <sniprintf>:
 800a9c4:	b40c      	push	{r2, r3}
 800a9c6:	b530      	push	{r4, r5, lr}
 800a9c8:	4b17      	ldr	r3, [pc, #92]	@ (800aa28 <sniprintf+0x64>)
 800a9ca:	1e0c      	subs	r4, r1, #0
 800a9cc:	681d      	ldr	r5, [r3, #0]
 800a9ce:	b09d      	sub	sp, #116	@ 0x74
 800a9d0:	da08      	bge.n	800a9e4 <sniprintf+0x20>
 800a9d2:	238b      	movs	r3, #139	@ 0x8b
 800a9d4:	602b      	str	r3, [r5, #0]
 800a9d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9da:	b01d      	add	sp, #116	@ 0x74
 800a9dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a9e0:	b002      	add	sp, #8
 800a9e2:	4770      	bx	lr
 800a9e4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a9e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a9ec:	bf14      	ite	ne
 800a9ee:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a9f2:	4623      	moveq	r3, r4
 800a9f4:	9304      	str	r3, [sp, #16]
 800a9f6:	9307      	str	r3, [sp, #28]
 800a9f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a9fc:	9002      	str	r0, [sp, #8]
 800a9fe:	9006      	str	r0, [sp, #24]
 800aa00:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aa04:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aa06:	ab21      	add	r3, sp, #132	@ 0x84
 800aa08:	a902      	add	r1, sp, #8
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	9301      	str	r3, [sp, #4]
 800aa0e:	f002 ff09 	bl	800d824 <_svfiprintf_r>
 800aa12:	1c43      	adds	r3, r0, #1
 800aa14:	bfbc      	itt	lt
 800aa16:	238b      	movlt	r3, #139	@ 0x8b
 800aa18:	602b      	strlt	r3, [r5, #0]
 800aa1a:	2c00      	cmp	r4, #0
 800aa1c:	d0dd      	beq.n	800a9da <sniprintf+0x16>
 800aa1e:	9b02      	ldr	r3, [sp, #8]
 800aa20:	2200      	movs	r2, #0
 800aa22:	701a      	strb	r2, [r3, #0]
 800aa24:	e7d9      	b.n	800a9da <sniprintf+0x16>
 800aa26:	bf00      	nop
 800aa28:	2000019c 	.word	0x2000019c

0800aa2c <siprintf>:
 800aa2c:	b40e      	push	{r1, r2, r3}
 800aa2e:	b500      	push	{lr}
 800aa30:	b09c      	sub	sp, #112	@ 0x70
 800aa32:	ab1d      	add	r3, sp, #116	@ 0x74
 800aa34:	9002      	str	r0, [sp, #8]
 800aa36:	9006      	str	r0, [sp, #24]
 800aa38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aa3c:	4809      	ldr	r0, [pc, #36]	@ (800aa64 <siprintf+0x38>)
 800aa3e:	9107      	str	r1, [sp, #28]
 800aa40:	9104      	str	r1, [sp, #16]
 800aa42:	4909      	ldr	r1, [pc, #36]	@ (800aa68 <siprintf+0x3c>)
 800aa44:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa48:	9105      	str	r1, [sp, #20]
 800aa4a:	6800      	ldr	r0, [r0, #0]
 800aa4c:	9301      	str	r3, [sp, #4]
 800aa4e:	a902      	add	r1, sp, #8
 800aa50:	f002 fee8 	bl	800d824 <_svfiprintf_r>
 800aa54:	9b02      	ldr	r3, [sp, #8]
 800aa56:	2200      	movs	r2, #0
 800aa58:	701a      	strb	r2, [r3, #0]
 800aa5a:	b01c      	add	sp, #112	@ 0x70
 800aa5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa60:	b003      	add	sp, #12
 800aa62:	4770      	bx	lr
 800aa64:	2000019c 	.word	0x2000019c
 800aa68:	ffff0208 	.word	0xffff0208

0800aa6c <siscanf>:
 800aa6c:	b40e      	push	{r1, r2, r3}
 800aa6e:	b530      	push	{r4, r5, lr}
 800aa70:	b09c      	sub	sp, #112	@ 0x70
 800aa72:	ac1f      	add	r4, sp, #124	@ 0x7c
 800aa74:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800aa78:	f854 5b04 	ldr.w	r5, [r4], #4
 800aa7c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800aa80:	9002      	str	r0, [sp, #8]
 800aa82:	9006      	str	r0, [sp, #24]
 800aa84:	f7f5 fc04 	bl	8000290 <strlen>
 800aa88:	4b0b      	ldr	r3, [pc, #44]	@ (800aab8 <siscanf+0x4c>)
 800aa8a:	9003      	str	r0, [sp, #12]
 800aa8c:	9007      	str	r0, [sp, #28]
 800aa8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa90:	480a      	ldr	r0, [pc, #40]	@ (800aabc <siscanf+0x50>)
 800aa92:	9401      	str	r4, [sp, #4]
 800aa94:	2300      	movs	r3, #0
 800aa96:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa98:	9314      	str	r3, [sp, #80]	@ 0x50
 800aa9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aa9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aaa2:	462a      	mov	r2, r5
 800aaa4:	4623      	mov	r3, r4
 800aaa6:	a902      	add	r1, sp, #8
 800aaa8:	6800      	ldr	r0, [r0, #0]
 800aaaa:	f003 f80f 	bl	800dacc <__ssvfiscanf_r>
 800aaae:	b01c      	add	sp, #112	@ 0x70
 800aab0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aab4:	b003      	add	sp, #12
 800aab6:	4770      	bx	lr
 800aab8:	0800aae3 	.word	0x0800aae3
 800aabc:	2000019c 	.word	0x2000019c

0800aac0 <__sread>:
 800aac0:	b510      	push	{r4, lr}
 800aac2:	460c      	mov	r4, r1
 800aac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aac8:	f000 fe66 	bl	800b798 <_read_r>
 800aacc:	2800      	cmp	r0, #0
 800aace:	bfab      	itete	ge
 800aad0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aad2:	89a3      	ldrhlt	r3, [r4, #12]
 800aad4:	181b      	addge	r3, r3, r0
 800aad6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aada:	bfac      	ite	ge
 800aadc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aade:	81a3      	strhlt	r3, [r4, #12]
 800aae0:	bd10      	pop	{r4, pc}

0800aae2 <__seofread>:
 800aae2:	2000      	movs	r0, #0
 800aae4:	4770      	bx	lr

0800aae6 <__swrite>:
 800aae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaea:	461f      	mov	r7, r3
 800aaec:	898b      	ldrh	r3, [r1, #12]
 800aaee:	05db      	lsls	r3, r3, #23
 800aaf0:	4605      	mov	r5, r0
 800aaf2:	460c      	mov	r4, r1
 800aaf4:	4616      	mov	r6, r2
 800aaf6:	d505      	bpl.n	800ab04 <__swrite+0x1e>
 800aaf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aafc:	2302      	movs	r3, #2
 800aafe:	2200      	movs	r2, #0
 800ab00:	f000 fe38 	bl	800b774 <_lseek_r>
 800ab04:	89a3      	ldrh	r3, [r4, #12]
 800ab06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab0e:	81a3      	strh	r3, [r4, #12]
 800ab10:	4632      	mov	r2, r6
 800ab12:	463b      	mov	r3, r7
 800ab14:	4628      	mov	r0, r5
 800ab16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab1a:	f000 be5f 	b.w	800b7dc <_write_r>

0800ab1e <__sseek>:
 800ab1e:	b510      	push	{r4, lr}
 800ab20:	460c      	mov	r4, r1
 800ab22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab26:	f000 fe25 	bl	800b774 <_lseek_r>
 800ab2a:	1c43      	adds	r3, r0, #1
 800ab2c:	89a3      	ldrh	r3, [r4, #12]
 800ab2e:	bf15      	itete	ne
 800ab30:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab3a:	81a3      	strheq	r3, [r4, #12]
 800ab3c:	bf18      	it	ne
 800ab3e:	81a3      	strhne	r3, [r4, #12]
 800ab40:	bd10      	pop	{r4, pc}

0800ab42 <__sclose>:
 800ab42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab46:	f000 be05 	b.w	800b754 <_close_r>

0800ab4a <_vsniprintf_r>:
 800ab4a:	b530      	push	{r4, r5, lr}
 800ab4c:	4614      	mov	r4, r2
 800ab4e:	2c00      	cmp	r4, #0
 800ab50:	b09b      	sub	sp, #108	@ 0x6c
 800ab52:	4605      	mov	r5, r0
 800ab54:	461a      	mov	r2, r3
 800ab56:	da05      	bge.n	800ab64 <_vsniprintf_r+0x1a>
 800ab58:	238b      	movs	r3, #139	@ 0x8b
 800ab5a:	6003      	str	r3, [r0, #0]
 800ab5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab60:	b01b      	add	sp, #108	@ 0x6c
 800ab62:	bd30      	pop	{r4, r5, pc}
 800ab64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ab68:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ab6c:	bf14      	ite	ne
 800ab6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ab72:	4623      	moveq	r3, r4
 800ab74:	9302      	str	r3, [sp, #8]
 800ab76:	9305      	str	r3, [sp, #20]
 800ab78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab7c:	9100      	str	r1, [sp, #0]
 800ab7e:	9104      	str	r1, [sp, #16]
 800ab80:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ab84:	4669      	mov	r1, sp
 800ab86:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ab88:	f002 fe4c 	bl	800d824 <_svfiprintf_r>
 800ab8c:	1c43      	adds	r3, r0, #1
 800ab8e:	bfbc      	itt	lt
 800ab90:	238b      	movlt	r3, #139	@ 0x8b
 800ab92:	602b      	strlt	r3, [r5, #0]
 800ab94:	2c00      	cmp	r4, #0
 800ab96:	d0e3      	beq.n	800ab60 <_vsniprintf_r+0x16>
 800ab98:	9b00      	ldr	r3, [sp, #0]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	701a      	strb	r2, [r3, #0]
 800ab9e:	e7df      	b.n	800ab60 <_vsniprintf_r+0x16>

0800aba0 <vsniprintf>:
 800aba0:	b507      	push	{r0, r1, r2, lr}
 800aba2:	9300      	str	r3, [sp, #0]
 800aba4:	4613      	mov	r3, r2
 800aba6:	460a      	mov	r2, r1
 800aba8:	4601      	mov	r1, r0
 800abaa:	4803      	ldr	r0, [pc, #12]	@ (800abb8 <vsniprintf+0x18>)
 800abac:	6800      	ldr	r0, [r0, #0]
 800abae:	f7ff ffcc 	bl	800ab4a <_vsniprintf_r>
 800abb2:	b003      	add	sp, #12
 800abb4:	f85d fb04 	ldr.w	pc, [sp], #4
 800abb8:	2000019c 	.word	0x2000019c

0800abbc <memset>:
 800abbc:	4402      	add	r2, r0
 800abbe:	4603      	mov	r3, r0
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d100      	bne.n	800abc6 <memset+0xa>
 800abc4:	4770      	bx	lr
 800abc6:	f803 1b01 	strb.w	r1, [r3], #1
 800abca:	e7f9      	b.n	800abc0 <memset+0x4>

0800abcc <strchr>:
 800abcc:	b2c9      	uxtb	r1, r1
 800abce:	4603      	mov	r3, r0
 800abd0:	4618      	mov	r0, r3
 800abd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abd6:	b112      	cbz	r2, 800abde <strchr+0x12>
 800abd8:	428a      	cmp	r2, r1
 800abda:	d1f9      	bne.n	800abd0 <strchr+0x4>
 800abdc:	4770      	bx	lr
 800abde:	2900      	cmp	r1, #0
 800abe0:	bf18      	it	ne
 800abe2:	2000      	movne	r0, #0
 800abe4:	4770      	bx	lr

0800abe6 <strncmp>:
 800abe6:	b510      	push	{r4, lr}
 800abe8:	b16a      	cbz	r2, 800ac06 <strncmp+0x20>
 800abea:	3901      	subs	r1, #1
 800abec:	1884      	adds	r4, r0, r2
 800abee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abf2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d103      	bne.n	800ac02 <strncmp+0x1c>
 800abfa:	42a0      	cmp	r0, r4
 800abfc:	d001      	beq.n	800ac02 <strncmp+0x1c>
 800abfe:	2a00      	cmp	r2, #0
 800ac00:	d1f5      	bne.n	800abee <strncmp+0x8>
 800ac02:	1ad0      	subs	r0, r2, r3
 800ac04:	bd10      	pop	{r4, pc}
 800ac06:	4610      	mov	r0, r2
 800ac08:	e7fc      	b.n	800ac04 <strncmp+0x1e>

0800ac0a <strncpy>:
 800ac0a:	b510      	push	{r4, lr}
 800ac0c:	3901      	subs	r1, #1
 800ac0e:	4603      	mov	r3, r0
 800ac10:	b132      	cbz	r2, 800ac20 <strncpy+0x16>
 800ac12:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ac16:	f803 4b01 	strb.w	r4, [r3], #1
 800ac1a:	3a01      	subs	r2, #1
 800ac1c:	2c00      	cmp	r4, #0
 800ac1e:	d1f7      	bne.n	800ac10 <strncpy+0x6>
 800ac20:	441a      	add	r2, r3
 800ac22:	2100      	movs	r1, #0
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d100      	bne.n	800ac2a <strncpy+0x20>
 800ac28:	bd10      	pop	{r4, pc}
 800ac2a:	f803 1b01 	strb.w	r1, [r3], #1
 800ac2e:	e7f9      	b.n	800ac24 <strncpy+0x1a>

0800ac30 <strrchr>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800ac36:	4603      	mov	r3, r0
 800ac38:	d10e      	bne.n	800ac58 <strrchr+0x28>
 800ac3a:	4621      	mov	r1, r4
 800ac3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac40:	f7ff bfc4 	b.w	800abcc <strchr>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	4605      	mov	r5, r0
 800ac48:	4621      	mov	r1, r4
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f7ff ffbe 	bl	800abcc <strchr>
 800ac50:	2800      	cmp	r0, #0
 800ac52:	d1f7      	bne.n	800ac44 <strrchr+0x14>
 800ac54:	4628      	mov	r0, r5
 800ac56:	bd38      	pop	{r3, r4, r5, pc}
 800ac58:	2500      	movs	r5, #0
 800ac5a:	e7f5      	b.n	800ac48 <strrchr+0x18>

0800ac5c <strstr>:
 800ac5c:	780a      	ldrb	r2, [r1, #0]
 800ac5e:	b570      	push	{r4, r5, r6, lr}
 800ac60:	b96a      	cbnz	r2, 800ac7e <strstr+0x22>
 800ac62:	bd70      	pop	{r4, r5, r6, pc}
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d109      	bne.n	800ac7c <strstr+0x20>
 800ac68:	460c      	mov	r4, r1
 800ac6a:	4605      	mov	r5, r0
 800ac6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d0f6      	beq.n	800ac62 <strstr+0x6>
 800ac74:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ac78:	429e      	cmp	r6, r3
 800ac7a:	d0f7      	beq.n	800ac6c <strstr+0x10>
 800ac7c:	3001      	adds	r0, #1
 800ac7e:	7803      	ldrb	r3, [r0, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d1ef      	bne.n	800ac64 <strstr+0x8>
 800ac84:	4618      	mov	r0, r3
 800ac86:	e7ec      	b.n	800ac62 <strstr+0x6>

0800ac88 <validate_structure>:
 800ac88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac8a:	6801      	ldr	r1, [r0, #0]
 800ac8c:	293b      	cmp	r1, #59	@ 0x3b
 800ac8e:	4604      	mov	r4, r0
 800ac90:	d911      	bls.n	800acb6 <validate_structure+0x2e>
 800ac92:	223c      	movs	r2, #60	@ 0x3c
 800ac94:	4668      	mov	r0, sp
 800ac96:	f000 fe01 	bl	800b89c <div>
 800ac9a:	9a01      	ldr	r2, [sp, #4]
 800ac9c:	6863      	ldr	r3, [r4, #4]
 800ac9e:	9900      	ldr	r1, [sp, #0]
 800aca0:	2a00      	cmp	r2, #0
 800aca2:	440b      	add	r3, r1
 800aca4:	6063      	str	r3, [r4, #4]
 800aca6:	bfbb      	ittet	lt
 800aca8:	323c      	addlt	r2, #60	@ 0x3c
 800acaa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800acae:	6022      	strge	r2, [r4, #0]
 800acb0:	6022      	strlt	r2, [r4, #0]
 800acb2:	bfb8      	it	lt
 800acb4:	6063      	strlt	r3, [r4, #4]
 800acb6:	6861      	ldr	r1, [r4, #4]
 800acb8:	293b      	cmp	r1, #59	@ 0x3b
 800acba:	d911      	bls.n	800ace0 <validate_structure+0x58>
 800acbc:	223c      	movs	r2, #60	@ 0x3c
 800acbe:	4668      	mov	r0, sp
 800acc0:	f000 fdec 	bl	800b89c <div>
 800acc4:	9a01      	ldr	r2, [sp, #4]
 800acc6:	68a3      	ldr	r3, [r4, #8]
 800acc8:	9900      	ldr	r1, [sp, #0]
 800acca:	2a00      	cmp	r2, #0
 800accc:	440b      	add	r3, r1
 800acce:	60a3      	str	r3, [r4, #8]
 800acd0:	bfbb      	ittet	lt
 800acd2:	323c      	addlt	r2, #60	@ 0x3c
 800acd4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800acd8:	6062      	strge	r2, [r4, #4]
 800acda:	6062      	strlt	r2, [r4, #4]
 800acdc:	bfb8      	it	lt
 800acde:	60a3      	strlt	r3, [r4, #8]
 800ace0:	68a1      	ldr	r1, [r4, #8]
 800ace2:	2917      	cmp	r1, #23
 800ace4:	d911      	bls.n	800ad0a <validate_structure+0x82>
 800ace6:	2218      	movs	r2, #24
 800ace8:	4668      	mov	r0, sp
 800acea:	f000 fdd7 	bl	800b89c <div>
 800acee:	9a01      	ldr	r2, [sp, #4]
 800acf0:	68e3      	ldr	r3, [r4, #12]
 800acf2:	9900      	ldr	r1, [sp, #0]
 800acf4:	2a00      	cmp	r2, #0
 800acf6:	440b      	add	r3, r1
 800acf8:	60e3      	str	r3, [r4, #12]
 800acfa:	bfbb      	ittet	lt
 800acfc:	3218      	addlt	r2, #24
 800acfe:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800ad02:	60a2      	strge	r2, [r4, #8]
 800ad04:	60a2      	strlt	r2, [r4, #8]
 800ad06:	bfb8      	it	lt
 800ad08:	60e3      	strlt	r3, [r4, #12]
 800ad0a:	6921      	ldr	r1, [r4, #16]
 800ad0c:	290b      	cmp	r1, #11
 800ad0e:	d911      	bls.n	800ad34 <validate_structure+0xac>
 800ad10:	220c      	movs	r2, #12
 800ad12:	4668      	mov	r0, sp
 800ad14:	f000 fdc2 	bl	800b89c <div>
 800ad18:	9a01      	ldr	r2, [sp, #4]
 800ad1a:	6963      	ldr	r3, [r4, #20]
 800ad1c:	9900      	ldr	r1, [sp, #0]
 800ad1e:	2a00      	cmp	r2, #0
 800ad20:	440b      	add	r3, r1
 800ad22:	6163      	str	r3, [r4, #20]
 800ad24:	bfbb      	ittet	lt
 800ad26:	320c      	addlt	r2, #12
 800ad28:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800ad2c:	6122      	strge	r2, [r4, #16]
 800ad2e:	6122      	strlt	r2, [r4, #16]
 800ad30:	bfb8      	it	lt
 800ad32:	6163      	strlt	r3, [r4, #20]
 800ad34:	6963      	ldr	r3, [r4, #20]
 800ad36:	079a      	lsls	r2, r3, #30
 800ad38:	d11c      	bne.n	800ad74 <validate_structure+0xec>
 800ad3a:	2164      	movs	r1, #100	@ 0x64
 800ad3c:	fb93 f2f1 	sdiv	r2, r3, r1
 800ad40:	fb01 3212 	mls	r2, r1, r2, r3
 800ad44:	b9c2      	cbnz	r2, 800ad78 <validate_structure+0xf0>
 800ad46:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800ad4a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ad4e:	fb93 f1f2 	sdiv	r1, r3, r2
 800ad52:	fb02 3311 	mls	r3, r2, r1, r3
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	bf14      	ite	ne
 800ad5a:	231c      	movne	r3, #28
 800ad5c:	231d      	moveq	r3, #29
 800ad5e:	68e2      	ldr	r2, [r4, #12]
 800ad60:	2a00      	cmp	r2, #0
 800ad62:	dc0b      	bgt.n	800ad7c <validate_structure+0xf4>
 800ad64:	4d31      	ldr	r5, [pc, #196]	@ (800ae2c <validate_structure+0x1a4>)
 800ad66:	200b      	movs	r0, #11
 800ad68:	2164      	movs	r1, #100	@ 0x64
 800ad6a:	68e6      	ldr	r6, [r4, #12]
 800ad6c:	2e00      	cmp	r6, #0
 800ad6e:	dd30      	ble.n	800add2 <validate_structure+0x14a>
 800ad70:	b003      	add	sp, #12
 800ad72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad74:	231c      	movs	r3, #28
 800ad76:	e7f2      	b.n	800ad5e <validate_structure+0xd6>
 800ad78:	231d      	movs	r3, #29
 800ad7a:	e7f0      	b.n	800ad5e <validate_structure+0xd6>
 800ad7c:	4d2b      	ldr	r5, [pc, #172]	@ (800ae2c <validate_structure+0x1a4>)
 800ad7e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800ad82:	2a01      	cmp	r2, #1
 800ad84:	bf14      	ite	ne
 800ad86:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800ad8a:	4618      	moveq	r0, r3
 800ad8c:	4281      	cmp	r1, r0
 800ad8e:	ddef      	ble.n	800ad70 <validate_structure+0xe8>
 800ad90:	3201      	adds	r2, #1
 800ad92:	1a09      	subs	r1, r1, r0
 800ad94:	2a0c      	cmp	r2, #12
 800ad96:	60e1      	str	r1, [r4, #12]
 800ad98:	6122      	str	r2, [r4, #16]
 800ad9a:	d1f0      	bne.n	800ad7e <validate_structure+0xf6>
 800ad9c:	6963      	ldr	r3, [r4, #20]
 800ad9e:	2100      	movs	r1, #0
 800ada0:	1c5a      	adds	r2, r3, #1
 800ada2:	6121      	str	r1, [r4, #16]
 800ada4:	0791      	lsls	r1, r2, #30
 800ada6:	6162      	str	r2, [r4, #20]
 800ada8:	d13c      	bne.n	800ae24 <validate_structure+0x19c>
 800adaa:	2164      	movs	r1, #100	@ 0x64
 800adac:	fb92 f0f1 	sdiv	r0, r2, r1
 800adb0:	fb01 2210 	mls	r2, r1, r0, r2
 800adb4:	2a00      	cmp	r2, #0
 800adb6:	d137      	bne.n	800ae28 <validate_structure+0x1a0>
 800adb8:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800adbc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800adc0:	fb93 f1f2 	sdiv	r1, r3, r2
 800adc4:	fb02 3311 	mls	r3, r2, r1, r3
 800adc8:	2b00      	cmp	r3, #0
 800adca:	bf14      	ite	ne
 800adcc:	231c      	movne	r3, #28
 800adce:	231d      	moveq	r3, #29
 800add0:	e7d5      	b.n	800ad7e <validate_structure+0xf6>
 800add2:	6922      	ldr	r2, [r4, #16]
 800add4:	3a01      	subs	r2, #1
 800add6:	6122      	str	r2, [r4, #16]
 800add8:	3201      	adds	r2, #1
 800adda:	d116      	bne.n	800ae0a <validate_structure+0x182>
 800addc:	6963      	ldr	r3, [r4, #20]
 800adde:	1e5a      	subs	r2, r3, #1
 800ade0:	0797      	lsls	r7, r2, #30
 800ade2:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800ade6:	d119      	bne.n	800ae1c <validate_structure+0x194>
 800ade8:	fb92 f7f1 	sdiv	r7, r2, r1
 800adec:	fb01 2217 	mls	r2, r1, r7, r2
 800adf0:	b9b2      	cbnz	r2, 800ae20 <validate_structure+0x198>
 800adf2:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800adf6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800adfa:	fb93 f7f2 	sdiv	r7, r3, r2
 800adfe:	fb02 3317 	mls	r3, r2, r7, r3
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	bf14      	ite	ne
 800ae06:	231c      	movne	r3, #28
 800ae08:	231d      	moveq	r3, #29
 800ae0a:	6922      	ldr	r2, [r4, #16]
 800ae0c:	2a01      	cmp	r2, #1
 800ae0e:	bf14      	ite	ne
 800ae10:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800ae14:	461a      	moveq	r2, r3
 800ae16:	4432      	add	r2, r6
 800ae18:	60e2      	str	r2, [r4, #12]
 800ae1a:	e7a6      	b.n	800ad6a <validate_structure+0xe2>
 800ae1c:	231c      	movs	r3, #28
 800ae1e:	e7f4      	b.n	800ae0a <validate_structure+0x182>
 800ae20:	231d      	movs	r3, #29
 800ae22:	e7f2      	b.n	800ae0a <validate_structure+0x182>
 800ae24:	231c      	movs	r3, #28
 800ae26:	e7aa      	b.n	800ad7e <validate_structure+0xf6>
 800ae28:	231d      	movs	r3, #29
 800ae2a:	e7a8      	b.n	800ad7e <validate_structure+0xf6>
 800ae2c:	080100e0 	.word	0x080100e0

0800ae30 <mktime>:
 800ae30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae34:	b085      	sub	sp, #20
 800ae36:	4607      	mov	r7, r0
 800ae38:	f003 fa44 	bl	800e2c4 <__gettzinfo>
 800ae3c:	4681      	mov	r9, r0
 800ae3e:	4638      	mov	r0, r7
 800ae40:	f7ff ff22 	bl	800ac88 <validate_structure>
 800ae44:	e9d7 4300 	ldrd	r4, r3, [r7]
 800ae48:	223c      	movs	r2, #60	@ 0x3c
 800ae4a:	fb02 4403 	mla	r4, r2, r3, r4
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	697d      	ldr	r5, [r7, #20]
 800ae52:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800ae56:	fb02 4403 	mla	r4, r2, r3, r4
 800ae5a:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800ae5e:	4ac1      	ldr	r2, [pc, #772]	@ (800b164 <mktime+0x334>)
 800ae60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ae64:	3e01      	subs	r6, #1
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	4416      	add	r6, r2
 800ae6a:	dd11      	ble.n	800ae90 <mktime+0x60>
 800ae6c:	07a9      	lsls	r1, r5, #30
 800ae6e:	d10f      	bne.n	800ae90 <mktime+0x60>
 800ae70:	2264      	movs	r2, #100	@ 0x64
 800ae72:	fb95 f3f2 	sdiv	r3, r5, r2
 800ae76:	fb02 5313 	mls	r3, r2, r3, r5
 800ae7a:	b943      	cbnz	r3, 800ae8e <mktime+0x5e>
 800ae7c:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800ae80:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ae84:	fb93 f1f2 	sdiv	r1, r3, r2
 800ae88:	fb02 3311 	mls	r3, r2, r1, r3
 800ae8c:	b903      	cbnz	r3, 800ae90 <mktime+0x60>
 800ae8e:	3601      	adds	r6, #1
 800ae90:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800ae94:	3310      	adds	r3, #16
 800ae96:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	61fe      	str	r6, [r7, #28]
 800ae9e:	f200 8167 	bhi.w	800b170 <mktime+0x340>
 800aea2:	2d46      	cmp	r5, #70	@ 0x46
 800aea4:	f340 808e 	ble.w	800afc4 <mktime+0x194>
 800aea8:	2346      	movs	r3, #70	@ 0x46
 800aeaa:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800aeae:	2164      	movs	r1, #100	@ 0x64
 800aeb0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800aeb4:	079a      	lsls	r2, r3, #30
 800aeb6:	d17f      	bne.n	800afb8 <mktime+0x188>
 800aeb8:	fb93 f2f1 	sdiv	r2, r3, r1
 800aebc:	fb01 3212 	mls	r2, r1, r2, r3
 800aec0:	2a00      	cmp	r2, #0
 800aec2:	d17c      	bne.n	800afbe <mktime+0x18e>
 800aec4:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800aec8:	fb92 fef0 	sdiv	lr, r2, r0
 800aecc:	fb00 221e 	mls	r2, r0, lr, r2
 800aed0:	2a00      	cmp	r2, #0
 800aed2:	bf14      	ite	ne
 800aed4:	4662      	movne	r2, ip
 800aed6:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800aeda:	3301      	adds	r3, #1
 800aedc:	429d      	cmp	r5, r3
 800aede:	4416      	add	r6, r2
 800aee0:	d1e8      	bne.n	800aeb4 <mktime+0x84>
 800aee2:	4ba1      	ldr	r3, [pc, #644]	@ (800b168 <mktime+0x338>)
 800aee4:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800aee8:	fbc6 4803 	smlal	r4, r8, r6, r3
 800aeec:	f000 f9fa 	bl	800b2e4 <__tz_lock>
 800aef0:	f000 fa04 	bl	800b2fc <_tzset_unlocked>
 800aef4:	4b9d      	ldr	r3, [pc, #628]	@ (800b16c <mktime+0x33c>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f000 8140 	beq.w	800b17e <mktime+0x34e>
 800aefe:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800af02:	6978      	ldr	r0, [r7, #20]
 800af04:	4653      	mov	r3, sl
 800af06:	2b01      	cmp	r3, #1
 800af08:	bfa8      	it	ge
 800af0a:	2301      	movge	r3, #1
 800af0c:	9301      	str	r3, [sp, #4]
 800af0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800af12:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800af16:	4283      	cmp	r3, r0
 800af18:	f040 8096 	bne.w	800b048 <mktime+0x218>
 800af1c:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800af20:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800af24:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800af28:	1a13      	subs	r3, r2, r0
 800af2a:	9303      	str	r3, [sp, #12]
 800af2c:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800af30:	9302      	str	r3, [sp, #8]
 800af32:	9a02      	ldr	r2, [sp, #8]
 800af34:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800af38:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800af3c:	ebb2 0e03 	subs.w	lr, r2, r3
 800af40:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800af44:	4574      	cmp	r4, lr
 800af46:	eb78 0201 	sbcs.w	r2, r8, r1
 800af4a:	f280 8085 	bge.w	800b058 <mktime+0x228>
 800af4e:	f8d9 2000 	ldr.w	r2, [r9]
 800af52:	2a00      	cmp	r2, #0
 800af54:	f000 808d 	beq.w	800b072 <mktime+0x242>
 800af58:	9a03      	ldr	r2, [sp, #12]
 800af5a:	4294      	cmp	r4, r2
 800af5c:	eb78 020b 	sbcs.w	r2, r8, fp
 800af60:	f2c0 810a 	blt.w	800b178 <mktime+0x348>
 800af64:	4574      	cmp	r4, lr
 800af66:	eb78 0101 	sbcs.w	r1, r8, r1
 800af6a:	bfb4      	ite	lt
 800af6c:	f04f 0b01 	movlt.w	fp, #1
 800af70:	f04f 0b00 	movge.w	fp, #0
 800af74:	f1ba 0f00 	cmp.w	sl, #0
 800af78:	f280 8087 	bge.w	800b08a <mktime+0x25a>
 800af7c:	f1bb 0f01 	cmp.w	fp, #1
 800af80:	f040 80ff 	bne.w	800b182 <mktime+0x352>
 800af84:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800af88:	191c      	adds	r4, r3, r4
 800af8a:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800af8e:	f04f 0b01 	mov.w	fp, #1
 800af92:	f000 f9ad 	bl	800b2f0 <__tz_unlock>
 800af96:	3604      	adds	r6, #4
 800af98:	2307      	movs	r3, #7
 800af9a:	fb96 f3f3 	sdiv	r3, r6, r3
 800af9e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800afa2:	1af6      	subs	r6, r6, r3
 800afa4:	f100 80db 	bmi.w	800b15e <mktime+0x32e>
 800afa8:	f8c7 b020 	str.w	fp, [r7, #32]
 800afac:	61be      	str	r6, [r7, #24]
 800afae:	4620      	mov	r0, r4
 800afb0:	4641      	mov	r1, r8
 800afb2:	b005      	add	sp, #20
 800afb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb8:	f240 126d 	movw	r2, #365	@ 0x16d
 800afbc:	e78d      	b.n	800aeda <mktime+0xaa>
 800afbe:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800afc2:	e78a      	b.n	800aeda <mktime+0xaa>
 800afc4:	d08d      	beq.n	800aee2 <mktime+0xb2>
 800afc6:	2345      	movs	r3, #69	@ 0x45
 800afc8:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800afcc:	2164      	movs	r1, #100	@ 0x64
 800afce:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800afd2:	e012      	b.n	800affa <mktime+0x1ca>
 800afd4:	bb62      	cbnz	r2, 800b030 <mktime+0x200>
 800afd6:	fb93 f2f1 	sdiv	r2, r3, r1
 800afda:	fb01 3212 	mls	r2, r1, r2, r3
 800afde:	bb52      	cbnz	r2, 800b036 <mktime+0x206>
 800afe0:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800afe4:	fb92 fef0 	sdiv	lr, r2, r0
 800afe8:	fb00 221e 	mls	r2, r0, lr, r2
 800afec:	2a00      	cmp	r2, #0
 800afee:	bf14      	ite	ne
 800aff0:	4662      	movne	r2, ip
 800aff2:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800aff6:	1ab6      	subs	r6, r6, r2
 800aff8:	3b01      	subs	r3, #1
 800affa:	429d      	cmp	r5, r3
 800affc:	f003 0203 	and.w	r2, r3, #3
 800b000:	dbe8      	blt.n	800afd4 <mktime+0x1a4>
 800b002:	b9da      	cbnz	r2, 800b03c <mktime+0x20c>
 800b004:	2264      	movs	r2, #100	@ 0x64
 800b006:	fb95 f3f2 	sdiv	r3, r5, r2
 800b00a:	fb02 5313 	mls	r3, r2, r3, r5
 800b00e:	b9c3      	cbnz	r3, 800b042 <mktime+0x212>
 800b010:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800b014:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b018:	fb93 f1f2 	sdiv	r1, r3, r2
 800b01c:	fb02 3311 	mls	r3, r2, r1, r3
 800b020:	2b00      	cmp	r3, #0
 800b022:	f240 136d 	movw	r3, #365	@ 0x16d
 800b026:	bf08      	it	eq
 800b028:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800b02c:	1af6      	subs	r6, r6, r3
 800b02e:	e758      	b.n	800aee2 <mktime+0xb2>
 800b030:	f240 126d 	movw	r2, #365	@ 0x16d
 800b034:	e7df      	b.n	800aff6 <mktime+0x1c6>
 800b036:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800b03a:	e7dc      	b.n	800aff6 <mktime+0x1c6>
 800b03c:	f240 136d 	movw	r3, #365	@ 0x16d
 800b040:	e7f4      	b.n	800b02c <mktime+0x1fc>
 800b042:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800b046:	e7f1      	b.n	800b02c <mktime+0x1fc>
 800b048:	f000 f8a2 	bl	800b190 <__tzcalc_limits>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	f47f af65 	bne.w	800af1c <mktime+0xec>
 800b052:	f8dd b004 	ldr.w	fp, [sp, #4]
 800b056:	e791      	b.n	800af7c <mktime+0x14c>
 800b058:	9a02      	ldr	r2, [sp, #8]
 800b05a:	1a12      	subs	r2, r2, r0
 800b05c:	9202      	str	r2, [sp, #8]
 800b05e:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800b062:	eb6c 0c02 	sbc.w	ip, ip, r2
 800b066:	9a02      	ldr	r2, [sp, #8]
 800b068:	4294      	cmp	r4, r2
 800b06a:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800b06e:	dbf0      	blt.n	800b052 <mktime+0x222>
 800b070:	e76d      	b.n	800af4e <mktime+0x11e>
 800b072:	9a03      	ldr	r2, [sp, #12]
 800b074:	4294      	cmp	r4, r2
 800b076:	eb78 020b 	sbcs.w	r2, r8, fp
 800b07a:	f6ff af73 	blt.w	800af64 <mktime+0x134>
 800b07e:	f1ba 0f00 	cmp.w	sl, #0
 800b082:	f6ff af7f 	blt.w	800af84 <mktime+0x154>
 800b086:	f04f 0b01 	mov.w	fp, #1
 800b08a:	9a01      	ldr	r2, [sp, #4]
 800b08c:	ea82 020b 	eor.w	r2, r2, fp
 800b090:	2a01      	cmp	r2, #1
 800b092:	f47f af73 	bne.w	800af7c <mktime+0x14c>
 800b096:	f1bb 0f00 	cmp.w	fp, #0
 800b09a:	d035      	beq.n	800b108 <mktime+0x2d8>
 800b09c:	1a1b      	subs	r3, r3, r0
 800b09e:	683a      	ldr	r2, [r7, #0]
 800b0a0:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800b0a4:	441a      	add	r2, r3
 800b0a6:	191c      	adds	r4, r3, r4
 800b0a8:	603a      	str	r2, [r7, #0]
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800b0b0:	f7ff fdea 	bl	800ac88 <validate_structure>
 800b0b4:	68fa      	ldr	r2, [r7, #12]
 800b0b6:	ebb2 020a 	subs.w	r2, r2, sl
 800b0ba:	f43f af5f 	beq.w	800af7c <mktime+0x14c>
 800b0be:	2a01      	cmp	r2, #1
 800b0c0:	dc24      	bgt.n	800b10c <mktime+0x2dc>
 800b0c2:	1c93      	adds	r3, r2, #2
 800b0c4:	bfd8      	it	le
 800b0c6:	2201      	movle	r2, #1
 800b0c8:	69fb      	ldr	r3, [r7, #28]
 800b0ca:	18d3      	adds	r3, r2, r3
 800b0cc:	d527      	bpl.n	800b11e <mktime+0x2ee>
 800b0ce:	1e6b      	subs	r3, r5, #1
 800b0d0:	0798      	lsls	r0, r3, #30
 800b0d2:	d11e      	bne.n	800b112 <mktime+0x2e2>
 800b0d4:	2164      	movs	r1, #100	@ 0x64
 800b0d6:	fb93 f0f1 	sdiv	r0, r3, r1
 800b0da:	fb01 3310 	mls	r3, r1, r0, r3
 800b0de:	b9db      	cbnz	r3, 800b118 <mktime+0x2e8>
 800b0e0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800b0e4:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800b0e8:	fb95 f1f3 	sdiv	r1, r5, r3
 800b0ec:	fb03 5511 	mls	r5, r3, r1, r5
 800b0f0:	2d00      	cmp	r5, #0
 800b0f2:	f240 136d 	movw	r3, #365	@ 0x16d
 800b0f6:	bf18      	it	ne
 800b0f8:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800b0fc:	61fb      	str	r3, [r7, #28]
 800b0fe:	4416      	add	r6, r2
 800b100:	e73c      	b.n	800af7c <mktime+0x14c>
 800b102:	f04f 0b00 	mov.w	fp, #0
 800b106:	e7c0      	b.n	800b08a <mktime+0x25a>
 800b108:	1ac3      	subs	r3, r0, r3
 800b10a:	e7c8      	b.n	800b09e <mktime+0x26e>
 800b10c:	f04f 32ff 	mov.w	r2, #4294967295
 800b110:	e7da      	b.n	800b0c8 <mktime+0x298>
 800b112:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800b116:	e7f1      	b.n	800b0fc <mktime+0x2cc>
 800b118:	f240 136d 	movw	r3, #365	@ 0x16d
 800b11c:	e7ee      	b.n	800b0fc <mktime+0x2cc>
 800b11e:	07a9      	lsls	r1, r5, #30
 800b120:	d117      	bne.n	800b152 <mktime+0x322>
 800b122:	2064      	movs	r0, #100	@ 0x64
 800b124:	fb95 f1f0 	sdiv	r1, r5, r0
 800b128:	fb00 5111 	mls	r1, r0, r1, r5
 800b12c:	b9a1      	cbnz	r1, 800b158 <mktime+0x328>
 800b12e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800b132:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800b136:	fb95 f0f1 	sdiv	r0, r5, r1
 800b13a:	fb01 5510 	mls	r5, r1, r0, r5
 800b13e:	2d00      	cmp	r5, #0
 800b140:	f240 116d 	movw	r1, #365	@ 0x16d
 800b144:	bf08      	it	eq
 800b146:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800b14a:	428b      	cmp	r3, r1
 800b14c:	bfa8      	it	ge
 800b14e:	1a5b      	subge	r3, r3, r1
 800b150:	e7d4      	b.n	800b0fc <mktime+0x2cc>
 800b152:	f240 116d 	movw	r1, #365	@ 0x16d
 800b156:	e7f8      	b.n	800b14a <mktime+0x31a>
 800b158:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800b15c:	e7f5      	b.n	800b14a <mktime+0x31a>
 800b15e:	3607      	adds	r6, #7
 800b160:	e722      	b.n	800afa8 <mktime+0x178>
 800b162:	bf00      	nop
 800b164:	080100b0 	.word	0x080100b0
 800b168:	00015180 	.word	0x00015180
 800b16c:	2000931c 	.word	0x2000931c
 800b170:	f04f 34ff 	mov.w	r4, #4294967295
 800b174:	46a0      	mov	r8, r4
 800b176:	e71a      	b.n	800afae <mktime+0x17e>
 800b178:	f1ba 0f00 	cmp.w	sl, #0
 800b17c:	dac1      	bge.n	800b102 <mktime+0x2d2>
 800b17e:	f04f 0b00 	mov.w	fp, #0
 800b182:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800b186:	191c      	adds	r4, r3, r4
 800b188:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800b18c:	e701      	b.n	800af92 <mktime+0x162>
 800b18e:	bf00      	nop

0800b190 <__tzcalc_limits>:
 800b190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b194:	4604      	mov	r4, r0
 800b196:	f003 f895 	bl	800e2c4 <__gettzinfo>
 800b19a:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800b19e:	429c      	cmp	r4, r3
 800b1a0:	f340 8099 	ble.w	800b2d6 <__tzcalc_limits+0x146>
 800b1a4:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800b1a8:	19e5      	adds	r5, r4, r7
 800b1aa:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800b1ae:	f240 126d 	movw	r2, #365	@ 0x16d
 800b1b2:	10ad      	asrs	r5, r5, #2
 800b1b4:	fb02 5503 	mla	r5, r2, r3, r5
 800b1b8:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800b1bc:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800b1c0:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800b1c4:	4f45      	ldr	r7, [pc, #276]	@ (800b2dc <__tzcalc_limits+0x14c>)
 800b1c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b1ca:	441d      	add	r5, r3
 800b1cc:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800b1d0:	eb04 030c 	add.w	r3, r4, ip
 800b1d4:	6044      	str	r4, [r0, #4]
 800b1d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1da:	4601      	mov	r1, r0
 800b1dc:	441d      	add	r5, r3
 800b1de:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800b1e2:	7a0b      	ldrb	r3, [r1, #8]
 800b1e4:	694a      	ldr	r2, [r1, #20]
 800b1e6:	2b4a      	cmp	r3, #74	@ 0x4a
 800b1e8:	d133      	bne.n	800b252 <__tzcalc_limits+0xc2>
 800b1ea:	07a6      	lsls	r6, r4, #30
 800b1ec:	eb05 0302 	add.w	r3, r5, r2
 800b1f0:	d106      	bne.n	800b200 <__tzcalc_limits+0x70>
 800b1f2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800b1f6:	fb94 f6fe 	sdiv	r6, r4, lr
 800b1fa:	fb0e 4616 	mls	r6, lr, r6, r4
 800b1fe:	b936      	cbnz	r6, 800b20e <__tzcalc_limits+0x7e>
 800b200:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800b204:	fb94 f6fe 	sdiv	r6, r4, lr
 800b208:	fb0e 4616 	mls	r6, lr, r6, r4
 800b20c:	b9fe      	cbnz	r6, 800b24e <__tzcalc_limits+0xbe>
 800b20e:	2a3b      	cmp	r2, #59	@ 0x3b
 800b210:	bfd4      	ite	le
 800b212:	2200      	movle	r2, #0
 800b214:	2201      	movgt	r2, #1
 800b216:	4413      	add	r3, r2
 800b218:	3b01      	subs	r3, #1
 800b21a:	698a      	ldr	r2, [r1, #24]
 800b21c:	17d6      	asrs	r6, r2, #31
 800b21e:	fbc3 2607 	smlal	r2, r6, r3, r7
 800b222:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800b224:	18d2      	adds	r2, r2, r3
 800b226:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800b22a:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800b22e:	3128      	adds	r1, #40	@ 0x28
 800b230:	458c      	cmp	ip, r1
 800b232:	d1d6      	bne.n	800b1e2 <__tzcalc_limits+0x52>
 800b234:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800b238:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800b23c:	428c      	cmp	r4, r1
 800b23e:	4193      	sbcs	r3, r2
 800b240:	bfb4      	ite	lt
 800b242:	2301      	movlt	r3, #1
 800b244:	2300      	movge	r3, #0
 800b246:	6003      	str	r3, [r0, #0]
 800b248:	2001      	movs	r0, #1
 800b24a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b24e:	2200      	movs	r2, #0
 800b250:	e7e1      	b.n	800b216 <__tzcalc_limits+0x86>
 800b252:	2b44      	cmp	r3, #68	@ 0x44
 800b254:	d101      	bne.n	800b25a <__tzcalc_limits+0xca>
 800b256:	18ab      	adds	r3, r5, r2
 800b258:	e7df      	b.n	800b21a <__tzcalc_limits+0x8a>
 800b25a:	07a3      	lsls	r3, r4, #30
 800b25c:	d105      	bne.n	800b26a <__tzcalc_limits+0xda>
 800b25e:	2664      	movs	r6, #100	@ 0x64
 800b260:	fb94 f3f6 	sdiv	r3, r4, r6
 800b264:	fb06 4313 	mls	r3, r6, r3, r4
 800b268:	bb7b      	cbnz	r3, 800b2ca <__tzcalc_limits+0x13a>
 800b26a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800b26e:	fb94 f6f3 	sdiv	r6, r4, r3
 800b272:	fb03 4616 	mls	r6, r3, r6, r4
 800b276:	fab6 f686 	clz	r6, r6
 800b27a:	0976      	lsrs	r6, r6, #5
 800b27c:	f8df e060 	ldr.w	lr, [pc, #96]	@ 800b2e0 <__tzcalc_limits+0x150>
 800b280:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800b284:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800b288:	462b      	mov	r3, r5
 800b28a:	f04f 0800 	mov.w	r8, #0
 800b28e:	fb0a e606 	mla	r6, sl, r6, lr
 800b292:	f108 0801 	add.w	r8, r8, #1
 800b296:	45c1      	cmp	r9, r8
 800b298:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800b29c:	dc17      	bgt.n	800b2ce <__tzcalc_limits+0x13e>
 800b29e:	f103 0804 	add.w	r8, r3, #4
 800b2a2:	2607      	movs	r6, #7
 800b2a4:	fb98 f6f6 	sdiv	r6, r8, r6
 800b2a8:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800b2ac:	eba8 0606 	sub.w	r6, r8, r6
 800b2b0:	1b92      	subs	r2, r2, r6
 800b2b2:	690e      	ldr	r6, [r1, #16]
 800b2b4:	f106 36ff 	add.w	r6, r6, #4294967295
 800b2b8:	bf48      	it	mi
 800b2ba:	3207      	addmi	r2, #7
 800b2bc:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800b2c0:	4432      	add	r2, r6
 800b2c2:	4572      	cmp	r2, lr
 800b2c4:	da05      	bge.n	800b2d2 <__tzcalc_limits+0x142>
 800b2c6:	4413      	add	r3, r2
 800b2c8:	e7a7      	b.n	800b21a <__tzcalc_limits+0x8a>
 800b2ca:	2601      	movs	r6, #1
 800b2cc:	e7d6      	b.n	800b27c <__tzcalc_limits+0xec>
 800b2ce:	4473      	add	r3, lr
 800b2d0:	e7df      	b.n	800b292 <__tzcalc_limits+0x102>
 800b2d2:	3a07      	subs	r2, #7
 800b2d4:	e7f5      	b.n	800b2c2 <__tzcalc_limits+0x132>
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	e7b7      	b.n	800b24a <__tzcalc_limits+0xba>
 800b2da:	bf00      	nop
 800b2dc:	00015180 	.word	0x00015180
 800b2e0:	080103d0 	.word	0x080103d0

0800b2e4 <__tz_lock>:
 800b2e4:	4801      	ldr	r0, [pc, #4]	@ (800b2ec <__tz_lock+0x8>)
 800b2e6:	f7f9 b97a 	b.w	80045de <__retarget_lock_acquire>
 800b2ea:	bf00      	nop
 800b2ec:	200028b8 	.word	0x200028b8

0800b2f0 <__tz_unlock>:
 800b2f0:	4801      	ldr	r0, [pc, #4]	@ (800b2f8 <__tz_unlock+0x8>)
 800b2f2:	f7f9 b97e 	b.w	80045f2 <__retarget_lock_release>
 800b2f6:	bf00      	nop
 800b2f8:	200028b8 	.word	0x200028b8

0800b2fc <_tzset_unlocked>:
 800b2fc:	4b01      	ldr	r3, [pc, #4]	@ (800b304 <_tzset_unlocked+0x8>)
 800b2fe:	6818      	ldr	r0, [r3, #0]
 800b300:	f000 b802 	b.w	800b308 <_tzset_unlocked_r>
 800b304:	2000019c 	.word	0x2000019c

0800b308 <_tzset_unlocked_r>:
 800b308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b30c:	b08d      	sub	sp, #52	@ 0x34
 800b30e:	4607      	mov	r7, r0
 800b310:	f002 ffd8 	bl	800e2c4 <__gettzinfo>
 800b314:	49bc      	ldr	r1, [pc, #752]	@ (800b608 <_tzset_unlocked_r+0x300>)
 800b316:	4dbd      	ldr	r5, [pc, #756]	@ (800b60c <_tzset_unlocked_r+0x304>)
 800b318:	4604      	mov	r4, r0
 800b31a:	4638      	mov	r0, r7
 800b31c:	f001 fcd4 	bl	800ccc8 <_getenv_r>
 800b320:	4606      	mov	r6, r0
 800b322:	bb10      	cbnz	r0, 800b36a <_tzset_unlocked_r+0x62>
 800b324:	4bba      	ldr	r3, [pc, #744]	@ (800b610 <_tzset_unlocked_r+0x308>)
 800b326:	4abb      	ldr	r2, [pc, #748]	@ (800b614 <_tzset_unlocked_r+0x30c>)
 800b328:	6018      	str	r0, [r3, #0]
 800b32a:	4bbb      	ldr	r3, [pc, #748]	@ (800b618 <_tzset_unlocked_r+0x310>)
 800b32c:	62a0      	str	r0, [r4, #40]	@ 0x28
 800b32e:	6018      	str	r0, [r3, #0]
 800b330:	4bba      	ldr	r3, [pc, #744]	@ (800b61c <_tzset_unlocked_r+0x314>)
 800b332:	6520      	str	r0, [r4, #80]	@ 0x50
 800b334:	e9c3 2200 	strd	r2, r2, [r3]
 800b338:	214a      	movs	r1, #74	@ 0x4a
 800b33a:	2200      	movs	r2, #0
 800b33c:	2300      	movs	r3, #0
 800b33e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800b342:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800b346:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800b34a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800b34e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800b352:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800b356:	6828      	ldr	r0, [r5, #0]
 800b358:	7221      	strb	r1, [r4, #8]
 800b35a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800b35e:	f7fd fcbd 	bl	8008cdc <free>
 800b362:	602e      	str	r6, [r5, #0]
 800b364:	b00d      	add	sp, #52	@ 0x34
 800b366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b36a:	6829      	ldr	r1, [r5, #0]
 800b36c:	2900      	cmp	r1, #0
 800b36e:	f040 808e 	bne.w	800b48e <_tzset_unlocked_r+0x186>
 800b372:	6828      	ldr	r0, [r5, #0]
 800b374:	f7fd fcb2 	bl	8008cdc <free>
 800b378:	4630      	mov	r0, r6
 800b37a:	f7f4 ff89 	bl	8000290 <strlen>
 800b37e:	1c41      	adds	r1, r0, #1
 800b380:	4638      	mov	r0, r7
 800b382:	f7fd fcd5 	bl	8008d30 <_malloc_r>
 800b386:	6028      	str	r0, [r5, #0]
 800b388:	2800      	cmp	r0, #0
 800b38a:	f040 8086 	bne.w	800b49a <_tzset_unlocked_r+0x192>
 800b38e:	4aa2      	ldr	r2, [pc, #648]	@ (800b618 <_tzset_unlocked_r+0x310>)
 800b390:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800b61c <_tzset_unlocked_r+0x314>
 800b394:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800b610 <_tzset_unlocked_r+0x308>
 800b398:	2300      	movs	r3, #0
 800b39a:	6013      	str	r3, [r2, #0]
 800b39c:	4aa0      	ldr	r2, [pc, #640]	@ (800b620 <_tzset_unlocked_r+0x318>)
 800b39e:	f8ca 3000 	str.w	r3, [sl]
 800b3a2:	2000      	movs	r0, #0
 800b3a4:	2100      	movs	r1, #0
 800b3a6:	e9c8 2200 	strd	r2, r2, [r8]
 800b3aa:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800b3ae:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800b3b2:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800b3b6:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800b3ba:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800b3be:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800b3c2:	224a      	movs	r2, #74	@ 0x4a
 800b3c4:	7222      	strb	r2, [r4, #8]
 800b3c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b3c8:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800b3cc:	6523      	str	r3, [r4, #80]	@ 0x50
 800b3ce:	7833      	ldrb	r3, [r6, #0]
 800b3d0:	2b3a      	cmp	r3, #58	@ 0x3a
 800b3d2:	bf08      	it	eq
 800b3d4:	3601      	addeq	r6, #1
 800b3d6:	7833      	ldrb	r3, [r6, #0]
 800b3d8:	2b3c      	cmp	r3, #60	@ 0x3c
 800b3da:	d162      	bne.n	800b4a2 <_tzset_unlocked_r+0x19a>
 800b3dc:	1c75      	adds	r5, r6, #1
 800b3de:	4a91      	ldr	r2, [pc, #580]	@ (800b624 <_tzset_unlocked_r+0x31c>)
 800b3e0:	4991      	ldr	r1, [pc, #580]	@ (800b628 <_tzset_unlocked_r+0x320>)
 800b3e2:	ab0a      	add	r3, sp, #40	@ 0x28
 800b3e4:	4628      	mov	r0, r5
 800b3e6:	f7ff fb41 	bl	800aa6c <siscanf>
 800b3ea:	2800      	cmp	r0, #0
 800b3ec:	ddba      	ble.n	800b364 <_tzset_unlocked_r+0x5c>
 800b3ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3f0:	1eda      	subs	r2, r3, #3
 800b3f2:	2a07      	cmp	r2, #7
 800b3f4:	d8b6      	bhi.n	800b364 <_tzset_unlocked_r+0x5c>
 800b3f6:	5ceb      	ldrb	r3, [r5, r3]
 800b3f8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b3fa:	d1b3      	bne.n	800b364 <_tzset_unlocked_r+0x5c>
 800b3fc:	3602      	adds	r6, #2
 800b3fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b400:	18f5      	adds	r5, r6, r3
 800b402:	5cf3      	ldrb	r3, [r6, r3]
 800b404:	2b2d      	cmp	r3, #45	@ 0x2d
 800b406:	d15a      	bne.n	800b4be <_tzset_unlocked_r+0x1b6>
 800b408:	3501      	adds	r5, #1
 800b40a:	f04f 39ff 	mov.w	r9, #4294967295
 800b40e:	2300      	movs	r3, #0
 800b410:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b414:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b418:	af08      	add	r7, sp, #32
 800b41a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b41c:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800b420:	9303      	str	r3, [sp, #12]
 800b422:	f10d 031e 	add.w	r3, sp, #30
 800b426:	9300      	str	r3, [sp, #0]
 800b428:	4980      	ldr	r1, [pc, #512]	@ (800b62c <_tzset_unlocked_r+0x324>)
 800b42a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b42c:	aa07      	add	r2, sp, #28
 800b42e:	4628      	mov	r0, r5
 800b430:	f7ff fb1c 	bl	800aa6c <siscanf>
 800b434:	2800      	cmp	r0, #0
 800b436:	dd95      	ble.n	800b364 <_tzset_unlocked_r+0x5c>
 800b438:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800b43c:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800b440:	223c      	movs	r2, #60	@ 0x3c
 800b442:	fb02 6603 	mla	r6, r2, r3, r6
 800b446:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800b44a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800b44e:	fb02 6603 	mla	r6, r2, r3, r6
 800b452:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b454:	fb09 f606 	mul.w	r6, r9, r6
 800b458:	eb05 0903 	add.w	r9, r5, r3
 800b45c:	5ceb      	ldrb	r3, [r5, r3]
 800b45e:	2b3c      	cmp	r3, #60	@ 0x3c
 800b460:	f040 80ee 	bne.w	800b640 <_tzset_unlocked_r+0x338>
 800b464:	f109 0501 	add.w	r5, r9, #1
 800b468:	4a71      	ldr	r2, [pc, #452]	@ (800b630 <_tzset_unlocked_r+0x328>)
 800b46a:	496f      	ldr	r1, [pc, #444]	@ (800b628 <_tzset_unlocked_r+0x320>)
 800b46c:	ab0a      	add	r3, sp, #40	@ 0x28
 800b46e:	4628      	mov	r0, r5
 800b470:	f7ff fafc 	bl	800aa6c <siscanf>
 800b474:	2800      	cmp	r0, #0
 800b476:	dc28      	bgt.n	800b4ca <_tzset_unlocked_r+0x1c2>
 800b478:	f899 3001 	ldrb.w	r3, [r9, #1]
 800b47c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b47e:	d124      	bne.n	800b4ca <_tzset_unlocked_r+0x1c2>
 800b480:	4b68      	ldr	r3, [pc, #416]	@ (800b624 <_tzset_unlocked_r+0x31c>)
 800b482:	62a6      	str	r6, [r4, #40]	@ 0x28
 800b484:	e9c8 3300 	strd	r3, r3, [r8]
 800b488:	f8ca 6000 	str.w	r6, [sl]
 800b48c:	e76a      	b.n	800b364 <_tzset_unlocked_r+0x5c>
 800b48e:	f7f4 fe9f 	bl	80001d0 <strcmp>
 800b492:	2800      	cmp	r0, #0
 800b494:	f47f af6d 	bne.w	800b372 <_tzset_unlocked_r+0x6a>
 800b498:	e764      	b.n	800b364 <_tzset_unlocked_r+0x5c>
 800b49a:	4631      	mov	r1, r6
 800b49c:	f000 f9da 	bl	800b854 <strcpy>
 800b4a0:	e775      	b.n	800b38e <_tzset_unlocked_r+0x86>
 800b4a2:	4a60      	ldr	r2, [pc, #384]	@ (800b624 <_tzset_unlocked_r+0x31c>)
 800b4a4:	4963      	ldr	r1, [pc, #396]	@ (800b634 <_tzset_unlocked_r+0x32c>)
 800b4a6:	ab0a      	add	r3, sp, #40	@ 0x28
 800b4a8:	4630      	mov	r0, r6
 800b4aa:	f7ff fadf 	bl	800aa6c <siscanf>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	f77f af58 	ble.w	800b364 <_tzset_unlocked_r+0x5c>
 800b4b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4b6:	3b03      	subs	r3, #3
 800b4b8:	2b07      	cmp	r3, #7
 800b4ba:	d9a0      	bls.n	800b3fe <_tzset_unlocked_r+0xf6>
 800b4bc:	e752      	b.n	800b364 <_tzset_unlocked_r+0x5c>
 800b4be:	2b2b      	cmp	r3, #43	@ 0x2b
 800b4c0:	bf08      	it	eq
 800b4c2:	3501      	addeq	r5, #1
 800b4c4:	f04f 0901 	mov.w	r9, #1
 800b4c8:	e7a1      	b.n	800b40e <_tzset_unlocked_r+0x106>
 800b4ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4cc:	1eda      	subs	r2, r3, #3
 800b4ce:	2a07      	cmp	r2, #7
 800b4d0:	f63f af48 	bhi.w	800b364 <_tzset_unlocked_r+0x5c>
 800b4d4:	5ceb      	ldrb	r3, [r5, r3]
 800b4d6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b4d8:	f47f af44 	bne.w	800b364 <_tzset_unlocked_r+0x5c>
 800b4dc:	f109 0902 	add.w	r9, r9, #2
 800b4e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4e2:	eb09 0503 	add.w	r5, r9, r3
 800b4e6:	f819 3003 	ldrb.w	r3, [r9, r3]
 800b4ea:	2b2d      	cmp	r3, #45	@ 0x2d
 800b4ec:	f040 80b7 	bne.w	800b65e <_tzset_unlocked_r+0x356>
 800b4f0:	3501      	adds	r5, #1
 800b4f2:	f04f 39ff 	mov.w	r9, #4294967295
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b4fc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b500:	f8ad 3020 	strh.w	r3, [sp, #32]
 800b504:	930a      	str	r3, [sp, #40]	@ 0x28
 800b506:	ab0a      	add	r3, sp, #40	@ 0x28
 800b508:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800b50c:	9301      	str	r3, [sp, #4]
 800b50e:	f10d 031e 	add.w	r3, sp, #30
 800b512:	9300      	str	r3, [sp, #0]
 800b514:	4945      	ldr	r1, [pc, #276]	@ (800b62c <_tzset_unlocked_r+0x324>)
 800b516:	ab0a      	add	r3, sp, #40	@ 0x28
 800b518:	aa07      	add	r2, sp, #28
 800b51a:	4628      	mov	r0, r5
 800b51c:	f7ff faa6 	bl	800aa6c <siscanf>
 800b520:	2800      	cmp	r0, #0
 800b522:	f300 80a2 	bgt.w	800b66a <_tzset_unlocked_r+0x362>
 800b526:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800b52a:	9304      	str	r3, [sp, #16]
 800b52c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b52e:	4627      	mov	r7, r4
 800b530:	441d      	add	r5, r3
 800b532:	f04f 0b00 	mov.w	fp, #0
 800b536:	782b      	ldrb	r3, [r5, #0]
 800b538:	2b2c      	cmp	r3, #44	@ 0x2c
 800b53a:	bf08      	it	eq
 800b53c:	3501      	addeq	r5, #1
 800b53e:	f895 9000 	ldrb.w	r9, [r5]
 800b542:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800b546:	f040 80a3 	bne.w	800b690 <_tzset_unlocked_r+0x388>
 800b54a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b54c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800b550:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b554:	aa09      	add	r2, sp, #36	@ 0x24
 800b556:	9200      	str	r2, [sp, #0]
 800b558:	4937      	ldr	r1, [pc, #220]	@ (800b638 <_tzset_unlocked_r+0x330>)
 800b55a:	9303      	str	r3, [sp, #12]
 800b55c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800b560:	4628      	mov	r0, r5
 800b562:	f7ff fa83 	bl	800aa6c <siscanf>
 800b566:	2803      	cmp	r0, #3
 800b568:	f47f aefc 	bne.w	800b364 <_tzset_unlocked_r+0x5c>
 800b56c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800b570:	1e4b      	subs	r3, r1, #1
 800b572:	2b0b      	cmp	r3, #11
 800b574:	f63f aef6 	bhi.w	800b364 <_tzset_unlocked_r+0x5c>
 800b578:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800b57c:	1e53      	subs	r3, r2, #1
 800b57e:	2b04      	cmp	r3, #4
 800b580:	f63f aef0 	bhi.w	800b364 <_tzset_unlocked_r+0x5c>
 800b584:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800b588:	2b06      	cmp	r3, #6
 800b58a:	f63f aeeb 	bhi.w	800b364 <_tzset_unlocked_r+0x5c>
 800b58e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800b592:	f887 9008 	strb.w	r9, [r7, #8]
 800b596:	617b      	str	r3, [r7, #20]
 800b598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b59a:	eb05 0903 	add.w	r9, r5, r3
 800b59e:	2500      	movs	r5, #0
 800b5a0:	f04f 0302 	mov.w	r3, #2
 800b5a4:	f8ad 301c 	strh.w	r3, [sp, #28]
 800b5a8:	f8ad 501e 	strh.w	r5, [sp, #30]
 800b5ac:	f8ad 5020 	strh.w	r5, [sp, #32]
 800b5b0:	950a      	str	r5, [sp, #40]	@ 0x28
 800b5b2:	f899 3000 	ldrb.w	r3, [r9]
 800b5b6:	2b2f      	cmp	r3, #47	@ 0x2f
 800b5b8:	f040 8096 	bne.w	800b6e8 <_tzset_unlocked_r+0x3e0>
 800b5bc:	ab0a      	add	r3, sp, #40	@ 0x28
 800b5be:	aa08      	add	r2, sp, #32
 800b5c0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b5c4:	f10d 021e 	add.w	r2, sp, #30
 800b5c8:	9200      	str	r2, [sp, #0]
 800b5ca:	491c      	ldr	r1, [pc, #112]	@ (800b63c <_tzset_unlocked_r+0x334>)
 800b5cc:	9303      	str	r3, [sp, #12]
 800b5ce:	aa07      	add	r2, sp, #28
 800b5d0:	4648      	mov	r0, r9
 800b5d2:	f7ff fa4b 	bl	800aa6c <siscanf>
 800b5d6:	42a8      	cmp	r0, r5
 800b5d8:	f300 8086 	bgt.w	800b6e8 <_tzset_unlocked_r+0x3e0>
 800b5dc:	214a      	movs	r1, #74	@ 0x4a
 800b5de:	2200      	movs	r2, #0
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800b5e6:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b5ea:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800b5ee:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800b5f2:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800b5f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800b5fa:	7221      	strb	r1, [r4, #8]
 800b5fc:	62a5      	str	r5, [r4, #40]	@ 0x28
 800b5fe:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800b602:	6525      	str	r5, [r4, #80]	@ 0x50
 800b604:	e6ae      	b.n	800b364 <_tzset_unlocked_r+0x5c>
 800b606:	bf00      	nop
 800b608:	08010110 	.word	0x08010110
 800b60c:	200092fc 	.word	0x200092fc
 800b610:	20009318 	.word	0x20009318
 800b614:	08010113 	.word	0x08010113
 800b618:	2000931c 	.word	0x2000931c
 800b61c:	20000028 	.word	0x20000028
 800b620:	0800f821 	.word	0x0800f821
 800b624:	2000930c 	.word	0x2000930c
 800b628:	08010117 	.word	0x08010117
 800b62c:	0801014c 	.word	0x0801014c
 800b630:	20009300 	.word	0x20009300
 800b634:	0801012a 	.word	0x0801012a
 800b638:	08010138 	.word	0x08010138
 800b63c:	0801014b 	.word	0x0801014b
 800b640:	4a3e      	ldr	r2, [pc, #248]	@ (800b73c <_tzset_unlocked_r+0x434>)
 800b642:	493f      	ldr	r1, [pc, #252]	@ (800b740 <_tzset_unlocked_r+0x438>)
 800b644:	ab0a      	add	r3, sp, #40	@ 0x28
 800b646:	4648      	mov	r0, r9
 800b648:	f7ff fa10 	bl	800aa6c <siscanf>
 800b64c:	2800      	cmp	r0, #0
 800b64e:	f77f af17 	ble.w	800b480 <_tzset_unlocked_r+0x178>
 800b652:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b654:	3b03      	subs	r3, #3
 800b656:	2b07      	cmp	r3, #7
 800b658:	f67f af42 	bls.w	800b4e0 <_tzset_unlocked_r+0x1d8>
 800b65c:	e682      	b.n	800b364 <_tzset_unlocked_r+0x5c>
 800b65e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b660:	bf08      	it	eq
 800b662:	3501      	addeq	r5, #1
 800b664:	f04f 0901 	mov.w	r9, #1
 800b668:	e745      	b.n	800b4f6 <_tzset_unlocked_r+0x1ee>
 800b66a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b66e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b672:	213c      	movs	r1, #60	@ 0x3c
 800b674:	fb01 3302 	mla	r3, r1, r2, r3
 800b678:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b67c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800b680:	fb01 3302 	mla	r3, r1, r2, r3
 800b684:	fb09 f303 	mul.w	r3, r9, r3
 800b688:	e74f      	b.n	800b52a <_tzset_unlocked_r+0x222>
 800b68a:	f04f 0b01 	mov.w	fp, #1
 800b68e:	e752      	b.n	800b536 <_tzset_unlocked_r+0x22e>
 800b690:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800b694:	bf06      	itte	eq
 800b696:	3501      	addeq	r5, #1
 800b698:	464b      	moveq	r3, r9
 800b69a:	2344      	movne	r3, #68	@ 0x44
 800b69c:	220a      	movs	r2, #10
 800b69e:	a90b      	add	r1, sp, #44	@ 0x2c
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	9305      	str	r3, [sp, #20]
 800b6a4:	f002 f84c 	bl	800d740 <strtoul>
 800b6a8:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800b6ac:	9b05      	ldr	r3, [sp, #20]
 800b6ae:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800b6b2:	45a9      	cmp	r9, r5
 800b6b4:	d114      	bne.n	800b6e0 <_tzset_unlocked_r+0x3d8>
 800b6b6:	234d      	movs	r3, #77	@ 0x4d
 800b6b8:	f1bb 0f00 	cmp.w	fp, #0
 800b6bc:	d107      	bne.n	800b6ce <_tzset_unlocked_r+0x3c6>
 800b6be:	7223      	strb	r3, [r4, #8]
 800b6c0:	2103      	movs	r1, #3
 800b6c2:	2302      	movs	r3, #2
 800b6c4:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800b6c8:	f8c4 b014 	str.w	fp, [r4, #20]
 800b6cc:	e767      	b.n	800b59e <_tzset_unlocked_r+0x296>
 800b6ce:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800b6d2:	220b      	movs	r2, #11
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800b6da:	2300      	movs	r3, #0
 800b6dc:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800b6de:	e75e      	b.n	800b59e <_tzset_unlocked_r+0x296>
 800b6e0:	b280      	uxth	r0, r0
 800b6e2:	723b      	strb	r3, [r7, #8]
 800b6e4:	6178      	str	r0, [r7, #20]
 800b6e6:	e75a      	b.n	800b59e <_tzset_unlocked_r+0x296>
 800b6e8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800b6ec:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800b6f0:	213c      	movs	r1, #60	@ 0x3c
 800b6f2:	fb01 3302 	mla	r3, r1, r2, r3
 800b6f6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800b6fa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800b6fe:	fb01 3302 	mla	r3, r1, r2, r3
 800b702:	61bb      	str	r3, [r7, #24]
 800b704:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b706:	3728      	adds	r7, #40	@ 0x28
 800b708:	444d      	add	r5, r9
 800b70a:	f1bb 0f00 	cmp.w	fp, #0
 800b70e:	d0bc      	beq.n	800b68a <_tzset_unlocked_r+0x382>
 800b710:	9b04      	ldr	r3, [sp, #16]
 800b712:	6523      	str	r3, [r4, #80]	@ 0x50
 800b714:	4b0b      	ldr	r3, [pc, #44]	@ (800b744 <_tzset_unlocked_r+0x43c>)
 800b716:	f8c8 3000 	str.w	r3, [r8]
 800b71a:	6860      	ldr	r0, [r4, #4]
 800b71c:	4b07      	ldr	r3, [pc, #28]	@ (800b73c <_tzset_unlocked_r+0x434>)
 800b71e:	62a6      	str	r6, [r4, #40]	@ 0x28
 800b720:	f8c8 3004 	str.w	r3, [r8, #4]
 800b724:	f7ff fd34 	bl	800b190 <__tzcalc_limits>
 800b728:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800b72a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800b72c:	f8ca 2000 	str.w	r2, [sl]
 800b730:	1a9b      	subs	r3, r3, r2
 800b732:	4a05      	ldr	r2, [pc, #20]	@ (800b748 <_tzset_unlocked_r+0x440>)
 800b734:	bf18      	it	ne
 800b736:	2301      	movne	r3, #1
 800b738:	6013      	str	r3, [r2, #0]
 800b73a:	e613      	b.n	800b364 <_tzset_unlocked_r+0x5c>
 800b73c:	20009300 	.word	0x20009300
 800b740:	0801012a 	.word	0x0801012a
 800b744:	2000930c 	.word	0x2000930c
 800b748:	2000931c 	.word	0x2000931c

0800b74c <_localeconv_r>:
 800b74c:	4800      	ldr	r0, [pc, #0]	@ (800b750 <_localeconv_r+0x4>)
 800b74e:	4770      	bx	lr
 800b750:	20000120 	.word	0x20000120

0800b754 <_close_r>:
 800b754:	b538      	push	{r3, r4, r5, lr}
 800b756:	4d06      	ldr	r5, [pc, #24]	@ (800b770 <_close_r+0x1c>)
 800b758:	2300      	movs	r3, #0
 800b75a:	4604      	mov	r4, r0
 800b75c:	4608      	mov	r0, r1
 800b75e:	602b      	str	r3, [r5, #0]
 800b760:	f7f8 fe76 	bl	8004450 <_close>
 800b764:	1c43      	adds	r3, r0, #1
 800b766:	d102      	bne.n	800b76e <_close_r+0x1a>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	b103      	cbz	r3, 800b76e <_close_r+0x1a>
 800b76c:	6023      	str	r3, [r4, #0]
 800b76e:	bd38      	pop	{r3, r4, r5, pc}
 800b770:	20009320 	.word	0x20009320

0800b774 <_lseek_r>:
 800b774:	b538      	push	{r3, r4, r5, lr}
 800b776:	4d07      	ldr	r5, [pc, #28]	@ (800b794 <_lseek_r+0x20>)
 800b778:	4604      	mov	r4, r0
 800b77a:	4608      	mov	r0, r1
 800b77c:	4611      	mov	r1, r2
 800b77e:	2200      	movs	r2, #0
 800b780:	602a      	str	r2, [r5, #0]
 800b782:	461a      	mov	r2, r3
 800b784:	f7f8 fe6e 	bl	8004464 <_lseek>
 800b788:	1c43      	adds	r3, r0, #1
 800b78a:	d102      	bne.n	800b792 <_lseek_r+0x1e>
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	b103      	cbz	r3, 800b792 <_lseek_r+0x1e>
 800b790:	6023      	str	r3, [r4, #0]
 800b792:	bd38      	pop	{r3, r4, r5, pc}
 800b794:	20009320 	.word	0x20009320

0800b798 <_read_r>:
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	4d07      	ldr	r5, [pc, #28]	@ (800b7b8 <_read_r+0x20>)
 800b79c:	4604      	mov	r4, r0
 800b79e:	4608      	mov	r0, r1
 800b7a0:	4611      	mov	r1, r2
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	602a      	str	r2, [r5, #0]
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	f7f8 fe36 	bl	8004418 <_read>
 800b7ac:	1c43      	adds	r3, r0, #1
 800b7ae:	d102      	bne.n	800b7b6 <_read_r+0x1e>
 800b7b0:	682b      	ldr	r3, [r5, #0]
 800b7b2:	b103      	cbz	r3, 800b7b6 <_read_r+0x1e>
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	bd38      	pop	{r3, r4, r5, pc}
 800b7b8:	20009320 	.word	0x20009320

0800b7bc <_sbrk_r>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	4d06      	ldr	r5, [pc, #24]	@ (800b7d8 <_sbrk_r+0x1c>)
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	4608      	mov	r0, r1
 800b7c6:	602b      	str	r3, [r5, #0]
 800b7c8:	f7f8 fe4e 	bl	8004468 <_sbrk>
 800b7cc:	1c43      	adds	r3, r0, #1
 800b7ce:	d102      	bne.n	800b7d6 <_sbrk_r+0x1a>
 800b7d0:	682b      	ldr	r3, [r5, #0]
 800b7d2:	b103      	cbz	r3, 800b7d6 <_sbrk_r+0x1a>
 800b7d4:	6023      	str	r3, [r4, #0]
 800b7d6:	bd38      	pop	{r3, r4, r5, pc}
 800b7d8:	20009320 	.word	0x20009320

0800b7dc <_write_r>:
 800b7dc:	b538      	push	{r3, r4, r5, lr}
 800b7de:	4d07      	ldr	r5, [pc, #28]	@ (800b7fc <_write_r+0x20>)
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	4608      	mov	r0, r1
 800b7e4:	4611      	mov	r1, r2
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	602a      	str	r2, [r5, #0]
 800b7ea:	461a      	mov	r2, r3
 800b7ec:	f7f8 fe22 	bl	8004434 <_write>
 800b7f0:	1c43      	adds	r3, r0, #1
 800b7f2:	d102      	bne.n	800b7fa <_write_r+0x1e>
 800b7f4:	682b      	ldr	r3, [r5, #0]
 800b7f6:	b103      	cbz	r3, 800b7fa <_write_r+0x1e>
 800b7f8:	6023      	str	r3, [r4, #0]
 800b7fa:	bd38      	pop	{r3, r4, r5, pc}
 800b7fc:	20009320 	.word	0x20009320

0800b800 <__errno>:
 800b800:	4b01      	ldr	r3, [pc, #4]	@ (800b808 <__errno+0x8>)
 800b802:	6818      	ldr	r0, [r3, #0]
 800b804:	4770      	bx	lr
 800b806:	bf00      	nop
 800b808:	2000019c 	.word	0x2000019c

0800b80c <__libc_init_array>:
 800b80c:	b570      	push	{r4, r5, r6, lr}
 800b80e:	4d0d      	ldr	r5, [pc, #52]	@ (800b844 <__libc_init_array+0x38>)
 800b810:	4c0d      	ldr	r4, [pc, #52]	@ (800b848 <__libc_init_array+0x3c>)
 800b812:	1b64      	subs	r4, r4, r5
 800b814:	10a4      	asrs	r4, r4, #2
 800b816:	2600      	movs	r6, #0
 800b818:	42a6      	cmp	r6, r4
 800b81a:	d109      	bne.n	800b830 <__libc_init_array+0x24>
 800b81c:	4d0b      	ldr	r5, [pc, #44]	@ (800b84c <__libc_init_array+0x40>)
 800b81e:	4c0c      	ldr	r4, [pc, #48]	@ (800b850 <__libc_init_array+0x44>)
 800b820:	f003 f8c4 	bl	800e9ac <_init>
 800b824:	1b64      	subs	r4, r4, r5
 800b826:	10a4      	asrs	r4, r4, #2
 800b828:	2600      	movs	r6, #0
 800b82a:	42a6      	cmp	r6, r4
 800b82c:	d105      	bne.n	800b83a <__libc_init_array+0x2e>
 800b82e:	bd70      	pop	{r4, r5, r6, pc}
 800b830:	f855 3b04 	ldr.w	r3, [r5], #4
 800b834:	4798      	blx	r3
 800b836:	3601      	adds	r6, #1
 800b838:	e7ee      	b.n	800b818 <__libc_init_array+0xc>
 800b83a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b83e:	4798      	blx	r3
 800b840:	3601      	adds	r6, #1
 800b842:	e7f2      	b.n	800b82a <__libc_init_array+0x1e>
 800b844:	08010478 	.word	0x08010478
 800b848:	08010478 	.word	0x08010478
 800b84c:	08010478 	.word	0x08010478
 800b850:	0801047c 	.word	0x0801047c

0800b854 <strcpy>:
 800b854:	4603      	mov	r3, r0
 800b856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b85a:	f803 2b01 	strb.w	r2, [r3], #1
 800b85e:	2a00      	cmp	r2, #0
 800b860:	d1f9      	bne.n	800b856 <strcpy+0x2>
 800b862:	4770      	bx	lr

0800b864 <memcpy>:
 800b864:	440a      	add	r2, r1
 800b866:	4291      	cmp	r1, r2
 800b868:	f100 33ff 	add.w	r3, r0, #4294967295
 800b86c:	d100      	bne.n	800b870 <memcpy+0xc>
 800b86e:	4770      	bx	lr
 800b870:	b510      	push	{r4, lr}
 800b872:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b876:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b87a:	4291      	cmp	r1, r2
 800b87c:	d1f9      	bne.n	800b872 <memcpy+0xe>
 800b87e:	bd10      	pop	{r4, pc}

0800b880 <nan>:
 800b880:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b888 <nan+0x8>
 800b884:	4770      	bx	lr
 800b886:	bf00      	nop
 800b888:	00000000 	.word	0x00000000
 800b88c:	7ff80000 	.word	0x7ff80000

0800b890 <nanf>:
 800b890:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b898 <nanf+0x8>
 800b894:	4770      	bx	lr
 800b896:	bf00      	nop
 800b898:	7fc00000 	.word	0x7fc00000

0800b89c <div>:
 800b89c:	b510      	push	{r4, lr}
 800b89e:	fb91 f4f2 	sdiv	r4, r1, r2
 800b8a2:	fb02 1114 	mls	r1, r2, r4, r1
 800b8a6:	6004      	str	r4, [r0, #0]
 800b8a8:	6041      	str	r1, [r0, #4]
 800b8aa:	bd10      	pop	{r4, pc}

0800b8ac <quorem>:
 800b8ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8b0:	6903      	ldr	r3, [r0, #16]
 800b8b2:	690c      	ldr	r4, [r1, #16]
 800b8b4:	42a3      	cmp	r3, r4
 800b8b6:	4607      	mov	r7, r0
 800b8b8:	db7e      	blt.n	800b9b8 <quorem+0x10c>
 800b8ba:	3c01      	subs	r4, #1
 800b8bc:	f101 0814 	add.w	r8, r1, #20
 800b8c0:	00a3      	lsls	r3, r4, #2
 800b8c2:	f100 0514 	add.w	r5, r0, #20
 800b8c6:	9300      	str	r3, [sp, #0]
 800b8c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8cc:	9301      	str	r3, [sp, #4]
 800b8ce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b8d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b8de:	fbb2 f6f3 	udiv	r6, r2, r3
 800b8e2:	d32e      	bcc.n	800b942 <quorem+0x96>
 800b8e4:	f04f 0a00 	mov.w	sl, #0
 800b8e8:	46c4      	mov	ip, r8
 800b8ea:	46ae      	mov	lr, r5
 800b8ec:	46d3      	mov	fp, sl
 800b8ee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b8f2:	b298      	uxth	r0, r3
 800b8f4:	fb06 a000 	mla	r0, r6, r0, sl
 800b8f8:	0c02      	lsrs	r2, r0, #16
 800b8fa:	0c1b      	lsrs	r3, r3, #16
 800b8fc:	fb06 2303 	mla	r3, r6, r3, r2
 800b900:	f8de 2000 	ldr.w	r2, [lr]
 800b904:	b280      	uxth	r0, r0
 800b906:	b292      	uxth	r2, r2
 800b908:	1a12      	subs	r2, r2, r0
 800b90a:	445a      	add	r2, fp
 800b90c:	f8de 0000 	ldr.w	r0, [lr]
 800b910:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b914:	b29b      	uxth	r3, r3
 800b916:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b91a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b91e:	b292      	uxth	r2, r2
 800b920:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b924:	45e1      	cmp	r9, ip
 800b926:	f84e 2b04 	str.w	r2, [lr], #4
 800b92a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b92e:	d2de      	bcs.n	800b8ee <quorem+0x42>
 800b930:	9b00      	ldr	r3, [sp, #0]
 800b932:	58eb      	ldr	r3, [r5, r3]
 800b934:	b92b      	cbnz	r3, 800b942 <quorem+0x96>
 800b936:	9b01      	ldr	r3, [sp, #4]
 800b938:	3b04      	subs	r3, #4
 800b93a:	429d      	cmp	r5, r3
 800b93c:	461a      	mov	r2, r3
 800b93e:	d32f      	bcc.n	800b9a0 <quorem+0xf4>
 800b940:	613c      	str	r4, [r7, #16]
 800b942:	4638      	mov	r0, r7
 800b944:	f001 fc9e 	bl	800d284 <__mcmp>
 800b948:	2800      	cmp	r0, #0
 800b94a:	db25      	blt.n	800b998 <quorem+0xec>
 800b94c:	4629      	mov	r1, r5
 800b94e:	2000      	movs	r0, #0
 800b950:	f858 2b04 	ldr.w	r2, [r8], #4
 800b954:	f8d1 c000 	ldr.w	ip, [r1]
 800b958:	fa1f fe82 	uxth.w	lr, r2
 800b95c:	fa1f f38c 	uxth.w	r3, ip
 800b960:	eba3 030e 	sub.w	r3, r3, lr
 800b964:	4403      	add	r3, r0
 800b966:	0c12      	lsrs	r2, r2, #16
 800b968:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b96c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b970:	b29b      	uxth	r3, r3
 800b972:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b976:	45c1      	cmp	r9, r8
 800b978:	f841 3b04 	str.w	r3, [r1], #4
 800b97c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b980:	d2e6      	bcs.n	800b950 <quorem+0xa4>
 800b982:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b986:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b98a:	b922      	cbnz	r2, 800b996 <quorem+0xea>
 800b98c:	3b04      	subs	r3, #4
 800b98e:	429d      	cmp	r5, r3
 800b990:	461a      	mov	r2, r3
 800b992:	d30b      	bcc.n	800b9ac <quorem+0x100>
 800b994:	613c      	str	r4, [r7, #16]
 800b996:	3601      	adds	r6, #1
 800b998:	4630      	mov	r0, r6
 800b99a:	b003      	add	sp, #12
 800b99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a0:	6812      	ldr	r2, [r2, #0]
 800b9a2:	3b04      	subs	r3, #4
 800b9a4:	2a00      	cmp	r2, #0
 800b9a6:	d1cb      	bne.n	800b940 <quorem+0x94>
 800b9a8:	3c01      	subs	r4, #1
 800b9aa:	e7c6      	b.n	800b93a <quorem+0x8e>
 800b9ac:	6812      	ldr	r2, [r2, #0]
 800b9ae:	3b04      	subs	r3, #4
 800b9b0:	2a00      	cmp	r2, #0
 800b9b2:	d1ef      	bne.n	800b994 <quorem+0xe8>
 800b9b4:	3c01      	subs	r4, #1
 800b9b6:	e7ea      	b.n	800b98e <quorem+0xe2>
 800b9b8:	2000      	movs	r0, #0
 800b9ba:	e7ee      	b.n	800b99a <quorem+0xee>
 800b9bc:	0000      	movs	r0, r0
	...

0800b9c0 <_dtoa_r>:
 800b9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c4:	69c7      	ldr	r7, [r0, #28]
 800b9c6:	b099      	sub	sp, #100	@ 0x64
 800b9c8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b9cc:	ec55 4b10 	vmov	r4, r5, d0
 800b9d0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b9d2:	9109      	str	r1, [sp, #36]	@ 0x24
 800b9d4:	4683      	mov	fp, r0
 800b9d6:	920e      	str	r2, [sp, #56]	@ 0x38
 800b9d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b9da:	b97f      	cbnz	r7, 800b9fc <_dtoa_r+0x3c>
 800b9dc:	2010      	movs	r0, #16
 800b9de:	f7fd f975 	bl	8008ccc <malloc>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	f8cb 001c 	str.w	r0, [fp, #28]
 800b9e8:	b920      	cbnz	r0, 800b9f4 <_dtoa_r+0x34>
 800b9ea:	4ba7      	ldr	r3, [pc, #668]	@ (800bc88 <_dtoa_r+0x2c8>)
 800b9ec:	21ef      	movs	r1, #239	@ 0xef
 800b9ee:	48a7      	ldr	r0, [pc, #668]	@ (800bc8c <_dtoa_r+0x2cc>)
 800b9f0:	f002 fc6c 	bl	800e2cc <__assert_func>
 800b9f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b9f8:	6007      	str	r7, [r0, #0]
 800b9fa:	60c7      	str	r7, [r0, #12]
 800b9fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ba00:	6819      	ldr	r1, [r3, #0]
 800ba02:	b159      	cbz	r1, 800ba1c <_dtoa_r+0x5c>
 800ba04:	685a      	ldr	r2, [r3, #4]
 800ba06:	604a      	str	r2, [r1, #4]
 800ba08:	2301      	movs	r3, #1
 800ba0a:	4093      	lsls	r3, r2
 800ba0c:	608b      	str	r3, [r1, #8]
 800ba0e:	4658      	mov	r0, fp
 800ba10:	f001 f9b4 	bl	800cd7c <_Bfree>
 800ba14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	601a      	str	r2, [r3, #0]
 800ba1c:	1e2b      	subs	r3, r5, #0
 800ba1e:	bfb9      	ittee	lt
 800ba20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ba24:	9303      	strlt	r3, [sp, #12]
 800ba26:	2300      	movge	r3, #0
 800ba28:	6033      	strge	r3, [r6, #0]
 800ba2a:	9f03      	ldr	r7, [sp, #12]
 800ba2c:	4b98      	ldr	r3, [pc, #608]	@ (800bc90 <_dtoa_r+0x2d0>)
 800ba2e:	bfbc      	itt	lt
 800ba30:	2201      	movlt	r2, #1
 800ba32:	6032      	strlt	r2, [r6, #0]
 800ba34:	43bb      	bics	r3, r7
 800ba36:	d112      	bne.n	800ba5e <_dtoa_r+0x9e>
 800ba38:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ba3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ba3e:	6013      	str	r3, [r2, #0]
 800ba40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba44:	4323      	orrs	r3, r4
 800ba46:	f000 854d 	beq.w	800c4e4 <_dtoa_r+0xb24>
 800ba4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800bca4 <_dtoa_r+0x2e4>
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	f000 854f 	beq.w	800c4f4 <_dtoa_r+0xb34>
 800ba56:	f10a 0303 	add.w	r3, sl, #3
 800ba5a:	f000 bd49 	b.w	800c4f0 <_dtoa_r+0xb30>
 800ba5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba62:	2200      	movs	r2, #0
 800ba64:	ec51 0b17 	vmov	r0, r1, d7
 800ba68:	2300      	movs	r3, #0
 800ba6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ba6e:	f7f5 f83b 	bl	8000ae8 <__aeabi_dcmpeq>
 800ba72:	4680      	mov	r8, r0
 800ba74:	b158      	cbz	r0, 800ba8e <_dtoa_r+0xce>
 800ba76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ba78:	2301      	movs	r3, #1
 800ba7a:	6013      	str	r3, [r2, #0]
 800ba7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba7e:	b113      	cbz	r3, 800ba86 <_dtoa_r+0xc6>
 800ba80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba82:	4b84      	ldr	r3, [pc, #528]	@ (800bc94 <_dtoa_r+0x2d4>)
 800ba84:	6013      	str	r3, [r2, #0]
 800ba86:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800bca8 <_dtoa_r+0x2e8>
 800ba8a:	f000 bd33 	b.w	800c4f4 <_dtoa_r+0xb34>
 800ba8e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ba92:	aa16      	add	r2, sp, #88	@ 0x58
 800ba94:	a917      	add	r1, sp, #92	@ 0x5c
 800ba96:	4658      	mov	r0, fp
 800ba98:	f001 fd14 	bl	800d4c4 <__d2b>
 800ba9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800baa0:	4681      	mov	r9, r0
 800baa2:	2e00      	cmp	r6, #0
 800baa4:	d077      	beq.n	800bb96 <_dtoa_r+0x1d6>
 800baa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800baa8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800baac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bab4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bab8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800babc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bac0:	4619      	mov	r1, r3
 800bac2:	2200      	movs	r2, #0
 800bac4:	4b74      	ldr	r3, [pc, #464]	@ (800bc98 <_dtoa_r+0x2d8>)
 800bac6:	f7f4 fbef 	bl	80002a8 <__aeabi_dsub>
 800baca:	a369      	add	r3, pc, #420	@ (adr r3, 800bc70 <_dtoa_r+0x2b0>)
 800bacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad0:	f7f4 fda2 	bl	8000618 <__aeabi_dmul>
 800bad4:	a368      	add	r3, pc, #416	@ (adr r3, 800bc78 <_dtoa_r+0x2b8>)
 800bad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bada:	f7f4 fbe7 	bl	80002ac <__adddf3>
 800bade:	4604      	mov	r4, r0
 800bae0:	4630      	mov	r0, r6
 800bae2:	460d      	mov	r5, r1
 800bae4:	f7f4 fd2e 	bl	8000544 <__aeabi_i2d>
 800bae8:	a365      	add	r3, pc, #404	@ (adr r3, 800bc80 <_dtoa_r+0x2c0>)
 800baea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baee:	f7f4 fd93 	bl	8000618 <__aeabi_dmul>
 800baf2:	4602      	mov	r2, r0
 800baf4:	460b      	mov	r3, r1
 800baf6:	4620      	mov	r0, r4
 800baf8:	4629      	mov	r1, r5
 800bafa:	f7f4 fbd7 	bl	80002ac <__adddf3>
 800bafe:	4604      	mov	r4, r0
 800bb00:	460d      	mov	r5, r1
 800bb02:	f7f5 f839 	bl	8000b78 <__aeabi_d2iz>
 800bb06:	2200      	movs	r2, #0
 800bb08:	4607      	mov	r7, r0
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	4620      	mov	r0, r4
 800bb0e:	4629      	mov	r1, r5
 800bb10:	f7f4 fff4 	bl	8000afc <__aeabi_dcmplt>
 800bb14:	b140      	cbz	r0, 800bb28 <_dtoa_r+0x168>
 800bb16:	4638      	mov	r0, r7
 800bb18:	f7f4 fd14 	bl	8000544 <__aeabi_i2d>
 800bb1c:	4622      	mov	r2, r4
 800bb1e:	462b      	mov	r3, r5
 800bb20:	f7f4 ffe2 	bl	8000ae8 <__aeabi_dcmpeq>
 800bb24:	b900      	cbnz	r0, 800bb28 <_dtoa_r+0x168>
 800bb26:	3f01      	subs	r7, #1
 800bb28:	2f16      	cmp	r7, #22
 800bb2a:	d851      	bhi.n	800bbd0 <_dtoa_r+0x210>
 800bb2c:	4b5b      	ldr	r3, [pc, #364]	@ (800bc9c <_dtoa_r+0x2dc>)
 800bb2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb3a:	f7f4 ffdf 	bl	8000afc <__aeabi_dcmplt>
 800bb3e:	2800      	cmp	r0, #0
 800bb40:	d048      	beq.n	800bbd4 <_dtoa_r+0x214>
 800bb42:	3f01      	subs	r7, #1
 800bb44:	2300      	movs	r3, #0
 800bb46:	9312      	str	r3, [sp, #72]	@ 0x48
 800bb48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bb4a:	1b9b      	subs	r3, r3, r6
 800bb4c:	1e5a      	subs	r2, r3, #1
 800bb4e:	bf44      	itt	mi
 800bb50:	f1c3 0801 	rsbmi	r8, r3, #1
 800bb54:	2300      	movmi	r3, #0
 800bb56:	9208      	str	r2, [sp, #32]
 800bb58:	bf54      	ite	pl
 800bb5a:	f04f 0800 	movpl.w	r8, #0
 800bb5e:	9308      	strmi	r3, [sp, #32]
 800bb60:	2f00      	cmp	r7, #0
 800bb62:	db39      	blt.n	800bbd8 <_dtoa_r+0x218>
 800bb64:	9b08      	ldr	r3, [sp, #32]
 800bb66:	970f      	str	r7, [sp, #60]	@ 0x3c
 800bb68:	443b      	add	r3, r7
 800bb6a:	9308      	str	r3, [sp, #32]
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb72:	2b09      	cmp	r3, #9
 800bb74:	d864      	bhi.n	800bc40 <_dtoa_r+0x280>
 800bb76:	2b05      	cmp	r3, #5
 800bb78:	bfc4      	itt	gt
 800bb7a:	3b04      	subgt	r3, #4
 800bb7c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bb7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb80:	f1a3 0302 	sub.w	r3, r3, #2
 800bb84:	bfcc      	ite	gt
 800bb86:	2400      	movgt	r4, #0
 800bb88:	2401      	movle	r4, #1
 800bb8a:	2b03      	cmp	r3, #3
 800bb8c:	d863      	bhi.n	800bc56 <_dtoa_r+0x296>
 800bb8e:	e8df f003 	tbb	[pc, r3]
 800bb92:	372a      	.short	0x372a
 800bb94:	5535      	.short	0x5535
 800bb96:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800bb9a:	441e      	add	r6, r3
 800bb9c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bba0:	2b20      	cmp	r3, #32
 800bba2:	bfc1      	itttt	gt
 800bba4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bba8:	409f      	lslgt	r7, r3
 800bbaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bbae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bbb2:	bfd6      	itet	le
 800bbb4:	f1c3 0320 	rsble	r3, r3, #32
 800bbb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800bbbc:	fa04 f003 	lslle.w	r0, r4, r3
 800bbc0:	f7f4 fcb0 	bl	8000524 <__aeabi_ui2d>
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bbca:	3e01      	subs	r6, #1
 800bbcc:	9214      	str	r2, [sp, #80]	@ 0x50
 800bbce:	e777      	b.n	800bac0 <_dtoa_r+0x100>
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	e7b8      	b.n	800bb46 <_dtoa_r+0x186>
 800bbd4:	9012      	str	r0, [sp, #72]	@ 0x48
 800bbd6:	e7b7      	b.n	800bb48 <_dtoa_r+0x188>
 800bbd8:	427b      	negs	r3, r7
 800bbda:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbdc:	2300      	movs	r3, #0
 800bbde:	eba8 0807 	sub.w	r8, r8, r7
 800bbe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bbe4:	e7c4      	b.n	800bb70 <_dtoa_r+0x1b0>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bbea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	dc35      	bgt.n	800bc5c <_dtoa_r+0x29c>
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	9300      	str	r3, [sp, #0]
 800bbf4:	9307      	str	r3, [sp, #28]
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	920e      	str	r2, [sp, #56]	@ 0x38
 800bbfa:	e00b      	b.n	800bc14 <_dtoa_r+0x254>
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	e7f3      	b.n	800bbe8 <_dtoa_r+0x228>
 800bc00:	2300      	movs	r3, #0
 800bc02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc06:	18fb      	adds	r3, r7, r3
 800bc08:	9300      	str	r3, [sp, #0]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	9307      	str	r3, [sp, #28]
 800bc10:	bfb8      	it	lt
 800bc12:	2301      	movlt	r3, #1
 800bc14:	f8db 001c 	ldr.w	r0, [fp, #28]
 800bc18:	2100      	movs	r1, #0
 800bc1a:	2204      	movs	r2, #4
 800bc1c:	f102 0514 	add.w	r5, r2, #20
 800bc20:	429d      	cmp	r5, r3
 800bc22:	d91f      	bls.n	800bc64 <_dtoa_r+0x2a4>
 800bc24:	6041      	str	r1, [r0, #4]
 800bc26:	4658      	mov	r0, fp
 800bc28:	f001 f868 	bl	800ccfc <_Balloc>
 800bc2c:	4682      	mov	sl, r0
 800bc2e:	2800      	cmp	r0, #0
 800bc30:	d13c      	bne.n	800bcac <_dtoa_r+0x2ec>
 800bc32:	4b1b      	ldr	r3, [pc, #108]	@ (800bca0 <_dtoa_r+0x2e0>)
 800bc34:	4602      	mov	r2, r0
 800bc36:	f240 11af 	movw	r1, #431	@ 0x1af
 800bc3a:	e6d8      	b.n	800b9ee <_dtoa_r+0x2e>
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	e7e0      	b.n	800bc02 <_dtoa_r+0x242>
 800bc40:	2401      	movs	r4, #1
 800bc42:	2300      	movs	r3, #0
 800bc44:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc46:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bc48:	f04f 33ff 	mov.w	r3, #4294967295
 800bc4c:	9300      	str	r3, [sp, #0]
 800bc4e:	9307      	str	r3, [sp, #28]
 800bc50:	2200      	movs	r2, #0
 800bc52:	2312      	movs	r3, #18
 800bc54:	e7d0      	b.n	800bbf8 <_dtoa_r+0x238>
 800bc56:	2301      	movs	r3, #1
 800bc58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc5a:	e7f5      	b.n	800bc48 <_dtoa_r+0x288>
 800bc5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	9307      	str	r3, [sp, #28]
 800bc62:	e7d7      	b.n	800bc14 <_dtoa_r+0x254>
 800bc64:	3101      	adds	r1, #1
 800bc66:	0052      	lsls	r2, r2, #1
 800bc68:	e7d8      	b.n	800bc1c <_dtoa_r+0x25c>
 800bc6a:	bf00      	nop
 800bc6c:	f3af 8000 	nop.w
 800bc70:	636f4361 	.word	0x636f4361
 800bc74:	3fd287a7 	.word	0x3fd287a7
 800bc78:	8b60c8b3 	.word	0x8b60c8b3
 800bc7c:	3fc68a28 	.word	0x3fc68a28
 800bc80:	509f79fb 	.word	0x509f79fb
 800bc84:	3fd34413 	.word	0x3fd34413
 800bc88:	08010171 	.word	0x08010171
 800bc8c:	08010188 	.word	0x08010188
 800bc90:	7ff00000 	.word	0x7ff00000
 800bc94:	080103d0 	.word	0x080103d0
 800bc98:	3ff80000 	.word	0x3ff80000
 800bc9c:	080102e0 	.word	0x080102e0
 800bca0:	080101e0 	.word	0x080101e0
 800bca4:	0801016d 	.word	0x0801016d
 800bca8:	080103cf 	.word	0x080103cf
 800bcac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bcb0:	6018      	str	r0, [r3, #0]
 800bcb2:	9b07      	ldr	r3, [sp, #28]
 800bcb4:	2b0e      	cmp	r3, #14
 800bcb6:	f200 80a4 	bhi.w	800be02 <_dtoa_r+0x442>
 800bcba:	2c00      	cmp	r4, #0
 800bcbc:	f000 80a1 	beq.w	800be02 <_dtoa_r+0x442>
 800bcc0:	2f00      	cmp	r7, #0
 800bcc2:	dd33      	ble.n	800bd2c <_dtoa_r+0x36c>
 800bcc4:	4bad      	ldr	r3, [pc, #692]	@ (800bf7c <_dtoa_r+0x5bc>)
 800bcc6:	f007 020f 	and.w	r2, r7, #15
 800bcca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcce:	ed93 7b00 	vldr	d7, [r3]
 800bcd2:	05f8      	lsls	r0, r7, #23
 800bcd4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bcd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bcdc:	d516      	bpl.n	800bd0c <_dtoa_r+0x34c>
 800bcde:	4ba8      	ldr	r3, [pc, #672]	@ (800bf80 <_dtoa_r+0x5c0>)
 800bce0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bce4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bce8:	f7f4 fdc0 	bl	800086c <__aeabi_ddiv>
 800bcec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcf0:	f004 040f 	and.w	r4, r4, #15
 800bcf4:	2603      	movs	r6, #3
 800bcf6:	4da2      	ldr	r5, [pc, #648]	@ (800bf80 <_dtoa_r+0x5c0>)
 800bcf8:	b954      	cbnz	r4, 800bd10 <_dtoa_r+0x350>
 800bcfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd02:	f7f4 fdb3 	bl	800086c <__aeabi_ddiv>
 800bd06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd0a:	e028      	b.n	800bd5e <_dtoa_r+0x39e>
 800bd0c:	2602      	movs	r6, #2
 800bd0e:	e7f2      	b.n	800bcf6 <_dtoa_r+0x336>
 800bd10:	07e1      	lsls	r1, r4, #31
 800bd12:	d508      	bpl.n	800bd26 <_dtoa_r+0x366>
 800bd14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd1c:	f7f4 fc7c 	bl	8000618 <__aeabi_dmul>
 800bd20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd24:	3601      	adds	r6, #1
 800bd26:	1064      	asrs	r4, r4, #1
 800bd28:	3508      	adds	r5, #8
 800bd2a:	e7e5      	b.n	800bcf8 <_dtoa_r+0x338>
 800bd2c:	f000 80d2 	beq.w	800bed4 <_dtoa_r+0x514>
 800bd30:	427c      	negs	r4, r7
 800bd32:	4b92      	ldr	r3, [pc, #584]	@ (800bf7c <_dtoa_r+0x5bc>)
 800bd34:	4d92      	ldr	r5, [pc, #584]	@ (800bf80 <_dtoa_r+0x5c0>)
 800bd36:	f004 020f 	and.w	r2, r4, #15
 800bd3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bd46:	f7f4 fc67 	bl	8000618 <__aeabi_dmul>
 800bd4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd4e:	1124      	asrs	r4, r4, #4
 800bd50:	2300      	movs	r3, #0
 800bd52:	2602      	movs	r6, #2
 800bd54:	2c00      	cmp	r4, #0
 800bd56:	f040 80b2 	bne.w	800bebe <_dtoa_r+0x4fe>
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d1d3      	bne.n	800bd06 <_dtoa_r+0x346>
 800bd5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bd60:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	f000 80b7 	beq.w	800bed8 <_dtoa_r+0x518>
 800bd6a:	4b86      	ldr	r3, [pc, #536]	@ (800bf84 <_dtoa_r+0x5c4>)
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	4620      	mov	r0, r4
 800bd70:	4629      	mov	r1, r5
 800bd72:	f7f4 fec3 	bl	8000afc <__aeabi_dcmplt>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	f000 80ae 	beq.w	800bed8 <_dtoa_r+0x518>
 800bd7c:	9b07      	ldr	r3, [sp, #28]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	f000 80aa 	beq.w	800bed8 <_dtoa_r+0x518>
 800bd84:	9b00      	ldr	r3, [sp, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	dd37      	ble.n	800bdfa <_dtoa_r+0x43a>
 800bd8a:	1e7b      	subs	r3, r7, #1
 800bd8c:	9304      	str	r3, [sp, #16]
 800bd8e:	4620      	mov	r0, r4
 800bd90:	4b7d      	ldr	r3, [pc, #500]	@ (800bf88 <_dtoa_r+0x5c8>)
 800bd92:	2200      	movs	r2, #0
 800bd94:	4629      	mov	r1, r5
 800bd96:	f7f4 fc3f 	bl	8000618 <__aeabi_dmul>
 800bd9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd9e:	9c00      	ldr	r4, [sp, #0]
 800bda0:	3601      	adds	r6, #1
 800bda2:	4630      	mov	r0, r6
 800bda4:	f7f4 fbce 	bl	8000544 <__aeabi_i2d>
 800bda8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdac:	f7f4 fc34 	bl	8000618 <__aeabi_dmul>
 800bdb0:	4b76      	ldr	r3, [pc, #472]	@ (800bf8c <_dtoa_r+0x5cc>)
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	f7f4 fa7a 	bl	80002ac <__adddf3>
 800bdb8:	4605      	mov	r5, r0
 800bdba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bdbe:	2c00      	cmp	r4, #0
 800bdc0:	f040 808d 	bne.w	800bede <_dtoa_r+0x51e>
 800bdc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdc8:	4b71      	ldr	r3, [pc, #452]	@ (800bf90 <_dtoa_r+0x5d0>)
 800bdca:	2200      	movs	r2, #0
 800bdcc:	f7f4 fa6c 	bl	80002a8 <__aeabi_dsub>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bdd8:	462a      	mov	r2, r5
 800bdda:	4633      	mov	r3, r6
 800bddc:	f7f4 feac 	bl	8000b38 <__aeabi_dcmpgt>
 800bde0:	2800      	cmp	r0, #0
 800bde2:	f040 828b 	bne.w	800c2fc <_dtoa_r+0x93c>
 800bde6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdea:	462a      	mov	r2, r5
 800bdec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bdf0:	f7f4 fe84 	bl	8000afc <__aeabi_dcmplt>
 800bdf4:	2800      	cmp	r0, #0
 800bdf6:	f040 8128 	bne.w	800c04a <_dtoa_r+0x68a>
 800bdfa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bdfe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800be02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be04:	2b00      	cmp	r3, #0
 800be06:	f2c0 815a 	blt.w	800c0be <_dtoa_r+0x6fe>
 800be0a:	2f0e      	cmp	r7, #14
 800be0c:	f300 8157 	bgt.w	800c0be <_dtoa_r+0x6fe>
 800be10:	4b5a      	ldr	r3, [pc, #360]	@ (800bf7c <_dtoa_r+0x5bc>)
 800be12:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800be16:	ed93 7b00 	vldr	d7, [r3]
 800be1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	ed8d 7b00 	vstr	d7, [sp]
 800be22:	da03      	bge.n	800be2c <_dtoa_r+0x46c>
 800be24:	9b07      	ldr	r3, [sp, #28]
 800be26:	2b00      	cmp	r3, #0
 800be28:	f340 8101 	ble.w	800c02e <_dtoa_r+0x66e>
 800be2c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800be30:	4656      	mov	r6, sl
 800be32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be36:	4620      	mov	r0, r4
 800be38:	4629      	mov	r1, r5
 800be3a:	f7f4 fd17 	bl	800086c <__aeabi_ddiv>
 800be3e:	f7f4 fe9b 	bl	8000b78 <__aeabi_d2iz>
 800be42:	4680      	mov	r8, r0
 800be44:	f7f4 fb7e 	bl	8000544 <__aeabi_i2d>
 800be48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be4c:	f7f4 fbe4 	bl	8000618 <__aeabi_dmul>
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	4620      	mov	r0, r4
 800be56:	4629      	mov	r1, r5
 800be58:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800be5c:	f7f4 fa24 	bl	80002a8 <__aeabi_dsub>
 800be60:	f806 4b01 	strb.w	r4, [r6], #1
 800be64:	9d07      	ldr	r5, [sp, #28]
 800be66:	eba6 040a 	sub.w	r4, r6, sl
 800be6a:	42a5      	cmp	r5, r4
 800be6c:	4602      	mov	r2, r0
 800be6e:	460b      	mov	r3, r1
 800be70:	f040 8117 	bne.w	800c0a2 <_dtoa_r+0x6e2>
 800be74:	f7f4 fa1a 	bl	80002ac <__adddf3>
 800be78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be7c:	4604      	mov	r4, r0
 800be7e:	460d      	mov	r5, r1
 800be80:	f7f4 fe5a 	bl	8000b38 <__aeabi_dcmpgt>
 800be84:	2800      	cmp	r0, #0
 800be86:	f040 80f9 	bne.w	800c07c <_dtoa_r+0x6bc>
 800be8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be8e:	4620      	mov	r0, r4
 800be90:	4629      	mov	r1, r5
 800be92:	f7f4 fe29 	bl	8000ae8 <__aeabi_dcmpeq>
 800be96:	b118      	cbz	r0, 800bea0 <_dtoa_r+0x4e0>
 800be98:	f018 0f01 	tst.w	r8, #1
 800be9c:	f040 80ee 	bne.w	800c07c <_dtoa_r+0x6bc>
 800bea0:	4649      	mov	r1, r9
 800bea2:	4658      	mov	r0, fp
 800bea4:	f000 ff6a 	bl	800cd7c <_Bfree>
 800bea8:	2300      	movs	r3, #0
 800beaa:	7033      	strb	r3, [r6, #0]
 800beac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800beae:	3701      	adds	r7, #1
 800beb0:	601f      	str	r7, [r3, #0]
 800beb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	f000 831d 	beq.w	800c4f4 <_dtoa_r+0xb34>
 800beba:	601e      	str	r6, [r3, #0]
 800bebc:	e31a      	b.n	800c4f4 <_dtoa_r+0xb34>
 800bebe:	07e2      	lsls	r2, r4, #31
 800bec0:	d505      	bpl.n	800bece <_dtoa_r+0x50e>
 800bec2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bec6:	f7f4 fba7 	bl	8000618 <__aeabi_dmul>
 800beca:	3601      	adds	r6, #1
 800becc:	2301      	movs	r3, #1
 800bece:	1064      	asrs	r4, r4, #1
 800bed0:	3508      	adds	r5, #8
 800bed2:	e73f      	b.n	800bd54 <_dtoa_r+0x394>
 800bed4:	2602      	movs	r6, #2
 800bed6:	e742      	b.n	800bd5e <_dtoa_r+0x39e>
 800bed8:	9c07      	ldr	r4, [sp, #28]
 800beda:	9704      	str	r7, [sp, #16]
 800bedc:	e761      	b.n	800bda2 <_dtoa_r+0x3e2>
 800bede:	4b27      	ldr	r3, [pc, #156]	@ (800bf7c <_dtoa_r+0x5bc>)
 800bee0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bee2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bee6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800beea:	4454      	add	r4, sl
 800beec:	2900      	cmp	r1, #0
 800beee:	d053      	beq.n	800bf98 <_dtoa_r+0x5d8>
 800bef0:	4928      	ldr	r1, [pc, #160]	@ (800bf94 <_dtoa_r+0x5d4>)
 800bef2:	2000      	movs	r0, #0
 800bef4:	f7f4 fcba 	bl	800086c <__aeabi_ddiv>
 800bef8:	4633      	mov	r3, r6
 800befa:	462a      	mov	r2, r5
 800befc:	f7f4 f9d4 	bl	80002a8 <__aeabi_dsub>
 800bf00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bf04:	4656      	mov	r6, sl
 800bf06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf0a:	f7f4 fe35 	bl	8000b78 <__aeabi_d2iz>
 800bf0e:	4605      	mov	r5, r0
 800bf10:	f7f4 fb18 	bl	8000544 <__aeabi_i2d>
 800bf14:	4602      	mov	r2, r0
 800bf16:	460b      	mov	r3, r1
 800bf18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf1c:	f7f4 f9c4 	bl	80002a8 <__aeabi_dsub>
 800bf20:	3530      	adds	r5, #48	@ 0x30
 800bf22:	4602      	mov	r2, r0
 800bf24:	460b      	mov	r3, r1
 800bf26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf2a:	f806 5b01 	strb.w	r5, [r6], #1
 800bf2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bf32:	f7f4 fde3 	bl	8000afc <__aeabi_dcmplt>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	d171      	bne.n	800c01e <_dtoa_r+0x65e>
 800bf3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf3e:	4911      	ldr	r1, [pc, #68]	@ (800bf84 <_dtoa_r+0x5c4>)
 800bf40:	2000      	movs	r0, #0
 800bf42:	f7f4 f9b1 	bl	80002a8 <__aeabi_dsub>
 800bf46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bf4a:	f7f4 fdd7 	bl	8000afc <__aeabi_dcmplt>
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	f040 8095 	bne.w	800c07e <_dtoa_r+0x6be>
 800bf54:	42a6      	cmp	r6, r4
 800bf56:	f43f af50 	beq.w	800bdfa <_dtoa_r+0x43a>
 800bf5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bf5e:	4b0a      	ldr	r3, [pc, #40]	@ (800bf88 <_dtoa_r+0x5c8>)
 800bf60:	2200      	movs	r2, #0
 800bf62:	f7f4 fb59 	bl	8000618 <__aeabi_dmul>
 800bf66:	4b08      	ldr	r3, [pc, #32]	@ (800bf88 <_dtoa_r+0x5c8>)
 800bf68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf72:	f7f4 fb51 	bl	8000618 <__aeabi_dmul>
 800bf76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf7a:	e7c4      	b.n	800bf06 <_dtoa_r+0x546>
 800bf7c:	080102e0 	.word	0x080102e0
 800bf80:	080102b8 	.word	0x080102b8
 800bf84:	3ff00000 	.word	0x3ff00000
 800bf88:	40240000 	.word	0x40240000
 800bf8c:	401c0000 	.word	0x401c0000
 800bf90:	40140000 	.word	0x40140000
 800bf94:	3fe00000 	.word	0x3fe00000
 800bf98:	4631      	mov	r1, r6
 800bf9a:	4628      	mov	r0, r5
 800bf9c:	f7f4 fb3c 	bl	8000618 <__aeabi_dmul>
 800bfa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bfa4:	9415      	str	r4, [sp, #84]	@ 0x54
 800bfa6:	4656      	mov	r6, sl
 800bfa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfac:	f7f4 fde4 	bl	8000b78 <__aeabi_d2iz>
 800bfb0:	4605      	mov	r5, r0
 800bfb2:	f7f4 fac7 	bl	8000544 <__aeabi_i2d>
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	460b      	mov	r3, r1
 800bfba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfbe:	f7f4 f973 	bl	80002a8 <__aeabi_dsub>
 800bfc2:	3530      	adds	r5, #48	@ 0x30
 800bfc4:	f806 5b01 	strb.w	r5, [r6], #1
 800bfc8:	4602      	mov	r2, r0
 800bfca:	460b      	mov	r3, r1
 800bfcc:	42a6      	cmp	r6, r4
 800bfce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bfd2:	f04f 0200 	mov.w	r2, #0
 800bfd6:	d124      	bne.n	800c022 <_dtoa_r+0x662>
 800bfd8:	4bac      	ldr	r3, [pc, #688]	@ (800c28c <_dtoa_r+0x8cc>)
 800bfda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bfde:	f7f4 f965 	bl	80002ac <__adddf3>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfea:	f7f4 fda5 	bl	8000b38 <__aeabi_dcmpgt>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	d145      	bne.n	800c07e <_dtoa_r+0x6be>
 800bff2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bff6:	49a5      	ldr	r1, [pc, #660]	@ (800c28c <_dtoa_r+0x8cc>)
 800bff8:	2000      	movs	r0, #0
 800bffa:	f7f4 f955 	bl	80002a8 <__aeabi_dsub>
 800bffe:	4602      	mov	r2, r0
 800c000:	460b      	mov	r3, r1
 800c002:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c006:	f7f4 fd79 	bl	8000afc <__aeabi_dcmplt>
 800c00a:	2800      	cmp	r0, #0
 800c00c:	f43f aef5 	beq.w	800bdfa <_dtoa_r+0x43a>
 800c010:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c012:	1e73      	subs	r3, r6, #1
 800c014:	9315      	str	r3, [sp, #84]	@ 0x54
 800c016:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c01a:	2b30      	cmp	r3, #48	@ 0x30
 800c01c:	d0f8      	beq.n	800c010 <_dtoa_r+0x650>
 800c01e:	9f04      	ldr	r7, [sp, #16]
 800c020:	e73e      	b.n	800bea0 <_dtoa_r+0x4e0>
 800c022:	4b9b      	ldr	r3, [pc, #620]	@ (800c290 <_dtoa_r+0x8d0>)
 800c024:	f7f4 faf8 	bl	8000618 <__aeabi_dmul>
 800c028:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c02c:	e7bc      	b.n	800bfa8 <_dtoa_r+0x5e8>
 800c02e:	d10c      	bne.n	800c04a <_dtoa_r+0x68a>
 800c030:	4b98      	ldr	r3, [pc, #608]	@ (800c294 <_dtoa_r+0x8d4>)
 800c032:	2200      	movs	r2, #0
 800c034:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c038:	f7f4 faee 	bl	8000618 <__aeabi_dmul>
 800c03c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c040:	f7f4 fd70 	bl	8000b24 <__aeabi_dcmpge>
 800c044:	2800      	cmp	r0, #0
 800c046:	f000 8157 	beq.w	800c2f8 <_dtoa_r+0x938>
 800c04a:	2400      	movs	r4, #0
 800c04c:	4625      	mov	r5, r4
 800c04e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c050:	43db      	mvns	r3, r3
 800c052:	9304      	str	r3, [sp, #16]
 800c054:	4656      	mov	r6, sl
 800c056:	2700      	movs	r7, #0
 800c058:	4621      	mov	r1, r4
 800c05a:	4658      	mov	r0, fp
 800c05c:	f000 fe8e 	bl	800cd7c <_Bfree>
 800c060:	2d00      	cmp	r5, #0
 800c062:	d0dc      	beq.n	800c01e <_dtoa_r+0x65e>
 800c064:	b12f      	cbz	r7, 800c072 <_dtoa_r+0x6b2>
 800c066:	42af      	cmp	r7, r5
 800c068:	d003      	beq.n	800c072 <_dtoa_r+0x6b2>
 800c06a:	4639      	mov	r1, r7
 800c06c:	4658      	mov	r0, fp
 800c06e:	f000 fe85 	bl	800cd7c <_Bfree>
 800c072:	4629      	mov	r1, r5
 800c074:	4658      	mov	r0, fp
 800c076:	f000 fe81 	bl	800cd7c <_Bfree>
 800c07a:	e7d0      	b.n	800c01e <_dtoa_r+0x65e>
 800c07c:	9704      	str	r7, [sp, #16]
 800c07e:	4633      	mov	r3, r6
 800c080:	461e      	mov	r6, r3
 800c082:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c086:	2a39      	cmp	r2, #57	@ 0x39
 800c088:	d107      	bne.n	800c09a <_dtoa_r+0x6da>
 800c08a:	459a      	cmp	sl, r3
 800c08c:	d1f8      	bne.n	800c080 <_dtoa_r+0x6c0>
 800c08e:	9a04      	ldr	r2, [sp, #16]
 800c090:	3201      	adds	r2, #1
 800c092:	9204      	str	r2, [sp, #16]
 800c094:	2230      	movs	r2, #48	@ 0x30
 800c096:	f88a 2000 	strb.w	r2, [sl]
 800c09a:	781a      	ldrb	r2, [r3, #0]
 800c09c:	3201      	adds	r2, #1
 800c09e:	701a      	strb	r2, [r3, #0]
 800c0a0:	e7bd      	b.n	800c01e <_dtoa_r+0x65e>
 800c0a2:	4b7b      	ldr	r3, [pc, #492]	@ (800c290 <_dtoa_r+0x8d0>)
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	f7f4 fab7 	bl	8000618 <__aeabi_dmul>
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	460d      	mov	r5, r1
 800c0b2:	f7f4 fd19 	bl	8000ae8 <__aeabi_dcmpeq>
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	f43f aebb 	beq.w	800be32 <_dtoa_r+0x472>
 800c0bc:	e6f0      	b.n	800bea0 <_dtoa_r+0x4e0>
 800c0be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	f000 80db 	beq.w	800c27c <_dtoa_r+0x8bc>
 800c0c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0c8:	2a01      	cmp	r2, #1
 800c0ca:	f300 80bf 	bgt.w	800c24c <_dtoa_r+0x88c>
 800c0ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c0d0:	2a00      	cmp	r2, #0
 800c0d2:	f000 80b7 	beq.w	800c244 <_dtoa_r+0x884>
 800c0d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c0da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c0dc:	4646      	mov	r6, r8
 800c0de:	9a08      	ldr	r2, [sp, #32]
 800c0e0:	2101      	movs	r1, #1
 800c0e2:	441a      	add	r2, r3
 800c0e4:	4658      	mov	r0, fp
 800c0e6:	4498      	add	r8, r3
 800c0e8:	9208      	str	r2, [sp, #32]
 800c0ea:	f000 ff45 	bl	800cf78 <__i2b>
 800c0ee:	4605      	mov	r5, r0
 800c0f0:	b15e      	cbz	r6, 800c10a <_dtoa_r+0x74a>
 800c0f2:	9b08      	ldr	r3, [sp, #32]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	dd08      	ble.n	800c10a <_dtoa_r+0x74a>
 800c0f8:	42b3      	cmp	r3, r6
 800c0fa:	9a08      	ldr	r2, [sp, #32]
 800c0fc:	bfa8      	it	ge
 800c0fe:	4633      	movge	r3, r6
 800c100:	eba8 0803 	sub.w	r8, r8, r3
 800c104:	1af6      	subs	r6, r6, r3
 800c106:	1ad3      	subs	r3, r2, r3
 800c108:	9308      	str	r3, [sp, #32]
 800c10a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c10c:	b1f3      	cbz	r3, 800c14c <_dtoa_r+0x78c>
 800c10e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c110:	2b00      	cmp	r3, #0
 800c112:	f000 80b7 	beq.w	800c284 <_dtoa_r+0x8c4>
 800c116:	b18c      	cbz	r4, 800c13c <_dtoa_r+0x77c>
 800c118:	4629      	mov	r1, r5
 800c11a:	4622      	mov	r2, r4
 800c11c:	4658      	mov	r0, fp
 800c11e:	f000 ffeb 	bl	800d0f8 <__pow5mult>
 800c122:	464a      	mov	r2, r9
 800c124:	4601      	mov	r1, r0
 800c126:	4605      	mov	r5, r0
 800c128:	4658      	mov	r0, fp
 800c12a:	f000 ff3b 	bl	800cfa4 <__multiply>
 800c12e:	4649      	mov	r1, r9
 800c130:	9004      	str	r0, [sp, #16]
 800c132:	4658      	mov	r0, fp
 800c134:	f000 fe22 	bl	800cd7c <_Bfree>
 800c138:	9b04      	ldr	r3, [sp, #16]
 800c13a:	4699      	mov	r9, r3
 800c13c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c13e:	1b1a      	subs	r2, r3, r4
 800c140:	d004      	beq.n	800c14c <_dtoa_r+0x78c>
 800c142:	4649      	mov	r1, r9
 800c144:	4658      	mov	r0, fp
 800c146:	f000 ffd7 	bl	800d0f8 <__pow5mult>
 800c14a:	4681      	mov	r9, r0
 800c14c:	2101      	movs	r1, #1
 800c14e:	4658      	mov	r0, fp
 800c150:	f000 ff12 	bl	800cf78 <__i2b>
 800c154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c156:	4604      	mov	r4, r0
 800c158:	2b00      	cmp	r3, #0
 800c15a:	f000 81cf 	beq.w	800c4fc <_dtoa_r+0xb3c>
 800c15e:	461a      	mov	r2, r3
 800c160:	4601      	mov	r1, r0
 800c162:	4658      	mov	r0, fp
 800c164:	f000 ffc8 	bl	800d0f8 <__pow5mult>
 800c168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c16a:	2b01      	cmp	r3, #1
 800c16c:	4604      	mov	r4, r0
 800c16e:	f300 8095 	bgt.w	800c29c <_dtoa_r+0x8dc>
 800c172:	9b02      	ldr	r3, [sp, #8]
 800c174:	2b00      	cmp	r3, #0
 800c176:	f040 8087 	bne.w	800c288 <_dtoa_r+0x8c8>
 800c17a:	9b03      	ldr	r3, [sp, #12]
 800c17c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c180:	2b00      	cmp	r3, #0
 800c182:	f040 8089 	bne.w	800c298 <_dtoa_r+0x8d8>
 800c186:	9b03      	ldr	r3, [sp, #12]
 800c188:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c18c:	0d1b      	lsrs	r3, r3, #20
 800c18e:	051b      	lsls	r3, r3, #20
 800c190:	b12b      	cbz	r3, 800c19e <_dtoa_r+0x7de>
 800c192:	9b08      	ldr	r3, [sp, #32]
 800c194:	3301      	adds	r3, #1
 800c196:	9308      	str	r3, [sp, #32]
 800c198:	f108 0801 	add.w	r8, r8, #1
 800c19c:	2301      	movs	r3, #1
 800c19e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	f000 81b0 	beq.w	800c508 <_dtoa_r+0xb48>
 800c1a8:	6923      	ldr	r3, [r4, #16]
 800c1aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c1ae:	6918      	ldr	r0, [r3, #16]
 800c1b0:	f000 fe96 	bl	800cee0 <__hi0bits>
 800c1b4:	f1c0 0020 	rsb	r0, r0, #32
 800c1b8:	9b08      	ldr	r3, [sp, #32]
 800c1ba:	4418      	add	r0, r3
 800c1bc:	f010 001f 	ands.w	r0, r0, #31
 800c1c0:	d077      	beq.n	800c2b2 <_dtoa_r+0x8f2>
 800c1c2:	f1c0 0320 	rsb	r3, r0, #32
 800c1c6:	2b04      	cmp	r3, #4
 800c1c8:	dd6b      	ble.n	800c2a2 <_dtoa_r+0x8e2>
 800c1ca:	9b08      	ldr	r3, [sp, #32]
 800c1cc:	f1c0 001c 	rsb	r0, r0, #28
 800c1d0:	4403      	add	r3, r0
 800c1d2:	4480      	add	r8, r0
 800c1d4:	4406      	add	r6, r0
 800c1d6:	9308      	str	r3, [sp, #32]
 800c1d8:	f1b8 0f00 	cmp.w	r8, #0
 800c1dc:	dd05      	ble.n	800c1ea <_dtoa_r+0x82a>
 800c1de:	4649      	mov	r1, r9
 800c1e0:	4642      	mov	r2, r8
 800c1e2:	4658      	mov	r0, fp
 800c1e4:	f000 ffe2 	bl	800d1ac <__lshift>
 800c1e8:	4681      	mov	r9, r0
 800c1ea:	9b08      	ldr	r3, [sp, #32]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	dd05      	ble.n	800c1fc <_dtoa_r+0x83c>
 800c1f0:	4621      	mov	r1, r4
 800c1f2:	461a      	mov	r2, r3
 800c1f4:	4658      	mov	r0, fp
 800c1f6:	f000 ffd9 	bl	800d1ac <__lshift>
 800c1fa:	4604      	mov	r4, r0
 800c1fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d059      	beq.n	800c2b6 <_dtoa_r+0x8f6>
 800c202:	4621      	mov	r1, r4
 800c204:	4648      	mov	r0, r9
 800c206:	f001 f83d 	bl	800d284 <__mcmp>
 800c20a:	2800      	cmp	r0, #0
 800c20c:	da53      	bge.n	800c2b6 <_dtoa_r+0x8f6>
 800c20e:	1e7b      	subs	r3, r7, #1
 800c210:	9304      	str	r3, [sp, #16]
 800c212:	4649      	mov	r1, r9
 800c214:	2300      	movs	r3, #0
 800c216:	220a      	movs	r2, #10
 800c218:	4658      	mov	r0, fp
 800c21a:	f000 fdd1 	bl	800cdc0 <__multadd>
 800c21e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c220:	4681      	mov	r9, r0
 800c222:	2b00      	cmp	r3, #0
 800c224:	f000 8172 	beq.w	800c50c <_dtoa_r+0xb4c>
 800c228:	2300      	movs	r3, #0
 800c22a:	4629      	mov	r1, r5
 800c22c:	220a      	movs	r2, #10
 800c22e:	4658      	mov	r0, fp
 800c230:	f000 fdc6 	bl	800cdc0 <__multadd>
 800c234:	9b00      	ldr	r3, [sp, #0]
 800c236:	2b00      	cmp	r3, #0
 800c238:	4605      	mov	r5, r0
 800c23a:	dc67      	bgt.n	800c30c <_dtoa_r+0x94c>
 800c23c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c23e:	2b02      	cmp	r3, #2
 800c240:	dc41      	bgt.n	800c2c6 <_dtoa_r+0x906>
 800c242:	e063      	b.n	800c30c <_dtoa_r+0x94c>
 800c244:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c246:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c24a:	e746      	b.n	800c0da <_dtoa_r+0x71a>
 800c24c:	9b07      	ldr	r3, [sp, #28]
 800c24e:	1e5c      	subs	r4, r3, #1
 800c250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c252:	42a3      	cmp	r3, r4
 800c254:	bfbf      	itttt	lt
 800c256:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c258:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c25a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c25c:	1ae3      	sublt	r3, r4, r3
 800c25e:	bfb4      	ite	lt
 800c260:	18d2      	addlt	r2, r2, r3
 800c262:	1b1c      	subge	r4, r3, r4
 800c264:	9b07      	ldr	r3, [sp, #28]
 800c266:	bfbc      	itt	lt
 800c268:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c26a:	2400      	movlt	r4, #0
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	bfb5      	itete	lt
 800c270:	eba8 0603 	sublt.w	r6, r8, r3
 800c274:	9b07      	ldrge	r3, [sp, #28]
 800c276:	2300      	movlt	r3, #0
 800c278:	4646      	movge	r6, r8
 800c27a:	e730      	b.n	800c0de <_dtoa_r+0x71e>
 800c27c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c27e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c280:	4646      	mov	r6, r8
 800c282:	e735      	b.n	800c0f0 <_dtoa_r+0x730>
 800c284:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c286:	e75c      	b.n	800c142 <_dtoa_r+0x782>
 800c288:	2300      	movs	r3, #0
 800c28a:	e788      	b.n	800c19e <_dtoa_r+0x7de>
 800c28c:	3fe00000 	.word	0x3fe00000
 800c290:	40240000 	.word	0x40240000
 800c294:	40140000 	.word	0x40140000
 800c298:	9b02      	ldr	r3, [sp, #8]
 800c29a:	e780      	b.n	800c19e <_dtoa_r+0x7de>
 800c29c:	2300      	movs	r3, #0
 800c29e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2a0:	e782      	b.n	800c1a8 <_dtoa_r+0x7e8>
 800c2a2:	d099      	beq.n	800c1d8 <_dtoa_r+0x818>
 800c2a4:	9a08      	ldr	r2, [sp, #32]
 800c2a6:	331c      	adds	r3, #28
 800c2a8:	441a      	add	r2, r3
 800c2aa:	4498      	add	r8, r3
 800c2ac:	441e      	add	r6, r3
 800c2ae:	9208      	str	r2, [sp, #32]
 800c2b0:	e792      	b.n	800c1d8 <_dtoa_r+0x818>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	e7f6      	b.n	800c2a4 <_dtoa_r+0x8e4>
 800c2b6:	9b07      	ldr	r3, [sp, #28]
 800c2b8:	9704      	str	r7, [sp, #16]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	dc20      	bgt.n	800c300 <_dtoa_r+0x940>
 800c2be:	9300      	str	r3, [sp, #0]
 800c2c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2c2:	2b02      	cmp	r3, #2
 800c2c4:	dd1e      	ble.n	800c304 <_dtoa_r+0x944>
 800c2c6:	9b00      	ldr	r3, [sp, #0]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f47f aec0 	bne.w	800c04e <_dtoa_r+0x68e>
 800c2ce:	4621      	mov	r1, r4
 800c2d0:	2205      	movs	r2, #5
 800c2d2:	4658      	mov	r0, fp
 800c2d4:	f000 fd74 	bl	800cdc0 <__multadd>
 800c2d8:	4601      	mov	r1, r0
 800c2da:	4604      	mov	r4, r0
 800c2dc:	4648      	mov	r0, r9
 800c2de:	f000 ffd1 	bl	800d284 <__mcmp>
 800c2e2:	2800      	cmp	r0, #0
 800c2e4:	f77f aeb3 	ble.w	800c04e <_dtoa_r+0x68e>
 800c2e8:	4656      	mov	r6, sl
 800c2ea:	2331      	movs	r3, #49	@ 0x31
 800c2ec:	f806 3b01 	strb.w	r3, [r6], #1
 800c2f0:	9b04      	ldr	r3, [sp, #16]
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	9304      	str	r3, [sp, #16]
 800c2f6:	e6ae      	b.n	800c056 <_dtoa_r+0x696>
 800c2f8:	9c07      	ldr	r4, [sp, #28]
 800c2fa:	9704      	str	r7, [sp, #16]
 800c2fc:	4625      	mov	r5, r4
 800c2fe:	e7f3      	b.n	800c2e8 <_dtoa_r+0x928>
 800c300:	9b07      	ldr	r3, [sp, #28]
 800c302:	9300      	str	r3, [sp, #0]
 800c304:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c306:	2b00      	cmp	r3, #0
 800c308:	f000 8104 	beq.w	800c514 <_dtoa_r+0xb54>
 800c30c:	2e00      	cmp	r6, #0
 800c30e:	dd05      	ble.n	800c31c <_dtoa_r+0x95c>
 800c310:	4629      	mov	r1, r5
 800c312:	4632      	mov	r2, r6
 800c314:	4658      	mov	r0, fp
 800c316:	f000 ff49 	bl	800d1ac <__lshift>
 800c31a:	4605      	mov	r5, r0
 800c31c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d05a      	beq.n	800c3d8 <_dtoa_r+0xa18>
 800c322:	6869      	ldr	r1, [r5, #4]
 800c324:	4658      	mov	r0, fp
 800c326:	f000 fce9 	bl	800ccfc <_Balloc>
 800c32a:	4606      	mov	r6, r0
 800c32c:	b928      	cbnz	r0, 800c33a <_dtoa_r+0x97a>
 800c32e:	4b84      	ldr	r3, [pc, #528]	@ (800c540 <_dtoa_r+0xb80>)
 800c330:	4602      	mov	r2, r0
 800c332:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c336:	f7ff bb5a 	b.w	800b9ee <_dtoa_r+0x2e>
 800c33a:	692a      	ldr	r2, [r5, #16]
 800c33c:	3202      	adds	r2, #2
 800c33e:	0092      	lsls	r2, r2, #2
 800c340:	f105 010c 	add.w	r1, r5, #12
 800c344:	300c      	adds	r0, #12
 800c346:	f7ff fa8d 	bl	800b864 <memcpy>
 800c34a:	2201      	movs	r2, #1
 800c34c:	4631      	mov	r1, r6
 800c34e:	4658      	mov	r0, fp
 800c350:	f000 ff2c 	bl	800d1ac <__lshift>
 800c354:	f10a 0301 	add.w	r3, sl, #1
 800c358:	9307      	str	r3, [sp, #28]
 800c35a:	9b00      	ldr	r3, [sp, #0]
 800c35c:	4453      	add	r3, sl
 800c35e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c360:	9b02      	ldr	r3, [sp, #8]
 800c362:	f003 0301 	and.w	r3, r3, #1
 800c366:	462f      	mov	r7, r5
 800c368:	930a      	str	r3, [sp, #40]	@ 0x28
 800c36a:	4605      	mov	r5, r0
 800c36c:	9b07      	ldr	r3, [sp, #28]
 800c36e:	4621      	mov	r1, r4
 800c370:	3b01      	subs	r3, #1
 800c372:	4648      	mov	r0, r9
 800c374:	9300      	str	r3, [sp, #0]
 800c376:	f7ff fa99 	bl	800b8ac <quorem>
 800c37a:	4639      	mov	r1, r7
 800c37c:	9002      	str	r0, [sp, #8]
 800c37e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c382:	4648      	mov	r0, r9
 800c384:	f000 ff7e 	bl	800d284 <__mcmp>
 800c388:	462a      	mov	r2, r5
 800c38a:	9008      	str	r0, [sp, #32]
 800c38c:	4621      	mov	r1, r4
 800c38e:	4658      	mov	r0, fp
 800c390:	f000 ff94 	bl	800d2bc <__mdiff>
 800c394:	68c2      	ldr	r2, [r0, #12]
 800c396:	4606      	mov	r6, r0
 800c398:	bb02      	cbnz	r2, 800c3dc <_dtoa_r+0xa1c>
 800c39a:	4601      	mov	r1, r0
 800c39c:	4648      	mov	r0, r9
 800c39e:	f000 ff71 	bl	800d284 <__mcmp>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	4631      	mov	r1, r6
 800c3a6:	4658      	mov	r0, fp
 800c3a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c3aa:	f000 fce7 	bl	800cd7c <_Bfree>
 800c3ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3b2:	9e07      	ldr	r6, [sp, #28]
 800c3b4:	ea43 0102 	orr.w	r1, r3, r2
 800c3b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3ba:	4319      	orrs	r1, r3
 800c3bc:	d110      	bne.n	800c3e0 <_dtoa_r+0xa20>
 800c3be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c3c2:	d029      	beq.n	800c418 <_dtoa_r+0xa58>
 800c3c4:	9b08      	ldr	r3, [sp, #32]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	dd02      	ble.n	800c3d0 <_dtoa_r+0xa10>
 800c3ca:	9b02      	ldr	r3, [sp, #8]
 800c3cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c3d0:	9b00      	ldr	r3, [sp, #0]
 800c3d2:	f883 8000 	strb.w	r8, [r3]
 800c3d6:	e63f      	b.n	800c058 <_dtoa_r+0x698>
 800c3d8:	4628      	mov	r0, r5
 800c3da:	e7bb      	b.n	800c354 <_dtoa_r+0x994>
 800c3dc:	2201      	movs	r2, #1
 800c3de:	e7e1      	b.n	800c3a4 <_dtoa_r+0x9e4>
 800c3e0:	9b08      	ldr	r3, [sp, #32]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	db04      	blt.n	800c3f0 <_dtoa_r+0xa30>
 800c3e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3e8:	430b      	orrs	r3, r1
 800c3ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c3ec:	430b      	orrs	r3, r1
 800c3ee:	d120      	bne.n	800c432 <_dtoa_r+0xa72>
 800c3f0:	2a00      	cmp	r2, #0
 800c3f2:	dded      	ble.n	800c3d0 <_dtoa_r+0xa10>
 800c3f4:	4649      	mov	r1, r9
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	4658      	mov	r0, fp
 800c3fa:	f000 fed7 	bl	800d1ac <__lshift>
 800c3fe:	4621      	mov	r1, r4
 800c400:	4681      	mov	r9, r0
 800c402:	f000 ff3f 	bl	800d284 <__mcmp>
 800c406:	2800      	cmp	r0, #0
 800c408:	dc03      	bgt.n	800c412 <_dtoa_r+0xa52>
 800c40a:	d1e1      	bne.n	800c3d0 <_dtoa_r+0xa10>
 800c40c:	f018 0f01 	tst.w	r8, #1
 800c410:	d0de      	beq.n	800c3d0 <_dtoa_r+0xa10>
 800c412:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c416:	d1d8      	bne.n	800c3ca <_dtoa_r+0xa0a>
 800c418:	9a00      	ldr	r2, [sp, #0]
 800c41a:	2339      	movs	r3, #57	@ 0x39
 800c41c:	7013      	strb	r3, [r2, #0]
 800c41e:	4633      	mov	r3, r6
 800c420:	461e      	mov	r6, r3
 800c422:	3b01      	subs	r3, #1
 800c424:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c428:	2a39      	cmp	r2, #57	@ 0x39
 800c42a:	d052      	beq.n	800c4d2 <_dtoa_r+0xb12>
 800c42c:	3201      	adds	r2, #1
 800c42e:	701a      	strb	r2, [r3, #0]
 800c430:	e612      	b.n	800c058 <_dtoa_r+0x698>
 800c432:	2a00      	cmp	r2, #0
 800c434:	dd07      	ble.n	800c446 <_dtoa_r+0xa86>
 800c436:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c43a:	d0ed      	beq.n	800c418 <_dtoa_r+0xa58>
 800c43c:	9a00      	ldr	r2, [sp, #0]
 800c43e:	f108 0301 	add.w	r3, r8, #1
 800c442:	7013      	strb	r3, [r2, #0]
 800c444:	e608      	b.n	800c058 <_dtoa_r+0x698>
 800c446:	9b07      	ldr	r3, [sp, #28]
 800c448:	9a07      	ldr	r2, [sp, #28]
 800c44a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c44e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c450:	4293      	cmp	r3, r2
 800c452:	d028      	beq.n	800c4a6 <_dtoa_r+0xae6>
 800c454:	4649      	mov	r1, r9
 800c456:	2300      	movs	r3, #0
 800c458:	220a      	movs	r2, #10
 800c45a:	4658      	mov	r0, fp
 800c45c:	f000 fcb0 	bl	800cdc0 <__multadd>
 800c460:	42af      	cmp	r7, r5
 800c462:	4681      	mov	r9, r0
 800c464:	f04f 0300 	mov.w	r3, #0
 800c468:	f04f 020a 	mov.w	r2, #10
 800c46c:	4639      	mov	r1, r7
 800c46e:	4658      	mov	r0, fp
 800c470:	d107      	bne.n	800c482 <_dtoa_r+0xac2>
 800c472:	f000 fca5 	bl	800cdc0 <__multadd>
 800c476:	4607      	mov	r7, r0
 800c478:	4605      	mov	r5, r0
 800c47a:	9b07      	ldr	r3, [sp, #28]
 800c47c:	3301      	adds	r3, #1
 800c47e:	9307      	str	r3, [sp, #28]
 800c480:	e774      	b.n	800c36c <_dtoa_r+0x9ac>
 800c482:	f000 fc9d 	bl	800cdc0 <__multadd>
 800c486:	4629      	mov	r1, r5
 800c488:	4607      	mov	r7, r0
 800c48a:	2300      	movs	r3, #0
 800c48c:	220a      	movs	r2, #10
 800c48e:	4658      	mov	r0, fp
 800c490:	f000 fc96 	bl	800cdc0 <__multadd>
 800c494:	4605      	mov	r5, r0
 800c496:	e7f0      	b.n	800c47a <_dtoa_r+0xaba>
 800c498:	9b00      	ldr	r3, [sp, #0]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	bfcc      	ite	gt
 800c49e:	461e      	movgt	r6, r3
 800c4a0:	2601      	movle	r6, #1
 800c4a2:	4456      	add	r6, sl
 800c4a4:	2700      	movs	r7, #0
 800c4a6:	4649      	mov	r1, r9
 800c4a8:	2201      	movs	r2, #1
 800c4aa:	4658      	mov	r0, fp
 800c4ac:	f000 fe7e 	bl	800d1ac <__lshift>
 800c4b0:	4621      	mov	r1, r4
 800c4b2:	4681      	mov	r9, r0
 800c4b4:	f000 fee6 	bl	800d284 <__mcmp>
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	dcb0      	bgt.n	800c41e <_dtoa_r+0xa5e>
 800c4bc:	d102      	bne.n	800c4c4 <_dtoa_r+0xb04>
 800c4be:	f018 0f01 	tst.w	r8, #1
 800c4c2:	d1ac      	bne.n	800c41e <_dtoa_r+0xa5e>
 800c4c4:	4633      	mov	r3, r6
 800c4c6:	461e      	mov	r6, r3
 800c4c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4cc:	2a30      	cmp	r2, #48	@ 0x30
 800c4ce:	d0fa      	beq.n	800c4c6 <_dtoa_r+0xb06>
 800c4d0:	e5c2      	b.n	800c058 <_dtoa_r+0x698>
 800c4d2:	459a      	cmp	sl, r3
 800c4d4:	d1a4      	bne.n	800c420 <_dtoa_r+0xa60>
 800c4d6:	9b04      	ldr	r3, [sp, #16]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	9304      	str	r3, [sp, #16]
 800c4dc:	2331      	movs	r3, #49	@ 0x31
 800c4de:	f88a 3000 	strb.w	r3, [sl]
 800c4e2:	e5b9      	b.n	800c058 <_dtoa_r+0x698>
 800c4e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c4e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c544 <_dtoa_r+0xb84>
 800c4ea:	b11b      	cbz	r3, 800c4f4 <_dtoa_r+0xb34>
 800c4ec:	f10a 0308 	add.w	r3, sl, #8
 800c4f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c4f2:	6013      	str	r3, [r2, #0]
 800c4f4:	4650      	mov	r0, sl
 800c4f6:	b019      	add	sp, #100	@ 0x64
 800c4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	f77f ae37 	ble.w	800c172 <_dtoa_r+0x7b2>
 800c504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c506:	930a      	str	r3, [sp, #40]	@ 0x28
 800c508:	2001      	movs	r0, #1
 800c50a:	e655      	b.n	800c1b8 <_dtoa_r+0x7f8>
 800c50c:	9b00      	ldr	r3, [sp, #0]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	f77f aed6 	ble.w	800c2c0 <_dtoa_r+0x900>
 800c514:	4656      	mov	r6, sl
 800c516:	4621      	mov	r1, r4
 800c518:	4648      	mov	r0, r9
 800c51a:	f7ff f9c7 	bl	800b8ac <quorem>
 800c51e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c522:	f806 8b01 	strb.w	r8, [r6], #1
 800c526:	9b00      	ldr	r3, [sp, #0]
 800c528:	eba6 020a 	sub.w	r2, r6, sl
 800c52c:	4293      	cmp	r3, r2
 800c52e:	ddb3      	ble.n	800c498 <_dtoa_r+0xad8>
 800c530:	4649      	mov	r1, r9
 800c532:	2300      	movs	r3, #0
 800c534:	220a      	movs	r2, #10
 800c536:	4658      	mov	r0, fp
 800c538:	f000 fc42 	bl	800cdc0 <__multadd>
 800c53c:	4681      	mov	r9, r0
 800c53e:	e7ea      	b.n	800c516 <_dtoa_r+0xb56>
 800c540:	080101e0 	.word	0x080101e0
 800c544:	08010164 	.word	0x08010164

0800c548 <_free_r>:
 800c548:	b538      	push	{r3, r4, r5, lr}
 800c54a:	4605      	mov	r5, r0
 800c54c:	2900      	cmp	r1, #0
 800c54e:	d041      	beq.n	800c5d4 <_free_r+0x8c>
 800c550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c554:	1f0c      	subs	r4, r1, #4
 800c556:	2b00      	cmp	r3, #0
 800c558:	bfb8      	it	lt
 800c55a:	18e4      	addlt	r4, r4, r3
 800c55c:	f7fc fc68 	bl	8008e30 <__malloc_lock>
 800c560:	4a1d      	ldr	r2, [pc, #116]	@ (800c5d8 <_free_r+0x90>)
 800c562:	6813      	ldr	r3, [r2, #0]
 800c564:	b933      	cbnz	r3, 800c574 <_free_r+0x2c>
 800c566:	6063      	str	r3, [r4, #4]
 800c568:	6014      	str	r4, [r2, #0]
 800c56a:	4628      	mov	r0, r5
 800c56c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c570:	f7fc bc64 	b.w	8008e3c <__malloc_unlock>
 800c574:	42a3      	cmp	r3, r4
 800c576:	d908      	bls.n	800c58a <_free_r+0x42>
 800c578:	6820      	ldr	r0, [r4, #0]
 800c57a:	1821      	adds	r1, r4, r0
 800c57c:	428b      	cmp	r3, r1
 800c57e:	bf01      	itttt	eq
 800c580:	6819      	ldreq	r1, [r3, #0]
 800c582:	685b      	ldreq	r3, [r3, #4]
 800c584:	1809      	addeq	r1, r1, r0
 800c586:	6021      	streq	r1, [r4, #0]
 800c588:	e7ed      	b.n	800c566 <_free_r+0x1e>
 800c58a:	461a      	mov	r2, r3
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	b10b      	cbz	r3, 800c594 <_free_r+0x4c>
 800c590:	42a3      	cmp	r3, r4
 800c592:	d9fa      	bls.n	800c58a <_free_r+0x42>
 800c594:	6811      	ldr	r1, [r2, #0]
 800c596:	1850      	adds	r0, r2, r1
 800c598:	42a0      	cmp	r0, r4
 800c59a:	d10b      	bne.n	800c5b4 <_free_r+0x6c>
 800c59c:	6820      	ldr	r0, [r4, #0]
 800c59e:	4401      	add	r1, r0
 800c5a0:	1850      	adds	r0, r2, r1
 800c5a2:	4283      	cmp	r3, r0
 800c5a4:	6011      	str	r1, [r2, #0]
 800c5a6:	d1e0      	bne.n	800c56a <_free_r+0x22>
 800c5a8:	6818      	ldr	r0, [r3, #0]
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	6053      	str	r3, [r2, #4]
 800c5ae:	4408      	add	r0, r1
 800c5b0:	6010      	str	r0, [r2, #0]
 800c5b2:	e7da      	b.n	800c56a <_free_r+0x22>
 800c5b4:	d902      	bls.n	800c5bc <_free_r+0x74>
 800c5b6:	230c      	movs	r3, #12
 800c5b8:	602b      	str	r3, [r5, #0]
 800c5ba:	e7d6      	b.n	800c56a <_free_r+0x22>
 800c5bc:	6820      	ldr	r0, [r4, #0]
 800c5be:	1821      	adds	r1, r4, r0
 800c5c0:	428b      	cmp	r3, r1
 800c5c2:	bf04      	itt	eq
 800c5c4:	6819      	ldreq	r1, [r3, #0]
 800c5c6:	685b      	ldreq	r3, [r3, #4]
 800c5c8:	6063      	str	r3, [r4, #4]
 800c5ca:	bf04      	itt	eq
 800c5cc:	1809      	addeq	r1, r1, r0
 800c5ce:	6021      	streq	r1, [r4, #0]
 800c5d0:	6054      	str	r4, [r2, #4]
 800c5d2:	e7ca      	b.n	800c56a <_free_r+0x22>
 800c5d4:	bd38      	pop	{r3, r4, r5, pc}
 800c5d6:	bf00      	nop
 800c5d8:	200091bc 	.word	0x200091bc

0800c5dc <rshift>:
 800c5dc:	6903      	ldr	r3, [r0, #16]
 800c5de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c5e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c5ea:	f100 0414 	add.w	r4, r0, #20
 800c5ee:	dd45      	ble.n	800c67c <rshift+0xa0>
 800c5f0:	f011 011f 	ands.w	r1, r1, #31
 800c5f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c5f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c5fc:	d10c      	bne.n	800c618 <rshift+0x3c>
 800c5fe:	f100 0710 	add.w	r7, r0, #16
 800c602:	4629      	mov	r1, r5
 800c604:	42b1      	cmp	r1, r6
 800c606:	d334      	bcc.n	800c672 <rshift+0x96>
 800c608:	1a9b      	subs	r3, r3, r2
 800c60a:	009b      	lsls	r3, r3, #2
 800c60c:	1eea      	subs	r2, r5, #3
 800c60e:	4296      	cmp	r6, r2
 800c610:	bf38      	it	cc
 800c612:	2300      	movcc	r3, #0
 800c614:	4423      	add	r3, r4
 800c616:	e015      	b.n	800c644 <rshift+0x68>
 800c618:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c61c:	f1c1 0820 	rsb	r8, r1, #32
 800c620:	40cf      	lsrs	r7, r1
 800c622:	f105 0e04 	add.w	lr, r5, #4
 800c626:	46a1      	mov	r9, r4
 800c628:	4576      	cmp	r6, lr
 800c62a:	46f4      	mov	ip, lr
 800c62c:	d815      	bhi.n	800c65a <rshift+0x7e>
 800c62e:	1a9a      	subs	r2, r3, r2
 800c630:	0092      	lsls	r2, r2, #2
 800c632:	3a04      	subs	r2, #4
 800c634:	3501      	adds	r5, #1
 800c636:	42ae      	cmp	r6, r5
 800c638:	bf38      	it	cc
 800c63a:	2200      	movcc	r2, #0
 800c63c:	18a3      	adds	r3, r4, r2
 800c63e:	50a7      	str	r7, [r4, r2]
 800c640:	b107      	cbz	r7, 800c644 <rshift+0x68>
 800c642:	3304      	adds	r3, #4
 800c644:	1b1a      	subs	r2, r3, r4
 800c646:	42a3      	cmp	r3, r4
 800c648:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c64c:	bf08      	it	eq
 800c64e:	2300      	moveq	r3, #0
 800c650:	6102      	str	r2, [r0, #16]
 800c652:	bf08      	it	eq
 800c654:	6143      	streq	r3, [r0, #20]
 800c656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c65a:	f8dc c000 	ldr.w	ip, [ip]
 800c65e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c662:	ea4c 0707 	orr.w	r7, ip, r7
 800c666:	f849 7b04 	str.w	r7, [r9], #4
 800c66a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c66e:	40cf      	lsrs	r7, r1
 800c670:	e7da      	b.n	800c628 <rshift+0x4c>
 800c672:	f851 cb04 	ldr.w	ip, [r1], #4
 800c676:	f847 cf04 	str.w	ip, [r7, #4]!
 800c67a:	e7c3      	b.n	800c604 <rshift+0x28>
 800c67c:	4623      	mov	r3, r4
 800c67e:	e7e1      	b.n	800c644 <rshift+0x68>

0800c680 <__hexdig_fun>:
 800c680:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c684:	2b09      	cmp	r3, #9
 800c686:	d802      	bhi.n	800c68e <__hexdig_fun+0xe>
 800c688:	3820      	subs	r0, #32
 800c68a:	b2c0      	uxtb	r0, r0
 800c68c:	4770      	bx	lr
 800c68e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c692:	2b05      	cmp	r3, #5
 800c694:	d801      	bhi.n	800c69a <__hexdig_fun+0x1a>
 800c696:	3847      	subs	r0, #71	@ 0x47
 800c698:	e7f7      	b.n	800c68a <__hexdig_fun+0xa>
 800c69a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c69e:	2b05      	cmp	r3, #5
 800c6a0:	d801      	bhi.n	800c6a6 <__hexdig_fun+0x26>
 800c6a2:	3827      	subs	r0, #39	@ 0x27
 800c6a4:	e7f1      	b.n	800c68a <__hexdig_fun+0xa>
 800c6a6:	2000      	movs	r0, #0
 800c6a8:	4770      	bx	lr
	...

0800c6ac <__gethex>:
 800c6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b0:	b085      	sub	sp, #20
 800c6b2:	468a      	mov	sl, r1
 800c6b4:	9302      	str	r3, [sp, #8]
 800c6b6:	680b      	ldr	r3, [r1, #0]
 800c6b8:	9001      	str	r0, [sp, #4]
 800c6ba:	4690      	mov	r8, r2
 800c6bc:	1c9c      	adds	r4, r3, #2
 800c6be:	46a1      	mov	r9, r4
 800c6c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c6c4:	2830      	cmp	r0, #48	@ 0x30
 800c6c6:	d0fa      	beq.n	800c6be <__gethex+0x12>
 800c6c8:	eba9 0303 	sub.w	r3, r9, r3
 800c6cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800c6d0:	f7ff ffd6 	bl	800c680 <__hexdig_fun>
 800c6d4:	4605      	mov	r5, r0
 800c6d6:	2800      	cmp	r0, #0
 800c6d8:	d168      	bne.n	800c7ac <__gethex+0x100>
 800c6da:	49a0      	ldr	r1, [pc, #640]	@ (800c95c <__gethex+0x2b0>)
 800c6dc:	2201      	movs	r2, #1
 800c6de:	4648      	mov	r0, r9
 800c6e0:	f7fe fa81 	bl	800abe6 <strncmp>
 800c6e4:	4607      	mov	r7, r0
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	d167      	bne.n	800c7ba <__gethex+0x10e>
 800c6ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c6ee:	4626      	mov	r6, r4
 800c6f0:	f7ff ffc6 	bl	800c680 <__hexdig_fun>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d062      	beq.n	800c7be <__gethex+0x112>
 800c6f8:	4623      	mov	r3, r4
 800c6fa:	7818      	ldrb	r0, [r3, #0]
 800c6fc:	2830      	cmp	r0, #48	@ 0x30
 800c6fe:	4699      	mov	r9, r3
 800c700:	f103 0301 	add.w	r3, r3, #1
 800c704:	d0f9      	beq.n	800c6fa <__gethex+0x4e>
 800c706:	f7ff ffbb 	bl	800c680 <__hexdig_fun>
 800c70a:	fab0 f580 	clz	r5, r0
 800c70e:	096d      	lsrs	r5, r5, #5
 800c710:	f04f 0b01 	mov.w	fp, #1
 800c714:	464a      	mov	r2, r9
 800c716:	4616      	mov	r6, r2
 800c718:	3201      	adds	r2, #1
 800c71a:	7830      	ldrb	r0, [r6, #0]
 800c71c:	f7ff ffb0 	bl	800c680 <__hexdig_fun>
 800c720:	2800      	cmp	r0, #0
 800c722:	d1f8      	bne.n	800c716 <__gethex+0x6a>
 800c724:	498d      	ldr	r1, [pc, #564]	@ (800c95c <__gethex+0x2b0>)
 800c726:	2201      	movs	r2, #1
 800c728:	4630      	mov	r0, r6
 800c72a:	f7fe fa5c 	bl	800abe6 <strncmp>
 800c72e:	2800      	cmp	r0, #0
 800c730:	d13f      	bne.n	800c7b2 <__gethex+0x106>
 800c732:	b944      	cbnz	r4, 800c746 <__gethex+0x9a>
 800c734:	1c74      	adds	r4, r6, #1
 800c736:	4622      	mov	r2, r4
 800c738:	4616      	mov	r6, r2
 800c73a:	3201      	adds	r2, #1
 800c73c:	7830      	ldrb	r0, [r6, #0]
 800c73e:	f7ff ff9f 	bl	800c680 <__hexdig_fun>
 800c742:	2800      	cmp	r0, #0
 800c744:	d1f8      	bne.n	800c738 <__gethex+0x8c>
 800c746:	1ba4      	subs	r4, r4, r6
 800c748:	00a7      	lsls	r7, r4, #2
 800c74a:	7833      	ldrb	r3, [r6, #0]
 800c74c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c750:	2b50      	cmp	r3, #80	@ 0x50
 800c752:	d13e      	bne.n	800c7d2 <__gethex+0x126>
 800c754:	7873      	ldrb	r3, [r6, #1]
 800c756:	2b2b      	cmp	r3, #43	@ 0x2b
 800c758:	d033      	beq.n	800c7c2 <__gethex+0x116>
 800c75a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c75c:	d034      	beq.n	800c7c8 <__gethex+0x11c>
 800c75e:	1c71      	adds	r1, r6, #1
 800c760:	2400      	movs	r4, #0
 800c762:	7808      	ldrb	r0, [r1, #0]
 800c764:	f7ff ff8c 	bl	800c680 <__hexdig_fun>
 800c768:	1e43      	subs	r3, r0, #1
 800c76a:	b2db      	uxtb	r3, r3
 800c76c:	2b18      	cmp	r3, #24
 800c76e:	d830      	bhi.n	800c7d2 <__gethex+0x126>
 800c770:	f1a0 0210 	sub.w	r2, r0, #16
 800c774:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c778:	f7ff ff82 	bl	800c680 <__hexdig_fun>
 800c77c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c780:	fa5f fc8c 	uxtb.w	ip, ip
 800c784:	f1bc 0f18 	cmp.w	ip, #24
 800c788:	f04f 030a 	mov.w	r3, #10
 800c78c:	d91e      	bls.n	800c7cc <__gethex+0x120>
 800c78e:	b104      	cbz	r4, 800c792 <__gethex+0xe6>
 800c790:	4252      	negs	r2, r2
 800c792:	4417      	add	r7, r2
 800c794:	f8ca 1000 	str.w	r1, [sl]
 800c798:	b1ed      	cbz	r5, 800c7d6 <__gethex+0x12a>
 800c79a:	f1bb 0f00 	cmp.w	fp, #0
 800c79e:	bf0c      	ite	eq
 800c7a0:	2506      	moveq	r5, #6
 800c7a2:	2500      	movne	r5, #0
 800c7a4:	4628      	mov	r0, r5
 800c7a6:	b005      	add	sp, #20
 800c7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ac:	2500      	movs	r5, #0
 800c7ae:	462c      	mov	r4, r5
 800c7b0:	e7b0      	b.n	800c714 <__gethex+0x68>
 800c7b2:	2c00      	cmp	r4, #0
 800c7b4:	d1c7      	bne.n	800c746 <__gethex+0x9a>
 800c7b6:	4627      	mov	r7, r4
 800c7b8:	e7c7      	b.n	800c74a <__gethex+0x9e>
 800c7ba:	464e      	mov	r6, r9
 800c7bc:	462f      	mov	r7, r5
 800c7be:	2501      	movs	r5, #1
 800c7c0:	e7c3      	b.n	800c74a <__gethex+0x9e>
 800c7c2:	2400      	movs	r4, #0
 800c7c4:	1cb1      	adds	r1, r6, #2
 800c7c6:	e7cc      	b.n	800c762 <__gethex+0xb6>
 800c7c8:	2401      	movs	r4, #1
 800c7ca:	e7fb      	b.n	800c7c4 <__gethex+0x118>
 800c7cc:	fb03 0002 	mla	r0, r3, r2, r0
 800c7d0:	e7ce      	b.n	800c770 <__gethex+0xc4>
 800c7d2:	4631      	mov	r1, r6
 800c7d4:	e7de      	b.n	800c794 <__gethex+0xe8>
 800c7d6:	eba6 0309 	sub.w	r3, r6, r9
 800c7da:	3b01      	subs	r3, #1
 800c7dc:	4629      	mov	r1, r5
 800c7de:	2b07      	cmp	r3, #7
 800c7e0:	dc0a      	bgt.n	800c7f8 <__gethex+0x14c>
 800c7e2:	9801      	ldr	r0, [sp, #4]
 800c7e4:	f000 fa8a 	bl	800ccfc <_Balloc>
 800c7e8:	4604      	mov	r4, r0
 800c7ea:	b940      	cbnz	r0, 800c7fe <__gethex+0x152>
 800c7ec:	4b5c      	ldr	r3, [pc, #368]	@ (800c960 <__gethex+0x2b4>)
 800c7ee:	4602      	mov	r2, r0
 800c7f0:	21e4      	movs	r1, #228	@ 0xe4
 800c7f2:	485c      	ldr	r0, [pc, #368]	@ (800c964 <__gethex+0x2b8>)
 800c7f4:	f001 fd6a 	bl	800e2cc <__assert_func>
 800c7f8:	3101      	adds	r1, #1
 800c7fa:	105b      	asrs	r3, r3, #1
 800c7fc:	e7ef      	b.n	800c7de <__gethex+0x132>
 800c7fe:	f100 0a14 	add.w	sl, r0, #20
 800c802:	2300      	movs	r3, #0
 800c804:	4655      	mov	r5, sl
 800c806:	469b      	mov	fp, r3
 800c808:	45b1      	cmp	r9, r6
 800c80a:	d337      	bcc.n	800c87c <__gethex+0x1d0>
 800c80c:	f845 bb04 	str.w	fp, [r5], #4
 800c810:	eba5 050a 	sub.w	r5, r5, sl
 800c814:	10ad      	asrs	r5, r5, #2
 800c816:	6125      	str	r5, [r4, #16]
 800c818:	4658      	mov	r0, fp
 800c81a:	f000 fb61 	bl	800cee0 <__hi0bits>
 800c81e:	016d      	lsls	r5, r5, #5
 800c820:	f8d8 6000 	ldr.w	r6, [r8]
 800c824:	1a2d      	subs	r5, r5, r0
 800c826:	42b5      	cmp	r5, r6
 800c828:	dd54      	ble.n	800c8d4 <__gethex+0x228>
 800c82a:	1bad      	subs	r5, r5, r6
 800c82c:	4629      	mov	r1, r5
 800c82e:	4620      	mov	r0, r4
 800c830:	f000 fef5 	bl	800d61e <__any_on>
 800c834:	4681      	mov	r9, r0
 800c836:	b178      	cbz	r0, 800c858 <__gethex+0x1ac>
 800c838:	1e6b      	subs	r3, r5, #1
 800c83a:	1159      	asrs	r1, r3, #5
 800c83c:	f003 021f 	and.w	r2, r3, #31
 800c840:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c844:	f04f 0901 	mov.w	r9, #1
 800c848:	fa09 f202 	lsl.w	r2, r9, r2
 800c84c:	420a      	tst	r2, r1
 800c84e:	d003      	beq.n	800c858 <__gethex+0x1ac>
 800c850:	454b      	cmp	r3, r9
 800c852:	dc36      	bgt.n	800c8c2 <__gethex+0x216>
 800c854:	f04f 0902 	mov.w	r9, #2
 800c858:	4629      	mov	r1, r5
 800c85a:	4620      	mov	r0, r4
 800c85c:	f7ff febe 	bl	800c5dc <rshift>
 800c860:	442f      	add	r7, r5
 800c862:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c866:	42bb      	cmp	r3, r7
 800c868:	da42      	bge.n	800c8f0 <__gethex+0x244>
 800c86a:	9801      	ldr	r0, [sp, #4]
 800c86c:	4621      	mov	r1, r4
 800c86e:	f000 fa85 	bl	800cd7c <_Bfree>
 800c872:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c874:	2300      	movs	r3, #0
 800c876:	6013      	str	r3, [r2, #0]
 800c878:	25a3      	movs	r5, #163	@ 0xa3
 800c87a:	e793      	b.n	800c7a4 <__gethex+0xf8>
 800c87c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c880:	2a2e      	cmp	r2, #46	@ 0x2e
 800c882:	d012      	beq.n	800c8aa <__gethex+0x1fe>
 800c884:	2b20      	cmp	r3, #32
 800c886:	d104      	bne.n	800c892 <__gethex+0x1e6>
 800c888:	f845 bb04 	str.w	fp, [r5], #4
 800c88c:	f04f 0b00 	mov.w	fp, #0
 800c890:	465b      	mov	r3, fp
 800c892:	7830      	ldrb	r0, [r6, #0]
 800c894:	9303      	str	r3, [sp, #12]
 800c896:	f7ff fef3 	bl	800c680 <__hexdig_fun>
 800c89a:	9b03      	ldr	r3, [sp, #12]
 800c89c:	f000 000f 	and.w	r0, r0, #15
 800c8a0:	4098      	lsls	r0, r3
 800c8a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800c8a6:	3304      	adds	r3, #4
 800c8a8:	e7ae      	b.n	800c808 <__gethex+0x15c>
 800c8aa:	45b1      	cmp	r9, r6
 800c8ac:	d8ea      	bhi.n	800c884 <__gethex+0x1d8>
 800c8ae:	492b      	ldr	r1, [pc, #172]	@ (800c95c <__gethex+0x2b0>)
 800c8b0:	9303      	str	r3, [sp, #12]
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	4630      	mov	r0, r6
 800c8b6:	f7fe f996 	bl	800abe6 <strncmp>
 800c8ba:	9b03      	ldr	r3, [sp, #12]
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	d1e1      	bne.n	800c884 <__gethex+0x1d8>
 800c8c0:	e7a2      	b.n	800c808 <__gethex+0x15c>
 800c8c2:	1ea9      	subs	r1, r5, #2
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f000 feaa 	bl	800d61e <__any_on>
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	d0c2      	beq.n	800c854 <__gethex+0x1a8>
 800c8ce:	f04f 0903 	mov.w	r9, #3
 800c8d2:	e7c1      	b.n	800c858 <__gethex+0x1ac>
 800c8d4:	da09      	bge.n	800c8ea <__gethex+0x23e>
 800c8d6:	1b75      	subs	r5, r6, r5
 800c8d8:	4621      	mov	r1, r4
 800c8da:	9801      	ldr	r0, [sp, #4]
 800c8dc:	462a      	mov	r2, r5
 800c8de:	f000 fc65 	bl	800d1ac <__lshift>
 800c8e2:	1b7f      	subs	r7, r7, r5
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	f100 0a14 	add.w	sl, r0, #20
 800c8ea:	f04f 0900 	mov.w	r9, #0
 800c8ee:	e7b8      	b.n	800c862 <__gethex+0x1b6>
 800c8f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c8f4:	42bd      	cmp	r5, r7
 800c8f6:	dd6f      	ble.n	800c9d8 <__gethex+0x32c>
 800c8f8:	1bed      	subs	r5, r5, r7
 800c8fa:	42ae      	cmp	r6, r5
 800c8fc:	dc34      	bgt.n	800c968 <__gethex+0x2bc>
 800c8fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c902:	2b02      	cmp	r3, #2
 800c904:	d022      	beq.n	800c94c <__gethex+0x2a0>
 800c906:	2b03      	cmp	r3, #3
 800c908:	d024      	beq.n	800c954 <__gethex+0x2a8>
 800c90a:	2b01      	cmp	r3, #1
 800c90c:	d115      	bne.n	800c93a <__gethex+0x28e>
 800c90e:	42ae      	cmp	r6, r5
 800c910:	d113      	bne.n	800c93a <__gethex+0x28e>
 800c912:	2e01      	cmp	r6, #1
 800c914:	d10b      	bne.n	800c92e <__gethex+0x282>
 800c916:	9a02      	ldr	r2, [sp, #8]
 800c918:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c91c:	6013      	str	r3, [r2, #0]
 800c91e:	2301      	movs	r3, #1
 800c920:	6123      	str	r3, [r4, #16]
 800c922:	f8ca 3000 	str.w	r3, [sl]
 800c926:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c928:	2562      	movs	r5, #98	@ 0x62
 800c92a:	601c      	str	r4, [r3, #0]
 800c92c:	e73a      	b.n	800c7a4 <__gethex+0xf8>
 800c92e:	1e71      	subs	r1, r6, #1
 800c930:	4620      	mov	r0, r4
 800c932:	f000 fe74 	bl	800d61e <__any_on>
 800c936:	2800      	cmp	r0, #0
 800c938:	d1ed      	bne.n	800c916 <__gethex+0x26a>
 800c93a:	9801      	ldr	r0, [sp, #4]
 800c93c:	4621      	mov	r1, r4
 800c93e:	f000 fa1d 	bl	800cd7c <_Bfree>
 800c942:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c944:	2300      	movs	r3, #0
 800c946:	6013      	str	r3, [r2, #0]
 800c948:	2550      	movs	r5, #80	@ 0x50
 800c94a:	e72b      	b.n	800c7a4 <__gethex+0xf8>
 800c94c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d1f3      	bne.n	800c93a <__gethex+0x28e>
 800c952:	e7e0      	b.n	800c916 <__gethex+0x26a>
 800c954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c956:	2b00      	cmp	r3, #0
 800c958:	d1dd      	bne.n	800c916 <__gethex+0x26a>
 800c95a:	e7ee      	b.n	800c93a <__gethex+0x28e>
 800c95c:	0800ff22 	.word	0x0800ff22
 800c960:	080101e0 	.word	0x080101e0
 800c964:	080101f1 	.word	0x080101f1
 800c968:	1e6f      	subs	r7, r5, #1
 800c96a:	f1b9 0f00 	cmp.w	r9, #0
 800c96e:	d130      	bne.n	800c9d2 <__gethex+0x326>
 800c970:	b127      	cbz	r7, 800c97c <__gethex+0x2d0>
 800c972:	4639      	mov	r1, r7
 800c974:	4620      	mov	r0, r4
 800c976:	f000 fe52 	bl	800d61e <__any_on>
 800c97a:	4681      	mov	r9, r0
 800c97c:	117a      	asrs	r2, r7, #5
 800c97e:	2301      	movs	r3, #1
 800c980:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c984:	f007 071f 	and.w	r7, r7, #31
 800c988:	40bb      	lsls	r3, r7
 800c98a:	4213      	tst	r3, r2
 800c98c:	4629      	mov	r1, r5
 800c98e:	4620      	mov	r0, r4
 800c990:	bf18      	it	ne
 800c992:	f049 0902 	orrne.w	r9, r9, #2
 800c996:	f7ff fe21 	bl	800c5dc <rshift>
 800c99a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c99e:	1b76      	subs	r6, r6, r5
 800c9a0:	2502      	movs	r5, #2
 800c9a2:	f1b9 0f00 	cmp.w	r9, #0
 800c9a6:	d047      	beq.n	800ca38 <__gethex+0x38c>
 800c9a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c9ac:	2b02      	cmp	r3, #2
 800c9ae:	d015      	beq.n	800c9dc <__gethex+0x330>
 800c9b0:	2b03      	cmp	r3, #3
 800c9b2:	d017      	beq.n	800c9e4 <__gethex+0x338>
 800c9b4:	2b01      	cmp	r3, #1
 800c9b6:	d109      	bne.n	800c9cc <__gethex+0x320>
 800c9b8:	f019 0f02 	tst.w	r9, #2
 800c9bc:	d006      	beq.n	800c9cc <__gethex+0x320>
 800c9be:	f8da 3000 	ldr.w	r3, [sl]
 800c9c2:	ea49 0903 	orr.w	r9, r9, r3
 800c9c6:	f019 0f01 	tst.w	r9, #1
 800c9ca:	d10e      	bne.n	800c9ea <__gethex+0x33e>
 800c9cc:	f045 0510 	orr.w	r5, r5, #16
 800c9d0:	e032      	b.n	800ca38 <__gethex+0x38c>
 800c9d2:	f04f 0901 	mov.w	r9, #1
 800c9d6:	e7d1      	b.n	800c97c <__gethex+0x2d0>
 800c9d8:	2501      	movs	r5, #1
 800c9da:	e7e2      	b.n	800c9a2 <__gethex+0x2f6>
 800c9dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9de:	f1c3 0301 	rsb	r3, r3, #1
 800c9e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c9e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d0f0      	beq.n	800c9cc <__gethex+0x320>
 800c9ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c9ee:	f104 0314 	add.w	r3, r4, #20
 800c9f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c9f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c9fa:	f04f 0c00 	mov.w	ip, #0
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca04:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ca08:	d01b      	beq.n	800ca42 <__gethex+0x396>
 800ca0a:	3201      	adds	r2, #1
 800ca0c:	6002      	str	r2, [r0, #0]
 800ca0e:	2d02      	cmp	r5, #2
 800ca10:	f104 0314 	add.w	r3, r4, #20
 800ca14:	d13c      	bne.n	800ca90 <__gethex+0x3e4>
 800ca16:	f8d8 2000 	ldr.w	r2, [r8]
 800ca1a:	3a01      	subs	r2, #1
 800ca1c:	42b2      	cmp	r2, r6
 800ca1e:	d109      	bne.n	800ca34 <__gethex+0x388>
 800ca20:	1171      	asrs	r1, r6, #5
 800ca22:	2201      	movs	r2, #1
 800ca24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ca28:	f006 061f 	and.w	r6, r6, #31
 800ca2c:	fa02 f606 	lsl.w	r6, r2, r6
 800ca30:	421e      	tst	r6, r3
 800ca32:	d13a      	bne.n	800caaa <__gethex+0x3fe>
 800ca34:	f045 0520 	orr.w	r5, r5, #32
 800ca38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca3a:	601c      	str	r4, [r3, #0]
 800ca3c:	9b02      	ldr	r3, [sp, #8]
 800ca3e:	601f      	str	r7, [r3, #0]
 800ca40:	e6b0      	b.n	800c7a4 <__gethex+0xf8>
 800ca42:	4299      	cmp	r1, r3
 800ca44:	f843 cc04 	str.w	ip, [r3, #-4]
 800ca48:	d8d9      	bhi.n	800c9fe <__gethex+0x352>
 800ca4a:	68a3      	ldr	r3, [r4, #8]
 800ca4c:	459b      	cmp	fp, r3
 800ca4e:	db17      	blt.n	800ca80 <__gethex+0x3d4>
 800ca50:	6861      	ldr	r1, [r4, #4]
 800ca52:	9801      	ldr	r0, [sp, #4]
 800ca54:	3101      	adds	r1, #1
 800ca56:	f000 f951 	bl	800ccfc <_Balloc>
 800ca5a:	4681      	mov	r9, r0
 800ca5c:	b918      	cbnz	r0, 800ca66 <__gethex+0x3ba>
 800ca5e:	4b1a      	ldr	r3, [pc, #104]	@ (800cac8 <__gethex+0x41c>)
 800ca60:	4602      	mov	r2, r0
 800ca62:	2184      	movs	r1, #132	@ 0x84
 800ca64:	e6c5      	b.n	800c7f2 <__gethex+0x146>
 800ca66:	6922      	ldr	r2, [r4, #16]
 800ca68:	3202      	adds	r2, #2
 800ca6a:	f104 010c 	add.w	r1, r4, #12
 800ca6e:	0092      	lsls	r2, r2, #2
 800ca70:	300c      	adds	r0, #12
 800ca72:	f7fe fef7 	bl	800b864 <memcpy>
 800ca76:	4621      	mov	r1, r4
 800ca78:	9801      	ldr	r0, [sp, #4]
 800ca7a:	f000 f97f 	bl	800cd7c <_Bfree>
 800ca7e:	464c      	mov	r4, r9
 800ca80:	6923      	ldr	r3, [r4, #16]
 800ca82:	1c5a      	adds	r2, r3, #1
 800ca84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca88:	6122      	str	r2, [r4, #16]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	615a      	str	r2, [r3, #20]
 800ca8e:	e7be      	b.n	800ca0e <__gethex+0x362>
 800ca90:	6922      	ldr	r2, [r4, #16]
 800ca92:	455a      	cmp	r2, fp
 800ca94:	dd0b      	ble.n	800caae <__gethex+0x402>
 800ca96:	2101      	movs	r1, #1
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f7ff fd9f 	bl	800c5dc <rshift>
 800ca9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800caa2:	3701      	adds	r7, #1
 800caa4:	42bb      	cmp	r3, r7
 800caa6:	f6ff aee0 	blt.w	800c86a <__gethex+0x1be>
 800caaa:	2501      	movs	r5, #1
 800caac:	e7c2      	b.n	800ca34 <__gethex+0x388>
 800caae:	f016 061f 	ands.w	r6, r6, #31
 800cab2:	d0fa      	beq.n	800caaa <__gethex+0x3fe>
 800cab4:	4453      	add	r3, sl
 800cab6:	f1c6 0620 	rsb	r6, r6, #32
 800caba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cabe:	f000 fa0f 	bl	800cee0 <__hi0bits>
 800cac2:	42b0      	cmp	r0, r6
 800cac4:	dbe7      	blt.n	800ca96 <__gethex+0x3ea>
 800cac6:	e7f0      	b.n	800caaa <__gethex+0x3fe>
 800cac8:	080101e0 	.word	0x080101e0

0800cacc <L_shift>:
 800cacc:	f1c2 0208 	rsb	r2, r2, #8
 800cad0:	0092      	lsls	r2, r2, #2
 800cad2:	b570      	push	{r4, r5, r6, lr}
 800cad4:	f1c2 0620 	rsb	r6, r2, #32
 800cad8:	6843      	ldr	r3, [r0, #4]
 800cada:	6804      	ldr	r4, [r0, #0]
 800cadc:	fa03 f506 	lsl.w	r5, r3, r6
 800cae0:	432c      	orrs	r4, r5
 800cae2:	40d3      	lsrs	r3, r2
 800cae4:	6004      	str	r4, [r0, #0]
 800cae6:	f840 3f04 	str.w	r3, [r0, #4]!
 800caea:	4288      	cmp	r0, r1
 800caec:	d3f4      	bcc.n	800cad8 <L_shift+0xc>
 800caee:	bd70      	pop	{r4, r5, r6, pc}

0800caf0 <__match>:
 800caf0:	b530      	push	{r4, r5, lr}
 800caf2:	6803      	ldr	r3, [r0, #0]
 800caf4:	3301      	adds	r3, #1
 800caf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cafa:	b914      	cbnz	r4, 800cb02 <__match+0x12>
 800cafc:	6003      	str	r3, [r0, #0]
 800cafe:	2001      	movs	r0, #1
 800cb00:	bd30      	pop	{r4, r5, pc}
 800cb02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cb0a:	2d19      	cmp	r5, #25
 800cb0c:	bf98      	it	ls
 800cb0e:	3220      	addls	r2, #32
 800cb10:	42a2      	cmp	r2, r4
 800cb12:	d0f0      	beq.n	800caf6 <__match+0x6>
 800cb14:	2000      	movs	r0, #0
 800cb16:	e7f3      	b.n	800cb00 <__match+0x10>

0800cb18 <__hexnan>:
 800cb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	680b      	ldr	r3, [r1, #0]
 800cb1e:	6801      	ldr	r1, [r0, #0]
 800cb20:	115e      	asrs	r6, r3, #5
 800cb22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cb26:	f013 031f 	ands.w	r3, r3, #31
 800cb2a:	b087      	sub	sp, #28
 800cb2c:	bf18      	it	ne
 800cb2e:	3604      	addne	r6, #4
 800cb30:	2500      	movs	r5, #0
 800cb32:	1f37      	subs	r7, r6, #4
 800cb34:	4682      	mov	sl, r0
 800cb36:	4690      	mov	r8, r2
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cb3e:	46b9      	mov	r9, r7
 800cb40:	463c      	mov	r4, r7
 800cb42:	9502      	str	r5, [sp, #8]
 800cb44:	46ab      	mov	fp, r5
 800cb46:	784a      	ldrb	r2, [r1, #1]
 800cb48:	1c4b      	adds	r3, r1, #1
 800cb4a:	9303      	str	r3, [sp, #12]
 800cb4c:	b342      	cbz	r2, 800cba0 <__hexnan+0x88>
 800cb4e:	4610      	mov	r0, r2
 800cb50:	9105      	str	r1, [sp, #20]
 800cb52:	9204      	str	r2, [sp, #16]
 800cb54:	f7ff fd94 	bl	800c680 <__hexdig_fun>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d151      	bne.n	800cc00 <__hexnan+0xe8>
 800cb5c:	9a04      	ldr	r2, [sp, #16]
 800cb5e:	9905      	ldr	r1, [sp, #20]
 800cb60:	2a20      	cmp	r2, #32
 800cb62:	d818      	bhi.n	800cb96 <__hexnan+0x7e>
 800cb64:	9b02      	ldr	r3, [sp, #8]
 800cb66:	459b      	cmp	fp, r3
 800cb68:	dd13      	ble.n	800cb92 <__hexnan+0x7a>
 800cb6a:	454c      	cmp	r4, r9
 800cb6c:	d206      	bcs.n	800cb7c <__hexnan+0x64>
 800cb6e:	2d07      	cmp	r5, #7
 800cb70:	dc04      	bgt.n	800cb7c <__hexnan+0x64>
 800cb72:	462a      	mov	r2, r5
 800cb74:	4649      	mov	r1, r9
 800cb76:	4620      	mov	r0, r4
 800cb78:	f7ff ffa8 	bl	800cacc <L_shift>
 800cb7c:	4544      	cmp	r4, r8
 800cb7e:	d952      	bls.n	800cc26 <__hexnan+0x10e>
 800cb80:	2300      	movs	r3, #0
 800cb82:	f1a4 0904 	sub.w	r9, r4, #4
 800cb86:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb8a:	f8cd b008 	str.w	fp, [sp, #8]
 800cb8e:	464c      	mov	r4, r9
 800cb90:	461d      	mov	r5, r3
 800cb92:	9903      	ldr	r1, [sp, #12]
 800cb94:	e7d7      	b.n	800cb46 <__hexnan+0x2e>
 800cb96:	2a29      	cmp	r2, #41	@ 0x29
 800cb98:	d157      	bne.n	800cc4a <__hexnan+0x132>
 800cb9a:	3102      	adds	r1, #2
 800cb9c:	f8ca 1000 	str.w	r1, [sl]
 800cba0:	f1bb 0f00 	cmp.w	fp, #0
 800cba4:	d051      	beq.n	800cc4a <__hexnan+0x132>
 800cba6:	454c      	cmp	r4, r9
 800cba8:	d206      	bcs.n	800cbb8 <__hexnan+0xa0>
 800cbaa:	2d07      	cmp	r5, #7
 800cbac:	dc04      	bgt.n	800cbb8 <__hexnan+0xa0>
 800cbae:	462a      	mov	r2, r5
 800cbb0:	4649      	mov	r1, r9
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f7ff ff8a 	bl	800cacc <L_shift>
 800cbb8:	4544      	cmp	r4, r8
 800cbba:	d936      	bls.n	800cc2a <__hexnan+0x112>
 800cbbc:	f1a8 0204 	sub.w	r2, r8, #4
 800cbc0:	4623      	mov	r3, r4
 800cbc2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cbc6:	f842 1f04 	str.w	r1, [r2, #4]!
 800cbca:	429f      	cmp	r7, r3
 800cbcc:	d2f9      	bcs.n	800cbc2 <__hexnan+0xaa>
 800cbce:	1b3b      	subs	r3, r7, r4
 800cbd0:	f023 0303 	bic.w	r3, r3, #3
 800cbd4:	3304      	adds	r3, #4
 800cbd6:	3401      	adds	r4, #1
 800cbd8:	3e03      	subs	r6, #3
 800cbda:	42b4      	cmp	r4, r6
 800cbdc:	bf88      	it	hi
 800cbde:	2304      	movhi	r3, #4
 800cbe0:	4443      	add	r3, r8
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	f843 2b04 	str.w	r2, [r3], #4
 800cbe8:	429f      	cmp	r7, r3
 800cbea:	d2fb      	bcs.n	800cbe4 <__hexnan+0xcc>
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	b91b      	cbnz	r3, 800cbf8 <__hexnan+0xe0>
 800cbf0:	4547      	cmp	r7, r8
 800cbf2:	d128      	bne.n	800cc46 <__hexnan+0x12e>
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	603b      	str	r3, [r7, #0]
 800cbf8:	2005      	movs	r0, #5
 800cbfa:	b007      	add	sp, #28
 800cbfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc00:	3501      	adds	r5, #1
 800cc02:	2d08      	cmp	r5, #8
 800cc04:	f10b 0b01 	add.w	fp, fp, #1
 800cc08:	dd06      	ble.n	800cc18 <__hexnan+0x100>
 800cc0a:	4544      	cmp	r4, r8
 800cc0c:	d9c1      	bls.n	800cb92 <__hexnan+0x7a>
 800cc0e:	2300      	movs	r3, #0
 800cc10:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc14:	2501      	movs	r5, #1
 800cc16:	3c04      	subs	r4, #4
 800cc18:	6822      	ldr	r2, [r4, #0]
 800cc1a:	f000 000f 	and.w	r0, r0, #15
 800cc1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cc22:	6020      	str	r0, [r4, #0]
 800cc24:	e7b5      	b.n	800cb92 <__hexnan+0x7a>
 800cc26:	2508      	movs	r5, #8
 800cc28:	e7b3      	b.n	800cb92 <__hexnan+0x7a>
 800cc2a:	9b01      	ldr	r3, [sp, #4]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d0dd      	beq.n	800cbec <__hexnan+0xd4>
 800cc30:	f1c3 0320 	rsb	r3, r3, #32
 800cc34:	f04f 32ff 	mov.w	r2, #4294967295
 800cc38:	40da      	lsrs	r2, r3
 800cc3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cc3e:	4013      	ands	r3, r2
 800cc40:	f846 3c04 	str.w	r3, [r6, #-4]
 800cc44:	e7d2      	b.n	800cbec <__hexnan+0xd4>
 800cc46:	3f04      	subs	r7, #4
 800cc48:	e7d0      	b.n	800cbec <__hexnan+0xd4>
 800cc4a:	2004      	movs	r0, #4
 800cc4c:	e7d5      	b.n	800cbfa <__hexnan+0xe2>
	...

0800cc50 <_findenv_r>:
 800cc50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc54:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800ccc4 <_findenv_r+0x74>
 800cc58:	4606      	mov	r6, r0
 800cc5a:	4689      	mov	r9, r1
 800cc5c:	4617      	mov	r7, r2
 800cc5e:	f001 fb67 	bl	800e330 <__env_lock>
 800cc62:	f8da 4000 	ldr.w	r4, [sl]
 800cc66:	b134      	cbz	r4, 800cc76 <_findenv_r+0x26>
 800cc68:	464b      	mov	r3, r9
 800cc6a:	4698      	mov	r8, r3
 800cc6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc70:	b13a      	cbz	r2, 800cc82 <_findenv_r+0x32>
 800cc72:	2a3d      	cmp	r2, #61	@ 0x3d
 800cc74:	d1f9      	bne.n	800cc6a <_findenv_r+0x1a>
 800cc76:	4630      	mov	r0, r6
 800cc78:	f001 fb60 	bl	800e33c <__env_unlock>
 800cc7c:	2000      	movs	r0, #0
 800cc7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc82:	eba8 0809 	sub.w	r8, r8, r9
 800cc86:	46a3      	mov	fp, r4
 800cc88:	f854 0b04 	ldr.w	r0, [r4], #4
 800cc8c:	2800      	cmp	r0, #0
 800cc8e:	d0f2      	beq.n	800cc76 <_findenv_r+0x26>
 800cc90:	4642      	mov	r2, r8
 800cc92:	4649      	mov	r1, r9
 800cc94:	f7fd ffa7 	bl	800abe6 <strncmp>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	d1f4      	bne.n	800cc86 <_findenv_r+0x36>
 800cc9c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cca0:	eb03 0508 	add.w	r5, r3, r8
 800cca4:	f813 3008 	ldrb.w	r3, [r3, r8]
 800cca8:	2b3d      	cmp	r3, #61	@ 0x3d
 800ccaa:	d1ec      	bne.n	800cc86 <_findenv_r+0x36>
 800ccac:	f8da 3000 	ldr.w	r3, [sl]
 800ccb0:	ebab 0303 	sub.w	r3, fp, r3
 800ccb4:	109b      	asrs	r3, r3, #2
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	603b      	str	r3, [r7, #0]
 800ccba:	f001 fb3f 	bl	800e33c <__env_unlock>
 800ccbe:	1c68      	adds	r0, r5, #1
 800ccc0:	e7dd      	b.n	800cc7e <_findenv_r+0x2e>
 800ccc2:	bf00      	nop
 800ccc4:	20000008 	.word	0x20000008

0800ccc8 <_getenv_r>:
 800ccc8:	b507      	push	{r0, r1, r2, lr}
 800ccca:	aa01      	add	r2, sp, #4
 800cccc:	f7ff ffc0 	bl	800cc50 <_findenv_r>
 800ccd0:	b003      	add	sp, #12
 800ccd2:	f85d fb04 	ldr.w	pc, [sp], #4

0800ccd6 <__ascii_mbtowc>:
 800ccd6:	b082      	sub	sp, #8
 800ccd8:	b901      	cbnz	r1, 800ccdc <__ascii_mbtowc+0x6>
 800ccda:	a901      	add	r1, sp, #4
 800ccdc:	b142      	cbz	r2, 800ccf0 <__ascii_mbtowc+0x1a>
 800ccde:	b14b      	cbz	r3, 800ccf4 <__ascii_mbtowc+0x1e>
 800cce0:	7813      	ldrb	r3, [r2, #0]
 800cce2:	600b      	str	r3, [r1, #0]
 800cce4:	7812      	ldrb	r2, [r2, #0]
 800cce6:	1e10      	subs	r0, r2, #0
 800cce8:	bf18      	it	ne
 800ccea:	2001      	movne	r0, #1
 800ccec:	b002      	add	sp, #8
 800ccee:	4770      	bx	lr
 800ccf0:	4610      	mov	r0, r2
 800ccf2:	e7fb      	b.n	800ccec <__ascii_mbtowc+0x16>
 800ccf4:	f06f 0001 	mvn.w	r0, #1
 800ccf8:	e7f8      	b.n	800ccec <__ascii_mbtowc+0x16>
	...

0800ccfc <_Balloc>:
 800ccfc:	b570      	push	{r4, r5, r6, lr}
 800ccfe:	69c6      	ldr	r6, [r0, #28]
 800cd00:	4604      	mov	r4, r0
 800cd02:	460d      	mov	r5, r1
 800cd04:	b976      	cbnz	r6, 800cd24 <_Balloc+0x28>
 800cd06:	2010      	movs	r0, #16
 800cd08:	f7fb ffe0 	bl	8008ccc <malloc>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	61e0      	str	r0, [r4, #28]
 800cd10:	b920      	cbnz	r0, 800cd1c <_Balloc+0x20>
 800cd12:	4b18      	ldr	r3, [pc, #96]	@ (800cd74 <_Balloc+0x78>)
 800cd14:	4818      	ldr	r0, [pc, #96]	@ (800cd78 <_Balloc+0x7c>)
 800cd16:	216b      	movs	r1, #107	@ 0x6b
 800cd18:	f001 fad8 	bl	800e2cc <__assert_func>
 800cd1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd20:	6006      	str	r6, [r0, #0]
 800cd22:	60c6      	str	r6, [r0, #12]
 800cd24:	69e6      	ldr	r6, [r4, #28]
 800cd26:	68f3      	ldr	r3, [r6, #12]
 800cd28:	b183      	cbz	r3, 800cd4c <_Balloc+0x50>
 800cd2a:	69e3      	ldr	r3, [r4, #28]
 800cd2c:	68db      	ldr	r3, [r3, #12]
 800cd2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd32:	b9b8      	cbnz	r0, 800cd64 <_Balloc+0x68>
 800cd34:	2101      	movs	r1, #1
 800cd36:	fa01 f605 	lsl.w	r6, r1, r5
 800cd3a:	1d72      	adds	r2, r6, #5
 800cd3c:	0092      	lsls	r2, r2, #2
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f001 fae2 	bl	800e308 <_calloc_r>
 800cd44:	b160      	cbz	r0, 800cd60 <_Balloc+0x64>
 800cd46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd4a:	e00e      	b.n	800cd6a <_Balloc+0x6e>
 800cd4c:	2221      	movs	r2, #33	@ 0x21
 800cd4e:	2104      	movs	r1, #4
 800cd50:	4620      	mov	r0, r4
 800cd52:	f001 fad9 	bl	800e308 <_calloc_r>
 800cd56:	69e3      	ldr	r3, [r4, #28]
 800cd58:	60f0      	str	r0, [r6, #12]
 800cd5a:	68db      	ldr	r3, [r3, #12]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d1e4      	bne.n	800cd2a <_Balloc+0x2e>
 800cd60:	2000      	movs	r0, #0
 800cd62:	bd70      	pop	{r4, r5, r6, pc}
 800cd64:	6802      	ldr	r2, [r0, #0]
 800cd66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd70:	e7f7      	b.n	800cd62 <_Balloc+0x66>
 800cd72:	bf00      	nop
 800cd74:	08010171 	.word	0x08010171
 800cd78:	08010251 	.word	0x08010251

0800cd7c <_Bfree>:
 800cd7c:	b570      	push	{r4, r5, r6, lr}
 800cd7e:	69c6      	ldr	r6, [r0, #28]
 800cd80:	4605      	mov	r5, r0
 800cd82:	460c      	mov	r4, r1
 800cd84:	b976      	cbnz	r6, 800cda4 <_Bfree+0x28>
 800cd86:	2010      	movs	r0, #16
 800cd88:	f7fb ffa0 	bl	8008ccc <malloc>
 800cd8c:	4602      	mov	r2, r0
 800cd8e:	61e8      	str	r0, [r5, #28]
 800cd90:	b920      	cbnz	r0, 800cd9c <_Bfree+0x20>
 800cd92:	4b09      	ldr	r3, [pc, #36]	@ (800cdb8 <_Bfree+0x3c>)
 800cd94:	4809      	ldr	r0, [pc, #36]	@ (800cdbc <_Bfree+0x40>)
 800cd96:	218f      	movs	r1, #143	@ 0x8f
 800cd98:	f001 fa98 	bl	800e2cc <__assert_func>
 800cd9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cda0:	6006      	str	r6, [r0, #0]
 800cda2:	60c6      	str	r6, [r0, #12]
 800cda4:	b13c      	cbz	r4, 800cdb6 <_Bfree+0x3a>
 800cda6:	69eb      	ldr	r3, [r5, #28]
 800cda8:	6862      	ldr	r2, [r4, #4]
 800cdaa:	68db      	ldr	r3, [r3, #12]
 800cdac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cdb0:	6021      	str	r1, [r4, #0]
 800cdb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cdb6:	bd70      	pop	{r4, r5, r6, pc}
 800cdb8:	08010171 	.word	0x08010171
 800cdbc:	08010251 	.word	0x08010251

0800cdc0 <__multadd>:
 800cdc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdc4:	690d      	ldr	r5, [r1, #16]
 800cdc6:	4607      	mov	r7, r0
 800cdc8:	460c      	mov	r4, r1
 800cdca:	461e      	mov	r6, r3
 800cdcc:	f101 0c14 	add.w	ip, r1, #20
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	f8dc 3000 	ldr.w	r3, [ip]
 800cdd6:	b299      	uxth	r1, r3
 800cdd8:	fb02 6101 	mla	r1, r2, r1, r6
 800cddc:	0c1e      	lsrs	r6, r3, #16
 800cdde:	0c0b      	lsrs	r3, r1, #16
 800cde0:	fb02 3306 	mla	r3, r2, r6, r3
 800cde4:	b289      	uxth	r1, r1
 800cde6:	3001      	adds	r0, #1
 800cde8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cdec:	4285      	cmp	r5, r0
 800cdee:	f84c 1b04 	str.w	r1, [ip], #4
 800cdf2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cdf6:	dcec      	bgt.n	800cdd2 <__multadd+0x12>
 800cdf8:	b30e      	cbz	r6, 800ce3e <__multadd+0x7e>
 800cdfa:	68a3      	ldr	r3, [r4, #8]
 800cdfc:	42ab      	cmp	r3, r5
 800cdfe:	dc19      	bgt.n	800ce34 <__multadd+0x74>
 800ce00:	6861      	ldr	r1, [r4, #4]
 800ce02:	4638      	mov	r0, r7
 800ce04:	3101      	adds	r1, #1
 800ce06:	f7ff ff79 	bl	800ccfc <_Balloc>
 800ce0a:	4680      	mov	r8, r0
 800ce0c:	b928      	cbnz	r0, 800ce1a <__multadd+0x5a>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	4b0c      	ldr	r3, [pc, #48]	@ (800ce44 <__multadd+0x84>)
 800ce12:	480d      	ldr	r0, [pc, #52]	@ (800ce48 <__multadd+0x88>)
 800ce14:	21ba      	movs	r1, #186	@ 0xba
 800ce16:	f001 fa59 	bl	800e2cc <__assert_func>
 800ce1a:	6922      	ldr	r2, [r4, #16]
 800ce1c:	3202      	adds	r2, #2
 800ce1e:	f104 010c 	add.w	r1, r4, #12
 800ce22:	0092      	lsls	r2, r2, #2
 800ce24:	300c      	adds	r0, #12
 800ce26:	f7fe fd1d 	bl	800b864 <memcpy>
 800ce2a:	4621      	mov	r1, r4
 800ce2c:	4638      	mov	r0, r7
 800ce2e:	f7ff ffa5 	bl	800cd7c <_Bfree>
 800ce32:	4644      	mov	r4, r8
 800ce34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce38:	3501      	adds	r5, #1
 800ce3a:	615e      	str	r6, [r3, #20]
 800ce3c:	6125      	str	r5, [r4, #16]
 800ce3e:	4620      	mov	r0, r4
 800ce40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce44:	080101e0 	.word	0x080101e0
 800ce48:	08010251 	.word	0x08010251

0800ce4c <__s2b>:
 800ce4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce50:	460c      	mov	r4, r1
 800ce52:	4615      	mov	r5, r2
 800ce54:	461f      	mov	r7, r3
 800ce56:	2209      	movs	r2, #9
 800ce58:	3308      	adds	r3, #8
 800ce5a:	4606      	mov	r6, r0
 800ce5c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce60:	2100      	movs	r1, #0
 800ce62:	2201      	movs	r2, #1
 800ce64:	429a      	cmp	r2, r3
 800ce66:	db09      	blt.n	800ce7c <__s2b+0x30>
 800ce68:	4630      	mov	r0, r6
 800ce6a:	f7ff ff47 	bl	800ccfc <_Balloc>
 800ce6e:	b940      	cbnz	r0, 800ce82 <__s2b+0x36>
 800ce70:	4602      	mov	r2, r0
 800ce72:	4b19      	ldr	r3, [pc, #100]	@ (800ced8 <__s2b+0x8c>)
 800ce74:	4819      	ldr	r0, [pc, #100]	@ (800cedc <__s2b+0x90>)
 800ce76:	21d3      	movs	r1, #211	@ 0xd3
 800ce78:	f001 fa28 	bl	800e2cc <__assert_func>
 800ce7c:	0052      	lsls	r2, r2, #1
 800ce7e:	3101      	adds	r1, #1
 800ce80:	e7f0      	b.n	800ce64 <__s2b+0x18>
 800ce82:	9b08      	ldr	r3, [sp, #32]
 800ce84:	6143      	str	r3, [r0, #20]
 800ce86:	2d09      	cmp	r5, #9
 800ce88:	f04f 0301 	mov.w	r3, #1
 800ce8c:	6103      	str	r3, [r0, #16]
 800ce8e:	dd16      	ble.n	800cebe <__s2b+0x72>
 800ce90:	f104 0909 	add.w	r9, r4, #9
 800ce94:	46c8      	mov	r8, r9
 800ce96:	442c      	add	r4, r5
 800ce98:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce9c:	4601      	mov	r1, r0
 800ce9e:	3b30      	subs	r3, #48	@ 0x30
 800cea0:	220a      	movs	r2, #10
 800cea2:	4630      	mov	r0, r6
 800cea4:	f7ff ff8c 	bl	800cdc0 <__multadd>
 800cea8:	45a0      	cmp	r8, r4
 800ceaa:	d1f5      	bne.n	800ce98 <__s2b+0x4c>
 800ceac:	f1a5 0408 	sub.w	r4, r5, #8
 800ceb0:	444c      	add	r4, r9
 800ceb2:	1b2d      	subs	r5, r5, r4
 800ceb4:	1963      	adds	r3, r4, r5
 800ceb6:	42bb      	cmp	r3, r7
 800ceb8:	db04      	blt.n	800cec4 <__s2b+0x78>
 800ceba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cebe:	340a      	adds	r4, #10
 800cec0:	2509      	movs	r5, #9
 800cec2:	e7f6      	b.n	800ceb2 <__s2b+0x66>
 800cec4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cec8:	4601      	mov	r1, r0
 800ceca:	3b30      	subs	r3, #48	@ 0x30
 800cecc:	220a      	movs	r2, #10
 800cece:	4630      	mov	r0, r6
 800ced0:	f7ff ff76 	bl	800cdc0 <__multadd>
 800ced4:	e7ee      	b.n	800ceb4 <__s2b+0x68>
 800ced6:	bf00      	nop
 800ced8:	080101e0 	.word	0x080101e0
 800cedc:	08010251 	.word	0x08010251

0800cee0 <__hi0bits>:
 800cee0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cee4:	4603      	mov	r3, r0
 800cee6:	bf36      	itet	cc
 800cee8:	0403      	lslcc	r3, r0, #16
 800ceea:	2000      	movcs	r0, #0
 800ceec:	2010      	movcc	r0, #16
 800ceee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cef2:	bf3c      	itt	cc
 800cef4:	021b      	lslcc	r3, r3, #8
 800cef6:	3008      	addcc	r0, #8
 800cef8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cefc:	bf3c      	itt	cc
 800cefe:	011b      	lslcc	r3, r3, #4
 800cf00:	3004      	addcc	r0, #4
 800cf02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf06:	bf3c      	itt	cc
 800cf08:	009b      	lslcc	r3, r3, #2
 800cf0a:	3002      	addcc	r0, #2
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	db05      	blt.n	800cf1c <__hi0bits+0x3c>
 800cf10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cf14:	f100 0001 	add.w	r0, r0, #1
 800cf18:	bf08      	it	eq
 800cf1a:	2020      	moveq	r0, #32
 800cf1c:	4770      	bx	lr

0800cf1e <__lo0bits>:
 800cf1e:	6803      	ldr	r3, [r0, #0]
 800cf20:	4602      	mov	r2, r0
 800cf22:	f013 0007 	ands.w	r0, r3, #7
 800cf26:	d00b      	beq.n	800cf40 <__lo0bits+0x22>
 800cf28:	07d9      	lsls	r1, r3, #31
 800cf2a:	d421      	bmi.n	800cf70 <__lo0bits+0x52>
 800cf2c:	0798      	lsls	r0, r3, #30
 800cf2e:	bf49      	itett	mi
 800cf30:	085b      	lsrmi	r3, r3, #1
 800cf32:	089b      	lsrpl	r3, r3, #2
 800cf34:	2001      	movmi	r0, #1
 800cf36:	6013      	strmi	r3, [r2, #0]
 800cf38:	bf5c      	itt	pl
 800cf3a:	6013      	strpl	r3, [r2, #0]
 800cf3c:	2002      	movpl	r0, #2
 800cf3e:	4770      	bx	lr
 800cf40:	b299      	uxth	r1, r3
 800cf42:	b909      	cbnz	r1, 800cf48 <__lo0bits+0x2a>
 800cf44:	0c1b      	lsrs	r3, r3, #16
 800cf46:	2010      	movs	r0, #16
 800cf48:	b2d9      	uxtb	r1, r3
 800cf4a:	b909      	cbnz	r1, 800cf50 <__lo0bits+0x32>
 800cf4c:	3008      	adds	r0, #8
 800cf4e:	0a1b      	lsrs	r3, r3, #8
 800cf50:	0719      	lsls	r1, r3, #28
 800cf52:	bf04      	itt	eq
 800cf54:	091b      	lsreq	r3, r3, #4
 800cf56:	3004      	addeq	r0, #4
 800cf58:	0799      	lsls	r1, r3, #30
 800cf5a:	bf04      	itt	eq
 800cf5c:	089b      	lsreq	r3, r3, #2
 800cf5e:	3002      	addeq	r0, #2
 800cf60:	07d9      	lsls	r1, r3, #31
 800cf62:	d403      	bmi.n	800cf6c <__lo0bits+0x4e>
 800cf64:	085b      	lsrs	r3, r3, #1
 800cf66:	f100 0001 	add.w	r0, r0, #1
 800cf6a:	d003      	beq.n	800cf74 <__lo0bits+0x56>
 800cf6c:	6013      	str	r3, [r2, #0]
 800cf6e:	4770      	bx	lr
 800cf70:	2000      	movs	r0, #0
 800cf72:	4770      	bx	lr
 800cf74:	2020      	movs	r0, #32
 800cf76:	4770      	bx	lr

0800cf78 <__i2b>:
 800cf78:	b510      	push	{r4, lr}
 800cf7a:	460c      	mov	r4, r1
 800cf7c:	2101      	movs	r1, #1
 800cf7e:	f7ff febd 	bl	800ccfc <_Balloc>
 800cf82:	4602      	mov	r2, r0
 800cf84:	b928      	cbnz	r0, 800cf92 <__i2b+0x1a>
 800cf86:	4b05      	ldr	r3, [pc, #20]	@ (800cf9c <__i2b+0x24>)
 800cf88:	4805      	ldr	r0, [pc, #20]	@ (800cfa0 <__i2b+0x28>)
 800cf8a:	f240 1145 	movw	r1, #325	@ 0x145
 800cf8e:	f001 f99d 	bl	800e2cc <__assert_func>
 800cf92:	2301      	movs	r3, #1
 800cf94:	6144      	str	r4, [r0, #20]
 800cf96:	6103      	str	r3, [r0, #16]
 800cf98:	bd10      	pop	{r4, pc}
 800cf9a:	bf00      	nop
 800cf9c:	080101e0 	.word	0x080101e0
 800cfa0:	08010251 	.word	0x08010251

0800cfa4 <__multiply>:
 800cfa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfa8:	4614      	mov	r4, r2
 800cfaa:	690a      	ldr	r2, [r1, #16]
 800cfac:	6923      	ldr	r3, [r4, #16]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	bfa8      	it	ge
 800cfb2:	4623      	movge	r3, r4
 800cfb4:	460f      	mov	r7, r1
 800cfb6:	bfa4      	itt	ge
 800cfb8:	460c      	movge	r4, r1
 800cfba:	461f      	movge	r7, r3
 800cfbc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cfc0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cfc4:	68a3      	ldr	r3, [r4, #8]
 800cfc6:	6861      	ldr	r1, [r4, #4]
 800cfc8:	eb0a 0609 	add.w	r6, sl, r9
 800cfcc:	42b3      	cmp	r3, r6
 800cfce:	b085      	sub	sp, #20
 800cfd0:	bfb8      	it	lt
 800cfd2:	3101      	addlt	r1, #1
 800cfd4:	f7ff fe92 	bl	800ccfc <_Balloc>
 800cfd8:	b930      	cbnz	r0, 800cfe8 <__multiply+0x44>
 800cfda:	4602      	mov	r2, r0
 800cfdc:	4b44      	ldr	r3, [pc, #272]	@ (800d0f0 <__multiply+0x14c>)
 800cfde:	4845      	ldr	r0, [pc, #276]	@ (800d0f4 <__multiply+0x150>)
 800cfe0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cfe4:	f001 f972 	bl	800e2cc <__assert_func>
 800cfe8:	f100 0514 	add.w	r5, r0, #20
 800cfec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cff0:	462b      	mov	r3, r5
 800cff2:	2200      	movs	r2, #0
 800cff4:	4543      	cmp	r3, r8
 800cff6:	d321      	bcc.n	800d03c <__multiply+0x98>
 800cff8:	f107 0114 	add.w	r1, r7, #20
 800cffc:	f104 0214 	add.w	r2, r4, #20
 800d000:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d004:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d008:	9302      	str	r3, [sp, #8]
 800d00a:	1b13      	subs	r3, r2, r4
 800d00c:	3b15      	subs	r3, #21
 800d00e:	f023 0303 	bic.w	r3, r3, #3
 800d012:	3304      	adds	r3, #4
 800d014:	f104 0715 	add.w	r7, r4, #21
 800d018:	42ba      	cmp	r2, r7
 800d01a:	bf38      	it	cc
 800d01c:	2304      	movcc	r3, #4
 800d01e:	9301      	str	r3, [sp, #4]
 800d020:	9b02      	ldr	r3, [sp, #8]
 800d022:	9103      	str	r1, [sp, #12]
 800d024:	428b      	cmp	r3, r1
 800d026:	d80c      	bhi.n	800d042 <__multiply+0x9e>
 800d028:	2e00      	cmp	r6, #0
 800d02a:	dd03      	ble.n	800d034 <__multiply+0x90>
 800d02c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d030:	2b00      	cmp	r3, #0
 800d032:	d05b      	beq.n	800d0ec <__multiply+0x148>
 800d034:	6106      	str	r6, [r0, #16]
 800d036:	b005      	add	sp, #20
 800d038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d03c:	f843 2b04 	str.w	r2, [r3], #4
 800d040:	e7d8      	b.n	800cff4 <__multiply+0x50>
 800d042:	f8b1 a000 	ldrh.w	sl, [r1]
 800d046:	f1ba 0f00 	cmp.w	sl, #0
 800d04a:	d024      	beq.n	800d096 <__multiply+0xf2>
 800d04c:	f104 0e14 	add.w	lr, r4, #20
 800d050:	46a9      	mov	r9, r5
 800d052:	f04f 0c00 	mov.w	ip, #0
 800d056:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d05a:	f8d9 3000 	ldr.w	r3, [r9]
 800d05e:	fa1f fb87 	uxth.w	fp, r7
 800d062:	b29b      	uxth	r3, r3
 800d064:	fb0a 330b 	mla	r3, sl, fp, r3
 800d068:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d06c:	f8d9 7000 	ldr.w	r7, [r9]
 800d070:	4463      	add	r3, ip
 800d072:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d076:	fb0a c70b 	mla	r7, sl, fp, ip
 800d07a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d07e:	b29b      	uxth	r3, r3
 800d080:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d084:	4572      	cmp	r2, lr
 800d086:	f849 3b04 	str.w	r3, [r9], #4
 800d08a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d08e:	d8e2      	bhi.n	800d056 <__multiply+0xb2>
 800d090:	9b01      	ldr	r3, [sp, #4]
 800d092:	f845 c003 	str.w	ip, [r5, r3]
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d09c:	3104      	adds	r1, #4
 800d09e:	f1b9 0f00 	cmp.w	r9, #0
 800d0a2:	d021      	beq.n	800d0e8 <__multiply+0x144>
 800d0a4:	682b      	ldr	r3, [r5, #0]
 800d0a6:	f104 0c14 	add.w	ip, r4, #20
 800d0aa:	46ae      	mov	lr, r5
 800d0ac:	f04f 0a00 	mov.w	sl, #0
 800d0b0:	f8bc b000 	ldrh.w	fp, [ip]
 800d0b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d0b8:	fb09 770b 	mla	r7, r9, fp, r7
 800d0bc:	4457      	add	r7, sl
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d0c4:	f84e 3b04 	str.w	r3, [lr], #4
 800d0c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d0cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0d0:	f8be 3000 	ldrh.w	r3, [lr]
 800d0d4:	fb09 330a 	mla	r3, r9, sl, r3
 800d0d8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d0dc:	4562      	cmp	r2, ip
 800d0de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0e2:	d8e5      	bhi.n	800d0b0 <__multiply+0x10c>
 800d0e4:	9f01      	ldr	r7, [sp, #4]
 800d0e6:	51eb      	str	r3, [r5, r7]
 800d0e8:	3504      	adds	r5, #4
 800d0ea:	e799      	b.n	800d020 <__multiply+0x7c>
 800d0ec:	3e01      	subs	r6, #1
 800d0ee:	e79b      	b.n	800d028 <__multiply+0x84>
 800d0f0:	080101e0 	.word	0x080101e0
 800d0f4:	08010251 	.word	0x08010251

0800d0f8 <__pow5mult>:
 800d0f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0fc:	4615      	mov	r5, r2
 800d0fe:	f012 0203 	ands.w	r2, r2, #3
 800d102:	4607      	mov	r7, r0
 800d104:	460e      	mov	r6, r1
 800d106:	d007      	beq.n	800d118 <__pow5mult+0x20>
 800d108:	4c25      	ldr	r4, [pc, #148]	@ (800d1a0 <__pow5mult+0xa8>)
 800d10a:	3a01      	subs	r2, #1
 800d10c:	2300      	movs	r3, #0
 800d10e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d112:	f7ff fe55 	bl	800cdc0 <__multadd>
 800d116:	4606      	mov	r6, r0
 800d118:	10ad      	asrs	r5, r5, #2
 800d11a:	d03d      	beq.n	800d198 <__pow5mult+0xa0>
 800d11c:	69fc      	ldr	r4, [r7, #28]
 800d11e:	b97c      	cbnz	r4, 800d140 <__pow5mult+0x48>
 800d120:	2010      	movs	r0, #16
 800d122:	f7fb fdd3 	bl	8008ccc <malloc>
 800d126:	4602      	mov	r2, r0
 800d128:	61f8      	str	r0, [r7, #28]
 800d12a:	b928      	cbnz	r0, 800d138 <__pow5mult+0x40>
 800d12c:	4b1d      	ldr	r3, [pc, #116]	@ (800d1a4 <__pow5mult+0xac>)
 800d12e:	481e      	ldr	r0, [pc, #120]	@ (800d1a8 <__pow5mult+0xb0>)
 800d130:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d134:	f001 f8ca 	bl	800e2cc <__assert_func>
 800d138:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d13c:	6004      	str	r4, [r0, #0]
 800d13e:	60c4      	str	r4, [r0, #12]
 800d140:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d144:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d148:	b94c      	cbnz	r4, 800d15e <__pow5mult+0x66>
 800d14a:	f240 2171 	movw	r1, #625	@ 0x271
 800d14e:	4638      	mov	r0, r7
 800d150:	f7ff ff12 	bl	800cf78 <__i2b>
 800d154:	2300      	movs	r3, #0
 800d156:	f8c8 0008 	str.w	r0, [r8, #8]
 800d15a:	4604      	mov	r4, r0
 800d15c:	6003      	str	r3, [r0, #0]
 800d15e:	f04f 0900 	mov.w	r9, #0
 800d162:	07eb      	lsls	r3, r5, #31
 800d164:	d50a      	bpl.n	800d17c <__pow5mult+0x84>
 800d166:	4631      	mov	r1, r6
 800d168:	4622      	mov	r2, r4
 800d16a:	4638      	mov	r0, r7
 800d16c:	f7ff ff1a 	bl	800cfa4 <__multiply>
 800d170:	4631      	mov	r1, r6
 800d172:	4680      	mov	r8, r0
 800d174:	4638      	mov	r0, r7
 800d176:	f7ff fe01 	bl	800cd7c <_Bfree>
 800d17a:	4646      	mov	r6, r8
 800d17c:	106d      	asrs	r5, r5, #1
 800d17e:	d00b      	beq.n	800d198 <__pow5mult+0xa0>
 800d180:	6820      	ldr	r0, [r4, #0]
 800d182:	b938      	cbnz	r0, 800d194 <__pow5mult+0x9c>
 800d184:	4622      	mov	r2, r4
 800d186:	4621      	mov	r1, r4
 800d188:	4638      	mov	r0, r7
 800d18a:	f7ff ff0b 	bl	800cfa4 <__multiply>
 800d18e:	6020      	str	r0, [r4, #0]
 800d190:	f8c0 9000 	str.w	r9, [r0]
 800d194:	4604      	mov	r4, r0
 800d196:	e7e4      	b.n	800d162 <__pow5mult+0x6a>
 800d198:	4630      	mov	r0, r6
 800d19a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d19e:	bf00      	nop
 800d1a0:	080102ac 	.word	0x080102ac
 800d1a4:	08010171 	.word	0x08010171
 800d1a8:	08010251 	.word	0x08010251

0800d1ac <__lshift>:
 800d1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1b0:	460c      	mov	r4, r1
 800d1b2:	6849      	ldr	r1, [r1, #4]
 800d1b4:	6923      	ldr	r3, [r4, #16]
 800d1b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d1ba:	68a3      	ldr	r3, [r4, #8]
 800d1bc:	4607      	mov	r7, r0
 800d1be:	4691      	mov	r9, r2
 800d1c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d1c4:	f108 0601 	add.w	r6, r8, #1
 800d1c8:	42b3      	cmp	r3, r6
 800d1ca:	db0b      	blt.n	800d1e4 <__lshift+0x38>
 800d1cc:	4638      	mov	r0, r7
 800d1ce:	f7ff fd95 	bl	800ccfc <_Balloc>
 800d1d2:	4605      	mov	r5, r0
 800d1d4:	b948      	cbnz	r0, 800d1ea <__lshift+0x3e>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	4b28      	ldr	r3, [pc, #160]	@ (800d27c <__lshift+0xd0>)
 800d1da:	4829      	ldr	r0, [pc, #164]	@ (800d280 <__lshift+0xd4>)
 800d1dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d1e0:	f001 f874 	bl	800e2cc <__assert_func>
 800d1e4:	3101      	adds	r1, #1
 800d1e6:	005b      	lsls	r3, r3, #1
 800d1e8:	e7ee      	b.n	800d1c8 <__lshift+0x1c>
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	f100 0114 	add.w	r1, r0, #20
 800d1f0:	f100 0210 	add.w	r2, r0, #16
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	4553      	cmp	r3, sl
 800d1f8:	db33      	blt.n	800d262 <__lshift+0xb6>
 800d1fa:	6920      	ldr	r0, [r4, #16]
 800d1fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d200:	f104 0314 	add.w	r3, r4, #20
 800d204:	f019 091f 	ands.w	r9, r9, #31
 800d208:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d20c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d210:	d02b      	beq.n	800d26a <__lshift+0xbe>
 800d212:	f1c9 0e20 	rsb	lr, r9, #32
 800d216:	468a      	mov	sl, r1
 800d218:	2200      	movs	r2, #0
 800d21a:	6818      	ldr	r0, [r3, #0]
 800d21c:	fa00 f009 	lsl.w	r0, r0, r9
 800d220:	4310      	orrs	r0, r2
 800d222:	f84a 0b04 	str.w	r0, [sl], #4
 800d226:	f853 2b04 	ldr.w	r2, [r3], #4
 800d22a:	459c      	cmp	ip, r3
 800d22c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d230:	d8f3      	bhi.n	800d21a <__lshift+0x6e>
 800d232:	ebac 0304 	sub.w	r3, ip, r4
 800d236:	3b15      	subs	r3, #21
 800d238:	f023 0303 	bic.w	r3, r3, #3
 800d23c:	3304      	adds	r3, #4
 800d23e:	f104 0015 	add.w	r0, r4, #21
 800d242:	4584      	cmp	ip, r0
 800d244:	bf38      	it	cc
 800d246:	2304      	movcc	r3, #4
 800d248:	50ca      	str	r2, [r1, r3]
 800d24a:	b10a      	cbz	r2, 800d250 <__lshift+0xa4>
 800d24c:	f108 0602 	add.w	r6, r8, #2
 800d250:	3e01      	subs	r6, #1
 800d252:	4638      	mov	r0, r7
 800d254:	612e      	str	r6, [r5, #16]
 800d256:	4621      	mov	r1, r4
 800d258:	f7ff fd90 	bl	800cd7c <_Bfree>
 800d25c:	4628      	mov	r0, r5
 800d25e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d262:	f842 0f04 	str.w	r0, [r2, #4]!
 800d266:	3301      	adds	r3, #1
 800d268:	e7c5      	b.n	800d1f6 <__lshift+0x4a>
 800d26a:	3904      	subs	r1, #4
 800d26c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d270:	f841 2f04 	str.w	r2, [r1, #4]!
 800d274:	459c      	cmp	ip, r3
 800d276:	d8f9      	bhi.n	800d26c <__lshift+0xc0>
 800d278:	e7ea      	b.n	800d250 <__lshift+0xa4>
 800d27a:	bf00      	nop
 800d27c:	080101e0 	.word	0x080101e0
 800d280:	08010251 	.word	0x08010251

0800d284 <__mcmp>:
 800d284:	690a      	ldr	r2, [r1, #16]
 800d286:	4603      	mov	r3, r0
 800d288:	6900      	ldr	r0, [r0, #16]
 800d28a:	1a80      	subs	r0, r0, r2
 800d28c:	b530      	push	{r4, r5, lr}
 800d28e:	d10e      	bne.n	800d2ae <__mcmp+0x2a>
 800d290:	3314      	adds	r3, #20
 800d292:	3114      	adds	r1, #20
 800d294:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d298:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d29c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d2a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d2a4:	4295      	cmp	r5, r2
 800d2a6:	d003      	beq.n	800d2b0 <__mcmp+0x2c>
 800d2a8:	d205      	bcs.n	800d2b6 <__mcmp+0x32>
 800d2aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ae:	bd30      	pop	{r4, r5, pc}
 800d2b0:	42a3      	cmp	r3, r4
 800d2b2:	d3f3      	bcc.n	800d29c <__mcmp+0x18>
 800d2b4:	e7fb      	b.n	800d2ae <__mcmp+0x2a>
 800d2b6:	2001      	movs	r0, #1
 800d2b8:	e7f9      	b.n	800d2ae <__mcmp+0x2a>
	...

0800d2bc <__mdiff>:
 800d2bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c0:	4689      	mov	r9, r1
 800d2c2:	4606      	mov	r6, r0
 800d2c4:	4611      	mov	r1, r2
 800d2c6:	4648      	mov	r0, r9
 800d2c8:	4614      	mov	r4, r2
 800d2ca:	f7ff ffdb 	bl	800d284 <__mcmp>
 800d2ce:	1e05      	subs	r5, r0, #0
 800d2d0:	d112      	bne.n	800d2f8 <__mdiff+0x3c>
 800d2d2:	4629      	mov	r1, r5
 800d2d4:	4630      	mov	r0, r6
 800d2d6:	f7ff fd11 	bl	800ccfc <_Balloc>
 800d2da:	4602      	mov	r2, r0
 800d2dc:	b928      	cbnz	r0, 800d2ea <__mdiff+0x2e>
 800d2de:	4b3f      	ldr	r3, [pc, #252]	@ (800d3dc <__mdiff+0x120>)
 800d2e0:	f240 2137 	movw	r1, #567	@ 0x237
 800d2e4:	483e      	ldr	r0, [pc, #248]	@ (800d3e0 <__mdiff+0x124>)
 800d2e6:	f000 fff1 	bl	800e2cc <__assert_func>
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d2f0:	4610      	mov	r0, r2
 800d2f2:	b003      	add	sp, #12
 800d2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2f8:	bfbc      	itt	lt
 800d2fa:	464b      	movlt	r3, r9
 800d2fc:	46a1      	movlt	r9, r4
 800d2fe:	4630      	mov	r0, r6
 800d300:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d304:	bfba      	itte	lt
 800d306:	461c      	movlt	r4, r3
 800d308:	2501      	movlt	r5, #1
 800d30a:	2500      	movge	r5, #0
 800d30c:	f7ff fcf6 	bl	800ccfc <_Balloc>
 800d310:	4602      	mov	r2, r0
 800d312:	b918      	cbnz	r0, 800d31c <__mdiff+0x60>
 800d314:	4b31      	ldr	r3, [pc, #196]	@ (800d3dc <__mdiff+0x120>)
 800d316:	f240 2145 	movw	r1, #581	@ 0x245
 800d31a:	e7e3      	b.n	800d2e4 <__mdiff+0x28>
 800d31c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d320:	6926      	ldr	r6, [r4, #16]
 800d322:	60c5      	str	r5, [r0, #12]
 800d324:	f109 0310 	add.w	r3, r9, #16
 800d328:	f109 0514 	add.w	r5, r9, #20
 800d32c:	f104 0e14 	add.w	lr, r4, #20
 800d330:	f100 0b14 	add.w	fp, r0, #20
 800d334:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d338:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d33c:	9301      	str	r3, [sp, #4]
 800d33e:	46d9      	mov	r9, fp
 800d340:	f04f 0c00 	mov.w	ip, #0
 800d344:	9b01      	ldr	r3, [sp, #4]
 800d346:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d34a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d34e:	9301      	str	r3, [sp, #4]
 800d350:	fa1f f38a 	uxth.w	r3, sl
 800d354:	4619      	mov	r1, r3
 800d356:	b283      	uxth	r3, r0
 800d358:	1acb      	subs	r3, r1, r3
 800d35a:	0c00      	lsrs	r0, r0, #16
 800d35c:	4463      	add	r3, ip
 800d35e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d362:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d366:	b29b      	uxth	r3, r3
 800d368:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d36c:	4576      	cmp	r6, lr
 800d36e:	f849 3b04 	str.w	r3, [r9], #4
 800d372:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d376:	d8e5      	bhi.n	800d344 <__mdiff+0x88>
 800d378:	1b33      	subs	r3, r6, r4
 800d37a:	3b15      	subs	r3, #21
 800d37c:	f023 0303 	bic.w	r3, r3, #3
 800d380:	3415      	adds	r4, #21
 800d382:	3304      	adds	r3, #4
 800d384:	42a6      	cmp	r6, r4
 800d386:	bf38      	it	cc
 800d388:	2304      	movcc	r3, #4
 800d38a:	441d      	add	r5, r3
 800d38c:	445b      	add	r3, fp
 800d38e:	461e      	mov	r6, r3
 800d390:	462c      	mov	r4, r5
 800d392:	4544      	cmp	r4, r8
 800d394:	d30e      	bcc.n	800d3b4 <__mdiff+0xf8>
 800d396:	f108 0103 	add.w	r1, r8, #3
 800d39a:	1b49      	subs	r1, r1, r5
 800d39c:	f021 0103 	bic.w	r1, r1, #3
 800d3a0:	3d03      	subs	r5, #3
 800d3a2:	45a8      	cmp	r8, r5
 800d3a4:	bf38      	it	cc
 800d3a6:	2100      	movcc	r1, #0
 800d3a8:	440b      	add	r3, r1
 800d3aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d3ae:	b191      	cbz	r1, 800d3d6 <__mdiff+0x11a>
 800d3b0:	6117      	str	r7, [r2, #16]
 800d3b2:	e79d      	b.n	800d2f0 <__mdiff+0x34>
 800d3b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d3b8:	46e6      	mov	lr, ip
 800d3ba:	0c08      	lsrs	r0, r1, #16
 800d3bc:	fa1c fc81 	uxtah	ip, ip, r1
 800d3c0:	4471      	add	r1, lr
 800d3c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d3c6:	b289      	uxth	r1, r1
 800d3c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d3cc:	f846 1b04 	str.w	r1, [r6], #4
 800d3d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d3d4:	e7dd      	b.n	800d392 <__mdiff+0xd6>
 800d3d6:	3f01      	subs	r7, #1
 800d3d8:	e7e7      	b.n	800d3aa <__mdiff+0xee>
 800d3da:	bf00      	nop
 800d3dc:	080101e0 	.word	0x080101e0
 800d3e0:	08010251 	.word	0x08010251

0800d3e4 <__ulp>:
 800d3e4:	b082      	sub	sp, #8
 800d3e6:	ed8d 0b00 	vstr	d0, [sp]
 800d3ea:	9a01      	ldr	r2, [sp, #4]
 800d3ec:	4b0f      	ldr	r3, [pc, #60]	@ (800d42c <__ulp+0x48>)
 800d3ee:	4013      	ands	r3, r2
 800d3f0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	dc08      	bgt.n	800d40a <__ulp+0x26>
 800d3f8:	425b      	negs	r3, r3
 800d3fa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d3fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d402:	da04      	bge.n	800d40e <__ulp+0x2a>
 800d404:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d408:	4113      	asrs	r3, r2
 800d40a:	2200      	movs	r2, #0
 800d40c:	e008      	b.n	800d420 <__ulp+0x3c>
 800d40e:	f1a2 0314 	sub.w	r3, r2, #20
 800d412:	2b1e      	cmp	r3, #30
 800d414:	bfda      	itte	le
 800d416:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d41a:	40da      	lsrle	r2, r3
 800d41c:	2201      	movgt	r2, #1
 800d41e:	2300      	movs	r3, #0
 800d420:	4619      	mov	r1, r3
 800d422:	4610      	mov	r0, r2
 800d424:	ec41 0b10 	vmov	d0, r0, r1
 800d428:	b002      	add	sp, #8
 800d42a:	4770      	bx	lr
 800d42c:	7ff00000 	.word	0x7ff00000

0800d430 <__b2d>:
 800d430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d434:	6906      	ldr	r6, [r0, #16]
 800d436:	f100 0814 	add.w	r8, r0, #20
 800d43a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d43e:	1f37      	subs	r7, r6, #4
 800d440:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d444:	4610      	mov	r0, r2
 800d446:	f7ff fd4b 	bl	800cee0 <__hi0bits>
 800d44a:	f1c0 0320 	rsb	r3, r0, #32
 800d44e:	280a      	cmp	r0, #10
 800d450:	600b      	str	r3, [r1, #0]
 800d452:	491b      	ldr	r1, [pc, #108]	@ (800d4c0 <__b2d+0x90>)
 800d454:	dc15      	bgt.n	800d482 <__b2d+0x52>
 800d456:	f1c0 0c0b 	rsb	ip, r0, #11
 800d45a:	fa22 f30c 	lsr.w	r3, r2, ip
 800d45e:	45b8      	cmp	r8, r7
 800d460:	ea43 0501 	orr.w	r5, r3, r1
 800d464:	bf34      	ite	cc
 800d466:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d46a:	2300      	movcs	r3, #0
 800d46c:	3015      	adds	r0, #21
 800d46e:	fa02 f000 	lsl.w	r0, r2, r0
 800d472:	fa23 f30c 	lsr.w	r3, r3, ip
 800d476:	4303      	orrs	r3, r0
 800d478:	461c      	mov	r4, r3
 800d47a:	ec45 4b10 	vmov	d0, r4, r5
 800d47e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d482:	45b8      	cmp	r8, r7
 800d484:	bf3a      	itte	cc
 800d486:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d48a:	f1a6 0708 	subcc.w	r7, r6, #8
 800d48e:	2300      	movcs	r3, #0
 800d490:	380b      	subs	r0, #11
 800d492:	d012      	beq.n	800d4ba <__b2d+0x8a>
 800d494:	f1c0 0120 	rsb	r1, r0, #32
 800d498:	fa23 f401 	lsr.w	r4, r3, r1
 800d49c:	4082      	lsls	r2, r0
 800d49e:	4322      	orrs	r2, r4
 800d4a0:	4547      	cmp	r7, r8
 800d4a2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d4a6:	bf8c      	ite	hi
 800d4a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d4ac:	2200      	movls	r2, #0
 800d4ae:	4083      	lsls	r3, r0
 800d4b0:	40ca      	lsrs	r2, r1
 800d4b2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d4b6:	4313      	orrs	r3, r2
 800d4b8:	e7de      	b.n	800d478 <__b2d+0x48>
 800d4ba:	ea42 0501 	orr.w	r5, r2, r1
 800d4be:	e7db      	b.n	800d478 <__b2d+0x48>
 800d4c0:	3ff00000 	.word	0x3ff00000

0800d4c4 <__d2b>:
 800d4c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d4c8:	460f      	mov	r7, r1
 800d4ca:	2101      	movs	r1, #1
 800d4cc:	ec59 8b10 	vmov	r8, r9, d0
 800d4d0:	4616      	mov	r6, r2
 800d4d2:	f7ff fc13 	bl	800ccfc <_Balloc>
 800d4d6:	4604      	mov	r4, r0
 800d4d8:	b930      	cbnz	r0, 800d4e8 <__d2b+0x24>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	4b23      	ldr	r3, [pc, #140]	@ (800d56c <__d2b+0xa8>)
 800d4de:	4824      	ldr	r0, [pc, #144]	@ (800d570 <__d2b+0xac>)
 800d4e0:	f240 310f 	movw	r1, #783	@ 0x30f
 800d4e4:	f000 fef2 	bl	800e2cc <__assert_func>
 800d4e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4f0:	b10d      	cbz	r5, 800d4f6 <__d2b+0x32>
 800d4f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4f6:	9301      	str	r3, [sp, #4]
 800d4f8:	f1b8 0300 	subs.w	r3, r8, #0
 800d4fc:	d023      	beq.n	800d546 <__d2b+0x82>
 800d4fe:	4668      	mov	r0, sp
 800d500:	9300      	str	r3, [sp, #0]
 800d502:	f7ff fd0c 	bl	800cf1e <__lo0bits>
 800d506:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d50a:	b1d0      	cbz	r0, 800d542 <__d2b+0x7e>
 800d50c:	f1c0 0320 	rsb	r3, r0, #32
 800d510:	fa02 f303 	lsl.w	r3, r2, r3
 800d514:	430b      	orrs	r3, r1
 800d516:	40c2      	lsrs	r2, r0
 800d518:	6163      	str	r3, [r4, #20]
 800d51a:	9201      	str	r2, [sp, #4]
 800d51c:	9b01      	ldr	r3, [sp, #4]
 800d51e:	61a3      	str	r3, [r4, #24]
 800d520:	2b00      	cmp	r3, #0
 800d522:	bf0c      	ite	eq
 800d524:	2201      	moveq	r2, #1
 800d526:	2202      	movne	r2, #2
 800d528:	6122      	str	r2, [r4, #16]
 800d52a:	b1a5      	cbz	r5, 800d556 <__d2b+0x92>
 800d52c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d530:	4405      	add	r5, r0
 800d532:	603d      	str	r5, [r7, #0]
 800d534:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d538:	6030      	str	r0, [r6, #0]
 800d53a:	4620      	mov	r0, r4
 800d53c:	b003      	add	sp, #12
 800d53e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d542:	6161      	str	r1, [r4, #20]
 800d544:	e7ea      	b.n	800d51c <__d2b+0x58>
 800d546:	a801      	add	r0, sp, #4
 800d548:	f7ff fce9 	bl	800cf1e <__lo0bits>
 800d54c:	9b01      	ldr	r3, [sp, #4]
 800d54e:	6163      	str	r3, [r4, #20]
 800d550:	3020      	adds	r0, #32
 800d552:	2201      	movs	r2, #1
 800d554:	e7e8      	b.n	800d528 <__d2b+0x64>
 800d556:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d55a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d55e:	6038      	str	r0, [r7, #0]
 800d560:	6918      	ldr	r0, [r3, #16]
 800d562:	f7ff fcbd 	bl	800cee0 <__hi0bits>
 800d566:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d56a:	e7e5      	b.n	800d538 <__d2b+0x74>
 800d56c:	080101e0 	.word	0x080101e0
 800d570:	08010251 	.word	0x08010251

0800d574 <__ratio>:
 800d574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d578:	b085      	sub	sp, #20
 800d57a:	e9cd 1000 	strd	r1, r0, [sp]
 800d57e:	a902      	add	r1, sp, #8
 800d580:	f7ff ff56 	bl	800d430 <__b2d>
 800d584:	9800      	ldr	r0, [sp, #0]
 800d586:	a903      	add	r1, sp, #12
 800d588:	ec55 4b10 	vmov	r4, r5, d0
 800d58c:	f7ff ff50 	bl	800d430 <__b2d>
 800d590:	9b01      	ldr	r3, [sp, #4]
 800d592:	6919      	ldr	r1, [r3, #16]
 800d594:	9b00      	ldr	r3, [sp, #0]
 800d596:	691b      	ldr	r3, [r3, #16]
 800d598:	1ac9      	subs	r1, r1, r3
 800d59a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d59e:	1a9b      	subs	r3, r3, r2
 800d5a0:	ec5b ab10 	vmov	sl, fp, d0
 800d5a4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	bfce      	itee	gt
 800d5ac:	462a      	movgt	r2, r5
 800d5ae:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d5b2:	465a      	movle	r2, fp
 800d5b4:	462f      	mov	r7, r5
 800d5b6:	46d9      	mov	r9, fp
 800d5b8:	bfcc      	ite	gt
 800d5ba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d5be:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d5c2:	464b      	mov	r3, r9
 800d5c4:	4652      	mov	r2, sl
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	4639      	mov	r1, r7
 800d5ca:	f7f3 f94f 	bl	800086c <__aeabi_ddiv>
 800d5ce:	ec41 0b10 	vmov	d0, r0, r1
 800d5d2:	b005      	add	sp, #20
 800d5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d5d8 <__copybits>:
 800d5d8:	3901      	subs	r1, #1
 800d5da:	b570      	push	{r4, r5, r6, lr}
 800d5dc:	1149      	asrs	r1, r1, #5
 800d5de:	6914      	ldr	r4, [r2, #16]
 800d5e0:	3101      	adds	r1, #1
 800d5e2:	f102 0314 	add.w	r3, r2, #20
 800d5e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d5ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d5ee:	1f05      	subs	r5, r0, #4
 800d5f0:	42a3      	cmp	r3, r4
 800d5f2:	d30c      	bcc.n	800d60e <__copybits+0x36>
 800d5f4:	1aa3      	subs	r3, r4, r2
 800d5f6:	3b11      	subs	r3, #17
 800d5f8:	f023 0303 	bic.w	r3, r3, #3
 800d5fc:	3211      	adds	r2, #17
 800d5fe:	42a2      	cmp	r2, r4
 800d600:	bf88      	it	hi
 800d602:	2300      	movhi	r3, #0
 800d604:	4418      	add	r0, r3
 800d606:	2300      	movs	r3, #0
 800d608:	4288      	cmp	r0, r1
 800d60a:	d305      	bcc.n	800d618 <__copybits+0x40>
 800d60c:	bd70      	pop	{r4, r5, r6, pc}
 800d60e:	f853 6b04 	ldr.w	r6, [r3], #4
 800d612:	f845 6f04 	str.w	r6, [r5, #4]!
 800d616:	e7eb      	b.n	800d5f0 <__copybits+0x18>
 800d618:	f840 3b04 	str.w	r3, [r0], #4
 800d61c:	e7f4      	b.n	800d608 <__copybits+0x30>

0800d61e <__any_on>:
 800d61e:	f100 0214 	add.w	r2, r0, #20
 800d622:	6900      	ldr	r0, [r0, #16]
 800d624:	114b      	asrs	r3, r1, #5
 800d626:	4298      	cmp	r0, r3
 800d628:	b510      	push	{r4, lr}
 800d62a:	db11      	blt.n	800d650 <__any_on+0x32>
 800d62c:	dd0a      	ble.n	800d644 <__any_on+0x26>
 800d62e:	f011 011f 	ands.w	r1, r1, #31
 800d632:	d007      	beq.n	800d644 <__any_on+0x26>
 800d634:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d638:	fa24 f001 	lsr.w	r0, r4, r1
 800d63c:	fa00 f101 	lsl.w	r1, r0, r1
 800d640:	428c      	cmp	r4, r1
 800d642:	d10b      	bne.n	800d65c <__any_on+0x3e>
 800d644:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d648:	4293      	cmp	r3, r2
 800d64a:	d803      	bhi.n	800d654 <__any_on+0x36>
 800d64c:	2000      	movs	r0, #0
 800d64e:	bd10      	pop	{r4, pc}
 800d650:	4603      	mov	r3, r0
 800d652:	e7f7      	b.n	800d644 <__any_on+0x26>
 800d654:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d658:	2900      	cmp	r1, #0
 800d65a:	d0f5      	beq.n	800d648 <__any_on+0x2a>
 800d65c:	2001      	movs	r0, #1
 800d65e:	e7f6      	b.n	800d64e <__any_on+0x30>

0800d660 <_strtoul_l.constprop.0>:
 800d660:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d664:	4e34      	ldr	r6, [pc, #208]	@ (800d738 <_strtoul_l.constprop.0+0xd8>)
 800d666:	4686      	mov	lr, r0
 800d668:	460d      	mov	r5, r1
 800d66a:	4628      	mov	r0, r5
 800d66c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d670:	5d37      	ldrb	r7, [r6, r4]
 800d672:	f017 0708 	ands.w	r7, r7, #8
 800d676:	d1f8      	bne.n	800d66a <_strtoul_l.constprop.0+0xa>
 800d678:	2c2d      	cmp	r4, #45	@ 0x2d
 800d67a:	d12f      	bne.n	800d6dc <_strtoul_l.constprop.0+0x7c>
 800d67c:	782c      	ldrb	r4, [r5, #0]
 800d67e:	2701      	movs	r7, #1
 800d680:	1c85      	adds	r5, r0, #2
 800d682:	f033 0010 	bics.w	r0, r3, #16
 800d686:	d109      	bne.n	800d69c <_strtoul_l.constprop.0+0x3c>
 800d688:	2c30      	cmp	r4, #48	@ 0x30
 800d68a:	d12c      	bne.n	800d6e6 <_strtoul_l.constprop.0+0x86>
 800d68c:	7828      	ldrb	r0, [r5, #0]
 800d68e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d692:	2858      	cmp	r0, #88	@ 0x58
 800d694:	d127      	bne.n	800d6e6 <_strtoul_l.constprop.0+0x86>
 800d696:	786c      	ldrb	r4, [r5, #1]
 800d698:	2310      	movs	r3, #16
 800d69a:	3502      	adds	r5, #2
 800d69c:	f04f 38ff 	mov.w	r8, #4294967295
 800d6a0:	2600      	movs	r6, #0
 800d6a2:	fbb8 f8f3 	udiv	r8, r8, r3
 800d6a6:	fb03 f908 	mul.w	r9, r3, r8
 800d6aa:	ea6f 0909 	mvn.w	r9, r9
 800d6ae:	4630      	mov	r0, r6
 800d6b0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d6b4:	f1bc 0f09 	cmp.w	ip, #9
 800d6b8:	d81c      	bhi.n	800d6f4 <_strtoul_l.constprop.0+0x94>
 800d6ba:	4664      	mov	r4, ip
 800d6bc:	42a3      	cmp	r3, r4
 800d6be:	dd2a      	ble.n	800d716 <_strtoul_l.constprop.0+0xb6>
 800d6c0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d6c4:	d007      	beq.n	800d6d6 <_strtoul_l.constprop.0+0x76>
 800d6c6:	4580      	cmp	r8, r0
 800d6c8:	d322      	bcc.n	800d710 <_strtoul_l.constprop.0+0xb0>
 800d6ca:	d101      	bne.n	800d6d0 <_strtoul_l.constprop.0+0x70>
 800d6cc:	45a1      	cmp	r9, r4
 800d6ce:	db1f      	blt.n	800d710 <_strtoul_l.constprop.0+0xb0>
 800d6d0:	fb00 4003 	mla	r0, r0, r3, r4
 800d6d4:	2601      	movs	r6, #1
 800d6d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6da:	e7e9      	b.n	800d6b0 <_strtoul_l.constprop.0+0x50>
 800d6dc:	2c2b      	cmp	r4, #43	@ 0x2b
 800d6de:	bf04      	itt	eq
 800d6e0:	782c      	ldrbeq	r4, [r5, #0]
 800d6e2:	1c85      	addeq	r5, r0, #2
 800d6e4:	e7cd      	b.n	800d682 <_strtoul_l.constprop.0+0x22>
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d1d8      	bne.n	800d69c <_strtoul_l.constprop.0+0x3c>
 800d6ea:	2c30      	cmp	r4, #48	@ 0x30
 800d6ec:	bf0c      	ite	eq
 800d6ee:	2308      	moveq	r3, #8
 800d6f0:	230a      	movne	r3, #10
 800d6f2:	e7d3      	b.n	800d69c <_strtoul_l.constprop.0+0x3c>
 800d6f4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d6f8:	f1bc 0f19 	cmp.w	ip, #25
 800d6fc:	d801      	bhi.n	800d702 <_strtoul_l.constprop.0+0xa2>
 800d6fe:	3c37      	subs	r4, #55	@ 0x37
 800d700:	e7dc      	b.n	800d6bc <_strtoul_l.constprop.0+0x5c>
 800d702:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d706:	f1bc 0f19 	cmp.w	ip, #25
 800d70a:	d804      	bhi.n	800d716 <_strtoul_l.constprop.0+0xb6>
 800d70c:	3c57      	subs	r4, #87	@ 0x57
 800d70e:	e7d5      	b.n	800d6bc <_strtoul_l.constprop.0+0x5c>
 800d710:	f04f 36ff 	mov.w	r6, #4294967295
 800d714:	e7df      	b.n	800d6d6 <_strtoul_l.constprop.0+0x76>
 800d716:	1c73      	adds	r3, r6, #1
 800d718:	d106      	bne.n	800d728 <_strtoul_l.constprop.0+0xc8>
 800d71a:	2322      	movs	r3, #34	@ 0x22
 800d71c:	f8ce 3000 	str.w	r3, [lr]
 800d720:	4630      	mov	r0, r6
 800d722:	b932      	cbnz	r2, 800d732 <_strtoul_l.constprop.0+0xd2>
 800d724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d728:	b107      	cbz	r7, 800d72c <_strtoul_l.constprop.0+0xcc>
 800d72a:	4240      	negs	r0, r0
 800d72c:	2a00      	cmp	r2, #0
 800d72e:	d0f9      	beq.n	800d724 <_strtoul_l.constprop.0+0xc4>
 800d730:	b106      	cbz	r6, 800d734 <_strtoul_l.constprop.0+0xd4>
 800d732:	1e69      	subs	r1, r5, #1
 800d734:	6011      	str	r1, [r2, #0]
 800d736:	e7f5      	b.n	800d724 <_strtoul_l.constprop.0+0xc4>
 800d738:	0800ff79 	.word	0x0800ff79

0800d73c <_strtoul_r>:
 800d73c:	f7ff bf90 	b.w	800d660 <_strtoul_l.constprop.0>

0800d740 <strtoul>:
 800d740:	4613      	mov	r3, r2
 800d742:	460a      	mov	r2, r1
 800d744:	4601      	mov	r1, r0
 800d746:	4802      	ldr	r0, [pc, #8]	@ (800d750 <strtoul+0x10>)
 800d748:	6800      	ldr	r0, [r0, #0]
 800d74a:	f7ff bf89 	b.w	800d660 <_strtoul_l.constprop.0>
 800d74e:	bf00      	nop
 800d750:	2000019c 	.word	0x2000019c

0800d754 <__ascii_wctomb>:
 800d754:	4603      	mov	r3, r0
 800d756:	4608      	mov	r0, r1
 800d758:	b141      	cbz	r1, 800d76c <__ascii_wctomb+0x18>
 800d75a:	2aff      	cmp	r2, #255	@ 0xff
 800d75c:	d904      	bls.n	800d768 <__ascii_wctomb+0x14>
 800d75e:	228a      	movs	r2, #138	@ 0x8a
 800d760:	601a      	str	r2, [r3, #0]
 800d762:	f04f 30ff 	mov.w	r0, #4294967295
 800d766:	4770      	bx	lr
 800d768:	700a      	strb	r2, [r1, #0]
 800d76a:	2001      	movs	r0, #1
 800d76c:	4770      	bx	lr

0800d76e <__ssputs_r>:
 800d76e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d772:	688e      	ldr	r6, [r1, #8]
 800d774:	461f      	mov	r7, r3
 800d776:	42be      	cmp	r6, r7
 800d778:	680b      	ldr	r3, [r1, #0]
 800d77a:	4682      	mov	sl, r0
 800d77c:	460c      	mov	r4, r1
 800d77e:	4690      	mov	r8, r2
 800d780:	d82d      	bhi.n	800d7de <__ssputs_r+0x70>
 800d782:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d786:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d78a:	d026      	beq.n	800d7da <__ssputs_r+0x6c>
 800d78c:	6965      	ldr	r5, [r4, #20]
 800d78e:	6909      	ldr	r1, [r1, #16]
 800d790:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d794:	eba3 0901 	sub.w	r9, r3, r1
 800d798:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d79c:	1c7b      	adds	r3, r7, #1
 800d79e:	444b      	add	r3, r9
 800d7a0:	106d      	asrs	r5, r5, #1
 800d7a2:	429d      	cmp	r5, r3
 800d7a4:	bf38      	it	cc
 800d7a6:	461d      	movcc	r5, r3
 800d7a8:	0553      	lsls	r3, r2, #21
 800d7aa:	d527      	bpl.n	800d7fc <__ssputs_r+0x8e>
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	f7fb fabf 	bl	8008d30 <_malloc_r>
 800d7b2:	4606      	mov	r6, r0
 800d7b4:	b360      	cbz	r0, 800d810 <__ssputs_r+0xa2>
 800d7b6:	6921      	ldr	r1, [r4, #16]
 800d7b8:	464a      	mov	r2, r9
 800d7ba:	f7fe f853 	bl	800b864 <memcpy>
 800d7be:	89a3      	ldrh	r3, [r4, #12]
 800d7c0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d7c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7c8:	81a3      	strh	r3, [r4, #12]
 800d7ca:	6126      	str	r6, [r4, #16]
 800d7cc:	6165      	str	r5, [r4, #20]
 800d7ce:	444e      	add	r6, r9
 800d7d0:	eba5 0509 	sub.w	r5, r5, r9
 800d7d4:	6026      	str	r6, [r4, #0]
 800d7d6:	60a5      	str	r5, [r4, #8]
 800d7d8:	463e      	mov	r6, r7
 800d7da:	42be      	cmp	r6, r7
 800d7dc:	d900      	bls.n	800d7e0 <__ssputs_r+0x72>
 800d7de:	463e      	mov	r6, r7
 800d7e0:	6820      	ldr	r0, [r4, #0]
 800d7e2:	4632      	mov	r2, r6
 800d7e4:	4641      	mov	r1, r8
 800d7e6:	f000 fd52 	bl	800e28e <memmove>
 800d7ea:	68a3      	ldr	r3, [r4, #8]
 800d7ec:	1b9b      	subs	r3, r3, r6
 800d7ee:	60a3      	str	r3, [r4, #8]
 800d7f0:	6823      	ldr	r3, [r4, #0]
 800d7f2:	4433      	add	r3, r6
 800d7f4:	6023      	str	r3, [r4, #0]
 800d7f6:	2000      	movs	r0, #0
 800d7f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7fc:	462a      	mov	r2, r5
 800d7fe:	f000 fda3 	bl	800e348 <_realloc_r>
 800d802:	4606      	mov	r6, r0
 800d804:	2800      	cmp	r0, #0
 800d806:	d1e0      	bne.n	800d7ca <__ssputs_r+0x5c>
 800d808:	6921      	ldr	r1, [r4, #16]
 800d80a:	4650      	mov	r0, sl
 800d80c:	f7fe fe9c 	bl	800c548 <_free_r>
 800d810:	230c      	movs	r3, #12
 800d812:	f8ca 3000 	str.w	r3, [sl]
 800d816:	89a3      	ldrh	r3, [r4, #12]
 800d818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d81c:	81a3      	strh	r3, [r4, #12]
 800d81e:	f04f 30ff 	mov.w	r0, #4294967295
 800d822:	e7e9      	b.n	800d7f8 <__ssputs_r+0x8a>

0800d824 <_svfiprintf_r>:
 800d824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d828:	4698      	mov	r8, r3
 800d82a:	898b      	ldrh	r3, [r1, #12]
 800d82c:	061b      	lsls	r3, r3, #24
 800d82e:	b09d      	sub	sp, #116	@ 0x74
 800d830:	4607      	mov	r7, r0
 800d832:	460d      	mov	r5, r1
 800d834:	4614      	mov	r4, r2
 800d836:	d510      	bpl.n	800d85a <_svfiprintf_r+0x36>
 800d838:	690b      	ldr	r3, [r1, #16]
 800d83a:	b973      	cbnz	r3, 800d85a <_svfiprintf_r+0x36>
 800d83c:	2140      	movs	r1, #64	@ 0x40
 800d83e:	f7fb fa77 	bl	8008d30 <_malloc_r>
 800d842:	6028      	str	r0, [r5, #0]
 800d844:	6128      	str	r0, [r5, #16]
 800d846:	b930      	cbnz	r0, 800d856 <_svfiprintf_r+0x32>
 800d848:	230c      	movs	r3, #12
 800d84a:	603b      	str	r3, [r7, #0]
 800d84c:	f04f 30ff 	mov.w	r0, #4294967295
 800d850:	b01d      	add	sp, #116	@ 0x74
 800d852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d856:	2340      	movs	r3, #64	@ 0x40
 800d858:	616b      	str	r3, [r5, #20]
 800d85a:	2300      	movs	r3, #0
 800d85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d85e:	2320      	movs	r3, #32
 800d860:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d864:	f8cd 800c 	str.w	r8, [sp, #12]
 800d868:	2330      	movs	r3, #48	@ 0x30
 800d86a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800da08 <_svfiprintf_r+0x1e4>
 800d86e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d872:	f04f 0901 	mov.w	r9, #1
 800d876:	4623      	mov	r3, r4
 800d878:	469a      	mov	sl, r3
 800d87a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d87e:	b10a      	cbz	r2, 800d884 <_svfiprintf_r+0x60>
 800d880:	2a25      	cmp	r2, #37	@ 0x25
 800d882:	d1f9      	bne.n	800d878 <_svfiprintf_r+0x54>
 800d884:	ebba 0b04 	subs.w	fp, sl, r4
 800d888:	d00b      	beq.n	800d8a2 <_svfiprintf_r+0x7e>
 800d88a:	465b      	mov	r3, fp
 800d88c:	4622      	mov	r2, r4
 800d88e:	4629      	mov	r1, r5
 800d890:	4638      	mov	r0, r7
 800d892:	f7ff ff6c 	bl	800d76e <__ssputs_r>
 800d896:	3001      	adds	r0, #1
 800d898:	f000 80a7 	beq.w	800d9ea <_svfiprintf_r+0x1c6>
 800d89c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d89e:	445a      	add	r2, fp
 800d8a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d8a2:	f89a 3000 	ldrb.w	r3, [sl]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	f000 809f 	beq.w	800d9ea <_svfiprintf_r+0x1c6>
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	f04f 32ff 	mov.w	r2, #4294967295
 800d8b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8b6:	f10a 0a01 	add.w	sl, sl, #1
 800d8ba:	9304      	str	r3, [sp, #16]
 800d8bc:	9307      	str	r3, [sp, #28]
 800d8be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8c4:	4654      	mov	r4, sl
 800d8c6:	2205      	movs	r2, #5
 800d8c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8cc:	484e      	ldr	r0, [pc, #312]	@ (800da08 <_svfiprintf_r+0x1e4>)
 800d8ce:	f7f2 fc8f 	bl	80001f0 <memchr>
 800d8d2:	9a04      	ldr	r2, [sp, #16]
 800d8d4:	b9d8      	cbnz	r0, 800d90e <_svfiprintf_r+0xea>
 800d8d6:	06d0      	lsls	r0, r2, #27
 800d8d8:	bf44      	itt	mi
 800d8da:	2320      	movmi	r3, #32
 800d8dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8e0:	0711      	lsls	r1, r2, #28
 800d8e2:	bf44      	itt	mi
 800d8e4:	232b      	movmi	r3, #43	@ 0x2b
 800d8e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d8ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8f0:	d015      	beq.n	800d91e <_svfiprintf_r+0xfa>
 800d8f2:	9a07      	ldr	r2, [sp, #28]
 800d8f4:	4654      	mov	r4, sl
 800d8f6:	2000      	movs	r0, #0
 800d8f8:	f04f 0c0a 	mov.w	ip, #10
 800d8fc:	4621      	mov	r1, r4
 800d8fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d902:	3b30      	subs	r3, #48	@ 0x30
 800d904:	2b09      	cmp	r3, #9
 800d906:	d94b      	bls.n	800d9a0 <_svfiprintf_r+0x17c>
 800d908:	b1b0      	cbz	r0, 800d938 <_svfiprintf_r+0x114>
 800d90a:	9207      	str	r2, [sp, #28]
 800d90c:	e014      	b.n	800d938 <_svfiprintf_r+0x114>
 800d90e:	eba0 0308 	sub.w	r3, r0, r8
 800d912:	fa09 f303 	lsl.w	r3, r9, r3
 800d916:	4313      	orrs	r3, r2
 800d918:	9304      	str	r3, [sp, #16]
 800d91a:	46a2      	mov	sl, r4
 800d91c:	e7d2      	b.n	800d8c4 <_svfiprintf_r+0xa0>
 800d91e:	9b03      	ldr	r3, [sp, #12]
 800d920:	1d19      	adds	r1, r3, #4
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	9103      	str	r1, [sp, #12]
 800d926:	2b00      	cmp	r3, #0
 800d928:	bfbb      	ittet	lt
 800d92a:	425b      	neglt	r3, r3
 800d92c:	f042 0202 	orrlt.w	r2, r2, #2
 800d930:	9307      	strge	r3, [sp, #28]
 800d932:	9307      	strlt	r3, [sp, #28]
 800d934:	bfb8      	it	lt
 800d936:	9204      	strlt	r2, [sp, #16]
 800d938:	7823      	ldrb	r3, [r4, #0]
 800d93a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d93c:	d10a      	bne.n	800d954 <_svfiprintf_r+0x130>
 800d93e:	7863      	ldrb	r3, [r4, #1]
 800d940:	2b2a      	cmp	r3, #42	@ 0x2a
 800d942:	d132      	bne.n	800d9aa <_svfiprintf_r+0x186>
 800d944:	9b03      	ldr	r3, [sp, #12]
 800d946:	1d1a      	adds	r2, r3, #4
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	9203      	str	r2, [sp, #12]
 800d94c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d950:	3402      	adds	r4, #2
 800d952:	9305      	str	r3, [sp, #20]
 800d954:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800da18 <_svfiprintf_r+0x1f4>
 800d958:	7821      	ldrb	r1, [r4, #0]
 800d95a:	2203      	movs	r2, #3
 800d95c:	4650      	mov	r0, sl
 800d95e:	f7f2 fc47 	bl	80001f0 <memchr>
 800d962:	b138      	cbz	r0, 800d974 <_svfiprintf_r+0x150>
 800d964:	9b04      	ldr	r3, [sp, #16]
 800d966:	eba0 000a 	sub.w	r0, r0, sl
 800d96a:	2240      	movs	r2, #64	@ 0x40
 800d96c:	4082      	lsls	r2, r0
 800d96e:	4313      	orrs	r3, r2
 800d970:	3401      	adds	r4, #1
 800d972:	9304      	str	r3, [sp, #16]
 800d974:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d978:	4824      	ldr	r0, [pc, #144]	@ (800da0c <_svfiprintf_r+0x1e8>)
 800d97a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d97e:	2206      	movs	r2, #6
 800d980:	f7f2 fc36 	bl	80001f0 <memchr>
 800d984:	2800      	cmp	r0, #0
 800d986:	d036      	beq.n	800d9f6 <_svfiprintf_r+0x1d2>
 800d988:	4b21      	ldr	r3, [pc, #132]	@ (800da10 <_svfiprintf_r+0x1ec>)
 800d98a:	bb1b      	cbnz	r3, 800d9d4 <_svfiprintf_r+0x1b0>
 800d98c:	9b03      	ldr	r3, [sp, #12]
 800d98e:	3307      	adds	r3, #7
 800d990:	f023 0307 	bic.w	r3, r3, #7
 800d994:	3308      	adds	r3, #8
 800d996:	9303      	str	r3, [sp, #12]
 800d998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d99a:	4433      	add	r3, r6
 800d99c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d99e:	e76a      	b.n	800d876 <_svfiprintf_r+0x52>
 800d9a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d9a4:	460c      	mov	r4, r1
 800d9a6:	2001      	movs	r0, #1
 800d9a8:	e7a8      	b.n	800d8fc <_svfiprintf_r+0xd8>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	3401      	adds	r4, #1
 800d9ae:	9305      	str	r3, [sp, #20]
 800d9b0:	4619      	mov	r1, r3
 800d9b2:	f04f 0c0a 	mov.w	ip, #10
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9bc:	3a30      	subs	r2, #48	@ 0x30
 800d9be:	2a09      	cmp	r2, #9
 800d9c0:	d903      	bls.n	800d9ca <_svfiprintf_r+0x1a6>
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d0c6      	beq.n	800d954 <_svfiprintf_r+0x130>
 800d9c6:	9105      	str	r1, [sp, #20]
 800d9c8:	e7c4      	b.n	800d954 <_svfiprintf_r+0x130>
 800d9ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9ce:	4604      	mov	r4, r0
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	e7f0      	b.n	800d9b6 <_svfiprintf_r+0x192>
 800d9d4:	ab03      	add	r3, sp, #12
 800d9d6:	9300      	str	r3, [sp, #0]
 800d9d8:	462a      	mov	r2, r5
 800d9da:	4b0e      	ldr	r3, [pc, #56]	@ (800da14 <_svfiprintf_r+0x1f0>)
 800d9dc:	a904      	add	r1, sp, #16
 800d9de:	4638      	mov	r0, r7
 800d9e0:	f7fc f962 	bl	8009ca8 <_printf_float>
 800d9e4:	1c42      	adds	r2, r0, #1
 800d9e6:	4606      	mov	r6, r0
 800d9e8:	d1d6      	bne.n	800d998 <_svfiprintf_r+0x174>
 800d9ea:	89ab      	ldrh	r3, [r5, #12]
 800d9ec:	065b      	lsls	r3, r3, #25
 800d9ee:	f53f af2d 	bmi.w	800d84c <_svfiprintf_r+0x28>
 800d9f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9f4:	e72c      	b.n	800d850 <_svfiprintf_r+0x2c>
 800d9f6:	ab03      	add	r3, sp, #12
 800d9f8:	9300      	str	r3, [sp, #0]
 800d9fa:	462a      	mov	r2, r5
 800d9fc:	4b05      	ldr	r3, [pc, #20]	@ (800da14 <_svfiprintf_r+0x1f0>)
 800d9fe:	a904      	add	r1, sp, #16
 800da00:	4638      	mov	r0, r7
 800da02:	f7fc fbe9 	bl	800a1d8 <_printf_i>
 800da06:	e7ed      	b.n	800d9e4 <_svfiprintf_r+0x1c0>
 800da08:	080103a8 	.word	0x080103a8
 800da0c:	080103b2 	.word	0x080103b2
 800da10:	08009ca9 	.word	0x08009ca9
 800da14:	0800d76f 	.word	0x0800d76f
 800da18:	080103ae 	.word	0x080103ae

0800da1c <_sungetc_r>:
 800da1c:	b538      	push	{r3, r4, r5, lr}
 800da1e:	1c4b      	adds	r3, r1, #1
 800da20:	4614      	mov	r4, r2
 800da22:	d103      	bne.n	800da2c <_sungetc_r+0x10>
 800da24:	f04f 35ff 	mov.w	r5, #4294967295
 800da28:	4628      	mov	r0, r5
 800da2a:	bd38      	pop	{r3, r4, r5, pc}
 800da2c:	8993      	ldrh	r3, [r2, #12]
 800da2e:	f023 0320 	bic.w	r3, r3, #32
 800da32:	8193      	strh	r3, [r2, #12]
 800da34:	6853      	ldr	r3, [r2, #4]
 800da36:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800da38:	b2cd      	uxtb	r5, r1
 800da3a:	b18a      	cbz	r2, 800da60 <_sungetc_r+0x44>
 800da3c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800da3e:	429a      	cmp	r2, r3
 800da40:	dd08      	ble.n	800da54 <_sungetc_r+0x38>
 800da42:	6823      	ldr	r3, [r4, #0]
 800da44:	1e5a      	subs	r2, r3, #1
 800da46:	6022      	str	r2, [r4, #0]
 800da48:	f803 5c01 	strb.w	r5, [r3, #-1]
 800da4c:	6863      	ldr	r3, [r4, #4]
 800da4e:	3301      	adds	r3, #1
 800da50:	6063      	str	r3, [r4, #4]
 800da52:	e7e9      	b.n	800da28 <_sungetc_r+0xc>
 800da54:	4621      	mov	r1, r4
 800da56:	f000 fbe0 	bl	800e21a <__submore>
 800da5a:	2800      	cmp	r0, #0
 800da5c:	d0f1      	beq.n	800da42 <_sungetc_r+0x26>
 800da5e:	e7e1      	b.n	800da24 <_sungetc_r+0x8>
 800da60:	6921      	ldr	r1, [r4, #16]
 800da62:	6822      	ldr	r2, [r4, #0]
 800da64:	b141      	cbz	r1, 800da78 <_sungetc_r+0x5c>
 800da66:	4291      	cmp	r1, r2
 800da68:	d206      	bcs.n	800da78 <_sungetc_r+0x5c>
 800da6a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800da6e:	42a9      	cmp	r1, r5
 800da70:	d102      	bne.n	800da78 <_sungetc_r+0x5c>
 800da72:	3a01      	subs	r2, #1
 800da74:	6022      	str	r2, [r4, #0]
 800da76:	e7ea      	b.n	800da4e <_sungetc_r+0x32>
 800da78:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800da7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da80:	6363      	str	r3, [r4, #52]	@ 0x34
 800da82:	2303      	movs	r3, #3
 800da84:	63a3      	str	r3, [r4, #56]	@ 0x38
 800da86:	4623      	mov	r3, r4
 800da88:	f803 5f46 	strb.w	r5, [r3, #70]!
 800da8c:	6023      	str	r3, [r4, #0]
 800da8e:	2301      	movs	r3, #1
 800da90:	e7de      	b.n	800da50 <_sungetc_r+0x34>

0800da92 <__ssrefill_r>:
 800da92:	b510      	push	{r4, lr}
 800da94:	460c      	mov	r4, r1
 800da96:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800da98:	b169      	cbz	r1, 800dab6 <__ssrefill_r+0x24>
 800da9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da9e:	4299      	cmp	r1, r3
 800daa0:	d001      	beq.n	800daa6 <__ssrefill_r+0x14>
 800daa2:	f7fe fd51 	bl	800c548 <_free_r>
 800daa6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800daa8:	6063      	str	r3, [r4, #4]
 800daaa:	2000      	movs	r0, #0
 800daac:	6360      	str	r0, [r4, #52]	@ 0x34
 800daae:	b113      	cbz	r3, 800dab6 <__ssrefill_r+0x24>
 800dab0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800dab2:	6023      	str	r3, [r4, #0]
 800dab4:	bd10      	pop	{r4, pc}
 800dab6:	6923      	ldr	r3, [r4, #16]
 800dab8:	6023      	str	r3, [r4, #0]
 800daba:	2300      	movs	r3, #0
 800dabc:	6063      	str	r3, [r4, #4]
 800dabe:	89a3      	ldrh	r3, [r4, #12]
 800dac0:	f043 0320 	orr.w	r3, r3, #32
 800dac4:	81a3      	strh	r3, [r4, #12]
 800dac6:	f04f 30ff 	mov.w	r0, #4294967295
 800daca:	e7f3      	b.n	800dab4 <__ssrefill_r+0x22>

0800dacc <__ssvfiscanf_r>:
 800dacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dad0:	460c      	mov	r4, r1
 800dad2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800dad6:	2100      	movs	r1, #0
 800dad8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800dadc:	49a5      	ldr	r1, [pc, #660]	@ (800dd74 <__ssvfiscanf_r+0x2a8>)
 800dade:	91a0      	str	r1, [sp, #640]	@ 0x280
 800dae0:	f10d 0804 	add.w	r8, sp, #4
 800dae4:	49a4      	ldr	r1, [pc, #656]	@ (800dd78 <__ssvfiscanf_r+0x2ac>)
 800dae6:	4fa5      	ldr	r7, [pc, #660]	@ (800dd7c <__ssvfiscanf_r+0x2b0>)
 800dae8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800daec:	4606      	mov	r6, r0
 800daee:	91a1      	str	r1, [sp, #644]	@ 0x284
 800daf0:	9300      	str	r3, [sp, #0]
 800daf2:	7813      	ldrb	r3, [r2, #0]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	f000 8158 	beq.w	800ddaa <__ssvfiscanf_r+0x2de>
 800dafa:	5cf9      	ldrb	r1, [r7, r3]
 800dafc:	f011 0108 	ands.w	r1, r1, #8
 800db00:	f102 0501 	add.w	r5, r2, #1
 800db04:	d019      	beq.n	800db3a <__ssvfiscanf_r+0x6e>
 800db06:	6863      	ldr	r3, [r4, #4]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	dd0f      	ble.n	800db2c <__ssvfiscanf_r+0x60>
 800db0c:	6823      	ldr	r3, [r4, #0]
 800db0e:	781a      	ldrb	r2, [r3, #0]
 800db10:	5cba      	ldrb	r2, [r7, r2]
 800db12:	0712      	lsls	r2, r2, #28
 800db14:	d401      	bmi.n	800db1a <__ssvfiscanf_r+0x4e>
 800db16:	462a      	mov	r2, r5
 800db18:	e7eb      	b.n	800daf2 <__ssvfiscanf_r+0x26>
 800db1a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800db1c:	3201      	adds	r2, #1
 800db1e:	9245      	str	r2, [sp, #276]	@ 0x114
 800db20:	6862      	ldr	r2, [r4, #4]
 800db22:	3301      	adds	r3, #1
 800db24:	3a01      	subs	r2, #1
 800db26:	6062      	str	r2, [r4, #4]
 800db28:	6023      	str	r3, [r4, #0]
 800db2a:	e7ec      	b.n	800db06 <__ssvfiscanf_r+0x3a>
 800db2c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800db2e:	4621      	mov	r1, r4
 800db30:	4630      	mov	r0, r6
 800db32:	4798      	blx	r3
 800db34:	2800      	cmp	r0, #0
 800db36:	d0e9      	beq.n	800db0c <__ssvfiscanf_r+0x40>
 800db38:	e7ed      	b.n	800db16 <__ssvfiscanf_r+0x4a>
 800db3a:	2b25      	cmp	r3, #37	@ 0x25
 800db3c:	d012      	beq.n	800db64 <__ssvfiscanf_r+0x98>
 800db3e:	4699      	mov	r9, r3
 800db40:	6863      	ldr	r3, [r4, #4]
 800db42:	2b00      	cmp	r3, #0
 800db44:	f340 8093 	ble.w	800dc6e <__ssvfiscanf_r+0x1a2>
 800db48:	6822      	ldr	r2, [r4, #0]
 800db4a:	7813      	ldrb	r3, [r2, #0]
 800db4c:	454b      	cmp	r3, r9
 800db4e:	f040 812c 	bne.w	800ddaa <__ssvfiscanf_r+0x2de>
 800db52:	6863      	ldr	r3, [r4, #4]
 800db54:	3b01      	subs	r3, #1
 800db56:	6063      	str	r3, [r4, #4]
 800db58:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800db5a:	3201      	adds	r2, #1
 800db5c:	3301      	adds	r3, #1
 800db5e:	6022      	str	r2, [r4, #0]
 800db60:	9345      	str	r3, [sp, #276]	@ 0x114
 800db62:	e7d8      	b.n	800db16 <__ssvfiscanf_r+0x4a>
 800db64:	9141      	str	r1, [sp, #260]	@ 0x104
 800db66:	9143      	str	r1, [sp, #268]	@ 0x10c
 800db68:	7853      	ldrb	r3, [r2, #1]
 800db6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800db6c:	bf02      	ittt	eq
 800db6e:	2310      	moveq	r3, #16
 800db70:	1c95      	addeq	r5, r2, #2
 800db72:	9341      	streq	r3, [sp, #260]	@ 0x104
 800db74:	220a      	movs	r2, #10
 800db76:	46a9      	mov	r9, r5
 800db78:	f819 1b01 	ldrb.w	r1, [r9], #1
 800db7c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800db80:	2b09      	cmp	r3, #9
 800db82:	d91e      	bls.n	800dbc2 <__ssvfiscanf_r+0xf6>
 800db84:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800dd80 <__ssvfiscanf_r+0x2b4>
 800db88:	2203      	movs	r2, #3
 800db8a:	4650      	mov	r0, sl
 800db8c:	f7f2 fb30 	bl	80001f0 <memchr>
 800db90:	b138      	cbz	r0, 800dba2 <__ssvfiscanf_r+0xd6>
 800db92:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800db94:	eba0 000a 	sub.w	r0, r0, sl
 800db98:	2301      	movs	r3, #1
 800db9a:	4083      	lsls	r3, r0
 800db9c:	4313      	orrs	r3, r2
 800db9e:	9341      	str	r3, [sp, #260]	@ 0x104
 800dba0:	464d      	mov	r5, r9
 800dba2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dba6:	2b78      	cmp	r3, #120	@ 0x78
 800dba8:	d806      	bhi.n	800dbb8 <__ssvfiscanf_r+0xec>
 800dbaa:	2b57      	cmp	r3, #87	@ 0x57
 800dbac:	d810      	bhi.n	800dbd0 <__ssvfiscanf_r+0x104>
 800dbae:	2b25      	cmp	r3, #37	@ 0x25
 800dbb0:	d0c5      	beq.n	800db3e <__ssvfiscanf_r+0x72>
 800dbb2:	d857      	bhi.n	800dc64 <__ssvfiscanf_r+0x198>
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d065      	beq.n	800dc84 <__ssvfiscanf_r+0x1b8>
 800dbb8:	2303      	movs	r3, #3
 800dbba:	9347      	str	r3, [sp, #284]	@ 0x11c
 800dbbc:	230a      	movs	r3, #10
 800dbbe:	9342      	str	r3, [sp, #264]	@ 0x108
 800dbc0:	e078      	b.n	800dcb4 <__ssvfiscanf_r+0x1e8>
 800dbc2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800dbc4:	fb02 1103 	mla	r1, r2, r3, r1
 800dbc8:	3930      	subs	r1, #48	@ 0x30
 800dbca:	9143      	str	r1, [sp, #268]	@ 0x10c
 800dbcc:	464d      	mov	r5, r9
 800dbce:	e7d2      	b.n	800db76 <__ssvfiscanf_r+0xaa>
 800dbd0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800dbd4:	2a20      	cmp	r2, #32
 800dbd6:	d8ef      	bhi.n	800dbb8 <__ssvfiscanf_r+0xec>
 800dbd8:	a101      	add	r1, pc, #4	@ (adr r1, 800dbe0 <__ssvfiscanf_r+0x114>)
 800dbda:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dbde:	bf00      	nop
 800dbe0:	0800dc93 	.word	0x0800dc93
 800dbe4:	0800dbb9 	.word	0x0800dbb9
 800dbe8:	0800dbb9 	.word	0x0800dbb9
 800dbec:	0800dced 	.word	0x0800dced
 800dbf0:	0800dbb9 	.word	0x0800dbb9
 800dbf4:	0800dbb9 	.word	0x0800dbb9
 800dbf8:	0800dbb9 	.word	0x0800dbb9
 800dbfc:	0800dbb9 	.word	0x0800dbb9
 800dc00:	0800dbb9 	.word	0x0800dbb9
 800dc04:	0800dbb9 	.word	0x0800dbb9
 800dc08:	0800dbb9 	.word	0x0800dbb9
 800dc0c:	0800dd03 	.word	0x0800dd03
 800dc10:	0800dce9 	.word	0x0800dce9
 800dc14:	0800dc6b 	.word	0x0800dc6b
 800dc18:	0800dc6b 	.word	0x0800dc6b
 800dc1c:	0800dc6b 	.word	0x0800dc6b
 800dc20:	0800dbb9 	.word	0x0800dbb9
 800dc24:	0800dca5 	.word	0x0800dca5
 800dc28:	0800dbb9 	.word	0x0800dbb9
 800dc2c:	0800dbb9 	.word	0x0800dbb9
 800dc30:	0800dbb9 	.word	0x0800dbb9
 800dc34:	0800dbb9 	.word	0x0800dbb9
 800dc38:	0800dd13 	.word	0x0800dd13
 800dc3c:	0800dcad 	.word	0x0800dcad
 800dc40:	0800dc8b 	.word	0x0800dc8b
 800dc44:	0800dbb9 	.word	0x0800dbb9
 800dc48:	0800dbb9 	.word	0x0800dbb9
 800dc4c:	0800dd0f 	.word	0x0800dd0f
 800dc50:	0800dbb9 	.word	0x0800dbb9
 800dc54:	0800dce9 	.word	0x0800dce9
 800dc58:	0800dbb9 	.word	0x0800dbb9
 800dc5c:	0800dbb9 	.word	0x0800dbb9
 800dc60:	0800dc93 	.word	0x0800dc93
 800dc64:	3b45      	subs	r3, #69	@ 0x45
 800dc66:	2b02      	cmp	r3, #2
 800dc68:	d8a6      	bhi.n	800dbb8 <__ssvfiscanf_r+0xec>
 800dc6a:	2305      	movs	r3, #5
 800dc6c:	e021      	b.n	800dcb2 <__ssvfiscanf_r+0x1e6>
 800dc6e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dc70:	4621      	mov	r1, r4
 800dc72:	4630      	mov	r0, r6
 800dc74:	4798      	blx	r3
 800dc76:	2800      	cmp	r0, #0
 800dc78:	f43f af66 	beq.w	800db48 <__ssvfiscanf_r+0x7c>
 800dc7c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	f040 808b 	bne.w	800dd9a <__ssvfiscanf_r+0x2ce>
 800dc84:	f04f 30ff 	mov.w	r0, #4294967295
 800dc88:	e08b      	b.n	800dda2 <__ssvfiscanf_r+0x2d6>
 800dc8a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800dc8c:	f042 0220 	orr.w	r2, r2, #32
 800dc90:	9241      	str	r2, [sp, #260]	@ 0x104
 800dc92:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800dc94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dc98:	9241      	str	r2, [sp, #260]	@ 0x104
 800dc9a:	2210      	movs	r2, #16
 800dc9c:	2b6e      	cmp	r3, #110	@ 0x6e
 800dc9e:	9242      	str	r2, [sp, #264]	@ 0x108
 800dca0:	d902      	bls.n	800dca8 <__ssvfiscanf_r+0x1dc>
 800dca2:	e005      	b.n	800dcb0 <__ssvfiscanf_r+0x1e4>
 800dca4:	2300      	movs	r3, #0
 800dca6:	9342      	str	r3, [sp, #264]	@ 0x108
 800dca8:	2303      	movs	r3, #3
 800dcaa:	e002      	b.n	800dcb2 <__ssvfiscanf_r+0x1e6>
 800dcac:	2308      	movs	r3, #8
 800dcae:	9342      	str	r3, [sp, #264]	@ 0x108
 800dcb0:	2304      	movs	r3, #4
 800dcb2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800dcb4:	6863      	ldr	r3, [r4, #4]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	dd39      	ble.n	800dd2e <__ssvfiscanf_r+0x262>
 800dcba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800dcbc:	0659      	lsls	r1, r3, #25
 800dcbe:	d404      	bmi.n	800dcca <__ssvfiscanf_r+0x1fe>
 800dcc0:	6823      	ldr	r3, [r4, #0]
 800dcc2:	781a      	ldrb	r2, [r3, #0]
 800dcc4:	5cba      	ldrb	r2, [r7, r2]
 800dcc6:	0712      	lsls	r2, r2, #28
 800dcc8:	d438      	bmi.n	800dd3c <__ssvfiscanf_r+0x270>
 800dcca:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800dccc:	2b02      	cmp	r3, #2
 800dcce:	dc47      	bgt.n	800dd60 <__ssvfiscanf_r+0x294>
 800dcd0:	466b      	mov	r3, sp
 800dcd2:	4622      	mov	r2, r4
 800dcd4:	a941      	add	r1, sp, #260	@ 0x104
 800dcd6:	4630      	mov	r0, r6
 800dcd8:	f000 f86c 	bl	800ddb4 <_scanf_chars>
 800dcdc:	2801      	cmp	r0, #1
 800dcde:	d064      	beq.n	800ddaa <__ssvfiscanf_r+0x2de>
 800dce0:	2802      	cmp	r0, #2
 800dce2:	f47f af18 	bne.w	800db16 <__ssvfiscanf_r+0x4a>
 800dce6:	e7c9      	b.n	800dc7c <__ssvfiscanf_r+0x1b0>
 800dce8:	220a      	movs	r2, #10
 800dcea:	e7d7      	b.n	800dc9c <__ssvfiscanf_r+0x1d0>
 800dcec:	4629      	mov	r1, r5
 800dcee:	4640      	mov	r0, r8
 800dcf0:	f000 fa5a 	bl	800e1a8 <__sccl>
 800dcf4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800dcf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcfa:	9341      	str	r3, [sp, #260]	@ 0x104
 800dcfc:	4605      	mov	r5, r0
 800dcfe:	2301      	movs	r3, #1
 800dd00:	e7d7      	b.n	800dcb2 <__ssvfiscanf_r+0x1e6>
 800dd02:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800dd04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd08:	9341      	str	r3, [sp, #260]	@ 0x104
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	e7d1      	b.n	800dcb2 <__ssvfiscanf_r+0x1e6>
 800dd0e:	2302      	movs	r3, #2
 800dd10:	e7cf      	b.n	800dcb2 <__ssvfiscanf_r+0x1e6>
 800dd12:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800dd14:	06c3      	lsls	r3, r0, #27
 800dd16:	f53f aefe 	bmi.w	800db16 <__ssvfiscanf_r+0x4a>
 800dd1a:	9b00      	ldr	r3, [sp, #0]
 800dd1c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800dd1e:	1d19      	adds	r1, r3, #4
 800dd20:	9100      	str	r1, [sp, #0]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	07c0      	lsls	r0, r0, #31
 800dd26:	bf4c      	ite	mi
 800dd28:	801a      	strhmi	r2, [r3, #0]
 800dd2a:	601a      	strpl	r2, [r3, #0]
 800dd2c:	e6f3      	b.n	800db16 <__ssvfiscanf_r+0x4a>
 800dd2e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dd30:	4621      	mov	r1, r4
 800dd32:	4630      	mov	r0, r6
 800dd34:	4798      	blx	r3
 800dd36:	2800      	cmp	r0, #0
 800dd38:	d0bf      	beq.n	800dcba <__ssvfiscanf_r+0x1ee>
 800dd3a:	e79f      	b.n	800dc7c <__ssvfiscanf_r+0x1b0>
 800dd3c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800dd3e:	3201      	adds	r2, #1
 800dd40:	9245      	str	r2, [sp, #276]	@ 0x114
 800dd42:	6862      	ldr	r2, [r4, #4]
 800dd44:	3a01      	subs	r2, #1
 800dd46:	2a00      	cmp	r2, #0
 800dd48:	6062      	str	r2, [r4, #4]
 800dd4a:	dd02      	ble.n	800dd52 <__ssvfiscanf_r+0x286>
 800dd4c:	3301      	adds	r3, #1
 800dd4e:	6023      	str	r3, [r4, #0]
 800dd50:	e7b6      	b.n	800dcc0 <__ssvfiscanf_r+0x1f4>
 800dd52:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dd54:	4621      	mov	r1, r4
 800dd56:	4630      	mov	r0, r6
 800dd58:	4798      	blx	r3
 800dd5a:	2800      	cmp	r0, #0
 800dd5c:	d0b0      	beq.n	800dcc0 <__ssvfiscanf_r+0x1f4>
 800dd5e:	e78d      	b.n	800dc7c <__ssvfiscanf_r+0x1b0>
 800dd60:	2b04      	cmp	r3, #4
 800dd62:	dc0f      	bgt.n	800dd84 <__ssvfiscanf_r+0x2b8>
 800dd64:	466b      	mov	r3, sp
 800dd66:	4622      	mov	r2, r4
 800dd68:	a941      	add	r1, sp, #260	@ 0x104
 800dd6a:	4630      	mov	r0, r6
 800dd6c:	f000 f87c 	bl	800de68 <_scanf_i>
 800dd70:	e7b4      	b.n	800dcdc <__ssvfiscanf_r+0x210>
 800dd72:	bf00      	nop
 800dd74:	0800da1d 	.word	0x0800da1d
 800dd78:	0800da93 	.word	0x0800da93
 800dd7c:	0800ff79 	.word	0x0800ff79
 800dd80:	080103ae 	.word	0x080103ae
 800dd84:	4b0a      	ldr	r3, [pc, #40]	@ (800ddb0 <__ssvfiscanf_r+0x2e4>)
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	f43f aec5 	beq.w	800db16 <__ssvfiscanf_r+0x4a>
 800dd8c:	466b      	mov	r3, sp
 800dd8e:	4622      	mov	r2, r4
 800dd90:	a941      	add	r1, sp, #260	@ 0x104
 800dd92:	4630      	mov	r0, r6
 800dd94:	f7fc fb40 	bl	800a418 <_scanf_float>
 800dd98:	e7a0      	b.n	800dcdc <__ssvfiscanf_r+0x210>
 800dd9a:	89a3      	ldrh	r3, [r4, #12]
 800dd9c:	065b      	lsls	r3, r3, #25
 800dd9e:	f53f af71 	bmi.w	800dc84 <__ssvfiscanf_r+0x1b8>
 800dda2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800dda6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddaa:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ddac:	e7f9      	b.n	800dda2 <__ssvfiscanf_r+0x2d6>
 800ddae:	bf00      	nop
 800ddb0:	0800a419 	.word	0x0800a419

0800ddb4 <_scanf_chars>:
 800ddb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddb8:	4615      	mov	r5, r2
 800ddba:	688a      	ldr	r2, [r1, #8]
 800ddbc:	4680      	mov	r8, r0
 800ddbe:	460c      	mov	r4, r1
 800ddc0:	b932      	cbnz	r2, 800ddd0 <_scanf_chars+0x1c>
 800ddc2:	698a      	ldr	r2, [r1, #24]
 800ddc4:	2a00      	cmp	r2, #0
 800ddc6:	bf14      	ite	ne
 800ddc8:	f04f 32ff 	movne.w	r2, #4294967295
 800ddcc:	2201      	moveq	r2, #1
 800ddce:	608a      	str	r2, [r1, #8]
 800ddd0:	6822      	ldr	r2, [r4, #0]
 800ddd2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800de64 <_scanf_chars+0xb0>
 800ddd6:	06d1      	lsls	r1, r2, #27
 800ddd8:	bf5f      	itttt	pl
 800ddda:	681a      	ldrpl	r2, [r3, #0]
 800dddc:	1d11      	addpl	r1, r2, #4
 800ddde:	6019      	strpl	r1, [r3, #0]
 800dde0:	6816      	ldrpl	r6, [r2, #0]
 800dde2:	2700      	movs	r7, #0
 800dde4:	69a0      	ldr	r0, [r4, #24]
 800dde6:	b188      	cbz	r0, 800de0c <_scanf_chars+0x58>
 800dde8:	2801      	cmp	r0, #1
 800ddea:	d107      	bne.n	800ddfc <_scanf_chars+0x48>
 800ddec:	682b      	ldr	r3, [r5, #0]
 800ddee:	781a      	ldrb	r2, [r3, #0]
 800ddf0:	6963      	ldr	r3, [r4, #20]
 800ddf2:	5c9b      	ldrb	r3, [r3, r2]
 800ddf4:	b953      	cbnz	r3, 800de0c <_scanf_chars+0x58>
 800ddf6:	2f00      	cmp	r7, #0
 800ddf8:	d031      	beq.n	800de5e <_scanf_chars+0xaa>
 800ddfa:	e022      	b.n	800de42 <_scanf_chars+0x8e>
 800ddfc:	2802      	cmp	r0, #2
 800ddfe:	d120      	bne.n	800de42 <_scanf_chars+0x8e>
 800de00:	682b      	ldr	r3, [r5, #0]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	f819 3003 	ldrb.w	r3, [r9, r3]
 800de08:	071b      	lsls	r3, r3, #28
 800de0a:	d41a      	bmi.n	800de42 <_scanf_chars+0x8e>
 800de0c:	6823      	ldr	r3, [r4, #0]
 800de0e:	06da      	lsls	r2, r3, #27
 800de10:	bf5e      	ittt	pl
 800de12:	682b      	ldrpl	r3, [r5, #0]
 800de14:	781b      	ldrbpl	r3, [r3, #0]
 800de16:	f806 3b01 	strbpl.w	r3, [r6], #1
 800de1a:	682a      	ldr	r2, [r5, #0]
 800de1c:	686b      	ldr	r3, [r5, #4]
 800de1e:	3201      	adds	r2, #1
 800de20:	602a      	str	r2, [r5, #0]
 800de22:	68a2      	ldr	r2, [r4, #8]
 800de24:	3b01      	subs	r3, #1
 800de26:	3a01      	subs	r2, #1
 800de28:	606b      	str	r3, [r5, #4]
 800de2a:	3701      	adds	r7, #1
 800de2c:	60a2      	str	r2, [r4, #8]
 800de2e:	b142      	cbz	r2, 800de42 <_scanf_chars+0x8e>
 800de30:	2b00      	cmp	r3, #0
 800de32:	dcd7      	bgt.n	800dde4 <_scanf_chars+0x30>
 800de34:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800de38:	4629      	mov	r1, r5
 800de3a:	4640      	mov	r0, r8
 800de3c:	4798      	blx	r3
 800de3e:	2800      	cmp	r0, #0
 800de40:	d0d0      	beq.n	800dde4 <_scanf_chars+0x30>
 800de42:	6823      	ldr	r3, [r4, #0]
 800de44:	f013 0310 	ands.w	r3, r3, #16
 800de48:	d105      	bne.n	800de56 <_scanf_chars+0xa2>
 800de4a:	68e2      	ldr	r2, [r4, #12]
 800de4c:	3201      	adds	r2, #1
 800de4e:	60e2      	str	r2, [r4, #12]
 800de50:	69a2      	ldr	r2, [r4, #24]
 800de52:	b102      	cbz	r2, 800de56 <_scanf_chars+0xa2>
 800de54:	7033      	strb	r3, [r6, #0]
 800de56:	6923      	ldr	r3, [r4, #16]
 800de58:	443b      	add	r3, r7
 800de5a:	6123      	str	r3, [r4, #16]
 800de5c:	2000      	movs	r0, #0
 800de5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de62:	bf00      	nop
 800de64:	0800ff79 	.word	0x0800ff79

0800de68 <_scanf_i>:
 800de68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de6c:	4698      	mov	r8, r3
 800de6e:	4b74      	ldr	r3, [pc, #464]	@ (800e040 <_scanf_i+0x1d8>)
 800de70:	460c      	mov	r4, r1
 800de72:	4682      	mov	sl, r0
 800de74:	4616      	mov	r6, r2
 800de76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800de7a:	b087      	sub	sp, #28
 800de7c:	ab03      	add	r3, sp, #12
 800de7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800de82:	4b70      	ldr	r3, [pc, #448]	@ (800e044 <_scanf_i+0x1dc>)
 800de84:	69a1      	ldr	r1, [r4, #24]
 800de86:	4a70      	ldr	r2, [pc, #448]	@ (800e048 <_scanf_i+0x1e0>)
 800de88:	2903      	cmp	r1, #3
 800de8a:	bf08      	it	eq
 800de8c:	461a      	moveq	r2, r3
 800de8e:	68a3      	ldr	r3, [r4, #8]
 800de90:	9201      	str	r2, [sp, #4]
 800de92:	1e5a      	subs	r2, r3, #1
 800de94:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800de98:	bf88      	it	hi
 800de9a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800de9e:	4627      	mov	r7, r4
 800dea0:	bf82      	ittt	hi
 800dea2:	eb03 0905 	addhi.w	r9, r3, r5
 800dea6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800deaa:	60a3      	strhi	r3, [r4, #8]
 800deac:	f857 3b1c 	ldr.w	r3, [r7], #28
 800deb0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800deb4:	bf98      	it	ls
 800deb6:	f04f 0900 	movls.w	r9, #0
 800deba:	6023      	str	r3, [r4, #0]
 800debc:	463d      	mov	r5, r7
 800debe:	f04f 0b00 	mov.w	fp, #0
 800dec2:	6831      	ldr	r1, [r6, #0]
 800dec4:	ab03      	add	r3, sp, #12
 800dec6:	7809      	ldrb	r1, [r1, #0]
 800dec8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800decc:	2202      	movs	r2, #2
 800dece:	f7f2 f98f 	bl	80001f0 <memchr>
 800ded2:	b328      	cbz	r0, 800df20 <_scanf_i+0xb8>
 800ded4:	f1bb 0f01 	cmp.w	fp, #1
 800ded8:	d159      	bne.n	800df8e <_scanf_i+0x126>
 800deda:	6862      	ldr	r2, [r4, #4]
 800dedc:	b92a      	cbnz	r2, 800deea <_scanf_i+0x82>
 800dede:	6822      	ldr	r2, [r4, #0]
 800dee0:	2108      	movs	r1, #8
 800dee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dee6:	6061      	str	r1, [r4, #4]
 800dee8:	6022      	str	r2, [r4, #0]
 800deea:	6822      	ldr	r2, [r4, #0]
 800deec:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800def0:	6022      	str	r2, [r4, #0]
 800def2:	68a2      	ldr	r2, [r4, #8]
 800def4:	1e51      	subs	r1, r2, #1
 800def6:	60a1      	str	r1, [r4, #8]
 800def8:	b192      	cbz	r2, 800df20 <_scanf_i+0xb8>
 800defa:	6832      	ldr	r2, [r6, #0]
 800defc:	1c51      	adds	r1, r2, #1
 800defe:	6031      	str	r1, [r6, #0]
 800df00:	7812      	ldrb	r2, [r2, #0]
 800df02:	f805 2b01 	strb.w	r2, [r5], #1
 800df06:	6872      	ldr	r2, [r6, #4]
 800df08:	3a01      	subs	r2, #1
 800df0a:	2a00      	cmp	r2, #0
 800df0c:	6072      	str	r2, [r6, #4]
 800df0e:	dc07      	bgt.n	800df20 <_scanf_i+0xb8>
 800df10:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800df14:	4631      	mov	r1, r6
 800df16:	4650      	mov	r0, sl
 800df18:	4790      	blx	r2
 800df1a:	2800      	cmp	r0, #0
 800df1c:	f040 8085 	bne.w	800e02a <_scanf_i+0x1c2>
 800df20:	f10b 0b01 	add.w	fp, fp, #1
 800df24:	f1bb 0f03 	cmp.w	fp, #3
 800df28:	d1cb      	bne.n	800dec2 <_scanf_i+0x5a>
 800df2a:	6863      	ldr	r3, [r4, #4]
 800df2c:	b90b      	cbnz	r3, 800df32 <_scanf_i+0xca>
 800df2e:	230a      	movs	r3, #10
 800df30:	6063      	str	r3, [r4, #4]
 800df32:	6863      	ldr	r3, [r4, #4]
 800df34:	4945      	ldr	r1, [pc, #276]	@ (800e04c <_scanf_i+0x1e4>)
 800df36:	6960      	ldr	r0, [r4, #20]
 800df38:	1ac9      	subs	r1, r1, r3
 800df3a:	f000 f935 	bl	800e1a8 <__sccl>
 800df3e:	f04f 0b00 	mov.w	fp, #0
 800df42:	68a3      	ldr	r3, [r4, #8]
 800df44:	6822      	ldr	r2, [r4, #0]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d03d      	beq.n	800dfc6 <_scanf_i+0x15e>
 800df4a:	6831      	ldr	r1, [r6, #0]
 800df4c:	6960      	ldr	r0, [r4, #20]
 800df4e:	f891 c000 	ldrb.w	ip, [r1]
 800df52:	f810 000c 	ldrb.w	r0, [r0, ip]
 800df56:	2800      	cmp	r0, #0
 800df58:	d035      	beq.n	800dfc6 <_scanf_i+0x15e>
 800df5a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800df5e:	d124      	bne.n	800dfaa <_scanf_i+0x142>
 800df60:	0510      	lsls	r0, r2, #20
 800df62:	d522      	bpl.n	800dfaa <_scanf_i+0x142>
 800df64:	f10b 0b01 	add.w	fp, fp, #1
 800df68:	f1b9 0f00 	cmp.w	r9, #0
 800df6c:	d003      	beq.n	800df76 <_scanf_i+0x10e>
 800df6e:	3301      	adds	r3, #1
 800df70:	f109 39ff 	add.w	r9, r9, #4294967295
 800df74:	60a3      	str	r3, [r4, #8]
 800df76:	6873      	ldr	r3, [r6, #4]
 800df78:	3b01      	subs	r3, #1
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	6073      	str	r3, [r6, #4]
 800df7e:	dd1b      	ble.n	800dfb8 <_scanf_i+0x150>
 800df80:	6833      	ldr	r3, [r6, #0]
 800df82:	3301      	adds	r3, #1
 800df84:	6033      	str	r3, [r6, #0]
 800df86:	68a3      	ldr	r3, [r4, #8]
 800df88:	3b01      	subs	r3, #1
 800df8a:	60a3      	str	r3, [r4, #8]
 800df8c:	e7d9      	b.n	800df42 <_scanf_i+0xda>
 800df8e:	f1bb 0f02 	cmp.w	fp, #2
 800df92:	d1ae      	bne.n	800def2 <_scanf_i+0x8a>
 800df94:	6822      	ldr	r2, [r4, #0]
 800df96:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800df9a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800df9e:	d1bf      	bne.n	800df20 <_scanf_i+0xb8>
 800dfa0:	2110      	movs	r1, #16
 800dfa2:	6061      	str	r1, [r4, #4]
 800dfa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dfa8:	e7a2      	b.n	800def0 <_scanf_i+0x88>
 800dfaa:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800dfae:	6022      	str	r2, [r4, #0]
 800dfb0:	780b      	ldrb	r3, [r1, #0]
 800dfb2:	f805 3b01 	strb.w	r3, [r5], #1
 800dfb6:	e7de      	b.n	800df76 <_scanf_i+0x10e>
 800dfb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dfbc:	4631      	mov	r1, r6
 800dfbe:	4650      	mov	r0, sl
 800dfc0:	4798      	blx	r3
 800dfc2:	2800      	cmp	r0, #0
 800dfc4:	d0df      	beq.n	800df86 <_scanf_i+0x11e>
 800dfc6:	6823      	ldr	r3, [r4, #0]
 800dfc8:	05d9      	lsls	r1, r3, #23
 800dfca:	d50d      	bpl.n	800dfe8 <_scanf_i+0x180>
 800dfcc:	42bd      	cmp	r5, r7
 800dfce:	d909      	bls.n	800dfe4 <_scanf_i+0x17c>
 800dfd0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800dfd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dfd8:	4632      	mov	r2, r6
 800dfda:	4650      	mov	r0, sl
 800dfdc:	4798      	blx	r3
 800dfde:	f105 39ff 	add.w	r9, r5, #4294967295
 800dfe2:	464d      	mov	r5, r9
 800dfe4:	42bd      	cmp	r5, r7
 800dfe6:	d028      	beq.n	800e03a <_scanf_i+0x1d2>
 800dfe8:	6822      	ldr	r2, [r4, #0]
 800dfea:	f012 0210 	ands.w	r2, r2, #16
 800dfee:	d113      	bne.n	800e018 <_scanf_i+0x1b0>
 800dff0:	702a      	strb	r2, [r5, #0]
 800dff2:	6863      	ldr	r3, [r4, #4]
 800dff4:	9e01      	ldr	r6, [sp, #4]
 800dff6:	4639      	mov	r1, r7
 800dff8:	4650      	mov	r0, sl
 800dffa:	47b0      	blx	r6
 800dffc:	f8d8 3000 	ldr.w	r3, [r8]
 800e000:	6821      	ldr	r1, [r4, #0]
 800e002:	1d1a      	adds	r2, r3, #4
 800e004:	f8c8 2000 	str.w	r2, [r8]
 800e008:	f011 0f20 	tst.w	r1, #32
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	d00f      	beq.n	800e030 <_scanf_i+0x1c8>
 800e010:	6018      	str	r0, [r3, #0]
 800e012:	68e3      	ldr	r3, [r4, #12]
 800e014:	3301      	adds	r3, #1
 800e016:	60e3      	str	r3, [r4, #12]
 800e018:	6923      	ldr	r3, [r4, #16]
 800e01a:	1bed      	subs	r5, r5, r7
 800e01c:	445d      	add	r5, fp
 800e01e:	442b      	add	r3, r5
 800e020:	6123      	str	r3, [r4, #16]
 800e022:	2000      	movs	r0, #0
 800e024:	b007      	add	sp, #28
 800e026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e02a:	f04f 0b00 	mov.w	fp, #0
 800e02e:	e7ca      	b.n	800dfc6 <_scanf_i+0x15e>
 800e030:	07ca      	lsls	r2, r1, #31
 800e032:	bf4c      	ite	mi
 800e034:	8018      	strhmi	r0, [r3, #0]
 800e036:	6018      	strpl	r0, [r3, #0]
 800e038:	e7eb      	b.n	800e012 <_scanf_i+0x1aa>
 800e03a:	2001      	movs	r0, #1
 800e03c:	e7f2      	b.n	800e024 <_scanf_i+0x1bc>
 800e03e:	bf00      	nop
 800e040:	0800eaec 	.word	0x0800eaec
 800e044:	08009b51 	.word	0x08009b51
 800e048:	0800d73d 	.word	0x0800d73d
 800e04c:	080103c9 	.word	0x080103c9

0800e050 <__sflush_r>:
 800e050:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e058:	0716      	lsls	r6, r2, #28
 800e05a:	4605      	mov	r5, r0
 800e05c:	460c      	mov	r4, r1
 800e05e:	d454      	bmi.n	800e10a <__sflush_r+0xba>
 800e060:	684b      	ldr	r3, [r1, #4]
 800e062:	2b00      	cmp	r3, #0
 800e064:	dc02      	bgt.n	800e06c <__sflush_r+0x1c>
 800e066:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e068:	2b00      	cmp	r3, #0
 800e06a:	dd48      	ble.n	800e0fe <__sflush_r+0xae>
 800e06c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e06e:	2e00      	cmp	r6, #0
 800e070:	d045      	beq.n	800e0fe <__sflush_r+0xae>
 800e072:	2300      	movs	r3, #0
 800e074:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e078:	682f      	ldr	r7, [r5, #0]
 800e07a:	6a21      	ldr	r1, [r4, #32]
 800e07c:	602b      	str	r3, [r5, #0]
 800e07e:	d030      	beq.n	800e0e2 <__sflush_r+0x92>
 800e080:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e082:	89a3      	ldrh	r3, [r4, #12]
 800e084:	0759      	lsls	r1, r3, #29
 800e086:	d505      	bpl.n	800e094 <__sflush_r+0x44>
 800e088:	6863      	ldr	r3, [r4, #4]
 800e08a:	1ad2      	subs	r2, r2, r3
 800e08c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e08e:	b10b      	cbz	r3, 800e094 <__sflush_r+0x44>
 800e090:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e092:	1ad2      	subs	r2, r2, r3
 800e094:	2300      	movs	r3, #0
 800e096:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e098:	6a21      	ldr	r1, [r4, #32]
 800e09a:	4628      	mov	r0, r5
 800e09c:	47b0      	blx	r6
 800e09e:	1c43      	adds	r3, r0, #1
 800e0a0:	89a3      	ldrh	r3, [r4, #12]
 800e0a2:	d106      	bne.n	800e0b2 <__sflush_r+0x62>
 800e0a4:	6829      	ldr	r1, [r5, #0]
 800e0a6:	291d      	cmp	r1, #29
 800e0a8:	d82b      	bhi.n	800e102 <__sflush_r+0xb2>
 800e0aa:	4a2a      	ldr	r2, [pc, #168]	@ (800e154 <__sflush_r+0x104>)
 800e0ac:	410a      	asrs	r2, r1
 800e0ae:	07d6      	lsls	r6, r2, #31
 800e0b0:	d427      	bmi.n	800e102 <__sflush_r+0xb2>
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	6062      	str	r2, [r4, #4]
 800e0b6:	04d9      	lsls	r1, r3, #19
 800e0b8:	6922      	ldr	r2, [r4, #16]
 800e0ba:	6022      	str	r2, [r4, #0]
 800e0bc:	d504      	bpl.n	800e0c8 <__sflush_r+0x78>
 800e0be:	1c42      	adds	r2, r0, #1
 800e0c0:	d101      	bne.n	800e0c6 <__sflush_r+0x76>
 800e0c2:	682b      	ldr	r3, [r5, #0]
 800e0c4:	b903      	cbnz	r3, 800e0c8 <__sflush_r+0x78>
 800e0c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e0c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e0ca:	602f      	str	r7, [r5, #0]
 800e0cc:	b1b9      	cbz	r1, 800e0fe <__sflush_r+0xae>
 800e0ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e0d2:	4299      	cmp	r1, r3
 800e0d4:	d002      	beq.n	800e0dc <__sflush_r+0x8c>
 800e0d6:	4628      	mov	r0, r5
 800e0d8:	f7fe fa36 	bl	800c548 <_free_r>
 800e0dc:	2300      	movs	r3, #0
 800e0de:	6363      	str	r3, [r4, #52]	@ 0x34
 800e0e0:	e00d      	b.n	800e0fe <__sflush_r+0xae>
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	4628      	mov	r0, r5
 800e0e6:	47b0      	blx	r6
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	1c50      	adds	r0, r2, #1
 800e0ec:	d1c9      	bne.n	800e082 <__sflush_r+0x32>
 800e0ee:	682b      	ldr	r3, [r5, #0]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d0c6      	beq.n	800e082 <__sflush_r+0x32>
 800e0f4:	2b1d      	cmp	r3, #29
 800e0f6:	d001      	beq.n	800e0fc <__sflush_r+0xac>
 800e0f8:	2b16      	cmp	r3, #22
 800e0fa:	d11e      	bne.n	800e13a <__sflush_r+0xea>
 800e0fc:	602f      	str	r7, [r5, #0]
 800e0fe:	2000      	movs	r0, #0
 800e100:	e022      	b.n	800e148 <__sflush_r+0xf8>
 800e102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e106:	b21b      	sxth	r3, r3
 800e108:	e01b      	b.n	800e142 <__sflush_r+0xf2>
 800e10a:	690f      	ldr	r7, [r1, #16]
 800e10c:	2f00      	cmp	r7, #0
 800e10e:	d0f6      	beq.n	800e0fe <__sflush_r+0xae>
 800e110:	0793      	lsls	r3, r2, #30
 800e112:	680e      	ldr	r6, [r1, #0]
 800e114:	bf08      	it	eq
 800e116:	694b      	ldreq	r3, [r1, #20]
 800e118:	600f      	str	r7, [r1, #0]
 800e11a:	bf18      	it	ne
 800e11c:	2300      	movne	r3, #0
 800e11e:	eba6 0807 	sub.w	r8, r6, r7
 800e122:	608b      	str	r3, [r1, #8]
 800e124:	f1b8 0f00 	cmp.w	r8, #0
 800e128:	dde9      	ble.n	800e0fe <__sflush_r+0xae>
 800e12a:	6a21      	ldr	r1, [r4, #32]
 800e12c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e12e:	4643      	mov	r3, r8
 800e130:	463a      	mov	r2, r7
 800e132:	4628      	mov	r0, r5
 800e134:	47b0      	blx	r6
 800e136:	2800      	cmp	r0, #0
 800e138:	dc08      	bgt.n	800e14c <__sflush_r+0xfc>
 800e13a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e13e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e142:	81a3      	strh	r3, [r4, #12]
 800e144:	f04f 30ff 	mov.w	r0, #4294967295
 800e148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e14c:	4407      	add	r7, r0
 800e14e:	eba8 0800 	sub.w	r8, r8, r0
 800e152:	e7e7      	b.n	800e124 <__sflush_r+0xd4>
 800e154:	dfbffffe 	.word	0xdfbffffe

0800e158 <_fflush_r>:
 800e158:	b538      	push	{r3, r4, r5, lr}
 800e15a:	690b      	ldr	r3, [r1, #16]
 800e15c:	4605      	mov	r5, r0
 800e15e:	460c      	mov	r4, r1
 800e160:	b913      	cbnz	r3, 800e168 <_fflush_r+0x10>
 800e162:	2500      	movs	r5, #0
 800e164:	4628      	mov	r0, r5
 800e166:	bd38      	pop	{r3, r4, r5, pc}
 800e168:	b118      	cbz	r0, 800e172 <_fflush_r+0x1a>
 800e16a:	6a03      	ldr	r3, [r0, #32]
 800e16c:	b90b      	cbnz	r3, 800e172 <_fflush_r+0x1a>
 800e16e:	f7fc fbf3 	bl	800a958 <__sinit>
 800e172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d0f3      	beq.n	800e162 <_fflush_r+0xa>
 800e17a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e17c:	07d0      	lsls	r0, r2, #31
 800e17e:	d404      	bmi.n	800e18a <_fflush_r+0x32>
 800e180:	0599      	lsls	r1, r3, #22
 800e182:	d402      	bmi.n	800e18a <_fflush_r+0x32>
 800e184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e186:	f7f6 fa32 	bl	80045ee <__retarget_lock_acquire_recursive>
 800e18a:	4628      	mov	r0, r5
 800e18c:	4621      	mov	r1, r4
 800e18e:	f7ff ff5f 	bl	800e050 <__sflush_r>
 800e192:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e194:	07da      	lsls	r2, r3, #31
 800e196:	4605      	mov	r5, r0
 800e198:	d4e4      	bmi.n	800e164 <_fflush_r+0xc>
 800e19a:	89a3      	ldrh	r3, [r4, #12]
 800e19c:	059b      	lsls	r3, r3, #22
 800e19e:	d4e1      	bmi.n	800e164 <_fflush_r+0xc>
 800e1a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1a2:	f7f6 fa30 	bl	8004606 <__retarget_lock_release_recursive>
 800e1a6:	e7dd      	b.n	800e164 <_fflush_r+0xc>

0800e1a8 <__sccl>:
 800e1a8:	b570      	push	{r4, r5, r6, lr}
 800e1aa:	780b      	ldrb	r3, [r1, #0]
 800e1ac:	4604      	mov	r4, r0
 800e1ae:	2b5e      	cmp	r3, #94	@ 0x5e
 800e1b0:	bf0b      	itete	eq
 800e1b2:	784b      	ldrbeq	r3, [r1, #1]
 800e1b4:	1c4a      	addne	r2, r1, #1
 800e1b6:	1c8a      	addeq	r2, r1, #2
 800e1b8:	2100      	movne	r1, #0
 800e1ba:	bf08      	it	eq
 800e1bc:	2101      	moveq	r1, #1
 800e1be:	3801      	subs	r0, #1
 800e1c0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e1c4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e1c8:	42a8      	cmp	r0, r5
 800e1ca:	d1fb      	bne.n	800e1c4 <__sccl+0x1c>
 800e1cc:	b90b      	cbnz	r3, 800e1d2 <__sccl+0x2a>
 800e1ce:	1e50      	subs	r0, r2, #1
 800e1d0:	bd70      	pop	{r4, r5, r6, pc}
 800e1d2:	f081 0101 	eor.w	r1, r1, #1
 800e1d6:	54e1      	strb	r1, [r4, r3]
 800e1d8:	4610      	mov	r0, r2
 800e1da:	4602      	mov	r2, r0
 800e1dc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e1e0:	2d2d      	cmp	r5, #45	@ 0x2d
 800e1e2:	d005      	beq.n	800e1f0 <__sccl+0x48>
 800e1e4:	2d5d      	cmp	r5, #93	@ 0x5d
 800e1e6:	d016      	beq.n	800e216 <__sccl+0x6e>
 800e1e8:	2d00      	cmp	r5, #0
 800e1ea:	d0f1      	beq.n	800e1d0 <__sccl+0x28>
 800e1ec:	462b      	mov	r3, r5
 800e1ee:	e7f2      	b.n	800e1d6 <__sccl+0x2e>
 800e1f0:	7846      	ldrb	r6, [r0, #1]
 800e1f2:	2e5d      	cmp	r6, #93	@ 0x5d
 800e1f4:	d0fa      	beq.n	800e1ec <__sccl+0x44>
 800e1f6:	42b3      	cmp	r3, r6
 800e1f8:	dcf8      	bgt.n	800e1ec <__sccl+0x44>
 800e1fa:	3002      	adds	r0, #2
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	3201      	adds	r2, #1
 800e200:	4296      	cmp	r6, r2
 800e202:	54a1      	strb	r1, [r4, r2]
 800e204:	dcfb      	bgt.n	800e1fe <__sccl+0x56>
 800e206:	1af2      	subs	r2, r6, r3
 800e208:	3a01      	subs	r2, #1
 800e20a:	1c5d      	adds	r5, r3, #1
 800e20c:	42b3      	cmp	r3, r6
 800e20e:	bfa8      	it	ge
 800e210:	2200      	movge	r2, #0
 800e212:	18ab      	adds	r3, r5, r2
 800e214:	e7e1      	b.n	800e1da <__sccl+0x32>
 800e216:	4610      	mov	r0, r2
 800e218:	e7da      	b.n	800e1d0 <__sccl+0x28>

0800e21a <__submore>:
 800e21a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e21e:	460c      	mov	r4, r1
 800e220:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e222:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e226:	4299      	cmp	r1, r3
 800e228:	d11d      	bne.n	800e266 <__submore+0x4c>
 800e22a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e22e:	f7fa fd7f 	bl	8008d30 <_malloc_r>
 800e232:	b918      	cbnz	r0, 800e23c <__submore+0x22>
 800e234:	f04f 30ff 	mov.w	r0, #4294967295
 800e238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e23c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e240:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e242:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e246:	6360      	str	r0, [r4, #52]	@ 0x34
 800e248:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e24c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e250:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e254:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e258:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e25c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e260:	6020      	str	r0, [r4, #0]
 800e262:	2000      	movs	r0, #0
 800e264:	e7e8      	b.n	800e238 <__submore+0x1e>
 800e266:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e268:	0077      	lsls	r7, r6, #1
 800e26a:	463a      	mov	r2, r7
 800e26c:	f000 f86c 	bl	800e348 <_realloc_r>
 800e270:	4605      	mov	r5, r0
 800e272:	2800      	cmp	r0, #0
 800e274:	d0de      	beq.n	800e234 <__submore+0x1a>
 800e276:	eb00 0806 	add.w	r8, r0, r6
 800e27a:	4601      	mov	r1, r0
 800e27c:	4632      	mov	r2, r6
 800e27e:	4640      	mov	r0, r8
 800e280:	f7fd faf0 	bl	800b864 <memcpy>
 800e284:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e288:	f8c4 8000 	str.w	r8, [r4]
 800e28c:	e7e9      	b.n	800e262 <__submore+0x48>

0800e28e <memmove>:
 800e28e:	4288      	cmp	r0, r1
 800e290:	b510      	push	{r4, lr}
 800e292:	eb01 0402 	add.w	r4, r1, r2
 800e296:	d902      	bls.n	800e29e <memmove+0x10>
 800e298:	4284      	cmp	r4, r0
 800e29a:	4623      	mov	r3, r4
 800e29c:	d807      	bhi.n	800e2ae <memmove+0x20>
 800e29e:	1e43      	subs	r3, r0, #1
 800e2a0:	42a1      	cmp	r1, r4
 800e2a2:	d008      	beq.n	800e2b6 <memmove+0x28>
 800e2a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e2a8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e2ac:	e7f8      	b.n	800e2a0 <memmove+0x12>
 800e2ae:	4402      	add	r2, r0
 800e2b0:	4601      	mov	r1, r0
 800e2b2:	428a      	cmp	r2, r1
 800e2b4:	d100      	bne.n	800e2b8 <memmove+0x2a>
 800e2b6:	bd10      	pop	{r4, pc}
 800e2b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e2bc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e2c0:	e7f7      	b.n	800e2b2 <memmove+0x24>
	...

0800e2c4 <__gettzinfo>:
 800e2c4:	4800      	ldr	r0, [pc, #0]	@ (800e2c8 <__gettzinfo+0x4>)
 800e2c6:	4770      	bx	lr
 800e2c8:	200001f0 	.word	0x200001f0

0800e2cc <__assert_func>:
 800e2cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e2ce:	4614      	mov	r4, r2
 800e2d0:	461a      	mov	r2, r3
 800e2d2:	4b09      	ldr	r3, [pc, #36]	@ (800e2f8 <__assert_func+0x2c>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	4605      	mov	r5, r0
 800e2d8:	68d8      	ldr	r0, [r3, #12]
 800e2da:	b954      	cbnz	r4, 800e2f2 <__assert_func+0x26>
 800e2dc:	4b07      	ldr	r3, [pc, #28]	@ (800e2fc <__assert_func+0x30>)
 800e2de:	461c      	mov	r4, r3
 800e2e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e2e4:	9100      	str	r1, [sp, #0]
 800e2e6:	462b      	mov	r3, r5
 800e2e8:	4905      	ldr	r1, [pc, #20]	@ (800e300 <__assert_func+0x34>)
 800e2ea:	f000 f85b 	bl	800e3a4 <fiprintf>
 800e2ee:	f000 f86b 	bl	800e3c8 <abort>
 800e2f2:	4b04      	ldr	r3, [pc, #16]	@ (800e304 <__assert_func+0x38>)
 800e2f4:	e7f4      	b.n	800e2e0 <__assert_func+0x14>
 800e2f6:	bf00      	nop
 800e2f8:	2000019c 	.word	0x2000019c
 800e2fc:	0800f821 	.word	0x0800f821
 800e300:	08010441 	.word	0x08010441
 800e304:	08010434 	.word	0x08010434

0800e308 <_calloc_r>:
 800e308:	b570      	push	{r4, r5, r6, lr}
 800e30a:	fba1 5402 	umull	r5, r4, r1, r2
 800e30e:	b93c      	cbnz	r4, 800e320 <_calloc_r+0x18>
 800e310:	4629      	mov	r1, r5
 800e312:	f7fa fd0d 	bl	8008d30 <_malloc_r>
 800e316:	4606      	mov	r6, r0
 800e318:	b928      	cbnz	r0, 800e326 <_calloc_r+0x1e>
 800e31a:	2600      	movs	r6, #0
 800e31c:	4630      	mov	r0, r6
 800e31e:	bd70      	pop	{r4, r5, r6, pc}
 800e320:	220c      	movs	r2, #12
 800e322:	6002      	str	r2, [r0, #0]
 800e324:	e7f9      	b.n	800e31a <_calloc_r+0x12>
 800e326:	462a      	mov	r2, r5
 800e328:	4621      	mov	r1, r4
 800e32a:	f7fc fc47 	bl	800abbc <memset>
 800e32e:	e7f5      	b.n	800e31c <_calloc_r+0x14>

0800e330 <__env_lock>:
 800e330:	4801      	ldr	r0, [pc, #4]	@ (800e338 <__env_lock+0x8>)
 800e332:	f7f6 b95c 	b.w	80045ee <__retarget_lock_acquire_recursive>
 800e336:	bf00      	nop
 800e338:	200028c4 	.word	0x200028c4

0800e33c <__env_unlock>:
 800e33c:	4801      	ldr	r0, [pc, #4]	@ (800e344 <__env_unlock+0x8>)
 800e33e:	f7f6 b962 	b.w	8004606 <__retarget_lock_release_recursive>
 800e342:	bf00      	nop
 800e344:	200028c4 	.word	0x200028c4

0800e348 <_realloc_r>:
 800e348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e34c:	4680      	mov	r8, r0
 800e34e:	4615      	mov	r5, r2
 800e350:	460c      	mov	r4, r1
 800e352:	b921      	cbnz	r1, 800e35e <_realloc_r+0x16>
 800e354:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e358:	4611      	mov	r1, r2
 800e35a:	f7fa bce9 	b.w	8008d30 <_malloc_r>
 800e35e:	b92a      	cbnz	r2, 800e36c <_realloc_r+0x24>
 800e360:	f7fe f8f2 	bl	800c548 <_free_r>
 800e364:	2400      	movs	r4, #0
 800e366:	4620      	mov	r0, r4
 800e368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e36c:	f000 f833 	bl	800e3d6 <_malloc_usable_size_r>
 800e370:	4285      	cmp	r5, r0
 800e372:	4606      	mov	r6, r0
 800e374:	d802      	bhi.n	800e37c <_realloc_r+0x34>
 800e376:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e37a:	d8f4      	bhi.n	800e366 <_realloc_r+0x1e>
 800e37c:	4629      	mov	r1, r5
 800e37e:	4640      	mov	r0, r8
 800e380:	f7fa fcd6 	bl	8008d30 <_malloc_r>
 800e384:	4607      	mov	r7, r0
 800e386:	2800      	cmp	r0, #0
 800e388:	d0ec      	beq.n	800e364 <_realloc_r+0x1c>
 800e38a:	42b5      	cmp	r5, r6
 800e38c:	462a      	mov	r2, r5
 800e38e:	4621      	mov	r1, r4
 800e390:	bf28      	it	cs
 800e392:	4632      	movcs	r2, r6
 800e394:	f7fd fa66 	bl	800b864 <memcpy>
 800e398:	4621      	mov	r1, r4
 800e39a:	4640      	mov	r0, r8
 800e39c:	f7fe f8d4 	bl	800c548 <_free_r>
 800e3a0:	463c      	mov	r4, r7
 800e3a2:	e7e0      	b.n	800e366 <_realloc_r+0x1e>

0800e3a4 <fiprintf>:
 800e3a4:	b40e      	push	{r1, r2, r3}
 800e3a6:	b503      	push	{r0, r1, lr}
 800e3a8:	4601      	mov	r1, r0
 800e3aa:	ab03      	add	r3, sp, #12
 800e3ac:	4805      	ldr	r0, [pc, #20]	@ (800e3c4 <fiprintf+0x20>)
 800e3ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3b2:	6800      	ldr	r0, [r0, #0]
 800e3b4:	9301      	str	r3, [sp, #4]
 800e3b6:	f000 f83f 	bl	800e438 <_vfiprintf_r>
 800e3ba:	b002      	add	sp, #8
 800e3bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3c0:	b003      	add	sp, #12
 800e3c2:	4770      	bx	lr
 800e3c4:	2000019c 	.word	0x2000019c

0800e3c8 <abort>:
 800e3c8:	b508      	push	{r3, lr}
 800e3ca:	2006      	movs	r0, #6
 800e3cc:	f000 fa08 	bl	800e7e0 <raise>
 800e3d0:	2001      	movs	r0, #1
 800e3d2:	f7f6 f81b 	bl	800440c <_exit>

0800e3d6 <_malloc_usable_size_r>:
 800e3d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3da:	1f18      	subs	r0, r3, #4
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	bfbc      	itt	lt
 800e3e0:	580b      	ldrlt	r3, [r1, r0]
 800e3e2:	18c0      	addlt	r0, r0, r3
 800e3e4:	4770      	bx	lr

0800e3e6 <__sfputc_r>:
 800e3e6:	6893      	ldr	r3, [r2, #8]
 800e3e8:	3b01      	subs	r3, #1
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	b410      	push	{r4}
 800e3ee:	6093      	str	r3, [r2, #8]
 800e3f0:	da08      	bge.n	800e404 <__sfputc_r+0x1e>
 800e3f2:	6994      	ldr	r4, [r2, #24]
 800e3f4:	42a3      	cmp	r3, r4
 800e3f6:	db01      	blt.n	800e3fc <__sfputc_r+0x16>
 800e3f8:	290a      	cmp	r1, #10
 800e3fa:	d103      	bne.n	800e404 <__sfputc_r+0x1e>
 800e3fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e400:	f000 b932 	b.w	800e668 <__swbuf_r>
 800e404:	6813      	ldr	r3, [r2, #0]
 800e406:	1c58      	adds	r0, r3, #1
 800e408:	6010      	str	r0, [r2, #0]
 800e40a:	7019      	strb	r1, [r3, #0]
 800e40c:	4608      	mov	r0, r1
 800e40e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e412:	4770      	bx	lr

0800e414 <__sfputs_r>:
 800e414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e416:	4606      	mov	r6, r0
 800e418:	460f      	mov	r7, r1
 800e41a:	4614      	mov	r4, r2
 800e41c:	18d5      	adds	r5, r2, r3
 800e41e:	42ac      	cmp	r4, r5
 800e420:	d101      	bne.n	800e426 <__sfputs_r+0x12>
 800e422:	2000      	movs	r0, #0
 800e424:	e007      	b.n	800e436 <__sfputs_r+0x22>
 800e426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e42a:	463a      	mov	r2, r7
 800e42c:	4630      	mov	r0, r6
 800e42e:	f7ff ffda 	bl	800e3e6 <__sfputc_r>
 800e432:	1c43      	adds	r3, r0, #1
 800e434:	d1f3      	bne.n	800e41e <__sfputs_r+0xa>
 800e436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e438 <_vfiprintf_r>:
 800e438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e43c:	460d      	mov	r5, r1
 800e43e:	b09d      	sub	sp, #116	@ 0x74
 800e440:	4614      	mov	r4, r2
 800e442:	4698      	mov	r8, r3
 800e444:	4606      	mov	r6, r0
 800e446:	b118      	cbz	r0, 800e450 <_vfiprintf_r+0x18>
 800e448:	6a03      	ldr	r3, [r0, #32]
 800e44a:	b90b      	cbnz	r3, 800e450 <_vfiprintf_r+0x18>
 800e44c:	f7fc fa84 	bl	800a958 <__sinit>
 800e450:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e452:	07d9      	lsls	r1, r3, #31
 800e454:	d405      	bmi.n	800e462 <_vfiprintf_r+0x2a>
 800e456:	89ab      	ldrh	r3, [r5, #12]
 800e458:	059a      	lsls	r2, r3, #22
 800e45a:	d402      	bmi.n	800e462 <_vfiprintf_r+0x2a>
 800e45c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e45e:	f7f6 f8c6 	bl	80045ee <__retarget_lock_acquire_recursive>
 800e462:	89ab      	ldrh	r3, [r5, #12]
 800e464:	071b      	lsls	r3, r3, #28
 800e466:	d501      	bpl.n	800e46c <_vfiprintf_r+0x34>
 800e468:	692b      	ldr	r3, [r5, #16]
 800e46a:	b99b      	cbnz	r3, 800e494 <_vfiprintf_r+0x5c>
 800e46c:	4629      	mov	r1, r5
 800e46e:	4630      	mov	r0, r6
 800e470:	f000 f938 	bl	800e6e4 <__swsetup_r>
 800e474:	b170      	cbz	r0, 800e494 <_vfiprintf_r+0x5c>
 800e476:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e478:	07dc      	lsls	r4, r3, #31
 800e47a:	d504      	bpl.n	800e486 <_vfiprintf_r+0x4e>
 800e47c:	f04f 30ff 	mov.w	r0, #4294967295
 800e480:	b01d      	add	sp, #116	@ 0x74
 800e482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e486:	89ab      	ldrh	r3, [r5, #12]
 800e488:	0598      	lsls	r0, r3, #22
 800e48a:	d4f7      	bmi.n	800e47c <_vfiprintf_r+0x44>
 800e48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e48e:	f7f6 f8ba 	bl	8004606 <__retarget_lock_release_recursive>
 800e492:	e7f3      	b.n	800e47c <_vfiprintf_r+0x44>
 800e494:	2300      	movs	r3, #0
 800e496:	9309      	str	r3, [sp, #36]	@ 0x24
 800e498:	2320      	movs	r3, #32
 800e49a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e49e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4a2:	2330      	movs	r3, #48	@ 0x30
 800e4a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e654 <_vfiprintf_r+0x21c>
 800e4a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4ac:	f04f 0901 	mov.w	r9, #1
 800e4b0:	4623      	mov	r3, r4
 800e4b2:	469a      	mov	sl, r3
 800e4b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4b8:	b10a      	cbz	r2, 800e4be <_vfiprintf_r+0x86>
 800e4ba:	2a25      	cmp	r2, #37	@ 0x25
 800e4bc:	d1f9      	bne.n	800e4b2 <_vfiprintf_r+0x7a>
 800e4be:	ebba 0b04 	subs.w	fp, sl, r4
 800e4c2:	d00b      	beq.n	800e4dc <_vfiprintf_r+0xa4>
 800e4c4:	465b      	mov	r3, fp
 800e4c6:	4622      	mov	r2, r4
 800e4c8:	4629      	mov	r1, r5
 800e4ca:	4630      	mov	r0, r6
 800e4cc:	f7ff ffa2 	bl	800e414 <__sfputs_r>
 800e4d0:	3001      	adds	r0, #1
 800e4d2:	f000 80a7 	beq.w	800e624 <_vfiprintf_r+0x1ec>
 800e4d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4d8:	445a      	add	r2, fp
 800e4da:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4dc:	f89a 3000 	ldrb.w	r3, [sl]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	f000 809f 	beq.w	800e624 <_vfiprintf_r+0x1ec>
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4f0:	f10a 0a01 	add.w	sl, sl, #1
 800e4f4:	9304      	str	r3, [sp, #16]
 800e4f6:	9307      	str	r3, [sp, #28]
 800e4f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4fe:	4654      	mov	r4, sl
 800e500:	2205      	movs	r2, #5
 800e502:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e506:	4853      	ldr	r0, [pc, #332]	@ (800e654 <_vfiprintf_r+0x21c>)
 800e508:	f7f1 fe72 	bl	80001f0 <memchr>
 800e50c:	9a04      	ldr	r2, [sp, #16]
 800e50e:	b9d8      	cbnz	r0, 800e548 <_vfiprintf_r+0x110>
 800e510:	06d1      	lsls	r1, r2, #27
 800e512:	bf44      	itt	mi
 800e514:	2320      	movmi	r3, #32
 800e516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e51a:	0713      	lsls	r3, r2, #28
 800e51c:	bf44      	itt	mi
 800e51e:	232b      	movmi	r3, #43	@ 0x2b
 800e520:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e524:	f89a 3000 	ldrb.w	r3, [sl]
 800e528:	2b2a      	cmp	r3, #42	@ 0x2a
 800e52a:	d015      	beq.n	800e558 <_vfiprintf_r+0x120>
 800e52c:	9a07      	ldr	r2, [sp, #28]
 800e52e:	4654      	mov	r4, sl
 800e530:	2000      	movs	r0, #0
 800e532:	f04f 0c0a 	mov.w	ip, #10
 800e536:	4621      	mov	r1, r4
 800e538:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e53c:	3b30      	subs	r3, #48	@ 0x30
 800e53e:	2b09      	cmp	r3, #9
 800e540:	d94b      	bls.n	800e5da <_vfiprintf_r+0x1a2>
 800e542:	b1b0      	cbz	r0, 800e572 <_vfiprintf_r+0x13a>
 800e544:	9207      	str	r2, [sp, #28]
 800e546:	e014      	b.n	800e572 <_vfiprintf_r+0x13a>
 800e548:	eba0 0308 	sub.w	r3, r0, r8
 800e54c:	fa09 f303 	lsl.w	r3, r9, r3
 800e550:	4313      	orrs	r3, r2
 800e552:	9304      	str	r3, [sp, #16]
 800e554:	46a2      	mov	sl, r4
 800e556:	e7d2      	b.n	800e4fe <_vfiprintf_r+0xc6>
 800e558:	9b03      	ldr	r3, [sp, #12]
 800e55a:	1d19      	adds	r1, r3, #4
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	9103      	str	r1, [sp, #12]
 800e560:	2b00      	cmp	r3, #0
 800e562:	bfbb      	ittet	lt
 800e564:	425b      	neglt	r3, r3
 800e566:	f042 0202 	orrlt.w	r2, r2, #2
 800e56a:	9307      	strge	r3, [sp, #28]
 800e56c:	9307      	strlt	r3, [sp, #28]
 800e56e:	bfb8      	it	lt
 800e570:	9204      	strlt	r2, [sp, #16]
 800e572:	7823      	ldrb	r3, [r4, #0]
 800e574:	2b2e      	cmp	r3, #46	@ 0x2e
 800e576:	d10a      	bne.n	800e58e <_vfiprintf_r+0x156>
 800e578:	7863      	ldrb	r3, [r4, #1]
 800e57a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e57c:	d132      	bne.n	800e5e4 <_vfiprintf_r+0x1ac>
 800e57e:	9b03      	ldr	r3, [sp, #12]
 800e580:	1d1a      	adds	r2, r3, #4
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	9203      	str	r2, [sp, #12]
 800e586:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e58a:	3402      	adds	r4, #2
 800e58c:	9305      	str	r3, [sp, #20]
 800e58e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e664 <_vfiprintf_r+0x22c>
 800e592:	7821      	ldrb	r1, [r4, #0]
 800e594:	2203      	movs	r2, #3
 800e596:	4650      	mov	r0, sl
 800e598:	f7f1 fe2a 	bl	80001f0 <memchr>
 800e59c:	b138      	cbz	r0, 800e5ae <_vfiprintf_r+0x176>
 800e59e:	9b04      	ldr	r3, [sp, #16]
 800e5a0:	eba0 000a 	sub.w	r0, r0, sl
 800e5a4:	2240      	movs	r2, #64	@ 0x40
 800e5a6:	4082      	lsls	r2, r0
 800e5a8:	4313      	orrs	r3, r2
 800e5aa:	3401      	adds	r4, #1
 800e5ac:	9304      	str	r3, [sp, #16]
 800e5ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5b2:	4829      	ldr	r0, [pc, #164]	@ (800e658 <_vfiprintf_r+0x220>)
 800e5b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5b8:	2206      	movs	r2, #6
 800e5ba:	f7f1 fe19 	bl	80001f0 <memchr>
 800e5be:	2800      	cmp	r0, #0
 800e5c0:	d03f      	beq.n	800e642 <_vfiprintf_r+0x20a>
 800e5c2:	4b26      	ldr	r3, [pc, #152]	@ (800e65c <_vfiprintf_r+0x224>)
 800e5c4:	bb1b      	cbnz	r3, 800e60e <_vfiprintf_r+0x1d6>
 800e5c6:	9b03      	ldr	r3, [sp, #12]
 800e5c8:	3307      	adds	r3, #7
 800e5ca:	f023 0307 	bic.w	r3, r3, #7
 800e5ce:	3308      	adds	r3, #8
 800e5d0:	9303      	str	r3, [sp, #12]
 800e5d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5d4:	443b      	add	r3, r7
 800e5d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5d8:	e76a      	b.n	800e4b0 <_vfiprintf_r+0x78>
 800e5da:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5de:	460c      	mov	r4, r1
 800e5e0:	2001      	movs	r0, #1
 800e5e2:	e7a8      	b.n	800e536 <_vfiprintf_r+0xfe>
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	3401      	adds	r4, #1
 800e5e8:	9305      	str	r3, [sp, #20]
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	f04f 0c0a 	mov.w	ip, #10
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5f6:	3a30      	subs	r2, #48	@ 0x30
 800e5f8:	2a09      	cmp	r2, #9
 800e5fa:	d903      	bls.n	800e604 <_vfiprintf_r+0x1cc>
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d0c6      	beq.n	800e58e <_vfiprintf_r+0x156>
 800e600:	9105      	str	r1, [sp, #20]
 800e602:	e7c4      	b.n	800e58e <_vfiprintf_r+0x156>
 800e604:	fb0c 2101 	mla	r1, ip, r1, r2
 800e608:	4604      	mov	r4, r0
 800e60a:	2301      	movs	r3, #1
 800e60c:	e7f0      	b.n	800e5f0 <_vfiprintf_r+0x1b8>
 800e60e:	ab03      	add	r3, sp, #12
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	462a      	mov	r2, r5
 800e614:	4b12      	ldr	r3, [pc, #72]	@ (800e660 <_vfiprintf_r+0x228>)
 800e616:	a904      	add	r1, sp, #16
 800e618:	4630      	mov	r0, r6
 800e61a:	f7fb fb45 	bl	8009ca8 <_printf_float>
 800e61e:	4607      	mov	r7, r0
 800e620:	1c78      	adds	r0, r7, #1
 800e622:	d1d6      	bne.n	800e5d2 <_vfiprintf_r+0x19a>
 800e624:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e626:	07d9      	lsls	r1, r3, #31
 800e628:	d405      	bmi.n	800e636 <_vfiprintf_r+0x1fe>
 800e62a:	89ab      	ldrh	r3, [r5, #12]
 800e62c:	059a      	lsls	r2, r3, #22
 800e62e:	d402      	bmi.n	800e636 <_vfiprintf_r+0x1fe>
 800e630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e632:	f7f5 ffe8 	bl	8004606 <__retarget_lock_release_recursive>
 800e636:	89ab      	ldrh	r3, [r5, #12]
 800e638:	065b      	lsls	r3, r3, #25
 800e63a:	f53f af1f 	bmi.w	800e47c <_vfiprintf_r+0x44>
 800e63e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e640:	e71e      	b.n	800e480 <_vfiprintf_r+0x48>
 800e642:	ab03      	add	r3, sp, #12
 800e644:	9300      	str	r3, [sp, #0]
 800e646:	462a      	mov	r2, r5
 800e648:	4b05      	ldr	r3, [pc, #20]	@ (800e660 <_vfiprintf_r+0x228>)
 800e64a:	a904      	add	r1, sp, #16
 800e64c:	4630      	mov	r0, r6
 800e64e:	f7fb fdc3 	bl	800a1d8 <_printf_i>
 800e652:	e7e4      	b.n	800e61e <_vfiprintf_r+0x1e6>
 800e654:	080103a8 	.word	0x080103a8
 800e658:	080103b2 	.word	0x080103b2
 800e65c:	08009ca9 	.word	0x08009ca9
 800e660:	0800e415 	.word	0x0800e415
 800e664:	080103ae 	.word	0x080103ae

0800e668 <__swbuf_r>:
 800e668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e66a:	460e      	mov	r6, r1
 800e66c:	4614      	mov	r4, r2
 800e66e:	4605      	mov	r5, r0
 800e670:	b118      	cbz	r0, 800e67a <__swbuf_r+0x12>
 800e672:	6a03      	ldr	r3, [r0, #32]
 800e674:	b90b      	cbnz	r3, 800e67a <__swbuf_r+0x12>
 800e676:	f7fc f96f 	bl	800a958 <__sinit>
 800e67a:	69a3      	ldr	r3, [r4, #24]
 800e67c:	60a3      	str	r3, [r4, #8]
 800e67e:	89a3      	ldrh	r3, [r4, #12]
 800e680:	071a      	lsls	r2, r3, #28
 800e682:	d501      	bpl.n	800e688 <__swbuf_r+0x20>
 800e684:	6923      	ldr	r3, [r4, #16]
 800e686:	b943      	cbnz	r3, 800e69a <__swbuf_r+0x32>
 800e688:	4621      	mov	r1, r4
 800e68a:	4628      	mov	r0, r5
 800e68c:	f000 f82a 	bl	800e6e4 <__swsetup_r>
 800e690:	b118      	cbz	r0, 800e69a <__swbuf_r+0x32>
 800e692:	f04f 37ff 	mov.w	r7, #4294967295
 800e696:	4638      	mov	r0, r7
 800e698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e69a:	6823      	ldr	r3, [r4, #0]
 800e69c:	6922      	ldr	r2, [r4, #16]
 800e69e:	1a98      	subs	r0, r3, r2
 800e6a0:	6963      	ldr	r3, [r4, #20]
 800e6a2:	b2f6      	uxtb	r6, r6
 800e6a4:	4283      	cmp	r3, r0
 800e6a6:	4637      	mov	r7, r6
 800e6a8:	dc05      	bgt.n	800e6b6 <__swbuf_r+0x4e>
 800e6aa:	4621      	mov	r1, r4
 800e6ac:	4628      	mov	r0, r5
 800e6ae:	f7ff fd53 	bl	800e158 <_fflush_r>
 800e6b2:	2800      	cmp	r0, #0
 800e6b4:	d1ed      	bne.n	800e692 <__swbuf_r+0x2a>
 800e6b6:	68a3      	ldr	r3, [r4, #8]
 800e6b8:	3b01      	subs	r3, #1
 800e6ba:	60a3      	str	r3, [r4, #8]
 800e6bc:	6823      	ldr	r3, [r4, #0]
 800e6be:	1c5a      	adds	r2, r3, #1
 800e6c0:	6022      	str	r2, [r4, #0]
 800e6c2:	701e      	strb	r6, [r3, #0]
 800e6c4:	6962      	ldr	r2, [r4, #20]
 800e6c6:	1c43      	adds	r3, r0, #1
 800e6c8:	429a      	cmp	r2, r3
 800e6ca:	d004      	beq.n	800e6d6 <__swbuf_r+0x6e>
 800e6cc:	89a3      	ldrh	r3, [r4, #12]
 800e6ce:	07db      	lsls	r3, r3, #31
 800e6d0:	d5e1      	bpl.n	800e696 <__swbuf_r+0x2e>
 800e6d2:	2e0a      	cmp	r6, #10
 800e6d4:	d1df      	bne.n	800e696 <__swbuf_r+0x2e>
 800e6d6:	4621      	mov	r1, r4
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f7ff fd3d 	bl	800e158 <_fflush_r>
 800e6de:	2800      	cmp	r0, #0
 800e6e0:	d0d9      	beq.n	800e696 <__swbuf_r+0x2e>
 800e6e2:	e7d6      	b.n	800e692 <__swbuf_r+0x2a>

0800e6e4 <__swsetup_r>:
 800e6e4:	b538      	push	{r3, r4, r5, lr}
 800e6e6:	4b29      	ldr	r3, [pc, #164]	@ (800e78c <__swsetup_r+0xa8>)
 800e6e8:	4605      	mov	r5, r0
 800e6ea:	6818      	ldr	r0, [r3, #0]
 800e6ec:	460c      	mov	r4, r1
 800e6ee:	b118      	cbz	r0, 800e6f8 <__swsetup_r+0x14>
 800e6f0:	6a03      	ldr	r3, [r0, #32]
 800e6f2:	b90b      	cbnz	r3, 800e6f8 <__swsetup_r+0x14>
 800e6f4:	f7fc f930 	bl	800a958 <__sinit>
 800e6f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6fc:	0719      	lsls	r1, r3, #28
 800e6fe:	d422      	bmi.n	800e746 <__swsetup_r+0x62>
 800e700:	06da      	lsls	r2, r3, #27
 800e702:	d407      	bmi.n	800e714 <__swsetup_r+0x30>
 800e704:	2209      	movs	r2, #9
 800e706:	602a      	str	r2, [r5, #0]
 800e708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e70c:	81a3      	strh	r3, [r4, #12]
 800e70e:	f04f 30ff 	mov.w	r0, #4294967295
 800e712:	e033      	b.n	800e77c <__swsetup_r+0x98>
 800e714:	0758      	lsls	r0, r3, #29
 800e716:	d512      	bpl.n	800e73e <__swsetup_r+0x5a>
 800e718:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e71a:	b141      	cbz	r1, 800e72e <__swsetup_r+0x4a>
 800e71c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e720:	4299      	cmp	r1, r3
 800e722:	d002      	beq.n	800e72a <__swsetup_r+0x46>
 800e724:	4628      	mov	r0, r5
 800e726:	f7fd ff0f 	bl	800c548 <_free_r>
 800e72a:	2300      	movs	r3, #0
 800e72c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e72e:	89a3      	ldrh	r3, [r4, #12]
 800e730:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e734:	81a3      	strh	r3, [r4, #12]
 800e736:	2300      	movs	r3, #0
 800e738:	6063      	str	r3, [r4, #4]
 800e73a:	6923      	ldr	r3, [r4, #16]
 800e73c:	6023      	str	r3, [r4, #0]
 800e73e:	89a3      	ldrh	r3, [r4, #12]
 800e740:	f043 0308 	orr.w	r3, r3, #8
 800e744:	81a3      	strh	r3, [r4, #12]
 800e746:	6923      	ldr	r3, [r4, #16]
 800e748:	b94b      	cbnz	r3, 800e75e <__swsetup_r+0x7a>
 800e74a:	89a3      	ldrh	r3, [r4, #12]
 800e74c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e754:	d003      	beq.n	800e75e <__swsetup_r+0x7a>
 800e756:	4621      	mov	r1, r4
 800e758:	4628      	mov	r0, r5
 800e75a:	f000 f883 	bl	800e864 <__smakebuf_r>
 800e75e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e762:	f013 0201 	ands.w	r2, r3, #1
 800e766:	d00a      	beq.n	800e77e <__swsetup_r+0x9a>
 800e768:	2200      	movs	r2, #0
 800e76a:	60a2      	str	r2, [r4, #8]
 800e76c:	6962      	ldr	r2, [r4, #20]
 800e76e:	4252      	negs	r2, r2
 800e770:	61a2      	str	r2, [r4, #24]
 800e772:	6922      	ldr	r2, [r4, #16]
 800e774:	b942      	cbnz	r2, 800e788 <__swsetup_r+0xa4>
 800e776:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e77a:	d1c5      	bne.n	800e708 <__swsetup_r+0x24>
 800e77c:	bd38      	pop	{r3, r4, r5, pc}
 800e77e:	0799      	lsls	r1, r3, #30
 800e780:	bf58      	it	pl
 800e782:	6962      	ldrpl	r2, [r4, #20]
 800e784:	60a2      	str	r2, [r4, #8]
 800e786:	e7f4      	b.n	800e772 <__swsetup_r+0x8e>
 800e788:	2000      	movs	r0, #0
 800e78a:	e7f7      	b.n	800e77c <__swsetup_r+0x98>
 800e78c:	2000019c 	.word	0x2000019c

0800e790 <_raise_r>:
 800e790:	291f      	cmp	r1, #31
 800e792:	b538      	push	{r3, r4, r5, lr}
 800e794:	4605      	mov	r5, r0
 800e796:	460c      	mov	r4, r1
 800e798:	d904      	bls.n	800e7a4 <_raise_r+0x14>
 800e79a:	2316      	movs	r3, #22
 800e79c:	6003      	str	r3, [r0, #0]
 800e79e:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a2:	bd38      	pop	{r3, r4, r5, pc}
 800e7a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e7a6:	b112      	cbz	r2, 800e7ae <_raise_r+0x1e>
 800e7a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e7ac:	b94b      	cbnz	r3, 800e7c2 <_raise_r+0x32>
 800e7ae:	4628      	mov	r0, r5
 800e7b0:	f000 f830 	bl	800e814 <_getpid_r>
 800e7b4:	4622      	mov	r2, r4
 800e7b6:	4601      	mov	r1, r0
 800e7b8:	4628      	mov	r0, r5
 800e7ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7be:	f000 b817 	b.w	800e7f0 <_kill_r>
 800e7c2:	2b01      	cmp	r3, #1
 800e7c4:	d00a      	beq.n	800e7dc <_raise_r+0x4c>
 800e7c6:	1c59      	adds	r1, r3, #1
 800e7c8:	d103      	bne.n	800e7d2 <_raise_r+0x42>
 800e7ca:	2316      	movs	r3, #22
 800e7cc:	6003      	str	r3, [r0, #0]
 800e7ce:	2001      	movs	r0, #1
 800e7d0:	e7e7      	b.n	800e7a2 <_raise_r+0x12>
 800e7d2:	2100      	movs	r1, #0
 800e7d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e7d8:	4620      	mov	r0, r4
 800e7da:	4798      	blx	r3
 800e7dc:	2000      	movs	r0, #0
 800e7de:	e7e0      	b.n	800e7a2 <_raise_r+0x12>

0800e7e0 <raise>:
 800e7e0:	4b02      	ldr	r3, [pc, #8]	@ (800e7ec <raise+0xc>)
 800e7e2:	4601      	mov	r1, r0
 800e7e4:	6818      	ldr	r0, [r3, #0]
 800e7e6:	f7ff bfd3 	b.w	800e790 <_raise_r>
 800e7ea:	bf00      	nop
 800e7ec:	2000019c 	.word	0x2000019c

0800e7f0 <_kill_r>:
 800e7f0:	b538      	push	{r3, r4, r5, lr}
 800e7f2:	4d07      	ldr	r5, [pc, #28]	@ (800e810 <_kill_r+0x20>)
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	4604      	mov	r4, r0
 800e7f8:	4608      	mov	r0, r1
 800e7fa:	4611      	mov	r1, r2
 800e7fc:	602b      	str	r3, [r5, #0]
 800e7fe:	f7f5 fdfd 	bl	80043fc <_kill>
 800e802:	1c43      	adds	r3, r0, #1
 800e804:	d102      	bne.n	800e80c <_kill_r+0x1c>
 800e806:	682b      	ldr	r3, [r5, #0]
 800e808:	b103      	cbz	r3, 800e80c <_kill_r+0x1c>
 800e80a:	6023      	str	r3, [r4, #0]
 800e80c:	bd38      	pop	{r3, r4, r5, pc}
 800e80e:	bf00      	nop
 800e810:	20009320 	.word	0x20009320

0800e814 <_getpid_r>:
 800e814:	f7f5 bdf0 	b.w	80043f8 <_getpid>

0800e818 <__swhatbuf_r>:
 800e818:	b570      	push	{r4, r5, r6, lr}
 800e81a:	460c      	mov	r4, r1
 800e81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e820:	2900      	cmp	r1, #0
 800e822:	b096      	sub	sp, #88	@ 0x58
 800e824:	4615      	mov	r5, r2
 800e826:	461e      	mov	r6, r3
 800e828:	da0d      	bge.n	800e846 <__swhatbuf_r+0x2e>
 800e82a:	89a3      	ldrh	r3, [r4, #12]
 800e82c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e830:	f04f 0100 	mov.w	r1, #0
 800e834:	bf14      	ite	ne
 800e836:	2340      	movne	r3, #64	@ 0x40
 800e838:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e83c:	2000      	movs	r0, #0
 800e83e:	6031      	str	r1, [r6, #0]
 800e840:	602b      	str	r3, [r5, #0]
 800e842:	b016      	add	sp, #88	@ 0x58
 800e844:	bd70      	pop	{r4, r5, r6, pc}
 800e846:	466a      	mov	r2, sp
 800e848:	f000 f848 	bl	800e8dc <_fstat_r>
 800e84c:	2800      	cmp	r0, #0
 800e84e:	dbec      	blt.n	800e82a <__swhatbuf_r+0x12>
 800e850:	9901      	ldr	r1, [sp, #4]
 800e852:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e856:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e85a:	4259      	negs	r1, r3
 800e85c:	4159      	adcs	r1, r3
 800e85e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e862:	e7eb      	b.n	800e83c <__swhatbuf_r+0x24>

0800e864 <__smakebuf_r>:
 800e864:	898b      	ldrh	r3, [r1, #12]
 800e866:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e868:	079d      	lsls	r5, r3, #30
 800e86a:	4606      	mov	r6, r0
 800e86c:	460c      	mov	r4, r1
 800e86e:	d507      	bpl.n	800e880 <__smakebuf_r+0x1c>
 800e870:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e874:	6023      	str	r3, [r4, #0]
 800e876:	6123      	str	r3, [r4, #16]
 800e878:	2301      	movs	r3, #1
 800e87a:	6163      	str	r3, [r4, #20]
 800e87c:	b003      	add	sp, #12
 800e87e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e880:	ab01      	add	r3, sp, #4
 800e882:	466a      	mov	r2, sp
 800e884:	f7ff ffc8 	bl	800e818 <__swhatbuf_r>
 800e888:	9f00      	ldr	r7, [sp, #0]
 800e88a:	4605      	mov	r5, r0
 800e88c:	4639      	mov	r1, r7
 800e88e:	4630      	mov	r0, r6
 800e890:	f7fa fa4e 	bl	8008d30 <_malloc_r>
 800e894:	b948      	cbnz	r0, 800e8aa <__smakebuf_r+0x46>
 800e896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e89a:	059a      	lsls	r2, r3, #22
 800e89c:	d4ee      	bmi.n	800e87c <__smakebuf_r+0x18>
 800e89e:	f023 0303 	bic.w	r3, r3, #3
 800e8a2:	f043 0302 	orr.w	r3, r3, #2
 800e8a6:	81a3      	strh	r3, [r4, #12]
 800e8a8:	e7e2      	b.n	800e870 <__smakebuf_r+0xc>
 800e8aa:	89a3      	ldrh	r3, [r4, #12]
 800e8ac:	6020      	str	r0, [r4, #0]
 800e8ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8b2:	81a3      	strh	r3, [r4, #12]
 800e8b4:	9b01      	ldr	r3, [sp, #4]
 800e8b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e8ba:	b15b      	cbz	r3, 800e8d4 <__smakebuf_r+0x70>
 800e8bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8c0:	4630      	mov	r0, r6
 800e8c2:	f000 f81d 	bl	800e900 <_isatty_r>
 800e8c6:	b128      	cbz	r0, 800e8d4 <__smakebuf_r+0x70>
 800e8c8:	89a3      	ldrh	r3, [r4, #12]
 800e8ca:	f023 0303 	bic.w	r3, r3, #3
 800e8ce:	f043 0301 	orr.w	r3, r3, #1
 800e8d2:	81a3      	strh	r3, [r4, #12]
 800e8d4:	89a3      	ldrh	r3, [r4, #12]
 800e8d6:	431d      	orrs	r5, r3
 800e8d8:	81a5      	strh	r5, [r4, #12]
 800e8da:	e7cf      	b.n	800e87c <__smakebuf_r+0x18>

0800e8dc <_fstat_r>:
 800e8dc:	b538      	push	{r3, r4, r5, lr}
 800e8de:	4d07      	ldr	r5, [pc, #28]	@ (800e8fc <_fstat_r+0x20>)
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	4604      	mov	r4, r0
 800e8e4:	4608      	mov	r0, r1
 800e8e6:	4611      	mov	r1, r2
 800e8e8:	602b      	str	r3, [r5, #0]
 800e8ea:	f7f5 fdb4 	bl	8004456 <_fstat>
 800e8ee:	1c43      	adds	r3, r0, #1
 800e8f0:	d102      	bne.n	800e8f8 <_fstat_r+0x1c>
 800e8f2:	682b      	ldr	r3, [r5, #0]
 800e8f4:	b103      	cbz	r3, 800e8f8 <_fstat_r+0x1c>
 800e8f6:	6023      	str	r3, [r4, #0]
 800e8f8:	bd38      	pop	{r3, r4, r5, pc}
 800e8fa:	bf00      	nop
 800e8fc:	20009320 	.word	0x20009320

0800e900 <_isatty_r>:
 800e900:	b538      	push	{r3, r4, r5, lr}
 800e902:	4d06      	ldr	r5, [pc, #24]	@ (800e91c <_isatty_r+0x1c>)
 800e904:	2300      	movs	r3, #0
 800e906:	4604      	mov	r4, r0
 800e908:	4608      	mov	r0, r1
 800e90a:	602b      	str	r3, [r5, #0]
 800e90c:	f7f5 fda8 	bl	8004460 <_isatty>
 800e910:	1c43      	adds	r3, r0, #1
 800e912:	d102      	bne.n	800e91a <_isatty_r+0x1a>
 800e914:	682b      	ldr	r3, [r5, #0]
 800e916:	b103      	cbz	r3, 800e91a <_isatty_r+0x1a>
 800e918:	6023      	str	r3, [r4, #0]
 800e91a:	bd38      	pop	{r3, r4, r5, pc}
 800e91c:	20009320 	.word	0x20009320

0800e920 <round>:
 800e920:	ec51 0b10 	vmov	r0, r1, d0
 800e924:	b570      	push	{r4, r5, r6, lr}
 800e926:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800e92a:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800e92e:	2a13      	cmp	r2, #19
 800e930:	460b      	mov	r3, r1
 800e932:	4605      	mov	r5, r0
 800e934:	dc1b      	bgt.n	800e96e <round+0x4e>
 800e936:	2a00      	cmp	r2, #0
 800e938:	da0b      	bge.n	800e952 <round+0x32>
 800e93a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800e93e:	3201      	adds	r2, #1
 800e940:	bf04      	itt	eq
 800e942:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800e946:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800e94a:	2200      	movs	r2, #0
 800e94c:	4619      	mov	r1, r3
 800e94e:	4610      	mov	r0, r2
 800e950:	e015      	b.n	800e97e <round+0x5e>
 800e952:	4c15      	ldr	r4, [pc, #84]	@ (800e9a8 <round+0x88>)
 800e954:	4114      	asrs	r4, r2
 800e956:	ea04 0601 	and.w	r6, r4, r1
 800e95a:	4306      	orrs	r6, r0
 800e95c:	d00f      	beq.n	800e97e <round+0x5e>
 800e95e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800e962:	fa41 f202 	asr.w	r2, r1, r2
 800e966:	4413      	add	r3, r2
 800e968:	ea23 0304 	bic.w	r3, r3, r4
 800e96c:	e7ed      	b.n	800e94a <round+0x2a>
 800e96e:	2a33      	cmp	r2, #51	@ 0x33
 800e970:	dd08      	ble.n	800e984 <round+0x64>
 800e972:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800e976:	d102      	bne.n	800e97e <round+0x5e>
 800e978:	4602      	mov	r2, r0
 800e97a:	f7f1 fc97 	bl	80002ac <__adddf3>
 800e97e:	ec41 0b10 	vmov	d0, r0, r1
 800e982:	bd70      	pop	{r4, r5, r6, pc}
 800e984:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800e988:	f04f 34ff 	mov.w	r4, #4294967295
 800e98c:	40f4      	lsrs	r4, r6
 800e98e:	4204      	tst	r4, r0
 800e990:	d0f5      	beq.n	800e97e <round+0x5e>
 800e992:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800e996:	2201      	movs	r2, #1
 800e998:	408a      	lsls	r2, r1
 800e99a:	1952      	adds	r2, r2, r5
 800e99c:	bf28      	it	cs
 800e99e:	3301      	addcs	r3, #1
 800e9a0:	ea22 0204 	bic.w	r2, r2, r4
 800e9a4:	e7d2      	b.n	800e94c <round+0x2c>
 800e9a6:	bf00      	nop
 800e9a8:	000fffff 	.word	0x000fffff

0800e9ac <_init>:
 800e9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ae:	bf00      	nop
 800e9b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9b2:	bc08      	pop	{r3}
 800e9b4:	469e      	mov	lr, r3
 800e9b6:	4770      	bx	lr

0800e9b8 <_fini>:
 800e9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ba:	bf00      	nop
 800e9bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9be:	bc08      	pop	{r3}
 800e9c0:	469e      	mov	lr, r3
 800e9c2:	4770      	bx	lr
