# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
# File: C:\Users\tyler\Documents\ee125\lab2\counter_leading_ones\counter_leading_ones.csv
# Generated on: Tue Apr 24 21:11:50 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
ssd[6],Output,PIN_U21,4A,B4A_N0,,,,,,,,,,,,,,
ssd[5],Output,PIN_V21,4A,B4A_N0,,,,,,,,,,,,,,
ssd[4],Output,PIN_W22,4A,B4A_N0,,,,,,,,,,,,,,
ssd[3],Output,PIN_W21,4A,B4A_N0,,,,,,,,,,,,,,
ssd[2],Output,PIN_Y22,4A,B4A_N0,,,,,,,,,,,,,,
ssd[1],Output,PIN_Y21,4A,B4A_N0,,,,,,,,,,,,,,
ssd[0],Output,PIN_AA22,4A,B4A_N0,,,,,,,,,,,,,,
x[7],Input,PIN_AB12,4A,B4A_N0,,,,,,,,,,,,,,
x[6],Input,PIN_AB13,4A,B4A_N0,,,,,,,,,,,,,,
x[5],Input,PIN_AA13,4A,B4A_N0,,,,,,,,,,,,,,
x[4],Input,PIN_AA14,4A,B4A_N0,,,,,,,,,,,,,,
x[3],Input,PIN_AB15,4A,B4A_N0,,,,,,,,,,,,,,
x[2],Input,PIN_AA15,4A,B4A_N0,,,,,,,,,,,,,,
x[1],Input,PIN_T12,4A,B4A_N0,,,,,,,,,,,,,,
x[0],Input,PIN_T13,4A,B4A_N0,,,,,,,,,,,,,,
y[3],Output,PIN_L1,2A,B2A_N0,,,,,,,,,,,,,,
y[2],Output,PIN_L2,2A,B2A_N0,,,,,,,,,,,,,,
y[1],Output,PIN_U1,2A,B2A_N0,,,,,,,,,,,,,,
y[0],Output,PIN_U2,2A,B2A_N0,,,,,,,,,,,,,,
