 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : QR_CORDIC
Version: N-2017.09-SP2
Date   : Tue May 10 16:24:38 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: vec/cal_Y_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: vec/cal_Y_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  QR_CORDIC          tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  vec/cal_Y_reg_reg[2]/CK (DFFRXL)                        0.00       0.50 r
  vec/cal_Y_reg_reg[2]/Q (DFFRXL)                         0.63       1.13 f
  vec/U63/Y (CLKBUFX3)                                    0.76       1.88 f
  vec/add_139/B[0] (VECTOR_MODE_DW01_add_13)              0.00       1.88 f
  vec/add_139/U1/Y (AND2X2)                               0.41       2.29 f
  vec/add_139/U1_1/CO (ADDFXL)                            0.48       2.78 f
  vec/add_139/U1_2/CO (ADDFXL)                            0.53       3.30 f
  vec/add_139/U1_3/CO (ADDFXL)                            0.53       3.83 f
  vec/add_139/U1_4/CO (ADDFXL)                            0.53       4.36 f
  vec/add_139/U1_5/CO (ADDFXL)                            0.53       4.88 f
  vec/add_139/U1_6/CO (ADDFXL)                            0.53       5.41 f
  vec/add_139/U1_7/CO (ADDFXL)                            0.53       5.94 f
  vec/add_139/U1_8/CO (ADDFXL)                            0.53       6.47 f
  vec/add_139/U1_9/CO (ADDFXL)                            0.53       6.99 f
  vec/add_139/U1_10/CO (ADDFXL)                           0.53       7.52 f
  vec/add_139/U1_11/CO (ADDFXL)                           0.53       8.05 f
  vec/add_139/U1_12/CO (ADDFXL)                           0.53       8.58 f
  vec/add_139/U1_13/Y (XOR3X1)                            0.32       8.90 f
  vec/add_139/SUM[13] (VECTOR_MODE_DW01_add_13)           0.00       8.90 f
  vec/U178/Y (AO22X1)                                     0.41       9.31 f
  vec/U261/Y (AOI221XL)                                   0.51       9.82 r
  vec/U260/Y (AOI21X1)                                    0.60      10.42 f
  vec/U3/Y (CLKBUFX2)                                     0.65      11.07 f
  vec/U109/Y (CLKINVX1)                                   0.31      11.38 r
  vec/U91/Y (CLKBUFX3)                                    0.30      11.68 r
  vec/U89/Y (INVX3)                                       0.49      12.17 f
  vec/U187/CO (ADDFXL)                                    0.90      13.07 f
  vec/U188/CO (ADDFXL)                                    0.53      13.60 f
  vec/U179/CO (ADDFXL)                                    0.53      14.12 f
  vec/U181/CO (ADDFXL)                                    0.53      14.65 f
  vec/U183/CO (ADDFXL)                                    0.53      15.18 f
  vec/U185/CO (ADDFXL)                                    0.53      15.71 f
  vec/U252/CO (ADDFXL)                                    0.51      16.22 f
  vec/U808/Y (OAI21XL)                                    0.30      16.51 r
  vec/U809/Y (OAI2BB1X1)                                  0.21      16.72 f
  vec/U105/Y (XOR3X1)                                     0.32      17.04 f
  vec/U103/Y (AOI22X1)                                    0.27      17.31 r
  vec/U623/Y (NAND4X1)                                    0.23      17.54 f
  vec/U622/Y (AO22X1)                                     0.39      17.94 f
  vec/cal_Y_reg_reg[12]/D (DFFRX1)                        0.00      17.94 f
  data arrival time                                                 17.94

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.50      20.50
  clock uncertainty                                      -0.10      20.40
  vec/cal_Y_reg_reg[12]/CK (DFFRX1)                       0.00      20.40 r
  library setup time                                     -0.23      20.17
  data required time                                                20.17
  --------------------------------------------------------------------------
  data required time                                                20.17
  data arrival time                                                -17.94
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


1
