<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='tiny_spi.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: tiny_spi
    <br/>
    Created: Jan  7, 2011
    <br/>
    Updated: Jan  9, 2011
    <br/>
    SVN Updated: Jan 13, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is an 8 bits SPI master controller. It features optional
     <br/>
     programmable baud rate and SPI mode selection. Altera SPI doesn't
     <br/>
     support programmable rate which is needed for MMC SPI, nor does
     <br/>
     Xilinx SPI.
     <br/>
     It is small. It combines transmit and receive buffer and remove unused
     <br/>
     functions. It takes only 36 LEs for SPI flash controller, or 53 LEs for
     <br/>
     MMC SPI controller in an Altera CycoloneIII SOPC project. While Altera
     <br/>
     SPI takes around 143 LEs. OpenCores SPI takes 857 LEs and simple SPI
     <br/>
     takes 171 LEs.
     <br/>
     It doesn't generate SS_n signal. Please use gpio core for SS_n, which
     <br/>
     costs 3- LEs per pin. The gpio number is used for the cs number in
     <br/>
     u-boot and linux drivers.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
