#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 30 18:34:23 2023
# Process ID: 9344
# Current directory: C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20300 C:\Users\hoatsosa\Xilinx\ECE433\UARTTypewriter\UartTyperwriter2023fall.xpr
# Log file: C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/vivado.log
# Journal file: C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/VivadoECE433Fall2023Examples/UartTyperwriter2023fall' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Users/song/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/../Users/song/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: UartTyperwriter2023fall
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.641 ; gain = 229.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UartTyperwriter2023fall' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.v:8]
	Parameter DataLength bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UARTmodule2023Fall' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/UARTmodule2023fall.v:7]
	Parameter TRANSMITTED_BITS bound to: 8 - type: integer 
	Parameter BAUDRATE bound to: 20'b00000100101100000000 
	Parameter FREQUENCY bound to: 30'b000101111101011110000100000000 
INFO: [Synth 8-6157] synthesizing module 'BaudRateGenerator' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/BaudRateGenerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BaudRateGenerator' (1#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/BaudRateGenerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/uart_tx.v:76]
INFO: [Synth 8-6157] synthesizing module 'kcuart_tx' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/kcuart_tx.v:91]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6157] synthesizing module 'MULT_AND' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42867]
INFO: [Synth 8-6155] done synthesizing module 'MULT_AND' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42867]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'MUXF5' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42915]
INFO: [Synth 8-6155] done synthesizing module 'MUXF5' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42915]
INFO: [Synth 8-6157] synthesizing module 'MUXF6' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42952]
INFO: [Synth 8-6155] done synthesizing module 'MUXF6' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42952]
INFO: [Synth 8-6157] synthesizing module 'FDRS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13742]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRS' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13742]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000110010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FDE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13609]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDE' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13609]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0001010101000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b10010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000110000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (14#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6155] done synthesizing module 'kcuart_tx' (15#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/kcuart_tx.v:91]
INFO: [Synth 8-6157] synthesizing module 'bbfifo_16x8' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/bbfifo_16x8.v:88]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0110011000000110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (15#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (15#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (15#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1011111110100000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (15#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (16#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b11000100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (16#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'bbfifo_16x8' (17#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/bbfifo_16x8.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (18#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/uart_tx.v:76]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/uart_rx.v:76]
INFO: [Synth 8-6157] synthesizing module 'kcuart_rx' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/kcuart_rx.v:88]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (18#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (18#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'kcuart_rx' (19#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/kcuart_rx.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (20#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/uart_rx.v:76]
INFO: [Synth 8-6155] done synthesizing module 'UARTmodule2023Fall' (21#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/UARTmodule2023fall.v:7]
INFO: [Synth 8-4471] merging register 'newdata_reg' into 'read_from_uart_reg' [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.v:24]
WARNING: [Synth 8-6014] Unused sequential element newdata_reg was removed.  [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.v:24]
INFO: [Synth 8-6155] done synthesizing module 'UartTyperwriter2023fall' (22#1) [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/sources_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.398 ; gain = 280.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1289.398 ; gain = 280.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1289.398 ; gain = 280.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1289.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/constrs_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.xdc]
WARNING: [Vivado 12-584] No ports matched 'Start'. [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/constrs_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/constrs_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hoatsosa/Xilinx/ECE433/UARTTypewriter/UartTyperwriter2023fall.srcs/constrs_1/imports/Sources_UartTyperwriter2023fall/UartTyperwriter2023fall.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 26 instances
  FDR => FDRE: 2 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.027 ; gain = 435.711
75 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1445.027 ; gain = 698.715
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 19:05:16 2023...
