
*** Running vivado
    with args -log top_nexys_a7_rtc_vga_bounce.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_nexys_a7_rtc_vga_bounce.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_nexys_a7_rtc_vga_bounce.tcl -notrace
Command: link_design -top top_nexys_a7_rtc_vga_bounce -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.312 ; gain = 0.000 ; free physical = 9823 ; free virtual = 17030
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc]
WARNING: [Vivado 12-508] No pins matched '*dbC*/s0_reg/D'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hier *dbC*/s0_reg/D]'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*dbU*/s0_reg/D'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hier *dbU*/s0_reg/D]'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*dbD*/s0_reg/D'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:37]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hier *dbD*/s0_reg/D]'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:37]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*dbL*/s0_reg/D'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hier *dbL*/s0_reg/D]'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '*dbR*/s0_reg/D'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -hier *dbR*/s0_reg/D]'. [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sysop/Downloads/NexysA7_RTC_VGA_Saver_FULL_TIMINGFIX/constr/nexys_a7_100t_vga_bounce.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.336 ; gain = 0.000 ; free physical = 9719 ; free virtual = 16927
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.336 ; gain = 56.027 ; free physical = 9719 ; free virtual = 16927
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2762.367 ; gain = 64.031 ; free physical = 9711 ; free virtual = 16918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fb86e9da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.367 ; gain = 0.000 ; free physical = 9338 ; free virtual = 16543

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter core/dS_units[3]_i_1 into driver instance core/dS_tens[2]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 256bc92c2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.508 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 256bc92c2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2979.508 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 272087517

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2979.508 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 272087517

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3011.523 ; gain = 32.016 ; free physical = 9212 ; free virtual = 16412
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 272087517

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.523 ; gain = 32.016 ; free physical = 9212 ; free virtual = 16412
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 210087497

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3011.523 ; gain = 32.016 ; free physical = 9212 ; free virtual = 16412
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.523 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412
Ending Logic Optimization Task | Checksum: 23dc4759c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3011.523 ; gain = 32.016 ; free physical = 9212 ; free virtual = 16412

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23dc4759c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.523 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23dc4759c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.523 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.523 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412
Ending Netlist Obfuscation Task | Checksum: 23dc4759c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.523 ; gain = 0.000 ; free physical = 9212 ; free virtual = 16412
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.523 ; gain = 313.188 ; free physical = 9212 ; free virtual = 16412
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.539 ; gain = 24.012 ; free physical = 9203 ; free virtual = 16404
INFO: [Common 17-1381] The checkpoint '/home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_nexys_a7_rtc_vga_bounce_drc_opted.rpt -pb top_nexys_a7_rtc_vga_bounce_drc_opted.pb -rpx top_nexys_a7_rtc_vga_bounce_drc_opted.rpx
Command: report_drc -file top_nexys_a7_rtc_vga_bounce_drc_opted.rpt -pb top_nexys_a7_rtc_vga_bounce_drc_opted.pb -rpx top_nexys_a7_rtc_vga_bounce_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sysop/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9137 ; free virtual = 16336
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1775dec2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9137 ; free virtual = 16336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9137 ; free virtual = 16337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 191b67a06

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9170 ; free virtual = 16367

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 219f21a64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9185 ; free virtual = 16382

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 219f21a64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9185 ; free virtual = 16382
Phase 1 Placer Initialization | Checksum: 219f21a64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9185 ; free virtual = 16382

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26ddc2464

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9182 ; free virtual = 16379

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c9ab9195

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9182 ; free virtual = 16379

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c9ab9195

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9182 ; free virtual = 16379

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16352

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1bb08ba85

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9156 ; free virtual = 16353
Phase 2.4 Global Placement Core | Checksum: 180905802

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352
Phase 2 Global Placement | Checksum: 180905802

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f2162a81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 113ac0de9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12be503a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14abccf23

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 233653a06

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9153 ; free virtual = 16350

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1effaad3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9153 ; free virtual = 16350

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 190e2c1b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9153 ; free virtual = 16350
Phase 3 Detail Placement | Checksum: 190e2c1b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9153 ; free virtual = 16350

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 143b2fdd8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.295 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1566c1f9f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16350
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d6d1e14e

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16350
Phase 4.1.1.1 BUFG Insertion | Checksum: 143b2fdd8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16350

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.295. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20c2514b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16350

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16350
Phase 4.1 Post Commit Optimization | Checksum: 20c2514b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9154 ; free virtual = 16350

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20c2514b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20c2514b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352
Phase 4.3 Placer Reporting | Checksum: 20c2514b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 217fd5f88

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352
Ending Placer Task | Checksum: 11c43a2b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9155 ; free virtual = 16352
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9179 ; free virtual = 16377
INFO: [Common 17-1381] The checkpoint '/home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_nexys_a7_rtc_vga_bounce_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9169 ; free virtual = 16366
INFO: [runtcl-4] Executing : report_utilization -file top_nexys_a7_rtc_vga_bounce_utilization_placed.rpt -pb top_nexys_a7_rtc_vga_bounce_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_nexys_a7_rtc_vga_bounce_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9177 ; free virtual = 16375
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3178.098 ; gain = 0.000 ; free physical = 9144 ; free virtual = 16343
INFO: [Common 17-1381] The checkpoint '/home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b3ad67aa ConstDB: 0 ShapeSum: 68963b06 RouteDB: 0
Post Restoration Checksum: NetGraph: 4c9af866 NumContArr: 10511b3f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 5cec13a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3195.934 ; gain = 17.836 ; free physical = 9005 ; free virtual = 16203

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 5cec13a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3228.930 ; gain = 50.832 ; free physical = 8970 ; free virtual = 16168

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5cec13a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3228.930 ; gain = 50.832 ; free physical = 8970 ; free virtual = 16168
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1710021ff

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3248.227 ; gain = 70.129 ; free physical = 8960 ; free virtual = 16158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.378  | TNS=0.000  | WHS=-1.539 | THS=-15.207|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 771
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 771
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1be01bb20

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3250.648 ; gain = 72.551 ; free physical = 8958 ; free virtual = 16155

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1be01bb20

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3250.648 ; gain = 72.551 ; free physical = 8958 ; free virtual = 16155
Phase 3 Initial Routing | Checksum: 1867f7891

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8946 ; free virtual = 16143

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e88d5646

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148
Phase 4 Rip-up And Reroute | Checksum: e88d5646

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e15eccc4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.412  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e15eccc4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e15eccc4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148
Phase 5 Delay and Skew Optimization | Checksum: e15eccc4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d7007e5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.412  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ce7ba93e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148
Phase 6 Post Hold Fix | Checksum: ce7ba93e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.113026 %
  Global Horizontal Routing Utilization  = 0.138321 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14762c898

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8954 ; free virtual = 16148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14762c898

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.648 ; gain = 110.551 ; free physical = 8952 ; free virtual = 16147

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16190adff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3304.656 ; gain = 126.559 ; free physical = 8952 ; free virtual = 16147

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.412  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16190adff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3304.656 ; gain = 126.559 ; free physical = 8952 ; free virtual = 16147
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3304.656 ; gain = 126.559 ; free physical = 8997 ; free virtual = 16192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3304.656 ; gain = 126.559 ; free physical = 8997 ; free virtual = 16192
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3304.656 ; gain = 0.000 ; free physical = 8990 ; free virtual = 16185
INFO: [Common 17-1381] The checkpoint '/home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_nexys_a7_rtc_vga_bounce_drc_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_drc_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_drc_routed.rpx
Command: report_drc -file top_nexys_a7_rtc_vga_bounce_drc_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_drc_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.rpx
Command: report_methodology -file top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sysop/Digilent Projects/VGA_Clock_v8/VGA_Clock_v8.runs/impl_1/top_nexys_a7_rtc_vga_bounce_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_nexys_a7_rtc_vga_bounce_power_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_power_summary_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_power_routed.rpx
Command: report_power -file top_nexys_a7_rtc_vga_bounce_power_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_power_summary_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_nexys_a7_rtc_vga_bounce_route_status.rpt -pb top_nexys_a7_rtc_vga_bounce_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys_a7_rtc_vga_bounce_timing_summary_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_timing_summary_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_nexys_a7_rtc_vga_bounce_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_nexys_a7_rtc_vga_bounce_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_nexys_a7_rtc_vga_bounce_bus_skew_routed.rpt -pb top_nexys_a7_rtc_vga_bounce_bus_skew_routed.pb -rpx top_nexys_a7_rtc_vga_bounce_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_nexys_a7_rtc_vga_bounce.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_nexys_a7_rtc_vga_bounce.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3598.883 ; gain = 209.398 ; free physical = 8800 ; free virtual = 16017
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 21:42:54 2025...

*** Running vivado
    with args -log top_nexys_a7_rtc_vga_bounce.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_nexys_a7_rtc_vga_bounce.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_nexys_a7_rtc_vga_bounce.tcl -notrace
Command: open_checkpoint top_nexys_a7_rtc_vga_bounce_routed.dcp
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.281 ; gain = 0.000 ; free physical = 9578 ; free virtual = 16800
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2707.309 ; gain = 0.000 ; free physical = 9067 ; free virtual = 16284
Restored from archive | CPU: 0.120000 secs | Memory: 2.149269 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2707.309 ; gain = 0.000 ; free physical = 9067 ; free virtual = 16284
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.309 ; gain = 0.000 ; free physical = 9067 ; free virtual = 16284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2707.309 ; gain = 77.922 ; free physical = 9066 ; free virtual = 16283
Command: write_bitstream -force top_nexys_a7_rtc_vga_bounce.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sysop/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_nexys_a7_rtc_vga_bounce.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3153.316 ; gain = 446.008 ; free physical = 9017 ; free virtual = 16230
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 21:46:00 2025...
