Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 31 09:32:33 2025
| Host         : SpencersX1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_7Seg_timing_summary_routed.rpt -pb BCD_7Seg_timing_summary_routed.pb -rpx BCD_7Seg_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_7Seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.037        0.000                      0                   62        0.255        0.000                      0                   62        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.037        0.000                      0                   62        0.255        0.000                      0                   62        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.243%)  route 2.774ns (79.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.895     8.801    count_reg[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.243%)  route 2.774ns (79.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.895     8.801    count_reg[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.243%)  route 2.774ns (79.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.895     8.801    count_reg[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.082%)  route 2.635ns (78.918%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     8.663    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[20]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.082%)  route 2.635ns (78.918%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     8.663    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.082%)  route 2.635ns (78.918%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     8.663    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.082%)  route 2.635ns (78.918%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     8.663    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.704ns (21.745%)  route 2.534ns (78.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.655     8.561    count_reg[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.704ns (21.745%)  route 2.534ns (78.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.655     8.561    count_reg[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.704ns (21.745%)  route 2.534ns (78.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg_reg[3]/Q
                         net (fo=2, routed)           0.920     6.700    count_reg_reg[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  bcd_digit[3]_i_5/O
                         net (fo=2, routed)           0.958     7.782    bcd_digit[3]_i_5_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.906 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.655     8.561    count_reg[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[14]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd_digit_reg[1]/Q
                         net (fo=10, routed)          0.179     1.844    bcd_digit[1]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.042     1.886 r  bcd_digit[3]_i_3/O
                         net (fo=1, routed)           0.000     1.886    bcd_digit[3]_i_3_n_0
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.107     1.630    bcd_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd_digit_reg[1]/Q
                         net (fo=10, routed)          0.179     1.844    bcd_digit[1]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  bcd_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    bcd_digit[1]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091     1.614    bcd_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  count_reg_reg[2]/Q
                         net (fo=2, routed)           0.133     1.794    count_reg_reg[2]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  count_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.905    count_reg_reg[0]_i_2_n_5
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg_reg[14]/Q
                         net (fo=2, routed)           0.133     1.796    count_reg_reg[14]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  count_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    count_reg_reg[12]_i_1_n_5
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  count_reg_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg_reg[18]/Q
                         net (fo=2, routed)           0.133     1.796    count_reg_reg[18]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  count_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    count_reg_reg[16]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  count_reg_reg[22]/Q
                         net (fo=2, routed)           0.133     1.796    count_reg_reg[22]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  count_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    count_reg_reg[20]_i_1_n_5
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg_reg[6]/Q
                         net (fo=2, routed)           0.133     1.795    count_reg_reg[6]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  count_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    count_reg_reg[4]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  count_reg_reg[26]/Q
                         net (fo=2, routed)           0.134     1.798    count_reg_reg[26]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  count_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    count_reg_reg[24]_i_1_n_5
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg_reg[10]/Q
                         net (fo=2, routed)           0.134     1.796    count_reg_reg[10]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  count_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    count_reg_reg[8]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  bcd_digit_reg[0]/Q
                         net (fo=11, routed)          0.197     1.861    bcd_digit[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.045     1.906 r  bcd_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    bcd_digit[0]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.091     1.614    bcd_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     bcd_digit_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     bcd_digit_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     bcd_digit_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     bcd_digit_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     count_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     bcd_digit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     bcd_digit_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.531ns (51.345%)  route 4.294ns (48.655%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[3]/Q
                         net (fo=9, routed)           1.155     6.902    bcd_digit[3]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.327     7.229 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.138    10.367    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.152 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.152    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.273ns (49.758%)  route 4.315ns (50.242%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[3]/Q
                         net (fo=9, routed)           1.155     6.902    bcd_digit[3]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.299     7.201 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.160    10.361    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.916 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.916    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 4.504ns (56.565%)  route 3.459ns (43.435%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[3]/Q
                         net (fo=9, routed)           0.980     6.726    bcd_digit[3]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.327     7.053 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.479     9.532    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    13.291 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.291    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 4.279ns (54.397%)  route 3.587ns (45.603%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[2]/Q
                         net (fo=10, routed)          0.861     6.608    bcd_digit[2]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.299     6.907 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.726     9.633    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.193 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.193    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.252ns (54.770%)  route 3.511ns (45.230%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[3]/Q
                         net (fo=9, routed)           1.006     6.752    bcd_digit[3]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.299     7.051 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.505     9.557    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.090 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.090    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.485ns (62.656%)  route 2.673ns (37.344%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[2]/Q
                         net (fo=10, routed)          0.861     6.608    bcd_digit[2]
    SLICE_X0Y94          LUT4 (Prop_lut4_I2_O)        0.327     6.935 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.812     8.747    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    12.486 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.486    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 4.211ns (60.894%)  route 2.704ns (39.106%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  bcd_digit_reg[3]/Q
                         net (fo=9, routed)           0.980     6.726    bcd_digit[3]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.299     7.025 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.725     8.750    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.243 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.243    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.421ns (72.341%)  route 0.543ns (27.659%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  bcd_digit_reg[2]/Q
                         net (fo=10, routed)          0.192     1.843    bcd_digit[2]
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.099     1.942 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.294    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.488 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.488    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.489ns (71.876%)  route 0.583ns (28.124%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd_digit_reg[0]/Q
                         net (fo=11, routed)          0.188     1.852    bcd_digit[0]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.048     1.900 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.295    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.595 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.595    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.461ns (63.149%)  route 0.853ns (36.851%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  bcd_digit_reg[2]/Q
                         net (fo=10, routed)          0.163     1.814    bcd_digit[2]
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.099     1.913 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.603    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.838 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.838    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.549ns (63.933%)  route 0.874ns (36.067%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  bcd_digit_reg[2]/Q
                         net (fo=10, routed)          0.192     1.843    bcd_digit[2]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.103     1.946 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.628    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.946 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.946    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.447ns (59.447%)  route 0.987ns (40.553%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  bcd_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd_digit_reg[0]/Q
                         net (fo=11, routed)          0.188     1.852    bcd_digit[0]
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.697    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.958 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.958    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.442ns (55.375%)  route 1.162ns (44.625%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd_digit_reg[1]/Q
                         net (fo=10, routed)          0.181     1.846    bcd_digit[1]
    SLICE_X1Y93          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.981     2.871    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.128 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.128    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.528ns (56.817%)  route 1.162ns (43.183%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  bcd_digit_reg[1]/Q
                         net (fo=10, routed)          0.181     1.846    bcd_digit[1]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.043     1.889 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.980     2.869    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.213 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.213    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bcd_digit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.631ns (28.956%)  route 4.002ns (71.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.103     4.610    reset_n_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.734 r  bcd_digit[3]_i_1/O
                         net (fo=4, routed)           0.899     5.633    bcd_digit[3]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            bcd_digit_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.631ns (28.956%)  route 4.002ns (71.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.103     4.610    reset_n_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.734 r  bcd_digit[3]_i_1/O
                         net (fo=4, routed)           0.899     5.633    bcd_digit[3]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  bcd_digit_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.631ns (29.468%)  route 3.904ns (70.532%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.895     5.535    count_reg[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[24]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.631ns (29.468%)  route 3.904ns (70.532%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.895     5.535    count_reg[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.535ns  (logic 1.631ns (29.468%)  route 3.904ns (70.532%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.895     5.535    count_reg[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  count_reg_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.631ns (30.224%)  route 3.765ns (69.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     5.396    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.631ns (30.224%)  route 3.765ns (69.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     5.396    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.631ns (30.224%)  route 3.765ns (69.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     5.396    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.631ns (30.224%)  route 3.765ns (69.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.757     5.396    count_reg[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  count_reg_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 1.631ns (30.726%)  route 3.677ns (69.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           3.009     4.516    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.668     5.308    count_reg[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.320ns (18.787%)  route 1.382ns (81.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.145     1.701    count_reg[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.320ns (18.787%)  route 1.382ns (81.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.145     1.701    count_reg[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.320ns (18.787%)  route 1.382ns (81.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.145     1.701    count_reg[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.320ns (18.787%)  route 1.382ns (81.213%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.145     1.701    count_reg[0]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.320ns (18.450%)  route 1.413ns (81.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.176     1.732    count_reg[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.320ns (18.450%)  route 1.413ns (81.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.176     1.732    count_reg[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.320ns (18.450%)  route 1.413ns (81.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.176     1.732    count_reg[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.320ns (18.450%)  route 1.413ns (81.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.176     1.732    count_reg[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  count_reg_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.320ns (18.108%)  route 1.445ns (81.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.208     1.765    count_reg[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.320ns (18.108%)  route 1.445ns (81.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.237     1.511    reset_n_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.556 r  count_reg[0]_i_1/O
                         net (fo=27, routed)          0.208     1.765    count_reg[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  count_reg_reg[5]/C





