
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version S-2021.06-SP5-4 for linux64 - Aug 05, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.8;
1.8
set RST_NAME "reset";
reset
set TOP_MOD_NAME "net_4_8_12_16_16_1_30";
net_4_8_12_16_16_1_30
set SRC_FILE "net_4_8_12_16_16_1_30.sv";
net_4_8_12_16_16_1_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Compiling source file ./net_4_8_12_16_16_1_30.sv
Opening include file l1_fc_8_4_16_1_2.sv
Opening include file l2_fc_12_8_16_1_12.sv
Opening include file l3_fc_16_12_16_1_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (net_4_8_12_16_16_1_30)
Elaborated 1 design.
Current design is now 'net_4_8_12_16_16_1_30'.
Information: Building the design 'l1_fc_8_4_16_1_2'. (HDL-193)
Warning:  l1_fc_8_4_16_1_2.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:45: unsigned to signed assignment occurs. (VER-318)
Presto compilation completed successfully. (l1_fc_8_4_16_1_2)
Information: Building the design 'l2_fc_12_8_16_1_12'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:47: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:49: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:51: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:53: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:57: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:59: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:61: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:63: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:65: unsigned to signed assignment occurs. (VER-318)
Presto compilation completed successfully. (l2_fc_12_8_16_1_12)
Information: Building the design 'l3_fc_16_12_16_1_16'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:47: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:49: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:51: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:53: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:57: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:59: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:61: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:63: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:65: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:67: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:69: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:71: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:73: unsigned to signed assignment occurs. (VER-318)
Presto compilation completed successfully. (l3_fc_16_12_16_1_16)
Information: Building the design 'memory' instantiated from design 'l1_fc_8_4_16_1_2' with
	the parameters "16,4,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_ADDR_SIZE2 line 60 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================================
|          block name/line           | Inputs | Outputs | # sel inputs |
========================================================================
| memory_WIDTH16_SIZE4_ADDR_SIZE2/61 |   4    |   16    |      2       |
========================================================================
Presto compilation completed successfully. (memory_WIDTH16_SIZE4_ADDR_SIZE2)
Information: Building the design 'control_path_l1_fc_8_4_16_1_2' instantiated from design 'l1_fc_8_4_16_1_2' with
	the parameters "2,4,3". (HDL-193)
Warning:  l1_fc_8_4_16_1_2.sv:192: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:202: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:223: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:238: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:228: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:281: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:299: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:332: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:342: signed to unsigned conversion occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:348: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3 line 357 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3 line 365 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3 line 375 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3 line 385 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   output_cntr_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3 line 395 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_cntr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3 line 408 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| output_ready_r_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (control_path_l1_fc_8_4_16_1_2_LOGSIZE_x2_LOGSIZE_w4_LOGSIZE_Output3)
Information: Building the design 'data_path_l1_fc_8_4_16_1_2' instantiated from design 'l1_fc_8_4_16_1_2' with
	the parameters "0". (HDL-193)

Inferred memory devices in process
	in routine data_path_l1_fc_8_4_16_1_2_select0 line 101 in file
		'l1_fc_8_4_16_1_2.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l1_fc_8_4_16_1_2_select0)
Information: Building the design 'data_path_l1_fc_8_4_16_1_2' instantiated from design 'l1_fc_8_4_16_1_2' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine data_path_l1_fc_8_4_16_1_2_select1 line 101 in file
		'l1_fc_8_4_16_1_2.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l1_fc_8_4_16_1_2_select1)
Information: Building the design 'memory' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "16,8,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_ADDR_SIZE3 line 60 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================================
|          block name/line           | Inputs | Outputs | # sel inputs |
========================================================================
| memory_WIDTH16_SIZE8_ADDR_SIZE3/61 |   8    |   16    |      3       |
========================================================================
Presto compilation completed successfully. (memory_WIDTH16_SIZE8_ADDR_SIZE3)
Information: Building the design 'control_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "3,3,4". (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:218: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:228: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:249: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:256: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:264: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:254: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:307: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:325: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:358: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:368: signed to unsigned conversion occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:374: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4 line 383 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4 line 391 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4 line 401 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4 line 411 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   output_cntr_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4 line 421 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_cntr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4 line 434 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| output_ready_r_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (control_path_l2_fc_12_8_16_1_12_LOGSIZE_x3_LOGSIZE_w3_LOGSIZE_Output4)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "0". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select0 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select0)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select1 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select1)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select2 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select2)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select3 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select3)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select4 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select4)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select5 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select5)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select6 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select6)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select7 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select7)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select8 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select8)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select9 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select9)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select10 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select10)
Information: Building the design 'data_path_l2_fc_12_8_16_1_12' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "11". (HDL-193)

Inferred memory devices in process
	in routine data_path_l2_fc_12_8_16_1_12_select11 line 127 in file
		'l2_fc_12_8_16_1_12.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l2_fc_12_8_16_1_12_select11)
Information: Building the design 'memory' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "16,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_ADDR_SIZE4 line 60 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memory_WIDTH16_SIZE12_ADDR_SIZE4)
Information: Building the design 'control_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "4,4,4". (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:234: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:244: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:265: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:272: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:280: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:270: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:323: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:341: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:374: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:384: signed to unsigned conversion occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:390: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4 line 399 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4 line 407 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4 line 417 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4 line 427 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   output_cntr_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4 line 437 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_cntr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4 line 450 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| output_ready_r_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (control_path_l3_fc_16_12_16_1_16_LOGSIZE_x4_LOGSIZE_w4_LOGSIZE_Output4)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "0". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select0 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select0)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select1 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select1)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select2 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select2)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select3 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select3)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select4 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select4)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select5 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select5)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select6 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select6)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select7 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select7)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select8 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select8)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select9 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select9)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select10 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select10)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "11". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select11 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select11)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "12". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select12 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select12)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "13". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select13 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select13)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "14". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select14 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select14)
Information: Building the design 'data_path_l3_fc_16_12_16_1_16' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "15". (HDL-193)

Inferred memory devices in process
	in routine data_path_l3_fc_16_12_16_1_16_select15 line 143 in file
		'l3_fc_16_12_16_1_16.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mult_x_r_w_r_delay_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    output_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (data_path_l3_fc_16_12_16_1_16_select15)
Information: Building the design 'l1_fc_8_4_16_1_2_W_rom_0'. (HDL-193)
Warning:  l1_fc_8_4_16_1_2.sv:455: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:457: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:460: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:461: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:462: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:464: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:466: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:468: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:469: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:470: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 453 in file
	'l1_fc_8_4_16_1_2.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           454            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_2_W_rom_0 line 453 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_0_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc_8_4_16_1_2_W_rom_0)
Information: Building the design 'l1_fc_8_4_16_1_2_W_rom_1'. (HDL-193)
Warning:  l1_fc_8_4_16_1_2.sv:482: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:485: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:486: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:487: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:489: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:490: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:491: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:492: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:494: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:495: unsigned to signed assignment occurs. (VER-318)
Warning:  l1_fc_8_4_16_1_2.sv:496: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 479 in file
	'l1_fc_8_4_16_1_2.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           480            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_2_W_rom_1 line 479 in file
		'l1_fc_8_4_16_1_2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_1_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc_8_4_16_1_2_W_rom_1)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_0'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:479: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:480: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:482: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:484: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 477 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           478            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_0 line 477 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_0_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_0)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_1'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:498: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:503: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:504: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 495 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           496            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_1 line 495 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_1_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_1)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_2'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:515: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:516: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:517: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:521: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:522: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 513 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           514            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_2 line 513 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_2)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_3'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:533: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:534: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:536: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:539: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 531 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           532            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_3 line 531 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_3)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_4'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:552: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:555: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:557: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:558: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 549 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           550            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_4 line 549 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_4_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_4)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_5'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:570: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:573: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:574: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 567 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           568            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_5 line 567 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_5_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_5)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_6'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:588: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:589: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:590: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:591: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:592: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:594: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 585 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           586            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_6 line 585 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_6_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_6)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_7'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:605: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:606: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:607: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:611: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 603 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           604            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_7 line 603 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_7_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_7)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_8'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:624: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:625: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:626: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:629: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 621 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           622            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_8 line 621 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_8_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_8)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_9'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:642: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:643: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:644: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:648: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 639 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           640            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_9 line 639 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_9_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_9)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_10'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:660: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:661: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:662: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:665: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:666: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 657 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           658            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_10 line 657 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_10_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_10)
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom_11'. (HDL-193)
Warning:  l2_fc_12_8_16_1_12.sv:679: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:680: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:681: unsigned to signed assignment occurs. (VER-318)
Warning:  l2_fc_12_8_16_1_12.sv:682: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 675 in file
	'l2_fc_12_8_16_1_12.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           676            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom_11 line 675 in file
		'l2_fc_12_8_16_1_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_11_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc_12_8_16_1_12_W_rom_11)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_0'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:495: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:496: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:497: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:498: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 493 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           494            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_0 line 493 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_0_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_0)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_1'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:517: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:520: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:523: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:528: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 515 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           516            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_1 line 515 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_1_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_1)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_2'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:545: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:548: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:550: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 537 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           538            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_2 line 537 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_2)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_3'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:562: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:565: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:567: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:569: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:571: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:572: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 559 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           560            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_3 line 559 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_3)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_4'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:584: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:586: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:587: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:590: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:594: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 581 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           582            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_4 line 581 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_4_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_4)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_5'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:605: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:609: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:612: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:613: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:616: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 603 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           604            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_5 line 603 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_5_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_5)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_6'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:627: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:628: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:630: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:631: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:635: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:636: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:637: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:638: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 625 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           626            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_6 line 625 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_6_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_6)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_7'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:649: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:650: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:654: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:657: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:659: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 647 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           648            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_7 line 647 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_7_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_7)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_8'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:671: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:674: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:677: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:680: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:681: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 669 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           670            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_8 line 669 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_8_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_8)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_9'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:695: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:696: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:697: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:699: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:700: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:702: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:704: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 691 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           692            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_9 line 691 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       z_9_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_9)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_10'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:719: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:720: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:721: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:722: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:725: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 713 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           714            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_10 line 713 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_10_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_10)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_11'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:739: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:740: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:746: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 735 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           736            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_11 line 735 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_11_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_11)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_12'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:759: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:760: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:763: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:765: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:767: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:768: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:770: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 757 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           758            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_12 line 757 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_12_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_12)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_13'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:781: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:784: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:786: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:788: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:790: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 779 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           780            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_13 line 779 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_13_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_13)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_14'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:804: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:805: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:806: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:808: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:811: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 801 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           802            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_14 line 801 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_14_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_14)
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom_15'. (HDL-193)
Warning:  l3_fc_16_12_16_1_16.sv:825: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:830: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:831: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:833: unsigned to signed assignment occurs. (VER-318)
Warning:  l3_fc_16_12_16_1_16.sv:836: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 823 in file
	'l3_fc_16_12_16_1_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           824            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom_15 line 823 in file
		'l3_fc_16_12_16_1_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      z_15_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc_16_12_16_1_16_W_rom_15)
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset input_valid input_data[15] input_data[14] input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] output_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{input_valid input_data[15] input_data[14] input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] output_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.5 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.5 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                       |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 5779           |
| Number of User Hierarchies                              | 69             |
| Sequential Cell Count                                   | 1924           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1064 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'net_4_8_12_16_16_1_30'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy layer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/cntrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/data_name[0].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/data_name[1].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/cntrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[0].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[1].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[2].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[3].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[4].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[5].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[6].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[7].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[8].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[9].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[10].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[11].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/cntrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[0].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[1].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[2].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[3].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[4].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[5].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[6].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[7].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[8].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[9].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[10].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[11].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[12].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[13].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[14].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[15].data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/data_name[0].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/data_name[1].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[0].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[1].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[2].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[3].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[4].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[5].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[6].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[7].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[8].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[9].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[10].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/data_name[11].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[0].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[1].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[2].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[3].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[4].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[5].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[6].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[7].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[8].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[9].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[10].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[11].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[12].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[13].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[14].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/data_name[15].data/genblk1.mem_w before Pass 1 (OPT-776)
Information: Ungrouping 69 of 70 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_4_8_12_16_16_1_30'
Information: Added key list 'DesignWare' to design 'net_4_8_12_16_16_1_30'. (DDB-72)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[4]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[5]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[6]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[7]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[8]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[9]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[10]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[11]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[12]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[13]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[14]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[15]' is removed because it is merged to 'layer3/data_name[15].data/genblk1.mem_w/z_15_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[4]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[5]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[6]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[7]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[8]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[9]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[10]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[11]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[12]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[13]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[14]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[15]' is removed because it is merged to 'layer3/data_name[14].data/genblk1.mem_w/z_14_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[4]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[5]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[6]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[7]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[8]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[9]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[10]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[11]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[12]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[13]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[14]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[15]' is removed because it is merged to 'layer3/data_name[13].data/genblk1.mem_w/z_13_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[4]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[5]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[6]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[7]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[8]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[9]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[10]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[11]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[12]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[13]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[14]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[15]' is removed because it is merged to 'layer3/data_name[12].data/genblk1.mem_w/z_12_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[4]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[5]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[6]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[7]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[8]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[9]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[10]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[11]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[12]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[13]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[14]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[15]' is removed because it is merged to 'layer3/data_name[11].data/genblk1.mem_w/z_11_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[4]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[5]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[6]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[7]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[8]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[9]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[10]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[11]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[12]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[13]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[14]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[15]' is removed because it is merged to 'layer3/data_name[10].data/genblk1.mem_w/z_10_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[4]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[5]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[6]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[7]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[8]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[9]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[10]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[11]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[12]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[13]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[14]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[15]' is removed because it is merged to 'layer3/data_name[9].data/genblk1.mem_w/z_9_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[4]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[5]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[6]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[7]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[8]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[9]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[10]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[11]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[12]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[13]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[14]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[15]' is removed because it is merged to 'layer3/data_name[8].data/genblk1.mem_w/z_8_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[4]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[5]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[6]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[7]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[8]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[9]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[10]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[11]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[12]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[13]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[14]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[15]' is removed because it is merged to 'layer3/data_name[7].data/genblk1.mem_w/z_7_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[4]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[5]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[6]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[7]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[8]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[9]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[10]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[11]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[12]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[13]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[14]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[15]' is removed because it is merged to 'layer3/data_name[6].data/genblk1.mem_w/z_6_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[4]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[5]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[6]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[7]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[8]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[9]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[10]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[11]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[12]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[13]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[14]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[15]' is removed because it is merged to 'layer3/data_name[5].data/genblk1.mem_w/z_5_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[4]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[5]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[6]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[7]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[8]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[9]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[10]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[11]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[12]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[13]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[14]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[15]' is removed because it is merged to 'layer3/data_name[4].data/genblk1.mem_w/z_4_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[4]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[5]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[6]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[7]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[8]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[9]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[10]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[11]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[12]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[13]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[14]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[15]' is removed because it is merged to 'layer3/data_name[3].data/genblk1.mem_w/z_3_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[4]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[5]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[6]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[7]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[8]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[9]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[10]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[11]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[12]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[13]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[14]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[15]' is removed because it is merged to 'layer3/data_name[2].data/genblk1.mem_w/z_2_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[4]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[5]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[6]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[7]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[8]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[9]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[10]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[11]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[12]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[13]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[14]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[15]' is removed because it is merged to 'layer3/data_name[1].data/genblk1.mem_w/z_1_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[4]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[5]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[6]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[7]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[8]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[9]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[10]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[11]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[12]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[13]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[14]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[15]' is removed because it is merged to 'layer3/data_name[0].data/genblk1.mem_w/z_0_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[5]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[6]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[7]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[8]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[9]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[10]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[11]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[12]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[13]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[14]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[15]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[3]' is removed because it is merged to 'layer2/data_name[11].data/genblk1.mem_w/z_11_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[5]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[6]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[7]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[8]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[9]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[10]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[11]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[12]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[13]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[14]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[15]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[3]' is removed because it is merged to 'layer2/data_name[10].data/genblk1.mem_w/z_10_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[5]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[6]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[7]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[8]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[9]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[10]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[11]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[12]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[13]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[14]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[15]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[3]' is removed because it is merged to 'layer2/data_name[9].data/genblk1.mem_w/z_9_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[5]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[6]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[7]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[8]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[9]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[10]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[11]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[12]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[13]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[14]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[15]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[3]' is removed because it is merged to 'layer2/data_name[8].data/genblk1.mem_w/z_8_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[5]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[6]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[7]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[8]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[9]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[10]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[11]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[12]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[13]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[14]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[15]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[3]' is removed because it is merged to 'layer2/data_name[7].data/genblk1.mem_w/z_7_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[5]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[6]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[7]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[8]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[9]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[10]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[11]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[12]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[13]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[14]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[15]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[3]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[0]' is removed because it is merged to 'layer2/data_name[6].data/genblk1.mem_w/z_6_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[5]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[6]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[7]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[8]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[9]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[10]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[11]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[12]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[13]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[14]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[15]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[3]' is removed because it is merged to 'layer2/data_name[5].data/genblk1.mem_w/z_5_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[5]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[6]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[7]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[8]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[9]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[10]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[11]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[12]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[13]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[14]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[15]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[3]' is removed because it is merged to 'layer2/data_name[4].data/genblk1.mem_w/z_4_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[5]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[6]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[7]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[8]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[9]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[10]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[11]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[12]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[13]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[14]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[15]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[3]' is removed because it is merged to 'layer2/data_name[3].data/genblk1.mem_w/z_3_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[5]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[6]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[7]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[8]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[9]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[10]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[11]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[12]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[13]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[14]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[15]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[3]' is removed because it is merged to 'layer2/data_name[2].data/genblk1.mem_w/z_2_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[5]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[6]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[7]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[8]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[9]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[10]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[11]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[12]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[13]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[14]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[15]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[3]' is removed because it is merged to 'layer2/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[5]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[6]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[7]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[8]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[9]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[10]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[11]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[12]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[13]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[14]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[15]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[3]' is removed because it is merged to 'layer2/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[5]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[6]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[7]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[8]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[9]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[10]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[11]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[12]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[13]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[14]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[15]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[3]' is removed because it is merged to 'layer1/data_name[1].data/genblk1.mem_w/z_1_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[5]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[6]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[7]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[8]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[9]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[10]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[11]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[12]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[13]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[14]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[15]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_30', the register 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[3]' is removed because it is merged to 'layer1/data_name[0].data/genblk1.mem_w/z_0_reg[4]'. (OPT-1215)
 Implement Synthetic for 'net_4_8_12_16_16_1_30'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'layer1/cntrl/output_cntr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/cntrl/output_cntr_reg[1]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24   24346.2      0.42     273.7     972.6                           569202.6250
    0:00:24   24273.3      0.53     275.1     993.3                           567540.7500

  Beginning Constant Register Removal
  -----------------------------------
    0:00:24   24273.0      0.53     290.7     942.0                           567526.3750
    0:00:24   24273.0      0.53     290.7     942.0                           567526.3750

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_1005J1_148_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_998J1_141_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_989J1_132_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_990J1_133_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_982J1_125_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_988J1_131_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_985J1_128_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_987J1_130_1629_0'
  Mapping 'net_4_8_12_16_16_1_30_DP_OP_985J1_128_1629_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:28   23972.5      0.46     234.3    1320.0                           523612.4375
    0:00:46   24556.1      0.22     152.1     964.5                           547228.3125
    0:00:46   24556.1      0.22     152.1     964.5                           547228.3125
    0:00:47   24559.0      0.22     152.3     923.8                           547379.3125
    0:00:48   24412.9      0.25     144.9     884.2                           543126.8125
    0:00:48   24412.9      0.25     144.9     884.2                           543126.8125

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:50   23487.0      0.25     120.3     737.3                           509397.8750
    0:00:50   23474.8      0.21     116.7     729.4                           508719.4375
    0:00:50   23474.8      0.21     116.7     729.4                           508719.4375
    0:00:51   22157.5      0.21     108.6     446.9                           460885.5938
    0:00:51   22157.5      0.21     108.6     446.9                           460885.5938
    0:01:00   22499.6      0.15      87.9     528.6                           473277.8750
    0:01:00   22499.6      0.15      87.9     528.6                           473277.8750
    0:01:00   22500.1      0.15      87.9     528.6                           473313.8438
    0:01:00   22500.1      0.15      87.9     528.6                           473313.8438
    0:01:00   22500.1      0.15      87.9     528.6                           473313.8438
    0:01:00   22500.1      0.15      87.9     528.6                           473313.8438
    0:01:06   22606.8      0.11      67.1     528.6                           477712.5938
    0:01:06   22606.8      0.11      67.1     528.6                           477712.5938
    0:01:07   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:07   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:08   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:08   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:09   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:09   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:10   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:10   22617.2      0.11      66.6     528.6                           478095.9375
    0:01:10   22617.2      0.11      66.6     528.6                           478095.9375


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10   22617.2      0.11      66.6     528.6                           478095.9375
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:12   22619.8      0.09      51.0       0.0 layer1/data_name[1].data/mult_x_r_w_r_delay_reg[10]/D 477239.4375
    0:01:12   22694.9      0.06      40.6       0.0                           478721.6875
    0:01:17   22784.5      0.06      36.1       0.0                           481893.8438


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:17   22784.5      0.06      36.1       0.0                           481893.8438
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:01:19   22020.0      0.04      18.9       0.0 layer3/data_name[13].data/mult_x_r_w_r_delay_reg[0]/D 450531.8125
    0:01:20   22157.5      0.03       7.8       0.0 layer3/data_name[8].data/mult_x_r_w_r_delay_reg[14]/D 454297.5312
    0:01:20   22236.0      0.01       2.9       0.0                           456458.0938
    0:01:26   22367.9      0.01       0.6       0.0                           461145.2188
    0:01:26   22367.9      0.01       0.6       0.0                           461145.2188
    0:01:26   22332.6      0.01       0.7       0.0                           459325.6875
    0:01:26   22332.6      0.01       0.7       0.0                           459325.6875
    0:01:27   22346.7      0.01       0.6       0.0                           459814.2188
    0:01:27   22346.7      0.01       0.6       0.0                           459814.2188
    0:01:27   22346.9      0.01       0.7       0.0                           459828.5625
    0:01:27   22346.9      0.01       0.7       0.0                           459828.5625
    0:01:28   22385.2      0.01       0.4       0.0                           461161.3750
    0:01:28   22385.2      0.01       0.4       0.0                           461161.3750
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250
    0:01:30   22459.4      0.00       0.0       2.6                           465208.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:30   22454.1      0.00       0.0       2.6                           465093.7500
    0:01:31   22247.7      0.00       0.0       0.0                           456258.0938
    0:01:31   22247.7      0.00       0.0       0.0                           456258.0938
    0:01:31   22247.7      0.00       0.0       0.0                           456258.0938
    0:01:31   22246.6      0.00       0.0       0.0                           456147.4375
    0:01:32   22190.8      0.00       0.0       0.0                           454341.3750
    0:01:32   22190.8      0.00       0.0       0.0                           454341.3750
    0:01:32   22190.8      0.00       0.0       0.0                           454341.3750
    0:01:32   22190.8      0.00       0.0       0.0                           454341.3750
    0:01:32   22190.8      0.00       0.0       0.0                           454341.3750
    0:01:32   22190.8      0.00       0.0       0.0                           454341.3750
    0:01:32   22119.2      0.00       0.0       0.0                           449685.8438
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_4_8_12_16_16_1_30' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1561 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_4_8_12_16_16_1_30
Version: S-2021.06-SP5-4
Date   : Fri Dec  2 17:29:45 2022
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_4_8_12_16_16_1_30' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         14166
Number of cells:                        12516
Number of combinational cells:          10953
Number of sequential cells:              1561
Number of macros/black boxes:               0
Number of buf/inv:                        705
Number of references:                      53

Combinational area:              15042.832007
Buf/Inv area:                      394.478002
Noncombinational area:            7076.397746
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 22119.229753
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_4_8_12_16_16_1_30
Version: S-2021.06-SP5-4
Date   : Fri Dec  2 17:29:46 2022
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_4_8_12_16_16_1_30  5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   5.7930 mW   (96%)
  Net Switching Power  = 219.3406 uW    (4%)
                         ---------
Total Dynamic Power    =   6.0123 mW  (100%)

Cell Leakage Power     = 450.3231 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.6240e+03           43.4878        1.2140e+05        5.7889e+03  (  89.57%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    168.9851          175.8537        3.2893e+05          673.7658  (  10.43%)
--------------------------------------------------------------------------------------------------
Total          5.7930e+03 uW       219.3415 uW     4.5032e+05 nW     6.4627e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_4_8_12_16_16_1_30
Version: S-2021.06-SP5-4
Date   : Fri Dec  2 17:29:46 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: layer1/data_name[1].data/mult_x_r_w_r_delay_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: layer1/data_name[1].data/output_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_4_8_12_16_16_1_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  layer1/data_name[1].data/mult_x_r_w_r_delay_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  layer1/data_name[1].data/mult_x_r_w_r_delay_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  U13638/CO (HA_X1)                                       0.06       0.14 f
  U6798/ZN (NAND2_X1)                                     0.03       0.17 r
  U6800/ZN (NAND3_X1)                                     0.04       0.21 f
  U13643/CO (FA_X1)                                       0.10       0.31 f
  U5370/ZN (NAND2_X1)                                     0.03       0.34 r
  U5372/ZN (NAND3_X1)                                     0.05       0.39 f
  U6792/ZN (NAND2_X1)                                     0.04       0.43 r
  U6794/ZN (NAND3_X1)                                     0.04       0.46 f
  U13650/CO (FA_X1)                                       0.09       0.55 f
  U13653/CO (FA_X1)                                       0.09       0.64 f
  U13656/CO (FA_X1)                                       0.09       0.73 f
  U13658/CO (FA_X1)                                       0.09       0.82 f
  U13661/CO (FA_X1)                                       0.09       0.91 f
  U13664/CO (FA_X1)                                       0.10       1.01 f
  U5364/ZN (NAND2_X1)                                     0.03       1.05 r
  U5366/ZN (NAND3_X1)                                     0.04       1.08 f
  U13669/CO (FA_X1)                                       0.09       1.17 f
  U13672/CO (FA_X1)                                       0.09       1.27 f
  U13675/CO (FA_X1)                                       0.09       1.35 f
  U13634/ZN (XNOR2_X1)                                    0.06       1.41 f
  U6956/ZN (XNOR2_X1)                                     0.06       1.48 f
  U13637/ZN (NOR3_X2)                                     0.09       1.56 r
  U4673/ZN (NAND3_X1)                                     0.13       1.69 f
  U13640/ZN (NAND2_X1)                                    0.06       1.76 r
  layer1/data_name[1].data/output_data_reg[0]/D (DFF_X1)
                                                          0.01       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  layer1/data_name[1].data/output_data_reg[0]/CK (DFF_X1)
                                                          0.00       1.80 r
  library setup time                                     -0.04       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/georgem/ese507work_7/prj3_final/proj3/gates.v'.
1
quit

Memory usage for this session 177 Mbytes.
Memory usage for this session including child processes 240 Mbytes.
CPU usage for this session 94 seconds ( 0.03 hours ).
Elapsed time for this session 100 seconds ( 0.03 hours ).

Thank you...
