\hypertarget{stm32f4xx__ll__fsmc_8h_source}{}\doxysection{stm32f4xx\+\_\+ll\+\_\+fsmc.\+h}
\label{stm32f4xx__ll__fsmc_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_ll\_fsmc.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_ll\_fsmc.h}}
\mbox{\hyperlink{stm32f4xx__ll__fsmc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00038}00038 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00039}00039 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_LL\_FSMC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00040}00040 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_LL\_FSMC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00041}00041 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00042}00042 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00043}00043  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00044}00044 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00045}00045 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00046}00046 \textcolor{preprocessor}{\#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00047}00047 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00048}00048 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00049}00049 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00050}00050 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00059}00059 \textcolor{comment}{/* Exported typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00060}00060 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_TypeDef            FSMC\_Bank1\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00061}00061 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_EXTENDED\_TypeDef   FSMC\_Bank1E\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00062}00062 \textcolor{preprocessor}{\#define FSMC\_NAND\_TypeDef               FSMC\_Bank2\_3\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00063}00063 \textcolor{preprocessor}{\#define FSMC\_PCCARD\_TypeDef             FSMC\_Bank4\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00065}00065 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_DEVICE             FSMC\_Bank1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00066}00066 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_EXTENDED\_DEVICE    FSMC\_Bank1E}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00067}00067 \textcolor{preprocessor}{\#define FSMC\_NAND\_DEVICE                FSMC\_Bank2\_3}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00068}00068 \textcolor{preprocessor}{\#define FSMC\_PCCARD\_DEVICE              FSMC\_Bank4}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00069}00069 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00073}00073 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00074}00074 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00075}00075   uint32\_t NSBank;                       }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00078}00078   uint32\_t DataAddressMux;               }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00082}00082   uint32\_t MemoryType;                   }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00086}00086   uint32\_t MemoryDataWidth;              }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00089}00089   uint32\_t BurstAccessMode;              }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00093}00093   uint32\_t WaitSignalPolarity;           }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00097}00097   uint32\_t WrapMode;                     }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00101}00101   uint32\_t WaitSignalActive;             }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00106}00106   uint32\_t WriteOperation;               }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00109}00109   uint32\_t WaitSignal;                   }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00113}00113   uint32\_t ExtendedMode;                 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00116}00116   uint32\_t AsynchronousWait;             }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00120}00120   uint32\_t WriteBurst;                   }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00123}00123 \}FSMC\_NORSRAM\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00124}00124 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00128}00128 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00129}00129 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00130}00130   uint32\_t AddressSetupTime;             }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00135}00135   uint32\_t AddressHoldTime;              }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00140}00140   uint32\_t DataSetupTime;                }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00146}00146   uint32\_t BusTurnAroundDuration;        }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00151}00151   uint32\_t CLKDivision;                  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00156}00156   uint32\_t DataLatency;                  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00164}00164   uint32\_t AccessMode;                   }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00167}00167 \}FSMC\_NORSRAM\_TimingTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00168}00168 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00172}00172 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00173}00173 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00174}00174   uint32\_t NandBank;               }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00177}00177   uint32\_t Waitfeature;            }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00180}00180   uint32\_t MemoryDataWidth;        }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00183}00183   uint32\_t EccComputation;         }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00186}00186   uint32\_t ECCPageSize;            }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00189}00189   uint32\_t TCLRSetupTime;          }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00193}00193   uint32\_t TARSetupTime;           }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00197}00197 \}FSMC\_NAND\_InitTypeDef;  }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00198}00198 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00202}00202 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00203}00203 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00204}00204   uint32\_t SetupTime;            }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00210}00210   uint32\_t WaitSetupTime;        }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00216}00216   uint32\_t HoldSetupTime;        }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00223}00223   uint32\_t HiZSetupTime;         }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00229}00229 \}FSMC\_NAND\_PCC\_TimingTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00230}00230 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00234}00234 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00235}00235 \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00236}00236   uint32\_t Waitfeature;            }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00239}00239   uint32\_t TCLRSetupTime;          }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00243}00243   uint32\_t TARSetupTime;           }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00247}00247 \}FSMC\_PCCARD\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00248}00248 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00249}00249 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00250}00250 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00258}00258 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_BANK1                       ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00259}00259 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_BANK2                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00260}00260 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_BANK3                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00261}00261 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_BANK4                       ((uint32\_t)0x00000006)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00262}00262 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00263}00263 \textcolor{preprocessor}{\#define IS\_FSMC\_NORSRAM\_BANK(BANK) (((BANK) == FSMC\_NORSRAM\_BANK1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00264}00264 \textcolor{preprocessor}{                                    ((BANK) == FSMC\_NORSRAM\_BANK2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00265}00265 \textcolor{preprocessor}{                                    ((BANK) == FSMC\_NORSRAM\_BANK3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00266}00266 \textcolor{preprocessor}{                                    ((BANK) == FSMC\_NORSRAM\_BANK4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00275}00275 \textcolor{preprocessor}{\#define FSMC\_DATA\_ADDRESS\_MUX\_DISABLE            ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00276}00276 \textcolor{preprocessor}{\#define FSMC\_DATA\_ADDRESS\_MUX\_ENABLE             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00277}00277 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00278}00278 \textcolor{preprocessor}{\#define IS\_FSMC\_MUX(MUX) (((MUX) == FSMC\_DATA\_ADDRESS\_MUX\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00279}00279 \textcolor{preprocessor}{                          ((MUX) == FSMC\_DATA\_ADDRESS\_MUX\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00288}00288 \textcolor{preprocessor}{\#define FSMC\_MEMORY\_TYPE\_SRAM                    ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00289}00289 \textcolor{preprocessor}{\#define FSMC\_MEMORY\_TYPE\_PSRAM                   ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00290}00290 \textcolor{preprocessor}{\#define FSMC\_MEMORY\_TYPE\_NOR                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00291}00291 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00292}00292 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00293}00293 \textcolor{preprocessor}{\#define IS\_FSMC\_MEMORY(MEMORY) (((MEMORY) == FSMC\_MEMORY\_TYPE\_SRAM) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00294}00294 \textcolor{preprocessor}{                                ((MEMORY) == FSMC\_MEMORY\_TYPE\_PSRAM)|| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00295}00295 \textcolor{preprocessor}{                                ((MEMORY) == FSMC\_MEMORY\_TYPE\_NOR))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00304}00304 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8             ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00305}00305 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16            ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00306}00306 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32            ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00307}00307 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00308}00308 \textcolor{preprocessor}{\#define IS\_FSMC\_NORSRAM\_MEMORY\_WIDTH(WIDTH) (((WIDTH) == FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00309}00309 \textcolor{preprocessor}{                                             ((WIDTH) == FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00310}00310 \textcolor{preprocessor}{                                             ((WIDTH) == FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00318}00318 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE         ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00319}00319 \textcolor{preprocessor}{\#define FSMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE        ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00328}00328 \textcolor{preprocessor}{\#define FSMC\_BURST\_ACCESS\_MODE\_DISABLE           ((uint32\_t)0x00000000) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00329}00329 \textcolor{preprocessor}{\#define FSMC\_BURST\_ACCESS\_MODE\_ENABLE            ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00330}00330 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00331}00331 \textcolor{preprocessor}{\#define IS\_FSMC\_BURSTMODE(STATE) (((STATE) == FSMC\_BURST\_ACCESS\_MODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00332}00332 \textcolor{preprocessor}{                                  ((STATE) == FSMC\_BURST\_ACCESS\_MODE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00341}00341 \textcolor{preprocessor}{\#define FSMC\_WAIT\_SIGNAL\_POLARITY\_LOW            ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00342}00342 \textcolor{preprocessor}{\#define FSMC\_WAIT\_SIGNAL\_POLARITY\_HIGH           ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00343}00343 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00344}00344 \textcolor{preprocessor}{\#define IS\_FSMC\_WAIT\_POLARITY(POLARITY) (((POLARITY) == FSMC\_WAIT\_SIGNAL\_POLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00345}00345 \textcolor{preprocessor}{                                         ((POLARITY) == FSMC\_WAIT\_SIGNAL\_POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00353}00353 \textcolor{preprocessor}{\#define FSMC\_WRAP\_MODE\_DISABLE                   ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00354}00354 \textcolor{preprocessor}{\#define FSMC\_WRAP\_MODE\_ENABLE                    ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00355}00355 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00356}00356 \textcolor{preprocessor}{\#define IS\_FSMC\_WRAP\_MODE(MODE) (((MODE) == FSMC\_WRAP\_MODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00357}00357 \textcolor{preprocessor}{                                 ((MODE) == FSMC\_WRAP\_MODE\_ENABLE)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00365}00365 \textcolor{preprocessor}{\#define FSMC\_WAIT\_TIMING\_BEFORE\_WS               ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00366}00366 \textcolor{preprocessor}{\#define FSMC\_WAIT\_TIMING\_DURING\_WS               ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00367}00367 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00368}00368 \textcolor{preprocessor}{\#define IS\_FSMC\_WAIT\_SIGNAL\_ACTIVE(ACTIVE) (((ACTIVE) == FSMC\_WAIT\_TIMING\_BEFORE\_WS) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00369}00369 \textcolor{preprocessor}{                                            ((ACTIVE) == FSMC\_WAIT\_TIMING\_DURING\_WS)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00377}00377 \textcolor{preprocessor}{\#define FSMC\_WRITE\_OPERATION\_DISABLE             ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00378}00378 \textcolor{preprocessor}{\#define FSMC\_WRITE\_OPERATION\_ENABLE              ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00379}00379 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00380}00380 \textcolor{preprocessor}{\#define IS\_FSMC\_WRITE\_OPERATION(OPERATION) (((OPERATION) == FSMC\_WRITE\_OPERATION\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00381}00381 \textcolor{preprocessor}{                                            ((OPERATION) == FSMC\_WRITE\_OPERATION\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00389}00389 \textcolor{preprocessor}{\#define FSMC\_WAIT\_SIGNAL\_DISABLE                 ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00390}00390 \textcolor{preprocessor}{\#define FSMC\_WAIT\_SIGNAL\_ENABLE                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00391}00391 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00392}00392 \textcolor{preprocessor}{\#define IS\_FSMC\_WAITE\_SIGNAL(SIGNAL) (((SIGNAL) == FSMC\_WAIT\_SIGNAL\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00393}00393 \textcolor{preprocessor}{                                      ((SIGNAL) == FSMC\_WAIT\_SIGNAL\_ENABLE)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00394}00394 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00402}00402 \textcolor{preprocessor}{\#define FSMC\_EXTENDED\_MODE\_DISABLE               ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00403}00403 \textcolor{preprocessor}{\#define FSMC\_EXTENDED\_MODE\_ENABLE                ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00404}00404 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00405}00405 \textcolor{preprocessor}{\#define IS\_FSMC\_EXTENDED\_MODE(MODE) (((MODE) == FSMC\_EXTENDED\_MODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00406}00406 \textcolor{preprocessor}{                                     ((MODE) == FSMC\_EXTENDED\_MODE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00414}00414 \textcolor{preprocessor}{\#define FSMC\_ASYNCHRONOUS\_WAIT\_DISABLE           ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00415}00415 \textcolor{preprocessor}{\#define FSMC\_ASYNCHRONOUS\_WAIT\_ENABLE            ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00416}00416 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00417}00417 \textcolor{preprocessor}{\#define IS\_FSMC\_ASYNWAIT(STATE) (((STATE) == FSMC\_ASYNCHRONOUS\_WAIT\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00418}00418 \textcolor{preprocessor}{                                 ((STATE) == FSMC\_ASYNCHRONOUS\_WAIT\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00419}00419 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00428}00428 \textcolor{preprocessor}{\#define FSMC\_WRITE\_BURST\_DISABLE                 ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00429}00429 \textcolor{preprocessor}{\#define FSMC\_WRITE\_BURST\_ENABLE                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00430}00430 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00431}00431 \textcolor{preprocessor}{\#define IS\_FSMC\_WRITE\_BURST(BURST) (((BURST) == FSMC\_WRITE\_BURST\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00432}00432 \textcolor{preprocessor}{                                    ((BURST) == FSMC\_WRITE\_BURST\_ENABLE)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00433}00433 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00442}00442 \textcolor{preprocessor}{\#define FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY          ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00443}00443 \textcolor{preprocessor}{\#define FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC         ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00444}00444 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00445}00445 \textcolor{preprocessor}{\#define IS\_FSMC\_CONTINOUS\_CLOCK(CCLOCK) (((CCLOCK) == FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00446}00446 \textcolor{preprocessor}{                                         ((CCLOCK) == FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00447}00447 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00455}00455 \textcolor{preprocessor}{\#define IS\_FSMC\_ADDRESS\_SETUP\_TIME(TIME) ((TIME) <= 15)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00463}00463 \textcolor{preprocessor}{\#define IS\_FSMC\_ADDRESS\_HOLD\_TIME(TIME) (((TIME) > 0) \&\& ((TIME) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00471}00471 \textcolor{preprocessor}{\#define IS\_FSMC\_DATASETUP\_TIME(TIME) (((TIME) > 0) \&\& ((TIME) <= 255))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00479}00479 \textcolor{preprocessor}{\#define IS\_FSMC\_TURNAROUND\_TIME(TIME) ((TIME) <= 15)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00487}00487 \textcolor{preprocessor}{\#define IS\_FSMC\_CLK\_DIV(DIV) (((DIV) > 1) \&\& ((DIV) <= 16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00495}00495 \textcolor{preprocessor}{\#define IS\_FSMC\_DATA\_LATENCY(LATENCY) (((LATENCY) > 1) \&\& ((LATENCY) <= 17))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00503}00503 \textcolor{preprocessor}{\#define FSMC\_ACCESS\_MODE\_A                        ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00504}00504 \textcolor{preprocessor}{\#define FSMC\_ACCESS\_MODE\_B                        ((uint32\_t)0x10000000) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00505}00505 \textcolor{preprocessor}{\#define FSMC\_ACCESS\_MODE\_C                        ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00506}00506 \textcolor{preprocessor}{\#define FSMC\_ACCESS\_MODE\_D                        ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00507}00507 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00508}00508 \textcolor{preprocessor}{\#define IS\_FSMC\_ACCESS\_MODE(MODE) (((MODE) == FSMC\_ACCESS\_MODE\_A) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00509}00509 \textcolor{preprocessor}{                                   ((MODE) == FSMC\_ACCESS\_MODE\_B) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00510}00510 \textcolor{preprocessor}{                                   ((MODE) == FSMC\_ACCESS\_MODE\_C) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00511}00511 \textcolor{preprocessor}{                                   ((MODE) == FSMC\_ACCESS\_MODE\_D))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00527}00527 \textcolor{preprocessor}{\#define FSMC\_NAND\_BANK2                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00528}00528 \textcolor{preprocessor}{\#define FSMC\_NAND\_BANK3                          ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00529}00529 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00530}00530 \textcolor{preprocessor}{\#define IS\_FSMC\_NAND\_BANK(BANK) (((BANK) == FSMC\_NAND\_BANK2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00531}00531 \textcolor{preprocessor}{                                 ((BANK) == FSMC\_NAND\_BANK3))  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00532}00532 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00540}00540 \textcolor{preprocessor}{\#define FSMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE           ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00541}00541 \textcolor{preprocessor}{\#define FSMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE            ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00542}00542 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00543}00543 \textcolor{preprocessor}{\#define IS\_FSMC\_WAIT\_FEATURE(FEATURE) (((FEATURE) == FSMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00544}00544 \textcolor{preprocessor}{                                       ((FEATURE) == FSMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00552}00552 \textcolor{preprocessor}{\#define FSMC\_PCR\_MEMORY\_TYPE\_PCCARD        ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00553}00553 \textcolor{preprocessor}{\#define FSMC\_PCR\_MEMORY\_TYPE\_NAND          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00561}00561 \textcolor{preprocessor}{\#define FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8                ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00562}00562 \textcolor{preprocessor}{\#define FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16               ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00563}00563 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00564}00564 \textcolor{preprocessor}{\#define IS\_FSMC\_NAND\_MEMORY\_WIDTH(WIDTH) (((WIDTH) == FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00565}00565 \textcolor{preprocessor}{                                          ((WIDTH) == FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00573}00573 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_DISABLE                    ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00574}00574 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_ENABLE                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00575}00575 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00576}00576 \textcolor{preprocessor}{\#define IS\_FSMC\_ECC\_STATE(STATE) (((STATE) == FSMC\_NAND\_ECC\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00577}00577 \textcolor{preprocessor}{                                  ((STATE) == FSMC\_NAND\_ECC\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00585}00585 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE          ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00586}00586 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE          ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00587}00587 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE         ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00588}00588 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE         ((uint32\_t)0x00060000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00589}00589 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE         ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00590}00590 \textcolor{preprocessor}{\#define FSMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE         ((uint32\_t)0x000A0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00591}00591 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00592}00592 \textcolor{preprocessor}{\#define IS\_FSMC\_ECCPAGE\_SIZE(SIZE) (((SIZE) == FSMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00593}00593 \textcolor{preprocessor}{                                    ((SIZE) == FSMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00594}00594 \textcolor{preprocessor}{                                    ((SIZE) == FSMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00595}00595 \textcolor{preprocessor}{                                    ((SIZE) == FSMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00596}00596 \textcolor{preprocessor}{                                    ((SIZE) == FSMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00597}00597 \textcolor{preprocessor}{                                    ((SIZE) == FSMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00605}00605 \textcolor{preprocessor}{\#define IS\_FSMC\_TCLR\_TIME(TIME) ((TIME) <= 255)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00613}00613 \textcolor{preprocessor}{\#define IS\_FSMC\_TAR\_TIME(TIME) ((TIME) <= 255)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00621}00621 \textcolor{preprocessor}{\#define IS\_FSMC\_SETUP\_TIME(TIME) ((TIME) <= 255)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00629}00629 \textcolor{preprocessor}{\#define IS\_FSMC\_WAIT\_TIME(TIME) ((TIME) <= 255)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00637}00637 \textcolor{preprocessor}{\#define IS\_FSMC\_HOLD\_TIME(TIME) ((TIME) <= 255)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00645}00645 \textcolor{preprocessor}{\#define IS\_FSMC\_HIZ\_TIME(TIME) ((TIME) <= 255)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00658}00658 \textcolor{preprocessor}{\#define IS\_FSMC\_NORSRAM\_DEVICE(INSTANCE) ((INSTANCE) == FSMC\_NORSRAM\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00659}00659 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00667}00667 \textcolor{preprocessor}{\#define IS\_FSMC\_NORSRAM\_EXTENDED\_DEVICE(INSTANCE) ((INSTANCE) == FSMC\_NORSRAM\_EXTENDED\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00668}00668 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00676}00676 \textcolor{preprocessor}{\#define IS\_FSMC\_NAND\_DEVICE(INSTANCE) ((INSTANCE) == FSMC\_NAND\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00677}00677 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00685}00685 \textcolor{preprocessor}{\#define IS\_FSMC\_PCCARD\_DEVICE(INSTANCE) ((INSTANCE) == FSMC\_PCCARD\_DEVICE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00686}00686 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00695}00695 \textcolor{preprocessor}{\#define FSMC\_IT\_RISING\_EDGE                ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00696}00696 \textcolor{preprocessor}{\#define FSMC\_IT\_LEVEL                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00697}00697 \textcolor{preprocessor}{\#define FSMC\_IT\_FALLING\_EDGE               ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00698}00698 \textcolor{preprocessor}{\#define FSMC\_IT\_REFRESH\_ERROR              ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00699}00699 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00700}00700 \textcolor{preprocessor}{\#define IS\_FSMC\_IT(IT) ((((IT) \& (uint32\_t)0xFFFFBFC7) == 0x00000000) \&\& ((IT) != 0x00000000))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00701}00701 \textcolor{preprocessor}{\#define IS\_FSMC\_GET\_IT(IT) (((IT) == FSMC\_IT\_RISING\_EDGE)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00702}00702 \textcolor{preprocessor}{                            ((IT) == FSMC\_IT\_LEVEL)        || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00703}00703 \textcolor{preprocessor}{                            ((IT) == FSMC\_IT\_FALLING\_EDGE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00704}00704 \textcolor{preprocessor}{                            ((IT) == FSMC\_IT\_REFRESH\_ERROR)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00713}00713 \textcolor{preprocessor}{\#define FSMC\_FLAG\_RISING\_EDGE                    ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00714}00714 \textcolor{preprocessor}{\#define FSMC\_FLAG\_LEVEL                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00715}00715 \textcolor{preprocessor}{\#define FSMC\_FLAG\_FALLING\_EDGE                   ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00716}00716 \textcolor{preprocessor}{\#define FSMC\_FLAG\_FEMPT                          ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00717}00717 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00718}00718 \textcolor{preprocessor}{\#define IS\_FSMC\_GET\_FLAG(FLAG) (((FLAG) == FSMC\_FLAG\_RISING\_EDGE)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00719}00719 \textcolor{preprocessor}{                                ((FLAG) == FSMC\_FLAG\_LEVEL)        || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00720}00720 \textcolor{preprocessor}{                                ((FLAG) == FSMC\_FLAG\_FALLING\_EDGE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00721}00721 \textcolor{preprocessor}{                                ((FLAG) == FSMC\_FLAG\_FEMPT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00722}00722 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00723}00723 \textcolor{preprocessor}{\#define IS\_FSMC\_CLEAR\_FLAG(FLAG) ((((FLAG) \& (uint32\_t)0xFFFFFFF8) == 0x00000000) \&\& ((FLAG) != 0x00000000))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00724}00724                                }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00725}00725 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00731}00731 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00732}00732 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00733}00733 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00745}00745 \textcolor{preprocessor}{\#define \_\_FSMC\_NORSRAM\_ENABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_)  ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)] |= FSMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00746}00746 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00753}00753 \textcolor{preprocessor}{\#define \_\_FSMC\_NORSRAM\_DISABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_) ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)] \&= \string~FSMC\_BCR1\_MBKEN)  }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00754}00754 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00771}00771 \textcolor{preprocessor}{\#define \_\_FSMC\_NAND\_ENABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_)  (((\_\_BANK\_\_) == FSMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>PCR2 |= FSMC\_PCR2\_PBKEN): \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00772}00772 \textcolor{preprocessor}{                                                    ((\_\_INSTANCE\_\_)-\/>PCR3 |= FSMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00773}00773                                          }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00774}00774 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00781}00781 \textcolor{preprocessor}{\#define \_\_FSMC\_NAND\_DISABLE(\_\_INSTANCE\_\_, \_\_BANK\_\_) (((\_\_BANK\_\_) == FSMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>PCR2 \&= \string~FSMC\_PCR2\_PBKEN): \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00782}00782 \textcolor{preprocessor}{                                                   ((\_\_INSTANCE\_\_)-\/>PCR3 \&= \string~FSMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00783}00783                                          }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00784}00784                                         }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00799}00799 \textcolor{preprocessor}{\#define \_\_FSMC\_PCCARD\_ENABLE(\_\_INSTANCE\_\_)  ((\_\_INSTANCE\_\_)-\/>PCR4 |= FSMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00800}00800 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00806}00806 \textcolor{preprocessor}{\#define \_\_FSMC\_PCCARD\_DISABLE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_)-\/>PCR4 \&= \string~FSMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00807}00807 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00828}00828 \textcolor{preprocessor}{\#define \_\_FSMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_INTERRUPT\_\_)  (((\_\_BANK\_\_) == FSMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>SR2 |= (\_\_INTERRUPT\_\_)): \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00829}00829 \textcolor{preprocessor}{                                                                                                      ((\_\_INSTANCE\_\_)-\/>SR3 |= (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00830}00830 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00842}00842 \textcolor{preprocessor}{\#define \_\_FSMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_INTERRUPT\_\_)  (((\_\_BANK\_\_) == FSMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>SR2 \&= \string~(\_\_INTERRUPT\_\_)): \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00843}00843 \textcolor{preprocessor}{                                                                                                      ((\_\_INSTANCE\_\_)-\/>SR3 \&= \string~(\_\_INTERRUPT\_\_))) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00844}00844                                                                                                                              }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00857}00857 \textcolor{preprocessor}{\#define \_\_FSMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_FLAG\_\_)  (((\_\_BANK\_\_) == FSMC\_NAND\_BANK2)? (((\_\_INSTANCE\_\_)-\/>SR2 \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_)): \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00858}00858 \textcolor{preprocessor}{                                                                                                (((\_\_INSTANCE\_\_)-\/>SR3 \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00871}00871 \textcolor{preprocessor}{\#define \_\_FSMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_, \_\_BANK\_\_, \_\_FLAG\_\_)  (((\_\_BANK\_\_) == FSMC\_NAND\_BANK2)? ((\_\_INSTANCE\_\_)-\/>SR2 \&= \string~(\_\_FLAG\_\_)): \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00872}00872 \textcolor{preprocessor}{                                                                                                  ((\_\_INSTANCE\_\_)-\/>SR3 \&= \string~(\_\_FLAG\_\_))) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00883}00883 \textcolor{preprocessor}{\#define \_\_FSMC\_PCCARD\_ENABLE\_IT(\_\_INSTANCE\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SR4 |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00884}00884 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00895}00895 \textcolor{preprocessor}{\#define \_\_FSMC\_PCCARD\_DISABLE\_IT(\_\_INSTANCE\_\_, \_\_INTERRUPT\_\_)  ((\_\_INSTANCE\_\_)-\/>SR4 \&= \string~(\_\_INTERRUPT\_\_)) }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00896}00896 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00908}00908 \textcolor{preprocessor}{\#define \_\_FSMC\_PCCARD\_GET\_FLAG(\_\_INSTANCE\_\_, \_\_FLAG\_\_)  (((\_\_INSTANCE\_\_)-\/>SR4 \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00909}00909 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00921}00921 \textcolor{preprocessor}{\#define \_\_FSMC\_PCCARD\_CLEAR\_FLAG(\_\_INSTANCE\_\_, \_\_FLAG\_\_)  ((\_\_INSTANCE\_\_)-\/>SR4 \&= \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00922}00922 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00927}00927 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00928}00928 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00929}00929 \textcolor{comment}{/* FSMC\_NORSRAM Controller functions ******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00930}00930 \textcolor{comment}{/* Initialization/de-\/initialization functions */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00931}00931 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NORSRAM\_Init(FSMC\_NORSRAM\_TypeDef *Device, FSMC\_NORSRAM\_InitTypeDef *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00932}00932 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NORSRAM\_Timing\_Init(FSMC\_NORSRAM\_TypeDef *Device, FSMC\_NORSRAM\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00933}00933 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NORSRAM\_Extended\_Timing\_Init(FSMC\_NORSRAM\_EXTENDED\_TypeDef *Device, FSMC\_NORSRAM\_TimingTypeDef *Timing, uint32\_t Bank, uint32\_t ExtendedMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00934}00934 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NORSRAM\_DeInit(FSMC\_NORSRAM\_TypeDef *Device, FSMC\_NORSRAM\_EXTENDED\_TypeDef *ExDevice, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00935}00935 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00936}00936 \textcolor{comment}{/* FSMC\_NORSRAM Control functions */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00937}00937 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NORSRAM\_WriteOperation\_Enable(FSMC\_NORSRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00938}00938 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NORSRAM\_WriteOperation\_Disable(FSMC\_NORSRAM\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00939}00939 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00940}00940 \textcolor{comment}{/* FSMC\_NAND Controller functions *********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00941}00941 \textcolor{comment}{/* Initialization/de-\/initialization functions */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00942}00942 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_Init(FSMC\_NAND\_TypeDef *Device, FSMC\_NAND\_InitTypeDef *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00943}00943 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_CommonSpace\_Timing\_Init(FSMC\_NAND\_TypeDef *Device, FSMC\_NAND\_PCC\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00944}00944 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_AttributeSpace\_Timing\_Init(FSMC\_NAND\_TypeDef *Device, FSMC\_NAND\_PCC\_TimingTypeDef *Timing, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00945}00945 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_DeInit(FSMC\_NAND\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00946}00946 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00947}00947 \textcolor{comment}{/* FSMC\_NAND Control functions */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00948}00948 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_ECC\_Enable(FSMC\_NAND\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00949}00949 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_ECC\_Disable(FSMC\_NAND\_TypeDef *Device, uint32\_t Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00950}00950 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_NAND\_GetECC(FSMC\_NAND\_TypeDef *Device, uint32\_t *ECCval, uint32\_t Bank, uint32\_t Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00951}00951 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00952}00952 \textcolor{comment}{/* FSMC\_PCCARD Controller functions *******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00953}00953 \textcolor{comment}{/* Initialization/de-\/initialization functions */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00954}00954 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_PCCARD\_Init(FSMC\_PCCARD\_TypeDef *Device, FSMC\_PCCARD\_InitTypeDef *Init);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00955}00955 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_PCCARD\_CommonSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef *Device, FSMC\_NAND\_PCC\_TimingTypeDef *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00956}00956 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_PCCARD\_AttributeSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef *Device, FSMC\_NAND\_PCC\_TimingTypeDef *Timing);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00957}00957 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_PCCARD\_IOSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef *Device, FSMC\_NAND\_PCC\_TimingTypeDef *Timing); }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00958}00958 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}  FSMC\_PCCARD\_DeInit(FSMC\_PCCARD\_TypeDef *Device);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00959}00959 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00960}00960 \textcolor{comment}{/* FSMC APIs, macros and typedefs redefinition */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00961}00961 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_TypeDef                   FSMC\_NORSRAM\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00962}00962 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_EXTENDED\_TypeDef          FSMC\_NORSRAM\_EXTENDED\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00963}00963 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_InitTypeDef               FSMC\_NORSRAM\_InitTypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00964}00964 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_TimingTypeDef             FSMC\_NORSRAM\_TimingTypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00965}00965 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00966}00966 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_Init                      FSMC\_NORSRAM\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00967}00967 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_Timing\_Init               FSMC\_NORSRAM\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00968}00968 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_Extended\_Timing\_Init      FSMC\_NORSRAM\_Extended\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00969}00969 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_DeInit                    FSMC\_NORSRAM\_DeInit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00970}00970 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_WriteOperation\_Enable     FSMC\_NORSRAM\_WriteOperation\_Enable}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00971}00971 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_WriteOperation\_Disable    FSMC\_NORSRAM\_WriteOperation\_Disable}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00972}00972 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00973}00973 \textcolor{preprocessor}{\#define \_\_FMC\_NORSRAM\_ENABLE                  \_\_FSMC\_NORSRAM\_ENABLE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00974}00974 \textcolor{preprocessor}{\#define \_\_FMC\_NORSRAM\_DISABLE                 \_\_FSMC\_NORSRAM\_DISABLE }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00975}00975 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00976}00976 \textcolor{preprocessor}{\#define FMC\_NAND\_InitTypeDef                  FSMC\_NAND\_InitTypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00977}00977 \textcolor{preprocessor}{\#define FMC\_PCCARD\_InitTypeDef                FSMC\_PCCARD\_InitTypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00978}00978 \textcolor{preprocessor}{\#define FMC\_NAND\_PCC\_TimingTypeDef            FSMC\_NAND\_PCC\_TimingTypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00979}00979 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00980}00980 \textcolor{preprocessor}{\#define FMC\_NAND\_Init                         FSMC\_NAND\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00981}00981 \textcolor{preprocessor}{\#define FMC\_NAND\_CommonSpace\_Timing\_Init      FSMC\_NAND\_CommonSpace\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00982}00982 \textcolor{preprocessor}{\#define FMC\_NAND\_AttributeSpace\_Timing\_Init   FSMC\_NAND\_AttributeSpace\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00983}00983 \textcolor{preprocessor}{\#define FMC\_NAND\_DeInit                       FSMC\_NAND\_DeInit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00984}00984 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_Enable                   FSMC\_NAND\_ECC\_Enable}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00985}00985 \textcolor{preprocessor}{\#define FMC\_NAND\_ECC\_Disable                  FSMC\_NAND\_ECC\_Disable}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00986}00986 \textcolor{preprocessor}{\#define FMC\_NAND\_GetECC                       FSMC\_NAND\_GetECC}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00987}00987 \textcolor{preprocessor}{\#define FMC\_PCCARD\_Init                       FSMC\_PCCARD\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00988}00988 \textcolor{preprocessor}{\#define FMC\_PCCARD\_CommonSpace\_Timing\_Init    FSMC\_PCCARD\_CommonSpace\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00989}00989 \textcolor{preprocessor}{\#define FMC\_PCCARD\_AttributeSpace\_Timing\_Init FSMC\_PCCARD\_AttributeSpace\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00990}00990 \textcolor{preprocessor}{\#define FMC\_PCCARD\_IOSpace\_Timing\_Init        FSMC\_PCCARD\_IOSpace\_Timing\_Init}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00991}00991 \textcolor{preprocessor}{\#define FMC\_PCCARD\_DeInit                     FSMC\_PCCARD\_DeInit}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00992}00992 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00993}00993 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_ENABLE                     \_\_FSMC\_NAND\_ENABLE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00994}00994 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_DISABLE                    \_\_FSMC\_NAND\_DISABLE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00995}00995 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_ENABLE                   \_\_FSMC\_PCCARD\_ENABLE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00996}00996 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_DISABLE                  \_\_FSMC\_PCCARD\_DISABLE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00997}00997 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_ENABLE\_IT                  \_\_FSMC\_NAND\_ENABLE\_IT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00998}00998 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_DISABLE\_IT                 \_\_FSMC\_NAND\_DISABLE\_IT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l00999}00999 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_GET\_FLAG                   \_\_FSMC\_NAND\_GET\_FLAG}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01000}01000 \textcolor{preprocessor}{\#define \_\_FMC\_NAND\_CLEAR\_FLAG                 \_\_FSMC\_NAND\_CLEAR\_FLAG}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01001}01001 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_ENABLE\_IT                \_\_FSMC\_PCCARD\_ENABLE\_IT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01002}01002 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_DISABLE\_IT               \_\_FSMC\_PCCARD\_DISABLE\_IT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01003}01003 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_GET\_FLAG                 \_\_FSMC\_PCCARD\_GET\_FLAG}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01004}01004 \textcolor{preprocessor}{\#define \_\_FMC\_PCCARD\_CLEAR\_FLAG               \_\_FSMC\_PCCARD\_CLEAR\_FLAG}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01005}01005 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01006}01006 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_TypeDef                   FSMC\_NORSRAM\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01007}01007 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_EXTENDED\_TypeDef          FSMC\_NORSRAM\_EXTENDED\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01008}01008 \textcolor{preprocessor}{\#define FMC\_NAND\_TypeDef                      FSMC\_NAND\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01009}01009 \textcolor{preprocessor}{\#define FMC\_PCCARD\_TypeDef                    FSMC\_PCCARD\_TypeDef}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01010}01010 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01011}01011 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_DEVICE                    FSMC\_NORSRAM\_DEVICE            }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01012}01012 \textcolor{preprocessor}{\#define FMC\_NORSRAM\_EXTENDED\_DEVICE           FSMC\_NORSRAM\_EXTENDED\_DEVICE   }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01013}01013 \textcolor{preprocessor}{\#define FMC\_NAND\_DEVICE                       FSMC\_NAND\_DEVICE             }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01014}01014 \textcolor{preprocessor}{\#define FMC\_PCCARD\_DEVICE                     FSMC\_PCCARD\_DEVICE }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01015}01015 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01016}01016 \textcolor{preprocessor}{\#define FMC\_NAND\_BANK2                        FSMC\_NAND\_BANK2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01017}01017 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01018}01018 \textcolor{preprocessor}{\#define FMC\_IT\_RISING\_EDGE                    FSMC\_IT\_RISING\_EDGE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01019}01019 \textcolor{preprocessor}{\#define FMC\_IT\_LEVEL                          FSMC\_IT\_LEVEL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01020}01020 \textcolor{preprocessor}{\#define FMC\_IT\_FALLING\_EDGE                   FSMC\_IT\_FALLING\_EDGE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01021}01021 \textcolor{preprocessor}{\#define FMC\_IT\_REFRESH\_ERROR                  FSMC\_IT\_REFRESH\_ERROR}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01022}01022 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01023}01023 \textcolor{preprocessor}{\#define FMC\_FLAG\_RISING\_EDGE                  FSMC\_FLAG\_RISING\_EDGE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01024}01024 \textcolor{preprocessor}{\#define FMC\_FLAG\_LEVEL                        FSMC\_FLAG\_LEVEL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01025}01025 \textcolor{preprocessor}{\#define FMC\_FLAG\_FALLING\_EDGE                 FSMC\_FLAG\_FALLING\_EDGE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01026}01026 \textcolor{preprocessor}{\#define FMC\_FLAG\_FEMPT                        FSMC\_FLAG\_FEMPT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01027}01027 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01028}01028 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01029}01029 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01038}01038 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01039}01039 \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01040}01040 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01041}01041 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01042}01042 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_LL\_FSMC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01043}01043 }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fsmc_8h_source_l01044}01044 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
