ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_ADC1_Init,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	MX_ADC1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_ADC1_Init:
  28              	.LFB242:
  29              		.file 1 "Core/Src/adc.c"
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** ADC_HandleTypeDef hadc2;
  29:Core/Src/adc.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 2


  30:Core/Src/adc.c **** /* ADC1 init function */
  31:Core/Src/adc.c **** void MX_ADC1_Init(void)
  32:Core/Src/adc.c **** {
  30              		.loc 1 32 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  34              		.loc 1 38 3 view .LVU1
  32:Core/Src/adc.c **** 
  35              		.loc 1 32 1 is_stmt 0 view .LVU2
  36 0000 00B5     		push	{lr}
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  43:Core/Src/adc.c **** 
  44:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  45:Core/Src/adc.c ****   */
  46:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  48:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  50:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  51:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  53:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  39              		.loc 1 53 31 view .LVU3
  40 0002 9FED1B7B 		vldr.64	d7, .L14	@ int
  46:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  41              		.loc 1 46 18 view .LVU4
  42 0006 1E48     		ldr	r0, .L14+16
  43 0008 1E49     		ldr	r1, .L14+20
  47:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  44              		.loc 1 47 29 view .LVU5
  45 000a 4FF48032 		mov	r2, #65536
  38:Core/Src/adc.c **** 
  46              		.loc 1 38 26 view .LVU6
  47 000e 0023     		movs	r3, #0
  32:Core/Src/adc.c **** 
  48              		.loc 1 32 1 view .LVU7
  49 0010 85B0     		sub	sp, sp, #20
  50              		.cfi_def_cfa_offset 24
  47:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  51              		.loc 1 47 29 view .LVU8
  52 0012 C0E90012 		strd	r1, r2, [r0]
  53              		.loc 1 53 31 view .LVU9
  54 0016 80ED0A7B 		vstr.64	d7, [r0, #40]	@ int
  54:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  55:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 3


  55              		.loc 1 55 30 view .LVU10
  56 001a 0122     		movs	r2, #1
  38:Core/Src/adc.c **** 
  57              		.loc 1 38 26 view .LVU11
  58 001c CDE90033 		strd	r3, r3, [sp]
  59 0020 CDE90233 		strd	r3, r3, [sp, #8]
  46:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  60              		.loc 1 46 3 is_stmt 1 view .LVU12
  48:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  61              		.loc 1 48 3 view .LVU13
  48:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  62              		.loc 1 48 25 is_stmt 0 view .LVU14
  63 0024 8360     		str	r3, [r0, #8]
  49:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  64              		.loc 1 49 3 is_stmt 1 view .LVU15
  49:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  65              		.loc 1 49 27 is_stmt 0 view .LVU16
  66 0026 0361     		str	r3, [r0, #16]
  50:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  67              		.loc 1 50 3 is_stmt 1 view .LVU17
  50:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  68              		.loc 1 50 33 is_stmt 0 view .LVU18
  69 0028 0376     		strb	r3, [r0, #24]
  51:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU19
  51:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  71              		.loc 1 51 36 is_stmt 0 view .LVU20
  72 002a 80F82030 		strb	r3, [r0, #32]
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  73              		.loc 1 52 3 is_stmt 1 view .LVU21
  53:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  74              		.loc 1 53 3 view .LVU22
  54:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  75              		.loc 1 54 3 view .LVU23
  54:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  76              		.loc 1 54 24 is_stmt 0 view .LVU24
  77 002e C360     		str	r3, [r0, #12]
  78              		.loc 1 55 3 is_stmt 1 view .LVU25
  79              		.loc 1 55 30 is_stmt 0 view .LVU26
  80 0030 C261     		str	r2, [r0, #28]
  56:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
  81              		.loc 1 56 3 is_stmt 1 view .LVU27
  82              		.loc 1 56 36 is_stmt 0 view .LVU28
  83 0032 80F83030 		strb	r3, [r0, #48]
  57:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  84              		.loc 1 57 3 is_stmt 1 view .LVU29
  85              		.loc 1 57 27 is_stmt 0 view .LVU30
  86 0036 4261     		str	r2, [r0, #20]
  58:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  87              		.loc 1 58 3 is_stmt 1 view .LVU31
  88              		.loc 1 58 7 is_stmt 0 view .LVU32
  89 0038 FFF7FEFF 		bl	HAL_ADC_Init
  90              	.LVL0:
  91              		.loc 1 58 6 view .LVU33
  92 003c 68B9     		cbnz	r0, .L12
  93              	.L2:
  59:Core/Src/adc.c ****   {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 4


  60:Core/Src/adc.c ****     Error_Handler();
  61:Core/Src/adc.c ****   }
  62:Core/Src/adc.c **** 
  63:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  64:Core/Src/adc.c ****   */
  65:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_11;
  94              		.loc 1 65 3 is_stmt 1 view .LVU34
  66:Core/Src/adc.c ****   sConfig.Rank = 1;
  95              		.loc 1 66 3 view .LVU35
  65:Core/Src/adc.c ****   sConfig.Rank = 1;
  96              		.loc 1 65 19 is_stmt 0 view .LVU36
  97 003e 9FED0E7B 		vldr.64	d7, .L14+8	@ int
  67:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  98              		.loc 1 67 24 view .LVU37
  99 0042 0023     		movs	r3, #0
  68:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 100              		.loc 1 68 7 view .LVU38
 101 0044 0E48     		ldr	r0, .L14+16
  67:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 102              		.loc 1 67 24 view .LVU39
 103 0046 0293     		str	r3, [sp, #8]
 104              		.loc 1 68 7 view .LVU40
 105 0048 6946     		mov	r1, sp
  65:Core/Src/adc.c ****   sConfig.Rank = 1;
 106              		.loc 1 65 19 view .LVU41
 107 004a 8DED007B 		vstr.64	d7, [sp]	@ int
  67:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 108              		.loc 1 67 3 is_stmt 1 view .LVU42
 109              		.loc 1 68 3 view .LVU43
 110              		.loc 1 68 7 is_stmt 0 view .LVU44
 111 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 112              	.LVL1:
 113              		.loc 1 68 6 view .LVU45
 114 0052 28B9     		cbnz	r0, .L13
  69:Core/Src/adc.c ****   {
  70:Core/Src/adc.c ****     Error_Handler();
  71:Core/Src/adc.c ****   }
  72:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  73:Core/Src/adc.c **** 
  74:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  75:Core/Src/adc.c **** 
  76:Core/Src/adc.c **** }
 115              		.loc 1 76 1 view .LVU46
 116 0054 05B0     		add	sp, sp, #20
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 0056 5DF804FB 		ldr	pc, [sp], #4
 121              	.L12:
 122              		.cfi_restore_state
  60:Core/Src/adc.c ****   }
 123              		.loc 1 60 5 is_stmt 1 view .LVU47
 124 005a FFF7FEFF 		bl	Error_Handler
 125              	.LVL2:
 126 005e EEE7     		b	.L2
 127              	.L13:
  70:Core/Src/adc.c ****   }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 5


 128              		.loc 1 70 5 view .LVU48
 129 0060 FFF7FEFF 		bl	Error_Handler
 130              	.LVL3:
 131              		.loc 1 76 1 is_stmt 0 view .LVU49
 132 0064 05B0     		add	sp, sp, #20
 133              		.cfi_def_cfa_offset 4
 134              		@ sp needed
 135 0066 5DF804FB 		ldr	pc, [sp], #4
 136              	.L15:
 137 006a 00BFAFF3 		.align	3
 137      0080
 138              	.L14:
 139 0070 0100000F 		.word	251658241
 140 0074 00000000 		.word	0
 141 0078 0B000000 		.word	11
 142 007c 01000000 		.word	1
 143 0080 00000000 		.word	.LANCHOR0
 144 0084 00200140 		.word	1073815552
 145              		.cfi_endproc
 146              	.LFE242:
 148              		.section	.text.MX_ADC2_Init,"ax",%progbits
 149              		.align	1
 150              		.p2align 2,,3
 151              		.global	MX_ADC2_Init
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	MX_ADC2_Init:
 157              	.LFB243:
  77:Core/Src/adc.c **** 
  78:Core/Src/adc.c **** /* ADC2 init function */
  79:Core/Src/adc.c **** void MX_ADC2_Init(void)
  80:Core/Src/adc.c **** {
 158              		.loc 1 80 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 16
 161              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 0 */
  83:Core/Src/adc.c **** 
  84:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 0 */
  85:Core/Src/adc.c **** 
  86:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 162              		.loc 1 86 3 view .LVU51
  80:Core/Src/adc.c **** 
 163              		.loc 1 80 1 is_stmt 0 view .LVU52
 164 0000 00B5     		push	{lr}
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
  87:Core/Src/adc.c **** 
  88:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 1 */
  89:Core/Src/adc.c **** 
  90:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 1 */
  91:Core/Src/adc.c **** 
  92:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  93:Core/Src/adc.c ****   */
  94:Core/Src/adc.c ****   hadc2.Instance = ADC2;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 6


  95:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  96:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  97:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
  98:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
  99:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 100:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 101:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 167              		.loc 1 101 31 view .LVU53
 168 0002 9FED1B7B 		vldr.64	d7, .L28	@ int
  94:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 169              		.loc 1 94 18 view .LVU54
 170 0006 1E48     		ldr	r0, .L28+16
 171 0008 1E49     		ldr	r1, .L28+20
  95:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 172              		.loc 1 95 29 view .LVU55
 173 000a 4FF48032 		mov	r2, #65536
  86:Core/Src/adc.c **** 
 174              		.loc 1 86 26 view .LVU56
 175 000e 0023     		movs	r3, #0
  80:Core/Src/adc.c **** 
 176              		.loc 1 80 1 view .LVU57
 177 0010 85B0     		sub	sp, sp, #20
 178              		.cfi_def_cfa_offset 24
  95:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 179              		.loc 1 95 29 view .LVU58
 180 0012 C0E90012 		strd	r1, r2, [r0]
 181              		.loc 1 101 31 view .LVU59
 182 0016 80ED0A7B 		vstr.64	d7, [r0, #40]	@ int
 102:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 103:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 183              		.loc 1 103 30 view .LVU60
 184 001a 0122     		movs	r2, #1
  86:Core/Src/adc.c **** 
 185              		.loc 1 86 26 view .LVU61
 186 001c CDE90033 		strd	r3, r3, [sp]
 187 0020 CDE90233 		strd	r3, r3, [sp, #8]
  94:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 188              		.loc 1 94 3 is_stmt 1 view .LVU62
  96:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
 189              		.loc 1 96 3 view .LVU63
  96:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
 190              		.loc 1 96 25 is_stmt 0 view .LVU64
 191 0024 8360     		str	r3, [r0, #8]
  97:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 192              		.loc 1 97 3 is_stmt 1 view .LVU65
  97:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 193              		.loc 1 97 27 is_stmt 0 view .LVU66
 194 0026 0361     		str	r3, [r0, #16]
  98:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 195              		.loc 1 98 3 is_stmt 1 view .LVU67
  98:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 196              		.loc 1 98 33 is_stmt 0 view .LVU68
 197 0028 0376     		strb	r3, [r0, #24]
  99:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 198              		.loc 1 99 3 is_stmt 1 view .LVU69
  99:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 199              		.loc 1 99 36 is_stmt 0 view .LVU70
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 7


 200 002a 80F82030 		strb	r3, [r0, #32]
 100:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 201              		.loc 1 100 3 is_stmt 1 view .LVU71
 101:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 202              		.loc 1 101 3 view .LVU72
 102:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 203              		.loc 1 102 3 view .LVU73
 102:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 204              		.loc 1 102 24 is_stmt 0 view .LVU74
 205 002e C360     		str	r3, [r0, #12]
 206              		.loc 1 103 3 is_stmt 1 view .LVU75
 207              		.loc 1 103 30 is_stmt 0 view .LVU76
 208 0030 C261     		str	r2, [r0, #28]
 104:Core/Src/adc.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 209              		.loc 1 104 3 is_stmt 1 view .LVU77
 210              		.loc 1 104 36 is_stmt 0 view .LVU78
 211 0032 80F83030 		strb	r3, [r0, #48]
 105:Core/Src/adc.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 212              		.loc 1 105 3 is_stmt 1 view .LVU79
 213              		.loc 1 105 27 is_stmt 0 view .LVU80
 214 0036 4261     		str	r2, [r0, #20]
 106:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 215              		.loc 1 106 3 is_stmt 1 view .LVU81
 216              		.loc 1 106 7 is_stmt 0 view .LVU82
 217 0038 FFF7FEFF 		bl	HAL_ADC_Init
 218              	.LVL4:
 219              		.loc 1 106 6 view .LVU83
 220 003c 68B9     		cbnz	r0, .L26
 221              	.L17:
 107:Core/Src/adc.c ****   {
 108:Core/Src/adc.c ****     Error_Handler();
 109:Core/Src/adc.c ****   }
 110:Core/Src/adc.c **** 
 111:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 112:Core/Src/adc.c ****   */
 113:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_12;
 222              		.loc 1 113 3 is_stmt 1 view .LVU84
 114:Core/Src/adc.c ****   sConfig.Rank = 1;
 223              		.loc 1 114 3 view .LVU85
 113:Core/Src/adc.c ****   sConfig.Rank = 1;
 224              		.loc 1 113 19 is_stmt 0 view .LVU86
 225 003e 9FED0E7B 		vldr.64	d7, .L28+8	@ int
 115:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 226              		.loc 1 115 24 view .LVU87
 227 0042 0023     		movs	r3, #0
 116:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 228              		.loc 1 116 7 view .LVU88
 229 0044 0E48     		ldr	r0, .L28+16
 115:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 230              		.loc 1 115 24 view .LVU89
 231 0046 0293     		str	r3, [sp, #8]
 232              		.loc 1 116 7 view .LVU90
 233 0048 6946     		mov	r1, sp
 113:Core/Src/adc.c ****   sConfig.Rank = 1;
 234              		.loc 1 113 19 view .LVU91
 235 004a 8DED007B 		vstr.64	d7, [sp]	@ int
 115:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 8


 236              		.loc 1 115 3 is_stmt 1 view .LVU92
 237              		.loc 1 116 3 view .LVU93
 238              		.loc 1 116 7 is_stmt 0 view .LVU94
 239 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 240              	.LVL5:
 241              		.loc 1 116 6 view .LVU95
 242 0052 28B9     		cbnz	r0, .L27
 117:Core/Src/adc.c ****   {
 118:Core/Src/adc.c ****     Error_Handler();
 119:Core/Src/adc.c ****   }
 120:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 121:Core/Src/adc.c **** 
 122:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 2 */
 123:Core/Src/adc.c **** 
 124:Core/Src/adc.c **** }
 243              		.loc 1 124 1 view .LVU96
 244 0054 05B0     		add	sp, sp, #20
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 4
 247              		@ sp needed
 248 0056 5DF804FB 		ldr	pc, [sp], #4
 249              	.L26:
 250              		.cfi_restore_state
 108:Core/Src/adc.c ****   }
 251              		.loc 1 108 5 is_stmt 1 view .LVU97
 252 005a FFF7FEFF 		bl	Error_Handler
 253              	.LVL6:
 254 005e EEE7     		b	.L17
 255              	.L27:
 118:Core/Src/adc.c ****   }
 256              		.loc 1 118 5 view .LVU98
 257 0060 FFF7FEFF 		bl	Error_Handler
 258              	.LVL7:
 259              		.loc 1 124 1 is_stmt 0 view .LVU99
 260 0064 05B0     		add	sp, sp, #20
 261              		.cfi_def_cfa_offset 4
 262              		@ sp needed
 263 0066 5DF804FB 		ldr	pc, [sp], #4
 264              	.L29:
 265 006a 00BFAFF3 		.align	3
 265      0080
 266              	.L28:
 267 0070 0100000F 		.word	251658241
 268 0074 00000000 		.word	0
 269 0078 0C000000 		.word	12
 270 007c 01000000 		.word	1
 271 0080 00000000 		.word	.LANCHOR1
 272 0084 00210140 		.word	1073815808
 273              		.cfi_endproc
 274              	.LFE243:
 276              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 277              		.align	1
 278              		.p2align 2,,3
 279              		.global	HAL_ADC_MspInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 9


 284              	HAL_ADC_MspInit:
 285              	.LVL8:
 286              	.LFB244:
 125:Core/Src/adc.c **** 
 126:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 127:Core/Src/adc.c **** {
 287              		.loc 1 127 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 40
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/adc.c **** 
 129:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 291              		.loc 1 129 3 view .LVU101
 127:Core/Src/adc.c **** 
 292              		.loc 1 127 1 is_stmt 0 view .LVU102
 293 0000 00B5     		push	{lr}
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 14, -4
 130:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 296              		.loc 1 130 15 view .LVU103
 297 0002 0268     		ldr	r2, [r0]
 298              		.loc 1 130 5 view .LVU104
 299 0004 2C49     		ldr	r1, .L36+16
 127:Core/Src/adc.c **** 
 300              		.loc 1 127 1 view .LVU105
 301 0006 8BB0     		sub	sp, sp, #44
 302              		.cfi_def_cfa_offset 48
 129:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 303              		.loc 1 129 20 view .LVU106
 304 0008 0023     		movs	r3, #0
 305              		.loc 1 130 5 view .LVU107
 306 000a 8A42     		cmp	r2, r1
 129:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 307              		.loc 1 129 20 view .LVU108
 308 000c CDE90433 		strd	r3, r3, [sp, #16]
 309 0010 CDE90633 		strd	r3, r3, [sp, #24]
 310 0014 0893     		str	r3, [sp, #32]
 311              		.loc 1 130 3 is_stmt 1 view .LVU109
 312              		.loc 1 130 5 is_stmt 0 view .LVU110
 313 0016 05D0     		beq	.L34
 131:Core/Src/adc.c ****   {
 132:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 133:Core/Src/adc.c **** 
 134:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 135:Core/Src/adc.c ****     /* ADC1 clock enable */
 136:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 137:Core/Src/adc.c **** 
 138:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 139:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 140:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 141:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 142:Core/Src/adc.c ****     */
 143:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 144:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 145:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 146:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 147:Core/Src/adc.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 10


 148:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 149:Core/Src/adc.c **** 
 150:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 151:Core/Src/adc.c ****   }
 152:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 314              		.loc 1 152 8 is_stmt 1 view .LVU111
 315              		.loc 1 152 10 is_stmt 0 view .LVU112
 316 0018 2849     		ldr	r1, .L36+20
 317 001a 8A42     		cmp	r2, r1
 318 001c 22D0     		beq	.L35
 153:Core/Src/adc.c ****   {
 154:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 155:Core/Src/adc.c **** 
 156:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 0 */
 157:Core/Src/adc.c ****     /* ADC2 clock enable */
 158:Core/Src/adc.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 159:Core/Src/adc.c **** 
 160:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 161:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 162:Core/Src/adc.c ****     PC2     ------> ADC2_IN12
 163:Core/Src/adc.c ****     */
 164:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 165:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 168:Core/Src/adc.c **** 
 169:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 170:Core/Src/adc.c **** 
 171:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 1 */
 172:Core/Src/adc.c ****   }
 173:Core/Src/adc.c **** }
 319              		.loc 1 173 1 view .LVU113
 320 001e 0BB0     		add	sp, sp, #44
 321              		.cfi_remember_state
 322              		.cfi_def_cfa_offset 4
 323              		@ sp needed
 324 0020 5DF804FB 		ldr	pc, [sp], #4
 325              	.L34:
 326              		.cfi_restore_state
 136:Core/Src/adc.c **** 
 327              		.loc 1 136 5 is_stmt 1 view .LVU114
 328              	.LBB2:
 136:Core/Src/adc.c **** 
 329              		.loc 1 136 5 view .LVU115
 330 0024 264A     		ldr	r2, .L36+24
 331 0026 0093     		str	r3, [sp]
 136:Core/Src/adc.c **** 
 332              		.loc 1 136 5 view .LVU116
 333 0028 506C     		ldr	r0, [r2, #68]
 334              	.LVL9:
 136:Core/Src/adc.c **** 
 335              		.loc 1 136 5 is_stmt 0 view .LVU117
 336 002a 40F48070 		orr	r0, r0, #256
 337 002e 5064     		str	r0, [r2, #68]
 136:Core/Src/adc.c **** 
 338              		.loc 1 136 5 is_stmt 1 view .LVU118
 339 0030 506C     		ldr	r0, [r2, #68]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 11


 340 0032 00F48070 		and	r0, r0, #256
 341 0036 0090     		str	r0, [sp]
 136:Core/Src/adc.c **** 
 342              		.loc 1 136 5 view .LVU119
 343 0038 0098     		ldr	r0, [sp]
 344              	.LBE2:
 136:Core/Src/adc.c **** 
 345              		.loc 1 136 5 view .LVU120
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 346              		.loc 1 138 5 view .LVU121
 347              	.LBB3:
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 348              		.loc 1 138 5 view .LVU122
 349 003a 0193     		str	r3, [sp, #4]
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 350              		.loc 1 138 5 view .LVU123
 351 003c 136B     		ldr	r3, [r2, #48]
 352              	.LBE3:
 146:Core/Src/adc.c **** 
 353              		.loc 1 146 5 is_stmt 0 view .LVU124
 354 003e 2148     		ldr	r0, .L36+28
 355              	.LBB4:
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 356              		.loc 1 138 5 view .LVU125
 357 0040 43F00403 		orr	r3, r3, #4
 358 0044 1363     		str	r3, [r2, #48]
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 359              		.loc 1 138 5 is_stmt 1 view .LVU126
 360 0046 136B     		ldr	r3, [r2, #48]
 361              	.LBE4:
 143:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 362              		.loc 1 143 25 is_stmt 0 view .LVU127
 363 0048 9FED177B 		vldr.64	d7, .L36	@ int
 364              	.LBB5:
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 365              		.loc 1 138 5 view .LVU128
 366 004c 03F00403 		and	r3, r3, #4
 367 0050 0193     		str	r3, [sp, #4]
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 368              		.loc 1 138 5 is_stmt 1 view .LVU129
 369              	.LBE5:
 146:Core/Src/adc.c **** 
 370              		.loc 1 146 5 is_stmt 0 view .LVU130
 371 0052 04A9     		add	r1, sp, #16
 143:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 372              		.loc 1 143 25 view .LVU131
 373 0054 8DED047B 		vstr.64	d7, [sp, #16]	@ int
 374              	.LBB6:
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 375              		.loc 1 138 5 view .LVU132
 376 0058 019B     		ldr	r3, [sp, #4]
 377              	.LBE6:
 138:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 378              		.loc 1 138 5 is_stmt 1 view .LVU133
 143:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 379              		.loc 1 143 5 view .LVU134
 144:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 12


 380              		.loc 1 144 5 view .LVU135
 145:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 381              		.loc 1 145 5 view .LVU136
 146:Core/Src/adc.c **** 
 382              		.loc 1 146 5 view .LVU137
 383 005a FFF7FEFF 		bl	HAL_GPIO_Init
 384              	.LVL10:
 385              		.loc 1 173 1 is_stmt 0 view .LVU138
 386 005e 0BB0     		add	sp, sp, #44
 387              		.cfi_remember_state
 388              		.cfi_def_cfa_offset 4
 389              		@ sp needed
 390 0060 5DF804FB 		ldr	pc, [sp], #4
 391              	.LVL11:
 392              	.L35:
 393              		.cfi_restore_state
 158:Core/Src/adc.c **** 
 394              		.loc 1 158 5 is_stmt 1 view .LVU139
 395              	.LBB7:
 158:Core/Src/adc.c **** 
 396              		.loc 1 158 5 view .LVU140
 397 0064 164A     		ldr	r2, .L36+24
 398 0066 0293     		str	r3, [sp, #8]
 158:Core/Src/adc.c **** 
 399              		.loc 1 158 5 view .LVU141
 400 0068 506C     		ldr	r0, [r2, #68]
 401              	.LVL12:
 158:Core/Src/adc.c **** 
 402              		.loc 1 158 5 is_stmt 0 view .LVU142
 403 006a 40F40070 		orr	r0, r0, #512
 404 006e 5064     		str	r0, [r2, #68]
 158:Core/Src/adc.c **** 
 405              		.loc 1 158 5 is_stmt 1 view .LVU143
 406 0070 506C     		ldr	r0, [r2, #68]
 407 0072 00F40070 		and	r0, r0, #512
 408 0076 0290     		str	r0, [sp, #8]
 158:Core/Src/adc.c **** 
 409              		.loc 1 158 5 view .LVU144
 410 0078 0298     		ldr	r0, [sp, #8]
 411              	.LBE7:
 158:Core/Src/adc.c **** 
 412              		.loc 1 158 5 view .LVU145
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 413              		.loc 1 160 5 view .LVU146
 414              	.LBB8:
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 415              		.loc 1 160 5 view .LVU147
 416 007a 0393     		str	r3, [sp, #12]
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 417              		.loc 1 160 5 view .LVU148
 418 007c 136B     		ldr	r3, [r2, #48]
 419              	.LBE8:
 167:Core/Src/adc.c **** 
 420              		.loc 1 167 5 is_stmt 0 view .LVU149
 421 007e 1148     		ldr	r0, .L36+28
 422              	.LBB9:
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 13


 423              		.loc 1 160 5 view .LVU150
 424 0080 43F00403 		orr	r3, r3, #4
 425 0084 1363     		str	r3, [r2, #48]
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 426              		.loc 1 160 5 is_stmt 1 view .LVU151
 427 0086 136B     		ldr	r3, [r2, #48]
 428              	.LBE9:
 164:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 429              		.loc 1 164 25 is_stmt 0 view .LVU152
 430 0088 9FED097B 		vldr.64	d7, .L36+8	@ int
 431              	.LBB10:
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 432              		.loc 1 160 5 view .LVU153
 433 008c 03F00403 		and	r3, r3, #4
 434 0090 0393     		str	r3, [sp, #12]
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 435              		.loc 1 160 5 is_stmt 1 view .LVU154
 436              	.LBE10:
 167:Core/Src/adc.c **** 
 437              		.loc 1 167 5 is_stmt 0 view .LVU155
 438 0092 04A9     		add	r1, sp, #16
 164:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 439              		.loc 1 164 25 view .LVU156
 440 0094 8DED047B 		vstr.64	d7, [sp, #16]	@ int
 441              	.LBB11:
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 442              		.loc 1 160 5 view .LVU157
 443 0098 039B     		ldr	r3, [sp, #12]
 444              	.LBE11:
 160:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 445              		.loc 1 160 5 is_stmt 1 view .LVU158
 164:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 446              		.loc 1 164 5 view .LVU159
 165:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 447              		.loc 1 165 5 view .LVU160
 166:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 448              		.loc 1 166 5 view .LVU161
 167:Core/Src/adc.c **** 
 449              		.loc 1 167 5 view .LVU162
 450 009a FFF7FEFF 		bl	HAL_GPIO_Init
 451              	.LVL13:
 452              		.loc 1 173 1 is_stmt 0 view .LVU163
 453 009e 0BB0     		add	sp, sp, #44
 454              		.cfi_def_cfa_offset 4
 455              		@ sp needed
 456 00a0 5DF804FB 		ldr	pc, [sp], #4
 457              	.L37:
 458 00a4 AFF30080 		.align	3
 459              	.L36:
 460 00a8 06000000 		.word	6
 461 00ac 03000000 		.word	3
 462 00b0 04000000 		.word	4
 463 00b4 03000000 		.word	3
 464 00b8 00200140 		.word	1073815552
 465 00bc 00210140 		.word	1073815808
 466 00c0 00380240 		.word	1073887232
 467 00c4 00080240 		.word	1073874944
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 14


 468              		.cfi_endproc
 469              	.LFE244:
 471              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 472              		.align	1
 473              		.p2align 2,,3
 474              		.global	HAL_ADC_MspDeInit
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 479              	HAL_ADC_MspDeInit:
 480              	.LVL14:
 481              	.LFB245:
 174:Core/Src/adc.c **** 
 175:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 176:Core/Src/adc.c **** {
 482              		.loc 1 176 1 is_stmt 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              		@ link register save eliminated.
 177:Core/Src/adc.c **** 
 178:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 487              		.loc 1 178 3 view .LVU165
 488              		.loc 1 178 5 is_stmt 0 view .LVU166
 489 0000 0D4A     		ldr	r2, .L43
 490              		.loc 1 178 15 view .LVU167
 491 0002 0368     		ldr	r3, [r0]
 492              		.loc 1 178 5 view .LVU168
 493 0004 9342     		cmp	r3, r2
 494 0006 03D0     		beq	.L41
 179:Core/Src/adc.c ****   {
 180:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 181:Core/Src/adc.c **** 
 182:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 183:Core/Src/adc.c ****     /* Peripheral clock disable */
 184:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 185:Core/Src/adc.c **** 
 186:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 187:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 188:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 189:Core/Src/adc.c ****     */
 190:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 191:Core/Src/adc.c **** 
 192:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 193:Core/Src/adc.c **** 
 194:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 195:Core/Src/adc.c ****   }
 196:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 495              		.loc 1 196 8 is_stmt 1 view .LVU169
 496              		.loc 1 196 10 is_stmt 0 view .LVU170
 497 0008 0C4A     		ldr	r2, .L43+4
 498 000a 9342     		cmp	r3, r2
 499 000c 0AD0     		beq	.L42
 197:Core/Src/adc.c ****   {
 198:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 199:Core/Src/adc.c **** 
 200:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 0 */
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 15


 201:Core/Src/adc.c ****     /* Peripheral clock disable */
 202:Core/Src/adc.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 203:Core/Src/adc.c **** 
 204:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 205:Core/Src/adc.c ****     PC2     ------> ADC2_IN12
 206:Core/Src/adc.c ****     */
 207:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2);
 208:Core/Src/adc.c **** 
 209:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 210:Core/Src/adc.c **** 
 211:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 212:Core/Src/adc.c ****   }
 213:Core/Src/adc.c **** }
 500              		.loc 1 213 1 view .LVU171
 501 000e 7047     		bx	lr
 502              	.L41:
 184:Core/Src/adc.c **** 
 503              		.loc 1 184 5 is_stmt 1 view .LVU172
 504 0010 02F58C32 		add	r2, r2, #71680
 190:Core/Src/adc.c **** 
 505              		.loc 1 190 5 is_stmt 0 view .LVU173
 506 0014 0A48     		ldr	r0, .L43+8
 507              	.LVL15:
 184:Core/Src/adc.c **** 
 508              		.loc 1 184 5 view .LVU174
 509 0016 536C     		ldr	r3, [r2, #68]
 510 0018 23F48073 		bic	r3, r3, #256
 190:Core/Src/adc.c **** 
 511              		.loc 1 190 5 view .LVU175
 512 001c 0621     		movs	r1, #6
 184:Core/Src/adc.c **** 
 513              		.loc 1 184 5 view .LVU176
 514 001e 5364     		str	r3, [r2, #68]
 190:Core/Src/adc.c **** 
 515              		.loc 1 190 5 is_stmt 1 view .LVU177
 516 0020 FFF7FEBF 		b	HAL_GPIO_DeInit
 517              	.LVL16:
 518              	.L42:
 202:Core/Src/adc.c **** 
 519              		.loc 1 202 5 view .LVU178
 520 0024 074A     		ldr	r2, .L43+12
 207:Core/Src/adc.c **** 
 521              		.loc 1 207 5 is_stmt 0 view .LVU179
 522 0026 0648     		ldr	r0, .L43+8
 523              	.LVL17:
 202:Core/Src/adc.c **** 
 524              		.loc 1 202 5 view .LVU180
 525 0028 536C     		ldr	r3, [r2, #68]
 526 002a 23F40073 		bic	r3, r3, #512
 207:Core/Src/adc.c **** 
 527              		.loc 1 207 5 view .LVU181
 528 002e 0421     		movs	r1, #4
 202:Core/Src/adc.c **** 
 529              		.loc 1 202 5 view .LVU182
 530 0030 5364     		str	r3, [r2, #68]
 207:Core/Src/adc.c **** 
 531              		.loc 1 207 5 is_stmt 1 view .LVU183
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 16


 532 0032 FFF7FEBF 		b	HAL_GPIO_DeInit
 533              	.LVL18:
 534              	.L44:
 535 0036 00BF     		.align	2
 536              	.L43:
 537 0038 00200140 		.word	1073815552
 538 003c 00210140 		.word	1073815808
 539 0040 00080240 		.word	1073874944
 540 0044 00380240 		.word	1073887232
 541              		.cfi_endproc
 542              	.LFE245:
 544              		.global	hadc2
 545              		.global	hadc1
 546              		.section	.bss.hadc1,"aw",%nobits
 547              		.align	3
 548              		.set	.LANCHOR0,. + 0
 551              	hadc1:
 552 0000 00000000 		.space	72
 552      00000000 
 552      00000000 
 552      00000000 
 552      00000000 
 553              		.section	.bss.hadc2,"aw",%nobits
 554              		.align	3
 555              		.set	.LANCHOR1,. + 0
 558              	hadc2:
 559 0000 00000000 		.space	72
 559      00000000 
 559      00000000 
 559      00000000 
 559      00000000 
 560              		.text
 561              	.Letext0:
 562              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 563              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 564              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 565              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 566              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 567              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 568              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 569              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 570              		.file 10 "Core/Inc/adc.h"
 571              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:20     .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:27     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:139    .text.MX_ADC1_Init:0000000000000070 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:149    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:156    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:267    .text.MX_ADC2_Init:0000000000000070 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:277    .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:284    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:460    .text.HAL_ADC_MspInit:00000000000000a8 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:472    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:479    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:537    .text.HAL_ADC_MspDeInit:0000000000000038 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:558    .bss.hadc2:0000000000000000 hadc2
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:551    .bss.hadc1:0000000000000000 hadc1
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:547    .bss.hadc1:0000000000000000 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccsrZiHK.s:554    .bss.hadc2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
