

================================================================
== Vivado HLS Report for 'copy_input_fmem2buff_6'
================================================================
* Date:           Sun Apr 28 16:02:28 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|       2|    no    |
        | + Loop 1.1  |    ?|    ?|         ?|          -|          -| 4 ~ 18 |    no    |
        |  ++ zds1    |    2|   33|         1|          1|          1| 2 ~ 33 |    yes   |
        |  ++ zds3    |   18|   18|         3|          1|          1|      17|    yes   |
        |  ++ zds4    |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |  ++ zds5    |   19|   19|         3|          1|          1|      18|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     650|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     369|    -|
|Register         |        -|      -|     342|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     342|    1019|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |base_addr1_d1_9_fu_598_p2          |     +    |      0|  0|  28|          21|          13|
    |base_addr1_d2_4_fu_622_p2          |     +    |      0|  0|  28|          21|           7|
    |base_addr1_fu_395_p2               |     +    |      0|  0|  28|          21|          21|
    |base_addr2_d1_3_fu_604_p2          |     +    |      0|  0|  28|          21|          13|
    |base_addr2_d2_3_fu_628_p2          |     +    |      0|  0|  28|          21|           7|
    |base_addr2_fu_421_p2               |     +    |      0|  0|  28|          21|          21|
    |i_14_fu_662_p2                     |     +    |      0|  0|  15|           6|           1|
    |i_15_fu_651_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_16_fu_639_p2                     |     +    |      0|  0|  15|           6|           1|
    |i_3_fu_616_p2                      |     +    |      0|  0|  15|           5|           1|
    |sum3_fu_583_p2                     |     +    |      0|  0|  40|          33|          33|
    |sum9_fu_555_p2                     |     +    |      0|  0|  40|          33|          33|
    |tmp1_fu_385_p2                     |     +    |      0|  0|  20|           8|          13|
    |tmp2_fu_401_p2                     |     +    |      0|  0|  27|          20|          20|
    |tmp3_fu_411_p2                     |     +    |      0|  0|  15|           8|           8|
    |tmp_68_fu_433_p2                   |     +    |      0|  0|  15|           5|           7|
    |tmp_70_fu_451_p2                   |     +    |      0|  0|  15|           1|           6|
    |tmp_71_fu_461_p2                   |     +    |      0|  0|  15|           2|           6|
    |tmp_72_fu_471_p2                   |     +    |      0|  0|  15|           2|           5|
    |tmp_77_fu_519_p2                   |     +    |      0|  0|  15|           7|           7|
    |tmp_81_fu_574_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp_83_fu_546_p2                   |     +    |      0|  0|  29|          22|          22|
    |tn_11_fu_498_p2                    |     +    |      0|  0|   9|           2|           1|
    |tr_4_fu_513_p2                     |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_645_p2                |   icmp   |      0|  0|  11|           5|           5|
    |exitcond2_fu_657_p2                |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_508_p2                |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_634_p2                |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_610_p2                 |   icmp   |      0|  0|  11|           5|           5|
    |tmp_67_fu_427_p2                   |   icmp   |      0|  0|  11|           7|           1|
    |tmp_74_fu_493_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_78_fu_524_p2                   |   icmp   |      0|  0|  11|           7|           1|
    |tmp_79_fu_530_p2                   |   icmp   |      0|  0|  11|           7|           8|
    |or_cond_fu_536_p2                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 650|         385|         326|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2              |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2              |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_inputs_ARREADY  |    9|          2|    1|          2|
    |base_addr1_d2_reg_244                |    9|          2|   21|         42|
    |base_addr1_d_reg_275                 |    9|          2|   21|         42|
    |base_addr2_d2_reg_254                |    9|          2|   21|         42|
    |base_addr2_d_reg_286                 |    9|          2|   21|         42|
    |i5_reg_330                           |    9|          2|    5|         10|
    |i6_reg_319                           |    9|          2|    6|         12|
    |i8_reg_308                           |    9|          2|    5|         10|
    |i_reg_341                            |    9|          2|    6|         12|
    |input_buffer_V_din                   |   21|          4|   16|         64|
    |inputs_blk_n_AR                      |    9|          2|    1|          2|
    |inputs_blk_n_R                       |    9|          2|    1|          2|
    |m_axi_inputs_ARADDR                  |   15|          3|   32|         96|
    |m_axi_inputs_ARLEN                   |   21|          4|   32|        128|
    |tn_reg_264                           |    9|          2|    2|          4|
    |tr_reg_297                           |    9|          2|    5|         10|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  369|         80|  203|        563|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_inputs_ARREADY  |   1|   0|    1|          0|
    |base_addr1_d2_reg_244                |  21|   0|   21|          0|
    |base_addr1_d_reg_275                 |  21|   0|   21|          0|
    |base_addr2_d2_reg_254                |  21|   0|   21|          0|
    |base_addr2_d_reg_286                 |  21|   0|   21|          0|
    |exitcond1_reg_799                    |   1|   0|    1|          0|
    |exitcond1_reg_799_pp2_iter1_reg      |   1|   0|    1|          0|
    |exitcond4_reg_790                    |   1|   0|    1|          0|
    |exitcond4_reg_790_pp1_iter1_reg      |   1|   0|    1|          0|
    |exitcond_reg_771                     |   1|   0|    1|          0|
    |exitcond_reg_771_pp0_iter1_reg       |   1|   0|    1|          0|
    |i5_reg_330                           |   5|   0|    5|          0|
    |i6_reg_319                           |   6|   0|    6|          0|
    |i8_reg_308                           |   5|   0|    5|          0|
    |i_reg_341                            |   6|   0|    6|          0|
    |inputs_addr_3_reg_749                |  32|   0|   32|          0|
    |inputs_addr_reg_755                  |  32|   0|   32|          0|
    |inputs_offset_cast_c_reg_696         |  20|   0|   22|          2|
    |or_cond_reg_745                      |   1|   0|    1|          0|
    |reg_352                              |  16|   0|   16|          0|
    |sext_cast_reg_722                    |  31|   0|   33|          2|
    |tmp_580_reg_687                      |   1|   0|    1|          0|
    |tmp_582_reg_712                      |   3|   0|    3|          0|
    |tmp_583_reg_808                      |  16|   0|   16|          0|
    |tmp_67_reg_683                       |   1|   0|    1|          0|
    |tmp_70_reg_691                       |   6|   0|    6|          0|
    |tmp_71_reg_702                       |   6|   0|    6|          0|
    |tmp_72_reg_707                       |   5|   0|    5|          0|
    |tmp_73_reg_717                       |   6|   0|   32|         26|
    |tn_11_reg_731                        |   2|   0|    2|          0|
    |tn_reg_264                           |   2|   0|    2|          0|
    |tr_4_reg_740                         |   5|   0|    5|          0|
    |tr_reg_297                           |   5|   0|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 342|   0|  372|         30|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | copy_input_fmem2buff.6 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | copy_input_fmem2buff.6 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | copy_input_fmem2buff.6 | return value |
|ap_done                | out |    1| ap_ctrl_hs | copy_input_fmem2buff.6 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | copy_input_fmem2buff.6 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | copy_input_fmem2buff.6 | return value |
|m_axi_inputs_AWVALID   | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWREADY   |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWADDR    | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWID      | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWLEN     | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWSIZE    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWBURST   | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWLOCK    | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWCACHE   | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWPROT    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWQOS     | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWREGION  | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWUSER    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WVALID    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WREADY    |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WDATA     | out |   16|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WSTRB     | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WLAST     | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WID       | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WUSER     | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARVALID   | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARREADY   |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARADDR    | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARID      | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARLEN     | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARSIZE    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARBURST   | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARLOCK    | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARCACHE   | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARPROT    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARQOS     | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARREGION  | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARUSER    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RVALID    |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RREADY    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RDATA     |  in |   16|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RLAST     |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RID       |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RUSER     |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RRESP     |  in |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BVALID    |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BREADY    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BRESP     |  in |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BID       |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BUSER     |  in |    1|    m_axi   |         inputs         |    pointer   |
|inputs_offset          |  in |   31|   ap_none  |      inputs_offset     |    scalar    |
|inputs_offset1         |  in |   20|   ap_none  |     inputs_offset1     |    scalar    |
|input_buffer_V_din     | out |   16|   ap_fifo  |     input_buffer_V     |    pointer   |
|input_buffer_V_full_n  |  in |    1|   ap_fifo  |     input_buffer_V     |    pointer   |
|input_buffer_V_write   | out |    1|   ap_fifo  |     input_buffer_V     |    pointer   |
|n                      |  in |    8|   ap_none  |            n           |    scalar    |
|r                      |  in |    7|   ap_none  |            r           |    scalar    |
|c                      |  in |    7|   ap_none  |            c           |    scalar    |
|nLoops                 |  in |    8|   ap_none  |         nLoops         |    scalar    |
|rLoops                 |  in |    7|   ap_none  |         rLoops         |    scalar    |
|cLoops                 |  in |    5|   ap_none  |         cLoops         |    scalar    |
|input_cntl_V_din       | out |    1|   ap_fifo  |      input_cntl_V      |    pointer   |
|input_cntl_V_full_n    |  in |    1|   ap_fifo  |      input_cntl_V      |    pointer   |
|input_cntl_V_write     | out |    1|   ap_fifo  |      input_cntl_V      |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 1, States = { 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_74)
3 --> 
	25  / (!exitcond3 & !or_cond & tmp_67)
	4  / (!exitcond3 & !or_cond & !tmp_67 & !tmp_580)
	15  / (!exitcond3 & !or_cond & !tmp_67 & tmp_580)
	35  / (!exitcond3 & or_cond)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	3  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	14  / (exitcond1)
	33  / (!exitcond1)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	36  / (exitcond2)
	35  / (!exitcond2)
36 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cLoops_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %cLoops)"   --->   Operation 37 'read' 'cLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rLoops_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %rLoops)"   --->   Operation 38 'read' 'rLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nLoops_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nLoops)"   --->   Operation 39 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %r)"   --->   Operation 41 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %n)"   --->   Operation 42 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %inputs_offset1)"   --->   Operation 43 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 44 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%c_cast2_cast = zext i7 %c_read to i8"   --->   Operation 47 'zext' 'c_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1048576, [6 x i8]* @p_str8, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %n_read, i12 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i20 %tmp to i21" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 51 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %r_read, i6 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_cast_165 = zext i13 %tmp_s to i20" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 53 'zext' 'tmp_cast_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.82ns)   --->   "%tmp1 = add i13 -64, %tmp_s" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 54 'add' 'tmp1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i13 %tmp1 to i21" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 55 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.89ns)   --->   "%base_addr1 = add i21 %tmp1_cast, %tmp_cast" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 56 'add' 'base_addr1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.89ns)   --->   "%tmp2 = add i20 %tmp, %tmp_cast_165" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 57 'add' 'tmp2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i20 %tmp2 to i21" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 58 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%tmp3 = add i8 -65, %c_cast2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 59 'add' 'tmp3' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i8 %tmp3 to i21" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 60 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.89ns)   --->   "%base_addr2 = add i21 %tmp3_cast, %tmp2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 61 'add' 'base_addr2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.81ns)   --->   "%tmp_67 = icmp eq i7 %c_read, 0" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 62 'icmp' 'tmp_67' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.77ns)   --->   "%tmp_68 = add i7 16, %c_read" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 63 'add' 'tmp_68' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tmp_68, i32 6)" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 64 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_69 = zext i5 %cLoops_read to i6"   --->   Operation 65 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%tmp_70 = add i6 1, %tmp_69" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 66 'add' 'tmp_70' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputs_offset_cast_c = zext i20 %inputs_offset1_read to i22" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 67 'zext' 'inputs_offset_cast_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%tmp_71 = add i6 2, %tmp_69" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 68 'add' 'tmp_71' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_581 = trunc i7 %rLoops_read to i5"   --->   Operation 69 'trunc' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%tmp_72 = add i5 2, %tmp_581" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 70 'add' 'tmp_72' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_582 = trunc i8 %nLoops_read to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 71 'trunc' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_73 = zext i6 %tmp_70 to i32" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 72 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_cast = zext i31 %inputs_offset_read to i33" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 73 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%base_addr1_d2 = phi i21 [ %base_addr1, %0 ], [ %base_addr1_d1_9, %11 ]"   --->   Operation 75 'phi' 'base_addr1_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%base_addr2_d2 = phi i21 [ %base_addr2, %0 ], [ %base_addr2_d1_3, %11 ]"   --->   Operation 76 'phi' 'base_addr2_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_11, %11 ]"   --->   Operation 77 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tn_cast_cast = zext i2 %tn to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 78 'zext' 'tn_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.58ns)   --->   "%tmp_74 = icmp slt i3 %tn_cast_cast, %tmp_582" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 79 'icmp' 'tmp_74' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%tn_11 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 80 'add' 'tn_11' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %2, label %12" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str209)" [mobile_net_hls_v1/conv.hpp:645]   --->   Operation 82 'specregionbegin' 'tmp_75' <Predicate = (tmp_74)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:646]   --->   Operation 83 'speclooptripcount' <Predicate = (tmp_74)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 84 'br' <Predicate = (tmp_74)> <Delay = 0.65>
ST_2 : Operation 85 [1/1] (1.83ns)   --->   "%full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:708]   --->   Operation 85 'nbwrite' 'full_n_i18_0' <Predicate = (!tmp_74)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:709]   --->   Operation 86 'ret' <Predicate = (!tmp_74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i21 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_4, %.loopexit46 ]"   --->   Operation 87 'phi' 'base_addr1_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%base_addr2_d = phi i21 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_3, %.loopexit46 ]"   --->   Operation 88 'phi' 'base_addr2_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tr = phi i5 [ 0, %2 ], [ %tr_4, %.loopexit46 ]"   --->   Operation 89 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tr_cast_cast = zext i5 %tr to i7" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 90 'zext' 'tr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.75ns)   --->   "%exitcond3 = icmp eq i5 %tr, %tmp_72" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 91 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%tr_4 = add i5 %tr, 1" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 92 'add' 'tr_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %11, label %4" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str210)" [mobile_net_hls_v1/conv.hpp:650]   --->   Operation 94 'specregionbegin' 'tmp_76' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:652]   --->   Operation 95 'speclooptripcount' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.77ns)   --->   "%tmp_77 = add i7 %tr_cast_cast, %r_read" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 96 'add' 'tmp_77' <Predicate = (!exitcond3)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.81ns)   --->   "%tmp_78 = icmp eq i7 %tmp_77, 0" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 97 'icmp' 'tmp_78' <Predicate = (!exitcond3)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.81ns)   --->   "%tmp_79 = icmp ugt i7 %tmp_77, -64" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 98 'icmp' 'tmp_79' <Predicate = (!exitcond3)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_78, %tmp_79" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 99 'or' 'or_cond' <Predicate = (!exitcond3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader45.preheader, label %6" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 100 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %.preheader44.0, label %8" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 101 'br' <Predicate = (!exitcond3 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_82 = sext i21 %base_addr2_d to i22" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 102 'sext' 'tmp_82' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.90ns)   --->   "%tmp_83 = add i22 %inputs_offset_cast_c, %tmp_82" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 103 'add' 'tmp_83' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_233_cast = sext i22 %tmp_83 to i33" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 104 'sext' 'tmp_233_cast' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.00ns)   --->   "%sum9 = add i33 %sext_cast, %tmp_233_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 105 'add' 'sum9' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sum9_cast = sext i33 %sum9 to i64" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 106 'sext' 'sum9_cast' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%inputs_addr_3 = getelementptr half* %inputs, i64 %sum9_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 107 'getelementptr' 'inputs_addr_3' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_580, label %.preheader41.preheader, label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 108 'br' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.63ns)   --->   "%full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:680]   --->   Operation 109 'nbwrite' 'full_n_i8_0_0' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_80 = sext i21 %base_addr1_d to i22" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 110 'sext' 'tmp_80' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.90ns)   --->   "%tmp_81 = add i22 %inputs_offset_cast_c, %tmp_80" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 111 'add' 'tmp_81' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_230_cast = sext i22 %tmp_81 to i33" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 112 'sext' 'tmp_230_cast' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.00ns)   --->   "%sum3 = add i33 %sext_cast, %tmp_230_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 113 'add' 'sum3' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sum3_cast = sext i33 %sum3 to i64" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 114 'sext' 'sum3_cast' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum3_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 115 'getelementptr' 'inputs_addr' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.65ns)   --->   "br label %.preheader45"   --->   Operation 116 'br' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.65>
ST_3 : Operation 117 [1/1] (0.90ns)   --->   "%base_addr1_d1_9 = add i21 %base_addr1_d2, 4096" [mobile_net_hls_v1/conv.hpp:705]   --->   Operation 117 'add' 'base_addr1_d1_9' <Predicate = (exitcond3)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.90ns)   --->   "%base_addr2_d1_3 = add i21 %base_addr2_d2, 4096" [mobile_net_hls_v1/conv.hpp:706]   --->   Operation 118 'add' 'base_addr2_d1_3' <Predicate = (exitcond3)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str209, i32 %tmp_75)" [mobile_net_hls_v1/conv.hpp:707]   --->   Operation 119 'specregionend' 'empty_170' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 120 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 121 [7/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 121 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 122 [6/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 122 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 123 [5/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 123 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 124 [4/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 124 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 125 [3/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 125 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 126 [2/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 126 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 127 [1/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 127 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 0.78>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%i8 = phi i5 [ %i_3, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 129 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %i8, -14" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 130 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 131 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.78ns)   --->   "%i_3 = add i5 %i8, 1" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 132 'add' 'i_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %10" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 134 [1/1] (3.67ns)   --->   "%tmp_585 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_3)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 134 'read' 'tmp_585' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.63>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 135 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 136 'specregionbegin' 'tmp_87' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:698]   --->   Operation 137 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.63ns)   --->   "%full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_585)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 138 'nbwrite' 'full_n_i16_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_87)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 139 'specregionend' 'empty_168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 140 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.63>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 141 'br' <Predicate = (!or_cond & !tmp_67 & !tmp_580)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.63ns)   --->   "%full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:693]   --->   Operation 142 'nbwrite' 'full_n_i14_0_0' <Predicate = (!or_cond & !tmp_67 & tmp_580)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!or_cond & !tmp_67 & tmp_580)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 144 'br' <Predicate = (!or_cond & !tmp_67)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 145 'br' <Predicate = (!or_cond & tmp_67)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 146 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.90ns)   --->   "%base_addr1_d2_4 = add i21 %base_addr1_d, 64" [mobile_net_hls_v1/conv.hpp:702]   --->   Operation 147 'add' 'base_addr1_d2_4' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.90ns)   --->   "%base_addr2_d2_3 = add i21 %base_addr2_d, 64" [mobile_net_hls_v1/conv.hpp:703]   --->   Operation 148 'add' 'base_addr2_d2_3' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str210, i32 %tmp_76)" [mobile_net_hls_v1/conv.hpp:704]   --->   Operation 149 'specregionend' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.67>
ST_15 : Operation 151 [7/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 151 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 3.67>
ST_16 : Operation 152 [6/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 152 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 3.67>
ST_17 : Operation 153 [5/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 153 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 3.67>
ST_18 : Operation 154 [4/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 154 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 3.67>
ST_19 : Operation 155 [3/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 155 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 3.67>
ST_20 : Operation 156 [2/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 156 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 3.67>
ST_21 : Operation 157 [1/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 157 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 158 [1/1] (0.65ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.65>

State 22 <SV = 10> <Delay = 0.78>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%i6 = phi i6 [ %i_16, %9 ], [ 0, %.preheader41.preheader ]"   --->   Operation 159 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %i6, %tmp_70" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 160 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.78ns)   --->   "%i_16 = add i6 %i6, 1" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 161 'add' 'i_16' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader39.0, label %9" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.67>
ST_23 : Operation 163 [1/1] (3.67ns)   --->   "%tmp_584 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_3)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 163 'read' 'tmp_584' <Predicate = (!exitcond4)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 1.63>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 164 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 165 'specregionbegin' 'tmp_86' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:688]   --->   Operation 166 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (1.63ns)   --->   "%full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_584)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 167 'nbwrite' 'full_n_i12_0' <Predicate = (!exitcond4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_86)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 168 'specregionend' 'empty_167' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 169 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.67>
ST_25 : Operation 170 [7/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 170 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 3.67>
ST_26 : Operation 171 [6/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 171 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 3.67>
ST_27 : Operation 172 [5/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 172 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 3.67>
ST_28 : Operation 173 [4/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 173 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 3.67>
ST_29 : Operation 174 [3/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 174 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 3.67>
ST_30 : Operation 175 [2/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 175 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 3.67>
ST_31 : Operation 176 [1/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 176 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 177 [1/1] (0.65ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.65>

State 32 <SV = 10> <Delay = 0.78>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_15, %7 ], [ 0, %.preheader44.0 ]"   --->   Operation 178 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.75ns)   --->   "%exitcond1 = icmp eq i5 %i5, -15" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 179 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 180 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.78ns)   --->   "%i_15 = add i5 %i5, 1" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 181 'add' 'i_15' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit43.loopexit, label %7" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 3.67>
ST_33 : Operation 183 [1/1] (3.67ns)   --->   "%tmp_583 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 183 'read' 'tmp_583' <Predicate = (!exitcond1)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 1.63>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 184 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 185 'specregionbegin' 'tmp_85' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:682]   --->   Operation 186 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (1.63ns)   --->   "%full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_583)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 187 'nbwrite' 'full_n_i10_0' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_85)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 188 'specregionend' 'empty_166' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 189 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 1.63>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_14, %5 ], [ 0, %.preheader45.preheader ]"   --->   Operation 190 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)"   --->   Operation 191 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.78ns)   --->   "%exitcond2 = icmp eq i6 %i, %tmp_71" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 192 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [1/1] (0.78ns)   --->   "%i_14 = add i6 %i, 1" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 193 'add' 'i_14' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit46.loopexit, label %5" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 195 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 196 'specregionbegin' 'tmp_84' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:656]   --->   Operation 197 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 198 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_84)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 199 'specregionend' 'empty' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader45" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 200 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cLoops_read            (read             ) [ 0000000000000000000000000000000000000]
rLoops_read            (read             ) [ 0000000000000000000000000000000000000]
nLoops_read            (read             ) [ 0000000000000000000000000000000000000]
c_read                 (read             ) [ 0000000000000000000000000000000000000]
r_read                 (read             ) [ 0011111111111111111111111111111111111]
n_read                 (read             ) [ 0000000000000000000000000000000000000]
inputs_offset1_read    (read             ) [ 0000000000000000000000000000000000000]
inputs_offset_read     (read             ) [ 0000000000000000000000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_46            (specinterface    ) [ 0000000000000000000000000000000000000]
c_cast2_cast           (zext             ) [ 0000000000000000000000000000000000000]
StgValue_48            (specmemcore      ) [ 0000000000000000000000000000000000000]
StgValue_49            (specinterface    ) [ 0000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast_165           (zext             ) [ 0000000000000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000000000000]
tmp1_cast              (sext             ) [ 0000000000000000000000000000000000000]
base_addr1             (add              ) [ 0111111111111111111111111111111111111]
tmp2                   (add              ) [ 0000000000000000000000000000000000000]
tmp2_cast              (zext             ) [ 0000000000000000000000000000000000000]
tmp3                   (add              ) [ 0000000000000000000000000000000000000]
tmp3_cast              (sext             ) [ 0000000000000000000000000000000000000]
base_addr2             (add              ) [ 0111111111111111111111111111111111111]
tmp_67                 (icmp             ) [ 0011111111111111111111111111111111111]
tmp_68                 (add              ) [ 0000000000000000000000000000000000000]
tmp_580                (bitselect        ) [ 0011111111111111111111111111111111111]
tmp_69                 (zext             ) [ 0000000000000000000000000000000000000]
tmp_70                 (add              ) [ 0011111111111111111111111111111111111]
inputs_offset_cast_c   (zext             ) [ 0011111111111111111111111111111111111]
tmp_71                 (add              ) [ 0011111111111111111111111111111111111]
tmp_581                (trunc            ) [ 0000000000000000000000000000000000000]
tmp_72                 (add              ) [ 0011111111111111111111111111111111111]
tmp_582                (trunc            ) [ 0011111111111111111111111111111111111]
tmp_73                 (zext             ) [ 0011111111111111111111111111111111111]
sext_cast              (zext             ) [ 0011111111111111111111111111111111111]
StgValue_74            (br               ) [ 0111111111111111111111111111111111111]
base_addr1_d2          (phi              ) [ 0011111111111111111111111111111111111]
base_addr2_d2          (phi              ) [ 0011111111111111111111111111111111111]
tn                     (phi              ) [ 0010000000000000000000000000000000000]
tn_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
tmp_74                 (icmp             ) [ 0011111111111111111111111111111111111]
tn_11                  (add              ) [ 0111111111111111111111111111111111111]
StgValue_81            (br               ) [ 0000000000000000000000000000000000000]
tmp_75                 (specregionbegin  ) [ 0001111111111111111111111111111111111]
StgValue_83            (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_84            (br               ) [ 0011111111111111111111111111111111111]
full_n_i18_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_86            (ret              ) [ 0000000000000000000000000000000000000]
base_addr1_d           (phi              ) [ 0001111111111111111111111111111111111]
base_addr2_d           (phi              ) [ 0001111111111111111111111111111111111]
tr                     (phi              ) [ 0001000000000000000000000000000000000]
tr_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 0011111111111111111111111111111111111]
tr_4                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_93            (br               ) [ 0000000000000000000000000000000000000]
tmp_76                 (specregionbegin  ) [ 0000111111111111111111111111111111111]
StgValue_95            (speclooptripcount) [ 0000000000000000000000000000000000000]
tmp_77                 (add              ) [ 0000000000000000000000000000000000000]
tmp_78                 (icmp             ) [ 0000000000000000000000000000000000000]
tmp_79                 (icmp             ) [ 0000000000000000000000000000000000000]
or_cond                (or               ) [ 0011111111111111111111111111111111111]
StgValue_100           (br               ) [ 0000000000000000000000000000000000000]
StgValue_101           (br               ) [ 0000000000000000000000000000000000000]
tmp_82                 (sext             ) [ 0000000000000000000000000000000000000]
tmp_83                 (add              ) [ 0000000000000000000000000000000000000]
tmp_233_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum9                   (add              ) [ 0000000000000000000000000000000000000]
sum9_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr_3          (getelementptr    ) [ 0000111111111101111111111000000000000]
StgValue_108           (br               ) [ 0000000000000000000000000000000000000]
full_n_i8_0_0          (nbwrite          ) [ 0000000000000000000000000000000000000]
tmp_80                 (sext             ) [ 0000000000000000000000000000000000000]
tmp_81                 (add              ) [ 0000000000000000000000000000000000000]
tmp_230_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum3                   (add              ) [ 0000000000000000000000000000000000000]
sum3_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr            (getelementptr    ) [ 0000000000000000000000000111111111100]
StgValue_116           (br               ) [ 0011111111111111111111111111111111111]
base_addr1_d1_9        (add              ) [ 0111111111111111111111111111111111111]
base_addr2_d1_3        (add              ) [ 0111111111111111111111111111111111111]
empty_170              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_120           (br               ) [ 0111111111111111111111111111111111111]
inputs_addr_11_rd_re_1 (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_128           (br               ) [ 0011111111111111111111111111111111111]
i8                     (phi              ) [ 0000000000010000000000000000000000000]
exitcond               (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_131           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_3                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_133           (br               ) [ 0000000000000000000000000000000000000]
tmp_585                (read             ) [ 0000000000010100000000000000000000000]
StgValue_135           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_87                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_137           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i16_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_168              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_140           (br               ) [ 0011111111111111111111111111111111111]
StgValue_141           (br               ) [ 0000000000000000000000000000000000000]
full_n_i14_0_0         (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_143           (br               ) [ 0000000000000000000000000000000000000]
StgValue_144           (br               ) [ 0000000000000000000000000000000000000]
StgValue_145           (br               ) [ 0000000000000000000000000000000000000]
StgValue_146           (br               ) [ 0000000000000000000000000000000000000]
base_addr1_d2_4        (add              ) [ 0011111111111111111111111111111111111]
base_addr2_d2_3        (add              ) [ 0011111111111111111111111111111111111]
empty_169              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_150           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_11_rd_re   (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_158           (br               ) [ 0011111111111111111111111111111111111]
i6                     (phi              ) [ 0000000000000000000000100000000000000]
exitcond4              (icmp             ) [ 0011111111111111111111111111111111111]
i_16                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_162           (br               ) [ 0000000000000000000000000000000000000]
tmp_584                (read             ) [ 0000000000000000000000101000000000000]
StgValue_164           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_86                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_166           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i12_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_167              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_169           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_rd_req     (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_177           (br               ) [ 0011111111111111111111111111111111111]
i5                     (phi              ) [ 0000000000000000000000000000000010000]
exitcond1              (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_180           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_15                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_182           (br               ) [ 0000000000000000000000000000000000000]
tmp_583                (read             ) [ 0000000000000000000000000000000010100]
StgValue_184           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_85                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_186           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i10_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_166              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_189           (br               ) [ 0011111111111111111111111111111111111]
i                      (phi              ) [ 0000000000000000000000000000000000010]
StgValue_191           (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 0011111111111111111111111111111111111]
i_14                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_194           (br               ) [ 0000000000000000000000000000000000000]
StgValue_195           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_84                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_197           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i_0             (nbwrite          ) [ 0000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_200           (br               ) [ 0011111111111111111111111111111111111]
StgValue_201           (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nLoops">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLoops"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rLoops">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rLoops"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cLoops">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cLoops"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_cntl_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="cLoops_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cLoops_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="rLoops_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rLoops_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="nLoops_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nLoops_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="n_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="inputs_offset1_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="20" slack="0"/>
<pin id="194" dir="0" index="1" bw="20" slack="0"/>
<pin id="195" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="inputs_offset_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="0"/>
<pin id="201" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="full_n_i18_0_nbwrite_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i18_0/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_nbwrite_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i8_0_0/3 full_n_i16_0/13 full_n_i14_0_0/14 full_n_i12_0/24 full_n_i10_0/34 full_n_i_0/35 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_readreq_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_11_rd_re_1/4 inputs_addr_11_rd_re/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="9"/>
<pin id="230" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_585/12 tmp_584/23 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_readreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="1"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_rd_req/25 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_583_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="9"/>
<pin id="242" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_583/33 "/>
</bind>
</comp>

<comp id="244" class="1005" name="base_addr1_d2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="21" slack="1"/>
<pin id="246" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="base_addr1_d2_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="21" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="21" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d2/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="base_addr2_d2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="21" slack="1"/>
<pin id="256" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="base_addr2_d2_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="21" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="21" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d2/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tn_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="tn_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="base_addr1_d_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="21" slack="9"/>
<pin id="277" dir="1" index="1" bw="21" slack="9"/>
</pin_list>
<bind>
<opset="base_addr1_d (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="base_addr1_d_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="21" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="21" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="base_addr2_d_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="21" slack="9"/>
<pin id="288" dir="1" index="1" bw="21" slack="9"/>
</pin_list>
<bind>
<opset="base_addr2_d (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="base_addr2_d_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="21" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="21" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d/3 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="tr_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i8_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i8_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i6_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i6_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/22 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i5_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="i5_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/32 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="1"/>
<pin id="343" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/35 "/>
</bind>
</comp>

<comp id="352" class="1005" name="reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_585 tmp_584 "/>
</bind>
</comp>

<comp id="357" class="1004" name="c_cast2_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2_cast/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="20" slack="0"/>
<pin id="371" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_cast_165_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_165/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="13" slack="0"/>
<pin id="388" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp1_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="base_addr1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="13" slack="0"/>
<pin id="397" dir="0" index="1" bw="20" slack="0"/>
<pin id="398" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="20" slack="0"/>
<pin id="403" dir="0" index="1" bw="13" slack="0"/>
<pin id="404" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp2_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="20" slack="0"/>
<pin id="409" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp3_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="base_addr2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="20" slack="0"/>
<pin id="424" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_67_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_67/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_68_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_580_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_580/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_69_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_70_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="inputs_offset_cast_c_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast_c/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_71_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_581_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_581/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_72_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_582_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_582/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_73_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="0"/>
<pin id="487" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tn_cast_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tn_cast_cast/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_74_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="3" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tn_11_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn_11/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tr_cast_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_cast_cast/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="exitcond3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="5" slack="2"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tr_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_4/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_77_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="2"/>
<pin id="522" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_78_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="7" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_79_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_cond_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_82_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="21" slack="0"/>
<pin id="544" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_83_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="20" slack="2"/>
<pin id="548" dir="0" index="1" bw="21" slack="0"/>
<pin id="549" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_233_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="22" slack="0"/>
<pin id="553" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_233_cast/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sum9_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="2"/>
<pin id="557" dir="0" index="1" bw="22" slack="0"/>
<pin id="558" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sum9_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="33" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum9_cast/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="inputs_addr_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_3/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_80_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="21" slack="0"/>
<pin id="572" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_80/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_81_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="20" slack="2"/>
<pin id="576" dir="0" index="1" bw="21" slack="0"/>
<pin id="577" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_81/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_230_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="22" slack="0"/>
<pin id="581" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_230_cast/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sum3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="31" slack="2"/>
<pin id="585" dir="0" index="1" bw="22" slack="0"/>
<pin id="586" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sum3_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="33" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum3_cast/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="inputs_addr_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="base_addr1_d1_9_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="21" slack="1"/>
<pin id="600" dir="0" index="1" bw="14" slack="0"/>
<pin id="601" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d1_9/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="base_addr2_d1_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="21" slack="1"/>
<pin id="606" dir="0" index="1" bw="14" slack="0"/>
<pin id="607" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d1_3/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="exitcond_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="i_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="base_addr1_d2_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="21" slack="9"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d2_4/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="base_addr2_d2_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="21" slack="9"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d2_3/14 "/>
</bind>
</comp>

<comp id="634" class="1004" name="exitcond4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="10"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/22 "/>
</bind>
</comp>

<comp id="639" class="1004" name="i_16_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/22 "/>
</bind>
</comp>

<comp id="645" class="1004" name="exitcond1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="5" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/32 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i_15_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/32 "/>
</bind>
</comp>

<comp id="657" class="1004" name="exitcond2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="3"/>
<pin id="660" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/35 "/>
</bind>
</comp>

<comp id="662" class="1004" name="i_14_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/35 "/>
</bind>
</comp>

<comp id="668" class="1005" name="r_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="2"/>
<pin id="670" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="base_addr1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="21" slack="1"/>
<pin id="675" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="base_addr2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="21" slack="1"/>
<pin id="680" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_67_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="2"/>
<pin id="685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_580_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="2"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_580 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_70_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="10"/>
<pin id="693" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="696" class="1005" name="inputs_offset_cast_c_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="22" slack="2"/>
<pin id="698" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset_cast_c "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_71_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="3"/>
<pin id="704" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_72_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="2"/>
<pin id="709" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_582_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="1"/>
<pin id="714" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_582 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_73_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="3"/>
<pin id="719" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="722" class="1005" name="sext_cast_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="33" slack="2"/>
<pin id="724" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="731" class="1005" name="tn_11_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn_11 "/>
</bind>
</comp>

<comp id="736" class="1005" name="exitcond3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tr_4_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tr_4 "/>
</bind>
</comp>

<comp id="745" class="1005" name="or_cond_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="749" class="1005" name="inputs_addr_3_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_3 "/>
</bind>
</comp>

<comp id="755" class="1005" name="inputs_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="base_addr1_d1_9_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="21" slack="1"/>
<pin id="763" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d1_9 "/>
</bind>
</comp>

<comp id="766" class="1005" name="base_addr2_d1_3_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="21" slack="1"/>
<pin id="768" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d1_3 "/>
</bind>
</comp>

<comp id="771" class="1005" name="exitcond_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="775" class="1005" name="i_3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="base_addr1_d2_4_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="21" slack="1"/>
<pin id="782" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2_4 "/>
</bind>
</comp>

<comp id="785" class="1005" name="base_addr2_d2_3_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="21" slack="1"/>
<pin id="787" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2_3 "/>
</bind>
</comp>

<comp id="790" class="1005" name="exitcond4_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="794" class="1005" name="i_16_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="799" class="1005" name="exitcond1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="i_15_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_583_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="1"/>
<pin id="810" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_583 "/>
</bind>
</comp>

<comp id="816" class="1005" name="i_14_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="6" slack="0"/>
<pin id="818" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="94" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="96" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="112" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="114" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="120" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="106" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="126" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="120" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="140" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="126" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="253"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="263"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="284"><net_src comp="244" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="295"><net_src comp="254" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="98" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="98" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="227" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="360"><net_src comp="174" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="186" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="180" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="373" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="369" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="361" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="381" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="357" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="407" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="174" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="174" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="156" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="78" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="192" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="80" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="447" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="162" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="168" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="451" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="198" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="268" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="268" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="301" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="301" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="301" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="100" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="504" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="519" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="110" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="289" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="0" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="278" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="0" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="244" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="116" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="254" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="116" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="312" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="122" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="312" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="100" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="275" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="136" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="286" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="136" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="323" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="323" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="78" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="334" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="142" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="334" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="100" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="345" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="345" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="78" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="180" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="676"><net_src comp="395" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="681"><net_src comp="421" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="686"><net_src comp="427" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="439" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="451" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="699"><net_src comp="457" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="705"><net_src comp="461" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="710"><net_src comp="471" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="715"><net_src comp="477" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="720"><net_src comp="481" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="725"><net_src comp="485" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="734"><net_src comp="498" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="739"><net_src comp="508" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="513" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="748"><net_src comp="536" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="564" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="758"><net_src comp="592" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="764"><net_src comp="598" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="769"><net_src comp="604" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="774"><net_src comp="610" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="616" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="783"><net_src comp="622" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="788"><net_src comp="628" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="793"><net_src comp="634" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="639" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="802"><net_src comp="645" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="651" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="811"><net_src comp="239" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="819"><net_src comp="662" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="345" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: input_buffer_V | {3 13 14 24 34 35 }
	Port: input_cntl_V | {2 }
 - Input state : 
	Port: copy_input_fmem2buff.6 : inputs | {4 5 6 7 8 9 10 12 15 16 17 18 19 20 21 23 25 26 27 28 29 30 31 33 }
	Port: copy_input_fmem2buff.6 : inputs_offset | {1 }
	Port: copy_input_fmem2buff.6 : inputs_offset1 | {1 }
	Port: copy_input_fmem2buff.6 : input_buffer_V | {}
	Port: copy_input_fmem2buff.6 : n | {1 }
	Port: copy_input_fmem2buff.6 : r | {1 }
	Port: copy_input_fmem2buff.6 : c | {1 }
	Port: copy_input_fmem2buff.6 : nLoops | {1 }
	Port: copy_input_fmem2buff.6 : rLoops | {1 }
	Port: copy_input_fmem2buff.6 : cLoops | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_cast_165 : 1
		tmp1 : 1
		tmp1_cast : 2
		base_addr1 : 3
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 1
		tmp3_cast : 2
		base_addr2 : 4
		tmp_580 : 1
		tmp_70 : 1
		tmp_71 : 1
		tmp_72 : 1
		tmp_73 : 2
	State 2
		tn_cast_cast : 1
		tmp_74 : 2
		tn_11 : 1
		StgValue_81 : 3
	State 3
		tr_cast_cast : 1
		exitcond3 : 1
		tr_4 : 1
		StgValue_93 : 2
		tmp_77 : 2
		tmp_78 : 3
		tmp_79 : 3
		or_cond : 4
		StgValue_100 : 4
		tmp_82 : 1
		tmp_83 : 2
		tmp_233_cast : 3
		sum9 : 4
		sum9_cast : 5
		inputs_addr_3 : 6
		tmp_80 : 1
		tmp_81 : 2
		tmp_230_cast : 3
		sum3 : 4
		sum3_cast : 5
		inputs_addr : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond : 1
		i_3 : 1
		StgValue_133 : 2
	State 12
	State 13
		empty_168 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond4 : 1
		i_16 : 1
		StgValue_162 : 2
	State 23
	State 24
		empty_167 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		exitcond1 : 1
		i_15 : 1
		StgValue_182 : 2
	State 33
	State 34
		empty_166 : 1
	State 35
		exitcond2 : 1
		i_14 : 1
		StgValue_194 : 2
		empty : 1
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           tmp1_fu_385           |    0    |    20   |
|          |        base_addr1_fu_395        |    0    |    27   |
|          |           tmp2_fu_401           |    0    |    27   |
|          |           tmp3_fu_411           |    0    |    15   |
|          |        base_addr2_fu_421        |    0    |    27   |
|          |          tmp_68_fu_433          |    0    |    15   |
|          |          tmp_70_fu_451          |    0    |    15   |
|          |          tmp_71_fu_461          |    0    |    15   |
|          |          tmp_72_fu_471          |    0    |    15   |
|          |           tn_11_fu_498          |    0    |    9    |
|          |           tr_4_fu_513           |    0    |    15   |
|    add   |          tmp_77_fu_519          |    0    |    15   |
|          |          tmp_83_fu_546          |    0    |    28   |
|          |           sum9_fu_555           |    0    |    38   |
|          |          tmp_81_fu_574          |    0    |    28   |
|          |           sum3_fu_583           |    0    |    38   |
|          |      base_addr1_d1_9_fu_598     |    0    |    28   |
|          |      base_addr2_d1_3_fu_604     |    0    |    28   |
|          |            i_3_fu_616           |    0    |    15   |
|          |      base_addr1_d2_4_fu_622     |    0    |    28   |
|          |      base_addr2_d2_3_fu_628     |    0    |    28   |
|          |           i_16_fu_639           |    0    |    15   |
|          |           i_15_fu_651           |    0    |    15   |
|          |           i_14_fu_662           |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |          tmp_67_fu_427          |    0    |    11   |
|          |          tmp_74_fu_493          |    0    |    9    |
|          |         exitcond3_fu_508        |    0    |    11   |
|          |          tmp_78_fu_524          |    0    |    11   |
|   icmp   |          tmp_79_fu_530          |    0    |    11   |
|          |         exitcond_fu_610         |    0    |    11   |
|          |         exitcond4_fu_634        |    0    |    11   |
|          |         exitcond1_fu_645        |    0    |    11   |
|          |         exitcond2_fu_657        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    or    |          or_cond_fu_536         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |     cLoops_read_read_fu_156     |    0    |    0    |
|          |     rLoops_read_read_fu_162     |    0    |    0    |
|          |     nLoops_read_read_fu_168     |    0    |    0    |
|          |        c_read_read_fu_174       |    0    |    0    |
|   read   |        r_read_read_fu_180       |    0    |    0    |
|          |        n_read_read_fu_186       |    0    |    0    |
|          | inputs_offset1_read_read_fu_192 |    0    |    0    |
|          |  inputs_offset_read_read_fu_198 |    0    |    0    |
|          |         grp_read_fu_227         |    0    |    0    |
|          |       tmp_583_read_fu_239       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  nbwrite |   full_n_i18_0_nbwrite_fu_204   |    0    |    0    |
|          |        grp_nbwrite_fu_212       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_220       |    0    |    0    |
|          |        grp_readreq_fu_232       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       c_cast2_cast_fu_357       |    0    |    0    |
|          |         tmp_cast_fu_369         |    0    |    0    |
|          |       tmp_cast_165_fu_381       |    0    |    0    |
|          |         tmp2_cast_fu_407        |    0    |    0    |
|   zext   |          tmp_69_fu_447          |    0    |    0    |
|          |   inputs_offset_cast_c_fu_457   |    0    |    0    |
|          |          tmp_73_fu_481          |    0    |    0    |
|          |         sext_cast_fu_485        |    0    |    0    |
|          |       tn_cast_cast_fu_489       |    0    |    0    |
|          |       tr_cast_cast_fu_504       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_361           |    0    |    0    |
|          |           tmp_s_fu_373          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         tmp1_cast_fu_391        |    0    |    0    |
|          |         tmp3_cast_fu_417        |    0    |    0    |
|          |          tmp_82_fu_542          |    0    |    0    |
|   sext   |       tmp_233_cast_fu_551       |    0    |    0    |
|          |         sum9_cast_fu_560        |    0    |    0    |
|          |          tmp_80_fu_570          |    0    |    0    |
|          |       tmp_230_cast_fu_579       |    0    |    0    |
|          |         sum3_cast_fu_588        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_580_fu_439         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |          tmp_581_fu_467         |    0    |    0    |
|          |          tmp_582_fu_477         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   618   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   base_addr1_d1_9_reg_761  |   21   |
|   base_addr1_d2_4_reg_780  |   21   |
|    base_addr1_d2_reg_244   |   21   |
|    base_addr1_d_reg_275    |   21   |
|     base_addr1_reg_673     |   21   |
|   base_addr2_d1_3_reg_766  |   21   |
|   base_addr2_d2_3_reg_785  |   21   |
|    base_addr2_d2_reg_254   |   21   |
|    base_addr2_d_reg_286    |   21   |
|     base_addr2_reg_678     |   21   |
|      exitcond1_reg_799     |    1   |
|      exitcond3_reg_736     |    1   |
|      exitcond4_reg_790     |    1   |
|      exitcond_reg_771      |    1   |
|         i5_reg_330         |    5   |
|         i6_reg_319         |    6   |
|         i8_reg_308         |    5   |
|        i_14_reg_816        |    6   |
|        i_15_reg_803        |    5   |
|        i_16_reg_794        |    6   |
|         i_3_reg_775        |    5   |
|          i_reg_341         |    6   |
|    inputs_addr_3_reg_749   |   16   |
|     inputs_addr_reg_755    |   16   |
|inputs_offset_cast_c_reg_696|   22   |
|       or_cond_reg_745      |    1   |
|       r_read_reg_668       |    7   |
|           reg_352          |   16   |
|      sext_cast_reg_722     |   33   |
|       tmp_580_reg_687      |    1   |
|       tmp_582_reg_712      |    3   |
|       tmp_583_reg_808      |   16   |
|       tmp_67_reg_683       |    1   |
|       tmp_70_reg_691       |    6   |
|       tmp_71_reg_702       |    6   |
|       tmp_72_reg_707       |    5   |
|       tmp_73_reg_717       |   32   |
|        tn_11_reg_731       |    2   |
|         tn_reg_264         |    2   |
|        tr_4_reg_740        |    5   |
|         tr_reg_297         |    5   |
+----------------------------+--------+
|            Total           |   453  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_nbwrite_fu_212 |  p2  |   3  |  16  |   48   ||    15   |
| grp_readreq_fu_220 |  p2  |   2  |   6  |   12   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   60   || 1.33075 ||    24   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   618  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   24   |
|  Register |    -   |   453  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   453  |   642  |
+-----------+--------+--------+--------+
