Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 16 09:23:12 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: U_Debounce_clear/r_debounce_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_Debounce_mode/r_debounce_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_Debounce_run_stop/r_debounce_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_Fnd_Controller/U_Clk_Div_1000Hz/tick_1000Hz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U_Stop_Watch/U_Clk_Div_10Hz/tick_10Hz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_Time_Counter/U_Counter_Min/tick_hour_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_Time_Counter/U_Counter_Msec/tick_sec_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_Time_Counter/U_Counter_Sec/tick_min_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Time_Counter/U_Tick_Msec/tick_msec_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.431        0.000                      0                  129        0.248        0.000                      0                  129        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.431        0.000                      0                  129        0.248        0.000                      0                  129        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.076ns (23.584%)  route 3.486ns (76.415%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.247     9.580    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.704 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.704    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[21]
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.504    14.845    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[21]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.029    15.135    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.076ns (23.595%)  route 3.484ns (76.405%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.245     9.578    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.702 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.702    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[22]
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.504    14.845    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.031    15.137    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.102ns (24.018%)  route 3.486ns (75.982%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.247     9.580    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.150     9.730 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.730    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[23]
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.504    14.845    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[23]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.075    15.181    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.102ns (24.028%)  route 3.484ns (75.972%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.245     9.578    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.150     9.728 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.728    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.504    14.845    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.075    15.181    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.076ns (24.387%)  route 3.336ns (75.613%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.097     9.430    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.554 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.554    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[17]
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.505    14.846    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.029    15.114    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.076ns (24.398%)  route 3.334ns (75.602%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.095     9.428    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.552 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.552    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[18]
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.505    14.846    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.031    15.116    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.102ns (24.830%)  route 3.336ns (75.170%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.097     9.430    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.150     9.580 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.580    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[19]
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.505    14.846    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[19]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.102ns (24.841%)  route 3.334ns (75.159%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          1.095     9.428    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.150     9.578 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.578    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[20]
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.505    14.846    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y22         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.076ns (25.304%)  route 3.176ns (74.696%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          0.937     9.270    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.394 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     9.394    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[13]
    SLICE_X63Y21         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.507    14.848    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y21         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.076ns (25.316%)  route 3.174ns (74.684%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.620     5.141    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y23         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[22]/Q
                         net (fo=2, routed)           0.702     6.299    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[22]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7/O
                         net (fo=1, routed)           0.431     6.853    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6/O
                         net (fo=1, routed)           0.554     7.532    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3/O
                         net (fo=1, routed)           0.553     8.209    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2/O
                         net (fo=26, routed)          0.935     9.268    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[24]_i_2_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.392 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     9.392    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[14]
    SLICE_X63Y21         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.507    14.848    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y21         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.346%)  route 0.179ns (48.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.588     1.471    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/Q
                         net (fo=27, routed)          0.179     1.791    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.048     1.839 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.839    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[7]
    SLICE_X63Y19         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.856     1.983    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y19         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[7]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.107     1.591    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.588     1.471    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/Q
                         net (fo=27, routed)          0.181     1.793    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.043     1.836 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[2]
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.857     1.984    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.107     1.578    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.947%)  route 0.179ns (49.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.588     1.471    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/Q
                         net (fo=27, routed)          0.179     1.791    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.836 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[5]
    SLICE_X63Y19         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.856     1.983    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y19         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.091     1.575    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_Debounce_run_stop/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_run_stop/tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.131%)  route 0.203ns (48.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    U_Debounce_run_stop/CLK
    SLICE_X54Y10         FDCE                                         r  U_Debounce_run_stop/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_Debounce_run_stop/tick_counter_reg[0]/Q
                         net (fo=19, routed)          0.203     1.814    U_Debounce_run_stop/tick_counter[0]
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.048     1.862 r  U_Debounce_run_stop/tick_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.862    U_Debounce_run_stop/tick_counter_0[9]
    SLICE_X54Y9          FDCE                                         r  U_Debounce_run_stop/tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.836     1.963    U_Debounce_run_stop/CLK
    SLICE_X54Y9          FDCE                                         r  U_Debounce_run_stop/tick_counter_reg[9]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.131     1.595    U_Debounce_run_stop/tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Debounce_run_stop/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_run_stop/tick_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.775%)  route 0.203ns (49.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    U_Debounce_run_stop/CLK
    SLICE_X54Y10         FDCE                                         r  U_Debounce_run_stop/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_Debounce_run_stop/tick_counter_reg[0]/Q
                         net (fo=19, routed)          0.203     1.814    U_Debounce_run_stop/tick_counter[0]
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  U_Debounce_run_stop/tick_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_Debounce_run_stop/tick_counter_0[11]
    SLICE_X54Y9          FDCE                                         r  U_Debounce_run_stop/tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.836     1.963    U_Debounce_run_stop/CLK
    SLICE_X54Y9          FDCE                                         r  U_Debounce_run_stop/tick_counter_reg[11]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.121     1.585    U_Debounce_run_stop/tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.588     1.471    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[0]/Q
                         net (fo=27, routed)          0.181     1.793    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg_n_0_[0]
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter[1]
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.857     1.984    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[24]_0
    SLICE_X63Y18         FDCE                                         r  U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.092     1.563    U_Stop_Watch/U_Clk_Div_10Hz/r_tick_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_Debounce_mode/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_mode/tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (48.029%)  route 0.206ns (51.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.557     1.440    U_Debounce_mode/CLK
    SLICE_X55Y20         FDCE                                         r  U_Debounce_mode/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_Debounce_mode/tick_counter_reg[0]/Q
                         net (fo=19, routed)          0.206     1.787    U_Debounce_mode/tick_counter_reg_n_0_[0]
    SLICE_X55Y21         LUT3 (Prop_lut3_I1_O)        0.049     1.836 r  U_Debounce_mode/tick_counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    U_Debounce_mode/tick_counter[9]
    SLICE_X55Y21         FDCE                                         r  U_Debounce_mode/tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.825     1.952    U_Debounce_mode/CLK
    SLICE_X55Y21         FDCE                                         r  U_Debounce_mode/tick_counter_reg[9]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.107     1.560    U_Debounce_mode/tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.190ns (48.029%)  route 0.206ns (51.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.559     1.442    U_Fnd_Controller/U_Clk_Div_1000Hz/CLK
    SLICE_X57Y20         FDCE                                         r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/Q
                         net (fo=19, routed)          0.206     1.789    U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg_n_0_[0]
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.049     1.838 r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter[9]
    SLICE_X57Y21         FDCE                                         r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.825     1.952    U_Fnd_Controller/U_Clk_Div_1000Hz/CLK
    SLICE_X57Y21         FDCE                                         r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[9]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X57Y21         FDCE (Hold_fdce_C_D)         0.107     1.562    U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_Debounce_mode/tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_mode/tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.192ns (49.907%)  route 0.193ns (50.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.557     1.440    U_Debounce_mode/CLK
    SLICE_X55Y20         FDCE                                         r  U_Debounce_mode/tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_Debounce_mode/tick_counter_reg[0]/Q
                         net (fo=19, routed)          0.193     1.774    U_Debounce_mode/tick_counter_reg_n_0_[0]
    SLICE_X55Y20         LUT3 (Prop_lut3_I1_O)        0.051     1.825 r  U_Debounce_mode/tick_counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    U_Debounce_mode/tick_counter[8]
    SLICE_X55Y20         FDCE                                         r  U_Debounce_mode/tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.826     1.953    U_Debounce_mode/CLK
    SLICE_X55Y20         FDCE                                         r  U_Debounce_mode/tick_counter_reg[8]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDCE (Hold_fdce_C_D)         0.107     1.547    U_Debounce_mode/tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.192ns (49.907%)  route 0.193ns (50.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.559     1.442    U_Fnd_Controller/U_Clk_Div_1000Hz/CLK
    SLICE_X57Y20         FDCE                                         r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/Q
                         net (fo=19, routed)          0.193     1.776    U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg_n_0_[0]
    SLICE_X57Y20         LUT3 (Prop_lut3_I1_O)        0.051     1.827 r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter[8]
    SLICE_X57Y20         FDCE                                         r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.826     1.953    U_Fnd_Controller/U_Clk_Div_1000Hz/CLK
    SLICE_X57Y20         FDCE                                         r  U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[8]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDCE (Hold_fdce_C_D)         0.107     1.549    U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   U_Control_Unit/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Control_Unit/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   U_Control_Unit/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Control_Unit/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   U_Control_Unit/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Debounce_run_stop/r_debounce_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Control_Unit/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Control_Unit/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Control_Unit/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Control_Unit/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Control_Unit/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   U_Debounce_clear/r_debounce_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_Debounce_clear/tick_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_Debounce_clear/tick_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_Debounce_clear/tick_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   U_Debounce_clear/tick_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Debounce_run_stop/r_debounce_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_Debounce_run_stop/tick_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_Debounce_run_stop/tick_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_Fnd_Controller/U_Clk_Div_1000Hz/r_tick_counter_reg[12]/C



