{
    "code": "module TopModule (\n    input  logic [1023:0] in,  // 1024-bit wide input vector, unsigned\n    input  logic [7:0]    sel, // 8-bit wide selector, unsigned\n    output logic [3:0]    out  // 4-bit wide output, unsigned\n);\n\nassign out = in[(sel * 4) +: 4];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}