# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do HardwareInvaders_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/i2c.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c
# -- Compiling architecture main of i2c
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/aud_gen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aud_gen
# -- Compiling architecture main of aud_gen
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/Binary_to_BCD.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Binary_to_BCD
# -- Compiling architecture rtl of Binary_to_BCD
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/bcd_to_7segment.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd_to_7segment
# -- Compiling architecture RTL of bcd_to_7segment
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/ps2_keyboard.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ps2_keyboard
# -- Compiling architecture logic of ps2_keyboard
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/debounce.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity debounce
# -- Compiling architecture logic of debounce
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture SYN of pll
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Timing
# -- Compiling architecture RTL of VGA_Timing
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_RAMDAC
# -- Compiling architecture RTL of VGA_RAMDAC
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/vga_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package vga_package
# vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_package
# -- Compiling package HI_package
# ** Error: C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd(1805): (vcom-1273) At index #2, length of record element "img_pixels" is 32; length of array is 31.
# 
# ** Error: C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd(1843): (vcom-1273) At index #2, length of record element "img_pixels" is 32; length of array is 31.
# 
# ** Error: C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd(1845): (vcom-1273) At index #2, length of record element "img_pixels" is 32; length of array is 31.
# 
# ** Error: C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd(2850): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./HardwareInvaders_run_msim_rtl_vhdl.do line 18
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd}"
