<stg><name>fpadd503.78.79_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %b_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_1_offset

]]></Node>
<StgValue><ssdm name="b_1_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %b_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_0_offset

]]></Node>
<StgValue><ssdm name="b_0_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset

]]></Node>
<StgValue><ssdm name="c_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln20 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_212 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_212"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln23 = icmp_eq  i4 %i_212, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:1 %trunc_ln23_1 = trunc i4 %i_212

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_212, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:6 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:7 %zext_ln24 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:12 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.split:15 %tmp_513 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %b_0_offset_read, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:16 %zext_ln24_7 = zext i3 %tmp_513

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.split:18 %tmp_514 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %b_1_offset_read, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:19 %zext_ln24_8 = zext i3 %tmp_514

]]></Node>
<StgValue><ssdm name="zext_ln24_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:20 %b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln24_8

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:21 %b_0_load = load i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:22 %b_1_load = load i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp_201, void %for.inc.split

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln23 = add i4 %i_212, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4">
<![CDATA[
for.inc.split:0 %trunc_ln23 = trunc i4 %i_212

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:12 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:13 %zext_ln24_6 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:14 %tempReg = add i64 %a_load, i64 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:21 %b_0_load = load i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:22 %b_1_load = load i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %select_ln24 = select i1 %trunc_ln23, i64 %b_1_load, i64 %b_0_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:37 %store_ln20 = store i4 %add_ln23, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.inc29.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:9 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %c_offset_read, i3 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:10 %zext_ln24_5 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %add_ln24 = add i64 %select_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc.split:25 %store_ln24 = store i64 %add_ln24, i4 %c_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %xor_ln24 = xor i64 %add_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %xor_ln24_7 = xor i64 %select_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24_7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:28 %or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_7

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:30 %xor_ln24_10 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln24_10"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split:31 %trunc_ln24 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.split:32 %xor_ln24_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_10, i63 %trunc_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_8"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %and_ln24 = and i64 %a_load, i64 %xor_ln24_8

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:34 %xor_ln24_9 = xor i64 %or_ln24, i64 %add_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_9"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:35 %or_ln24_3 = or i64 %xor_ln24_9, i64 %and_ln24

]]></Node>
<StgValue><ssdm name="or_ln24_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:36 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:38 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="a_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_offset"/></StgValue>
</port>
<port id="74" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="c_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_offset"/></StgValue>
</port>
<port id="76" name="c" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="b_0_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_0_offset"/></StgValue>
</port>
<port id="78" name="b_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="b_1_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_1_offset"/></StgValue>
</port>
<port id="80" name="b_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="i" fromId="81" toId="6">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i1" to="b_1_offset_read" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="b_1_offset" to="b_1_offset_read" fromId="79" toId="7">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i1" to="b_0_offset_read" fromId="83" toId="8">
</dataflow>
<dataflow id="87" from="b_0_offset" to="b_0_offset_read" fromId="77" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i1" to="c_offset_read" fromId="83" toId="9">
</dataflow>
<dataflow id="89" from="c_offset" to="c_offset_read" fromId="75" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i1" to="a_offset_read" fromId="83" toId="10">
</dataflow>
<dataflow id="91" from="a_offset" to="a_offset_read" fromId="73" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln20" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="i" to="store_ln20" fromId="6" toId="11">
</dataflow>
<dataflow id="95" from="i" to="i_212" fromId="6" toId="13">
</dataflow>
<dataflow id="96" from="i_212" to="icmp_ln23" fromId="13" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln23" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="icmp_ln23" to="br_ln23" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="i_212" to="trunc_ln23_1" fromId="13" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="i_212" to="lshr_ln" fromId="13" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_81" to="lshr_ln" fromId="81" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="lshr_ln" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="a_offset_read" to="tmp" fromId="10" toId="18">
</dataflow>
<dataflow id="110" from="trunc_ln23_1" to="tmp" fromId="16" toId="18">
</dataflow>
<dataflow id="111" from="tmp" to="zext_ln24" fromId="18" toId="19">
</dataflow>
<dataflow id="112" from="a" to="a_addr" fromId="74" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_113" to="a_addr" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="zext_ln24" to="a_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="116" from="a_addr" to="a_load" fromId="20" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_513" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="b_0_offset_read" to="tmp_513" fromId="8" toId="22">
</dataflow>
<dataflow id="120" from="lshr_ln" to="tmp_513" fromId="17" toId="22">
</dataflow>
<dataflow id="121" from="tmp_513" to="zext_ln24_7" fromId="22" toId="23">
</dataflow>
<dataflow id="122" from="b_0" to="b_0_addr" fromId="78" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_113" to="b_0_addr" fromId="113" toId="24">
</dataflow>
<dataflow id="124" from="zext_ln24_7" to="b_0_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_514" fromId="117" toId="25">
</dataflow>
<dataflow id="126" from="b_1_offset_read" to="tmp_514" fromId="7" toId="25">
</dataflow>
<dataflow id="127" from="lshr_ln" to="tmp_514" fromId="17" toId="25">
</dataflow>
<dataflow id="128" from="tmp_514" to="zext_ln24_8" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="b_1" to="b_1_addr" fromId="80" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_113" to="b_1_addr" fromId="113" toId="27">
</dataflow>
<dataflow id="131" from="zext_ln24_8" to="b_1_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="132" from="b_0_addr" to="b_0_load" fromId="24" toId="28">
</dataflow>
<dataflow id="133" from="b_1_addr" to="b_1_load" fromId="27" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_134" to="carry" fromId="134" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln0" to="carry" fromId="12" toId="30">
</dataflow>
<dataflow id="137" from="tmp_201" to="carry" fromId="58" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln23" to="carry" fromId="59" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="139" from="i_212" to="add_ln23" fromId="13" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln23" fromId="140" toId="31">
</dataflow>
<dataflow id="142" from="i_212" to="trunc_ln23" fromId="13" toId="32">
</dataflow>
<dataflow id="143" from="a_addr" to="a_load" fromId="20" toId="33">
</dataflow>
<dataflow id="144" from="carry" to="zext_ln24_6" fromId="30" toId="34">
</dataflow>
<dataflow id="145" from="a_load" to="tempReg" fromId="33" toId="35">
</dataflow>
<dataflow id="146" from="zext_ln24_6" to="tempReg" fromId="34" toId="35">
</dataflow>
<dataflow id="147" from="b_0_addr" to="b_0_load" fromId="24" toId="36">
</dataflow>
<dataflow id="148" from="b_1_addr" to="b_1_load" fromId="27" toId="37">
</dataflow>
<dataflow id="149" from="trunc_ln23" to="select_ln24" fromId="32" toId="38">
</dataflow>
<dataflow id="150" from="b_1_load" to="select_ln24" fromId="37" toId="38">
</dataflow>
<dataflow id="151" from="b_0_load" to="select_ln24" fromId="36" toId="38">
</dataflow>
<dataflow id="152" from="add_ln23" to="store_ln20" fromId="31" toId="39">
</dataflow>
<dataflow id="153" from="i" to="store_ln20" fromId="6" toId="39">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="154" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specpipeline_ln20" fromId="156" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_113" to="specpipeline_ln20" fromId="113" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_113" to="specpipeline_ln20" fromId="113" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_113" to="specpipeline_ln20" fromId="113" toId="40">
</dataflow>
<dataflow id="162" from="empty_44" to="specpipeline_ln20" fromId="161" toId="40">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="163" toId="41">
</dataflow>
<dataflow id="166" from="StgValue_165" to="speclooptripcount_ln20" fromId="165" toId="41">
</dataflow>
<dataflow id="167" from="StgValue_165" to="speclooptripcount_ln20" fromId="165" toId="41">
</dataflow>
<dataflow id="168" from="StgValue_165" to="speclooptripcount_ln20" fromId="165" toId="41">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="169" toId="42">
</dataflow>
<dataflow id="172" from="empty_5" to="specloopname_ln23" fromId="171" toId="42">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_s" fromId="107" toId="43">
</dataflow>
<dataflow id="174" from="c_offset_read" to="tmp_s" fromId="9" toId="43">
</dataflow>
<dataflow id="175" from="trunc_ln23_1" to="tmp_s" fromId="16" toId="43">
</dataflow>
<dataflow id="176" from="tmp_s" to="zext_ln24_5" fromId="43" toId="44">
</dataflow>
<dataflow id="177" from="c" to="c_addr" fromId="76" toId="45">
</dataflow>
<dataflow id="178" from="StgValue_113" to="c_addr" fromId="113" toId="45">
</dataflow>
<dataflow id="179" from="zext_ln24_5" to="c_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="select_ln24" to="add_ln24" fromId="38" toId="46">
</dataflow>
<dataflow id="181" from="tempReg" to="add_ln24" fromId="35" toId="46">
</dataflow>
<dataflow id="182" from="add_ln24" to="store_ln24" fromId="46" toId="47">
</dataflow>
<dataflow id="183" from="c_addr" to="store_ln24" fromId="45" toId="47">
</dataflow>
<dataflow id="184" from="add_ln24" to="xor_ln24" fromId="46" toId="48">
</dataflow>
<dataflow id="185" from="tempReg" to="xor_ln24" fromId="35" toId="48">
</dataflow>
<dataflow id="186" from="select_ln24" to="xor_ln24_7" fromId="38" toId="49">
</dataflow>
<dataflow id="187" from="tempReg" to="xor_ln24_7" fromId="35" toId="49">
</dataflow>
<dataflow id="188" from="xor_ln24" to="or_ln24" fromId="48" toId="50">
</dataflow>
<dataflow id="189" from="xor_ln24_7" to="or_ln24" fromId="49" toId="50">
</dataflow>
<dataflow id="191" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="190" toId="51">
</dataflow>
<dataflow id="192" from="tempReg" to="bit_sel" fromId="35" toId="51">
</dataflow>
<dataflow id="194" from="StgValue_193" to="bit_sel" fromId="193" toId="51">
</dataflow>
<dataflow id="195" from="bit_sel" to="xor_ln24_10" fromId="51" toId="52">
</dataflow>
<dataflow id="197" from="StgValue_196" to="xor_ln24_10" fromId="196" toId="52">
</dataflow>
<dataflow id="198" from="tempReg" to="trunc_ln24" fromId="35" toId="53">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln24_8" fromId="199" toId="54">
</dataflow>
<dataflow id="201" from="xor_ln24_10" to="xor_ln24_8" fromId="52" toId="54">
</dataflow>
<dataflow id="202" from="trunc_ln24" to="xor_ln24_8" fromId="53" toId="54">
</dataflow>
<dataflow id="203" from="a_load" to="and_ln24" fromId="33" toId="55">
</dataflow>
<dataflow id="204" from="xor_ln24_8" to="and_ln24" fromId="54" toId="55">
</dataflow>
<dataflow id="205" from="or_ln24" to="xor_ln24_9" fromId="50" toId="56">
</dataflow>
<dataflow id="206" from="add_ln24" to="xor_ln24_9" fromId="46" toId="56">
</dataflow>
<dataflow id="207" from="xor_ln24_9" to="or_ln24_3" fromId="56" toId="57">
</dataflow>
<dataflow id="208" from="and_ln24" to="or_ln24_3" fromId="55" toId="57">
</dataflow>
<dataflow id="210" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_201" fromId="209" toId="58">
</dataflow>
<dataflow id="211" from="or_ln24_3" to="tmp_201" fromId="57" toId="58">
</dataflow>
<dataflow id="213" from="StgValue_212" to="tmp_201" fromId="212" toId="58">
</dataflow>
<dataflow id="214" from="icmp_ln23" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="215" from="icmp_ln23" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="216" from="icmp_ln23" to="StgValue_4" fromId="14" toId="4">
</dataflow>
</dataflows>


</stg>
